
week1_proj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d410  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000494  0800d520  0800d520  0001d520  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d9b4  0800d9b4  0002023c  2**0
                  CONTENTS
  4 .ARM          00000000  0800d9b4  0800d9b4  0002023c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d9b4  0800d9b4  0002023c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d9b4  0800d9b4  0001d9b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d9b8  0800d9b8  0001d9b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000023c  20000000  0800d9bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000740  2000023c  0800dbf8  0002023c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000097c  0800dbf8  0002097c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002023c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000170c3  00000000  00000000  00020265  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034ca  00000000  00000000  00037328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014a8  00000000  00000000  0003a7f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001340  00000000  00000000  0003bca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001af4e  00000000  00000000  0003cfe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000192ad  00000000  00000000  00057f2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094f76  00000000  00000000  000711db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00106151  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006724  00000000  00000000  001061a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000023c 	.word	0x2000023c
 800012c:	00000000 	.word	0x00000000
 8000130:	0800d508 	.word	0x0800d508

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000240 	.word	0x20000240
 800014c:	0800d508 	.word	0x0800d508

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <DHT20_isConnected>:
uint8_t readCMD[3] = {0xAC, 0x33, 0x00};
uint32_t _lastRequest = 0;
uint32_t _lastRead = 0;


uint8_t DHT20_isConnected(){
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status = HAL_I2C_IsDeviceReady(&hi2c1, DHT20, 1, 100);
 8000d4a:	2364      	movs	r3, #100	; 0x64
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	2170      	movs	r1, #112	; 0x70
 8000d50:	480b      	ldr	r0, [pc, #44]	; (8000d80 <DHT20_isConnected+0x3c>)
 8000d52:	f004 fc15 	bl	8005580 <HAL_I2C_IsDeviceReady>
 8000d56:	4603      	mov	r3, r0
 8000d58:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart2 , (void *)str , sprintf(str, "!connectDHT=%02X#\r\n", status), 1000);
 8000d5a:	79fb      	ldrb	r3, [r7, #7]
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	4909      	ldr	r1, [pc, #36]	; (8000d84 <DHT20_isConnected+0x40>)
 8000d60:	4809      	ldr	r0, [pc, #36]	; (8000d88 <DHT20_isConnected+0x44>)
 8000d62:	f00a f957 	bl	800b014 <siprintf>
 8000d66:	4603      	mov	r3, r0
 8000d68:	b29a      	uxth	r2, r3
 8000d6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d6e:	4906      	ldr	r1, [pc, #24]	; (8000d88 <DHT20_isConnected+0x44>)
 8000d70:	4806      	ldr	r0, [pc, #24]	; (8000d8c <DHT20_isConnected+0x48>)
 8000d72:	f008 fe94 	bl	8009a9e <HAL_UART_Transmit>
    return status;
 8000d76:	79fb      	ldrb	r3, [r7, #7]
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	3708      	adds	r7, #8
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	2000031c 	.word	0x2000031c
 8000d84:	0800d520 	.word	0x0800d520
 8000d88:	20000010 	.word	0x20000010
 8000d8c:	200004d4 	.word	0x200004d4

08000d90 <DHT20_getHumidity>:

uint8_t DHT20_getAddress(){
	return DHT20;
}

float DHT20_getHumidity (){
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
	return (humidity + humidityOffset);
 8000d94:	4b05      	ldr	r3, [pc, #20]	; (8000dac <DHT20_getHumidity+0x1c>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a05      	ldr	r2, [pc, #20]	; (8000db0 <DHT20_getHumidity+0x20>)
 8000d9a:	6812      	ldr	r2, [r2, #0]
 8000d9c:	4611      	mov	r1, r2
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f7ff fec8 	bl	8000b34 <__addsf3>
 8000da4:	4603      	mov	r3, r0
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	20000258 	.word	0x20000258
 8000db0:	20000260 	.word	0x20000260

08000db4 <DHT20_getTemperature>:

float DHT20_getTemperature(){
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
	return temperature + temperatureOffset;
 8000db8:	4b05      	ldr	r3, [pc, #20]	; (8000dd0 <DHT20_getTemperature+0x1c>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a05      	ldr	r2, [pc, #20]	; (8000dd4 <DHT20_getTemperature+0x20>)
 8000dbe:	6812      	ldr	r2, [r2, #0]
 8000dc0:	4611      	mov	r1, r2
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f7ff feb6 	bl	8000b34 <__addsf3>
 8000dc8:	4603      	mov	r3, r0
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	2000025c 	.word	0x2000025c
 8000dd4:	20000264 	.word	0x20000264

08000dd8 <DHT20_requestData>:
     return humidityOffset;
}
float DHT20_getTemperatureOffset(){
	return temperatureOffset;
}
uint8_t DHT20_requestData(){
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b084      	sub	sp, #16
 8000ddc:	af02      	add	r7, sp, #8
	  HAL_StatusTypeDef ret;
	  ret =  HAL_I2C_Master_Transmit(&hi2c1, DHT20, readCMD, 3, 1000);
 8000dde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000de2:	9300      	str	r3, [sp, #0]
 8000de4:	2303      	movs	r3, #3
 8000de6:	4a06      	ldr	r2, [pc, #24]	; (8000e00 <DHT20_requestData+0x28>)
 8000de8:	2170      	movs	r1, #112	; 0x70
 8000dea:	4806      	ldr	r0, [pc, #24]	; (8000e04 <DHT20_requestData+0x2c>)
 8000dec:	f004 f85e 	bl	8004eac <HAL_I2C_Master_Transmit>
 8000df0:	4603      	mov	r3, r0
 8000df2:	71fb      	strb	r3, [r7, #7]
      return ret;
 8000df4:	79fb      	ldrb	r3, [r7, #7]
}
 8000df6:	4618      	mov	r0, r3
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	20000000 	.word	0x20000000
 8000e04:	2000031c 	.word	0x2000031c

08000e08 <DHT20_crc8>:
    	   if(DHT20_resetRegister(0x1E)) count++;
    	   HAL_Delay(20);
       }
}
uint8_t DHT20_crc8(uint8_t *ptr, uint8_t len)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b085      	sub	sp, #20
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
 8000e10:	460b      	mov	r3, r1
 8000e12:	70fb      	strb	r3, [r7, #3]
	uint8_t crc = 0xFF;
 8000e14:	23ff      	movs	r3, #255	; 0xff
 8000e16:	73fb      	strb	r3, [r7, #15]
	while(len--){
 8000e18:	e01e      	b.n	8000e58 <DHT20_crc8+0x50>
		crc ^= *ptr++;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	1c5a      	adds	r2, r3, #1
 8000e1e:	607a      	str	r2, [r7, #4]
 8000e20:	781a      	ldrb	r2, [r3, #0]
 8000e22:	7bfb      	ldrb	r3, [r7, #15]
 8000e24:	4053      	eors	r3, r2
 8000e26:	73fb      	strb	r3, [r7, #15]
		for(uint8_t i = 0; i< 8; ++i)
 8000e28:	2300      	movs	r3, #0
 8000e2a:	73bb      	strb	r3, [r7, #14]
 8000e2c:	e011      	b.n	8000e52 <DHT20_crc8+0x4a>
		{
			if(crc & 0x80)
 8000e2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	da07      	bge.n	8000e46 <DHT20_crc8+0x3e>
			{
				crc <<= 1;
 8000e36:	7bfb      	ldrb	r3, [r7, #15]
 8000e38:	005b      	lsls	r3, r3, #1
 8000e3a:	73fb      	strb	r3, [r7, #15]
				crc ^= 0x31;
 8000e3c:	7bfb      	ldrb	r3, [r7, #15]
 8000e3e:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 8000e42:	73fb      	strb	r3, [r7, #15]
 8000e44:	e002      	b.n	8000e4c <DHT20_crc8+0x44>
			}
			else
			{
				crc <<= 1;
 8000e46:	7bfb      	ldrb	r3, [r7, #15]
 8000e48:	005b      	lsls	r3, r3, #1
 8000e4a:	73fb      	strb	r3, [r7, #15]
		for(uint8_t i = 0; i< 8; ++i)
 8000e4c:	7bbb      	ldrb	r3, [r7, #14]
 8000e4e:	3301      	adds	r3, #1
 8000e50:	73bb      	strb	r3, [r7, #14]
 8000e52:	7bbb      	ldrb	r3, [r7, #14]
 8000e54:	2b07      	cmp	r3, #7
 8000e56:	d9ea      	bls.n	8000e2e <DHT20_crc8+0x26>
	while(len--){
 8000e58:	78fb      	ldrb	r3, [r7, #3]
 8000e5a:	1e5a      	subs	r2, r3, #1
 8000e5c:	70fa      	strb	r2, [r7, #3]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d1db      	bne.n	8000e1a <DHT20_crc8+0x12>
			}
		}
	}
	return crc;
 8000e62:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	3714      	adds	r7, #20
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bc80      	pop	{r7}
 8000e6c:	4770      	bx	lr
	...

08000e70 <DHT20_Read>:
int DHT20_Read(){
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b084      	sub	sp, #16
 8000e74:	af02      	add	r7, sp, #8
	HAL_StatusTypeDef ret ;
	if(DHT20_isConnected() != HAL_OK){
 8000e76:	f7ff ff65 	bl	8000d44 <DHT20_isConnected>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d002      	beq.n	8000e86 <DHT20_Read+0x16>
		return DHT20_ERROR_CONNECT;
 8000e80:	f06f 030a 	mvn.w	r3, #10
 8000e84:	e02d      	b.n	8000ee2 <DHT20_Read+0x72>
	}
    uint8_t request_data = DHT20_requestData();
 8000e86:	f7ff ffa7 	bl	8000dd8 <DHT20_requestData>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	71fb      	strb	r3, [r7, #7]
    if(request_data == HAL_OK){
 8000e8e:	79fb      	ldrb	r3, [r7, #7]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d124      	bne.n	8000ede <DHT20_Read+0x6e>
    	HAL_Delay(1000);
 8000e94:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e98:	f002 fd06 	bl	80038a8 <HAL_Delay>
    	HAL_UART_Transmit(&huart2 , (void *)str , sprintf(str, "!result=%s#\r\n", "OK"), 1000);
 8000e9c:	4a13      	ldr	r2, [pc, #76]	; (8000eec <DHT20_Read+0x7c>)
 8000e9e:	4914      	ldr	r1, [pc, #80]	; (8000ef0 <DHT20_Read+0x80>)
 8000ea0:	4814      	ldr	r0, [pc, #80]	; (8000ef4 <DHT20_Read+0x84>)
 8000ea2:	f00a f8b7 	bl	800b014 <siprintf>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	b29a      	uxth	r2, r3
 8000eaa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eae:	4911      	ldr	r1, [pc, #68]	; (8000ef4 <DHT20_Read+0x84>)
 8000eb0:	4811      	ldr	r0, [pc, #68]	; (8000ef8 <DHT20_Read+0x88>)
 8000eb2:	f008 fdf4 	bl	8009a9e <HAL_UART_Transmit>
    	ret = HAL_I2C_Master_Receive(&hi2c1, DHT20, buf, 7, 100);
 8000eb6:	2364      	movs	r3, #100	; 0x64
 8000eb8:	9300      	str	r3, [sp, #0]
 8000eba:	2307      	movs	r3, #7
 8000ebc:	4a0f      	ldr	r2, [pc, #60]	; (8000efc <DHT20_Read+0x8c>)
 8000ebe:	2170      	movs	r1, #112	; 0x70
 8000ec0:	480f      	ldr	r0, [pc, #60]	; (8000f00 <DHT20_Read+0x90>)
 8000ec2:	f004 f8f1 	bl	80050a8 <HAL_I2C_Master_Receive>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	71bb      	strb	r3, [r7, #6]
    	HAL_Delay(100);
 8000eca:	2064      	movs	r0, #100	; 0x64
 8000ecc:	f002 fcec 	bl	80038a8 <HAL_Delay>
    	   if(ret == HAL_OK){
 8000ed0:	79bb      	ldrb	r3, [r7, #6]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d103      	bne.n	8000ede <DHT20_Read+0x6e>
    		   return DHT20_Convert();
 8000ed6:	f000 f815 	bl	8000f04 <DHT20_Convert>
 8000eda:	4603      	mov	r3, r0
 8000edc:	e001      	b.n	8000ee2 <DHT20_Read+0x72>
    	   }

    }
    return DHT20_ERROR_BYTES_ALL_ZERO;
 8000ede:	f06f 030c 	mvn.w	r3, #12
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	0800d534 	.word	0x0800d534
 8000ef0:	0800d538 	.word	0x0800d538
 8000ef4:	20000010 	.word	0x20000010
 8000ef8:	200004d4 	.word	0x200004d4
 8000efc:	20000268 	.word	0x20000268
 8000f00:	2000031c 	.word	0x2000031c

08000f04 <DHT20_Convert>:

int DHT20_Convert(){
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
	   //  convert temperature
	   uint32_t raw = buf[1];
 8000f0a:	4b56      	ldr	r3, [pc, #344]	; (8001064 <DHT20_Convert+0x160>)
 8000f0c:	785b      	ldrb	r3, [r3, #1]
 8000f0e:	607b      	str	r3, [r7, #4]
	   raw <<= 8;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	021b      	lsls	r3, r3, #8
 8000f14:	607b      	str	r3, [r7, #4]
	   raw += buf[2];
 8000f16:	4b53      	ldr	r3, [pc, #332]	; (8001064 <DHT20_Convert+0x160>)
 8000f18:	789b      	ldrb	r3, [r3, #2]
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	4413      	add	r3, r2
 8000f20:	607b      	str	r3, [r7, #4]
	   raw <<= 4;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	011b      	lsls	r3, r3, #4
 8000f26:	607b      	str	r3, [r7, #4]
	   raw += (buf[3] >> 4);
 8000f28:	4b4e      	ldr	r3, [pc, #312]	; (8001064 <DHT20_Convert+0x160>)
 8000f2a:	78db      	ldrb	r3, [r3, #3]
 8000f2c:	091b      	lsrs	r3, r3, #4
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	461a      	mov	r2, r3
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4413      	add	r3, r2
 8000f36:	607b      	str	r3, [r7, #4]
	   humidity = raw * 9.5367431640625e-5;   // ==> / 1048576.0 * 100%;
 8000f38:	6878      	ldr	r0, [r7, #4]
 8000f3a:	f7ff fa53 	bl	80003e4 <__aeabi_ui2d>
 8000f3e:	f04f 0200 	mov.w	r2, #0
 8000f42:	4b49      	ldr	r3, [pc, #292]	; (8001068 <DHT20_Convert+0x164>)
 8000f44:	f7ff fac8 	bl	80004d8 <__aeabi_dmul>
 8000f48:	4602      	mov	r2, r0
 8000f4a:	460b      	mov	r3, r1
 8000f4c:	4610      	mov	r0, r2
 8000f4e:	4619      	mov	r1, r3
 8000f50:	f7ff fd9a 	bl	8000a88 <__aeabi_d2f>
 8000f54:	4603      	mov	r3, r0
 8000f56:	4a45      	ldr	r2, [pc, #276]	; (800106c <DHT20_Convert+0x168>)
 8000f58:	6013      	str	r3, [r2, #0]
	   HAL_UART_Transmit(&huart2 , (void *)str , sprintf(str, "Humid=%f\r\n", humidity), 1000);
 8000f5a:	4b44      	ldr	r3, [pc, #272]	; (800106c <DHT20_Convert+0x168>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f7ff fa62 	bl	8000428 <__aeabi_f2d>
 8000f64:	4602      	mov	r2, r0
 8000f66:	460b      	mov	r3, r1
 8000f68:	4941      	ldr	r1, [pc, #260]	; (8001070 <DHT20_Convert+0x16c>)
 8000f6a:	4842      	ldr	r0, [pc, #264]	; (8001074 <DHT20_Convert+0x170>)
 8000f6c:	f00a f852 	bl	800b014 <siprintf>
 8000f70:	4603      	mov	r3, r0
 8000f72:	b29a      	uxth	r2, r3
 8000f74:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f78:	493e      	ldr	r1, [pc, #248]	; (8001074 <DHT20_Convert+0x170>)
 8000f7a:	483f      	ldr	r0, [pc, #252]	; (8001078 <DHT20_Convert+0x174>)
 8000f7c:	f008 fd8f 	bl	8009a9e <HAL_UART_Transmit>

		//  convert humidity
	    raw = (buf[3] & 0x0F);
 8000f80:	4b38      	ldr	r3, [pc, #224]	; (8001064 <DHT20_Convert+0x160>)
 8000f82:	78db      	ldrb	r3, [r3, #3]
 8000f84:	f003 030f 	and.w	r3, r3, #15
 8000f88:	607b      	str	r3, [r7, #4]
	    raw <<= 8;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	021b      	lsls	r3, r3, #8
 8000f8e:	607b      	str	r3, [r7, #4]
	    raw += buf[4];
 8000f90:	4b34      	ldr	r3, [pc, #208]	; (8001064 <DHT20_Convert+0x160>)
 8000f92:	791b      	ldrb	r3, [r3, #4]
 8000f94:	461a      	mov	r2, r3
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	4413      	add	r3, r2
 8000f9a:	607b      	str	r3, [r7, #4]
	    raw <<= 8;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	021b      	lsls	r3, r3, #8
 8000fa0:	607b      	str	r3, [r7, #4]
	    raw += buf[5];
 8000fa2:	4b30      	ldr	r3, [pc, #192]	; (8001064 <DHT20_Convert+0x160>)
 8000fa4:	795b      	ldrb	r3, [r3, #5]
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	4413      	add	r3, r2
 8000fac:	607b      	str	r3, [r7, #4]
	    temperature = raw * 1.9073486328125e-4 - 50;  //  ==> / 1048576.0 * 200 - 50;
 8000fae:	6878      	ldr	r0, [r7, #4]
 8000fb0:	f7ff fa18 	bl	80003e4 <__aeabi_ui2d>
 8000fb4:	f04f 0200 	mov.w	r2, #0
 8000fb8:	4b30      	ldr	r3, [pc, #192]	; (800107c <DHT20_Convert+0x178>)
 8000fba:	f7ff fa8d 	bl	80004d8 <__aeabi_dmul>
 8000fbe:	4602      	mov	r2, r0
 8000fc0:	460b      	mov	r3, r1
 8000fc2:	4610      	mov	r0, r2
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	f04f 0200 	mov.w	r2, #0
 8000fca:	4b2d      	ldr	r3, [pc, #180]	; (8001080 <DHT20_Convert+0x17c>)
 8000fcc:	f7ff f8cc 	bl	8000168 <__aeabi_dsub>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	460b      	mov	r3, r1
 8000fd4:	4610      	mov	r0, r2
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	f7ff fd56 	bl	8000a88 <__aeabi_d2f>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	4a29      	ldr	r2, [pc, #164]	; (8001084 <DHT20_Convert+0x180>)
 8000fe0:	6013      	str	r3, [r2, #0]
	    HAL_UART_Transmit(&huart2 , (void *)str , sprintf(str, "temp=%f\r\n", temperature), 1000);
 8000fe2:	4b28      	ldr	r3, [pc, #160]	; (8001084 <DHT20_Convert+0x180>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff fa1e 	bl	8000428 <__aeabi_f2d>
 8000fec:	4602      	mov	r2, r0
 8000fee:	460b      	mov	r3, r1
 8000ff0:	4925      	ldr	r1, [pc, #148]	; (8001088 <DHT20_Convert+0x184>)
 8000ff2:	4820      	ldr	r0, [pc, #128]	; (8001074 <DHT20_Convert+0x170>)
 8000ff4:	f00a f80e 	bl	800b014 <siprintf>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	b29a      	uxth	r2, r3
 8000ffc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001000:	491c      	ldr	r1, [pc, #112]	; (8001074 <DHT20_Convert+0x170>)
 8001002:	481d      	ldr	r0, [pc, #116]	; (8001078 <DHT20_Convert+0x174>)
 8001004:	f008 fd4b 	bl	8009a9e <HAL_UART_Transmit>

	    // Checksum
	    uint8_t crc = DHT20_crc8(buf, 6);
 8001008:	2106      	movs	r1, #6
 800100a:	4816      	ldr	r0, [pc, #88]	; (8001064 <DHT20_Convert+0x160>)
 800100c:	f7ff fefc 	bl	8000e08 <DHT20_crc8>
 8001010:	4603      	mov	r3, r0
 8001012:	70fb      	strb	r3, [r7, #3]
	    if(crc != buf[6]){
 8001014:	4b13      	ldr	r3, [pc, #76]	; (8001064 <DHT20_Convert+0x160>)
 8001016:	799b      	ldrb	r3, [r3, #6]
 8001018:	78fa      	ldrb	r2, [r7, #3]
 800101a:	429a      	cmp	r2, r3
 800101c:	d00f      	beq.n	800103e <DHT20_Convert+0x13a>
	      	HAL_UART_Transmit(&huart2 , (void *)str , sprintf(str, "!CRC=%s#\r\n", "NOT OK"), 1000);
 800101e:	4a1b      	ldr	r2, [pc, #108]	; (800108c <DHT20_Convert+0x188>)
 8001020:	491b      	ldr	r1, [pc, #108]	; (8001090 <DHT20_Convert+0x18c>)
 8001022:	4814      	ldr	r0, [pc, #80]	; (8001074 <DHT20_Convert+0x170>)
 8001024:	f009 fff6 	bl	800b014 <siprintf>
 8001028:	4603      	mov	r3, r0
 800102a:	b29a      	uxth	r2, r3
 800102c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001030:	4910      	ldr	r1, [pc, #64]	; (8001074 <DHT20_Convert+0x170>)
 8001032:	4811      	ldr	r0, [pc, #68]	; (8001078 <DHT20_Convert+0x174>)
 8001034:	f008 fd33 	bl	8009a9e <HAL_UART_Transmit>
	    	return DHT20_ERROR_CHECKSUM;
 8001038:	f06f 0309 	mvn.w	r3, #9
 800103c:	e00d      	b.n	800105a <DHT20_Convert+0x156>
	    }
		HAL_UART_Transmit(&huart2 , (void *)str , sprintf(str, "!CRC=%s#\r\n", "OK"), 1000);
 800103e:	4a15      	ldr	r2, [pc, #84]	; (8001094 <DHT20_Convert+0x190>)
 8001040:	4913      	ldr	r1, [pc, #76]	; (8001090 <DHT20_Convert+0x18c>)
 8001042:	480c      	ldr	r0, [pc, #48]	; (8001074 <DHT20_Convert+0x170>)
 8001044:	f009 ffe6 	bl	800b014 <siprintf>
 8001048:	4603      	mov	r3, r0
 800104a:	b29a      	uxth	r2, r3
 800104c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001050:	4908      	ldr	r1, [pc, #32]	; (8001074 <DHT20_Convert+0x170>)
 8001052:	4809      	ldr	r0, [pc, #36]	; (8001078 <DHT20_Convert+0x174>)
 8001054:	f008 fd23 	bl	8009a9e <HAL_UART_Transmit>
	    return DHT20_OK;
 8001058:	2300      	movs	r3, #0
}
 800105a:	4618      	mov	r0, r3
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	20000268 	.word	0x20000268
 8001068:	3f190000 	.word	0x3f190000
 800106c:	20000258 	.word	0x20000258
 8001070:	0800d548 	.word	0x0800d548
 8001074:	20000010 	.word	0x20000010
 8001078:	200004d4 	.word	0x200004d4
 800107c:	3f290000 	.word	0x3f290000
 8001080:	40490000 	.word	0x40490000
 8001084:	2000025c 	.word	0x2000025c
 8001088:	0800d554 	.word	0x0800d554
 800108c:	0800d560 	.word	0x0800d560
 8001090:	0800d568 	.word	0x0800d568
 8001094:	0800d534 	.word	0x0800d534

08001098 <lcdSendCmd>:
	HAL_StatusTypeDef status = HAL_I2C_IsDeviceReady(&hi2c1, SLAVE_ADDRESS_LCD, 1, 100);
	HAL_UART_Transmit(&huart2 , (void *)str , sprintf(str, "!Connect=%02X#\r\n", status), 100);
}

void lcdSendCmd (char cmd)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af02      	add	r7, sp, #8
 800109e:	4603      	mov	r3, r0
 80010a0:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 80010a2:	79fb      	ldrb	r3, [r7, #7]
 80010a4:	f023 030f 	bic.w	r3, r3, #15
 80010a8:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	011b      	lsls	r3, r3, #4
 80010ae:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80010b0:	7bfb      	ldrb	r3, [r7, #15]
 80010b2:	f043 030c 	orr.w	r3, r3, #12
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 80010ba:	7bfb      	ldrb	r3, [r7, #15]
 80010bc:	f043 0308 	orr.w	r3, r3, #8
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 80010c4:	7bbb      	ldrb	r3, [r7, #14]
 80010c6:	f043 030c 	orr.w	r3, r3, #12
 80010ca:	b2db      	uxtb	r3, r3
 80010cc:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 80010ce:	7bbb      	ldrb	r3, [r7, #14]
 80010d0:	f043 0308 	orr.w	r3, r3, #8
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80010d8:	f107 0208 	add.w	r2, r7, #8
 80010dc:	2364      	movs	r3, #100	; 0x64
 80010de:	9300      	str	r3, [sp, #0]
 80010e0:	2304      	movs	r3, #4
 80010e2:	2142      	movs	r1, #66	; 0x42
 80010e4:	4803      	ldr	r0, [pc, #12]	; (80010f4 <lcdSendCmd+0x5c>)
 80010e6:	f003 fee1 	bl	8004eac <HAL_I2C_Master_Transmit>
}
 80010ea:	bf00      	nop
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	2000031c 	.word	0x2000031c

080010f8 <lcdSendData>:
        	HAL_UART_Transmit(&huart2 , (void *)str , sprintf(str, "!address=%02X#\r\n", address), 100);
        }
    }
}
void lcdSendData(char data)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b086      	sub	sp, #24
 80010fc:	af02      	add	r7, sp, #8
 80010fe:	4603      	mov	r3, r0
 8001100:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	f023 030f 	bic.w	r3, r3, #15
 8001108:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800110a:	79fb      	ldrb	r3, [r7, #7]
 800110c:	011b      	lsls	r3, r3, #4
 800110e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8001110:	7bfb      	ldrb	r3, [r7, #15]
 8001112:	f043 030d 	orr.w	r3, r3, #13
 8001116:	b2db      	uxtb	r3, r3
 8001118:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	f043 0309 	orr.w	r3, r3, #9
 8001120:	b2db      	uxtb	r3, r3
 8001122:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8001124:	7bbb      	ldrb	r3, [r7, #14]
 8001126:	f043 030d 	orr.w	r3, r3, #13
 800112a:	b2db      	uxtb	r3, r3
 800112c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 800112e:	7bbb      	ldrb	r3, [r7, #14]
 8001130:	f043 0309 	orr.w	r3, r3, #9
 8001134:	b2db      	uxtb	r3, r3
 8001136:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, SLAVE_ADDRESS_LCD, data_t, 4, 1000);
 8001138:	f107 0208 	add.w	r2, r7, #8
 800113c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001140:	9300      	str	r3, [sp, #0]
 8001142:	2304      	movs	r3, #4
 8001144:	2142      	movs	r1, #66	; 0x42
 8001146:	4803      	ldr	r0, [pc, #12]	; (8001154 <lcdSendData+0x5c>)
 8001148:	f003 feb0 	bl	8004eac <HAL_I2C_Master_Transmit>
}
 800114c:	bf00      	nop
 800114e:	3710      	adds	r7, #16
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	2000031c 	.word	0x2000031c

08001158 <lcdSetCursor>:
	lcdSendCmd(LCD_CLEARDISPLAY);
	HAL_Delay(2);
}

void lcdSetCursor(int row, int col)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	6039      	str	r1, [r7, #0]
    switch (row)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d003      	beq.n	8001170 <lcdSetCursor+0x18>
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	2b01      	cmp	r3, #1
 800116c:	d005      	beq.n	800117a <lcdSetCursor+0x22>
 800116e:	e009      	b.n	8001184 <lcdSetCursor+0x2c>
    {
        case 0:
            col |= 0x80;
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001176:	603b      	str	r3, [r7, #0]
            break;
 8001178:	e004      	b.n	8001184 <lcdSetCursor+0x2c>
        case 1:
            col |= 0xC0;
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001180:	603b      	str	r3, [r7, #0]
            break;
 8001182:	bf00      	nop
    }

    lcdSendCmd (col);
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	b2db      	uxtb	r3, r3
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff ff85 	bl	8001098 <lcdSendCmd>
}
 800118e:	bf00      	nop
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}

08001196 <lcdInit>:
	displayControl |= LCD_BLINKON;
	lcdSendCmd(LCD_DISPLAYCONTROL | displayControl);
}

void lcdInit (void)
{
 8001196:	b580      	push	{r7, lr}
 8001198:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 800119a:	2032      	movs	r0, #50	; 0x32
 800119c:	f002 fb84 	bl	80038a8 <HAL_Delay>
	lcdSendCmd (0x30);
 80011a0:	2030      	movs	r0, #48	; 0x30
 80011a2:	f7ff ff79 	bl	8001098 <lcdSendCmd>
	HAL_Delay(5);  // wait for >4.1ms
 80011a6:	2005      	movs	r0, #5
 80011a8:	f002 fb7e 	bl	80038a8 <HAL_Delay>
	lcdSendCmd (0x30);
 80011ac:	2030      	movs	r0, #48	; 0x30
 80011ae:	f7ff ff73 	bl	8001098 <lcdSendCmd>
	HAL_Delay(1);  // wait for >100us
 80011b2:	2001      	movs	r0, #1
 80011b4:	f002 fb78 	bl	80038a8 <HAL_Delay>
	lcdSendCmd (0x30);
 80011b8:	2030      	movs	r0, #48	; 0x30
 80011ba:	f7ff ff6d 	bl	8001098 <lcdSendCmd>
	HAL_Delay(10);
 80011be:	200a      	movs	r0, #10
 80011c0:	f002 fb72 	bl	80038a8 <HAL_Delay>
	lcdSendCmd (0x20);  // 4bit mode
 80011c4:	2020      	movs	r0, #32
 80011c6:	f7ff ff67 	bl	8001098 <lcdSendCmd>
	HAL_Delay(10);
 80011ca:	200a      	movs	r0, #10
 80011cc:	f002 fb6c 	bl	80038a8 <HAL_Delay>

  // dislay initialisation
	lcdSendCmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 80011d0:	2028      	movs	r0, #40	; 0x28
 80011d2:	f7ff ff61 	bl	8001098 <lcdSendCmd>
	HAL_Delay(1);
 80011d6:	2001      	movs	r0, #1
 80011d8:	f002 fb66 	bl	80038a8 <HAL_Delay>
	lcdSendCmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 80011dc:	2008      	movs	r0, #8
 80011de:	f7ff ff5b 	bl	8001098 <lcdSendCmd>
	HAL_Delay(1);
 80011e2:	2001      	movs	r0, #1
 80011e4:	f002 fb60 	bl	80038a8 <HAL_Delay>
	lcdSendCmd (0x01);  // clear display
 80011e8:	2001      	movs	r0, #1
 80011ea:	f7ff ff55 	bl	8001098 <lcdSendCmd>
	HAL_Delay(1);
 80011ee:	2001      	movs	r0, #1
 80011f0:	f002 fb5a 	bl	80038a8 <HAL_Delay>
	lcdSendCmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80011f4:	2006      	movs	r0, #6
 80011f6:	f7ff ff4f 	bl	8001098 <lcdSendCmd>
	HAL_Delay(1);
 80011fa:	2001      	movs	r0, #1
 80011fc:	f002 fb54 	bl	80038a8 <HAL_Delay>
	lcdSendCmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001200:	200c      	movs	r0, #12
 8001202:	f7ff ff49 	bl	8001098 <lcdSendCmd>
}
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}

0800120a <lcdSendString>:

void lcdSendString (char *str)
{
 800120a:	b580      	push	{r7, lr}
 800120c:	b082      	sub	sp, #8
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
	while (*str) lcdSendData (*str++);
 8001212:	e006      	b.n	8001222 <lcdSendString+0x18>
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	1c5a      	adds	r2, r3, #1
 8001218:	607a      	str	r2, [r7, #4]
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff ff6b 	bl	80010f8 <lcdSendData>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d1f4      	bne.n	8001214 <lcdSendString+0xa>
}
 800122a:	bf00      	nop
 800122c:	bf00      	nop
 800122e:	3708      	adds	r7, #8
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <lcdSendNumber>:

void lcdSendNumber(float number)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
	char buffer[8];
	sprintf(buffer,"%f",number);
 800123c:	6878      	ldr	r0, [r7, #4]
 800123e:	f7ff f8f3 	bl	8000428 <__aeabi_f2d>
 8001242:	4602      	mov	r2, r0
 8001244:	460b      	mov	r3, r1
 8001246:	f107 0008 	add.w	r0, r7, #8
 800124a:	4906      	ldr	r1, [pc, #24]	; (8001264 <lcdSendNumber+0x30>)
 800124c:	f009 fee2 	bl	800b014 <siprintf>
	lcdSendString(buffer);
 8001250:	f107 0308 	add.w	r3, r7, #8
 8001254:	4618      	mov	r0, r3
 8001256:	f7ff ffd8 	bl	800120a <lcdSendString>
}
 800125a:	bf00      	nop
 800125c:	3710      	adds	r7, #16
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	0800d59c 	.word	0x0800d59c

08001268 <getKeyProcess>:
//we define counter for automatically increasing the value
//after the button is pressed more than 1 second.
static uint16_t counterForButtonPress3s[N0_OF_BUTTONS];
static int buttonState[N0_OF_BUTTONS] = {BUTTON_IS_RELEASED, BUTTON_IS_RELEASED, BUTTON_IS_RELEASED};
static int button_flag[N0_OF_BUTTONS];
void getKeyProcess(int index){// turn on button_flag
 8001268:	b480      	push	{r7}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
	if(index >= 0 && index < N0_OF_BUTTONS){
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2b00      	cmp	r3, #0
 8001274:	db07      	blt.n	8001286 <getKeyProcess+0x1e>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2b02      	cmp	r3, #2
 800127a:	dc04      	bgt.n	8001286 <getKeyProcess+0x1e>
		button_flag[index] = 1;
 800127c:	4a04      	ldr	r2, [pc, #16]	; (8001290 <getKeyProcess+0x28>)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2101      	movs	r1, #1
 8001282:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
}
 8001286:	bf00      	nop
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	bc80      	pop	{r7}
 800128e:	4770      	bx	lr
 8001290:	20000290 	.word	0x20000290

08001294 <get3sFlag>:
// this function turn on flagForButtonPress3s when button is pressed more than 3s
void get3sFlag(int index){
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
	if(index >= 0 && index < N0_OF_BUTTONS){
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	db07      	blt.n	80012b2 <get3sFlag+0x1e>
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	2b02      	cmp	r3, #2
 80012a6:	dc04      	bgt.n	80012b2 <get3sFlag+0x1e>
			flagForButtonPress3s[index] = 1;
 80012a8:	4a04      	ldr	r2, [pc, #16]	; (80012bc <get3sFlag+0x28>)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4413      	add	r3, r2
 80012ae:	2201      	movs	r2, #1
 80012b0:	701a      	strb	r2, [r3, #0]
		}
}
 80012b2:	bf00      	nop
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bc80      	pop	{r7}
 80012ba:	4770      	bx	lr
 80012bc:	20000280 	.word	0x20000280

080012c0 <get1sFlag>:
void clear3sFlag(int index){
	if(index >= 0 && index < N0_OF_BUTTONS){
			flagForButtonPress3s[index] = 0;
		}
}
void get1sFlag(int index){
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
	if(index >= 0 && index < N0_OF_BUTTONS){
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	db07      	blt.n	80012de <get1sFlag+0x1e>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2b02      	cmp	r3, #2
 80012d2:	dc04      	bgt.n	80012de <get1sFlag+0x1e>
				flag1s[index] = 1;
 80012d4:	4a04      	ldr	r2, [pc, #16]	; (80012e8 <get1sFlag+0x28>)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4413      	add	r3, r2
 80012da:	2201      	movs	r2, #1
 80012dc:	701a      	strb	r2, [r3, #0]
			}
}
 80012de:	bf00      	nop
 80012e0:	370c      	adds	r7, #12
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bc80      	pop	{r7}
 80012e6:	4770      	bx	lr
 80012e8:	20000284 	.word	0x20000284

080012ec <fsm_input_processing>:
void fsm_input_processing(GPIO_PinState buttonBuffer[], int index){
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
 80012f4:	6039      	str	r1, [r7, #0]
	switch(buttonState[index]){
 80012f6:	4a55      	ldr	r2, [pc, #340]	; (800144c <fsm_input_processing+0x160>)
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012fe:	2b02      	cmp	r3, #2
 8001300:	d04f      	beq.n	80013a2 <fsm_input_processing+0xb6>
 8001302:	2b02      	cmp	r3, #2
 8001304:	f300 8096 	bgt.w	8001434 <fsm_input_processing+0x148>
 8001308:	2b00      	cmp	r3, #0
 800130a:	d002      	beq.n	8001312 <fsm_input_processing+0x26>
 800130c:	2b01      	cmp	r3, #1
 800130e:	d039      	beq.n	8001384 <fsm_input_processing+0x98>
			flag1s[index] = 0;
			button_flag[index] = 0;
		}
		break;
	default:
		break;
 8001310:	e090      	b.n	8001434 <fsm_input_processing+0x148>
		if(counterForButtonPress3s[index] < DURATION_FOR_AUTO_INCREASING){
 8001312:	4a4f      	ldr	r2, [pc, #316]	; (8001450 <fsm_input_processing+0x164>)
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800131a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800131e:	d220      	bcs.n	8001362 <fsm_input_processing+0x76>
			counterForButtonPress3s[index]++;
 8001320:	4a4b      	ldr	r2, [pc, #300]	; (8001450 <fsm_input_processing+0x164>)
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001328:	3301      	adds	r3, #1
 800132a:	b299      	uxth	r1, r3
 800132c:	4a48      	ldr	r2, [pc, #288]	; (8001450 <fsm_input_processing+0x164>)
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			if(counterForButtonPress3s[index] == DURATION_FOR_AUTO_INCREASING){
 8001334:	4a46      	ldr	r2, [pc, #280]	; (8001450 <fsm_input_processing+0x164>)
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800133c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001340:	d10f      	bne.n	8001362 <fsm_input_processing+0x76>
				buttonState[index] = BUTTON_PRESSED_MORE_THAN_3s;
 8001342:	4a42      	ldr	r2, [pc, #264]	; (800144c <fsm_input_processing+0x160>)
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	2102      	movs	r1, #2
 8001348:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				counterForButtonPress3s[index] = 0;
 800134c:	4a40      	ldr	r2, [pc, #256]	; (8001450 <fsm_input_processing+0x164>)
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	2100      	movs	r1, #0
 8001352:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				getKeyProcess(index);
 8001356:	6838      	ldr	r0, [r7, #0]
 8001358:	f7ff ff86 	bl	8001268 <getKeyProcess>
				get3sFlag(index);
 800135c:	6838      	ldr	r0, [r7, #0]
 800135e:	f7ff ff99 	bl	8001294 <get3sFlag>
		if(buttonBuffer[index] == BUTTON_RELEASED){
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	687a      	ldr	r2, [r7, #4]
 8001366:	4413      	add	r3, r2
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	2b01      	cmp	r3, #1
 800136c:	d164      	bne.n	8001438 <fsm_input_processing+0x14c>
			buttonState[index] = BUTTON_IS_RELEASED;
 800136e:	4a37      	ldr	r2, [pc, #220]	; (800144c <fsm_input_processing+0x160>)
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	2101      	movs	r1, #1
 8001374:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			counterForButtonPress3s[index] = 0;
 8001378:	4a35      	ldr	r2, [pc, #212]	; (8001450 <fsm_input_processing+0x164>)
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	2100      	movs	r1, #0
 800137e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		break;
 8001382:	e059      	b.n	8001438 <fsm_input_processing+0x14c>
		if(buttonBuffer[index] == BUTTON_PRESSED){
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	4413      	add	r3, r2
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d155      	bne.n	800143c <fsm_input_processing+0x150>
			buttonState[index] = BUTTON_IS_PRESSED;
 8001390:	4a2e      	ldr	r2, [pc, #184]	; (800144c <fsm_input_processing+0x160>)
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	2100      	movs	r1, #0
 8001396:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			getKeyProcess(index);
 800139a:	6838      	ldr	r0, [r7, #0]
 800139c:	f7ff ff64 	bl	8001268 <getKeyProcess>
		break;
 80013a0:	e04c      	b.n	800143c <fsm_input_processing+0x150>
		if(counterForButtonPress3s[index] < DURATION_FOR_MORE_THAN_3s ){
 80013a2:	4a2b      	ldr	r2, [pc, #172]	; (8001450 <fsm_input_processing+0x164>)
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013aa:	2b63      	cmp	r3, #99	; 0x63
 80013ac:	d822      	bhi.n	80013f4 <fsm_input_processing+0x108>
					counterForButtonPress3s[index]++;
 80013ae:	4a28      	ldr	r2, [pc, #160]	; (8001450 <fsm_input_processing+0x164>)
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013b6:	3301      	adds	r3, #1
 80013b8:	b299      	uxth	r1, r3
 80013ba:	4a25      	ldr	r2, [pc, #148]	; (8001450 <fsm_input_processing+0x164>)
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					if(counterForButtonPress3s[index] == DURATION_FOR_MORE_THAN_3s){
 80013c2:	4a23      	ldr	r2, [pc, #140]	; (8001450 <fsm_input_processing+0x164>)
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013ca:	2b64      	cmp	r3, #100	; 0x64
 80013cc:	d112      	bne.n	80013f4 <fsm_input_processing+0x108>
						buttonState[index] = BUTTON_PRESSED_MORE_THAN_3s;
 80013ce:	4a1f      	ldr	r2, [pc, #124]	; (800144c <fsm_input_processing+0x160>)
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	2102      	movs	r1, #2
 80013d4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
						counterForButtonPress3s[index] = 0;
 80013d8:	4a1d      	ldr	r2, [pc, #116]	; (8001450 <fsm_input_processing+0x164>)
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	2100      	movs	r1, #0
 80013de:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						get1sFlag(index);
 80013e2:	6838      	ldr	r0, [r7, #0]
 80013e4:	f7ff ff6c 	bl	80012c0 <get1sFlag>
						getKeyProcess(index);
 80013e8:	6838      	ldr	r0, [r7, #0]
 80013ea:	f7ff ff3d 	bl	8001268 <getKeyProcess>
						get3sFlag(index);
 80013ee:	6838      	ldr	r0, [r7, #0]
 80013f0:	f7ff ff50 	bl	8001294 <get3sFlag>
		if(buttonBuffer[index] == BUTTON_RELEASED){
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	687a      	ldr	r2, [r7, #4]
 80013f8:	4413      	add	r3, r2
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	2b01      	cmp	r3, #1
 80013fe:	d11f      	bne.n	8001440 <fsm_input_processing+0x154>
			buttonState[index] = BUTTON_IS_RELEASED;
 8001400:	4a12      	ldr	r2, [pc, #72]	; (800144c <fsm_input_processing+0x160>)
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	2101      	movs	r1, #1
 8001406:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			counterForButtonPress3s[index] = 0;
 800140a:	4a11      	ldr	r2, [pc, #68]	; (8001450 <fsm_input_processing+0x164>)
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	2100      	movs	r1, #0
 8001410:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			flagForButtonPress3s[index] = 0;
 8001414:	4a0f      	ldr	r2, [pc, #60]	; (8001454 <fsm_input_processing+0x168>)
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	4413      	add	r3, r2
 800141a:	2200      	movs	r2, #0
 800141c:	701a      	strb	r2, [r3, #0]
			flag1s[index] = 0;
 800141e:	4a0e      	ldr	r2, [pc, #56]	; (8001458 <fsm_input_processing+0x16c>)
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	4413      	add	r3, r2
 8001424:	2200      	movs	r2, #0
 8001426:	701a      	strb	r2, [r3, #0]
			button_flag[index] = 0;
 8001428:	4a0c      	ldr	r2, [pc, #48]	; (800145c <fsm_input_processing+0x170>)
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	2100      	movs	r1, #0
 800142e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		break;
 8001432:	e005      	b.n	8001440 <fsm_input_processing+0x154>
		break;
 8001434:	bf00      	nop
 8001436:	e004      	b.n	8001442 <fsm_input_processing+0x156>
		break;
 8001438:	bf00      	nop
 800143a:	e002      	b.n	8001442 <fsm_input_processing+0x156>
		break;
 800143c:	bf00      	nop
 800143e:	e000      	b.n	8001442 <fsm_input_processing+0x156>
		break;
 8001440:	bf00      	nop
	}
}
 8001442:	bf00      	nop
 8001444:	3708      	adds	r7, #8
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	20000004 	.word	0x20000004
 8001450:	20000288 	.word	0x20000288
 8001454:	20000280 	.word	0x20000280
 8001458:	20000284 	.word	0x20000284
 800145c:	20000290 	.word	0x20000290

08001460 <button_reading>:
void button_reading(void){
 8001460:	b590      	push	{r4, r7, lr}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < N0_OF_BUTTONS; i++){
 8001466:	2300      	movs	r3, #0
 8001468:	71fb      	strb	r3, [r7, #7]
 800146a:	e052      	b.n	8001512 <button_reading+0xb2>
		debounceButtonBuffer3[i] = debounceButtonBuffer2[i];
 800146c:	79fa      	ldrb	r2, [r7, #7]
 800146e:	79fb      	ldrb	r3, [r7, #7]
 8001470:	492c      	ldr	r1, [pc, #176]	; (8001524 <button_reading+0xc4>)
 8001472:	5c89      	ldrb	r1, [r1, r2]
 8001474:	4a2c      	ldr	r2, [pc, #176]	; (8001528 <button_reading+0xc8>)
 8001476:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8001478:	79fa      	ldrb	r2, [r7, #7]
 800147a:	79fb      	ldrb	r3, [r7, #7]
 800147c:	492b      	ldr	r1, [pc, #172]	; (800152c <button_reading+0xcc>)
 800147e:	5c89      	ldrb	r1, [r1, r2]
 8001480:	4a28      	ldr	r2, [pc, #160]	; (8001524 <button_reading+0xc4>)
 8001482:	54d1      	strb	r1, [r2, r3]
		// Chosing Which button is pressed.
		switch(i){
 8001484:	79fb      	ldrb	r3, [r7, #7]
 8001486:	2b02      	cmp	r3, #2
 8001488:	d01a      	beq.n	80014c0 <button_reading+0x60>
 800148a:	2b02      	cmp	r3, #2
 800148c:	dc22      	bgt.n	80014d4 <button_reading+0x74>
 800148e:	2b00      	cmp	r3, #0
 8001490:	d002      	beq.n	8001498 <button_reading+0x38>
 8001492:	2b01      	cmp	r3, #1
 8001494:	d00a      	beq.n	80014ac <button_reading+0x4c>
			break;
		case 2://  read signal from button0
			debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(Button2_GPIO_Port, Button2_Pin);
			break;
		default:
			break;
 8001496:	e01d      	b.n	80014d4 <button_reading+0x74>
			debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(Button0_GPIO_Port, Button0_Pin);
 8001498:	79fc      	ldrb	r4, [r7, #7]
 800149a:	2101      	movs	r1, #1
 800149c:	4824      	ldr	r0, [pc, #144]	; (8001530 <button_reading+0xd0>)
 800149e:	f003 fb5b 	bl	8004b58 <HAL_GPIO_ReadPin>
 80014a2:	4603      	mov	r3, r0
 80014a4:	461a      	mov	r2, r3
 80014a6:	4b21      	ldr	r3, [pc, #132]	; (800152c <button_reading+0xcc>)
 80014a8:	551a      	strb	r2, [r3, r4]
			break;
 80014aa:	e014      	b.n	80014d6 <button_reading+0x76>
			debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(Button1_GPIO_Port, Button1_Pin);
 80014ac:	79fc      	ldrb	r4, [r7, #7]
 80014ae:	2102      	movs	r1, #2
 80014b0:	481f      	ldr	r0, [pc, #124]	; (8001530 <button_reading+0xd0>)
 80014b2:	f003 fb51 	bl	8004b58 <HAL_GPIO_ReadPin>
 80014b6:	4603      	mov	r3, r0
 80014b8:	461a      	mov	r2, r3
 80014ba:	4b1c      	ldr	r3, [pc, #112]	; (800152c <button_reading+0xcc>)
 80014bc:	551a      	strb	r2, [r3, r4]
			break;
 80014be:	e00a      	b.n	80014d6 <button_reading+0x76>
			debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(Button2_GPIO_Port, Button2_Pin);
 80014c0:	79fc      	ldrb	r4, [r7, #7]
 80014c2:	2104      	movs	r1, #4
 80014c4:	481a      	ldr	r0, [pc, #104]	; (8001530 <button_reading+0xd0>)
 80014c6:	f003 fb47 	bl	8004b58 <HAL_GPIO_ReadPin>
 80014ca:	4603      	mov	r3, r0
 80014cc:	461a      	mov	r2, r3
 80014ce:	4b17      	ldr	r3, [pc, #92]	; (800152c <button_reading+0xcc>)
 80014d0:	551a      	strb	r2, [r3, r4]
			break;
 80014d2:	e000      	b.n	80014d6 <button_reading+0x76>
			break;
 80014d4:	bf00      	nop
		}
		if((debounceButtonBuffer3[i] == debounceButtonBuffer2[i]) && (debounceButtonBuffer2[i] == debounceButtonBuffer1[i])){
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	4a13      	ldr	r2, [pc, #76]	; (8001528 <button_reading+0xc8>)
 80014da:	5cd2      	ldrb	r2, [r2, r3]
 80014dc:	79fb      	ldrb	r3, [r7, #7]
 80014de:	4911      	ldr	r1, [pc, #68]	; (8001524 <button_reading+0xc4>)
 80014e0:	5ccb      	ldrb	r3, [r1, r3]
 80014e2:	429a      	cmp	r2, r3
 80014e4:	d112      	bne.n	800150c <button_reading+0xac>
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	4a0e      	ldr	r2, [pc, #56]	; (8001524 <button_reading+0xc4>)
 80014ea:	5cd2      	ldrb	r2, [r2, r3]
 80014ec:	79fb      	ldrb	r3, [r7, #7]
 80014ee:	490f      	ldr	r1, [pc, #60]	; (800152c <button_reading+0xcc>)
 80014f0:	5ccb      	ldrb	r3, [r1, r3]
 80014f2:	429a      	cmp	r2, r3
 80014f4:	d10a      	bne.n	800150c <button_reading+0xac>
			buttonBuffer[i] = debounceButtonBuffer3[i];
 80014f6:	79fa      	ldrb	r2, [r7, #7]
 80014f8:	79fb      	ldrb	r3, [r7, #7]
 80014fa:	490b      	ldr	r1, [pc, #44]	; (8001528 <button_reading+0xc8>)
 80014fc:	5c89      	ldrb	r1, [r1, r2]
 80014fe:	4a0d      	ldr	r2, [pc, #52]	; (8001534 <button_reading+0xd4>)
 8001500:	54d1      	strb	r1, [r2, r3]
			fsm_input_processing(buttonBuffer,i);
 8001502:	79fb      	ldrb	r3, [r7, #7]
 8001504:	4619      	mov	r1, r3
 8001506:	480b      	ldr	r0, [pc, #44]	; (8001534 <button_reading+0xd4>)
 8001508:	f7ff fef0 	bl	80012ec <fsm_input_processing>
	for(uint8_t i = 0; i < N0_OF_BUTTONS; i++){
 800150c:	79fb      	ldrb	r3, [r7, #7]
 800150e:	3301      	adds	r3, #1
 8001510:	71fb      	strb	r3, [r7, #7]
 8001512:	79fb      	ldrb	r3, [r7, #7]
 8001514:	2b02      	cmp	r3, #2
 8001516:	d9a9      	bls.n	800146c <button_reading+0xc>
		}

	}
}
 8001518:	bf00      	nop
 800151a:	bf00      	nop
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	bd90      	pop	{r4, r7, pc}
 8001522:	bf00      	nop
 8001524:	20000278 	.word	0x20000278
 8001528:	2000027c 	.word	0x2000027c
 800152c:	20000274 	.word	0x20000274
 8001530:	40010c00 	.word	0x40010c00
 8001534:	20000270 	.word	0x20000270

08001538 <pwmDMA>:
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
	  HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 }

 void pwmDMA(void){
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
	 /* DMA controller clock enable */
	  __HAL_RCC_DMA1_CLK_ENABLE();
 800153e:	4b0c      	ldr	r3, [pc, #48]	; (8001570 <pwmDMA+0x38>)
 8001540:	695b      	ldr	r3, [r3, #20]
 8001542:	4a0b      	ldr	r2, [pc, #44]	; (8001570 <pwmDMA+0x38>)
 8001544:	f043 0301 	orr.w	r3, r3, #1
 8001548:	6153      	str	r3, [r2, #20]
 800154a:	4b09      	ldr	r3, [pc, #36]	; (8001570 <pwmDMA+0x38>)
 800154c:	695b      	ldr	r3, [r3, #20]
 800154e:	f003 0301 	and.w	r3, r3, #1
 8001552:	607b      	str	r3, [r7, #4]
 8001554:	687b      	ldr	r3, [r7, #4]

	  /* DMA interrupt init */
	  /* DMA1_Channel2_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001556:	2200      	movs	r2, #0
 8001558:	2100      	movs	r1, #0
 800155a:	200c      	movs	r0, #12
 800155c:	f002 fe93 	bl	8004286 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001560:	200c      	movs	r0, #12
 8001562:	f002 feac 	bl	80042be <HAL_NVIC_EnableIRQ>

 }
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40021000 	.word	0x40021000

08001574 <pwmMode>:
void pwmMode(TIM_HandleTypeDef *htim, uint8_t indexTim, uint8_t indexChannel, uint32_t prescaler, uint32_t period, uint8_t dmaFlag){
 8001574:	b580      	push	{r7, lr}
 8001576:	b0a0      	sub	sp, #128	; 0x80
 8001578:	af00      	add	r7, sp, #0
 800157a:	60f8      	str	r0, [r7, #12]
 800157c:	607b      	str	r3, [r7, #4]
 800157e:	460b      	mov	r3, r1
 8001580:	72fb      	strb	r3, [r7, #11]
 8001582:	4613      	mov	r3, r2
 8001584:	72bb      	strb	r3, [r7, #10]
	if((indexTim < 1 || indexTim > 4) || (indexChannel < 1 || indexChannel > 4)){
 8001586:	7afb      	ldrb	r3, [r7, #11]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d008      	beq.n	800159e <pwmMode+0x2a>
 800158c:	7afb      	ldrb	r3, [r7, #11]
 800158e:	2b04      	cmp	r3, #4
 8001590:	d805      	bhi.n	800159e <pwmMode+0x2a>
 8001592:	7abb      	ldrb	r3, [r7, #10]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d002      	beq.n	800159e <pwmMode+0x2a>
 8001598:	7abb      	ldrb	r3, [r7, #10]
 800159a:	2b04      	cmp	r3, #4
 800159c:	d901      	bls.n	80015a2 <pwmMode+0x2e>
 	    Error_Handler();
 800159e:	f001 f918 	bl	80027d2 <Error_Handler>
	}
	indexTim -= 1;
 80015a2:	7afb      	ldrb	r3, [r7, #11]
 80015a4:	3b01      	subs	r3, #1
 80015a6:	72fb      	strb	r3, [r7, #11]
	indexChannel -=1;
 80015a8:	7abb      	ldrb	r3, [r7, #10]
 80015aa:	3b01      	subs	r3, #1
 80015ac:	72bb      	strb	r3, [r7, #10]

      TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015ae:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	605a      	str	r2, [r3, #4]
 80015b8:	609a      	str	r2, [r3, #8]
 80015ba:	60da      	str	r2, [r3, #12]
 	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015bc:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]
 	  TIM_OC_InitTypeDef sConfigOC = {0};
 80015c6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80015ca:	2200      	movs	r2, #0
 80015cc:	601a      	str	r2, [r3, #0]
 80015ce:	605a      	str	r2, [r3, #4]
 80015d0:	609a      	str	r2, [r3, #8]
 80015d2:	60da      	str	r2, [r3, #12]
 80015d4:	611a      	str	r2, [r3, #16]
 80015d6:	615a      	str	r2, [r3, #20]
 80015d8:	619a      	str	r2, [r3, #24]
	  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80015da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015de:	2220      	movs	r2, #32
 80015e0:	2100      	movs	r1, #0
 80015e2:	4618      	mov	r0, r3
 80015e4:	f009 f8ae 	bl	800a744 <memset>
    	  	  if(dmaFlag == 0){
 80015e8:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d14b      	bne.n	8001688 <pwmMode+0x114>
    	  		 htim->Instance = arrayTim[indexTim];
 80015f0:	7afb      	ldrb	r3, [r7, #11]
 80015f2:	4aa2      	ldr	r2, [pc, #648]	; (800187c <pwmMode+0x308>)
 80015f4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	601a      	str	r2, [r3, #0]
    	  		    	  	  htim->Init.Prescaler = prescaler;
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	605a      	str	r2, [r3, #4]
    	  		    	  	  htim->Init.CounterMode = TIM_COUNTERMODE_UP;
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	2200      	movs	r2, #0
 8001606:	609a      	str	r2, [r3, #8]
    	  		    	  	  htim->Init.Period = period;
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800160e:	60da      	str	r2, [r3, #12]
    	  		    	  	  htim->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	2200      	movs	r2, #0
 8001614:	611a      	str	r2, [r3, #16]
    	  		    	  	  htim->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	2200      	movs	r2, #0
 800161a:	619a      	str	r2, [r3, #24]
    	  		    	  	  if (HAL_TIM_Base_Init(htim) != HAL_OK)
 800161c:	68f8      	ldr	r0, [r7, #12]
 800161e:	f006 fe0f 	bl	8008240 <HAL_TIM_Base_Init>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <pwmMode+0xb8>
    	  		    	  	  {
    	  		    	  	    Error_Handler();
 8001628:	f001 f8d3 	bl	80027d2 <Error_Handler>
    	  		    	  	  }
    	  		    	  	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800162c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001630:	66bb      	str	r3, [r7, #104]	; 0x68
    	  		    	  	  if (HAL_TIM_ConfigClockSource(htim, &sClockSourceConfig) != HAL_OK)
 8001632:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001636:	4619      	mov	r1, r3
 8001638:	68f8      	ldr	r0, [r7, #12]
 800163a:	f007 fcbf 	bl	8008fbc <HAL_TIM_ConfigClockSource>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <pwmMode+0xd4>
    	  		    	  	  {
    	  		    	  	    Error_Handler();
 8001644:	f001 f8c5 	bl	80027d2 <Error_Handler>
    	  		    	  	  }
    	  		    	  	  if (HAL_TIM_PWM_Init(htim) != HAL_OK)
 8001648:	68f8      	ldr	r0, [r7, #12]
 800164a:	f006 fe9b 	bl	8008384 <HAL_TIM_PWM_Init>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <pwmMode+0xe4>
    	  		    	  	  {
    	  		    	  	    Error_Handler();
 8001654:	f001 f8bd 	bl	80027d2 <Error_Handler>
    	  		    	  	  }
    	  		    	  	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001658:	2300      	movs	r3, #0
 800165a:	663b      	str	r3, [r7, #96]	; 0x60
    	  		    	  	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800165c:	2300      	movs	r3, #0
 800165e:	667b      	str	r3, [r7, #100]	; 0x64
    	  		    	  	  if (HAL_TIMEx_MasterConfigSynchronization(htim, &sMasterConfig) != HAL_OK)
 8001660:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001664:	4619      	mov	r1, r3
 8001666:	68f8      	ldr	r0, [r7, #12]
 8001668:	f008 f908 	bl	800987c <HAL_TIMEx_MasterConfigSynchronization>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <pwmMode+0x102>
    	  		    	  	  {
    	  		    	  	    Error_Handler();
 8001672:	f001 f8ae 	bl	80027d2 <Error_Handler>
    	  		    	  	  }
    	  		    	  	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001676:	2360      	movs	r3, #96	; 0x60
 8001678:	647b      	str	r3, [r7, #68]	; 0x44
    	  		    	  	  sConfigOC.Pulse = 0;
 800167a:	2300      	movs	r3, #0
 800167c:	64bb      	str	r3, [r7, #72]	; 0x48
    	  		    	  	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800167e:	2300      	movs	r3, #0
 8001680:	64fb      	str	r3, [r7, #76]	; 0x4c
    	  		    	  	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001682:	2300      	movs	r3, #0
 8001684:	657b      	str	r3, [r7, #84]	; 0x54
 8001686:	e077      	b.n	8001778 <pwmMode+0x204>
    	  	  }
    	  	  else{
    	  		  pwmDMA();
 8001688:	f7ff ff56 	bl	8001538 <pwmDMA>
    	  		  htim->Instance = TIM1;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	4a7c      	ldr	r2, [pc, #496]	; (8001880 <pwmMode+0x30c>)
 8001690:	601a      	str	r2, [r3, #0]
    	  		  htim->Init.Prescaler = 0;
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	2200      	movs	r2, #0
 8001696:	605a      	str	r2, [r3, #4]
    	  		  htim->Init.CounterMode = TIM_COUNTERMODE_UP;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	2200      	movs	r2, #0
 800169c:	609a      	str	r2, [r3, #8]
    	  		  htim->Init.Period = 89;
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	2259      	movs	r2, #89	; 0x59
 80016a2:	60da      	str	r2, [r3, #12]
    	  		  htim->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	2200      	movs	r2, #0
 80016a8:	611a      	str	r2, [r3, #16]
    	  		  htim->Init.RepetitionCounter = 0;
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	2200      	movs	r2, #0
 80016ae:	615a      	str	r2, [r3, #20]
    	  		  htim->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	2200      	movs	r2, #0
 80016b4:	619a      	str	r2, [r3, #24]
    	  		  if (HAL_TIM_Base_Init(htim) != HAL_OK)
 80016b6:	68f8      	ldr	r0, [r7, #12]
 80016b8:	f006 fdc2 	bl	8008240 <HAL_TIM_Base_Init>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <pwmMode+0x152>
    	  		  {
    	  		    Error_Handler();
 80016c2:	f001 f886 	bl	80027d2 <Error_Handler>
    	  		  }
    	  		  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016ca:	66bb      	str	r3, [r7, #104]	; 0x68
    	  		  if (HAL_TIM_ConfigClockSource(htim, &sClockSourceConfig) != HAL_OK)
 80016cc:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80016d0:	4619      	mov	r1, r3
 80016d2:	68f8      	ldr	r0, [r7, #12]
 80016d4:	f007 fc72 	bl	8008fbc <HAL_TIM_ConfigClockSource>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <pwmMode+0x16e>
    	  		  {
    	  		    Error_Handler();
 80016de:	f001 f878 	bl	80027d2 <Error_Handler>
    	  		  }
    	  		  if (HAL_TIM_PWM_Init(htim) != HAL_OK)
 80016e2:	68f8      	ldr	r0, [r7, #12]
 80016e4:	f006 fe4e 	bl	8008384 <HAL_TIM_PWM_Init>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <pwmMode+0x17e>
    	  		  {
    	  		    Error_Handler();
 80016ee:	f001 f870 	bl	80027d2 <Error_Handler>
    	  		  }
    	  		  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016f2:	2300      	movs	r3, #0
 80016f4:	663b      	str	r3, [r7, #96]	; 0x60
    	  		  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016f6:	2300      	movs	r3, #0
 80016f8:	667b      	str	r3, [r7, #100]	; 0x64
    	  		  if (HAL_TIMEx_MasterConfigSynchronization(htim, &sMasterConfig) != HAL_OK)
 80016fa:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80016fe:	4619      	mov	r1, r3
 8001700:	68f8      	ldr	r0, [r7, #12]
 8001702:	f008 f8bb 	bl	800987c <HAL_TIMEx_MasterConfigSynchronization>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <pwmMode+0x19c>
    	  		  {
    	  		    Error_Handler();
 800170c:	f001 f861 	bl	80027d2 <Error_Handler>
    	  		  }
    	  		  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001710:	2360      	movs	r3, #96	; 0x60
 8001712:	647b      	str	r3, [r7, #68]	; 0x44
    	  		  sConfigOC.Pulse = 0;
 8001714:	2300      	movs	r3, #0
 8001716:	64bb      	str	r3, [r7, #72]	; 0x48
    	  		  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001718:	2300      	movs	r3, #0
 800171a:	64fb      	str	r3, [r7, #76]	; 0x4c
    	  		  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800171c:	2300      	movs	r3, #0
 800171e:	653b      	str	r3, [r7, #80]	; 0x50
    	  		  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001720:	2300      	movs	r3, #0
 8001722:	657b      	str	r3, [r7, #84]	; 0x54
    	  		  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001724:	2300      	movs	r3, #0
 8001726:	65bb      	str	r3, [r7, #88]	; 0x58
    	  		  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001728:	2300      	movs	r3, #0
 800172a:	65fb      	str	r3, [r7, #92]	; 0x5c
    	  		  if (HAL_TIM_PWM_ConfigChannel(htim, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800172c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001730:	2200      	movs	r2, #0
 8001732:	4619      	mov	r1, r3
 8001734:	68f8      	ldr	r0, [r7, #12]
 8001736:	f007 fb7f 	bl	8008e38 <HAL_TIM_PWM_ConfigChannel>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <pwmMode+0x1d0>
    	  		  {
    	  		    Error_Handler();
 8001740:	f001 f847 	bl	80027d2 <Error_Handler>
    	  		  }
    	  		  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001744:	2300      	movs	r3, #0
 8001746:	627b      	str	r3, [r7, #36]	; 0x24
    	  		  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001748:	2300      	movs	r3, #0
 800174a:	62bb      	str	r3, [r7, #40]	; 0x28
    	  		  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800174c:	2300      	movs	r3, #0
 800174e:	62fb      	str	r3, [r7, #44]	; 0x2c
    	  		  sBreakDeadTimeConfig.DeadTime = 0;
 8001750:	2300      	movs	r3, #0
 8001752:	633b      	str	r3, [r7, #48]	; 0x30
    	  		  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001754:	2300      	movs	r3, #0
 8001756:	637b      	str	r3, [r7, #52]	; 0x34
    	  		  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001758:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800175c:	63bb      	str	r3, [r7, #56]	; 0x38
    	  		  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800175e:	2300      	movs	r3, #0
 8001760:	643b      	str	r3, [r7, #64]	; 0x40
    	  		  if (HAL_TIMEx_ConfigBreakDeadTime(htim, &sBreakDeadTimeConfig) != HAL_OK)
 8001762:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001766:	4619      	mov	r1, r3
 8001768:	68f8      	ldr	r0, [r7, #12]
 800176a:	f008 f8e5 	bl	8009938 <HAL_TIMEx_ConfigBreakDeadTime>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <pwmMode+0x204>
    	  		  {
    	  		    Error_Handler();
 8001774:	f001 f82d 	bl	80027d2 <Error_Handler>
    	  		  }
    	  	  }
 	  //TIM1
 	  if(arrayTim[indexTim] == TIM1){
 8001778:	7afb      	ldrb	r3, [r7, #11]
 800177a:	4a40      	ldr	r2, [pc, #256]	; (800187c <pwmMode+0x308>)
 800177c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001780:	4a3f      	ldr	r2, [pc, #252]	; (8001880 <pwmMode+0x30c>)
 8001782:	4293      	cmp	r3, r2
 8001784:	f040 80d2 	bne.w	800192c <pwmMode+0x3b8>
 		  if (HAL_TIM_PWM_ConfigChannel(htim, &sConfigOC, arrayChannel[indexChannel]) != HAL_OK)
 8001788:	7abb      	ldrb	r3, [r7, #10]
 800178a:	4a3e      	ldr	r2, [pc, #248]	; (8001884 <pwmMode+0x310>)
 800178c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001790:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001794:	4619      	mov	r1, r3
 8001796:	68f8      	ldr	r0, [r7, #12]
 8001798:	f007 fb4e 	bl	8008e38 <HAL_TIM_PWM_ConfigChannel>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <pwmMode+0x232>
 		 	  {
 		 	    Error_Handler();
 80017a2:	f001 f816 	bl	80027d2 <Error_Handler>
 		 	  }
 	 	  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a6:	4b38      	ldr	r3, [pc, #224]	; (8001888 <pwmMode+0x314>)
 80017a8:	699b      	ldr	r3, [r3, #24]
 80017aa:	4a37      	ldr	r2, [pc, #220]	; (8001888 <pwmMode+0x314>)
 80017ac:	f043 0304 	orr.w	r3, r3, #4
 80017b0:	6193      	str	r3, [r2, #24]
 80017b2:	4b35      	ldr	r3, [pc, #212]	; (8001888 <pwmMode+0x314>)
 80017b4:	699b      	ldr	r3, [r3, #24]
 80017b6:	f003 0304 	and.w	r3, r3, #4
 80017ba:	623b      	str	r3, [r7, #32]
 80017bc:	6a3b      	ldr	r3, [r7, #32]
 	 	  switch (indexChannel) {
 80017be:	7abb      	ldrb	r3, [r7, #10]
 80017c0:	2b03      	cmp	r3, #3
 80017c2:	f200 80a4 	bhi.w	800190e <pwmMode+0x39a>
 80017c6:	a201      	add	r2, pc, #4	; (adr r2, 80017cc <pwmMode+0x258>)
 80017c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017cc:	080017dd 	.word	0x080017dd
 80017d0:	08001823 	.word	0x08001823
 80017d4:	08001869 	.word	0x08001869
 80017d8:	080018c9 	.word	0x080018c9
			case 0:
				if(gpioPWMFlag1 == 0){
 80017dc:	4b2b      	ldr	r3, [pc, #172]	; (800188c <pwmMode+0x318>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d104      	bne.n	80017ee <pwmMode+0x27a>
					GPIO_PWM_InitStruct[0].Pin = GPIO_PIN_8;
 80017e4:	4b2a      	ldr	r3, [pc, #168]	; (8001890 <pwmMode+0x31c>)
 80017e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017ea:	601a      	str	r2, [r3, #0]
 80017ec:	e005      	b.n	80017fa <pwmMode+0x286>
				}
				else{
					GPIO_PWM_InitStruct[0].Pin |= GPIO_PIN_8;
 80017ee:	4b28      	ldr	r3, [pc, #160]	; (8001890 <pwmMode+0x31c>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017f6:	4a26      	ldr	r2, [pc, #152]	; (8001890 <pwmMode+0x31c>)
 80017f8:	6013      	str	r3, [r2, #0]
				}
				   gpioPWMFlag1++;
 80017fa:	4b24      	ldr	r3, [pc, #144]	; (800188c <pwmMode+0x318>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	3301      	adds	r3, #1
 8001800:	b2da      	uxtb	r2, r3
 8001802:	4b22      	ldr	r3, [pc, #136]	; (800188c <pwmMode+0x318>)
 8001804:	701a      	strb	r2, [r3, #0]
				   if(dmaFlag == 0){
 8001806:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 800180a:	2b00      	cmp	r3, #0
 800180c:	d104      	bne.n	8001818 <pwmMode+0x2a4>
					   HAL_TIM_PWM_Start(htim, TIM_CHANNEL_1);
 800180e:	2100      	movs	r1, #0
 8001810:	68f8      	ldr	r0, [r7, #12]
 8001812:	f006 fe0f 	bl	8008434 <HAL_TIM_PWM_Start>
				   }
				   else{
					   HAL_TIM_PWM_Start_IT(htim, TIM_CHANNEL_1);
				   }
				break;
 8001816:	e07b      	b.n	8001910 <pwmMode+0x39c>
					   HAL_TIM_PWM_Start_IT(htim, TIM_CHANNEL_1);
 8001818:	2100      	movs	r1, #0
 800181a:	68f8      	ldr	r0, [r7, #12]
 800181c:	f006 feac 	bl	8008578 <HAL_TIM_PWM_Start_IT>
				break;
 8001820:	e076      	b.n	8001910 <pwmMode+0x39c>
			case 1:
				if(gpioPWMFlag1 == 0){
 8001822:	4b1a      	ldr	r3, [pc, #104]	; (800188c <pwmMode+0x318>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d104      	bne.n	8001834 <pwmMode+0x2c0>
					GPIO_PWM_InitStruct[0].Pin = GPIO_PIN_9;
 800182a:	4b19      	ldr	r3, [pc, #100]	; (8001890 <pwmMode+0x31c>)
 800182c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001830:	601a      	str	r2, [r3, #0]
 8001832:	e005      	b.n	8001840 <pwmMode+0x2cc>
				}
				else{
					GPIO_PWM_InitStruct[0].Pin |= GPIO_PIN_9;
 8001834:	4b16      	ldr	r3, [pc, #88]	; (8001890 <pwmMode+0x31c>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800183c:	4a14      	ldr	r2, [pc, #80]	; (8001890 <pwmMode+0x31c>)
 800183e:	6013      	str	r3, [r2, #0]
				}
					gpioPWMFlag1++;
 8001840:	4b12      	ldr	r3, [pc, #72]	; (800188c <pwmMode+0x318>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	3301      	adds	r3, #1
 8001846:	b2da      	uxtb	r2, r3
 8001848:	4b10      	ldr	r3, [pc, #64]	; (800188c <pwmMode+0x318>)
 800184a:	701a      	strb	r2, [r3, #0]
				   if(dmaFlag == 0){
 800184c:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8001850:	2b00      	cmp	r3, #0
 8001852:	d104      	bne.n	800185e <pwmMode+0x2ea>
					   HAL_TIM_PWM_Start(htim, TIM_CHANNEL_2);
 8001854:	2104      	movs	r1, #4
 8001856:	68f8      	ldr	r0, [r7, #12]
 8001858:	f006 fdec 	bl	8008434 <HAL_TIM_PWM_Start>
				   }
				   else{
					   HAL_TIM_PWM_Start_IT(htim, TIM_CHANNEL_2);
				   }
				break;
 800185c:	e058      	b.n	8001910 <pwmMode+0x39c>
					   HAL_TIM_PWM_Start_IT(htim, TIM_CHANNEL_2);
 800185e:	2104      	movs	r1, #4
 8001860:	68f8      	ldr	r0, [r7, #12]
 8001862:	f006 fe89 	bl	8008578 <HAL_TIM_PWM_Start_IT>
				break;
 8001866:	e053      	b.n	8001910 <pwmMode+0x39c>
			case 2:
				if(gpioPWMFlag1 == 0){
 8001868:	4b08      	ldr	r3, [pc, #32]	; (800188c <pwmMode+0x318>)
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d111      	bne.n	8001894 <pwmMode+0x320>
					GPIO_PWM_InitStruct[0].Pin = GPIO_PIN_10;
 8001870:	4b07      	ldr	r3, [pc, #28]	; (8001890 <pwmMode+0x31c>)
 8001872:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	e012      	b.n	80018a0 <pwmMode+0x32c>
 800187a:	bf00      	nop
 800187c:	20000020 	.word	0x20000020
 8001880:	40012c00 	.word	0x40012c00
 8001884:	20000030 	.word	0x20000030
 8001888:	40021000 	.word	0x40021000
 800188c:	200002a0 	.word	0x200002a0
 8001890:	200002a8 	.word	0x200002a8
				}
				else{
					GPIO_PWM_InitStruct[0].Pin |= GPIO_PIN_10;
 8001894:	4b96      	ldr	r3, [pc, #600]	; (8001af0 <pwmMode+0x57c>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800189c:	4a94      	ldr	r2, [pc, #592]	; (8001af0 <pwmMode+0x57c>)
 800189e:	6013      	str	r3, [r2, #0]
				}
					gpioPWMFlag1++;
 80018a0:	4b94      	ldr	r3, [pc, #592]	; (8001af4 <pwmMode+0x580>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	3301      	adds	r3, #1
 80018a6:	b2da      	uxtb	r2, r3
 80018a8:	4b92      	ldr	r3, [pc, #584]	; (8001af4 <pwmMode+0x580>)
 80018aa:	701a      	strb	r2, [r3, #0]
				   if(dmaFlag == 0){
 80018ac:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d104      	bne.n	80018be <pwmMode+0x34a>
					   HAL_TIM_PWM_Start(htim, TIM_CHANNEL_3);
 80018b4:	2108      	movs	r1, #8
 80018b6:	68f8      	ldr	r0, [r7, #12]
 80018b8:	f006 fdbc 	bl	8008434 <HAL_TIM_PWM_Start>
				   }
				   else{
					   HAL_TIM_PWM_Start_IT(htim, TIM_CHANNEL_3);
				   }
				break;
 80018bc:	e028      	b.n	8001910 <pwmMode+0x39c>
					   HAL_TIM_PWM_Start_IT(htim, TIM_CHANNEL_3);
 80018be:	2108      	movs	r1, #8
 80018c0:	68f8      	ldr	r0, [r7, #12]
 80018c2:	f006 fe59 	bl	8008578 <HAL_TIM_PWM_Start_IT>
				break;
 80018c6:	e023      	b.n	8001910 <pwmMode+0x39c>
			case 3:
				if(gpioPWMFlag1 == 0){
 80018c8:	4b8a      	ldr	r3, [pc, #552]	; (8001af4 <pwmMode+0x580>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d104      	bne.n	80018da <pwmMode+0x366>
					GPIO_PWM_InitStruct[0].Pin = GPIO_PIN_11;
 80018d0:	4b87      	ldr	r3, [pc, #540]	; (8001af0 <pwmMode+0x57c>)
 80018d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	e005      	b.n	80018e6 <pwmMode+0x372>
				}
				else{
					GPIO_PWM_InitStruct[0].Pin |= GPIO_PIN_11;
 80018da:	4b85      	ldr	r3, [pc, #532]	; (8001af0 <pwmMode+0x57c>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80018e2:	4a83      	ldr	r2, [pc, #524]	; (8001af0 <pwmMode+0x57c>)
 80018e4:	6013      	str	r3, [r2, #0]
				}
					gpioPWMFlag1++;
 80018e6:	4b83      	ldr	r3, [pc, #524]	; (8001af4 <pwmMode+0x580>)
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	3301      	adds	r3, #1
 80018ec:	b2da      	uxtb	r2, r3
 80018ee:	4b81      	ldr	r3, [pc, #516]	; (8001af4 <pwmMode+0x580>)
 80018f0:	701a      	strb	r2, [r3, #0]
					   if(dmaFlag == 0){
 80018f2:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d104      	bne.n	8001904 <pwmMode+0x390>
						   HAL_TIM_PWM_Start(htim, TIM_CHANNEL_4);
 80018fa:	210c      	movs	r1, #12
 80018fc:	68f8      	ldr	r0, [r7, #12]
 80018fe:	f006 fd99 	bl	8008434 <HAL_TIM_PWM_Start>
					   }
					   else{
						  HAL_TIM_PWM_Start_IT(htim, TIM_CHANNEL_4);
					   }
				break;
 8001902:	e005      	b.n	8001910 <pwmMode+0x39c>
						  HAL_TIM_PWM_Start_IT(htim, TIM_CHANNEL_4);
 8001904:	210c      	movs	r1, #12
 8001906:	68f8      	ldr	r0, [r7, #12]
 8001908:	f006 fe36 	bl	8008578 <HAL_TIM_PWM_Start_IT>
				break;
 800190c:	e000      	b.n	8001910 <pwmMode+0x39c>
			default:
				break;
 800190e:	bf00      	nop
		}
 	 	 	GPIO_PWM_InitStruct[0].Mode = GPIO_MODE_AF_PP;
 8001910:	4b77      	ldr	r3, [pc, #476]	; (8001af0 <pwmMode+0x57c>)
 8001912:	2202      	movs	r2, #2
 8001914:	605a      	str	r2, [r3, #4]
 	 	 	GPIO_PWM_InitStruct[0].Speed = GPIO_SPEED_FREQ_LOW;
 8001916:	4b76      	ldr	r3, [pc, #472]	; (8001af0 <pwmMode+0x57c>)
 8001918:	2202      	movs	r2, #2
 800191a:	60da      	str	r2, [r3, #12]
 	 	 	HAL_GPIO_Init(GPIOA, &GPIO_PWM_InitStruct[0]);
 800191c:	4974      	ldr	r1, [pc, #464]	; (8001af0 <pwmMode+0x57c>)
 800191e:	4876      	ldr	r0, [pc, #472]	; (8001af8 <pwmMode+0x584>)
 8001920:	f002 ff96 	bl	8004850 <HAL_GPIO_Init>
 	  		HAL_TIM_Base_Start_IT(htim);
 8001924:	68f8      	ldr	r0, [r7, #12]
 8001926:	f006 fcdb 	bl	80082e0 <HAL_TIM_Base_Start_IT>
 	 	 	GPIO_PWM_InitStruct[3].Speed = GPIO_SPEED_FREQ_LOW;
 	 	 	HAL_GPIO_Init(GPIOB, &GPIO_PWM_InitStruct[3]);
 	  		HAL_TIM_Base_Start_IT(htim);
 	  		HAL_UART_Transmit(&huart2 , (void *)str , sprintf(str, "GPIO_PWM=%04X\r\n", GPIO_PWM_InitStruct[3].Pin), 1000);
 	  }
}
 800192a:	e286      	b.n	8001e3a <pwmMode+0x8c6>
 	  else if(arrayTim[indexTim] == TIM2){
 800192c:	7afb      	ldrb	r3, [r7, #11]
 800192e:	4a73      	ldr	r2, [pc, #460]	; (8001afc <pwmMode+0x588>)
 8001930:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001934:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001938:	f040 80f0 	bne.w	8001b1c <pwmMode+0x5a8>
 		  if (HAL_TIM_PWM_ConfigChannel(htim, &sConfigOC, arrayChannel[indexChannel]) != HAL_OK)
 800193c:	7abb      	ldrb	r3, [r7, #10]
 800193e:	4a70      	ldr	r2, [pc, #448]	; (8001b00 <pwmMode+0x58c>)
 8001940:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001944:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001948:	4619      	mov	r1, r3
 800194a:	68f8      	ldr	r0, [r7, #12]
 800194c:	f007 fa74 	bl	8008e38 <HAL_TIM_PWM_ConfigChannel>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <pwmMode+0x3e6>
 		 	    Error_Handler();
 8001956:	f000 ff3c 	bl	80027d2 <Error_Handler>
 	 	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800195a:	4b6a      	ldr	r3, [pc, #424]	; (8001b04 <pwmMode+0x590>)
 800195c:	699b      	ldr	r3, [r3, #24]
 800195e:	4a69      	ldr	r2, [pc, #420]	; (8001b04 <pwmMode+0x590>)
 8001960:	f043 0304 	orr.w	r3, r3, #4
 8001964:	6193      	str	r3, [r2, #24]
 8001966:	4b67      	ldr	r3, [pc, #412]	; (8001b04 <pwmMode+0x590>)
 8001968:	699b      	ldr	r3, [r3, #24]
 800196a:	f003 0304 	and.w	r3, r3, #4
 800196e:	61fb      	str	r3, [r7, #28]
 8001970:	69fb      	ldr	r3, [r7, #28]
 	 	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001972:	4b64      	ldr	r3, [pc, #400]	; (8001b04 <pwmMode+0x590>)
 8001974:	699b      	ldr	r3, [r3, #24]
 8001976:	4a63      	ldr	r2, [pc, #396]	; (8001b04 <pwmMode+0x590>)
 8001978:	f043 0308 	orr.w	r3, r3, #8
 800197c:	6193      	str	r3, [r2, #24]
 800197e:	4b61      	ldr	r3, [pc, #388]	; (8001b04 <pwmMode+0x590>)
 8001980:	699b      	ldr	r3, [r3, #24]
 8001982:	f003 0308 	and.w	r3, r3, #8
 8001986:	61bb      	str	r3, [r7, #24]
 8001988:	69bb      	ldr	r3, [r7, #24]
 		  switch (indexChannel) {
 800198a:	7abb      	ldrb	r3, [r7, #10]
 800198c:	2b03      	cmp	r3, #3
 800198e:	f200 8098 	bhi.w	8001ac2 <pwmMode+0x54e>
 8001992:	a201      	add	r2, pc, #4	; (adr r2, 8001998 <pwmMode+0x424>)
 8001994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001998:	080019a9 	.word	0x080019a9
 800199c:	080019f1 	.word	0x080019f1
 80019a0:	08001a37 	.word	0x08001a37
 80019a4:	08001a7f 	.word	0x08001a7f
				if(gpioPWMFlag2A == 0){
 80019a8:	4b57      	ldr	r3, [pc, #348]	; (8001b08 <pwmMode+0x594>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d104      	bne.n	80019ba <pwmMode+0x446>
					GPIO_PWM_InitStruct[0].Pin = GPIO_PIN_15;
 80019b0:	4b4f      	ldr	r3, [pc, #316]	; (8001af0 <pwmMode+0x57c>)
 80019b2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80019b6:	601a      	str	r2, [r3, #0]
 80019b8:	e005      	b.n	80019c6 <pwmMode+0x452>
					GPIO_PWM_InitStruct[0].Pin |= GPIO_PIN_15;
 80019ba:	4b4d      	ldr	r3, [pc, #308]	; (8001af0 <pwmMode+0x57c>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80019c2:	4a4b      	ldr	r2, [pc, #300]	; (8001af0 <pwmMode+0x57c>)
 80019c4:	6013      	str	r3, [r2, #0]
		 	 	GPIO_PWM_InitStruct[1].Mode = GPIO_MODE_AF_PP;
 80019c6:	4b4a      	ldr	r3, [pc, #296]	; (8001af0 <pwmMode+0x57c>)
 80019c8:	2202      	movs	r2, #2
 80019ca:	615a      	str	r2, [r3, #20]
		 	 	GPIO_PWM_InitStruct[1].Speed = GPIO_SPEED_FREQ_LOW;
 80019cc:	4b48      	ldr	r3, [pc, #288]	; (8001af0 <pwmMode+0x57c>)
 80019ce:	2202      	movs	r2, #2
 80019d0:	61da      	str	r2, [r3, #28]
		 	 	HAL_GPIO_Init(GPIOA, &GPIO_PWM_InitStruct[1]);
 80019d2:	494e      	ldr	r1, [pc, #312]	; (8001b0c <pwmMode+0x598>)
 80019d4:	4848      	ldr	r0, [pc, #288]	; (8001af8 <pwmMode+0x584>)
 80019d6:	f002 ff3b 	bl	8004850 <HAL_GPIO_Init>
				gpioPWMFlag2A++;
 80019da:	4b4b      	ldr	r3, [pc, #300]	; (8001b08 <pwmMode+0x594>)
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	3301      	adds	r3, #1
 80019e0:	b2da      	uxtb	r2, r3
 80019e2:	4b49      	ldr	r3, [pc, #292]	; (8001b08 <pwmMode+0x594>)
 80019e4:	701a      	strb	r2, [r3, #0]
				  HAL_TIM_PWM_Start(htim, TIM_CHANNEL_1);
 80019e6:	2100      	movs	r1, #0
 80019e8:	68f8      	ldr	r0, [r7, #12]
 80019ea:	f006 fd23 	bl	8008434 <HAL_TIM_PWM_Start>
				break;
 80019ee:	e069      	b.n	8001ac4 <pwmMode+0x550>
				if(gpioPWMFlag2A == 0){
 80019f0:	4b45      	ldr	r3, [pc, #276]	; (8001b08 <pwmMode+0x594>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d103      	bne.n	8001a00 <pwmMode+0x48c>
					GPIO_PWM_InitStruct[0].Pin = GPIO_PIN_1;
 80019f8:	4b3d      	ldr	r3, [pc, #244]	; (8001af0 <pwmMode+0x57c>)
 80019fa:	2202      	movs	r2, #2
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	e005      	b.n	8001a0c <pwmMode+0x498>
					GPIO_PWM_InitStruct[0].Pin |= GPIO_PIN_1;
 8001a00:	4b3b      	ldr	r3, [pc, #236]	; (8001af0 <pwmMode+0x57c>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f043 0302 	orr.w	r3, r3, #2
 8001a08:	4a39      	ldr	r2, [pc, #228]	; (8001af0 <pwmMode+0x57c>)
 8001a0a:	6013      	str	r3, [r2, #0]
				gpioPWMFlag2A++;
 8001a0c:	4b3e      	ldr	r3, [pc, #248]	; (8001b08 <pwmMode+0x594>)
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	3301      	adds	r3, #1
 8001a12:	b2da      	uxtb	r2, r3
 8001a14:	4b3c      	ldr	r3, [pc, #240]	; (8001b08 <pwmMode+0x594>)
 8001a16:	701a      	strb	r2, [r3, #0]
		 	 	GPIO_PWM_InitStruct[1].Mode = GPIO_MODE_AF_PP;
 8001a18:	4b35      	ldr	r3, [pc, #212]	; (8001af0 <pwmMode+0x57c>)
 8001a1a:	2202      	movs	r2, #2
 8001a1c:	615a      	str	r2, [r3, #20]
		 	 	GPIO_PWM_InitStruct[1].Speed = GPIO_SPEED_FREQ_LOW;
 8001a1e:	4b34      	ldr	r3, [pc, #208]	; (8001af0 <pwmMode+0x57c>)
 8001a20:	2202      	movs	r2, #2
 8001a22:	61da      	str	r2, [r3, #28]
		 	 	HAL_GPIO_Init(GPIOA, &GPIO_PWM_InitStruct[1]);
 8001a24:	4939      	ldr	r1, [pc, #228]	; (8001b0c <pwmMode+0x598>)
 8001a26:	4834      	ldr	r0, [pc, #208]	; (8001af8 <pwmMode+0x584>)
 8001a28:	f002 ff12 	bl	8004850 <HAL_GPIO_Init>
				HAL_TIM_PWM_Start(htim, TIM_CHANNEL_2);
 8001a2c:	2104      	movs	r1, #4
 8001a2e:	68f8      	ldr	r0, [r7, #12]
 8001a30:	f006 fd00 	bl	8008434 <HAL_TIM_PWM_Start>
				break;
 8001a34:	e046      	b.n	8001ac4 <pwmMode+0x550>
				if(gpioPWMFlag2B == 0){
 8001a36:	4b36      	ldr	r3, [pc, #216]	; (8001b10 <pwmMode+0x59c>)
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d104      	bne.n	8001a48 <pwmMode+0x4d4>
					GPIO_PWM_InitStruct[0].Pin = GPIO_PIN_10;
 8001a3e:	4b2c      	ldr	r3, [pc, #176]	; (8001af0 <pwmMode+0x57c>)
 8001a40:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a44:	601a      	str	r2, [r3, #0]
 8001a46:	e005      	b.n	8001a54 <pwmMode+0x4e0>
					GPIO_PWM_InitStruct[0].Pin |= GPIO_PIN_10;
 8001a48:	4b29      	ldr	r3, [pc, #164]	; (8001af0 <pwmMode+0x57c>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a50:	4a27      	ldr	r2, [pc, #156]	; (8001af0 <pwmMode+0x57c>)
 8001a52:	6013      	str	r3, [r2, #0]
				gpioPWMFlag2B++;
 8001a54:	4b2e      	ldr	r3, [pc, #184]	; (8001b10 <pwmMode+0x59c>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	3301      	adds	r3, #1
 8001a5a:	b2da      	uxtb	r2, r3
 8001a5c:	4b2c      	ldr	r3, [pc, #176]	; (8001b10 <pwmMode+0x59c>)
 8001a5e:	701a      	strb	r2, [r3, #0]
		 	 	GPIO_PWM_InitStruct[1].Mode = GPIO_MODE_AF_PP;
 8001a60:	4b23      	ldr	r3, [pc, #140]	; (8001af0 <pwmMode+0x57c>)
 8001a62:	2202      	movs	r2, #2
 8001a64:	615a      	str	r2, [r3, #20]
		 	 	GPIO_PWM_InitStruct[1].Speed = GPIO_SPEED_FREQ_LOW;
 8001a66:	4b22      	ldr	r3, [pc, #136]	; (8001af0 <pwmMode+0x57c>)
 8001a68:	2202      	movs	r2, #2
 8001a6a:	61da      	str	r2, [r3, #28]
		 	 	HAL_GPIO_Init(GPIOB, &GPIO_PWM_InitStruct[1]);
 8001a6c:	4927      	ldr	r1, [pc, #156]	; (8001b0c <pwmMode+0x598>)
 8001a6e:	4829      	ldr	r0, [pc, #164]	; (8001b14 <pwmMode+0x5a0>)
 8001a70:	f002 feee 	bl	8004850 <HAL_GPIO_Init>
				  HAL_TIM_PWM_Start(htim, TIM_CHANNEL_3);
 8001a74:	2108      	movs	r1, #8
 8001a76:	68f8      	ldr	r0, [r7, #12]
 8001a78:	f006 fcdc 	bl	8008434 <HAL_TIM_PWM_Start>
				break;
 8001a7c:	e022      	b.n	8001ac4 <pwmMode+0x550>
				if(gpioPWMFlag2B == 0){
 8001a7e:	4b24      	ldr	r3, [pc, #144]	; (8001b10 <pwmMode+0x59c>)
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d104      	bne.n	8001a90 <pwmMode+0x51c>
					GPIO_PWM_InitStruct[0].Pin = GPIO_PIN_11;
 8001a86:	4b1a      	ldr	r3, [pc, #104]	; (8001af0 <pwmMode+0x57c>)
 8001a88:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a8c:	601a      	str	r2, [r3, #0]
 8001a8e:	e003      	b.n	8001a98 <pwmMode+0x524>
					GPIO_PWM_InitStruct[0].Pin = GPIO_PIN_11;
 8001a90:	4b17      	ldr	r3, [pc, #92]	; (8001af0 <pwmMode+0x57c>)
 8001a92:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a96:	601a      	str	r2, [r3, #0]
				  gpioPWMFlag2B++;
 8001a98:	4b1d      	ldr	r3, [pc, #116]	; (8001b10 <pwmMode+0x59c>)
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	b2da      	uxtb	r2, r3
 8001aa0:	4b1b      	ldr	r3, [pc, #108]	; (8001b10 <pwmMode+0x59c>)
 8001aa2:	701a      	strb	r2, [r3, #0]
			 	 	GPIO_PWM_InitStruct[1].Mode = GPIO_MODE_AF_PP;
 8001aa4:	4b12      	ldr	r3, [pc, #72]	; (8001af0 <pwmMode+0x57c>)
 8001aa6:	2202      	movs	r2, #2
 8001aa8:	615a      	str	r2, [r3, #20]
			 	 	GPIO_PWM_InitStruct[1].Speed = GPIO_SPEED_FREQ_LOW;
 8001aaa:	4b11      	ldr	r3, [pc, #68]	; (8001af0 <pwmMode+0x57c>)
 8001aac:	2202      	movs	r2, #2
 8001aae:	61da      	str	r2, [r3, #28]
			 	 	HAL_GPIO_Init(GPIOB, &GPIO_PWM_InitStruct[1]);
 8001ab0:	4916      	ldr	r1, [pc, #88]	; (8001b0c <pwmMode+0x598>)
 8001ab2:	4818      	ldr	r0, [pc, #96]	; (8001b14 <pwmMode+0x5a0>)
 8001ab4:	f002 fecc 	bl	8004850 <HAL_GPIO_Init>
				  HAL_TIM_PWM_Start(htim, TIM_CHANNEL_4);
 8001ab8:	210c      	movs	r1, #12
 8001aba:	68f8      	ldr	r0, [r7, #12]
 8001abc:	f006 fcba 	bl	8008434 <HAL_TIM_PWM_Start>
				break;
 8001ac0:	e000      	b.n	8001ac4 <pwmMode+0x550>
				break;
 8001ac2:	bf00      	nop
 		    __HAL_AFIO_REMAP_TIM2_ENABLE();
 8001ac4:	4b14      	ldr	r3, [pc, #80]	; (8001b18 <pwmMode+0x5a4>)
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	67bb      	str	r3, [r7, #120]	; 0x78
 8001aca:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001acc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ad0:	67bb      	str	r3, [r7, #120]	; 0x78
 8001ad2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ad4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001ad8:	67bb      	str	r3, [r7, #120]	; 0x78
 8001ada:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001adc:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001ae0:	67bb      	str	r3, [r7, #120]	; 0x78
 8001ae2:	4a0d      	ldr	r2, [pc, #52]	; (8001b18 <pwmMode+0x5a4>)
 8001ae4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ae6:	6053      	str	r3, [r2, #4]
	  		HAL_TIM_Base_Start_IT(htim);
 8001ae8:	68f8      	ldr	r0, [r7, #12]
 8001aea:	f006 fbf9 	bl	80082e0 <HAL_TIM_Base_Start_IT>
}
 8001aee:	e1a4      	b.n	8001e3a <pwmMode+0x8c6>
 8001af0:	200002a8 	.word	0x200002a8
 8001af4:	200002a0 	.word	0x200002a0
 8001af8:	40010800 	.word	0x40010800
 8001afc:	20000020 	.word	0x20000020
 8001b00:	20000030 	.word	0x20000030
 8001b04:	40021000 	.word	0x40021000
 8001b08:	200002a1 	.word	0x200002a1
 8001b0c:	200002b8 	.word	0x200002b8
 8001b10:	200002a2 	.word	0x200002a2
 8001b14:	40010c00 	.word	0x40010c00
 8001b18:	40010000 	.word	0x40010000
 	  else if(arrayTim[indexTim] == TIM3){
 8001b1c:	7afb      	ldrb	r3, [r7, #11]
 8001b1e:	4a9e      	ldr	r2, [pc, #632]	; (8001d98 <pwmMode+0x824>)
 8001b20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b24:	4a9d      	ldr	r2, [pc, #628]	; (8001d9c <pwmMode+0x828>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	f040 80c0 	bne.w	8001cac <pwmMode+0x738>
 		  if (HAL_TIM_PWM_ConfigChannel(htim, &sConfigOC, arrayChannel[indexChannel]) != HAL_OK)
 8001b2c:	7abb      	ldrb	r3, [r7, #10]
 8001b2e:	4a9c      	ldr	r2, [pc, #624]	; (8001da0 <pwmMode+0x82c>)
 8001b30:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001b34:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001b38:	4619      	mov	r1, r3
 8001b3a:	68f8      	ldr	r0, [r7, #12]
 8001b3c:	f007 f97c 	bl	8008e38 <HAL_TIM_PWM_ConfigChannel>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <pwmMode+0x5d6>
 		 	    Error_Handler();
 8001b46:	f000 fe44 	bl	80027d2 <Error_Handler>
 	 	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b4a:	4b96      	ldr	r3, [pc, #600]	; (8001da4 <pwmMode+0x830>)
 8001b4c:	699b      	ldr	r3, [r3, #24]
 8001b4e:	4a95      	ldr	r2, [pc, #596]	; (8001da4 <pwmMode+0x830>)
 8001b50:	f043 0310 	orr.w	r3, r3, #16
 8001b54:	6193      	str	r3, [r2, #24]
 8001b56:	4b93      	ldr	r3, [pc, #588]	; (8001da4 <pwmMode+0x830>)
 8001b58:	699b      	ldr	r3, [r3, #24]
 8001b5a:	f003 0310 	and.w	r3, r3, #16
 8001b5e:	617b      	str	r3, [r7, #20]
 8001b60:	697b      	ldr	r3, [r7, #20]
 	 	  switch (indexChannel) {
 8001b62:	7abb      	ldrb	r3, [r7, #10]
 8001b64:	2b03      	cmp	r3, #3
 8001b66:	d871      	bhi.n	8001c4c <pwmMode+0x6d8>
 8001b68:	a201      	add	r2, pc, #4	; (adr r2, 8001b70 <pwmMode+0x5fc>)
 8001b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b6e:	bf00      	nop
 8001b70:	08001b81 	.word	0x08001b81
 8001b74:	08001bb3 	.word	0x08001bb3
 8001b78:	08001be5 	.word	0x08001be5
 8001b7c:	08001c19 	.word	0x08001c19
				if(gpioPWMFlag3 == 0){
 8001b80:	4b89      	ldr	r3, [pc, #548]	; (8001da8 <pwmMode+0x834>)
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d103      	bne.n	8001b90 <pwmMode+0x61c>
					GPIO_PWM_InitStruct[2].Pin = GPIO_PIN_6;
 8001b88:	4b88      	ldr	r3, [pc, #544]	; (8001dac <pwmMode+0x838>)
 8001b8a:	2240      	movs	r2, #64	; 0x40
 8001b8c:	621a      	str	r2, [r3, #32]
 8001b8e:	e005      	b.n	8001b9c <pwmMode+0x628>
					GPIO_PWM_InitStruct[2].Pin |= GPIO_PIN_6;
 8001b90:	4b86      	ldr	r3, [pc, #536]	; (8001dac <pwmMode+0x838>)
 8001b92:	6a1b      	ldr	r3, [r3, #32]
 8001b94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b98:	4a84      	ldr	r2, [pc, #528]	; (8001dac <pwmMode+0x838>)
 8001b9a:	6213      	str	r3, [r2, #32]
				gpioPWMFlag3++;
 8001b9c:	4b82      	ldr	r3, [pc, #520]	; (8001da8 <pwmMode+0x834>)
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	b2da      	uxtb	r2, r3
 8001ba4:	4b80      	ldr	r3, [pc, #512]	; (8001da8 <pwmMode+0x834>)
 8001ba6:	701a      	strb	r2, [r3, #0]
				   HAL_TIM_PWM_Start(htim, TIM_CHANNEL_1);
 8001ba8:	2100      	movs	r1, #0
 8001baa:	68f8      	ldr	r0, [r7, #12]
 8001bac:	f006 fc42 	bl	8008434 <HAL_TIM_PWM_Start>
				break;
 8001bb0:	e04d      	b.n	8001c4e <pwmMode+0x6da>
				if(gpioPWMFlag3 == 0){
 8001bb2:	4b7d      	ldr	r3, [pc, #500]	; (8001da8 <pwmMode+0x834>)
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d103      	bne.n	8001bc2 <pwmMode+0x64e>
					GPIO_PWM_InitStruct[2].Pin = GPIO_PIN_7;
 8001bba:	4b7c      	ldr	r3, [pc, #496]	; (8001dac <pwmMode+0x838>)
 8001bbc:	2280      	movs	r2, #128	; 0x80
 8001bbe:	621a      	str	r2, [r3, #32]
 8001bc0:	e005      	b.n	8001bce <pwmMode+0x65a>
					GPIO_PWM_InitStruct[2].Pin |= GPIO_PIN_7;
 8001bc2:	4b7a      	ldr	r3, [pc, #488]	; (8001dac <pwmMode+0x838>)
 8001bc4:	6a1b      	ldr	r3, [r3, #32]
 8001bc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bca:	4a78      	ldr	r2, [pc, #480]	; (8001dac <pwmMode+0x838>)
 8001bcc:	6213      	str	r3, [r2, #32]
					gpioPWMFlag3++;
 8001bce:	4b76      	ldr	r3, [pc, #472]	; (8001da8 <pwmMode+0x834>)
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	b2da      	uxtb	r2, r3
 8001bd6:	4b74      	ldr	r3, [pc, #464]	; (8001da8 <pwmMode+0x834>)
 8001bd8:	701a      	strb	r2, [r3, #0]
				  HAL_TIM_PWM_Start(htim, TIM_CHANNEL_2);
 8001bda:	2104      	movs	r1, #4
 8001bdc:	68f8      	ldr	r0, [r7, #12]
 8001bde:	f006 fc29 	bl	8008434 <HAL_TIM_PWM_Start>
				break;
 8001be2:	e034      	b.n	8001c4e <pwmMode+0x6da>
				if(gpioPWMFlag3 == 0){
 8001be4:	4b70      	ldr	r3, [pc, #448]	; (8001da8 <pwmMode+0x834>)
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d104      	bne.n	8001bf6 <pwmMode+0x682>
					GPIO_PWM_InitStruct[2].Pin = GPIO_PIN_8;
 8001bec:	4b6f      	ldr	r3, [pc, #444]	; (8001dac <pwmMode+0x838>)
 8001bee:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001bf2:	621a      	str	r2, [r3, #32]
 8001bf4:	e005      	b.n	8001c02 <pwmMode+0x68e>
					GPIO_PWM_InitStruct[2].Pin |= GPIO_PIN_8;
 8001bf6:	4b6d      	ldr	r3, [pc, #436]	; (8001dac <pwmMode+0x838>)
 8001bf8:	6a1b      	ldr	r3, [r3, #32]
 8001bfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bfe:	4a6b      	ldr	r2, [pc, #428]	; (8001dac <pwmMode+0x838>)
 8001c00:	6213      	str	r3, [r2, #32]
					gpioPWMFlag3++;
 8001c02:	4b69      	ldr	r3, [pc, #420]	; (8001da8 <pwmMode+0x834>)
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	3301      	adds	r3, #1
 8001c08:	b2da      	uxtb	r2, r3
 8001c0a:	4b67      	ldr	r3, [pc, #412]	; (8001da8 <pwmMode+0x834>)
 8001c0c:	701a      	strb	r2, [r3, #0]
				  HAL_TIM_PWM_Start(htim, TIM_CHANNEL_3);
 8001c0e:	2108      	movs	r1, #8
 8001c10:	68f8      	ldr	r0, [r7, #12]
 8001c12:	f006 fc0f 	bl	8008434 <HAL_TIM_PWM_Start>
				break;
 8001c16:	e01a      	b.n	8001c4e <pwmMode+0x6da>
				if(gpioPWMFlag3 == 0){
 8001c18:	4b63      	ldr	r3, [pc, #396]	; (8001da8 <pwmMode+0x834>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d104      	bne.n	8001c2a <pwmMode+0x6b6>
					GPIO_PWM_InitStruct[2].Pin = GPIO_PIN_9;
 8001c20:	4b62      	ldr	r3, [pc, #392]	; (8001dac <pwmMode+0x838>)
 8001c22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c26:	621a      	str	r2, [r3, #32]
 8001c28:	e005      	b.n	8001c36 <pwmMode+0x6c2>
					GPIO_PWM_InitStruct[2].Pin |= GPIO_PIN_9;
 8001c2a:	4b60      	ldr	r3, [pc, #384]	; (8001dac <pwmMode+0x838>)
 8001c2c:	6a1b      	ldr	r3, [r3, #32]
 8001c2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c32:	4a5e      	ldr	r2, [pc, #376]	; (8001dac <pwmMode+0x838>)
 8001c34:	6213      	str	r3, [r2, #32]
				  gpioPWMFlag3++;
 8001c36:	4b5c      	ldr	r3, [pc, #368]	; (8001da8 <pwmMode+0x834>)
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	b2da      	uxtb	r2, r3
 8001c3e:	4b5a      	ldr	r3, [pc, #360]	; (8001da8 <pwmMode+0x834>)
 8001c40:	701a      	strb	r2, [r3, #0]
				  HAL_TIM_PWM_Start(htim, TIM_CHANNEL_4);
 8001c42:	210c      	movs	r1, #12
 8001c44:	68f8      	ldr	r0, [r7, #12]
 8001c46:	f006 fbf5 	bl	8008434 <HAL_TIM_PWM_Start>
				break;
 8001c4a:	e000      	b.n	8001c4e <pwmMode+0x6da>
				break;
 8001c4c:	bf00      	nop
 	 	GPIO_PWM_InitStruct[2].Mode = GPIO_MODE_AF_PP;
 8001c4e:	4b57      	ldr	r3, [pc, #348]	; (8001dac <pwmMode+0x838>)
 8001c50:	2202      	movs	r2, #2
 8001c52:	625a      	str	r2, [r3, #36]	; 0x24
 	 	GPIO_PWM_InitStruct[2].Speed = GPIO_SPEED_FREQ_LOW;
 8001c54:	4b55      	ldr	r3, [pc, #340]	; (8001dac <pwmMode+0x838>)
 8001c56:	2202      	movs	r2, #2
 8001c58:	62da      	str	r2, [r3, #44]	; 0x2c
 	 	HAL_GPIO_Init(GPIOC, &GPIO_PWM_InitStruct[2]);
 8001c5a:	4955      	ldr	r1, [pc, #340]	; (8001db0 <pwmMode+0x83c>)
 8001c5c:	4855      	ldr	r0, [pc, #340]	; (8001db4 <pwmMode+0x840>)
 8001c5e:	f002 fdf7 	bl	8004850 <HAL_GPIO_Init>
 	 	__HAL_AFIO_REMAP_TIM3_ENABLE();
 8001c62:	4b55      	ldr	r3, [pc, #340]	; (8001db8 <pwmMode+0x844>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001c68:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c6a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001c6e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001c70:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c72:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001c76:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001c78:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c7a:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8001c7e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001c80:	4a4d      	ldr	r2, [pc, #308]	; (8001db8 <pwmMode+0x844>)
 8001c82:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c84:	6053      	str	r3, [r2, #4]
  		  HAL_TIM_Base_Start_IT(htim);
 8001c86:	68f8      	ldr	r0, [r7, #12]
 8001c88:	f006 fb2a 	bl	80082e0 <HAL_TIM_Base_Start_IT>
  		HAL_UART_Transmit(&huart2 , (void *)str , sprintf(str, "GPIO_PWM=%04X\r\n", GPIO_PWM_InitStruct[2].Pin), 1000);
 8001c8c:	4b47      	ldr	r3, [pc, #284]	; (8001dac <pwmMode+0x838>)
 8001c8e:	6a1b      	ldr	r3, [r3, #32]
 8001c90:	461a      	mov	r2, r3
 8001c92:	494a      	ldr	r1, [pc, #296]	; (8001dbc <pwmMode+0x848>)
 8001c94:	484a      	ldr	r0, [pc, #296]	; (8001dc0 <pwmMode+0x84c>)
 8001c96:	f009 f9bd 	bl	800b014 <siprintf>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	b29a      	uxth	r2, r3
 8001c9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ca2:	4947      	ldr	r1, [pc, #284]	; (8001dc0 <pwmMode+0x84c>)
 8001ca4:	4847      	ldr	r0, [pc, #284]	; (8001dc4 <pwmMode+0x850>)
 8001ca6:	f007 fefa 	bl	8009a9e <HAL_UART_Transmit>
}
 8001caa:	e0c6      	b.n	8001e3a <pwmMode+0x8c6>
 		  if (HAL_TIM_PWM_ConfigChannel(htim, &sConfigOC, arrayChannel[indexChannel]) != HAL_OK)
 8001cac:	7abb      	ldrb	r3, [r7, #10]
 8001cae:	4a3c      	ldr	r2, [pc, #240]	; (8001da0 <pwmMode+0x82c>)
 8001cb0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001cb4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001cb8:	4619      	mov	r1, r3
 8001cba:	68f8      	ldr	r0, [r7, #12]
 8001cbc:	f007 f8bc 	bl	8008e38 <HAL_TIM_PWM_ConfigChannel>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <pwmMode+0x756>
 		 	    Error_Handler();
 8001cc6:	f000 fd84 	bl	80027d2 <Error_Handler>
 	 	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cca:	4b36      	ldr	r3, [pc, #216]	; (8001da4 <pwmMode+0x830>)
 8001ccc:	699b      	ldr	r3, [r3, #24]
 8001cce:	4a35      	ldr	r2, [pc, #212]	; (8001da4 <pwmMode+0x830>)
 8001cd0:	f043 0308 	orr.w	r3, r3, #8
 8001cd4:	6193      	str	r3, [r2, #24]
 8001cd6:	4b33      	ldr	r3, [pc, #204]	; (8001da4 <pwmMode+0x830>)
 8001cd8:	699b      	ldr	r3, [r3, #24]
 8001cda:	f003 0308 	and.w	r3, r3, #8
 8001cde:	613b      	str	r3, [r7, #16]
 8001ce0:	693b      	ldr	r3, [r7, #16]
 	 	  switch (indexChannel) {
 8001ce2:	7abb      	ldrb	r3, [r7, #10]
 8001ce4:	2b03      	cmp	r3, #3
 8001ce6:	f200 808b 	bhi.w	8001e00 <pwmMode+0x88c>
 8001cea:	a201      	add	r2, pc, #4	; (adr r2, 8001cf0 <pwmMode+0x77c>)
 8001cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cf0:	08001d01 	.word	0x08001d01
 8001cf4:	08001d33 	.word	0x08001d33
 8001cf8:	08001d65 	.word	0x08001d65
 8001cfc:	08001dcd 	.word	0x08001dcd
				if(gpioPWMFlag4 == 0){
 8001d00:	4b31      	ldr	r3, [pc, #196]	; (8001dc8 <pwmMode+0x854>)
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d103      	bne.n	8001d10 <pwmMode+0x79c>
					GPIO_PWM_InitStruct[3].Pin = GPIO_PIN_6;
 8001d08:	4b28      	ldr	r3, [pc, #160]	; (8001dac <pwmMode+0x838>)
 8001d0a:	2240      	movs	r2, #64	; 0x40
 8001d0c:	631a      	str	r2, [r3, #48]	; 0x30
 8001d0e:	e005      	b.n	8001d1c <pwmMode+0x7a8>
					GPIO_PWM_InitStruct[3].Pin |= GPIO_PIN_6;
 8001d10:	4b26      	ldr	r3, [pc, #152]	; (8001dac <pwmMode+0x838>)
 8001d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d18:	4a24      	ldr	r2, [pc, #144]	; (8001dac <pwmMode+0x838>)
 8001d1a:	6313      	str	r3, [r2, #48]	; 0x30
				   gpioPWMFlag4++;
 8001d1c:	4b2a      	ldr	r3, [pc, #168]	; (8001dc8 <pwmMode+0x854>)
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	3301      	adds	r3, #1
 8001d22:	b2da      	uxtb	r2, r3
 8001d24:	4b28      	ldr	r3, [pc, #160]	; (8001dc8 <pwmMode+0x854>)
 8001d26:	701a      	strb	r2, [r3, #0]
				   HAL_TIM_PWM_Start(htim, TIM_CHANNEL_1);
 8001d28:	2100      	movs	r1, #0
 8001d2a:	68f8      	ldr	r0, [r7, #12]
 8001d2c:	f006 fb82 	bl	8008434 <HAL_TIM_PWM_Start>
				break;
 8001d30:	e067      	b.n	8001e02 <pwmMode+0x88e>
				if(gpioPWMFlag4 == 0){
 8001d32:	4b25      	ldr	r3, [pc, #148]	; (8001dc8 <pwmMode+0x854>)
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d103      	bne.n	8001d42 <pwmMode+0x7ce>
					GPIO_PWM_InitStruct[3].Pin = GPIO_PIN_7;
 8001d3a:	4b1c      	ldr	r3, [pc, #112]	; (8001dac <pwmMode+0x838>)
 8001d3c:	2280      	movs	r2, #128	; 0x80
 8001d3e:	631a      	str	r2, [r3, #48]	; 0x30
 8001d40:	e005      	b.n	8001d4e <pwmMode+0x7da>
					GPIO_PWM_InitStruct[3].Pin |= GPIO_PIN_7;
 8001d42:	4b1a      	ldr	r3, [pc, #104]	; (8001dac <pwmMode+0x838>)
 8001d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d4a:	4a18      	ldr	r2, [pc, #96]	; (8001dac <pwmMode+0x838>)
 8001d4c:	6313      	str	r3, [r2, #48]	; 0x30
				   gpioPWMFlag4++;
 8001d4e:	4b1e      	ldr	r3, [pc, #120]	; (8001dc8 <pwmMode+0x854>)
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	3301      	adds	r3, #1
 8001d54:	b2da      	uxtb	r2, r3
 8001d56:	4b1c      	ldr	r3, [pc, #112]	; (8001dc8 <pwmMode+0x854>)
 8001d58:	701a      	strb	r2, [r3, #0]
				   HAL_TIM_PWM_Start(htim, TIM_CHANNEL_2);
 8001d5a:	2104      	movs	r1, #4
 8001d5c:	68f8      	ldr	r0, [r7, #12]
 8001d5e:	f006 fb69 	bl	8008434 <HAL_TIM_PWM_Start>
				break;
 8001d62:	e04e      	b.n	8001e02 <pwmMode+0x88e>
				if(gpioPWMFlag4 == 0){
 8001d64:	4b18      	ldr	r3, [pc, #96]	; (8001dc8 <pwmMode+0x854>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d104      	bne.n	8001d76 <pwmMode+0x802>
						GPIO_PWM_InitStruct[3].Pin = GPIO_PIN_8;
 8001d6c:	4b0f      	ldr	r3, [pc, #60]	; (8001dac <pwmMode+0x838>)
 8001d6e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d72:	631a      	str	r2, [r3, #48]	; 0x30
 8001d74:	e005      	b.n	8001d82 <pwmMode+0x80e>
						GPIO_PWM_InitStruct[3].Pin |= GPIO_PIN_8;
 8001d76:	4b0d      	ldr	r3, [pc, #52]	; (8001dac <pwmMode+0x838>)
 8001d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d7e:	4a0b      	ldr	r2, [pc, #44]	; (8001dac <pwmMode+0x838>)
 8001d80:	6313      	str	r3, [r2, #48]	; 0x30
				   gpioPWMFlag4++;
 8001d82:	4b11      	ldr	r3, [pc, #68]	; (8001dc8 <pwmMode+0x854>)
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	3301      	adds	r3, #1
 8001d88:	b2da      	uxtb	r2, r3
 8001d8a:	4b0f      	ldr	r3, [pc, #60]	; (8001dc8 <pwmMode+0x854>)
 8001d8c:	701a      	strb	r2, [r3, #0]
				   HAL_TIM_PWM_Start(htim, TIM_CHANNEL_3);
 8001d8e:	2108      	movs	r1, #8
 8001d90:	68f8      	ldr	r0, [r7, #12]
 8001d92:	f006 fb4f 	bl	8008434 <HAL_TIM_PWM_Start>
				break;
 8001d96:	e034      	b.n	8001e02 <pwmMode+0x88e>
 8001d98:	20000020 	.word	0x20000020
 8001d9c:	40000400 	.word	0x40000400
 8001da0:	20000030 	.word	0x20000030
 8001da4:	40021000 	.word	0x40021000
 8001da8:	200002a3 	.word	0x200002a3
 8001dac:	200002a8 	.word	0x200002a8
 8001db0:	200002c8 	.word	0x200002c8
 8001db4:	40011000 	.word	0x40011000
 8001db8:	40010000 	.word	0x40010000
 8001dbc:	0800d5a0 	.word	0x0800d5a0
 8001dc0:	20000010 	.word	0x20000010
 8001dc4:	200004d4 	.word	0x200004d4
 8001dc8:	200002a4 	.word	0x200002a4
				if(gpioPWMFlag4 == 0){
 8001dcc:	4b1d      	ldr	r3, [pc, #116]	; (8001e44 <pwmMode+0x8d0>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d104      	bne.n	8001dde <pwmMode+0x86a>
						GPIO_PWM_InitStruct[3].Pin = GPIO_PIN_9;
 8001dd4:	4b1c      	ldr	r3, [pc, #112]	; (8001e48 <pwmMode+0x8d4>)
 8001dd6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001dda:	631a      	str	r2, [r3, #48]	; 0x30
 8001ddc:	e005      	b.n	8001dea <pwmMode+0x876>
						GPIO_PWM_InitStruct[3].Pin |= GPIO_PIN_9;
 8001dde:	4b1a      	ldr	r3, [pc, #104]	; (8001e48 <pwmMode+0x8d4>)
 8001de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001de6:	4a18      	ldr	r2, [pc, #96]	; (8001e48 <pwmMode+0x8d4>)
 8001de8:	6313      	str	r3, [r2, #48]	; 0x30
				   gpioPWMFlag4++;
 8001dea:	4b16      	ldr	r3, [pc, #88]	; (8001e44 <pwmMode+0x8d0>)
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	3301      	adds	r3, #1
 8001df0:	b2da      	uxtb	r2, r3
 8001df2:	4b14      	ldr	r3, [pc, #80]	; (8001e44 <pwmMode+0x8d0>)
 8001df4:	701a      	strb	r2, [r3, #0]
				   HAL_TIM_PWM_Start(htim, TIM_CHANNEL_4);
 8001df6:	210c      	movs	r1, #12
 8001df8:	68f8      	ldr	r0, [r7, #12]
 8001dfa:	f006 fb1b 	bl	8008434 <HAL_TIM_PWM_Start>
				break;
 8001dfe:	e000      	b.n	8001e02 <pwmMode+0x88e>
				break;
 8001e00:	bf00      	nop
 	 	 	GPIO_PWM_InitStruct[3].Mode = GPIO_MODE_AF_PP;
 8001e02:	4b11      	ldr	r3, [pc, #68]	; (8001e48 <pwmMode+0x8d4>)
 8001e04:	2202      	movs	r2, #2
 8001e06:	635a      	str	r2, [r3, #52]	; 0x34
 	 	 	GPIO_PWM_InitStruct[3].Speed = GPIO_SPEED_FREQ_LOW;
 8001e08:	4b0f      	ldr	r3, [pc, #60]	; (8001e48 <pwmMode+0x8d4>)
 8001e0a:	2202      	movs	r2, #2
 8001e0c:	63da      	str	r2, [r3, #60]	; 0x3c
 	 	 	HAL_GPIO_Init(GPIOB, &GPIO_PWM_InitStruct[3]);
 8001e0e:	490f      	ldr	r1, [pc, #60]	; (8001e4c <pwmMode+0x8d8>)
 8001e10:	480f      	ldr	r0, [pc, #60]	; (8001e50 <pwmMode+0x8dc>)
 8001e12:	f002 fd1d 	bl	8004850 <HAL_GPIO_Init>
 	  		HAL_TIM_Base_Start_IT(htim);
 8001e16:	68f8      	ldr	r0, [r7, #12]
 8001e18:	f006 fa62 	bl	80082e0 <HAL_TIM_Base_Start_IT>
 	  		HAL_UART_Transmit(&huart2 , (void *)str , sprintf(str, "GPIO_PWM=%04X\r\n", GPIO_PWM_InitStruct[3].Pin), 1000);
 8001e1c:	4b0a      	ldr	r3, [pc, #40]	; (8001e48 <pwmMode+0x8d4>)
 8001e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e20:	461a      	mov	r2, r3
 8001e22:	490c      	ldr	r1, [pc, #48]	; (8001e54 <pwmMode+0x8e0>)
 8001e24:	480c      	ldr	r0, [pc, #48]	; (8001e58 <pwmMode+0x8e4>)
 8001e26:	f009 f8f5 	bl	800b014 <siprintf>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	b29a      	uxth	r2, r3
 8001e2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e32:	4909      	ldr	r1, [pc, #36]	; (8001e58 <pwmMode+0x8e4>)
 8001e34:	4809      	ldr	r0, [pc, #36]	; (8001e5c <pwmMode+0x8e8>)
 8001e36:	f007 fe32 	bl	8009a9e <HAL_UART_Transmit>
}
 8001e3a:	bf00      	nop
 8001e3c:	3780      	adds	r7, #128	; 0x80
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	200002a4 	.word	0x200002a4
 8001e48:	200002a8 	.word	0x200002a8
 8001e4c:	200002d8 	.word	0x200002d8
 8001e50:	40010c00 	.word	0x40010c00
 8001e54:	0800d5a0 	.word	0x0800d5a0
 8001e58:	20000010 	.word	0x20000010
 8001e5c:	200004d4 	.word	0x200004d4

08001e60 <ADC_MspInit>:
void ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b088      	sub	sp, #32
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e68:	f107 0310 	add.w	r3, r7, #16
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	601a      	str	r2, [r3, #0]
 8001e70:	605a      	str	r2, [r3, #4]
 8001e72:	609a      	str	r2, [r3, #8]
 8001e74:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a14      	ldr	r2, [pc, #80]	; (8001ecc <ADC_MspInit+0x6c>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d121      	bne.n	8001ec4 <ADC_MspInit+0x64>
  {
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e80:	4b13      	ldr	r3, [pc, #76]	; (8001ed0 <ADC_MspInit+0x70>)
 8001e82:	699b      	ldr	r3, [r3, #24]
 8001e84:	4a12      	ldr	r2, [pc, #72]	; (8001ed0 <ADC_MspInit+0x70>)
 8001e86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e8a:	6193      	str	r3, [r2, #24]
 8001e8c:	4b10      	ldr	r3, [pc, #64]	; (8001ed0 <ADC_MspInit+0x70>)
 8001e8e:	699b      	ldr	r3, [r3, #24]
 8001e90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e94:	60fb      	str	r3, [r7, #12]
 8001e96:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e98:	4b0d      	ldr	r3, [pc, #52]	; (8001ed0 <ADC_MspInit+0x70>)
 8001e9a:	699b      	ldr	r3, [r3, #24]
 8001e9c:	4a0c      	ldr	r2, [pc, #48]	; (8001ed0 <ADC_MspInit+0x70>)
 8001e9e:	f043 0304 	orr.w	r3, r3, #4
 8001ea2:	6193      	str	r3, [r2, #24]
 8001ea4:	4b0a      	ldr	r3, [pc, #40]	; (8001ed0 <ADC_MspInit+0x70>)
 8001ea6:	699b      	ldr	r3, [r3, #24]
 8001ea8:	f003 0304 	and.w	r3, r3, #4
 8001eac:	60bb      	str	r3, [r7, #8]
 8001eae:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eb8:	f107 0310 	add.w	r3, r7, #16
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	4805      	ldr	r0, [pc, #20]	; (8001ed4 <ADC_MspInit+0x74>)
 8001ec0:	f002 fcc6 	bl	8004850 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001ec4:	bf00      	nop
 8001ec6:	3720      	adds	r7, #32
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40012400 	.word	0x40012400
 8001ed0:	40021000 	.word	0x40021000
 8001ed4:	40010800 	.word	0x40010800

08001ed8 <ADC_Config>:
void ADC_Config(ADC_HandleTypeDef *hadc, uint8_t index){
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b086      	sub	sp, #24
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	70fb      	strb	r3, [r7, #3]
	 /* USER CODE BEGIN ADC1_Init 0 */

	  /* USER CODE END ADC1_Init 0 */

	  ADC_ChannelConfTypeDef sConfig = {0};
 8001ee4:	f107 030c 	add.w	r3, r7, #12
 8001ee8:	2200      	movs	r2, #0
 8001eea:	601a      	str	r2, [r3, #0]
 8001eec:	605a      	str	r2, [r3, #4]
 8001eee:	609a      	str	r2, [r3, #8]

	  /* USER CODE END ADC1_Init 1 */

	  /** Common config
	  */
	  hadc->Instance = ADC1;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	4a1d      	ldr	r2, [pc, #116]	; (8001f68 <ADC_Config+0x90>)
 8001ef4:	601a      	str	r2, [r3, #0]
	  hadc->Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	609a      	str	r2, [r3, #8]
	  hadc->Init.ContinuousConvMode = ENABLE;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2201      	movs	r2, #1
 8001f00:	731a      	strb	r2, [r3, #12]
	  hadc->Init.DiscontinuousConvMode = DISABLE;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2200      	movs	r2, #0
 8001f06:	751a      	strb	r2, [r3, #20]
	  hadc->Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001f0e:	61da      	str	r2, [r3, #28]
	  hadc->Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2200      	movs	r2, #0
 8001f14:	605a      	str	r2, [r3, #4]
	  hadc->Init.NbrOfConversion = 1;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2201      	movs	r2, #1
 8001f1a:	611a      	str	r2, [r3, #16]
	  if (HAL_ADC_Init(hadc) != HAL_OK)
 8001f1c:	6878      	ldr	r0, [r7, #4]
 8001f1e:	f001 fce7 	bl	80038f0 <HAL_ADC_Init>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d001      	beq.n	8001f2c <ADC_Config+0x54>
	  {
	    Error_Handler();
 8001f28:	f000 fc53 	bl	80027d2 <Error_Handler>
	  }

	  /** Configure Regular Channel
	  */
	  sConfig.Channel = ADC_CHANNEL_0;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	60fb      	str	r3, [r7, #12]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001f30:	2301      	movs	r3, #1
 8001f32:	613b      	str	r3, [r7, #16]
	  sConfig.SamplingTime = adcSamplingTime[index];
 8001f34:	78fb      	ldrb	r3, [r7, #3]
 8001f36:	4a0d      	ldr	r2, [pc, #52]	; (8001f6c <ADC_Config+0x94>)
 8001f38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f3c:	617b      	str	r3, [r7, #20]
	  if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 8001f3e:	f107 030c 	add.w	r3, r7, #12
 8001f42:	4619      	mov	r1, r3
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f001 ff2b 	bl	8003da0 <HAL_ADC_ConfigChannel>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <ADC_Config+0x7c>
	  {
	    Error_Handler();
 8001f50:	f000 fc3f 	bl	80027d2 <Error_Handler>
	  }
	  ADC_MspInit(hadc);
 8001f54:	6878      	ldr	r0, [r7, #4]
 8001f56:	f7ff ff83 	bl	8001e60 <ADC_MspInit>
	  HAL_ADC_Start(hadc);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f001 fda0 	bl	8003aa0 <HAL_ADC_Start>
}
 8001f60:	bf00      	nop
 8001f62:	3718      	adds	r7, #24
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	40012400 	.word	0x40012400
 8001f6c:	20000040 	.word	0x20000040

08001f70 <HAL_UART_RxCpltCallback>:
//		  NeoPixel_led_set_all_RGB();
//	}
//}
uint8_t buffer[MAX_BUFFER_SIZE];

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
	if( huart -> Instance == USART2 ) {
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a13      	ldr	r2, [pc, #76]	; (8001fcc <HAL_UART_RxCpltCallback+0x5c>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d11f      	bne.n	8001fc2 <HAL_UART_RxCpltCallback+0x52>
		buffer[index_buffer++] = temp;
 8001f82:	4b13      	ldr	r3, [pc, #76]	; (8001fd0 <HAL_UART_RxCpltCallback+0x60>)
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	1c5a      	adds	r2, r3, #1
 8001f88:	b2d1      	uxtb	r1, r2
 8001f8a:	4a11      	ldr	r2, [pc, #68]	; (8001fd0 <HAL_UART_RxCpltCallback+0x60>)
 8001f8c:	7011      	strb	r1, [r2, #0]
 8001f8e:	461a      	mov	r2, r3
 8001f90:	4b10      	ldr	r3, [pc, #64]	; (8001fd4 <HAL_UART_RxCpltCallback+0x64>)
 8001f92:	7819      	ldrb	r1, [r3, #0]
 8001f94:	4b10      	ldr	r3, [pc, #64]	; (8001fd8 <HAL_UART_RxCpltCallback+0x68>)
 8001f96:	5499      	strb	r1, [r3, r2]
		if(index_buffer == 30) index_buffer = 0;
 8001f98:	4b0d      	ldr	r3, [pc, #52]	; (8001fd0 <HAL_UART_RxCpltCallback+0x60>)
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	2b1e      	cmp	r3, #30
 8001f9e:	d102      	bne.n	8001fa6 <HAL_UART_RxCpltCallback+0x36>
 8001fa0:	4b0b      	ldr	r3, [pc, #44]	; (8001fd0 <HAL_UART_RxCpltCallback+0x60>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	701a      	strb	r2, [r3, #0]
		buffer_flag = 1;
 8001fa6:	4b0d      	ldr	r3, [pc, #52]	; (8001fdc <HAL_UART_RxCpltCallback+0x6c>)
 8001fa8:	2201      	movs	r2, #1
 8001faa:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit (&huart2, &temp, 1, 50) ;
 8001fac:	2332      	movs	r3, #50	; 0x32
 8001fae:	2201      	movs	r2, #1
 8001fb0:	4908      	ldr	r1, [pc, #32]	; (8001fd4 <HAL_UART_RxCpltCallback+0x64>)
 8001fb2:	480b      	ldr	r0, [pc, #44]	; (8001fe0 <HAL_UART_RxCpltCallback+0x70>)
 8001fb4:	f007 fd73 	bl	8009a9e <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart2, & temp, 1);
 8001fb8:	2201      	movs	r2, #1
 8001fba:	4906      	ldr	r1, [pc, #24]	; (8001fd4 <HAL_UART_RxCpltCallback+0x64>)
 8001fbc:	4808      	ldr	r0, [pc, #32]	; (8001fe0 <HAL_UART_RxCpltCallback+0x70>)
 8001fbe:	f007 fdf1 	bl	8009ba4 <HAL_UART_Receive_IT>
	}
}
 8001fc2:	bf00      	nop
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	40004400 	.word	0x40004400
 8001fd0:	2000029d 	.word	0x2000029d
 8001fd4:	2000029c 	.word	0x2000029c
 8001fd8:	2000051c 	.word	0x2000051c
 8001fdc:	2000029e 	.word	0x2000029e
 8001fe0:	200004d4 	.word	0x200004d4

08001fe4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fea:	f001 fbfb 	bl	80037e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fee:	f000 f8a3 	bl	8002138 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ff2:	f000 fb5f 	bl	80026b4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001ff6:	f000 fb3f 	bl	8002678 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001ffa:	f000 fb13 	bl	8002624 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001ffe:	f000 fa03 	bl	8002408 <MX_TIM2_Init>
  MX_ADC1_Init();
 8002002:	f000 f8f5 	bl	80021f0 <MX_ADC1_Init>
  MX_I2C1_Init();
 8002006:	f000 f931 	bl	800226c <MX_I2C1_Init>
  MX_TIM4_Init();
 800200a:	f000 fabf 	bl	800258c <MX_TIM4_Init>
  MX_TIM3_Init();
 800200e:	f000 fa71 	bl	80024f4 <MX_TIM3_Init>
  MX_TIM1_Init();
 8002012:	f000 f959 	bl	80022c8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  pwmMode(&htim3, 3, 1, 0, 89, 0);
 8002016:	2300      	movs	r3, #0
 8002018:	9301      	str	r3, [sp, #4]
 800201a:	2359      	movs	r3, #89	; 0x59
 800201c:	9300      	str	r3, [sp, #0]
 800201e:	2300      	movs	r3, #0
 8002020:	2201      	movs	r2, #1
 8002022:	2103      	movs	r1, #3
 8002024:	483b      	ldr	r0, [pc, #236]	; (8002114 <main+0x130>)
 8002026:	f7ff faa5 	bl	8001574 <pwmMode>
  pwmMode(&htim3, 3, 2, 0, 89, 0);
 800202a:	2300      	movs	r3, #0
 800202c:	9301      	str	r3, [sp, #4]
 800202e:	2359      	movs	r3, #89	; 0x59
 8002030:	9300      	str	r3, [sp, #0]
 8002032:	2300      	movs	r3, #0
 8002034:	2202      	movs	r2, #2
 8002036:	2103      	movs	r1, #3
 8002038:	4836      	ldr	r0, [pc, #216]	; (8002114 <main+0x130>)
 800203a:	f7ff fa9b 	bl	8001574 <pwmMode>
  pwmMode(&htim4, 4, 1, 0, 89, 0);
 800203e:	2300      	movs	r3, #0
 8002040:	9301      	str	r3, [sp, #4]
 8002042:	2359      	movs	r3, #89	; 0x59
 8002044:	9300      	str	r3, [sp, #0]
 8002046:	2300      	movs	r3, #0
 8002048:	2201      	movs	r2, #1
 800204a:	2104      	movs	r1, #4
 800204c:	4832      	ldr	r0, [pc, #200]	; (8002118 <main+0x134>)
 800204e:	f7ff fa91 	bl	8001574 <pwmMode>
  pwmMode(&htim4, 4, 2, 0, 89, 0);
 8002052:	2300      	movs	r3, #0
 8002054:	9301      	str	r3, [sp, #4]
 8002056:	2359      	movs	r3, #89	; 0x59
 8002058:	9300      	str	r3, [sp, #0]
 800205a:	2300      	movs	r3, #0
 800205c:	2202      	movs	r2, #2
 800205e:	2104      	movs	r1, #4
 8002060:	482d      	ldr	r0, [pc, #180]	; (8002118 <main+0x134>)
 8002062:	f7ff fa87 	bl	8001574 <pwmMode>
  pwmMode(&htim1, 1, 1, 0, 89, 1);
 8002066:	2301      	movs	r3, #1
 8002068:	9301      	str	r3, [sp, #4]
 800206a:	2359      	movs	r3, #89	; 0x59
 800206c:	9300      	str	r3, [sp, #0]
 800206e:	2300      	movs	r3, #0
 8002070:	2201      	movs	r2, #1
 8002072:	2101      	movs	r1, #1
 8002074:	4829      	ldr	r0, [pc, #164]	; (800211c <main+0x138>)
 8002076:	f7ff fa7d 	bl	8001574 <pwmMode>

  ADC_Config(&hadc1, 7);
 800207a:	2107      	movs	r1, #7
 800207c:	4828      	ldr	r0, [pc, #160]	; (8002120 <main+0x13c>)
 800207e:	f7ff ff2b 	bl	8001ed8 <ADC_Config>
  HAL_TIM_Base_Start_IT(&htim2);
 8002082:	4828      	ldr	r0, [pc, #160]	; (8002124 <main+0x140>)
 8002084:	f006 f92c 	bl	80082e0 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart2, &temp, 1);
 8002088:	2201      	movs	r2, #1
 800208a:	4927      	ldr	r1, [pc, #156]	; (8002128 <main+0x144>)
 800208c:	4827      	ldr	r0, [pc, #156]	; (800212c <main+0x148>)
 800208e:	f007 fd89 	bl	8009ba4 <HAL_UART_Receive_IT>
  SCH_Init();
 8002092:	f000 fee7 	bl	8002e64 <SCH_Init>
  DHT20_Read();
 8002096:	f7fe feeb 	bl	8000e70 <DHT20_Read>
  lcdInit();
 800209a:	f7ff f87c 	bl	8001196 <lcdInit>
  lcdSetCursor(1, 1);
 800209e:	2101      	movs	r1, #1
 80020a0:	2001      	movs	r0, #1
 80020a2:	f7ff f859 	bl	8001158 <lcdSetCursor>
  lcdSendNumber(DHT20_getHumidity());
 80020a6:	f7fe fe73 	bl	8000d90 <DHT20_getHumidity>
 80020aa:	4603      	mov	r3, r0
 80020ac:	4618      	mov	r0, r3
 80020ae:	f7ff f8c1 	bl	8001234 <lcdSendNumber>
  HAL_Delay(10);
 80020b2:	200a      	movs	r0, #10
 80020b4:	f001 fbf8 	bl	80038a8 <HAL_Delay>
  lcdSetCursor(0, 1);
 80020b8:	2101      	movs	r1, #1
 80020ba:	2000      	movs	r0, #0
 80020bc:	f7ff f84c 	bl	8001158 <lcdSetCursor>
  lcdSendNumber(DHT20_getTemperature());
 80020c0:	f7fe fe78 	bl	8000db4 <DHT20_getTemperature>
 80020c4:	4603      	mov	r3, r0
 80020c6:	4618      	mov	r0, r3
 80020c8:	f7ff f8b4 	bl	8001234 <lcdSendNumber>
  NeoPixel_status = 0;
 80020cc:	4b18      	ldr	r3, [pc, #96]	; (8002130 <main+0x14c>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	701a      	strb	r2, [r3, #0]
  neopixelStatus = neopixelInit;
 80020d2:	4b18      	ldr	r3, [pc, #96]	; (8002134 <main+0x150>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]
	NeoPixel_clear_all_led();
 80020d8:	f000 fb94 	bl	8002804 <NeoPixel_clear_all_led>
	HAL_Delay(10);
 80020dc:	200a      	movs	r0, #10
 80020de:	f001 fbe3 	bl	80038a8 <HAL_Delay>
  uint8_t high = 0;
 80020e2:	2300      	movs	r3, #0
 80020e4:	71fb      	strb	r3, [r7, #7]
  uint8_t low = 1;
 80020e6:	2301      	movs	r3, #1
 80020e8:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //branch newTestDMA
//	  fsmNeopixelRgbLed();
	  NeoPixel_set_led_cycle();
 80020ea:	f000 fdad 	bl	8002c48 <NeoPixel_set_led_cycle>
      SCH_Dispatch_Tasks();
 80020ee:	f000 ff3f 	bl	8002f70 <SCH_Dispatch_Tasks>
//      if( HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) == GPIO_PIN_SET){
//    	  HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
//      }
       __HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2, 100);
 80020f2:	4b08      	ldr	r3, [pc, #32]	; (8002114 <main+0x130>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2264      	movs	r2, #100	; 0x64
 80020f8:	639a      	str	r2, [r3, #56]	; 0x38
       __HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 50);
 80020fa:	4b06      	ldr	r3, [pc, #24]	; (8002114 <main+0x130>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	2232      	movs	r2, #50	; 0x32
 8002100:	635a      	str	r2, [r3, #52]	; 0x34
//      __HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_3, 100);
//      __HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_4, 100);
      __HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 100);
 8002102:	4b05      	ldr	r3, [pc, #20]	; (8002118 <main+0x134>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	2264      	movs	r2, #100	; 0x64
 8002108:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 50);
 800210a:	4b03      	ldr	r3, [pc, #12]	; (8002118 <main+0x134>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	2232      	movs	r2, #50	; 0x32
 8002110:	635a      	str	r2, [r3, #52]	; 0x34
	  NeoPixel_set_led_cycle();
 8002112:	e7ea      	b.n	80020ea <main+0x106>
 8002114:	20000400 	.word	0x20000400
 8002118:	20000448 	.word	0x20000448
 800211c:	20000370 	.word	0x20000370
 8002120:	200002ec 	.word	0x200002ec
 8002124:	200003b8 	.word	0x200003b8
 8002128:	2000029c 	.word	0x2000029c
 800212c:	200004d4 	.word	0x200004d4
 8002130:	2000029f 	.word	0x2000029f
 8002134:	200002e8 	.word	0x200002e8

08002138 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b094      	sub	sp, #80	; 0x50
 800213c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800213e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002142:	2228      	movs	r2, #40	; 0x28
 8002144:	2100      	movs	r1, #0
 8002146:	4618      	mov	r0, r3
 8002148:	f008 fafc 	bl	800a744 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800214c:	f107 0314 	add.w	r3, r7, #20
 8002150:	2200      	movs	r2, #0
 8002152:	601a      	str	r2, [r3, #0]
 8002154:	605a      	str	r2, [r3, #4]
 8002156:	609a      	str	r2, [r3, #8]
 8002158:	60da      	str	r2, [r3, #12]
 800215a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800215c:	1d3b      	adds	r3, r7, #4
 800215e:	2200      	movs	r2, #0
 8002160:	601a      	str	r2, [r3, #0]
 8002162:	605a      	str	r2, [r3, #4]
 8002164:	609a      	str	r2, [r3, #8]
 8002166:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002168:	2301      	movs	r3, #1
 800216a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800216c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002170:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002172:	2300      	movs	r3, #0
 8002174:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002176:	2301      	movs	r3, #1
 8002178:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800217a:	2302      	movs	r3, #2
 800217c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800217e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002182:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002184:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002188:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800218a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800218e:	4618      	mov	r0, r3
 8002190:	f005 fb90 	bl	80078b4 <HAL_RCC_OscConfig>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800219a:	f000 fb1a 	bl	80027d2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800219e:	230f      	movs	r3, #15
 80021a0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021a2:	2302      	movs	r3, #2
 80021a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021a6:	2300      	movs	r3, #0
 80021a8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80021aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021ae:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80021b0:	2300      	movs	r3, #0
 80021b2:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80021b4:	f107 0314 	add.w	r3, r7, #20
 80021b8:	2102      	movs	r1, #2
 80021ba:	4618      	mov	r0, r3
 80021bc:	f005 fdfc 	bl	8007db8 <HAL_RCC_ClockConfig>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <SystemClock_Config+0x92>
  {
    Error_Handler();
 80021c6:	f000 fb04 	bl	80027d2 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80021ca:	2302      	movs	r3, #2
 80021cc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80021ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80021d2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021d4:	1d3b      	adds	r3, r7, #4
 80021d6:	4618      	mov	r0, r3
 80021d8:	f005 ff7c 	bl	80080d4 <HAL_RCCEx_PeriphCLKConfig>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80021e2:	f000 faf6 	bl	80027d2 <Error_Handler>
  }
}
 80021e6:	bf00      	nop
 80021e8:	3750      	adds	r7, #80	; 0x50
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
	...

080021f0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80021f6:	1d3b      	adds	r3, r7, #4
 80021f8:	2200      	movs	r2, #0
 80021fa:	601a      	str	r2, [r3, #0]
 80021fc:	605a      	str	r2, [r3, #4]
 80021fe:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002200:	4b18      	ldr	r3, [pc, #96]	; (8002264 <MX_ADC1_Init+0x74>)
 8002202:	4a19      	ldr	r2, [pc, #100]	; (8002268 <MX_ADC1_Init+0x78>)
 8002204:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002206:	4b17      	ldr	r3, [pc, #92]	; (8002264 <MX_ADC1_Init+0x74>)
 8002208:	2200      	movs	r2, #0
 800220a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800220c:	4b15      	ldr	r3, [pc, #84]	; (8002264 <MX_ADC1_Init+0x74>)
 800220e:	2201      	movs	r2, #1
 8002210:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002212:	4b14      	ldr	r3, [pc, #80]	; (8002264 <MX_ADC1_Init+0x74>)
 8002214:	2200      	movs	r2, #0
 8002216:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002218:	4b12      	ldr	r3, [pc, #72]	; (8002264 <MX_ADC1_Init+0x74>)
 800221a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800221e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002220:	4b10      	ldr	r3, [pc, #64]	; (8002264 <MX_ADC1_Init+0x74>)
 8002222:	2200      	movs	r2, #0
 8002224:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8002226:	4b0f      	ldr	r3, [pc, #60]	; (8002264 <MX_ADC1_Init+0x74>)
 8002228:	2201      	movs	r2, #1
 800222a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800222c:	480d      	ldr	r0, [pc, #52]	; (8002264 <MX_ADC1_Init+0x74>)
 800222e:	f001 fb5f 	bl	80038f0 <HAL_ADC_Init>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	d001      	beq.n	800223c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8002238:	f000 facb 	bl	80027d2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800223c:	2300      	movs	r3, #0
 800223e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002240:	2301      	movs	r3, #1
 8002242:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002244:	2307      	movs	r3, #7
 8002246:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002248:	1d3b      	adds	r3, r7, #4
 800224a:	4619      	mov	r1, r3
 800224c:	4805      	ldr	r0, [pc, #20]	; (8002264 <MX_ADC1_Init+0x74>)
 800224e:	f001 fda7 	bl	8003da0 <HAL_ADC_ConfigChannel>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8002258:	f000 fabb 	bl	80027d2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800225c:	bf00      	nop
 800225e:	3710      	adds	r7, #16
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	200002ec 	.word	0x200002ec
 8002268:	40012400 	.word	0x40012400

0800226c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002270:	4b12      	ldr	r3, [pc, #72]	; (80022bc <MX_I2C1_Init+0x50>)
 8002272:	4a13      	ldr	r2, [pc, #76]	; (80022c0 <MX_I2C1_Init+0x54>)
 8002274:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002276:	4b11      	ldr	r3, [pc, #68]	; (80022bc <MX_I2C1_Init+0x50>)
 8002278:	4a12      	ldr	r2, [pc, #72]	; (80022c4 <MX_I2C1_Init+0x58>)
 800227a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800227c:	4b0f      	ldr	r3, [pc, #60]	; (80022bc <MX_I2C1_Init+0x50>)
 800227e:	2200      	movs	r2, #0
 8002280:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002282:	4b0e      	ldr	r3, [pc, #56]	; (80022bc <MX_I2C1_Init+0x50>)
 8002284:	2200      	movs	r2, #0
 8002286:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002288:	4b0c      	ldr	r3, [pc, #48]	; (80022bc <MX_I2C1_Init+0x50>)
 800228a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800228e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002290:	4b0a      	ldr	r3, [pc, #40]	; (80022bc <MX_I2C1_Init+0x50>)
 8002292:	2200      	movs	r2, #0
 8002294:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002296:	4b09      	ldr	r3, [pc, #36]	; (80022bc <MX_I2C1_Init+0x50>)
 8002298:	2200      	movs	r2, #0
 800229a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800229c:	4b07      	ldr	r3, [pc, #28]	; (80022bc <MX_I2C1_Init+0x50>)
 800229e:	2200      	movs	r2, #0
 80022a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80022a2:	4b06      	ldr	r3, [pc, #24]	; (80022bc <MX_I2C1_Init+0x50>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80022a8:	4804      	ldr	r0, [pc, #16]	; (80022bc <MX_I2C1_Init+0x50>)
 80022aa:	f002 fca7 	bl	8004bfc <HAL_I2C_Init>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80022b4:	f000 fa8d 	bl	80027d2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80022b8:	bf00      	nop
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	2000031c 	.word	0x2000031c
 80022c0:	40005400 	.word	0x40005400
 80022c4:	000186a0 	.word	0x000186a0

080022c8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b096      	sub	sp, #88	; 0x58
 80022cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022ce:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80022d2:	2200      	movs	r2, #0
 80022d4:	601a      	str	r2, [r3, #0]
 80022d6:	605a      	str	r2, [r3, #4]
 80022d8:	609a      	str	r2, [r3, #8]
 80022da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022dc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80022e0:	2200      	movs	r2, #0
 80022e2:	601a      	str	r2, [r3, #0]
 80022e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022ea:	2200      	movs	r2, #0
 80022ec:	601a      	str	r2, [r3, #0]
 80022ee:	605a      	str	r2, [r3, #4]
 80022f0:	609a      	str	r2, [r3, #8]
 80022f2:	60da      	str	r2, [r3, #12]
 80022f4:	611a      	str	r2, [r3, #16]
 80022f6:	615a      	str	r2, [r3, #20]
 80022f8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80022fa:	1d3b      	adds	r3, r7, #4
 80022fc:	2220      	movs	r2, #32
 80022fe:	2100      	movs	r1, #0
 8002300:	4618      	mov	r0, r3
 8002302:	f008 fa1f 	bl	800a744 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002306:	4b3e      	ldr	r3, [pc, #248]	; (8002400 <MX_TIM1_Init+0x138>)
 8002308:	4a3e      	ldr	r2, [pc, #248]	; (8002404 <MX_TIM1_Init+0x13c>)
 800230a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800230c:	4b3c      	ldr	r3, [pc, #240]	; (8002400 <MX_TIM1_Init+0x138>)
 800230e:	2200      	movs	r2, #0
 8002310:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002312:	4b3b      	ldr	r3, [pc, #236]	; (8002400 <MX_TIM1_Init+0x138>)
 8002314:	2200      	movs	r2, #0
 8002316:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 89;
 8002318:	4b39      	ldr	r3, [pc, #228]	; (8002400 <MX_TIM1_Init+0x138>)
 800231a:	2259      	movs	r2, #89	; 0x59
 800231c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800231e:	4b38      	ldr	r3, [pc, #224]	; (8002400 <MX_TIM1_Init+0x138>)
 8002320:	2200      	movs	r2, #0
 8002322:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002324:	4b36      	ldr	r3, [pc, #216]	; (8002400 <MX_TIM1_Init+0x138>)
 8002326:	2200      	movs	r2, #0
 8002328:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800232a:	4b35      	ldr	r3, [pc, #212]	; (8002400 <MX_TIM1_Init+0x138>)
 800232c:	2200      	movs	r2, #0
 800232e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002330:	4833      	ldr	r0, [pc, #204]	; (8002400 <MX_TIM1_Init+0x138>)
 8002332:	f005 ff85 	bl	8008240 <HAL_TIM_Base_Init>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d001      	beq.n	8002340 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 800233c:	f000 fa49 	bl	80027d2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002340:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002344:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002346:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800234a:	4619      	mov	r1, r3
 800234c:	482c      	ldr	r0, [pc, #176]	; (8002400 <MX_TIM1_Init+0x138>)
 800234e:	f006 fe35 	bl	8008fbc <HAL_TIM_ConfigClockSource>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d001      	beq.n	800235c <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8002358:	f000 fa3b 	bl	80027d2 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800235c:	4828      	ldr	r0, [pc, #160]	; (8002400 <MX_TIM1_Init+0x138>)
 800235e:	f006 f811 	bl	8008384 <HAL_TIM_PWM_Init>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d001      	beq.n	800236c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8002368:	f000 fa33 	bl	80027d2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800236c:	2300      	movs	r3, #0
 800236e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002370:	2300      	movs	r3, #0
 8002372:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002374:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002378:	4619      	mov	r1, r3
 800237a:	4821      	ldr	r0, [pc, #132]	; (8002400 <MX_TIM1_Init+0x138>)
 800237c:	f007 fa7e 	bl	800987c <HAL_TIMEx_MasterConfigSynchronization>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8002386:	f000 fa24 	bl	80027d2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800238a:	2360      	movs	r3, #96	; 0x60
 800238c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800238e:	2300      	movs	r3, #0
 8002390:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002392:	2300      	movs	r3, #0
 8002394:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002396:	2300      	movs	r3, #0
 8002398:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800239a:	2300      	movs	r3, #0
 800239c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800239e:	2300      	movs	r3, #0
 80023a0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80023a2:	2300      	movs	r3, #0
 80023a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023aa:	2200      	movs	r2, #0
 80023ac:	4619      	mov	r1, r3
 80023ae:	4814      	ldr	r0, [pc, #80]	; (8002400 <MX_TIM1_Init+0x138>)
 80023b0:	f006 fd42 	bl	8008e38 <HAL_TIM_PWM_ConfigChannel>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d001      	beq.n	80023be <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80023ba:	f000 fa0a 	bl	80027d2 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80023be:	2300      	movs	r3, #0
 80023c0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80023c2:	2300      	movs	r3, #0
 80023c4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80023c6:	2300      	movs	r3, #0
 80023c8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80023ca:	2300      	movs	r3, #0
 80023cc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80023ce:	2300      	movs	r3, #0
 80023d0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80023d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023d6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80023d8:	2300      	movs	r3, #0
 80023da:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80023dc:	1d3b      	adds	r3, r7, #4
 80023de:	4619      	mov	r1, r3
 80023e0:	4807      	ldr	r0, [pc, #28]	; (8002400 <MX_TIM1_Init+0x138>)
 80023e2:	f007 faa9 	bl	8009938 <HAL_TIMEx_ConfigBreakDeadTime>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d001      	beq.n	80023f0 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80023ec:	f000 f9f1 	bl	80027d2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80023f0:	4803      	ldr	r0, [pc, #12]	; (8002400 <MX_TIM1_Init+0x138>)
 80023f2:	f000 ffb1 	bl	8003358 <HAL_TIM_MspPostInit>

}
 80023f6:	bf00      	nop
 80023f8:	3758      	adds	r7, #88	; 0x58
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	20000370 	.word	0x20000370
 8002404:	40012c00 	.word	0x40012c00

08002408 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b08e      	sub	sp, #56	; 0x38
 800240c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800240e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002412:	2200      	movs	r2, #0
 8002414:	601a      	str	r2, [r3, #0]
 8002416:	605a      	str	r2, [r3, #4]
 8002418:	609a      	str	r2, [r3, #8]
 800241a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800241c:	f107 0320 	add.w	r3, r7, #32
 8002420:	2200      	movs	r2, #0
 8002422:	601a      	str	r2, [r3, #0]
 8002424:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002426:	1d3b      	adds	r3, r7, #4
 8002428:	2200      	movs	r2, #0
 800242a:	601a      	str	r2, [r3, #0]
 800242c:	605a      	str	r2, [r3, #4]
 800242e:	609a      	str	r2, [r3, #8]
 8002430:	60da      	str	r2, [r3, #12]
 8002432:	611a      	str	r2, [r3, #16]
 8002434:	615a      	str	r2, [r3, #20]
 8002436:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002438:	4b2d      	ldr	r3, [pc, #180]	; (80024f0 <MX_TIM2_Init+0xe8>)
 800243a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800243e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8002440:	4b2b      	ldr	r3, [pc, #172]	; (80024f0 <MX_TIM2_Init+0xe8>)
 8002442:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8002446:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002448:	4b29      	ldr	r3, [pc, #164]	; (80024f0 <MX_TIM2_Init+0xe8>)
 800244a:	2200      	movs	r2, #0
 800244c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800244e:	4b28      	ldr	r3, [pc, #160]	; (80024f0 <MX_TIM2_Init+0xe8>)
 8002450:	2209      	movs	r2, #9
 8002452:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002454:	4b26      	ldr	r3, [pc, #152]	; (80024f0 <MX_TIM2_Init+0xe8>)
 8002456:	2200      	movs	r2, #0
 8002458:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800245a:	4b25      	ldr	r3, [pc, #148]	; (80024f0 <MX_TIM2_Init+0xe8>)
 800245c:	2200      	movs	r2, #0
 800245e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002460:	4823      	ldr	r0, [pc, #140]	; (80024f0 <MX_TIM2_Init+0xe8>)
 8002462:	f005 feed 	bl	8008240 <HAL_TIM_Base_Init>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d001      	beq.n	8002470 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800246c:	f000 f9b1 	bl	80027d2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002470:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002474:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002476:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800247a:	4619      	mov	r1, r3
 800247c:	481c      	ldr	r0, [pc, #112]	; (80024f0 <MX_TIM2_Init+0xe8>)
 800247e:	f006 fd9d 	bl	8008fbc <HAL_TIM_ConfigClockSource>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d001      	beq.n	800248c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002488:	f000 f9a3 	bl	80027d2 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800248c:	4818      	ldr	r0, [pc, #96]	; (80024f0 <MX_TIM2_Init+0xe8>)
 800248e:	f005 ff79 	bl	8008384 <HAL_TIM_PWM_Init>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d001      	beq.n	800249c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002498:	f000 f99b 	bl	80027d2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800249c:	2300      	movs	r3, #0
 800249e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024a0:	2300      	movs	r3, #0
 80024a2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80024a4:	f107 0320 	add.w	r3, r7, #32
 80024a8:	4619      	mov	r1, r3
 80024aa:	4811      	ldr	r0, [pc, #68]	; (80024f0 <MX_TIM2_Init+0xe8>)
 80024ac:	f007 f9e6 	bl	800987c <HAL_TIMEx_MasterConfigSynchronization>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80024b6:	f000 f98c 	bl	80027d2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024ba:	2360      	movs	r3, #96	; 0x60
 80024bc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80024be:	2300      	movs	r3, #0
 80024c0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024c2:	2300      	movs	r3, #0
 80024c4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024c6:	2300      	movs	r3, #0
 80024c8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024ca:	1d3b      	adds	r3, r7, #4
 80024cc:	2200      	movs	r2, #0
 80024ce:	4619      	mov	r1, r3
 80024d0:	4807      	ldr	r0, [pc, #28]	; (80024f0 <MX_TIM2_Init+0xe8>)
 80024d2:	f006 fcb1 	bl	8008e38 <HAL_TIM_PWM_ConfigChannel>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d001      	beq.n	80024e0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80024dc:	f000 f979 	bl	80027d2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80024e0:	4803      	ldr	r0, [pc, #12]	; (80024f0 <MX_TIM2_Init+0xe8>)
 80024e2:	f000 ff39 	bl	8003358 <HAL_TIM_MspPostInit>

}
 80024e6:	bf00      	nop
 80024e8:	3738      	adds	r7, #56	; 0x38
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	200003b8 	.word	0x200003b8

080024f4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b086      	sub	sp, #24
 80024f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024fa:	f107 0308 	add.w	r3, r7, #8
 80024fe:	2200      	movs	r2, #0
 8002500:	601a      	str	r2, [r3, #0]
 8002502:	605a      	str	r2, [r3, #4]
 8002504:	609a      	str	r2, [r3, #8]
 8002506:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002508:	463b      	mov	r3, r7
 800250a:	2200      	movs	r2, #0
 800250c:	601a      	str	r2, [r3, #0]
 800250e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002510:	4b1c      	ldr	r3, [pc, #112]	; (8002584 <MX_TIM3_Init+0x90>)
 8002512:	4a1d      	ldr	r2, [pc, #116]	; (8002588 <MX_TIM3_Init+0x94>)
 8002514:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002516:	4b1b      	ldr	r3, [pc, #108]	; (8002584 <MX_TIM3_Init+0x90>)
 8002518:	2200      	movs	r2, #0
 800251a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800251c:	4b19      	ldr	r3, [pc, #100]	; (8002584 <MX_TIM3_Init+0x90>)
 800251e:	2200      	movs	r2, #0
 8002520:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 89;
 8002522:	4b18      	ldr	r3, [pc, #96]	; (8002584 <MX_TIM3_Init+0x90>)
 8002524:	2259      	movs	r2, #89	; 0x59
 8002526:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002528:	4b16      	ldr	r3, [pc, #88]	; (8002584 <MX_TIM3_Init+0x90>)
 800252a:	2200      	movs	r2, #0
 800252c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800252e:	4b15      	ldr	r3, [pc, #84]	; (8002584 <MX_TIM3_Init+0x90>)
 8002530:	2200      	movs	r2, #0
 8002532:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002534:	4813      	ldr	r0, [pc, #76]	; (8002584 <MX_TIM3_Init+0x90>)
 8002536:	f005 fe83 	bl	8008240 <HAL_TIM_Base_Init>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d001      	beq.n	8002544 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8002540:	f000 f947 	bl	80027d2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002544:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002548:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800254a:	f107 0308 	add.w	r3, r7, #8
 800254e:	4619      	mov	r1, r3
 8002550:	480c      	ldr	r0, [pc, #48]	; (8002584 <MX_TIM3_Init+0x90>)
 8002552:	f006 fd33 	bl	8008fbc <HAL_TIM_ConfigClockSource>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 800255c:	f000 f939 	bl	80027d2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002560:	2300      	movs	r3, #0
 8002562:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002564:	2300      	movs	r3, #0
 8002566:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002568:	463b      	mov	r3, r7
 800256a:	4619      	mov	r1, r3
 800256c:	4805      	ldr	r0, [pc, #20]	; (8002584 <MX_TIM3_Init+0x90>)
 800256e:	f007 f985 	bl	800987c <HAL_TIMEx_MasterConfigSynchronization>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	d001      	beq.n	800257c <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8002578:	f000 f92b 	bl	80027d2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800257c:	bf00      	nop
 800257e:	3718      	adds	r7, #24
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	20000400 	.word	0x20000400
 8002588:	40000400 	.word	0x40000400

0800258c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b086      	sub	sp, #24
 8002590:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002592:	f107 0308 	add.w	r3, r7, #8
 8002596:	2200      	movs	r2, #0
 8002598:	601a      	str	r2, [r3, #0]
 800259a:	605a      	str	r2, [r3, #4]
 800259c:	609a      	str	r2, [r3, #8]
 800259e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025a0:	463b      	mov	r3, r7
 80025a2:	2200      	movs	r2, #0
 80025a4:	601a      	str	r2, [r3, #0]
 80025a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80025a8:	4b1c      	ldr	r3, [pc, #112]	; (800261c <MX_TIM4_Init+0x90>)
 80025aa:	4a1d      	ldr	r2, [pc, #116]	; (8002620 <MX_TIM4_Init+0x94>)
 80025ac:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80025ae:	4b1b      	ldr	r3, [pc, #108]	; (800261c <MX_TIM4_Init+0x90>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025b4:	4b19      	ldr	r3, [pc, #100]	; (800261c <MX_TIM4_Init+0x90>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 89;
 80025ba:	4b18      	ldr	r3, [pc, #96]	; (800261c <MX_TIM4_Init+0x90>)
 80025bc:	2259      	movs	r2, #89	; 0x59
 80025be:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025c0:	4b16      	ldr	r3, [pc, #88]	; (800261c <MX_TIM4_Init+0x90>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025c6:	4b15      	ldr	r3, [pc, #84]	; (800261c <MX_TIM4_Init+0x90>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80025cc:	4813      	ldr	r0, [pc, #76]	; (800261c <MX_TIM4_Init+0x90>)
 80025ce:	f005 fe37 	bl	8008240 <HAL_TIM_Base_Init>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d001      	beq.n	80025dc <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 80025d8:	f000 f8fb 	bl	80027d2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025e0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80025e2:	f107 0308 	add.w	r3, r7, #8
 80025e6:	4619      	mov	r1, r3
 80025e8:	480c      	ldr	r0, [pc, #48]	; (800261c <MX_TIM4_Init+0x90>)
 80025ea:	f006 fce7 	bl	8008fbc <HAL_TIM_ConfigClockSource>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 80025f4:	f000 f8ed 	bl	80027d2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025f8:	2300      	movs	r3, #0
 80025fa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025fc:	2300      	movs	r3, #0
 80025fe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002600:	463b      	mov	r3, r7
 8002602:	4619      	mov	r1, r3
 8002604:	4805      	ldr	r0, [pc, #20]	; (800261c <MX_TIM4_Init+0x90>)
 8002606:	f007 f939 	bl	800987c <HAL_TIMEx_MasterConfigSynchronization>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d001      	beq.n	8002614 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 8002610:	f000 f8df 	bl	80027d2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002614:	bf00      	nop
 8002616:	3718      	adds	r7, #24
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	20000448 	.word	0x20000448
 8002620:	40000800 	.word	0x40000800

08002624 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002628:	4b11      	ldr	r3, [pc, #68]	; (8002670 <MX_USART2_UART_Init+0x4c>)
 800262a:	4a12      	ldr	r2, [pc, #72]	; (8002674 <MX_USART2_UART_Init+0x50>)
 800262c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800262e:	4b10      	ldr	r3, [pc, #64]	; (8002670 <MX_USART2_UART_Init+0x4c>)
 8002630:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002634:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002636:	4b0e      	ldr	r3, [pc, #56]	; (8002670 <MX_USART2_UART_Init+0x4c>)
 8002638:	2200      	movs	r2, #0
 800263a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800263c:	4b0c      	ldr	r3, [pc, #48]	; (8002670 <MX_USART2_UART_Init+0x4c>)
 800263e:	2200      	movs	r2, #0
 8002640:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002642:	4b0b      	ldr	r3, [pc, #44]	; (8002670 <MX_USART2_UART_Init+0x4c>)
 8002644:	2200      	movs	r2, #0
 8002646:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002648:	4b09      	ldr	r3, [pc, #36]	; (8002670 <MX_USART2_UART_Init+0x4c>)
 800264a:	220c      	movs	r2, #12
 800264c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800264e:	4b08      	ldr	r3, [pc, #32]	; (8002670 <MX_USART2_UART_Init+0x4c>)
 8002650:	2200      	movs	r2, #0
 8002652:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002654:	4b06      	ldr	r3, [pc, #24]	; (8002670 <MX_USART2_UART_Init+0x4c>)
 8002656:	2200      	movs	r2, #0
 8002658:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800265a:	4805      	ldr	r0, [pc, #20]	; (8002670 <MX_USART2_UART_Init+0x4c>)
 800265c:	f007 f9cf 	bl	80099fe <HAL_UART_Init>
 8002660:	4603      	mov	r3, r0
 8002662:	2b00      	cmp	r3, #0
 8002664:	d001      	beq.n	800266a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002666:	f000 f8b4 	bl	80027d2 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800266a:	bf00      	nop
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	200004d4 	.word	0x200004d4
 8002674:	40004400 	.word	0x40004400

08002678 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800267e:	4b0c      	ldr	r3, [pc, #48]	; (80026b0 <MX_DMA_Init+0x38>)
 8002680:	695b      	ldr	r3, [r3, #20]
 8002682:	4a0b      	ldr	r2, [pc, #44]	; (80026b0 <MX_DMA_Init+0x38>)
 8002684:	f043 0301 	orr.w	r3, r3, #1
 8002688:	6153      	str	r3, [r2, #20]
 800268a:	4b09      	ldr	r3, [pc, #36]	; (80026b0 <MX_DMA_Init+0x38>)
 800268c:	695b      	ldr	r3, [r3, #20]
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	607b      	str	r3, [r7, #4]
 8002694:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002696:	2200      	movs	r2, #0
 8002698:	2100      	movs	r1, #0
 800269a:	200c      	movs	r0, #12
 800269c:	f001 fdf3 	bl	8004286 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80026a0:	200c      	movs	r0, #12
 80026a2:	f001 fe0c 	bl	80042be <HAL_NVIC_EnableIRQ>

}
 80026a6:	bf00      	nop
 80026a8:	3708      	adds	r7, #8
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	40021000 	.word	0x40021000

080026b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b088      	sub	sp, #32
 80026b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ba:	f107 0310 	add.w	r3, r7, #16
 80026be:	2200      	movs	r2, #0
 80026c0:	601a      	str	r2, [r3, #0]
 80026c2:	605a      	str	r2, [r3, #4]
 80026c4:	609a      	str	r2, [r3, #8]
 80026c6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026c8:	4b33      	ldr	r3, [pc, #204]	; (8002798 <MX_GPIO_Init+0xe4>)
 80026ca:	699b      	ldr	r3, [r3, #24]
 80026cc:	4a32      	ldr	r2, [pc, #200]	; (8002798 <MX_GPIO_Init+0xe4>)
 80026ce:	f043 0310 	orr.w	r3, r3, #16
 80026d2:	6193      	str	r3, [r2, #24]
 80026d4:	4b30      	ldr	r3, [pc, #192]	; (8002798 <MX_GPIO_Init+0xe4>)
 80026d6:	699b      	ldr	r3, [r3, #24]
 80026d8:	f003 0310 	and.w	r3, r3, #16
 80026dc:	60fb      	str	r3, [r7, #12]
 80026de:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80026e0:	4b2d      	ldr	r3, [pc, #180]	; (8002798 <MX_GPIO_Init+0xe4>)
 80026e2:	699b      	ldr	r3, [r3, #24]
 80026e4:	4a2c      	ldr	r2, [pc, #176]	; (8002798 <MX_GPIO_Init+0xe4>)
 80026e6:	f043 0320 	orr.w	r3, r3, #32
 80026ea:	6193      	str	r3, [r2, #24]
 80026ec:	4b2a      	ldr	r3, [pc, #168]	; (8002798 <MX_GPIO_Init+0xe4>)
 80026ee:	699b      	ldr	r3, [r3, #24]
 80026f0:	f003 0320 	and.w	r3, r3, #32
 80026f4:	60bb      	str	r3, [r7, #8]
 80026f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026f8:	4b27      	ldr	r3, [pc, #156]	; (8002798 <MX_GPIO_Init+0xe4>)
 80026fa:	699b      	ldr	r3, [r3, #24]
 80026fc:	4a26      	ldr	r2, [pc, #152]	; (8002798 <MX_GPIO_Init+0xe4>)
 80026fe:	f043 0304 	orr.w	r3, r3, #4
 8002702:	6193      	str	r3, [r2, #24]
 8002704:	4b24      	ldr	r3, [pc, #144]	; (8002798 <MX_GPIO_Init+0xe4>)
 8002706:	699b      	ldr	r3, [r3, #24]
 8002708:	f003 0304 	and.w	r3, r3, #4
 800270c:	607b      	str	r3, [r7, #4]
 800270e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002710:	4b21      	ldr	r3, [pc, #132]	; (8002798 <MX_GPIO_Init+0xe4>)
 8002712:	699b      	ldr	r3, [r3, #24]
 8002714:	4a20      	ldr	r2, [pc, #128]	; (8002798 <MX_GPIO_Init+0xe4>)
 8002716:	f043 0308 	orr.w	r3, r3, #8
 800271a:	6193      	str	r3, [r2, #24]
 800271c:	4b1e      	ldr	r3, [pc, #120]	; (8002798 <MX_GPIO_Init+0xe4>)
 800271e:	699b      	ldr	r3, [r3, #24]
 8002720:	f003 0308 	and.w	r3, r3, #8
 8002724:	603b      	str	r3, [r7, #0]
 8002726:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|LED_YELLOW_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 8002728:	2200      	movs	r2, #0
 800272a:	21e0      	movs	r1, #224	; 0xe0
 800272c:	481b      	ldr	r0, [pc, #108]	; (800279c <MX_GPIO_Init+0xe8>)
 800272e:	f002 fa2a 	bl	8004b86 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002732:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002736:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002738:	4b19      	ldr	r3, [pc, #100]	; (80027a0 <MX_GPIO_Init+0xec>)
 800273a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800273c:	2300      	movs	r3, #0
 800273e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002740:	f107 0310 	add.w	r3, r7, #16
 8002744:	4619      	mov	r1, r3
 8002746:	4817      	ldr	r0, [pc, #92]	; (80027a4 <MX_GPIO_Init+0xf0>)
 8002748:	f002 f882 	bl	8004850 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_YELLOW_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_YELLOW_Pin|LED_GREEN_Pin;
 800274c:	23e0      	movs	r3, #224	; 0xe0
 800274e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002750:	2301      	movs	r3, #1
 8002752:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002754:	2300      	movs	r3, #0
 8002756:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002758:	2302      	movs	r3, #2
 800275a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800275c:	f107 0310 	add.w	r3, r7, #16
 8002760:	4619      	mov	r1, r3
 8002762:	480e      	ldr	r0, [pc, #56]	; (800279c <MX_GPIO_Init+0xe8>)
 8002764:	f002 f874 	bl	8004850 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button0_Pin Button1_Pin Button2_Pin */
  GPIO_InitStruct.Pin = Button0_Pin|Button1_Pin|Button2_Pin;
 8002768:	2307      	movs	r3, #7
 800276a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800276c:	2300      	movs	r3, #0
 800276e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002770:	2301      	movs	r3, #1
 8002772:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002774:	f107 0310 	add.w	r3, r7, #16
 8002778:	4619      	mov	r1, r3
 800277a:	480b      	ldr	r0, [pc, #44]	; (80027a8 <MX_GPIO_Init+0xf4>)
 800277c:	f002 f868 	bl	8004850 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002780:	2200      	movs	r2, #0
 8002782:	2100      	movs	r1, #0
 8002784:	2028      	movs	r0, #40	; 0x28
 8002786:	f001 fd7e 	bl	8004286 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800278a:	2028      	movs	r0, #40	; 0x28
 800278c:	f001 fd97 	bl	80042be <HAL_NVIC_EnableIRQ>

}
 8002790:	bf00      	nop
 8002792:	3720      	adds	r7, #32
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	40021000 	.word	0x40021000
 800279c:	40010800 	.word	0x40010800
 80027a0:	10110000 	.word	0x10110000
 80027a4:	40011000 	.word	0x40011000
 80027a8:	40010c00 	.word	0x40010c00

080027ac <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027bc:	d101      	bne.n	80027c2 <HAL_TIM_PeriodElapsedCallback+0x16>
		button_reading();
 80027be:	f7fe fe4f 	bl	8001460 <button_reading>
	}
	timerRun();
 80027c2:	f000 ffa7 	bl	8003714 <timerRun>
	SCH_Update();
 80027c6:	f000 fb63 	bl	8002e90 <SCH_Update>
}
 80027ca:	bf00      	nop
 80027cc:	3708      	adds	r7, #8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}

080027d2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027d2:	b480      	push	{r7}
 80027d4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027d6:	b672      	cpsid	i
}
 80027d8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80027da:	e7fe      	b.n	80027da <Error_Handler+0x8>

080027dc <scale8>:
uint8_t b;

uint8_t angle = 0;
const uint8_t angle_difference = 11;

static inline uint8_t scale8(uint8_t x, uint8_t scale) {
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	4603      	mov	r3, r0
 80027e4:	460a      	mov	r2, r1
 80027e6:	71fb      	strb	r3, [r7, #7]
 80027e8:	4613      	mov	r3, r2
 80027ea:	71bb      	strb	r3, [r7, #6]
  return ((uint16_t)x * scale) >> 8;
 80027ec:	79fb      	ldrb	r3, [r7, #7]
 80027ee:	79ba      	ldrb	r2, [r7, #6]
 80027f0:	fb02 f303 	mul.w	r3, r2, r3
 80027f4:	121b      	asrs	r3, r3, #8
 80027f6:	b2db      	uxtb	r3, r3
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bc80      	pop	{r7}
 8002800:	4770      	bx	lr
	...

08002804 <NeoPixel_clear_all_led>:

void NeoPixel_clear_all_led(){
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0
	   for (uint_fast8_t i = 0; i < NUM_PIXELS; ++i) {
 800280a:	2300      	movs	r3, #0
 800280c:	607b      	str	r3, [r7, #4]
 800280e:	e019      	b.n	8002844 <NeoPixel_clear_all_led+0x40>
	        rgb_arr[4 * i] = 0;          // G = 0
	        rgb_arr[4 * i + 1] = 0;      // R = 0
	        rgb_arr[4 * i + 2] = 0;      // B = 0
	        rgb_arr[4 * i + 3] = 0;      // Reserved = 0
	#else // WS2812B
	        rgb_arr[3 * i] = 0;          // G = 0
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	4613      	mov	r3, r2
 8002814:	005b      	lsls	r3, r3, #1
 8002816:	4413      	add	r3, r2
 8002818:	4a10      	ldr	r2, [pc, #64]	; (800285c <NeoPixel_clear_all_led+0x58>)
 800281a:	2100      	movs	r1, #0
 800281c:	54d1      	strb	r1, [r2, r3]
	        rgb_arr[3 * i + 1] = 0;      // R = 0
 800281e:	687a      	ldr	r2, [r7, #4]
 8002820:	4613      	mov	r3, r2
 8002822:	005b      	lsls	r3, r3, #1
 8002824:	4413      	add	r3, r2
 8002826:	3301      	adds	r3, #1
 8002828:	4a0c      	ldr	r2, [pc, #48]	; (800285c <NeoPixel_clear_all_led+0x58>)
 800282a:	2100      	movs	r1, #0
 800282c:	54d1      	strb	r1, [r2, r3]
	        rgb_arr[3 * i + 2] = 0;      // B = 0
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	4613      	mov	r3, r2
 8002832:	005b      	lsls	r3, r3, #1
 8002834:	4413      	add	r3, r2
 8002836:	3302      	adds	r3, #2
 8002838:	4a08      	ldr	r2, [pc, #32]	; (800285c <NeoPixel_clear_all_led+0x58>)
 800283a:	2100      	movs	r1, #0
 800283c:	54d1      	strb	r1, [r2, r3]
	   for (uint_fast8_t i = 0; i < NUM_PIXELS; ++i) {
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	3301      	adds	r3, #1
 8002842:	607b      	str	r3, [r7, #4]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2b07      	cmp	r3, #7
 8002848:	d9e2      	bls.n	8002810 <NeoPixel_clear_all_led+0xc>
	#endif // End SK6812 WS2812B case differentiation
	    }
	    NeoPixel_led_render(); // Ghi d liu mi vo LED
 800284a:	f000 f851 	bl	80028f0 <NeoPixel_led_render>
		HAL_Delay(200);
 800284e:	20c8      	movs	r0, #200	; 0xc8
 8002850:	f001 f82a 	bl	80038a8 <HAL_Delay>
}
 8002854:	bf00      	nop
 8002856:	3708      	adds	r7, #8
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}
 800285c:	2000053c 	.word	0x2000053c

08002860 <NeoPixel_led_set_RGB>:
		 NeoPixel_led_set_all_RGB();
	}
	NeoPixel_status =  !NeoPixel_status;
}
// Set a single color (RGB) to index
void NeoPixel_led_set_RGB(uint8_t index) {
 8002860:	b590      	push	{r4, r7, lr}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	4603      	mov	r3, r0
 8002868:	71fb      	strb	r3, [r7, #7]
	r = (NeoPixel_RGB_Color >> 16) & 0xFF;
 800286a:	4b1c      	ldr	r3, [pc, #112]	; (80028dc <NeoPixel_led_set_RGB+0x7c>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	0c1b      	lsrs	r3, r3, #16
 8002870:	b2da      	uxtb	r2, r3
 8002872:	4b1b      	ldr	r3, [pc, #108]	; (80028e0 <NeoPixel_led_set_RGB+0x80>)
 8002874:	701a      	strb	r2, [r3, #0]
	g = (NeoPixel_RGB_Color >> 8) & 0xFF;
 8002876:	4b19      	ldr	r3, [pc, #100]	; (80028dc <NeoPixel_led_set_RGB+0x7c>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	0a1b      	lsrs	r3, r3, #8
 800287c:	b2da      	uxtb	r2, r3
 800287e:	4b19      	ldr	r3, [pc, #100]	; (80028e4 <NeoPixel_led_set_RGB+0x84>)
 8002880:	701a      	strb	r2, [r3, #0]
	b =  NeoPixel_RGB_Color & 0xFF;
 8002882:	4b16      	ldr	r3, [pc, #88]	; (80028dc <NeoPixel_led_set_RGB+0x7c>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	b2da      	uxtb	r2, r3
 8002888:	4b17      	ldr	r3, [pc, #92]	; (80028e8 <NeoPixel_led_set_RGB+0x88>)
 800288a:	701a      	strb	r2, [r3, #0]
  rgb_arr[4 * index] = scale8(g, 0xB0); // g;
  rgb_arr[4 * index + 1] = r;
  rgb_arr[4 * index + 2] = scale8(b, 0xF0); // b;
  rgb_arr[4 * index + 3] = 0;
#else // WS2812B
  rgb_arr[3 * index] = scale8(g, 0xB0); // g;
 800288c:	4b15      	ldr	r3, [pc, #84]	; (80028e4 <NeoPixel_led_set_RGB+0x84>)
 800288e:	7818      	ldrb	r0, [r3, #0]
 8002890:	79fa      	ldrb	r2, [r7, #7]
 8002892:	4613      	mov	r3, r2
 8002894:	005b      	lsls	r3, r3, #1
 8002896:	189c      	adds	r4, r3, r2
 8002898:	21b0      	movs	r1, #176	; 0xb0
 800289a:	f7ff ff9f 	bl	80027dc <scale8>
 800289e:	4603      	mov	r3, r0
 80028a0:	461a      	mov	r2, r3
 80028a2:	4b12      	ldr	r3, [pc, #72]	; (80028ec <NeoPixel_led_set_RGB+0x8c>)
 80028a4:	551a      	strb	r2, [r3, r4]
  rgb_arr[3 * index + 1] = r;
 80028a6:	79fa      	ldrb	r2, [r7, #7]
 80028a8:	4613      	mov	r3, r2
 80028aa:	005b      	lsls	r3, r3, #1
 80028ac:	4413      	add	r3, r2
 80028ae:	3301      	adds	r3, #1
 80028b0:	4a0b      	ldr	r2, [pc, #44]	; (80028e0 <NeoPixel_led_set_RGB+0x80>)
 80028b2:	7811      	ldrb	r1, [r2, #0]
 80028b4:	4a0d      	ldr	r2, [pc, #52]	; (80028ec <NeoPixel_led_set_RGB+0x8c>)
 80028b6:	54d1      	strb	r1, [r2, r3]
  rgb_arr[3 * index + 2] = scale8(b, 0xF0); // b;
 80028b8:	4b0b      	ldr	r3, [pc, #44]	; (80028e8 <NeoPixel_led_set_RGB+0x88>)
 80028ba:	7818      	ldrb	r0, [r3, #0]
 80028bc:	79fa      	ldrb	r2, [r7, #7]
 80028be:	4613      	mov	r3, r2
 80028c0:	005b      	lsls	r3, r3, #1
 80028c2:	4413      	add	r3, r2
 80028c4:	1c9c      	adds	r4, r3, #2
 80028c6:	21f0      	movs	r1, #240	; 0xf0
 80028c8:	f7ff ff88 	bl	80027dc <scale8>
 80028cc:	4603      	mov	r3, r0
 80028ce:	461a      	mov	r2, r3
 80028d0:	4b06      	ldr	r3, [pc, #24]	; (80028ec <NeoPixel_led_set_RGB+0x8c>)
 80028d2:	551a      	strb	r2, [r3, r4]
#endif // End SK6812 WS2812B case differentiation
}
 80028d4:	bf00      	nop
 80028d6:	370c      	adds	r7, #12
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd90      	pop	{r4, r7, pc}
 80028dc:	2000001c 	.word	0x2000001c
 80028e0:	20000588 	.word	0x20000588
 80028e4:	20000589 	.word	0x20000589
 80028e8:	2000058a 	.word	0x2000058a
 80028ec:	2000053c 	.word	0x2000053c

080028f0 <NeoPixel_led_render>:
  }
	NeoPixel_led_render();
}

// Shuttle the data to the LEDs!
void NeoPixel_led_render() {
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
  if(wr_buf_p != 0 || hdma_tim1_ch1.State != HAL_DMA_STATE_READY) {
 80028f6:	4b4d      	ldr	r3, [pc, #308]	; (8002a2c <NeoPixel_led_render+0x13c>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d105      	bne.n	800290a <NeoPixel_led_render+0x1a>
 80028fe:	4b4c      	ldr	r3, [pc, #304]	; (8002a30 <NeoPixel_led_render+0x140>)
 8002900:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002904:	b2db      	uxtb	r3, r3
 8002906:	2b01      	cmp	r3, #1
 8002908:	d014      	beq.n	8002934 <NeoPixel_led_render+0x44>
    // Ongoing transfer, cancel!
    for(uint8_t i = 0; i < WR_BUF_LEN; ++i) wr_buf[i] = 0;
 800290a:	2300      	movs	r3, #0
 800290c:	71fb      	strb	r3, [r7, #7]
 800290e:	e006      	b.n	800291e <NeoPixel_led_render+0x2e>
 8002910:	79fb      	ldrb	r3, [r7, #7]
 8002912:	4a48      	ldr	r2, [pc, #288]	; (8002a34 <NeoPixel_led_render+0x144>)
 8002914:	2100      	movs	r1, #0
 8002916:	54d1      	strb	r1, [r2, r3]
 8002918:	79fb      	ldrb	r3, [r7, #7]
 800291a:	3301      	adds	r3, #1
 800291c:	71fb      	strb	r3, [r7, #7]
 800291e:	79fb      	ldrb	r3, [r7, #7]
 8002920:	2b2f      	cmp	r3, #47	; 0x2f
 8002922:	d9f5      	bls.n	8002910 <NeoPixel_led_render+0x20>
    wr_buf_p = 0;
 8002924:	4b41      	ldr	r3, [pc, #260]	; (8002a2c <NeoPixel_led_render+0x13c>)
 8002926:	2200      	movs	r2, #0
 8002928:	601a      	str	r2, [r3, #0]
    HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 800292a:	2100      	movs	r1, #0
 800292c:	4842      	ldr	r0, [pc, #264]	; (8002a38 <NeoPixel_led_render+0x148>)
 800292e:	f006 f8b5 	bl	8008a9c <HAL_TIM_PWM_Stop_DMA>
    return;
 8002932:	e078      	b.n	8002a26 <NeoPixel_led_render+0x136>
    wr_buf[i + 40] = PWM_LO << (((rgb_arr[5] << i) & 0x80) > 0);
    wr_buf[i + 48] = PWM_LO << (((rgb_arr[6] << i) & 0x80) > 0);
    wr_buf[i + 56] = PWM_LO << (((rgb_arr[7] << i) & 0x80) > 0);
  }
#else // WS2812B
  for(uint_fast8_t i = 0; i < 8; ++i) {
 8002934:	2300      	movs	r3, #0
 8002936:	603b      	str	r3, [r7, #0]
 8002938:	e069      	b.n	8002a0e <NeoPixel_led_render+0x11e>
    wr_buf[i     ] = PWM_LO << (((rgb_arr[0] << i) & 0x80) > 0);
 800293a:	4b40      	ldr	r3, [pc, #256]	; (8002a3c <NeoPixel_led_render+0x14c>)
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	461a      	mov	r2, r3
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	fa02 f303 	lsl.w	r3, r2, r3
 8002946:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800294a:	2b00      	cmp	r3, #0
 800294c:	dd01      	ble.n	8002952 <NeoPixel_led_render+0x62>
 800294e:	213a      	movs	r1, #58	; 0x3a
 8002950:	e000      	b.n	8002954 <NeoPixel_led_render+0x64>
 8002952:	211d      	movs	r1, #29
 8002954:	4a37      	ldr	r2, [pc, #220]	; (8002a34 <NeoPixel_led_render+0x144>)
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	4413      	add	r3, r2
 800295a:	460a      	mov	r2, r1
 800295c:	701a      	strb	r2, [r3, #0]
    wr_buf[i +  8] = PWM_LO << (((rgb_arr[1] << i) & 0x80) > 0);
 800295e:	4b37      	ldr	r3, [pc, #220]	; (8002a3c <NeoPixel_led_render+0x14c>)
 8002960:	785b      	ldrb	r3, [r3, #1]
 8002962:	461a      	mov	r2, r3
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	fa02 f303 	lsl.w	r3, r2, r3
 800296a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800296e:	2b00      	cmp	r3, #0
 8002970:	dd01      	ble.n	8002976 <NeoPixel_led_render+0x86>
 8002972:	213a      	movs	r1, #58	; 0x3a
 8002974:	e000      	b.n	8002978 <NeoPixel_led_render+0x88>
 8002976:	211d      	movs	r1, #29
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	3308      	adds	r3, #8
 800297c:	4a2d      	ldr	r2, [pc, #180]	; (8002a34 <NeoPixel_led_render+0x144>)
 800297e:	54d1      	strb	r1, [r2, r3]
    wr_buf[i + 16] = PWM_LO << (((rgb_arr[2] << i) & 0x80) > 0);
 8002980:	4b2e      	ldr	r3, [pc, #184]	; (8002a3c <NeoPixel_led_render+0x14c>)
 8002982:	789b      	ldrb	r3, [r3, #2]
 8002984:	461a      	mov	r2, r3
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	fa02 f303 	lsl.w	r3, r2, r3
 800298c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002990:	2b00      	cmp	r3, #0
 8002992:	dd01      	ble.n	8002998 <NeoPixel_led_render+0xa8>
 8002994:	213a      	movs	r1, #58	; 0x3a
 8002996:	e000      	b.n	800299a <NeoPixel_led_render+0xaa>
 8002998:	211d      	movs	r1, #29
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	3310      	adds	r3, #16
 800299e:	4a25      	ldr	r2, [pc, #148]	; (8002a34 <NeoPixel_led_render+0x144>)
 80029a0:	54d1      	strb	r1, [r2, r3]
    wr_buf[i + 24] = PWM_LO << (((rgb_arr[3] << i) & 0x80) > 0);
 80029a2:	4b26      	ldr	r3, [pc, #152]	; (8002a3c <NeoPixel_led_render+0x14c>)
 80029a4:	78db      	ldrb	r3, [r3, #3]
 80029a6:	461a      	mov	r2, r3
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	fa02 f303 	lsl.w	r3, r2, r3
 80029ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	dd01      	ble.n	80029ba <NeoPixel_led_render+0xca>
 80029b6:	213a      	movs	r1, #58	; 0x3a
 80029b8:	e000      	b.n	80029bc <NeoPixel_led_render+0xcc>
 80029ba:	211d      	movs	r1, #29
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	3318      	adds	r3, #24
 80029c0:	4a1c      	ldr	r2, [pc, #112]	; (8002a34 <NeoPixel_led_render+0x144>)
 80029c2:	54d1      	strb	r1, [r2, r3]
    wr_buf[i + 32] = PWM_LO << (((rgb_arr[4] << i) & 0x80) > 0);
 80029c4:	4b1d      	ldr	r3, [pc, #116]	; (8002a3c <NeoPixel_led_render+0x14c>)
 80029c6:	791b      	ldrb	r3, [r3, #4]
 80029c8:	461a      	mov	r2, r3
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	fa02 f303 	lsl.w	r3, r2, r3
 80029d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	dd01      	ble.n	80029dc <NeoPixel_led_render+0xec>
 80029d8:	213a      	movs	r1, #58	; 0x3a
 80029da:	e000      	b.n	80029de <NeoPixel_led_render+0xee>
 80029dc:	211d      	movs	r1, #29
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	3320      	adds	r3, #32
 80029e2:	4a14      	ldr	r2, [pc, #80]	; (8002a34 <NeoPixel_led_render+0x144>)
 80029e4:	54d1      	strb	r1, [r2, r3]
    wr_buf[i + 40] = PWM_LO << (((rgb_arr[5] << i) & 0x80) > 0);
 80029e6:	4b15      	ldr	r3, [pc, #84]	; (8002a3c <NeoPixel_led_render+0x14c>)
 80029e8:	795b      	ldrb	r3, [r3, #5]
 80029ea:	461a      	mov	r2, r3
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	fa02 f303 	lsl.w	r3, r2, r3
 80029f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	dd01      	ble.n	80029fe <NeoPixel_led_render+0x10e>
 80029fa:	213a      	movs	r1, #58	; 0x3a
 80029fc:	e000      	b.n	8002a00 <NeoPixel_led_render+0x110>
 80029fe:	211d      	movs	r1, #29
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	3328      	adds	r3, #40	; 0x28
 8002a04:	4a0b      	ldr	r2, [pc, #44]	; (8002a34 <NeoPixel_led_render+0x144>)
 8002a06:	54d1      	strb	r1, [r2, r3]
  for(uint_fast8_t i = 0; i < 8; ++i) {
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	603b      	str	r3, [r7, #0]
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	2b07      	cmp	r3, #7
 8002a12:	d992      	bls.n	800293a <NeoPixel_led_render+0x4a>
//	dmaState = HAL_DMA_GetState(&hdma_tim1_ch1);
//	if(newStatus == HAL_OK){
//		HAL_UART_Transmit(&huart2 , (void *)str , sprintf(str, "newstatus=%02X#\r\n", newStatus), 1000);
//		HAL_UART_Transmit(&huart2 , (void *)str , sprintf(str, "dmaState=%02X#\r\n", dmaState), 1000);
//	}
  HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)wr_buf, WR_BUF_LEN);
 8002a14:	2330      	movs	r3, #48	; 0x30
 8002a16:	4a07      	ldr	r2, [pc, #28]	; (8002a34 <NeoPixel_led_render+0x144>)
 8002a18:	2100      	movs	r1, #0
 8002a1a:	4807      	ldr	r0, [pc, #28]	; (8002a38 <NeoPixel_led_render+0x148>)
 8002a1c:	f005 fe9c 	bl	8008758 <HAL_TIM_PWM_Start_DMA>
  wr_buf_p = 2; // Since we're ready for the next buffer
 8002a20:	4b02      	ldr	r3, [pc, #8]	; (8002a2c <NeoPixel_led_render+0x13c>)
 8002a22:	2202      	movs	r2, #2
 8002a24:	601a      	str	r2, [r3, #0]
}
 8002a26:	3708      	adds	r7, #8
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}
 8002a2c:	20000584 	.word	0x20000584
 8002a30:	20000490 	.word	0x20000490
 8002a34:	20000554 	.word	0x20000554
 8002a38:	20000370 	.word	0x20000370
 8002a3c:	2000053c 	.word	0x2000053c

08002a40 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:

void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 8002a40:	b480      	push	{r7}
 8002a42:	b085      	sub	sp, #20
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(wr_buf_p < NUM_PIXELS) {
 8002a48:	4b39      	ldr	r3, [pc, #228]	; (8002b30 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf0>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	2b07      	cmp	r3, #7
 8002a4e:	d853      	bhi.n	8002af8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb8>
      wr_buf[i +  8] = PWM_LO << (((rgb_arr[4 * wr_buf_p + 1] << i) & 0x80) > 0);
      wr_buf[i + 16] = PWM_LO << (((rgb_arr[4 * wr_buf_p + 2] << i) & 0x80) > 0);
      wr_buf[i + 24] = PWM_LO << (((rgb_arr[4 * wr_buf_p + 3] << i) & 0x80) > 0);
    }
#else // WS2812B
    for(uint_fast8_t i = 0; i < 8; ++i) {
 8002a50:	2300      	movs	r3, #0
 8002a52:	60fb      	str	r3, [r7, #12]
 8002a54:	e047      	b.n	8002ae6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xa6>
      wr_buf[i     ] = PWM_LO << (((rgb_arr[3 * wr_buf_p    ] << i) & 0x80) > 0);
 8002a56:	4b36      	ldr	r3, [pc, #216]	; (8002b30 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf0>)
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	4613      	mov	r3, r2
 8002a5c:	005b      	lsls	r3, r3, #1
 8002a5e:	4413      	add	r3, r2
 8002a60:	4a34      	ldr	r2, [pc, #208]	; (8002b34 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 8002a62:	5cd3      	ldrb	r3, [r2, r3]
 8002a64:	461a      	mov	r2, r3
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	dd01      	ble.n	8002a78 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x38>
 8002a74:	213a      	movs	r1, #58	; 0x3a
 8002a76:	e000      	b.n	8002a7a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x3a>
 8002a78:	211d      	movs	r1, #29
 8002a7a:	4a2f      	ldr	r2, [pc, #188]	; (8002b38 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf8>)
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	4413      	add	r3, r2
 8002a80:	460a      	mov	r2, r1
 8002a82:	701a      	strb	r2, [r3, #0]
      wr_buf[i +  8] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 1] << i) & 0x80) > 0);
 8002a84:	4b2a      	ldr	r3, [pc, #168]	; (8002b30 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf0>)
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	4613      	mov	r3, r2
 8002a8a:	005b      	lsls	r3, r3, #1
 8002a8c:	4413      	add	r3, r2
 8002a8e:	3301      	adds	r3, #1
 8002a90:	4a28      	ldr	r2, [pc, #160]	; (8002b34 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 8002a92:	5cd3      	ldrb	r3, [r2, r3]
 8002a94:	461a      	mov	r2, r3
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	dd01      	ble.n	8002aa8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x68>
 8002aa4:	213a      	movs	r1, #58	; 0x3a
 8002aa6:	e000      	b.n	8002aaa <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x6a>
 8002aa8:	211d      	movs	r1, #29
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	3308      	adds	r3, #8
 8002aae:	4a22      	ldr	r2, [pc, #136]	; (8002b38 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf8>)
 8002ab0:	54d1      	strb	r1, [r2, r3]
      wr_buf[i + 16] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 2] << i) & 0x80) > 0);
 8002ab2:	4b1f      	ldr	r3, [pc, #124]	; (8002b30 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf0>)
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	4613      	mov	r3, r2
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	4413      	add	r3, r2
 8002abc:	3302      	adds	r3, #2
 8002abe:	4a1d      	ldr	r2, [pc, #116]	; (8002b34 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 8002ac0:	5cd3      	ldrb	r3, [r2, r3]
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	dd01      	ble.n	8002ad6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x96>
 8002ad2:	213a      	movs	r1, #58	; 0x3a
 8002ad4:	e000      	b.n	8002ad8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x98>
 8002ad6:	211d      	movs	r1, #29
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	3310      	adds	r3, #16
 8002adc:	4a16      	ldr	r2, [pc, #88]	; (8002b38 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf8>)
 8002ade:	54d1      	strb	r1, [r2, r3]
    for(uint_fast8_t i = 0; i < 8; ++i) {
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	60fb      	str	r3, [r7, #12]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2b07      	cmp	r3, #7
 8002aea:	d9b4      	bls.n	8002a56 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x16>
    }
#endif // End SK6812 WS2812B case differentiation
    wr_buf_p++;
 8002aec:	4b10      	ldr	r3, [pc, #64]	; (8002b30 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf0>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	3301      	adds	r3, #1
 8002af2:	4a0f      	ldr	r2, [pc, #60]	; (8002b30 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf0>)
 8002af4:	6013      	str	r3, [r2, #0]
  	//                               WS2812B: 48 * 1.25 us = 60 us == good enough reset
    // First half reset zero fill
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) wr_buf[i] = 0;
    wr_buf_p++;
  }
}
 8002af6:	e015      	b.n	8002b24 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xe4>
  } else if (wr_buf_p < NUM_PIXELS + 2) {
 8002af8:	4b0d      	ldr	r3, [pc, #52]	; (8002b30 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf0>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2b09      	cmp	r3, #9
 8002afe:	d811      	bhi.n	8002b24 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xe4>
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) wr_buf[i] = 0;
 8002b00:	2300      	movs	r3, #0
 8002b02:	72fb      	strb	r3, [r7, #11]
 8002b04:	e006      	b.n	8002b14 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xd4>
 8002b06:	7afb      	ldrb	r3, [r7, #11]
 8002b08:	4a0b      	ldr	r2, [pc, #44]	; (8002b38 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf8>)
 8002b0a:	2100      	movs	r1, #0
 8002b0c:	54d1      	strb	r1, [r2, r3]
 8002b0e:	7afb      	ldrb	r3, [r7, #11]
 8002b10:	3301      	adds	r3, #1
 8002b12:	72fb      	strb	r3, [r7, #11]
 8002b14:	7afb      	ldrb	r3, [r7, #11]
 8002b16:	2b17      	cmp	r3, #23
 8002b18:	d9f5      	bls.n	8002b06 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xc6>
    wr_buf_p++;
 8002b1a:	4b05      	ldr	r3, [pc, #20]	; (8002b30 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf0>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	3301      	adds	r3, #1
 8002b20:	4a03      	ldr	r2, [pc, #12]	; (8002b30 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf0>)
 8002b22:	6013      	str	r3, [r2, #0]
}
 8002b24:	bf00      	nop
 8002b26:	3714      	adds	r7, #20
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bc80      	pop	{r7}
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	20000584 	.word	0x20000584
 8002b34:	2000053c 	.word	0x2000053c
 8002b38:	20000554 	.word	0x20000554

08002b3c <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(wr_buf_p < NUM_PIXELS) {
 8002b44:	4b3c      	ldr	r3, [pc, #240]	; (8002c38 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	2b07      	cmp	r3, #7
 8002b4a:	d852      	bhi.n	8002bf2 <HAL_TIM_PWM_PulseFinishedCallback+0xb6>
      wr_buf[i + 40] = PWM_LO << (((rgb_arr[4 * wr_buf_p + 1] << i) & 0x80) > 0);
      wr_buf[i + 48] = PWM_LO << (((rgb_arr[4 * wr_buf_p + 2] << i) & 0x80) > 0);
      wr_buf[i + 56] = PWM_LO << (((rgb_arr[4 * wr_buf_p + 3] << i) & 0x80) > 0);
    }
#else // WS2812B
    for(uint_fast8_t i = 0; i < 8; ++i) {
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	60fb      	str	r3, [r7, #12]
 8002b50:	e046      	b.n	8002be0 <HAL_TIM_PWM_PulseFinishedCallback+0xa4>
      wr_buf[i + 24] = PWM_LO << (((rgb_arr[3 * wr_buf_p    ] << i) & 0x80) > 0);
 8002b52:	4b39      	ldr	r3, [pc, #228]	; (8002c38 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	4613      	mov	r3, r2
 8002b58:	005b      	lsls	r3, r3, #1
 8002b5a:	4413      	add	r3, r2
 8002b5c:	4a37      	ldr	r2, [pc, #220]	; (8002c3c <HAL_TIM_PWM_PulseFinishedCallback+0x100>)
 8002b5e:	5cd3      	ldrb	r3, [r2, r3]
 8002b60:	461a      	mov	r2, r3
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	fa02 f303 	lsl.w	r3, r2, r3
 8002b68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	dd01      	ble.n	8002b74 <HAL_TIM_PWM_PulseFinishedCallback+0x38>
 8002b70:	213a      	movs	r1, #58	; 0x3a
 8002b72:	e000      	b.n	8002b76 <HAL_TIM_PWM_PulseFinishedCallback+0x3a>
 8002b74:	211d      	movs	r1, #29
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	3318      	adds	r3, #24
 8002b7a:	4a31      	ldr	r2, [pc, #196]	; (8002c40 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 8002b7c:	54d1      	strb	r1, [r2, r3]
      wr_buf[i + 32] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 1] << i) & 0x80) > 0);
 8002b7e:	4b2e      	ldr	r3, [pc, #184]	; (8002c38 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	4613      	mov	r3, r2
 8002b84:	005b      	lsls	r3, r3, #1
 8002b86:	4413      	add	r3, r2
 8002b88:	3301      	adds	r3, #1
 8002b8a:	4a2c      	ldr	r2, [pc, #176]	; (8002c3c <HAL_TIM_PWM_PulseFinishedCallback+0x100>)
 8002b8c:	5cd3      	ldrb	r3, [r2, r3]
 8002b8e:	461a      	mov	r2, r3
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	fa02 f303 	lsl.w	r3, r2, r3
 8002b96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	dd01      	ble.n	8002ba2 <HAL_TIM_PWM_PulseFinishedCallback+0x66>
 8002b9e:	213a      	movs	r1, #58	; 0x3a
 8002ba0:	e000      	b.n	8002ba4 <HAL_TIM_PWM_PulseFinishedCallback+0x68>
 8002ba2:	211d      	movs	r1, #29
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	3320      	adds	r3, #32
 8002ba8:	4a25      	ldr	r2, [pc, #148]	; (8002c40 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 8002baa:	54d1      	strb	r1, [r2, r3]
      wr_buf[i + 40] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 2] << i) & 0x80) > 0);
 8002bac:	4b22      	ldr	r3, [pc, #136]	; (8002c38 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	4613      	mov	r3, r2
 8002bb2:	005b      	lsls	r3, r3, #1
 8002bb4:	4413      	add	r3, r2
 8002bb6:	3302      	adds	r3, #2
 8002bb8:	4a20      	ldr	r2, [pc, #128]	; (8002c3c <HAL_TIM_PWM_PulseFinishedCallback+0x100>)
 8002bba:	5cd3      	ldrb	r3, [r2, r3]
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	dd01      	ble.n	8002bd0 <HAL_TIM_PWM_PulseFinishedCallback+0x94>
 8002bcc:	213a      	movs	r1, #58	; 0x3a
 8002bce:	e000      	b.n	8002bd2 <HAL_TIM_PWM_PulseFinishedCallback+0x96>
 8002bd0:	211d      	movs	r1, #29
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	3328      	adds	r3, #40	; 0x28
 8002bd6:	4a1a      	ldr	r2, [pc, #104]	; (8002c40 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 8002bd8:	54d1      	strb	r1, [r2, r3]
    for(uint_fast8_t i = 0; i < 8; ++i) {
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	3301      	adds	r3, #1
 8002bde:	60fb      	str	r3, [r7, #12]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2b07      	cmp	r3, #7
 8002be4:	d9b5      	bls.n	8002b52 <HAL_TIM_PWM_PulseFinishedCallback+0x16>
    }
#endif // End SK6812 WS2812B case differentiation
    wr_buf_p++;
 8002be6:	4b14      	ldr	r3, [pc, #80]	; (8002c38 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	3301      	adds	r3, #1
 8002bec:	4a12      	ldr	r2, [pc, #72]	; (8002c38 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 8002bee:	6013      	str	r3, [r2, #0]
  } else {
    // We're done. Lean back and until next time!
    wr_buf_p = 0;
    HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
  }
}
 8002bf0:	e01d      	b.n	8002c2e <HAL_TIM_PWM_PulseFinishedCallback+0xf2>
  } else if (wr_buf_p < NUM_PIXELS + 2) {
 8002bf2:	4b11      	ldr	r3, [pc, #68]	; (8002c38 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	2b09      	cmp	r3, #9
 8002bf8:	d812      	bhi.n	8002c20 <HAL_TIM_PWM_PulseFinishedCallback+0xe4>
    for(uint8_t i = WR_BUF_LEN / 2; i < WR_BUF_LEN; ++i) wr_buf[i] = 0;
 8002bfa:	2318      	movs	r3, #24
 8002bfc:	72fb      	strb	r3, [r7, #11]
 8002bfe:	e006      	b.n	8002c0e <HAL_TIM_PWM_PulseFinishedCallback+0xd2>
 8002c00:	7afb      	ldrb	r3, [r7, #11]
 8002c02:	4a0f      	ldr	r2, [pc, #60]	; (8002c40 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 8002c04:	2100      	movs	r1, #0
 8002c06:	54d1      	strb	r1, [r2, r3]
 8002c08:	7afb      	ldrb	r3, [r7, #11]
 8002c0a:	3301      	adds	r3, #1
 8002c0c:	72fb      	strb	r3, [r7, #11]
 8002c0e:	7afb      	ldrb	r3, [r7, #11]
 8002c10:	2b2f      	cmp	r3, #47	; 0x2f
 8002c12:	d9f5      	bls.n	8002c00 <HAL_TIM_PWM_PulseFinishedCallback+0xc4>
    ++wr_buf_p;
 8002c14:	4b08      	ldr	r3, [pc, #32]	; (8002c38 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	3301      	adds	r3, #1
 8002c1a:	4a07      	ldr	r2, [pc, #28]	; (8002c38 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 8002c1c:	6013      	str	r3, [r2, #0]
}
 8002c1e:	e006      	b.n	8002c2e <HAL_TIM_PWM_PulseFinishedCallback+0xf2>
    wr_buf_p = 0;
 8002c20:	4b05      	ldr	r3, [pc, #20]	; (8002c38 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	601a      	str	r2, [r3, #0]
    HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 8002c26:	2100      	movs	r1, #0
 8002c28:	4806      	ldr	r0, [pc, #24]	; (8002c44 <HAL_TIM_PWM_PulseFinishedCallback+0x108>)
 8002c2a:	f005 ff37 	bl	8008a9c <HAL_TIM_PWM_Stop_DMA>
}
 8002c2e:	bf00      	nop
 8002c30:	3710      	adds	r7, #16
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	20000584 	.word	0x20000584
 8002c3c:	2000053c 	.word	0x2000053c
 8002c40:	20000554 	.word	0x20000554
 8002c44:	20000370 	.word	0x20000370

08002c48 <NeoPixel_set_led_cycle>:

void NeoPixel_set_led_cycle(){
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < MAX_LED; i++) {
 8002c4e:	2300      	movs	r3, #0
 8002c50:	71fb      	strb	r3, [r7, #7]
 8002c52:	e014      	b.n	8002c7e <NeoPixel_set_led_cycle+0x36>
		 NeoPixel_hslColor(angle + (i * angle_difference), 255, 127);
 8002c54:	220b      	movs	r2, #11
 8002c56:	79fb      	ldrb	r3, [r7, #7]
 8002c58:	fb02 f303 	mul.w	r3, r2, r3
 8002c5c:	b2da      	uxtb	r2, r3
 8002c5e:	4b11      	ldr	r3, [pc, #68]	; (8002ca4 <NeoPixel_set_led_cycle+0x5c>)
 8002c60:	781b      	ldrb	r3, [r3, #0]
 8002c62:	4413      	add	r3, r2
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	227f      	movs	r2, #127	; 0x7f
 8002c68:	21ff      	movs	r1, #255	; 0xff
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f000 f81c 	bl	8002ca8 <NeoPixel_hslColor>
		 NeoPixel_led_set_RGB(i);
 8002c70:	79fb      	ldrb	r3, [r7, #7]
 8002c72:	4618      	mov	r0, r3
 8002c74:	f7ff fdf4 	bl	8002860 <NeoPixel_led_set_RGB>
	for(uint8_t i = 0; i < MAX_LED; i++) {
 8002c78:	79fb      	ldrb	r3, [r7, #7]
 8002c7a:	3301      	adds	r3, #1
 8002c7c:	71fb      	strb	r3, [r7, #7]
 8002c7e:	79fb      	ldrb	r3, [r7, #7]
 8002c80:	2b03      	cmp	r3, #3
 8002c82:	d9e7      	bls.n	8002c54 <NeoPixel_set_led_cycle+0xc>
	}
	++angle;
 8002c84:	4b07      	ldr	r3, [pc, #28]	; (8002ca4 <NeoPixel_set_led_cycle+0x5c>)
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	3301      	adds	r3, #1
 8002c8a:	b2da      	uxtb	r2, r3
 8002c8c:	4b05      	ldr	r3, [pc, #20]	; (8002ca4 <NeoPixel_set_led_cycle+0x5c>)
 8002c8e:	701a      	strb	r2, [r3, #0]
	NeoPixel_led_render();
 8002c90:	f7ff fe2e 	bl	80028f0 <NeoPixel_led_render>
	HAL_Delay(10);
 8002c94:	200a      	movs	r0, #10
 8002c96:	f000 fe07 	bl	80038a8 <HAL_Delay>
}
 8002c9a:	bf00      	nop
 8002c9c:	3708      	adds	r7, #8
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	2000058b 	.word	0x2000058b

08002ca8 <NeoPixel_hslColor>:

void  NeoPixel_hslColor(uint8_t h, uint8_t s, uint8_t l){
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	4603      	mov	r3, r0
 8002cb0:	71fb      	strb	r3, [r7, #7]
 8002cb2:	460b      	mov	r3, r1
 8002cb4:	71bb      	strb	r3, [r7, #6]
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	717b      	strb	r3, [r7, #5]
	NeoPixel_hsl_to_rgb(h, s, l);
 8002cba:	797a      	ldrb	r2, [r7, #5]
 8002cbc:	79b9      	ldrb	r1, [r7, #6]
 8002cbe:	79fb      	ldrb	r3, [r7, #7]
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f000 f805 	bl	8002cd0 <NeoPixel_hsl_to_rgb>
}
 8002cc6:	bf00      	nop
 8002cc8:	3708      	adds	r7, #8
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
	...

08002cd0 <NeoPixel_hsl_to_rgb>:
void NeoPixel_hsl_to_rgb(uint8_t h, uint8_t s, uint8_t l) {
 8002cd0:	b480      	push	{r7}
 8002cd2:	b087      	sub	sp, #28
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	71fb      	strb	r3, [r7, #7]
 8002cda:	460b      	mov	r3, r1
 8002cdc:	71bb      	strb	r3, [r7, #6]
 8002cde:	4613      	mov	r3, r2
 8002ce0:	717b      	strb	r3, [r7, #5]
	if(l == 0) return;
 8002ce2:	797b      	ldrb	r3, [r7, #5]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	f000 80b6 	beq.w	8002e56 <NeoPixel_hsl_to_rgb+0x186>

	volatile uint8_t  r, g, b, lo, c, x, m;
	volatile uint16_t h1, l1, H;
	l1 = l + 1;
 8002cea:	797b      	ldrb	r3, [r7, #5]
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	3301      	adds	r3, #1
 8002cf0:	b29b      	uxth	r3, r3
 8002cf2:	81bb      	strh	r3, [r7, #12]
	if (l < 128)    c = ((l1 << 1) * s) >> 8;
 8002cf4:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	db09      	blt.n	8002d10 <NeoPixel_hsl_to_rgb+0x40>
 8002cfc:	89bb      	ldrh	r3, [r7, #12]
 8002cfe:	b29b      	uxth	r3, r3
 8002d00:	005b      	lsls	r3, r3, #1
 8002d02:	79ba      	ldrb	r2, [r7, #6]
 8002d04:	fb02 f303 	mul.w	r3, r2, r3
 8002d08:	121b      	asrs	r3, r3, #8
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	74fb      	strb	r3, [r7, #19]
 8002d0e:	e00a      	b.n	8002d26 <NeoPixel_hsl_to_rgb+0x56>
	else            c = (512 - (l1 << 1)) * s >> 8;
 8002d10:	89bb      	ldrh	r3, [r7, #12]
 8002d12:	b29b      	uxth	r3, r3
 8002d14:	005b      	lsls	r3, r3, #1
 8002d16:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8002d1a:	79ba      	ldrb	r2, [r7, #6]
 8002d1c:	fb02 f303 	mul.w	r3, r2, r3
 8002d20:	121b      	asrs	r3, r3, #8
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	74fb      	strb	r3, [r7, #19]

	H = h * 6;              // 0 to 1535 (actually 1530)
 8002d26:	79fb      	ldrb	r3, [r7, #7]
 8002d28:	b29b      	uxth	r3, r3
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	0052      	lsls	r2, r2, #1
 8002d2e:	4413      	add	r3, r2
 8002d30:	005b      	lsls	r3, r3, #1
 8002d32:	b29b      	uxth	r3, r3
 8002d34:	817b      	strh	r3, [r7, #10]
	lo = H & 255;           // Low byte  = primary/secondary color mix
 8002d36:	897b      	ldrh	r3, [r7, #10]
 8002d38:	b29b      	uxth	r3, r3
 8002d3a:	b2db      	uxtb	r3, r3
 8002d3c:	753b      	strb	r3, [r7, #20]
	h1 = lo + 1;
 8002d3e:	7d3b      	ldrb	r3, [r7, #20]
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	b29b      	uxth	r3, r3
 8002d44:	3301      	adds	r3, #1
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	81fb      	strh	r3, [r7, #14]

	if ((H & 256) == 0)   x = h1 * c >> 8;          // even sextant, like red to yellow
 8002d4a:	897b      	ldrh	r3, [r7, #10]
 8002d4c:	b29b      	uxth	r3, r3
 8002d4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d109      	bne.n	8002d6a <NeoPixel_hsl_to_rgb+0x9a>
 8002d56:	89fb      	ldrh	r3, [r7, #14]
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	7cfa      	ldrb	r2, [r7, #19]
 8002d5c:	b2d2      	uxtb	r2, r2
 8002d5e:	fb02 f303 	mul.w	r3, r2, r3
 8002d62:	121b      	asrs	r3, r3, #8
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	74bb      	strb	r3, [r7, #18]
 8002d68:	e00a      	b.n	8002d80 <NeoPixel_hsl_to_rgb+0xb0>
	else                  x = (256 - h1) * c >> 8;  // odd sextant, like yellow to green
 8002d6a:	89fb      	ldrh	r3, [r7, #14]
 8002d6c:	b29b      	uxth	r3, r3
 8002d6e:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8002d72:	7cfa      	ldrb	r2, [r7, #19]
 8002d74:	b2d2      	uxtb	r2, r2
 8002d76:	fb02 f303 	mul.w	r3, r2, r3
 8002d7a:	121b      	asrs	r3, r3, #8
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	74bb      	strb	r3, [r7, #18]

	 m = l - (c >> 1);
 8002d80:	7cfb      	ldrb	r3, [r7, #19]
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	085b      	lsrs	r3, r3, #1
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	797a      	ldrb	r2, [r7, #5]
 8002d8a:	1ad3      	subs	r3, r2, r3
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	747b      	strb	r3, [r7, #17]
	 switch(H >> 8) {       // High byte = sextant of colorwheel
 8002d90:	897b      	ldrh	r3, [r7, #10]
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	0a1b      	lsrs	r3, r3, #8
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	2b04      	cmp	r3, #4
 8002d9a:	d83a      	bhi.n	8002e12 <NeoPixel_hsl_to_rgb+0x142>
 8002d9c:	a201      	add	r2, pc, #4	; (adr r2, 8002da4 <NeoPixel_hsl_to_rgb+0xd4>)
 8002d9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002da2:	bf00      	nop
 8002da4:	08002db9 	.word	0x08002db9
 8002da8:	08002dcb 	.word	0x08002dcb
 8002dac:	08002ddd 	.word	0x08002ddd
 8002db0:	08002def 	.word	0x08002def
 8002db4:	08002e01 	.word	0x08002e01
	 case 0 : r = c; g = x; b = 0; break; // R to Y
 8002db8:	7cfb      	ldrb	r3, [r7, #19]
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	75fb      	strb	r3, [r7, #23]
 8002dbe:	7cbb      	ldrb	r3, [r7, #18]
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	75bb      	strb	r3, [r7, #22]
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	757b      	strb	r3, [r7, #21]
 8002dc8:	e02c      	b.n	8002e24 <NeoPixel_hsl_to_rgb+0x154>
	 case 1 : r = x; g = c; b = 0; break; // Y to G
 8002dca:	7cbb      	ldrb	r3, [r7, #18]
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	75fb      	strb	r3, [r7, #23]
 8002dd0:	7cfb      	ldrb	r3, [r7, #19]
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	75bb      	strb	r3, [r7, #22]
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	757b      	strb	r3, [r7, #21]
 8002dda:	e023      	b.n	8002e24 <NeoPixel_hsl_to_rgb+0x154>
	 case 2 : r = 0; g = c; b = x; break; // G to C
 8002ddc:	2300      	movs	r3, #0
 8002dde:	75fb      	strb	r3, [r7, #23]
 8002de0:	7cfb      	ldrb	r3, [r7, #19]
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	75bb      	strb	r3, [r7, #22]
 8002de6:	7cbb      	ldrb	r3, [r7, #18]
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	757b      	strb	r3, [r7, #21]
 8002dec:	e01a      	b.n	8002e24 <NeoPixel_hsl_to_rgb+0x154>
	 case 3 : r = 0; g = x; b = c; break; // C to B
 8002dee:	2300      	movs	r3, #0
 8002df0:	75fb      	strb	r3, [r7, #23]
 8002df2:	7cbb      	ldrb	r3, [r7, #18]
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	75bb      	strb	r3, [r7, #22]
 8002df8:	7cfb      	ldrb	r3, [r7, #19]
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	757b      	strb	r3, [r7, #21]
 8002dfe:	e011      	b.n	8002e24 <NeoPixel_hsl_to_rgb+0x154>
	 case 4 : r = x; g = 0; b = c; break; // B to M
 8002e00:	7cbb      	ldrb	r3, [r7, #18]
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	75fb      	strb	r3, [r7, #23]
 8002e06:	2300      	movs	r3, #0
 8002e08:	75bb      	strb	r3, [r7, #22]
 8002e0a:	7cfb      	ldrb	r3, [r7, #19]
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	757b      	strb	r3, [r7, #21]
 8002e10:	e008      	b.n	8002e24 <NeoPixel_hsl_to_rgb+0x154>
	 default: r = c; g = 0; b = x; break; // M to R
 8002e12:	7cfb      	ldrb	r3, [r7, #19]
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	75fb      	strb	r3, [r7, #23]
 8002e18:	2300      	movs	r3, #0
 8002e1a:	75bb      	strb	r3, [r7, #22]
 8002e1c:	7cbb      	ldrb	r3, [r7, #18]
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	757b      	strb	r3, [r7, #21]
 8002e22:	bf00      	nop
	}
     NeoPixel_RGB_Color = (((uint32_t)r + m) << 16) | (((uint32_t)g + m) << 8) | ((uint32_t)b + m);
 8002e24:	7dfb      	ldrb	r3, [r7, #23]
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	461a      	mov	r2, r3
 8002e2a:	7c7b      	ldrb	r3, [r7, #17]
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	4413      	add	r3, r2
 8002e30:	041a      	lsls	r2, r3, #16
 8002e32:	7dbb      	ldrb	r3, [r7, #22]
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	4619      	mov	r1, r3
 8002e38:	7c7b      	ldrb	r3, [r7, #17]
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	440b      	add	r3, r1
 8002e3e:	021b      	lsls	r3, r3, #8
 8002e40:	431a      	orrs	r2, r3
 8002e42:	7d7b      	ldrb	r3, [r7, #21]
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	4619      	mov	r1, r3
 8002e48:	7c7b      	ldrb	r3, [r7, #17]
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	440b      	add	r3, r1
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	4a03      	ldr	r2, [pc, #12]	; (8002e60 <NeoPixel_hsl_to_rgb+0x190>)
 8002e52:	6013      	str	r3, [r2, #0]
 8002e54:	e000      	b.n	8002e58 <NeoPixel_hsl_to_rgb+0x188>
	if(l == 0) return;
 8002e56:	bf00      	nop
}
 8002e58:	371c      	adds	r7, #28
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bc80      	pop	{r7}
 8002e5e:	4770      	bx	lr
 8002e60:	2000001c 	.word	0x2000001c

08002e64 <SCH_Init>:

sTask SCH_tasks_G[SCH_MAX_TASKS];

sTask* head = NULL;

void SCH_Init(void){
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
    unsigned char i;
    for (i = 0; i < SCH_MAX_TASKS; i++) {
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	71fb      	strb	r3, [r7, #7]
 8002e6e:	e006      	b.n	8002e7e <SCH_Init+0x1a>
        SCH_Delete_Task(i);
 8002e70:	79fb      	ldrb	r3, [r7, #7]
 8002e72:	4618      	mov	r0, r3
 8002e74:	f000 f8c8 	bl	8003008 <SCH_Delete_Task>
    for (i = 0; i < SCH_MAX_TASKS; i++) {
 8002e78:	79fb      	ldrb	r3, [r7, #7]
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	71fb      	strb	r3, [r7, #7]
 8002e7e:	79fb      	ldrb	r3, [r7, #7]
 8002e80:	2b27      	cmp	r3, #39	; 0x27
 8002e82:	d9f5      	bls.n	8002e70 <SCH_Init+0xc>
    }
}
 8002e84:	bf00      	nop
 8002e86:	bf00      	nop
 8002e88:	3708      	adds	r7, #8
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
	...

08002e90 <SCH_Update>:
void SCH_Update(void){
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
	 unsigned char Index;
	    // NOTE: calculations are in *TICKS* (not milliseconds)
	    for (Index = 0; Index < SCH_MAX_TASKS; Index++) {
 8002e96:	2300      	movs	r3, #0
 8002e98:	71fb      	strb	r3, [r7, #7]
 8002e9a:	e05d      	b.n	8002f58 <SCH_Update+0xc8>
	        // Check if there is a task at this location
	        if (SCH_tasks_G[Index].pTask){
 8002e9c:	79fa      	ldrb	r2, [r7, #7]
 8002e9e:	4933      	ldr	r1, [pc, #204]	; (8002f6c <SCH_Update+0xdc>)
 8002ea0:	4613      	mov	r3, r2
 8002ea2:	005b      	lsls	r3, r3, #1
 8002ea4:	4413      	add	r3, r2
 8002ea6:	00db      	lsls	r3, r3, #3
 8002ea8:	440b      	add	r3, r1
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d050      	beq.n	8002f52 <SCH_Update+0xc2>
	            if (SCH_tasks_G[Index].Delay == 0) {
 8002eb0:	79fa      	ldrb	r2, [r7, #7]
 8002eb2:	492e      	ldr	r1, [pc, #184]	; (8002f6c <SCH_Update+0xdc>)
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	005b      	lsls	r3, r3, #1
 8002eb8:	4413      	add	r3, r2
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	440b      	add	r3, r1
 8002ebe:	3304      	adds	r3, #4
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d132      	bne.n	8002f2c <SCH_Update+0x9c>
	                // The task is due to run
	                // Inc. the 'RunMe' flag
	                SCH_tasks_G[Index].RunMe += 1;
 8002ec6:	79fa      	ldrb	r2, [r7, #7]
 8002ec8:	4928      	ldr	r1, [pc, #160]	; (8002f6c <SCH_Update+0xdc>)
 8002eca:	4613      	mov	r3, r2
 8002ecc:	005b      	lsls	r3, r3, #1
 8002ece:	4413      	add	r3, r2
 8002ed0:	00db      	lsls	r3, r3, #3
 8002ed2:	440b      	add	r3, r1
 8002ed4:	330c      	adds	r3, #12
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	79fa      	ldrb	r2, [r7, #7]
 8002eda:	3301      	adds	r3, #1
 8002edc:	b2d8      	uxtb	r0, r3
 8002ede:	4923      	ldr	r1, [pc, #140]	; (8002f6c <SCH_Update+0xdc>)
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	005b      	lsls	r3, r3, #1
 8002ee4:	4413      	add	r3, r2
 8002ee6:	00db      	lsls	r3, r3, #3
 8002ee8:	440b      	add	r3, r1
 8002eea:	330c      	adds	r3, #12
 8002eec:	4602      	mov	r2, r0
 8002eee:	701a      	strb	r2, [r3, #0]
	                if (SCH_tasks_G[Index].Period) {
 8002ef0:	79fa      	ldrb	r2, [r7, #7]
 8002ef2:	491e      	ldr	r1, [pc, #120]	; (8002f6c <SCH_Update+0xdc>)
 8002ef4:	4613      	mov	r3, r2
 8002ef6:	005b      	lsls	r3, r3, #1
 8002ef8:	4413      	add	r3, r2
 8002efa:	00db      	lsls	r3, r3, #3
 8002efc:	440b      	add	r3, r1
 8002efe:	3308      	adds	r3, #8
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d025      	beq.n	8002f52 <SCH_Update+0xc2>
	                    // Schedule periodic tasks to run again
	                    SCH_tasks_G[Index].Delay = SCH_tasks_G[Index].Period;
 8002f06:	79f9      	ldrb	r1, [r7, #7]
 8002f08:	79fa      	ldrb	r2, [r7, #7]
 8002f0a:	4818      	ldr	r0, [pc, #96]	; (8002f6c <SCH_Update+0xdc>)
 8002f0c:	460b      	mov	r3, r1
 8002f0e:	005b      	lsls	r3, r3, #1
 8002f10:	440b      	add	r3, r1
 8002f12:	00db      	lsls	r3, r3, #3
 8002f14:	4403      	add	r3, r0
 8002f16:	3308      	adds	r3, #8
 8002f18:	6819      	ldr	r1, [r3, #0]
 8002f1a:	4814      	ldr	r0, [pc, #80]	; (8002f6c <SCH_Update+0xdc>)
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	4413      	add	r3, r2
 8002f22:	00db      	lsls	r3, r3, #3
 8002f24:	4403      	add	r3, r0
 8002f26:	3304      	adds	r3, #4
 8002f28:	6019      	str	r1, [r3, #0]
 8002f2a:	e012      	b.n	8002f52 <SCH_Update+0xc2>
	                }
	            } else {
	                // Not yet ready to run: just decrement the delay
	                SCH_tasks_G[Index].Delay -= 1;
 8002f2c:	79fa      	ldrb	r2, [r7, #7]
 8002f2e:	490f      	ldr	r1, [pc, #60]	; (8002f6c <SCH_Update+0xdc>)
 8002f30:	4613      	mov	r3, r2
 8002f32:	005b      	lsls	r3, r3, #1
 8002f34:	4413      	add	r3, r2
 8002f36:	00db      	lsls	r3, r3, #3
 8002f38:	440b      	add	r3, r1
 8002f3a:	3304      	adds	r3, #4
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	79fa      	ldrb	r2, [r7, #7]
 8002f40:	1e59      	subs	r1, r3, #1
 8002f42:	480a      	ldr	r0, [pc, #40]	; (8002f6c <SCH_Update+0xdc>)
 8002f44:	4613      	mov	r3, r2
 8002f46:	005b      	lsls	r3, r3, #1
 8002f48:	4413      	add	r3, r2
 8002f4a:	00db      	lsls	r3, r3, #3
 8002f4c:	4403      	add	r3, r0
 8002f4e:	3304      	adds	r3, #4
 8002f50:	6019      	str	r1, [r3, #0]
	    for (Index = 0; Index < SCH_MAX_TASKS; Index++) {
 8002f52:	79fb      	ldrb	r3, [r7, #7]
 8002f54:	3301      	adds	r3, #1
 8002f56:	71fb      	strb	r3, [r7, #7]
 8002f58:	79fb      	ldrb	r3, [r7, #7]
 8002f5a:	2b27      	cmp	r3, #39	; 0x27
 8002f5c:	d99e      	bls.n	8002e9c <SCH_Update+0xc>
/* O(1)
 * 	if(head != NULL){
		head->Delay--;
	}
 * */
}
 8002f5e:	bf00      	nop
 8002f60:	bf00      	nop
 8002f62:	370c      	adds	r7, #12
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bc80      	pop	{r7}
 8002f68:	4770      	bx	lr
 8002f6a:	bf00      	nop
 8002f6c:	2000058c 	.word	0x2000058c

08002f70 <SCH_Dispatch_Tasks>:
	 return index;
	 * */

}
void SCH_Dispatch_Tasks(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
    unsigned char Index;
    // Dispatches (runs) the next task (if one is ready)
    for (Index = 0; Index < SCH_MAX_TASKS; Index++){
 8002f76:	2300      	movs	r3, #0
 8002f78:	71fb      	strb	r3, [r7, #7]
 8002f7a:	e03a      	b.n	8002ff2 <SCH_Dispatch_Tasks+0x82>
        if (SCH_tasks_G[Index].RunMe > 0) {
 8002f7c:	79fa      	ldrb	r2, [r7, #7]
 8002f7e:	4921      	ldr	r1, [pc, #132]	; (8003004 <SCH_Dispatch_Tasks+0x94>)
 8002f80:	4613      	mov	r3, r2
 8002f82:	005b      	lsls	r3, r3, #1
 8002f84:	4413      	add	r3, r2
 8002f86:	00db      	lsls	r3, r3, #3
 8002f88:	440b      	add	r3, r1
 8002f8a:	330c      	adds	r3, #12
 8002f8c:	781b      	ldrb	r3, [r3, #0]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d02c      	beq.n	8002fec <SCH_Dispatch_Tasks+0x7c>
            (*SCH_tasks_G[Index].pTask)(); // Run the task
 8002f92:	79fa      	ldrb	r2, [r7, #7]
 8002f94:	491b      	ldr	r1, [pc, #108]	; (8003004 <SCH_Dispatch_Tasks+0x94>)
 8002f96:	4613      	mov	r3, r2
 8002f98:	005b      	lsls	r3, r3, #1
 8002f9a:	4413      	add	r3, r2
 8002f9c:	00db      	lsls	r3, r3, #3
 8002f9e:	440b      	add	r3, r1
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4798      	blx	r3
            SCH_tasks_G[Index].RunMe -= 1; // Reset / reduce RunMe flag
 8002fa4:	79fa      	ldrb	r2, [r7, #7]
 8002fa6:	4917      	ldr	r1, [pc, #92]	; (8003004 <SCH_Dispatch_Tasks+0x94>)
 8002fa8:	4613      	mov	r3, r2
 8002faa:	005b      	lsls	r3, r3, #1
 8002fac:	4413      	add	r3, r2
 8002fae:	00db      	lsls	r3, r3, #3
 8002fb0:	440b      	add	r3, r1
 8002fb2:	330c      	adds	r3, #12
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	79fa      	ldrb	r2, [r7, #7]
 8002fb8:	3b01      	subs	r3, #1
 8002fba:	b2d8      	uxtb	r0, r3
 8002fbc:	4911      	ldr	r1, [pc, #68]	; (8003004 <SCH_Dispatch_Tasks+0x94>)
 8002fbe:	4613      	mov	r3, r2
 8002fc0:	005b      	lsls	r3, r3, #1
 8002fc2:	4413      	add	r3, r2
 8002fc4:	00db      	lsls	r3, r3, #3
 8002fc6:	440b      	add	r3, r1
 8002fc8:	330c      	adds	r3, #12
 8002fca:	4602      	mov	r2, r0
 8002fcc:	701a      	strb	r2, [r3, #0]
            // Periodic tasks will automatically run again
            // - if this is a 'one shot' task, remove it from the array
            if (SCH_tasks_G[Index].Period == 0)
 8002fce:	79fa      	ldrb	r2, [r7, #7]
 8002fd0:	490c      	ldr	r1, [pc, #48]	; (8003004 <SCH_Dispatch_Tasks+0x94>)
 8002fd2:	4613      	mov	r3, r2
 8002fd4:	005b      	lsls	r3, r3, #1
 8002fd6:	4413      	add	r3, r2
 8002fd8:	00db      	lsls	r3, r3, #3
 8002fda:	440b      	add	r3, r1
 8002fdc:	3308      	adds	r3, #8
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d103      	bne.n	8002fec <SCH_Dispatch_Tasks+0x7c>
            {
                SCH_Delete_Task(Index);
 8002fe4:	79fb      	ldrb	r3, [r7, #7]
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f000 f80e 	bl	8003008 <SCH_Delete_Task>
    for (Index = 0; Index < SCH_MAX_TASKS; Index++){
 8002fec:	79fb      	ldrb	r3, [r7, #7]
 8002fee:	3301      	adds	r3, #1
 8002ff0:	71fb      	strb	r3, [r7, #7]
 8002ff2:	79fb      	ldrb	r3, [r7, #7]
 8002ff4:	2b27      	cmp	r3, #39	; 0x27
 8002ff6:	d9c1      	bls.n	8002f7c <SCH_Dispatch_Tasks+0xc>
		head = head->pNext;
		SCH_Delete_Task(del_index);
	}
	*/

}
 8002ff8:	bf00      	nop
 8002ffa:	bf00      	nop
 8002ffc:	3708      	adds	r7, #8
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	2000058c 	.word	0x2000058c

08003008 <SCH_Delete_Task>:
void SCH_Delete_Task(const unsigned char TASK_INDEX){
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	4603      	mov	r3, r0
 8003010:	71fb      	strb	r3, [r7, #7]
	if(SCH_tasks_G[TASK_INDEX].pTask == 0){
 8003012:	79fa      	ldrb	r2, [r7, #7]
 8003014:	491f      	ldr	r1, [pc, #124]	; (8003094 <SCH_Delete_Task+0x8c>)
 8003016:	4613      	mov	r3, r2
 8003018:	005b      	lsls	r3, r3, #1
 800301a:	4413      	add	r3, r2
 800301c:	00db      	lsls	r3, r3, #3
 800301e:	440b      	add	r3, r1
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d031      	beq.n	800308a <SCH_Delete_Task+0x82>
		return ;
	}
	else{
	    SCH_tasks_G[TASK_INDEX].pTask = 0x0000;
 8003026:	79fa      	ldrb	r2, [r7, #7]
 8003028:	491a      	ldr	r1, [pc, #104]	; (8003094 <SCH_Delete_Task+0x8c>)
 800302a:	4613      	mov	r3, r2
 800302c:	005b      	lsls	r3, r3, #1
 800302e:	4413      	add	r3, r2
 8003030:	00db      	lsls	r3, r3, #3
 8003032:	440b      	add	r3, r1
 8003034:	2200      	movs	r2, #0
 8003036:	601a      	str	r2, [r3, #0]
	    SCH_tasks_G[TASK_INDEX].Delay = 0;
 8003038:	79fa      	ldrb	r2, [r7, #7]
 800303a:	4916      	ldr	r1, [pc, #88]	; (8003094 <SCH_Delete_Task+0x8c>)
 800303c:	4613      	mov	r3, r2
 800303e:	005b      	lsls	r3, r3, #1
 8003040:	4413      	add	r3, r2
 8003042:	00db      	lsls	r3, r3, #3
 8003044:	440b      	add	r3, r1
 8003046:	3304      	adds	r3, #4
 8003048:	2200      	movs	r2, #0
 800304a:	601a      	str	r2, [r3, #0]
	    SCH_tasks_G[TASK_INDEX].Period = 0;
 800304c:	79fa      	ldrb	r2, [r7, #7]
 800304e:	4911      	ldr	r1, [pc, #68]	; (8003094 <SCH_Delete_Task+0x8c>)
 8003050:	4613      	mov	r3, r2
 8003052:	005b      	lsls	r3, r3, #1
 8003054:	4413      	add	r3, r2
 8003056:	00db      	lsls	r3, r3, #3
 8003058:	440b      	add	r3, r1
 800305a:	3308      	adds	r3, #8
 800305c:	2200      	movs	r2, #0
 800305e:	601a      	str	r2, [r3, #0]
	    SCH_tasks_G[TASK_INDEX].pNext = 0;
 8003060:	79fa      	ldrb	r2, [r7, #7]
 8003062:	490c      	ldr	r1, [pc, #48]	; (8003094 <SCH_Delete_Task+0x8c>)
 8003064:	4613      	mov	r3, r2
 8003066:	005b      	lsls	r3, r3, #1
 8003068:	4413      	add	r3, r2
 800306a:	00db      	lsls	r3, r3, #3
 800306c:	440b      	add	r3, r1
 800306e:	3310      	adds	r3, #16
 8003070:	2200      	movs	r2, #0
 8003072:	601a      	str	r2, [r3, #0]
	    SCH_tasks_G[TASK_INDEX].TaskID = 0;
 8003074:	79fa      	ldrb	r2, [r7, #7]
 8003076:	4907      	ldr	r1, [pc, #28]	; (8003094 <SCH_Delete_Task+0x8c>)
 8003078:	4613      	mov	r3, r2
 800307a:	005b      	lsls	r3, r3, #1
 800307c:	4413      	add	r3, r2
 800307e:	00db      	lsls	r3, r3, #3
 8003080:	440b      	add	r3, r1
 8003082:	3314      	adds	r3, #20
 8003084:	2200      	movs	r2, #0
 8003086:	601a      	str	r2, [r3, #0]
 8003088:	e000      	b.n	800308c <SCH_Delete_Task+0x84>
		return ;
 800308a:	bf00      	nop
	}
}
 800308c:	370c      	adds	r7, #12
 800308e:	46bd      	mov	sp, r7
 8003090:	bc80      	pop	{r7}
 8003092:	4770      	bx	lr
 8003094:	2000058c 	.word	0x2000058c

08003098 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003098:	b480      	push	{r7}
 800309a:	b085      	sub	sp, #20
 800309c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800309e:	4b15      	ldr	r3, [pc, #84]	; (80030f4 <HAL_MspInit+0x5c>)
 80030a0:	699b      	ldr	r3, [r3, #24]
 80030a2:	4a14      	ldr	r2, [pc, #80]	; (80030f4 <HAL_MspInit+0x5c>)
 80030a4:	f043 0301 	orr.w	r3, r3, #1
 80030a8:	6193      	str	r3, [r2, #24]
 80030aa:	4b12      	ldr	r3, [pc, #72]	; (80030f4 <HAL_MspInit+0x5c>)
 80030ac:	699b      	ldr	r3, [r3, #24]
 80030ae:	f003 0301 	and.w	r3, r3, #1
 80030b2:	60bb      	str	r3, [r7, #8]
 80030b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80030b6:	4b0f      	ldr	r3, [pc, #60]	; (80030f4 <HAL_MspInit+0x5c>)
 80030b8:	69db      	ldr	r3, [r3, #28]
 80030ba:	4a0e      	ldr	r2, [pc, #56]	; (80030f4 <HAL_MspInit+0x5c>)
 80030bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030c0:	61d3      	str	r3, [r2, #28]
 80030c2:	4b0c      	ldr	r3, [pc, #48]	; (80030f4 <HAL_MspInit+0x5c>)
 80030c4:	69db      	ldr	r3, [r3, #28]
 80030c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030ca:	607b      	str	r3, [r7, #4]
 80030cc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80030ce:	4b0a      	ldr	r3, [pc, #40]	; (80030f8 <HAL_MspInit+0x60>)
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	60fb      	str	r3, [r7, #12]
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80030da:	60fb      	str	r3, [r7, #12]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80030e2:	60fb      	str	r3, [r7, #12]
 80030e4:	4a04      	ldr	r2, [pc, #16]	; (80030f8 <HAL_MspInit+0x60>)
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030ea:	bf00      	nop
 80030ec:	3714      	adds	r7, #20
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bc80      	pop	{r7}
 80030f2:	4770      	bx	lr
 80030f4:	40021000 	.word	0x40021000
 80030f8:	40010000 	.word	0x40010000

080030fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b088      	sub	sp, #32
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003104:	f107 0310 	add.w	r3, r7, #16
 8003108:	2200      	movs	r2, #0
 800310a:	601a      	str	r2, [r3, #0]
 800310c:	605a      	str	r2, [r3, #4]
 800310e:	609a      	str	r2, [r3, #8]
 8003110:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a18      	ldr	r2, [pc, #96]	; (8003178 <HAL_ADC_MspInit+0x7c>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d129      	bne.n	8003170 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800311c:	4b17      	ldr	r3, [pc, #92]	; (800317c <HAL_ADC_MspInit+0x80>)
 800311e:	699b      	ldr	r3, [r3, #24]
 8003120:	4a16      	ldr	r2, [pc, #88]	; (800317c <HAL_ADC_MspInit+0x80>)
 8003122:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003126:	6193      	str	r3, [r2, #24]
 8003128:	4b14      	ldr	r3, [pc, #80]	; (800317c <HAL_ADC_MspInit+0x80>)
 800312a:	699b      	ldr	r3, [r3, #24]
 800312c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003130:	60fb      	str	r3, [r7, #12]
 8003132:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003134:	4b11      	ldr	r3, [pc, #68]	; (800317c <HAL_ADC_MspInit+0x80>)
 8003136:	699b      	ldr	r3, [r3, #24]
 8003138:	4a10      	ldr	r2, [pc, #64]	; (800317c <HAL_ADC_MspInit+0x80>)
 800313a:	f043 0304 	orr.w	r3, r3, #4
 800313e:	6193      	str	r3, [r2, #24]
 8003140:	4b0e      	ldr	r3, [pc, #56]	; (800317c <HAL_ADC_MspInit+0x80>)
 8003142:	699b      	ldr	r3, [r3, #24]
 8003144:	f003 0304 	and.w	r3, r3, #4
 8003148:	60bb      	str	r3, [r7, #8]
 800314a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800314c:	2301      	movs	r3, #1
 800314e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003150:	2303      	movs	r3, #3
 8003152:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003154:	f107 0310 	add.w	r3, r7, #16
 8003158:	4619      	mov	r1, r3
 800315a:	4809      	ldr	r0, [pc, #36]	; (8003180 <HAL_ADC_MspInit+0x84>)
 800315c:	f001 fb78 	bl	8004850 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8003160:	2200      	movs	r2, #0
 8003162:	2100      	movs	r1, #0
 8003164:	2012      	movs	r0, #18
 8003166:	f001 f88e 	bl	8004286 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800316a:	2012      	movs	r0, #18
 800316c:	f001 f8a7 	bl	80042be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003170:	bf00      	nop
 8003172:	3720      	adds	r7, #32
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}
 8003178:	40012400 	.word	0x40012400
 800317c:	40021000 	.word	0x40021000
 8003180:	40010800 	.word	0x40010800

08003184 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b08a      	sub	sp, #40	; 0x28
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800318c:	f107 0314 	add.w	r3, r7, #20
 8003190:	2200      	movs	r2, #0
 8003192:	601a      	str	r2, [r3, #0]
 8003194:	605a      	str	r2, [r3, #4]
 8003196:	609a      	str	r2, [r3, #8]
 8003198:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a25      	ldr	r2, [pc, #148]	; (8003234 <HAL_I2C_MspInit+0xb0>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d142      	bne.n	800322a <HAL_I2C_MspInit+0xa6>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031a4:	4b24      	ldr	r3, [pc, #144]	; (8003238 <HAL_I2C_MspInit+0xb4>)
 80031a6:	699b      	ldr	r3, [r3, #24]
 80031a8:	4a23      	ldr	r2, [pc, #140]	; (8003238 <HAL_I2C_MspInit+0xb4>)
 80031aa:	f043 0308 	orr.w	r3, r3, #8
 80031ae:	6193      	str	r3, [r2, #24]
 80031b0:	4b21      	ldr	r3, [pc, #132]	; (8003238 <HAL_I2C_MspInit+0xb4>)
 80031b2:	699b      	ldr	r3, [r3, #24]
 80031b4:	f003 0308 	and.w	r3, r3, #8
 80031b8:	613b      	str	r3, [r7, #16]
 80031ba:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80031bc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80031c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80031c2:	2312      	movs	r3, #18
 80031c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80031c6:	2303      	movs	r3, #3
 80031c8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031ca:	f107 0314 	add.w	r3, r7, #20
 80031ce:	4619      	mov	r1, r3
 80031d0:	481a      	ldr	r0, [pc, #104]	; (800323c <HAL_I2C_MspInit+0xb8>)
 80031d2:	f001 fb3d 	bl	8004850 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80031d6:	4b1a      	ldr	r3, [pc, #104]	; (8003240 <HAL_I2C_MspInit+0xbc>)
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	627b      	str	r3, [r7, #36]	; 0x24
 80031dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031de:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80031e2:	627b      	str	r3, [r7, #36]	; 0x24
 80031e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e6:	f043 0302 	orr.w	r3, r3, #2
 80031ea:	627b      	str	r3, [r7, #36]	; 0x24
 80031ec:	4a14      	ldr	r2, [pc, #80]	; (8003240 <HAL_I2C_MspInit+0xbc>)
 80031ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f0:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80031f2:	4b11      	ldr	r3, [pc, #68]	; (8003238 <HAL_I2C_MspInit+0xb4>)
 80031f4:	69db      	ldr	r3, [r3, #28]
 80031f6:	4a10      	ldr	r2, [pc, #64]	; (8003238 <HAL_I2C_MspInit+0xb4>)
 80031f8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80031fc:	61d3      	str	r3, [r2, #28]
 80031fe:	4b0e      	ldr	r3, [pc, #56]	; (8003238 <HAL_I2C_MspInit+0xb4>)
 8003200:	69db      	ldr	r3, [r3, #28]
 8003202:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003206:	60fb      	str	r3, [r7, #12]
 8003208:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800320a:	2200      	movs	r2, #0
 800320c:	2100      	movs	r1, #0
 800320e:	201f      	movs	r0, #31
 8003210:	f001 f839 	bl	8004286 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003214:	201f      	movs	r0, #31
 8003216:	f001 f852 	bl	80042be <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800321a:	2200      	movs	r2, #0
 800321c:	2100      	movs	r1, #0
 800321e:	2020      	movs	r0, #32
 8003220:	f001 f831 	bl	8004286 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8003224:	2020      	movs	r0, #32
 8003226:	f001 f84a 	bl	80042be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800322a:	bf00      	nop
 800322c:	3728      	adds	r7, #40	; 0x28
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	40005400 	.word	0x40005400
 8003238:	40021000 	.word	0x40021000
 800323c:	40010c00 	.word	0x40010c00
 8003240:	40010000 	.word	0x40010000

08003244 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b086      	sub	sp, #24
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a3b      	ldr	r2, [pc, #236]	; (8003340 <HAL_TIM_Base_MspInit+0xfc>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d133      	bne.n	80032be <HAL_TIM_Base_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003256:	4b3b      	ldr	r3, [pc, #236]	; (8003344 <HAL_TIM_Base_MspInit+0x100>)
 8003258:	699b      	ldr	r3, [r3, #24]
 800325a:	4a3a      	ldr	r2, [pc, #232]	; (8003344 <HAL_TIM_Base_MspInit+0x100>)
 800325c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003260:	6193      	str	r3, [r2, #24]
 8003262:	4b38      	ldr	r3, [pc, #224]	; (8003344 <HAL_TIM_Base_MspInit+0x100>)
 8003264:	699b      	ldr	r3, [r3, #24]
 8003266:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800326a:	617b      	str	r3, [r7, #20]
 800326c:	697b      	ldr	r3, [r7, #20]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 800326e:	4b36      	ldr	r3, [pc, #216]	; (8003348 <HAL_TIM_Base_MspInit+0x104>)
 8003270:	4a36      	ldr	r2, [pc, #216]	; (800334c <HAL_TIM_Base_MspInit+0x108>)
 8003272:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003274:	4b34      	ldr	r3, [pc, #208]	; (8003348 <HAL_TIM_Base_MspInit+0x104>)
 8003276:	2210      	movs	r2, #16
 8003278:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800327a:	4b33      	ldr	r3, [pc, #204]	; (8003348 <HAL_TIM_Base_MspInit+0x104>)
 800327c:	2200      	movs	r2, #0
 800327e:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003280:	4b31      	ldr	r3, [pc, #196]	; (8003348 <HAL_TIM_Base_MspInit+0x104>)
 8003282:	2280      	movs	r2, #128	; 0x80
 8003284:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003286:	4b30      	ldr	r3, [pc, #192]	; (8003348 <HAL_TIM_Base_MspInit+0x104>)
 8003288:	f44f 7200 	mov.w	r2, #512	; 0x200
 800328c:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800328e:	4b2e      	ldr	r3, [pc, #184]	; (8003348 <HAL_TIM_Base_MspInit+0x104>)
 8003290:	2200      	movs	r2, #0
 8003292:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.Mode = DMA_CIRCULAR;
 8003294:	4b2c      	ldr	r3, [pc, #176]	; (8003348 <HAL_TIM_Base_MspInit+0x104>)
 8003296:	2220      	movs	r2, #32
 8003298:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800329a:	4b2b      	ldr	r3, [pc, #172]	; (8003348 <HAL_TIM_Base_MspInit+0x104>)
 800329c:	2200      	movs	r2, #0
 800329e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 80032a0:	4829      	ldr	r0, [pc, #164]	; (8003348 <HAL_TIM_Base_MspInit+0x104>)
 80032a2:	f001 f827 	bl	80042f4 <HAL_DMA_Init>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d001      	beq.n	80032b0 <HAL_TIM_Base_MspInit+0x6c>
    {
      Error_Handler();
 80032ac:	f7ff fa91 	bl	80027d2 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	4a25      	ldr	r2, [pc, #148]	; (8003348 <HAL_TIM_Base_MspInit+0x104>)
 80032b4:	625a      	str	r2, [r3, #36]	; 0x24
 80032b6:	4a24      	ldr	r2, [pc, #144]	; (8003348 <HAL_TIM_Base_MspInit+0x104>)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80032bc:	e03c      	b.n	8003338 <HAL_TIM_Base_MspInit+0xf4>
  else if(htim_base->Instance==TIM2)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032c6:	d114      	bne.n	80032f2 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80032c8:	4b1e      	ldr	r3, [pc, #120]	; (8003344 <HAL_TIM_Base_MspInit+0x100>)
 80032ca:	69db      	ldr	r3, [r3, #28]
 80032cc:	4a1d      	ldr	r2, [pc, #116]	; (8003344 <HAL_TIM_Base_MspInit+0x100>)
 80032ce:	f043 0301 	orr.w	r3, r3, #1
 80032d2:	61d3      	str	r3, [r2, #28]
 80032d4:	4b1b      	ldr	r3, [pc, #108]	; (8003344 <HAL_TIM_Base_MspInit+0x100>)
 80032d6:	69db      	ldr	r3, [r3, #28]
 80032d8:	f003 0301 	and.w	r3, r3, #1
 80032dc:	613b      	str	r3, [r7, #16]
 80032de:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80032e0:	2200      	movs	r2, #0
 80032e2:	2100      	movs	r1, #0
 80032e4:	201c      	movs	r0, #28
 80032e6:	f000 ffce 	bl	8004286 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80032ea:	201c      	movs	r0, #28
 80032ec:	f000 ffe7 	bl	80042be <HAL_NVIC_EnableIRQ>
}
 80032f0:	e022      	b.n	8003338 <HAL_TIM_Base_MspInit+0xf4>
  else if(htim_base->Instance==TIM3)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a16      	ldr	r2, [pc, #88]	; (8003350 <HAL_TIM_Base_MspInit+0x10c>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d10c      	bne.n	8003316 <HAL_TIM_Base_MspInit+0xd2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80032fc:	4b11      	ldr	r3, [pc, #68]	; (8003344 <HAL_TIM_Base_MspInit+0x100>)
 80032fe:	69db      	ldr	r3, [r3, #28]
 8003300:	4a10      	ldr	r2, [pc, #64]	; (8003344 <HAL_TIM_Base_MspInit+0x100>)
 8003302:	f043 0302 	orr.w	r3, r3, #2
 8003306:	61d3      	str	r3, [r2, #28]
 8003308:	4b0e      	ldr	r3, [pc, #56]	; (8003344 <HAL_TIM_Base_MspInit+0x100>)
 800330a:	69db      	ldr	r3, [r3, #28]
 800330c:	f003 0302 	and.w	r3, r3, #2
 8003310:	60fb      	str	r3, [r7, #12]
 8003312:	68fb      	ldr	r3, [r7, #12]
}
 8003314:	e010      	b.n	8003338 <HAL_TIM_Base_MspInit+0xf4>
  else if(htim_base->Instance==TIM4)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a0e      	ldr	r2, [pc, #56]	; (8003354 <HAL_TIM_Base_MspInit+0x110>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d10b      	bne.n	8003338 <HAL_TIM_Base_MspInit+0xf4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003320:	4b08      	ldr	r3, [pc, #32]	; (8003344 <HAL_TIM_Base_MspInit+0x100>)
 8003322:	69db      	ldr	r3, [r3, #28]
 8003324:	4a07      	ldr	r2, [pc, #28]	; (8003344 <HAL_TIM_Base_MspInit+0x100>)
 8003326:	f043 0304 	orr.w	r3, r3, #4
 800332a:	61d3      	str	r3, [r2, #28]
 800332c:	4b05      	ldr	r3, [pc, #20]	; (8003344 <HAL_TIM_Base_MspInit+0x100>)
 800332e:	69db      	ldr	r3, [r3, #28]
 8003330:	f003 0304 	and.w	r3, r3, #4
 8003334:	60bb      	str	r3, [r7, #8]
 8003336:	68bb      	ldr	r3, [r7, #8]
}
 8003338:	bf00      	nop
 800333a:	3718      	adds	r7, #24
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}
 8003340:	40012c00 	.word	0x40012c00
 8003344:	40021000 	.word	0x40021000
 8003348:	20000490 	.word	0x20000490
 800334c:	4002001c 	.word	0x4002001c
 8003350:	40000400 	.word	0x40000400
 8003354:	40000800 	.word	0x40000800

08003358 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b08a      	sub	sp, #40	; 0x28
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003360:	f107 0314 	add.w	r3, r7, #20
 8003364:	2200      	movs	r2, #0
 8003366:	601a      	str	r2, [r3, #0]
 8003368:	605a      	str	r2, [r3, #4]
 800336a:	609a      	str	r2, [r3, #8]
 800336c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a28      	ldr	r2, [pc, #160]	; (8003414 <HAL_TIM_MspPostInit+0xbc>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d119      	bne.n	80033ac <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003378:	4b27      	ldr	r3, [pc, #156]	; (8003418 <HAL_TIM_MspPostInit+0xc0>)
 800337a:	699b      	ldr	r3, [r3, #24]
 800337c:	4a26      	ldr	r2, [pc, #152]	; (8003418 <HAL_TIM_MspPostInit+0xc0>)
 800337e:	f043 0304 	orr.w	r3, r3, #4
 8003382:	6193      	str	r3, [r2, #24]
 8003384:	4b24      	ldr	r3, [pc, #144]	; (8003418 <HAL_TIM_MspPostInit+0xc0>)
 8003386:	699b      	ldr	r3, [r3, #24]
 8003388:	f003 0304 	and.w	r3, r3, #4
 800338c:	613b      	str	r3, [r7, #16]
 800338e:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003390:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003394:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003396:	2302      	movs	r3, #2
 8003398:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800339a:	2302      	movs	r3, #2
 800339c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800339e:	f107 0314 	add.w	r3, r7, #20
 80033a2:	4619      	mov	r1, r3
 80033a4:	481d      	ldr	r0, [pc, #116]	; (800341c <HAL_TIM_MspPostInit+0xc4>)
 80033a6:	f001 fa53 	bl	8004850 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80033aa:	e02f      	b.n	800340c <HAL_TIM_MspPostInit+0xb4>
  else if(htim->Instance==TIM2)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033b4:	d12a      	bne.n	800340c <HAL_TIM_MspPostInit+0xb4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033b6:	4b18      	ldr	r3, [pc, #96]	; (8003418 <HAL_TIM_MspPostInit+0xc0>)
 80033b8:	699b      	ldr	r3, [r3, #24]
 80033ba:	4a17      	ldr	r2, [pc, #92]	; (8003418 <HAL_TIM_MspPostInit+0xc0>)
 80033bc:	f043 0304 	orr.w	r3, r3, #4
 80033c0:	6193      	str	r3, [r2, #24]
 80033c2:	4b15      	ldr	r3, [pc, #84]	; (8003418 <HAL_TIM_MspPostInit+0xc0>)
 80033c4:	699b      	ldr	r3, [r3, #24]
 80033c6:	f003 0304 	and.w	r3, r3, #4
 80033ca:	60fb      	str	r3, [r7, #12]
 80033cc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80033ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80033d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033d4:	2302      	movs	r3, #2
 80033d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033d8:	2302      	movs	r3, #2
 80033da:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033dc:	f107 0314 	add.w	r3, r7, #20
 80033e0:	4619      	mov	r1, r3
 80033e2:	480e      	ldr	r0, [pc, #56]	; (800341c <HAL_TIM_MspPostInit+0xc4>)
 80033e4:	f001 fa34 	bl	8004850 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 80033e8:	4b0d      	ldr	r3, [pc, #52]	; (8003420 <HAL_TIM_MspPostInit+0xc8>)
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	627b      	str	r3, [r7, #36]	; 0x24
 80033ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033f4:	627b      	str	r3, [r7, #36]	; 0x24
 80033f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033f8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80033fc:	627b      	str	r3, [r7, #36]	; 0x24
 80033fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003400:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003404:	627b      	str	r3, [r7, #36]	; 0x24
 8003406:	4a06      	ldr	r2, [pc, #24]	; (8003420 <HAL_TIM_MspPostInit+0xc8>)
 8003408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800340a:	6053      	str	r3, [r2, #4]
}
 800340c:	bf00      	nop
 800340e:	3728      	adds	r7, #40	; 0x28
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}
 8003414:	40012c00 	.word	0x40012c00
 8003418:	40021000 	.word	0x40021000
 800341c:	40010800 	.word	0x40010800
 8003420:	40010000 	.word	0x40010000

08003424 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b088      	sub	sp, #32
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800342c:	f107 0310 	add.w	r3, r7, #16
 8003430:	2200      	movs	r2, #0
 8003432:	601a      	str	r2, [r3, #0]
 8003434:	605a      	str	r2, [r3, #4]
 8003436:	609a      	str	r2, [r3, #8]
 8003438:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a19      	ldr	r2, [pc, #100]	; (80034a4 <HAL_UART_MspInit+0x80>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d12b      	bne.n	800349c <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003444:	4b18      	ldr	r3, [pc, #96]	; (80034a8 <HAL_UART_MspInit+0x84>)
 8003446:	69db      	ldr	r3, [r3, #28]
 8003448:	4a17      	ldr	r2, [pc, #92]	; (80034a8 <HAL_UART_MspInit+0x84>)
 800344a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800344e:	61d3      	str	r3, [r2, #28]
 8003450:	4b15      	ldr	r3, [pc, #84]	; (80034a8 <HAL_UART_MspInit+0x84>)
 8003452:	69db      	ldr	r3, [r3, #28]
 8003454:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003458:	60fb      	str	r3, [r7, #12]
 800345a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800345c:	4b12      	ldr	r3, [pc, #72]	; (80034a8 <HAL_UART_MspInit+0x84>)
 800345e:	699b      	ldr	r3, [r3, #24]
 8003460:	4a11      	ldr	r2, [pc, #68]	; (80034a8 <HAL_UART_MspInit+0x84>)
 8003462:	f043 0304 	orr.w	r3, r3, #4
 8003466:	6193      	str	r3, [r2, #24]
 8003468:	4b0f      	ldr	r3, [pc, #60]	; (80034a8 <HAL_UART_MspInit+0x84>)
 800346a:	699b      	ldr	r3, [r3, #24]
 800346c:	f003 0304 	and.w	r3, r3, #4
 8003470:	60bb      	str	r3, [r7, #8]
 8003472:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003474:	230c      	movs	r3, #12
 8003476:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003478:	2302      	movs	r3, #2
 800347a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800347c:	2302      	movs	r3, #2
 800347e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003480:	f107 0310 	add.w	r3, r7, #16
 8003484:	4619      	mov	r1, r3
 8003486:	4809      	ldr	r0, [pc, #36]	; (80034ac <HAL_UART_MspInit+0x88>)
 8003488:	f001 f9e2 	bl	8004850 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800348c:	2200      	movs	r2, #0
 800348e:	2100      	movs	r1, #0
 8003490:	2026      	movs	r0, #38	; 0x26
 8003492:	f000 fef8 	bl	8004286 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003496:	2026      	movs	r0, #38	; 0x26
 8003498:	f000 ff11 	bl	80042be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800349c:	bf00      	nop
 800349e:	3720      	adds	r7, #32
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	40004400 	.word	0x40004400
 80034a8:	40021000 	.word	0x40021000
 80034ac:	40010800 	.word	0x40010800

080034b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034b0:	b480      	push	{r7}
 80034b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80034b4:	e7fe      	b.n	80034b4 <NMI_Handler+0x4>

080034b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034b6:	b480      	push	{r7}
 80034b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034ba:	e7fe      	b.n	80034ba <HardFault_Handler+0x4>

080034bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034bc:	b480      	push	{r7}
 80034be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034c0:	e7fe      	b.n	80034c0 <MemManage_Handler+0x4>

080034c2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034c2:	b480      	push	{r7}
 80034c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034c6:	e7fe      	b.n	80034c6 <BusFault_Handler+0x4>

080034c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034c8:	b480      	push	{r7}
 80034ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034cc:	e7fe      	b.n	80034cc <UsageFault_Handler+0x4>

080034ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034ce:	b480      	push	{r7}
 80034d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80034d2:	bf00      	nop
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bc80      	pop	{r7}
 80034d8:	4770      	bx	lr

080034da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034da:	b480      	push	{r7}
 80034dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034de:	bf00      	nop
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bc80      	pop	{r7}
 80034e4:	4770      	bx	lr

080034e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80034e6:	b480      	push	{r7}
 80034e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80034ea:	bf00      	nop
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bc80      	pop	{r7}
 80034f0:	4770      	bx	lr

080034f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80034f2:	b580      	push	{r7, lr}
 80034f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80034f6:	f000 f9bb 	bl	8003870 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80034fa:	bf00      	nop
 80034fc:	bd80      	pop	{r7, pc}
	...

08003500 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8003504:	4802      	ldr	r0, [pc, #8]	; (8003510 <DMA1_Channel2_IRQHandler+0x10>)
 8003506:	f001 f863 	bl	80045d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800350a:	bf00      	nop
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	20000490 	.word	0x20000490

08003514 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003518:	4802      	ldr	r0, [pc, #8]	; (8003524 <ADC1_2_IRQHandler+0x10>)
 800351a:	f000 fb6f 	bl	8003bfc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800351e:	bf00      	nop
 8003520:	bd80      	pop	{r7, pc}
 8003522:	bf00      	nop
 8003524:	200002ec 	.word	0x200002ec

08003528 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800352c:	4802      	ldr	r0, [pc, #8]	; (8003538 <TIM2_IRQHandler+0x10>)
 800352e:	f005 fb7b 	bl	8008c28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003532:	bf00      	nop
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	200003b8 	.word	0x200003b8

0800353c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003540:	4802      	ldr	r0, [pc, #8]	; (800354c <I2C1_EV_IRQHandler+0x10>)
 8003542:	f002 f94b 	bl	80057dc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003546:	bf00      	nop
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	2000031c 	.word	0x2000031c

08003550 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003554:	4802      	ldr	r0, [pc, #8]	; (8003560 <I2C1_ER_IRQHandler+0x10>)
 8003556:	f002 fab2 	bl	8005abe <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800355a:	bf00      	nop
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	2000031c 	.word	0x2000031c

08003564 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003568:	4802      	ldr	r0, [pc, #8]	; (8003574 <USART2_IRQHandler+0x10>)
 800356a:	f006 fb41 	bl	8009bf0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800356e:	bf00      	nop
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop
 8003574:	200004d4 	.word	0x200004d4

08003578 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800357c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003580:	f001 fb1a 	bl	8004bb8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003584:	bf00      	nop
 8003586:	bd80      	pop	{r7, pc}

08003588 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003588:	b480      	push	{r7}
 800358a:	af00      	add	r7, sp, #0
  return 1;
 800358c:	2301      	movs	r3, #1
}
 800358e:	4618      	mov	r0, r3
 8003590:	46bd      	mov	sp, r7
 8003592:	bc80      	pop	{r7}
 8003594:	4770      	bx	lr

08003596 <_kill>:

int _kill(int pid, int sig)
{
 8003596:	b580      	push	{r7, lr}
 8003598:	b082      	sub	sp, #8
 800359a:	af00      	add	r7, sp, #0
 800359c:	6078      	str	r0, [r7, #4]
 800359e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80035a0:	f007 f8a6 	bl	800a6f0 <__errno>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2216      	movs	r2, #22
 80035a8:	601a      	str	r2, [r3, #0]
  return -1;
 80035aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	3708      	adds	r7, #8
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <_exit>:

void _exit (int status)
{
 80035b6:	b580      	push	{r7, lr}
 80035b8:	b082      	sub	sp, #8
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80035be:	f04f 31ff 	mov.w	r1, #4294967295
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f7ff ffe7 	bl	8003596 <_kill>
  while (1) {}    /* Make sure we hang here */
 80035c8:	e7fe      	b.n	80035c8 <_exit+0x12>

080035ca <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b086      	sub	sp, #24
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	60f8      	str	r0, [r7, #12]
 80035d2:	60b9      	str	r1, [r7, #8]
 80035d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035d6:	2300      	movs	r3, #0
 80035d8:	617b      	str	r3, [r7, #20]
 80035da:	e00a      	b.n	80035f2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80035dc:	f3af 8000 	nop.w
 80035e0:	4601      	mov	r1, r0
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	1c5a      	adds	r2, r3, #1
 80035e6:	60ba      	str	r2, [r7, #8]
 80035e8:	b2ca      	uxtb	r2, r1
 80035ea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	3301      	adds	r3, #1
 80035f0:	617b      	str	r3, [r7, #20]
 80035f2:	697a      	ldr	r2, [r7, #20]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	429a      	cmp	r2, r3
 80035f8:	dbf0      	blt.n	80035dc <_read+0x12>
  }

  return len;
 80035fa:	687b      	ldr	r3, [r7, #4]
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	3718      	adds	r7, #24
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}

08003604 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b086      	sub	sp, #24
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003610:	2300      	movs	r3, #0
 8003612:	617b      	str	r3, [r7, #20]
 8003614:	e009      	b.n	800362a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	1c5a      	adds	r2, r3, #1
 800361a:	60ba      	str	r2, [r7, #8]
 800361c:	781b      	ldrb	r3, [r3, #0]
 800361e:	4618      	mov	r0, r3
 8003620:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	3301      	adds	r3, #1
 8003628:	617b      	str	r3, [r7, #20]
 800362a:	697a      	ldr	r2, [r7, #20]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	429a      	cmp	r2, r3
 8003630:	dbf1      	blt.n	8003616 <_write+0x12>
  }
  return len;
 8003632:	687b      	ldr	r3, [r7, #4]
}
 8003634:	4618      	mov	r0, r3
 8003636:	3718      	adds	r7, #24
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}

0800363c <_close>:

int _close(int file)
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003644:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003648:	4618      	mov	r0, r3
 800364a:	370c      	adds	r7, #12
 800364c:	46bd      	mov	sp, r7
 800364e:	bc80      	pop	{r7}
 8003650:	4770      	bx	lr

08003652 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003652:	b480      	push	{r7}
 8003654:	b083      	sub	sp, #12
 8003656:	af00      	add	r7, sp, #0
 8003658:	6078      	str	r0, [r7, #4]
 800365a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003662:	605a      	str	r2, [r3, #4]
  return 0;
 8003664:	2300      	movs	r3, #0
}
 8003666:	4618      	mov	r0, r3
 8003668:	370c      	adds	r7, #12
 800366a:	46bd      	mov	sp, r7
 800366c:	bc80      	pop	{r7}
 800366e:	4770      	bx	lr

08003670 <_isatty>:

int _isatty(int file)
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003678:	2301      	movs	r3, #1
}
 800367a:	4618      	mov	r0, r3
 800367c:	370c      	adds	r7, #12
 800367e:	46bd      	mov	sp, r7
 8003680:	bc80      	pop	{r7}
 8003682:	4770      	bx	lr

08003684 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003684:	b480      	push	{r7}
 8003686:	b085      	sub	sp, #20
 8003688:	af00      	add	r7, sp, #0
 800368a:	60f8      	str	r0, [r7, #12]
 800368c:	60b9      	str	r1, [r7, #8]
 800368e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003690:	2300      	movs	r3, #0
}
 8003692:	4618      	mov	r0, r3
 8003694:	3714      	adds	r7, #20
 8003696:	46bd      	mov	sp, r7
 8003698:	bc80      	pop	{r7}
 800369a:	4770      	bx	lr

0800369c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b086      	sub	sp, #24
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80036a4:	4a14      	ldr	r2, [pc, #80]	; (80036f8 <_sbrk+0x5c>)
 80036a6:	4b15      	ldr	r3, [pc, #84]	; (80036fc <_sbrk+0x60>)
 80036a8:	1ad3      	subs	r3, r2, r3
 80036aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80036b0:	4b13      	ldr	r3, [pc, #76]	; (8003700 <_sbrk+0x64>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d102      	bne.n	80036be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80036b8:	4b11      	ldr	r3, [pc, #68]	; (8003700 <_sbrk+0x64>)
 80036ba:	4a12      	ldr	r2, [pc, #72]	; (8003704 <_sbrk+0x68>)
 80036bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036be:	4b10      	ldr	r3, [pc, #64]	; (8003700 <_sbrk+0x64>)
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	4413      	add	r3, r2
 80036c6:	693a      	ldr	r2, [r7, #16]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d207      	bcs.n	80036dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80036cc:	f007 f810 	bl	800a6f0 <__errno>
 80036d0:	4603      	mov	r3, r0
 80036d2:	220c      	movs	r2, #12
 80036d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036d6:	f04f 33ff 	mov.w	r3, #4294967295
 80036da:	e009      	b.n	80036f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036dc:	4b08      	ldr	r3, [pc, #32]	; (8003700 <_sbrk+0x64>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036e2:	4b07      	ldr	r3, [pc, #28]	; (8003700 <_sbrk+0x64>)
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4413      	add	r3, r2
 80036ea:	4a05      	ldr	r2, [pc, #20]	; (8003700 <_sbrk+0x64>)
 80036ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80036ee:	68fb      	ldr	r3, [r7, #12]
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3718      	adds	r7, #24
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	20005000 	.word	0x20005000
 80036fc:	00000400 	.word	0x00000400
 8003700:	2000094c 	.word	0x2000094c
 8003704:	20000980 	.word	0x20000980

08003708 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003708:	b480      	push	{r7}
 800370a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800370c:	bf00      	nop
 800370e:	46bd      	mov	sp, r7
 8003710:	bc80      	pop	{r7}
 8003712:	4770      	bx	lr

08003714 <timerRun>:
void setTimer3 (int duration) {
	timer3_counter = duration/Timer_Cycle;
	timer3_flag = 0;
}

void timerRun(){
 8003714:	b480      	push	{r7}
 8003716:	af00      	add	r7, sp, #0
	if(timer1_counter > 0) {
 8003718:	4b19      	ldr	r3, [pc, #100]	; (8003780 <timerRun+0x6c>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	2b00      	cmp	r3, #0
 800371e:	dd0b      	ble.n	8003738 <timerRun+0x24>
		timer1_counter--;
 8003720:	4b17      	ldr	r3, [pc, #92]	; (8003780 <timerRun+0x6c>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	3b01      	subs	r3, #1
 8003726:	4a16      	ldr	r2, [pc, #88]	; (8003780 <timerRun+0x6c>)
 8003728:	6013      	str	r3, [r2, #0]
		if(timer1_counter <= 0) {
 800372a:	4b15      	ldr	r3, [pc, #84]	; (8003780 <timerRun+0x6c>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2b00      	cmp	r3, #0
 8003730:	dc02      	bgt.n	8003738 <timerRun+0x24>
			timer1_flag = 1;
 8003732:	4b14      	ldr	r3, [pc, #80]	; (8003784 <timerRun+0x70>)
 8003734:	2201      	movs	r2, #1
 8003736:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer2_counter > 0) {
 8003738:	4b13      	ldr	r3, [pc, #76]	; (8003788 <timerRun+0x74>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	2b00      	cmp	r3, #0
 800373e:	dd0b      	ble.n	8003758 <timerRun+0x44>
		timer2_counter--;
 8003740:	4b11      	ldr	r3, [pc, #68]	; (8003788 <timerRun+0x74>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	3b01      	subs	r3, #1
 8003746:	4a10      	ldr	r2, [pc, #64]	; (8003788 <timerRun+0x74>)
 8003748:	6013      	str	r3, [r2, #0]
		if(timer2_counter <= 0) {
 800374a:	4b0f      	ldr	r3, [pc, #60]	; (8003788 <timerRun+0x74>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	2b00      	cmp	r3, #0
 8003750:	dc02      	bgt.n	8003758 <timerRun+0x44>
			timer2_flag = 1;
 8003752:	4b0e      	ldr	r3, [pc, #56]	; (800378c <timerRun+0x78>)
 8003754:	2201      	movs	r2, #1
 8003756:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer3_counter > 0) {
 8003758:	4b0d      	ldr	r3, [pc, #52]	; (8003790 <timerRun+0x7c>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	2b00      	cmp	r3, #0
 800375e:	dd0b      	ble.n	8003778 <timerRun+0x64>
		timer3_counter--;
 8003760:	4b0b      	ldr	r3, [pc, #44]	; (8003790 <timerRun+0x7c>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	3b01      	subs	r3, #1
 8003766:	4a0a      	ldr	r2, [pc, #40]	; (8003790 <timerRun+0x7c>)
 8003768:	6013      	str	r3, [r2, #0]
		if(timer3_counter <= 0) {
 800376a:	4b09      	ldr	r3, [pc, #36]	; (8003790 <timerRun+0x7c>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	2b00      	cmp	r3, #0
 8003770:	dc02      	bgt.n	8003778 <timerRun+0x64>
			timer3_flag = 1;
 8003772:	4b08      	ldr	r3, [pc, #32]	; (8003794 <timerRun+0x80>)
 8003774:	2201      	movs	r2, #1
 8003776:	601a      	str	r2, [r3, #0]
		}
	}
}
 8003778:	bf00      	nop
 800377a:	46bd      	mov	sp, r7
 800377c:	bc80      	pop	{r7}
 800377e:	4770      	bx	lr
 8003780:	20000950 	.word	0x20000950
 8003784:	2000095c 	.word	0x2000095c
 8003788:	20000954 	.word	0x20000954
 800378c:	20000960 	.word	0x20000960
 8003790:	20000958 	.word	0x20000958
 8003794:	20000964 	.word	0x20000964

08003798 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003798:	f7ff ffb6 	bl	8003708 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800379c:	480b      	ldr	r0, [pc, #44]	; (80037cc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800379e:	490c      	ldr	r1, [pc, #48]	; (80037d0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80037a0:	4a0c      	ldr	r2, [pc, #48]	; (80037d4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80037a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80037a4:	e002      	b.n	80037ac <LoopCopyDataInit>

080037a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80037a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80037a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80037aa:	3304      	adds	r3, #4

080037ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80037ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80037ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80037b0:	d3f9      	bcc.n	80037a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80037b2:	4a09      	ldr	r2, [pc, #36]	; (80037d8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80037b4:	4c09      	ldr	r4, [pc, #36]	; (80037dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80037b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80037b8:	e001      	b.n	80037be <LoopFillZerobss>

080037ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80037ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80037bc:	3204      	adds	r2, #4

080037be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80037be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80037c0:	d3fb      	bcc.n	80037ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80037c2:	f006 ff9b 	bl	800a6fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80037c6:	f7fe fc0d 	bl	8001fe4 <main>
  bx lr
 80037ca:	4770      	bx	lr
  ldr r0, =_sdata
 80037cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80037d0:	2000023c 	.word	0x2000023c
  ldr r2, =_sidata
 80037d4:	0800d9bc 	.word	0x0800d9bc
  ldr r2, =_sbss
 80037d8:	2000023c 	.word	0x2000023c
  ldr r4, =_ebss
 80037dc:	2000097c 	.word	0x2000097c

080037e0 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80037e0:	e7fe      	b.n	80037e0 <CAN1_RX1_IRQHandler>
	...

080037e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80037e8:	4b08      	ldr	r3, [pc, #32]	; (800380c <HAL_Init+0x28>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a07      	ldr	r2, [pc, #28]	; (800380c <HAL_Init+0x28>)
 80037ee:	f043 0310 	orr.w	r3, r3, #16
 80037f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037f4:	2003      	movs	r0, #3
 80037f6:	f000 fd3b 	bl	8004270 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80037fa:	2000      	movs	r0, #0
 80037fc:	f000 f808 	bl	8003810 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003800:	f7ff fc4a 	bl	8003098 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003804:	2300      	movs	r3, #0
}
 8003806:	4618      	mov	r0, r3
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	40022000 	.word	0x40022000

08003810 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b082      	sub	sp, #8
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003818:	4b12      	ldr	r3, [pc, #72]	; (8003864 <HAL_InitTick+0x54>)
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	4b12      	ldr	r3, [pc, #72]	; (8003868 <HAL_InitTick+0x58>)
 800381e:	781b      	ldrb	r3, [r3, #0]
 8003820:	4619      	mov	r1, r3
 8003822:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003826:	fbb3 f3f1 	udiv	r3, r3, r1
 800382a:	fbb2 f3f3 	udiv	r3, r2, r3
 800382e:	4618      	mov	r0, r3
 8003830:	f000 fd53 	bl	80042da <HAL_SYSTICK_Config>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d001      	beq.n	800383e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e00e      	b.n	800385c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2b0f      	cmp	r3, #15
 8003842:	d80a      	bhi.n	800385a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003844:	2200      	movs	r2, #0
 8003846:	6879      	ldr	r1, [r7, #4]
 8003848:	f04f 30ff 	mov.w	r0, #4294967295
 800384c:	f000 fd1b 	bl	8004286 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003850:	4a06      	ldr	r2, [pc, #24]	; (800386c <HAL_InitTick+0x5c>)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003856:	2300      	movs	r3, #0
 8003858:	e000      	b.n	800385c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
}
 800385c:	4618      	mov	r0, r3
 800385e:	3708      	adds	r7, #8
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}
 8003864:	20000060 	.word	0x20000060
 8003868:	20000068 	.word	0x20000068
 800386c:	20000064 	.word	0x20000064

08003870 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003870:	b480      	push	{r7}
 8003872:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003874:	4b05      	ldr	r3, [pc, #20]	; (800388c <HAL_IncTick+0x1c>)
 8003876:	781b      	ldrb	r3, [r3, #0]
 8003878:	461a      	mov	r2, r3
 800387a:	4b05      	ldr	r3, [pc, #20]	; (8003890 <HAL_IncTick+0x20>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4413      	add	r3, r2
 8003880:	4a03      	ldr	r2, [pc, #12]	; (8003890 <HAL_IncTick+0x20>)
 8003882:	6013      	str	r3, [r2, #0]
}
 8003884:	bf00      	nop
 8003886:	46bd      	mov	sp, r7
 8003888:	bc80      	pop	{r7}
 800388a:	4770      	bx	lr
 800388c:	20000068 	.word	0x20000068
 8003890:	20000968 	.word	0x20000968

08003894 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003894:	b480      	push	{r7}
 8003896:	af00      	add	r7, sp, #0
  return uwTick;
 8003898:	4b02      	ldr	r3, [pc, #8]	; (80038a4 <HAL_GetTick+0x10>)
 800389a:	681b      	ldr	r3, [r3, #0]
}
 800389c:	4618      	mov	r0, r3
 800389e:	46bd      	mov	sp, r7
 80038a0:	bc80      	pop	{r7}
 80038a2:	4770      	bx	lr
 80038a4:	20000968 	.word	0x20000968

080038a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038b0:	f7ff fff0 	bl	8003894 <HAL_GetTick>
 80038b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038c0:	d005      	beq.n	80038ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80038c2:	4b0a      	ldr	r3, [pc, #40]	; (80038ec <HAL_Delay+0x44>)
 80038c4:	781b      	ldrb	r3, [r3, #0]
 80038c6:	461a      	mov	r2, r3
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	4413      	add	r3, r2
 80038cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80038ce:	bf00      	nop
 80038d0:	f7ff ffe0 	bl	8003894 <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	68fa      	ldr	r2, [r7, #12]
 80038dc:	429a      	cmp	r2, r3
 80038de:	d8f7      	bhi.n	80038d0 <HAL_Delay+0x28>
  {
  }
}
 80038e0:	bf00      	nop
 80038e2:	bf00      	nop
 80038e4:	3710      	adds	r7, #16
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	bf00      	nop
 80038ec:	20000068 	.word	0x20000068

080038f0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b086      	sub	sp, #24
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038f8:	2300      	movs	r3, #0
 80038fa:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80038fc:	2300      	movs	r3, #0
 80038fe:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003900:	2300      	movs	r3, #0
 8003902:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003904:	2300      	movs	r3, #0
 8003906:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d101      	bne.n	8003912 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e0be      	b.n	8003a90 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800391c:	2b00      	cmp	r3, #0
 800391e:	d109      	bne.n	8003934 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f7ff fbe4 	bl	80030fc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f000 fb85 	bl	8004044 <ADC_ConversionStop_Disable>
 800393a:	4603      	mov	r3, r0
 800393c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003942:	f003 0310 	and.w	r3, r3, #16
 8003946:	2b00      	cmp	r3, #0
 8003948:	f040 8099 	bne.w	8003a7e <HAL_ADC_Init+0x18e>
 800394c:	7dfb      	ldrb	r3, [r7, #23]
 800394e:	2b00      	cmp	r3, #0
 8003950:	f040 8095 	bne.w	8003a7e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003958:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800395c:	f023 0302 	bic.w	r3, r3, #2
 8003960:	f043 0202 	orr.w	r2, r3, #2
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003970:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	7b1b      	ldrb	r3, [r3, #12]
 8003976:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003978:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800397a:	68ba      	ldr	r2, [r7, #8]
 800397c:	4313      	orrs	r3, r2
 800397e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003988:	d003      	beq.n	8003992 <HAL_ADC_Init+0xa2>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	2b01      	cmp	r3, #1
 8003990:	d102      	bne.n	8003998 <HAL_ADC_Init+0xa8>
 8003992:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003996:	e000      	b.n	800399a <HAL_ADC_Init+0xaa>
 8003998:	2300      	movs	r3, #0
 800399a:	693a      	ldr	r2, [r7, #16]
 800399c:	4313      	orrs	r3, r2
 800399e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	7d1b      	ldrb	r3, [r3, #20]
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d119      	bne.n	80039dc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	7b1b      	ldrb	r3, [r3, #12]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d109      	bne.n	80039c4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	699b      	ldr	r3, [r3, #24]
 80039b4:	3b01      	subs	r3, #1
 80039b6:	035a      	lsls	r2, r3, #13
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80039c0:	613b      	str	r3, [r7, #16]
 80039c2:	e00b      	b.n	80039dc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039c8:	f043 0220 	orr.w	r2, r3, #32
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d4:	f043 0201 	orr.w	r2, r3, #1
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	693a      	ldr	r2, [r7, #16]
 80039ec:	430a      	orrs	r2, r1
 80039ee:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	689a      	ldr	r2, [r3, #8]
 80039f6:	4b28      	ldr	r3, [pc, #160]	; (8003a98 <HAL_ADC_Init+0x1a8>)
 80039f8:	4013      	ands	r3, r2
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	6812      	ldr	r2, [r2, #0]
 80039fe:	68b9      	ldr	r1, [r7, #8]
 8003a00:	430b      	orrs	r3, r1
 8003a02:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a0c:	d003      	beq.n	8003a16 <HAL_ADC_Init+0x126>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d104      	bne.n	8003a20 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	691b      	ldr	r3, [r3, #16]
 8003a1a:	3b01      	subs	r3, #1
 8003a1c:	051b      	lsls	r3, r3, #20
 8003a1e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a26:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	68fa      	ldr	r2, [r7, #12]
 8003a30:	430a      	orrs	r2, r1
 8003a32:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	689a      	ldr	r2, [r3, #8]
 8003a3a:	4b18      	ldr	r3, [pc, #96]	; (8003a9c <HAL_ADC_Init+0x1ac>)
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	68ba      	ldr	r2, [r7, #8]
 8003a40:	429a      	cmp	r2, r3
 8003a42:	d10b      	bne.n	8003a5c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a4e:	f023 0303 	bic.w	r3, r3, #3
 8003a52:	f043 0201 	orr.w	r2, r3, #1
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003a5a:	e018      	b.n	8003a8e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a60:	f023 0312 	bic.w	r3, r3, #18
 8003a64:	f043 0210 	orr.w	r2, r3, #16
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a70:	f043 0201 	orr.w	r2, r3, #1
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003a7c:	e007      	b.n	8003a8e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a82:	f043 0210 	orr.w	r2, r3, #16
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003a8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3718      	adds	r7, #24
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	ffe1f7fd 	.word	0xffe1f7fd
 8003a9c:	ff1f0efe 	.word	0xff1f0efe

08003aa0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d101      	bne.n	8003aba <HAL_ADC_Start+0x1a>
 8003ab6:	2302      	movs	r3, #2
 8003ab8:	e098      	b.n	8003bec <HAL_ADC_Start+0x14c>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2201      	movs	r2, #1
 8003abe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f000 fa64 	bl	8003f90 <ADC_Enable>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003acc:	7bfb      	ldrb	r3, [r7, #15]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	f040 8087 	bne.w	8003be2 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ad8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003adc:	f023 0301 	bic.w	r3, r3, #1
 8003ae0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a41      	ldr	r2, [pc, #260]	; (8003bf4 <HAL_ADC_Start+0x154>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d105      	bne.n	8003afe <HAL_ADC_Start+0x5e>
 8003af2:	4b41      	ldr	r3, [pc, #260]	; (8003bf8 <HAL_ADC_Start+0x158>)
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d115      	bne.n	8003b2a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b02:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d026      	beq.n	8003b66 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b1c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003b20:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003b28:	e01d      	b.n	8003b66 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b2e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a2f      	ldr	r2, [pc, #188]	; (8003bf8 <HAL_ADC_Start+0x158>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d004      	beq.n	8003b4a <HAL_ADC_Start+0xaa>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a2b      	ldr	r2, [pc, #172]	; (8003bf4 <HAL_ADC_Start+0x154>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d10d      	bne.n	8003b66 <HAL_ADC_Start+0xc6>
 8003b4a:	4b2b      	ldr	r3, [pc, #172]	; (8003bf8 <HAL_ADC_Start+0x158>)
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d007      	beq.n	8003b66 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b5a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003b5e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d006      	beq.n	8003b80 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b76:	f023 0206 	bic.w	r2, r3, #6
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	62da      	str	r2, [r3, #44]	; 0x2c
 8003b7e:	e002      	b.n	8003b86 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f06f 0202 	mvn.w	r2, #2
 8003b96:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003ba2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003ba6:	d113      	bne.n	8003bd0 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003bac:	4a11      	ldr	r2, [pc, #68]	; (8003bf4 <HAL_ADC_Start+0x154>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d105      	bne.n	8003bbe <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003bb2:	4b11      	ldr	r3, [pc, #68]	; (8003bf8 <HAL_ADC_Start+0x158>)
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d108      	bne.n	8003bd0 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	689a      	ldr	r2, [r3, #8]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003bcc:	609a      	str	r2, [r3, #8]
 8003bce:	e00c      	b.n	8003bea <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	689a      	ldr	r2, [r3, #8]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003bde:	609a      	str	r2, [r3, #8]
 8003be0:	e003      	b.n	8003bea <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8003bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3710      	adds	r7, #16
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	40012800 	.word	0x40012800
 8003bf8:	40012400 	.word	0x40012400

08003bfc <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b084      	sub	sp, #16
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	f003 0320 	and.w	r3, r3, #32
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d03e      	beq.n	8003c9c <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	f003 0302 	and.w	r3, r3, #2
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d039      	beq.n	8003c9c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c2c:	f003 0310 	and.w	r3, r3, #16
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d105      	bne.n	8003c40 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c38:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003c4a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003c4e:	d11d      	bne.n	8003c8c <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d119      	bne.n	8003c8c <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	685a      	ldr	r2, [r3, #4]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f022 0220 	bic.w	r2, r2, #32
 8003c66:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c6c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d105      	bne.n	8003c8c <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c84:	f043 0201 	orr.w	r2, r3, #1
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	f000 f874 	bl	8003d7a <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f06f 0212 	mvn.w	r2, #18
 8003c9a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d04d      	beq.n	8003d42 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	f003 0304 	and.w	r3, r3, #4
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d048      	beq.n	8003d42 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb4:	f003 0310 	and.w	r3, r3, #16
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d105      	bne.n	8003cc8 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cc0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8003cd2:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8003cd6:	d012      	beq.n	8003cfe <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d125      	bne.n	8003d32 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003cf0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003cf4:	d11d      	bne.n	8003d32 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d119      	bne.n	8003d32 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	685a      	ldr	r2, [r3, #4]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d0c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d105      	bne.n	8003d32 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d2a:	f043 0201 	orr.w	r2, r3, #1
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f000 f9c7 	bl	80040c6 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f06f 020c 	mvn.w	r2, #12
 8003d40:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d012      	beq.n	8003d72 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	f003 0301 	and.w	r3, r3, #1
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d00d      	beq.n	8003d72 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d5a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003d62:	6878      	ldr	r0, [r7, #4]
 8003d64:	f000 f812 	bl	8003d8c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f06f 0201 	mvn.w	r2, #1
 8003d70:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003d72:	bf00      	nop
 8003d74:	3710      	adds	r7, #16
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}

08003d7a <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003d7a:	b480      	push	{r7}
 8003d7c:	b083      	sub	sp, #12
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003d82:	bf00      	nop
 8003d84:	370c      	adds	r7, #12
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bc80      	pop	{r7}
 8003d8a:	4770      	bx	lr

08003d8c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b083      	sub	sp, #12
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003d94:	bf00      	nop
 8003d96:	370c      	adds	r7, #12
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bc80      	pop	{r7}
 8003d9c:	4770      	bx	lr
	...

08003da0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003da0:	b480      	push	{r7}
 8003da2:	b085      	sub	sp, #20
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003daa:	2300      	movs	r3, #0
 8003dac:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003dae:	2300      	movs	r3, #0
 8003db0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d101      	bne.n	8003dc0 <HAL_ADC_ConfigChannel+0x20>
 8003dbc:	2302      	movs	r3, #2
 8003dbe:	e0dc      	b.n	8003f7a <HAL_ADC_ConfigChannel+0x1da>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	2b06      	cmp	r3, #6
 8003dce:	d81c      	bhi.n	8003e0a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	685a      	ldr	r2, [r3, #4]
 8003dda:	4613      	mov	r3, r2
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	4413      	add	r3, r2
 8003de0:	3b05      	subs	r3, #5
 8003de2:	221f      	movs	r2, #31
 8003de4:	fa02 f303 	lsl.w	r3, r2, r3
 8003de8:	43db      	mvns	r3, r3
 8003dea:	4019      	ands	r1, r3
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	6818      	ldr	r0, [r3, #0]
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	685a      	ldr	r2, [r3, #4]
 8003df4:	4613      	mov	r3, r2
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	4413      	add	r3, r2
 8003dfa:	3b05      	subs	r3, #5
 8003dfc:	fa00 f203 	lsl.w	r2, r0, r3
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	430a      	orrs	r2, r1
 8003e06:	635a      	str	r2, [r3, #52]	; 0x34
 8003e08:	e03c      	b.n	8003e84 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	2b0c      	cmp	r3, #12
 8003e10:	d81c      	bhi.n	8003e4c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	685a      	ldr	r2, [r3, #4]
 8003e1c:	4613      	mov	r3, r2
 8003e1e:	009b      	lsls	r3, r3, #2
 8003e20:	4413      	add	r3, r2
 8003e22:	3b23      	subs	r3, #35	; 0x23
 8003e24:	221f      	movs	r2, #31
 8003e26:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2a:	43db      	mvns	r3, r3
 8003e2c:	4019      	ands	r1, r3
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	6818      	ldr	r0, [r3, #0]
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	685a      	ldr	r2, [r3, #4]
 8003e36:	4613      	mov	r3, r2
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	4413      	add	r3, r2
 8003e3c:	3b23      	subs	r3, #35	; 0x23
 8003e3e:	fa00 f203 	lsl.w	r2, r0, r3
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	430a      	orrs	r2, r1
 8003e48:	631a      	str	r2, [r3, #48]	; 0x30
 8003e4a:	e01b      	b.n	8003e84 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	685a      	ldr	r2, [r3, #4]
 8003e56:	4613      	mov	r3, r2
 8003e58:	009b      	lsls	r3, r3, #2
 8003e5a:	4413      	add	r3, r2
 8003e5c:	3b41      	subs	r3, #65	; 0x41
 8003e5e:	221f      	movs	r2, #31
 8003e60:	fa02 f303 	lsl.w	r3, r2, r3
 8003e64:	43db      	mvns	r3, r3
 8003e66:	4019      	ands	r1, r3
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	6818      	ldr	r0, [r3, #0]
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	685a      	ldr	r2, [r3, #4]
 8003e70:	4613      	mov	r3, r2
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	4413      	add	r3, r2
 8003e76:	3b41      	subs	r3, #65	; 0x41
 8003e78:	fa00 f203 	lsl.w	r2, r0, r3
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	430a      	orrs	r2, r1
 8003e82:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	2b09      	cmp	r3, #9
 8003e8a:	d91c      	bls.n	8003ec6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	68d9      	ldr	r1, [r3, #12]
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	4613      	mov	r3, r2
 8003e98:	005b      	lsls	r3, r3, #1
 8003e9a:	4413      	add	r3, r2
 8003e9c:	3b1e      	subs	r3, #30
 8003e9e:	2207      	movs	r2, #7
 8003ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea4:	43db      	mvns	r3, r3
 8003ea6:	4019      	ands	r1, r3
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	6898      	ldr	r0, [r3, #8]
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	005b      	lsls	r3, r3, #1
 8003eb4:	4413      	add	r3, r2
 8003eb6:	3b1e      	subs	r3, #30
 8003eb8:	fa00 f203 	lsl.w	r2, r0, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	430a      	orrs	r2, r1
 8003ec2:	60da      	str	r2, [r3, #12]
 8003ec4:	e019      	b.n	8003efa <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	6919      	ldr	r1, [r3, #16]
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	4613      	mov	r3, r2
 8003ed2:	005b      	lsls	r3, r3, #1
 8003ed4:	4413      	add	r3, r2
 8003ed6:	2207      	movs	r2, #7
 8003ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8003edc:	43db      	mvns	r3, r3
 8003ede:	4019      	ands	r1, r3
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	6898      	ldr	r0, [r3, #8]
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	681a      	ldr	r2, [r3, #0]
 8003ee8:	4613      	mov	r3, r2
 8003eea:	005b      	lsls	r3, r3, #1
 8003eec:	4413      	add	r3, r2
 8003eee:	fa00 f203 	lsl.w	r2, r0, r3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	430a      	orrs	r2, r1
 8003ef8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	2b10      	cmp	r3, #16
 8003f00:	d003      	beq.n	8003f0a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003f06:	2b11      	cmp	r3, #17
 8003f08:	d132      	bne.n	8003f70 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a1d      	ldr	r2, [pc, #116]	; (8003f84 <HAL_ADC_ConfigChannel+0x1e4>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d125      	bne.n	8003f60 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d126      	bne.n	8003f70 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	689a      	ldr	r2, [r3, #8]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003f30:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	2b10      	cmp	r3, #16
 8003f38:	d11a      	bne.n	8003f70 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003f3a:	4b13      	ldr	r3, [pc, #76]	; (8003f88 <HAL_ADC_ConfigChannel+0x1e8>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a13      	ldr	r2, [pc, #76]	; (8003f8c <HAL_ADC_ConfigChannel+0x1ec>)
 8003f40:	fba2 2303 	umull	r2, r3, r2, r3
 8003f44:	0c9a      	lsrs	r2, r3, #18
 8003f46:	4613      	mov	r3, r2
 8003f48:	009b      	lsls	r3, r3, #2
 8003f4a:	4413      	add	r3, r2
 8003f4c:	005b      	lsls	r3, r3, #1
 8003f4e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003f50:	e002      	b.n	8003f58 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	3b01      	subs	r3, #1
 8003f56:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d1f9      	bne.n	8003f52 <HAL_ADC_ConfigChannel+0x1b2>
 8003f5e:	e007      	b.n	8003f70 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f64:	f043 0220 	orr.w	r2, r3, #32
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2200      	movs	r2, #0
 8003f74:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003f78:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3714      	adds	r7, #20
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bc80      	pop	{r7}
 8003f82:	4770      	bx	lr
 8003f84:	40012400 	.word	0x40012400
 8003f88:	20000060 	.word	0x20000060
 8003f8c:	431bde83 	.word	0x431bde83

08003f90 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b084      	sub	sp, #16
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	f003 0301 	and.w	r3, r3, #1
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d040      	beq.n	8004030 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	689a      	ldr	r2, [r3, #8]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f042 0201 	orr.w	r2, r2, #1
 8003fbc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003fbe:	4b1f      	ldr	r3, [pc, #124]	; (800403c <ADC_Enable+0xac>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a1f      	ldr	r2, [pc, #124]	; (8004040 <ADC_Enable+0xb0>)
 8003fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8003fc8:	0c9b      	lsrs	r3, r3, #18
 8003fca:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003fcc:	e002      	b.n	8003fd4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	3b01      	subs	r3, #1
 8003fd2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d1f9      	bne.n	8003fce <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003fda:	f7ff fc5b 	bl	8003894 <HAL_GetTick>
 8003fde:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003fe0:	e01f      	b.n	8004022 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003fe2:	f7ff fc57 	bl	8003894 <HAL_GetTick>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	1ad3      	subs	r3, r2, r3
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	d918      	bls.n	8004022 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	f003 0301 	and.w	r3, r3, #1
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d011      	beq.n	8004022 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004002:	f043 0210 	orr.w	r2, r3, #16
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800400e:	f043 0201 	orr.w	r2, r3, #1
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2200      	movs	r2, #0
 800401a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e007      	b.n	8004032 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	f003 0301 	and.w	r3, r3, #1
 800402c:	2b01      	cmp	r3, #1
 800402e:	d1d8      	bne.n	8003fe2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004030:	2300      	movs	r3, #0
}
 8004032:	4618      	mov	r0, r3
 8004034:	3710      	adds	r7, #16
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
 800403a:	bf00      	nop
 800403c:	20000060 	.word	0x20000060
 8004040:	431bde83 	.word	0x431bde83

08004044 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b084      	sub	sp, #16
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800404c:	2300      	movs	r3, #0
 800404e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	f003 0301 	and.w	r3, r3, #1
 800405a:	2b01      	cmp	r3, #1
 800405c:	d12e      	bne.n	80040bc <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	689a      	ldr	r2, [r3, #8]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f022 0201 	bic.w	r2, r2, #1
 800406c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800406e:	f7ff fc11 	bl	8003894 <HAL_GetTick>
 8004072:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004074:	e01b      	b.n	80040ae <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004076:	f7ff fc0d 	bl	8003894 <HAL_GetTick>
 800407a:	4602      	mov	r2, r0
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	2b02      	cmp	r3, #2
 8004082:	d914      	bls.n	80040ae <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	f003 0301 	and.w	r3, r3, #1
 800408e:	2b01      	cmp	r3, #1
 8004090:	d10d      	bne.n	80040ae <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004096:	f043 0210 	orr.w	r2, r3, #16
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040a2:	f043 0201 	orr.w	r2, r3, #1
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	e007      	b.n	80040be <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	f003 0301 	and.w	r3, r3, #1
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d0dc      	beq.n	8004076 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80040bc:	2300      	movs	r3, #0
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3710      	adds	r7, #16
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}

080040c6 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80040c6:	b480      	push	{r7}
 80040c8:	b083      	sub	sp, #12
 80040ca:	af00      	add	r7, sp, #0
 80040cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80040ce:	bf00      	nop
 80040d0:	370c      	adds	r7, #12
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bc80      	pop	{r7}
 80040d6:	4770      	bx	lr

080040d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040d8:	b480      	push	{r7}
 80040da:	b085      	sub	sp, #20
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	f003 0307 	and.w	r3, r3, #7
 80040e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040e8:	4b0c      	ldr	r3, [pc, #48]	; (800411c <__NVIC_SetPriorityGrouping+0x44>)
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040ee:	68ba      	ldr	r2, [r7, #8]
 80040f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80040f4:	4013      	ands	r3, r2
 80040f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004100:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004104:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004108:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800410a:	4a04      	ldr	r2, [pc, #16]	; (800411c <__NVIC_SetPriorityGrouping+0x44>)
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	60d3      	str	r3, [r2, #12]
}
 8004110:	bf00      	nop
 8004112:	3714      	adds	r7, #20
 8004114:	46bd      	mov	sp, r7
 8004116:	bc80      	pop	{r7}
 8004118:	4770      	bx	lr
 800411a:	bf00      	nop
 800411c:	e000ed00 	.word	0xe000ed00

08004120 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004120:	b480      	push	{r7}
 8004122:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004124:	4b04      	ldr	r3, [pc, #16]	; (8004138 <__NVIC_GetPriorityGrouping+0x18>)
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	0a1b      	lsrs	r3, r3, #8
 800412a:	f003 0307 	and.w	r3, r3, #7
}
 800412e:	4618      	mov	r0, r3
 8004130:	46bd      	mov	sp, r7
 8004132:	bc80      	pop	{r7}
 8004134:	4770      	bx	lr
 8004136:	bf00      	nop
 8004138:	e000ed00 	.word	0xe000ed00

0800413c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800413c:	b480      	push	{r7}
 800413e:	b083      	sub	sp, #12
 8004140:	af00      	add	r7, sp, #0
 8004142:	4603      	mov	r3, r0
 8004144:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004146:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800414a:	2b00      	cmp	r3, #0
 800414c:	db0b      	blt.n	8004166 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800414e:	79fb      	ldrb	r3, [r7, #7]
 8004150:	f003 021f 	and.w	r2, r3, #31
 8004154:	4906      	ldr	r1, [pc, #24]	; (8004170 <__NVIC_EnableIRQ+0x34>)
 8004156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800415a:	095b      	lsrs	r3, r3, #5
 800415c:	2001      	movs	r0, #1
 800415e:	fa00 f202 	lsl.w	r2, r0, r2
 8004162:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004166:	bf00      	nop
 8004168:	370c      	adds	r7, #12
 800416a:	46bd      	mov	sp, r7
 800416c:	bc80      	pop	{r7}
 800416e:	4770      	bx	lr
 8004170:	e000e100 	.word	0xe000e100

08004174 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004174:	b480      	push	{r7}
 8004176:	b083      	sub	sp, #12
 8004178:	af00      	add	r7, sp, #0
 800417a:	4603      	mov	r3, r0
 800417c:	6039      	str	r1, [r7, #0]
 800417e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004180:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004184:	2b00      	cmp	r3, #0
 8004186:	db0a      	blt.n	800419e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	b2da      	uxtb	r2, r3
 800418c:	490c      	ldr	r1, [pc, #48]	; (80041c0 <__NVIC_SetPriority+0x4c>)
 800418e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004192:	0112      	lsls	r2, r2, #4
 8004194:	b2d2      	uxtb	r2, r2
 8004196:	440b      	add	r3, r1
 8004198:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800419c:	e00a      	b.n	80041b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	b2da      	uxtb	r2, r3
 80041a2:	4908      	ldr	r1, [pc, #32]	; (80041c4 <__NVIC_SetPriority+0x50>)
 80041a4:	79fb      	ldrb	r3, [r7, #7]
 80041a6:	f003 030f 	and.w	r3, r3, #15
 80041aa:	3b04      	subs	r3, #4
 80041ac:	0112      	lsls	r2, r2, #4
 80041ae:	b2d2      	uxtb	r2, r2
 80041b0:	440b      	add	r3, r1
 80041b2:	761a      	strb	r2, [r3, #24]
}
 80041b4:	bf00      	nop
 80041b6:	370c      	adds	r7, #12
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bc80      	pop	{r7}
 80041bc:	4770      	bx	lr
 80041be:	bf00      	nop
 80041c0:	e000e100 	.word	0xe000e100
 80041c4:	e000ed00 	.word	0xe000ed00

080041c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b089      	sub	sp, #36	; 0x24
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	60f8      	str	r0, [r7, #12]
 80041d0:	60b9      	str	r1, [r7, #8]
 80041d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	f003 0307 	and.w	r3, r3, #7
 80041da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041dc:	69fb      	ldr	r3, [r7, #28]
 80041de:	f1c3 0307 	rsb	r3, r3, #7
 80041e2:	2b04      	cmp	r3, #4
 80041e4:	bf28      	it	cs
 80041e6:	2304      	movcs	r3, #4
 80041e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041ea:	69fb      	ldr	r3, [r7, #28]
 80041ec:	3304      	adds	r3, #4
 80041ee:	2b06      	cmp	r3, #6
 80041f0:	d902      	bls.n	80041f8 <NVIC_EncodePriority+0x30>
 80041f2:	69fb      	ldr	r3, [r7, #28]
 80041f4:	3b03      	subs	r3, #3
 80041f6:	e000      	b.n	80041fa <NVIC_EncodePriority+0x32>
 80041f8:	2300      	movs	r3, #0
 80041fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041fc:	f04f 32ff 	mov.w	r2, #4294967295
 8004200:	69bb      	ldr	r3, [r7, #24]
 8004202:	fa02 f303 	lsl.w	r3, r2, r3
 8004206:	43da      	mvns	r2, r3
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	401a      	ands	r2, r3
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004210:	f04f 31ff 	mov.w	r1, #4294967295
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	fa01 f303 	lsl.w	r3, r1, r3
 800421a:	43d9      	mvns	r1, r3
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004220:	4313      	orrs	r3, r2
         );
}
 8004222:	4618      	mov	r0, r3
 8004224:	3724      	adds	r7, #36	; 0x24
 8004226:	46bd      	mov	sp, r7
 8004228:	bc80      	pop	{r7}
 800422a:	4770      	bx	lr

0800422c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b082      	sub	sp, #8
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	3b01      	subs	r3, #1
 8004238:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800423c:	d301      	bcc.n	8004242 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800423e:	2301      	movs	r3, #1
 8004240:	e00f      	b.n	8004262 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004242:	4a0a      	ldr	r2, [pc, #40]	; (800426c <SysTick_Config+0x40>)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	3b01      	subs	r3, #1
 8004248:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800424a:	210f      	movs	r1, #15
 800424c:	f04f 30ff 	mov.w	r0, #4294967295
 8004250:	f7ff ff90 	bl	8004174 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004254:	4b05      	ldr	r3, [pc, #20]	; (800426c <SysTick_Config+0x40>)
 8004256:	2200      	movs	r2, #0
 8004258:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800425a:	4b04      	ldr	r3, [pc, #16]	; (800426c <SysTick_Config+0x40>)
 800425c:	2207      	movs	r2, #7
 800425e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004260:	2300      	movs	r3, #0
}
 8004262:	4618      	mov	r0, r3
 8004264:	3708      	adds	r7, #8
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop
 800426c:	e000e010 	.word	0xe000e010

08004270 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004278:	6878      	ldr	r0, [r7, #4]
 800427a:	f7ff ff2d 	bl	80040d8 <__NVIC_SetPriorityGrouping>
}
 800427e:	bf00      	nop
 8004280:	3708      	adds	r7, #8
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}

08004286 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004286:	b580      	push	{r7, lr}
 8004288:	b086      	sub	sp, #24
 800428a:	af00      	add	r7, sp, #0
 800428c:	4603      	mov	r3, r0
 800428e:	60b9      	str	r1, [r7, #8]
 8004290:	607a      	str	r2, [r7, #4]
 8004292:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004294:	2300      	movs	r3, #0
 8004296:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004298:	f7ff ff42 	bl	8004120 <__NVIC_GetPriorityGrouping>
 800429c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800429e:	687a      	ldr	r2, [r7, #4]
 80042a0:	68b9      	ldr	r1, [r7, #8]
 80042a2:	6978      	ldr	r0, [r7, #20]
 80042a4:	f7ff ff90 	bl	80041c8 <NVIC_EncodePriority>
 80042a8:	4602      	mov	r2, r0
 80042aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042ae:	4611      	mov	r1, r2
 80042b0:	4618      	mov	r0, r3
 80042b2:	f7ff ff5f 	bl	8004174 <__NVIC_SetPriority>
}
 80042b6:	bf00      	nop
 80042b8:	3718      	adds	r7, #24
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}

080042be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042be:	b580      	push	{r7, lr}
 80042c0:	b082      	sub	sp, #8
 80042c2:	af00      	add	r7, sp, #0
 80042c4:	4603      	mov	r3, r0
 80042c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80042c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042cc:	4618      	mov	r0, r3
 80042ce:	f7ff ff35 	bl	800413c <__NVIC_EnableIRQ>
}
 80042d2:	bf00      	nop
 80042d4:	3708      	adds	r7, #8
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}

080042da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80042da:	b580      	push	{r7, lr}
 80042dc:	b082      	sub	sp, #8
 80042de:	af00      	add	r7, sp, #0
 80042e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f7ff ffa2 	bl	800422c <SysTick_Config>
 80042e8:	4603      	mov	r3, r0
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3708      	adds	r7, #8
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
	...

080042f4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b085      	sub	sp, #20
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80042fc:	2300      	movs	r3, #0
 80042fe:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d101      	bne.n	800430a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e043      	b.n	8004392 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	461a      	mov	r2, r3
 8004310:	4b22      	ldr	r3, [pc, #136]	; (800439c <HAL_DMA_Init+0xa8>)
 8004312:	4413      	add	r3, r2
 8004314:	4a22      	ldr	r2, [pc, #136]	; (80043a0 <HAL_DMA_Init+0xac>)
 8004316:	fba2 2303 	umull	r2, r3, r2, r3
 800431a:	091b      	lsrs	r3, r3, #4
 800431c:	009a      	lsls	r2, r3, #2
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a1f      	ldr	r2, [pc, #124]	; (80043a4 <HAL_DMA_Init+0xb0>)
 8004326:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2202      	movs	r2, #2
 800432c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800433e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004342:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800434c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004358:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	695b      	ldr	r3, [r3, #20]
 800435e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004364:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	69db      	ldr	r3, [r3, #28]
 800436a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800436c:	68fa      	ldr	r2, [r7, #12]
 800436e:	4313      	orrs	r3, r2
 8004370:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	68fa      	ldr	r2, [r7, #12]
 8004378:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2200      	movs	r2, #0
 800438c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004390:	2300      	movs	r3, #0
}
 8004392:	4618      	mov	r0, r3
 8004394:	3714      	adds	r7, #20
 8004396:	46bd      	mov	sp, r7
 8004398:	bc80      	pop	{r7}
 800439a:	4770      	bx	lr
 800439c:	bffdfff8 	.word	0xbffdfff8
 80043a0:	cccccccd 	.word	0xcccccccd
 80043a4:	40020000 	.word	0x40020000

080043a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b086      	sub	sp, #24
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	607a      	str	r2, [r7, #4]
 80043b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043b6:	2300      	movs	r3, #0
 80043b8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d101      	bne.n	80043c8 <HAL_DMA_Start_IT+0x20>
 80043c4:	2302      	movs	r3, #2
 80043c6:	e04b      	b.n	8004460 <HAL_DMA_Start_IT+0xb8>
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	2b01      	cmp	r3, #1
 80043da:	d13a      	bne.n	8004452 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2202      	movs	r2, #2
 80043e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2200      	movs	r2, #0
 80043e8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f022 0201 	bic.w	r2, r2, #1
 80043f8:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	68b9      	ldr	r1, [r7, #8]
 8004400:	68f8      	ldr	r0, [r7, #12]
 8004402:	f000 f9f8 	bl	80047f6 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800440a:	2b00      	cmp	r3, #0
 800440c:	d008      	beq.n	8004420 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f042 020e 	orr.w	r2, r2, #14
 800441c:	601a      	str	r2, [r3, #0]
 800441e:	e00f      	b.n	8004440 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f022 0204 	bic.w	r2, r2, #4
 800442e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f042 020a 	orr.w	r2, r2, #10
 800443e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f042 0201 	orr.w	r2, r2, #1
 800444e:	601a      	str	r2, [r3, #0]
 8004450:	e005      	b.n	800445e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2200      	movs	r2, #0
 8004456:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800445a:	2302      	movs	r3, #2
 800445c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800445e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004460:	4618      	mov	r0, r3
 8004462:	3718      	adds	r7, #24
 8004464:	46bd      	mov	sp, r7
 8004466:	bd80      	pop	{r7, pc}

08004468 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004468:	b480      	push	{r7}
 800446a:	b085      	sub	sp, #20
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004470:	2300      	movs	r3, #0
 8004472:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800447a:	b2db      	uxtb	r3, r3
 800447c:	2b02      	cmp	r3, #2
 800447e:	d008      	beq.n	8004492 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2204      	movs	r2, #4
 8004484:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2200      	movs	r2, #0
 800448a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e020      	b.n	80044d4 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f022 020e 	bic.w	r2, r2, #14
 80044a0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f022 0201 	bic.w	r2, r2, #1
 80044b0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044ba:	2101      	movs	r1, #1
 80044bc:	fa01 f202 	lsl.w	r2, r1, r2
 80044c0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2201      	movs	r2, #1
 80044c6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80044d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	3714      	adds	r7, #20
 80044d8:	46bd      	mov	sp, r7
 80044da:	bc80      	pop	{r7}
 80044dc:	4770      	bx	lr
	...

080044e0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044e8:	2300      	movs	r3, #0
 80044ea:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	2b02      	cmp	r3, #2
 80044f6:	d005      	beq.n	8004504 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2204      	movs	r2, #4
 80044fc:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	73fb      	strb	r3, [r7, #15]
 8004502:	e051      	b.n	80045a8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f022 020e 	bic.w	r2, r2, #14
 8004512:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f022 0201 	bic.w	r2, r2, #1
 8004522:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a22      	ldr	r2, [pc, #136]	; (80045b4 <HAL_DMA_Abort_IT+0xd4>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d029      	beq.n	8004582 <HAL_DMA_Abort_IT+0xa2>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a21      	ldr	r2, [pc, #132]	; (80045b8 <HAL_DMA_Abort_IT+0xd8>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d022      	beq.n	800457e <HAL_DMA_Abort_IT+0x9e>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a1f      	ldr	r2, [pc, #124]	; (80045bc <HAL_DMA_Abort_IT+0xdc>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d01a      	beq.n	8004578 <HAL_DMA_Abort_IT+0x98>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a1e      	ldr	r2, [pc, #120]	; (80045c0 <HAL_DMA_Abort_IT+0xe0>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d012      	beq.n	8004572 <HAL_DMA_Abort_IT+0x92>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a1c      	ldr	r2, [pc, #112]	; (80045c4 <HAL_DMA_Abort_IT+0xe4>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d00a      	beq.n	800456c <HAL_DMA_Abort_IT+0x8c>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a1b      	ldr	r2, [pc, #108]	; (80045c8 <HAL_DMA_Abort_IT+0xe8>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d102      	bne.n	8004566 <HAL_DMA_Abort_IT+0x86>
 8004560:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004564:	e00e      	b.n	8004584 <HAL_DMA_Abort_IT+0xa4>
 8004566:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800456a:	e00b      	b.n	8004584 <HAL_DMA_Abort_IT+0xa4>
 800456c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004570:	e008      	b.n	8004584 <HAL_DMA_Abort_IT+0xa4>
 8004572:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004576:	e005      	b.n	8004584 <HAL_DMA_Abort_IT+0xa4>
 8004578:	f44f 7380 	mov.w	r3, #256	; 0x100
 800457c:	e002      	b.n	8004584 <HAL_DMA_Abort_IT+0xa4>
 800457e:	2310      	movs	r3, #16
 8004580:	e000      	b.n	8004584 <HAL_DMA_Abort_IT+0xa4>
 8004582:	2301      	movs	r3, #1
 8004584:	4a11      	ldr	r2, [pc, #68]	; (80045cc <HAL_DMA_Abort_IT+0xec>)
 8004586:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2201      	movs	r2, #1
 800458c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2200      	movs	r2, #0
 8004594:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800459c:	2b00      	cmp	r3, #0
 800459e:	d003      	beq.n	80045a8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045a4:	6878      	ldr	r0, [r7, #4]
 80045a6:	4798      	blx	r3
    } 
  }
  return status;
 80045a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3710      	adds	r7, #16
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	40020008 	.word	0x40020008
 80045b8:	4002001c 	.word	0x4002001c
 80045bc:	40020030 	.word	0x40020030
 80045c0:	40020044 	.word	0x40020044
 80045c4:	40020058 	.word	0x40020058
 80045c8:	4002006c 	.word	0x4002006c
 80045cc:	40020000 	.word	0x40020000

080045d0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b084      	sub	sp, #16
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ec:	2204      	movs	r2, #4
 80045ee:	409a      	lsls	r2, r3
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	4013      	ands	r3, r2
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d04f      	beq.n	8004698 <HAL_DMA_IRQHandler+0xc8>
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	f003 0304 	and.w	r3, r3, #4
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d04a      	beq.n	8004698 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 0320 	and.w	r3, r3, #32
 800460c:	2b00      	cmp	r3, #0
 800460e:	d107      	bne.n	8004620 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f022 0204 	bic.w	r2, r2, #4
 800461e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a66      	ldr	r2, [pc, #408]	; (80047c0 <HAL_DMA_IRQHandler+0x1f0>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d029      	beq.n	800467e <HAL_DMA_IRQHandler+0xae>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a65      	ldr	r2, [pc, #404]	; (80047c4 <HAL_DMA_IRQHandler+0x1f4>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d022      	beq.n	800467a <HAL_DMA_IRQHandler+0xaa>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a63      	ldr	r2, [pc, #396]	; (80047c8 <HAL_DMA_IRQHandler+0x1f8>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d01a      	beq.n	8004674 <HAL_DMA_IRQHandler+0xa4>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a62      	ldr	r2, [pc, #392]	; (80047cc <HAL_DMA_IRQHandler+0x1fc>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d012      	beq.n	800466e <HAL_DMA_IRQHandler+0x9e>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a60      	ldr	r2, [pc, #384]	; (80047d0 <HAL_DMA_IRQHandler+0x200>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d00a      	beq.n	8004668 <HAL_DMA_IRQHandler+0x98>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a5f      	ldr	r2, [pc, #380]	; (80047d4 <HAL_DMA_IRQHandler+0x204>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d102      	bne.n	8004662 <HAL_DMA_IRQHandler+0x92>
 800465c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004660:	e00e      	b.n	8004680 <HAL_DMA_IRQHandler+0xb0>
 8004662:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004666:	e00b      	b.n	8004680 <HAL_DMA_IRQHandler+0xb0>
 8004668:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800466c:	e008      	b.n	8004680 <HAL_DMA_IRQHandler+0xb0>
 800466e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004672:	e005      	b.n	8004680 <HAL_DMA_IRQHandler+0xb0>
 8004674:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004678:	e002      	b.n	8004680 <HAL_DMA_IRQHandler+0xb0>
 800467a:	2340      	movs	r3, #64	; 0x40
 800467c:	e000      	b.n	8004680 <HAL_DMA_IRQHandler+0xb0>
 800467e:	2304      	movs	r3, #4
 8004680:	4a55      	ldr	r2, [pc, #340]	; (80047d8 <HAL_DMA_IRQHandler+0x208>)
 8004682:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004688:	2b00      	cmp	r3, #0
 800468a:	f000 8094 	beq.w	80047b6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004696:	e08e      	b.n	80047b6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469c:	2202      	movs	r2, #2
 800469e:	409a      	lsls	r2, r3
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	4013      	ands	r3, r2
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d056      	beq.n	8004756 <HAL_DMA_IRQHandler+0x186>
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	f003 0302 	and.w	r3, r3, #2
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d051      	beq.n	8004756 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 0320 	and.w	r3, r3, #32
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d10b      	bne.n	80046d8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f022 020a 	bic.w	r2, r2, #10
 80046ce:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a38      	ldr	r2, [pc, #224]	; (80047c0 <HAL_DMA_IRQHandler+0x1f0>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d029      	beq.n	8004736 <HAL_DMA_IRQHandler+0x166>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a37      	ldr	r2, [pc, #220]	; (80047c4 <HAL_DMA_IRQHandler+0x1f4>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d022      	beq.n	8004732 <HAL_DMA_IRQHandler+0x162>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a35      	ldr	r2, [pc, #212]	; (80047c8 <HAL_DMA_IRQHandler+0x1f8>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d01a      	beq.n	800472c <HAL_DMA_IRQHandler+0x15c>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a34      	ldr	r2, [pc, #208]	; (80047cc <HAL_DMA_IRQHandler+0x1fc>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d012      	beq.n	8004726 <HAL_DMA_IRQHandler+0x156>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a32      	ldr	r2, [pc, #200]	; (80047d0 <HAL_DMA_IRQHandler+0x200>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d00a      	beq.n	8004720 <HAL_DMA_IRQHandler+0x150>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a31      	ldr	r2, [pc, #196]	; (80047d4 <HAL_DMA_IRQHandler+0x204>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d102      	bne.n	800471a <HAL_DMA_IRQHandler+0x14a>
 8004714:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004718:	e00e      	b.n	8004738 <HAL_DMA_IRQHandler+0x168>
 800471a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800471e:	e00b      	b.n	8004738 <HAL_DMA_IRQHandler+0x168>
 8004720:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004724:	e008      	b.n	8004738 <HAL_DMA_IRQHandler+0x168>
 8004726:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800472a:	e005      	b.n	8004738 <HAL_DMA_IRQHandler+0x168>
 800472c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004730:	e002      	b.n	8004738 <HAL_DMA_IRQHandler+0x168>
 8004732:	2320      	movs	r3, #32
 8004734:	e000      	b.n	8004738 <HAL_DMA_IRQHandler+0x168>
 8004736:	2302      	movs	r3, #2
 8004738:	4a27      	ldr	r2, [pc, #156]	; (80047d8 <HAL_DMA_IRQHandler+0x208>)
 800473a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2200      	movs	r2, #0
 8004740:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004748:	2b00      	cmp	r3, #0
 800474a:	d034      	beq.n	80047b6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004754:	e02f      	b.n	80047b6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800475a:	2208      	movs	r2, #8
 800475c:	409a      	lsls	r2, r3
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	4013      	ands	r3, r2
 8004762:	2b00      	cmp	r3, #0
 8004764:	d028      	beq.n	80047b8 <HAL_DMA_IRQHandler+0x1e8>
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	f003 0308 	and.w	r3, r3, #8
 800476c:	2b00      	cmp	r3, #0
 800476e:	d023      	beq.n	80047b8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f022 020e 	bic.w	r2, r2, #14
 800477e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004788:	2101      	movs	r1, #1
 800478a:	fa01 f202 	lsl.w	r2, r1, r2
 800478e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2201      	movs	r2, #1
 800479a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2200      	movs	r2, #0
 80047a2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d004      	beq.n	80047b8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047b2:	6878      	ldr	r0, [r7, #4]
 80047b4:	4798      	blx	r3
    }
  }
  return;
 80047b6:	bf00      	nop
 80047b8:	bf00      	nop
}
 80047ba:	3710      	adds	r7, #16
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	40020008 	.word	0x40020008
 80047c4:	4002001c 	.word	0x4002001c
 80047c8:	40020030 	.word	0x40020030
 80047cc:	40020044 	.word	0x40020044
 80047d0:	40020058 	.word	0x40020058
 80047d4:	4002006c 	.word	0x4002006c
 80047d8:	40020000 	.word	0x40020000

080047dc <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80047ea:	b2db      	uxtb	r3, r3
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	370c      	adds	r7, #12
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bc80      	pop	{r7}
 80047f4:	4770      	bx	lr

080047f6 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80047f6:	b480      	push	{r7}
 80047f8:	b085      	sub	sp, #20
 80047fa:	af00      	add	r7, sp, #0
 80047fc:	60f8      	str	r0, [r7, #12]
 80047fe:	60b9      	str	r1, [r7, #8]
 8004800:	607a      	str	r2, [r7, #4]
 8004802:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800480c:	2101      	movs	r1, #1
 800480e:	fa01 f202 	lsl.w	r2, r1, r2
 8004812:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	683a      	ldr	r2, [r7, #0]
 800481a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	2b10      	cmp	r3, #16
 8004822:	d108      	bne.n	8004836 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	687a      	ldr	r2, [r7, #4]
 800482a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	68ba      	ldr	r2, [r7, #8]
 8004832:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004834:	e007      	b.n	8004846 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	68ba      	ldr	r2, [r7, #8]
 800483c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	60da      	str	r2, [r3, #12]
}
 8004846:	bf00      	nop
 8004848:	3714      	adds	r7, #20
 800484a:	46bd      	mov	sp, r7
 800484c:	bc80      	pop	{r7}
 800484e:	4770      	bx	lr

08004850 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004850:	b480      	push	{r7}
 8004852:	b08b      	sub	sp, #44	; 0x2c
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800485a:	2300      	movs	r3, #0
 800485c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800485e:	2300      	movs	r3, #0
 8004860:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004862:	e169      	b.n	8004b38 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004864:	2201      	movs	r2, #1
 8004866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004868:	fa02 f303 	lsl.w	r3, r2, r3
 800486c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	69fa      	ldr	r2, [r7, #28]
 8004874:	4013      	ands	r3, r2
 8004876:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004878:	69ba      	ldr	r2, [r7, #24]
 800487a:	69fb      	ldr	r3, [r7, #28]
 800487c:	429a      	cmp	r2, r3
 800487e:	f040 8158 	bne.w	8004b32 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	4a9a      	ldr	r2, [pc, #616]	; (8004af0 <HAL_GPIO_Init+0x2a0>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d05e      	beq.n	800494a <HAL_GPIO_Init+0xfa>
 800488c:	4a98      	ldr	r2, [pc, #608]	; (8004af0 <HAL_GPIO_Init+0x2a0>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d875      	bhi.n	800497e <HAL_GPIO_Init+0x12e>
 8004892:	4a98      	ldr	r2, [pc, #608]	; (8004af4 <HAL_GPIO_Init+0x2a4>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d058      	beq.n	800494a <HAL_GPIO_Init+0xfa>
 8004898:	4a96      	ldr	r2, [pc, #600]	; (8004af4 <HAL_GPIO_Init+0x2a4>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d86f      	bhi.n	800497e <HAL_GPIO_Init+0x12e>
 800489e:	4a96      	ldr	r2, [pc, #600]	; (8004af8 <HAL_GPIO_Init+0x2a8>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d052      	beq.n	800494a <HAL_GPIO_Init+0xfa>
 80048a4:	4a94      	ldr	r2, [pc, #592]	; (8004af8 <HAL_GPIO_Init+0x2a8>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d869      	bhi.n	800497e <HAL_GPIO_Init+0x12e>
 80048aa:	4a94      	ldr	r2, [pc, #592]	; (8004afc <HAL_GPIO_Init+0x2ac>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d04c      	beq.n	800494a <HAL_GPIO_Init+0xfa>
 80048b0:	4a92      	ldr	r2, [pc, #584]	; (8004afc <HAL_GPIO_Init+0x2ac>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d863      	bhi.n	800497e <HAL_GPIO_Init+0x12e>
 80048b6:	4a92      	ldr	r2, [pc, #584]	; (8004b00 <HAL_GPIO_Init+0x2b0>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d046      	beq.n	800494a <HAL_GPIO_Init+0xfa>
 80048bc:	4a90      	ldr	r2, [pc, #576]	; (8004b00 <HAL_GPIO_Init+0x2b0>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d85d      	bhi.n	800497e <HAL_GPIO_Init+0x12e>
 80048c2:	2b12      	cmp	r3, #18
 80048c4:	d82a      	bhi.n	800491c <HAL_GPIO_Init+0xcc>
 80048c6:	2b12      	cmp	r3, #18
 80048c8:	d859      	bhi.n	800497e <HAL_GPIO_Init+0x12e>
 80048ca:	a201      	add	r2, pc, #4	; (adr r2, 80048d0 <HAL_GPIO_Init+0x80>)
 80048cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048d0:	0800494b 	.word	0x0800494b
 80048d4:	08004925 	.word	0x08004925
 80048d8:	08004937 	.word	0x08004937
 80048dc:	08004979 	.word	0x08004979
 80048e0:	0800497f 	.word	0x0800497f
 80048e4:	0800497f 	.word	0x0800497f
 80048e8:	0800497f 	.word	0x0800497f
 80048ec:	0800497f 	.word	0x0800497f
 80048f0:	0800497f 	.word	0x0800497f
 80048f4:	0800497f 	.word	0x0800497f
 80048f8:	0800497f 	.word	0x0800497f
 80048fc:	0800497f 	.word	0x0800497f
 8004900:	0800497f 	.word	0x0800497f
 8004904:	0800497f 	.word	0x0800497f
 8004908:	0800497f 	.word	0x0800497f
 800490c:	0800497f 	.word	0x0800497f
 8004910:	0800497f 	.word	0x0800497f
 8004914:	0800492d 	.word	0x0800492d
 8004918:	08004941 	.word	0x08004941
 800491c:	4a79      	ldr	r2, [pc, #484]	; (8004b04 <HAL_GPIO_Init+0x2b4>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d013      	beq.n	800494a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004922:	e02c      	b.n	800497e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	623b      	str	r3, [r7, #32]
          break;
 800492a:	e029      	b.n	8004980 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	3304      	adds	r3, #4
 8004932:	623b      	str	r3, [r7, #32]
          break;
 8004934:	e024      	b.n	8004980 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	68db      	ldr	r3, [r3, #12]
 800493a:	3308      	adds	r3, #8
 800493c:	623b      	str	r3, [r7, #32]
          break;
 800493e:	e01f      	b.n	8004980 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	68db      	ldr	r3, [r3, #12]
 8004944:	330c      	adds	r3, #12
 8004946:	623b      	str	r3, [r7, #32]
          break;
 8004948:	e01a      	b.n	8004980 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d102      	bne.n	8004958 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004952:	2304      	movs	r3, #4
 8004954:	623b      	str	r3, [r7, #32]
          break;
 8004956:	e013      	b.n	8004980 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	2b01      	cmp	r3, #1
 800495e:	d105      	bne.n	800496c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004960:	2308      	movs	r3, #8
 8004962:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	69fa      	ldr	r2, [r7, #28]
 8004968:	611a      	str	r2, [r3, #16]
          break;
 800496a:	e009      	b.n	8004980 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800496c:	2308      	movs	r3, #8
 800496e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	69fa      	ldr	r2, [r7, #28]
 8004974:	615a      	str	r2, [r3, #20]
          break;
 8004976:	e003      	b.n	8004980 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004978:	2300      	movs	r3, #0
 800497a:	623b      	str	r3, [r7, #32]
          break;
 800497c:	e000      	b.n	8004980 <HAL_GPIO_Init+0x130>
          break;
 800497e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004980:	69bb      	ldr	r3, [r7, #24]
 8004982:	2bff      	cmp	r3, #255	; 0xff
 8004984:	d801      	bhi.n	800498a <HAL_GPIO_Init+0x13a>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	e001      	b.n	800498e <HAL_GPIO_Init+0x13e>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	3304      	adds	r3, #4
 800498e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004990:	69bb      	ldr	r3, [r7, #24]
 8004992:	2bff      	cmp	r3, #255	; 0xff
 8004994:	d802      	bhi.n	800499c <HAL_GPIO_Init+0x14c>
 8004996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	e002      	b.n	80049a2 <HAL_GPIO_Init+0x152>
 800499c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800499e:	3b08      	subs	r3, #8
 80049a0:	009b      	lsls	r3, r3, #2
 80049a2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	210f      	movs	r1, #15
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	fa01 f303 	lsl.w	r3, r1, r3
 80049b0:	43db      	mvns	r3, r3
 80049b2:	401a      	ands	r2, r3
 80049b4:	6a39      	ldr	r1, [r7, #32]
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	fa01 f303 	lsl.w	r3, r1, r3
 80049bc:	431a      	orrs	r2, r3
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	f000 80b1 	beq.w	8004b32 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80049d0:	4b4d      	ldr	r3, [pc, #308]	; (8004b08 <HAL_GPIO_Init+0x2b8>)
 80049d2:	699b      	ldr	r3, [r3, #24]
 80049d4:	4a4c      	ldr	r2, [pc, #304]	; (8004b08 <HAL_GPIO_Init+0x2b8>)
 80049d6:	f043 0301 	orr.w	r3, r3, #1
 80049da:	6193      	str	r3, [r2, #24]
 80049dc:	4b4a      	ldr	r3, [pc, #296]	; (8004b08 <HAL_GPIO_Init+0x2b8>)
 80049de:	699b      	ldr	r3, [r3, #24]
 80049e0:	f003 0301 	and.w	r3, r3, #1
 80049e4:	60bb      	str	r3, [r7, #8]
 80049e6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80049e8:	4a48      	ldr	r2, [pc, #288]	; (8004b0c <HAL_GPIO_Init+0x2bc>)
 80049ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ec:	089b      	lsrs	r3, r3, #2
 80049ee:	3302      	adds	r3, #2
 80049f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049f4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80049f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f8:	f003 0303 	and.w	r3, r3, #3
 80049fc:	009b      	lsls	r3, r3, #2
 80049fe:	220f      	movs	r2, #15
 8004a00:	fa02 f303 	lsl.w	r3, r2, r3
 8004a04:	43db      	mvns	r3, r3
 8004a06:	68fa      	ldr	r2, [r7, #12]
 8004a08:	4013      	ands	r3, r2
 8004a0a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	4a40      	ldr	r2, [pc, #256]	; (8004b10 <HAL_GPIO_Init+0x2c0>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d013      	beq.n	8004a3c <HAL_GPIO_Init+0x1ec>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	4a3f      	ldr	r2, [pc, #252]	; (8004b14 <HAL_GPIO_Init+0x2c4>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d00d      	beq.n	8004a38 <HAL_GPIO_Init+0x1e8>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	4a3e      	ldr	r2, [pc, #248]	; (8004b18 <HAL_GPIO_Init+0x2c8>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d007      	beq.n	8004a34 <HAL_GPIO_Init+0x1e4>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	4a3d      	ldr	r2, [pc, #244]	; (8004b1c <HAL_GPIO_Init+0x2cc>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d101      	bne.n	8004a30 <HAL_GPIO_Init+0x1e0>
 8004a2c:	2303      	movs	r3, #3
 8004a2e:	e006      	b.n	8004a3e <HAL_GPIO_Init+0x1ee>
 8004a30:	2304      	movs	r3, #4
 8004a32:	e004      	b.n	8004a3e <HAL_GPIO_Init+0x1ee>
 8004a34:	2302      	movs	r3, #2
 8004a36:	e002      	b.n	8004a3e <HAL_GPIO_Init+0x1ee>
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e000      	b.n	8004a3e <HAL_GPIO_Init+0x1ee>
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a40:	f002 0203 	and.w	r2, r2, #3
 8004a44:	0092      	lsls	r2, r2, #2
 8004a46:	4093      	lsls	r3, r2
 8004a48:	68fa      	ldr	r2, [r7, #12]
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004a4e:	492f      	ldr	r1, [pc, #188]	; (8004b0c <HAL_GPIO_Init+0x2bc>)
 8004a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a52:	089b      	lsrs	r3, r3, #2
 8004a54:	3302      	adds	r3, #2
 8004a56:	68fa      	ldr	r2, [r7, #12]
 8004a58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d006      	beq.n	8004a76 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004a68:	4b2d      	ldr	r3, [pc, #180]	; (8004b20 <HAL_GPIO_Init+0x2d0>)
 8004a6a:	689a      	ldr	r2, [r3, #8]
 8004a6c:	492c      	ldr	r1, [pc, #176]	; (8004b20 <HAL_GPIO_Init+0x2d0>)
 8004a6e:	69bb      	ldr	r3, [r7, #24]
 8004a70:	4313      	orrs	r3, r2
 8004a72:	608b      	str	r3, [r1, #8]
 8004a74:	e006      	b.n	8004a84 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004a76:	4b2a      	ldr	r3, [pc, #168]	; (8004b20 <HAL_GPIO_Init+0x2d0>)
 8004a78:	689a      	ldr	r2, [r3, #8]
 8004a7a:	69bb      	ldr	r3, [r7, #24]
 8004a7c:	43db      	mvns	r3, r3
 8004a7e:	4928      	ldr	r1, [pc, #160]	; (8004b20 <HAL_GPIO_Init+0x2d0>)
 8004a80:	4013      	ands	r3, r2
 8004a82:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d006      	beq.n	8004a9e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004a90:	4b23      	ldr	r3, [pc, #140]	; (8004b20 <HAL_GPIO_Init+0x2d0>)
 8004a92:	68da      	ldr	r2, [r3, #12]
 8004a94:	4922      	ldr	r1, [pc, #136]	; (8004b20 <HAL_GPIO_Init+0x2d0>)
 8004a96:	69bb      	ldr	r3, [r7, #24]
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	60cb      	str	r3, [r1, #12]
 8004a9c:	e006      	b.n	8004aac <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004a9e:	4b20      	ldr	r3, [pc, #128]	; (8004b20 <HAL_GPIO_Init+0x2d0>)
 8004aa0:	68da      	ldr	r2, [r3, #12]
 8004aa2:	69bb      	ldr	r3, [r7, #24]
 8004aa4:	43db      	mvns	r3, r3
 8004aa6:	491e      	ldr	r1, [pc, #120]	; (8004b20 <HAL_GPIO_Init+0x2d0>)
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d006      	beq.n	8004ac6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004ab8:	4b19      	ldr	r3, [pc, #100]	; (8004b20 <HAL_GPIO_Init+0x2d0>)
 8004aba:	685a      	ldr	r2, [r3, #4]
 8004abc:	4918      	ldr	r1, [pc, #96]	; (8004b20 <HAL_GPIO_Init+0x2d0>)
 8004abe:	69bb      	ldr	r3, [r7, #24]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	604b      	str	r3, [r1, #4]
 8004ac4:	e006      	b.n	8004ad4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004ac6:	4b16      	ldr	r3, [pc, #88]	; (8004b20 <HAL_GPIO_Init+0x2d0>)
 8004ac8:	685a      	ldr	r2, [r3, #4]
 8004aca:	69bb      	ldr	r3, [r7, #24]
 8004acc:	43db      	mvns	r3, r3
 8004ace:	4914      	ldr	r1, [pc, #80]	; (8004b20 <HAL_GPIO_Init+0x2d0>)
 8004ad0:	4013      	ands	r3, r2
 8004ad2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d021      	beq.n	8004b24 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004ae0:	4b0f      	ldr	r3, [pc, #60]	; (8004b20 <HAL_GPIO_Init+0x2d0>)
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	490e      	ldr	r1, [pc, #56]	; (8004b20 <HAL_GPIO_Init+0x2d0>)
 8004ae6:	69bb      	ldr	r3, [r7, #24]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	600b      	str	r3, [r1, #0]
 8004aec:	e021      	b.n	8004b32 <HAL_GPIO_Init+0x2e2>
 8004aee:	bf00      	nop
 8004af0:	10320000 	.word	0x10320000
 8004af4:	10310000 	.word	0x10310000
 8004af8:	10220000 	.word	0x10220000
 8004afc:	10210000 	.word	0x10210000
 8004b00:	10120000 	.word	0x10120000
 8004b04:	10110000 	.word	0x10110000
 8004b08:	40021000 	.word	0x40021000
 8004b0c:	40010000 	.word	0x40010000
 8004b10:	40010800 	.word	0x40010800
 8004b14:	40010c00 	.word	0x40010c00
 8004b18:	40011000 	.word	0x40011000
 8004b1c:	40011400 	.word	0x40011400
 8004b20:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004b24:	4b0b      	ldr	r3, [pc, #44]	; (8004b54 <HAL_GPIO_Init+0x304>)
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	69bb      	ldr	r3, [r7, #24]
 8004b2a:	43db      	mvns	r3, r3
 8004b2c:	4909      	ldr	r1, [pc, #36]	; (8004b54 <HAL_GPIO_Init+0x304>)
 8004b2e:	4013      	ands	r3, r2
 8004b30:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b34:	3301      	adds	r3, #1
 8004b36:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b3e:	fa22 f303 	lsr.w	r3, r2, r3
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	f47f ae8e 	bne.w	8004864 <HAL_GPIO_Init+0x14>
  }
}
 8004b48:	bf00      	nop
 8004b4a:	bf00      	nop
 8004b4c:	372c      	adds	r7, #44	; 0x2c
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bc80      	pop	{r7}
 8004b52:	4770      	bx	lr
 8004b54:	40010400 	.word	0x40010400

08004b58 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b085      	sub	sp, #20
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	460b      	mov	r3, r1
 8004b62:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	689a      	ldr	r2, [r3, #8]
 8004b68:	887b      	ldrh	r3, [r7, #2]
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d002      	beq.n	8004b76 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004b70:	2301      	movs	r3, #1
 8004b72:	73fb      	strb	r3, [r7, #15]
 8004b74:	e001      	b.n	8004b7a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004b76:	2300      	movs	r3, #0
 8004b78:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004b7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	3714      	adds	r7, #20
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bc80      	pop	{r7}
 8004b84:	4770      	bx	lr

08004b86 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b86:	b480      	push	{r7}
 8004b88:	b083      	sub	sp, #12
 8004b8a:	af00      	add	r7, sp, #0
 8004b8c:	6078      	str	r0, [r7, #4]
 8004b8e:	460b      	mov	r3, r1
 8004b90:	807b      	strh	r3, [r7, #2]
 8004b92:	4613      	mov	r3, r2
 8004b94:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004b96:	787b      	ldrb	r3, [r7, #1]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d003      	beq.n	8004ba4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004b9c:	887a      	ldrh	r2, [r7, #2]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004ba2:	e003      	b.n	8004bac <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004ba4:	887b      	ldrh	r3, [r7, #2]
 8004ba6:	041a      	lsls	r2, r3, #16
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	611a      	str	r2, [r3, #16]
}
 8004bac:	bf00      	nop
 8004bae:	370c      	adds	r7, #12
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bc80      	pop	{r7}
 8004bb4:	4770      	bx	lr
	...

08004bb8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b082      	sub	sp, #8
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004bc2:	4b08      	ldr	r3, [pc, #32]	; (8004be4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004bc4:	695a      	ldr	r2, [r3, #20]
 8004bc6:	88fb      	ldrh	r3, [r7, #6]
 8004bc8:	4013      	ands	r3, r2
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d006      	beq.n	8004bdc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004bce:	4a05      	ldr	r2, [pc, #20]	; (8004be4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004bd0:	88fb      	ldrh	r3, [r7, #6]
 8004bd2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004bd4:	88fb      	ldrh	r3, [r7, #6]
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f000 f806 	bl	8004be8 <HAL_GPIO_EXTI_Callback>
  }
}
 8004bdc:	bf00      	nop
 8004bde:	3708      	adds	r7, #8
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}
 8004be4:	40010400 	.word	0x40010400

08004be8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b083      	sub	sp, #12
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	4603      	mov	r3, r0
 8004bf0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004bf2:	bf00      	nop
 8004bf4:	370c      	adds	r7, #12
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bc80      	pop	{r7}
 8004bfa:	4770      	bx	lr

08004bfc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b084      	sub	sp, #16
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d101      	bne.n	8004c0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e12b      	b.n	8004e66 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d106      	bne.n	8004c28 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f7fe faae 	bl	8003184 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2224      	movs	r2, #36	; 0x24
 8004c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f022 0201 	bic.w	r2, r2, #1
 8004c3e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004c4e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004c5e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004c60:	f003 f9f2 	bl	8008048 <HAL_RCC_GetPCLK1Freq>
 8004c64:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	4a81      	ldr	r2, [pc, #516]	; (8004e70 <HAL_I2C_Init+0x274>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d807      	bhi.n	8004c80 <HAL_I2C_Init+0x84>
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	4a80      	ldr	r2, [pc, #512]	; (8004e74 <HAL_I2C_Init+0x278>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	bf94      	ite	ls
 8004c78:	2301      	movls	r3, #1
 8004c7a:	2300      	movhi	r3, #0
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	e006      	b.n	8004c8e <HAL_I2C_Init+0x92>
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	4a7d      	ldr	r2, [pc, #500]	; (8004e78 <HAL_I2C_Init+0x27c>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	bf94      	ite	ls
 8004c88:	2301      	movls	r3, #1
 8004c8a:	2300      	movhi	r3, #0
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d001      	beq.n	8004c96 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e0e7      	b.n	8004e66 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	4a78      	ldr	r2, [pc, #480]	; (8004e7c <HAL_I2C_Init+0x280>)
 8004c9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c9e:	0c9b      	lsrs	r3, r3, #18
 8004ca0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	68ba      	ldr	r2, [r7, #8]
 8004cb2:	430a      	orrs	r2, r1
 8004cb4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	6a1b      	ldr	r3, [r3, #32]
 8004cbc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	4a6a      	ldr	r2, [pc, #424]	; (8004e70 <HAL_I2C_Init+0x274>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d802      	bhi.n	8004cd0 <HAL_I2C_Init+0xd4>
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	3301      	adds	r3, #1
 8004cce:	e009      	b.n	8004ce4 <HAL_I2C_Init+0xe8>
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004cd6:	fb02 f303 	mul.w	r3, r2, r3
 8004cda:	4a69      	ldr	r2, [pc, #420]	; (8004e80 <HAL_I2C_Init+0x284>)
 8004cdc:	fba2 2303 	umull	r2, r3, r2, r3
 8004ce0:	099b      	lsrs	r3, r3, #6
 8004ce2:	3301      	adds	r3, #1
 8004ce4:	687a      	ldr	r2, [r7, #4]
 8004ce6:	6812      	ldr	r2, [r2, #0]
 8004ce8:	430b      	orrs	r3, r1
 8004cea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	69db      	ldr	r3, [r3, #28]
 8004cf2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004cf6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	495c      	ldr	r1, [pc, #368]	; (8004e70 <HAL_I2C_Init+0x274>)
 8004d00:	428b      	cmp	r3, r1
 8004d02:	d819      	bhi.n	8004d38 <HAL_I2C_Init+0x13c>
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	1e59      	subs	r1, r3, #1
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	005b      	lsls	r3, r3, #1
 8004d0e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d12:	1c59      	adds	r1, r3, #1
 8004d14:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004d18:	400b      	ands	r3, r1
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d00a      	beq.n	8004d34 <HAL_I2C_Init+0x138>
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	1e59      	subs	r1, r3, #1
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	005b      	lsls	r3, r3, #1
 8004d28:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d2c:	3301      	adds	r3, #1
 8004d2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d32:	e051      	b.n	8004dd8 <HAL_I2C_Init+0x1dc>
 8004d34:	2304      	movs	r3, #4
 8004d36:	e04f      	b.n	8004dd8 <HAL_I2C_Init+0x1dc>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d111      	bne.n	8004d64 <HAL_I2C_Init+0x168>
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	1e58      	subs	r0, r3, #1
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6859      	ldr	r1, [r3, #4]
 8004d48:	460b      	mov	r3, r1
 8004d4a:	005b      	lsls	r3, r3, #1
 8004d4c:	440b      	add	r3, r1
 8004d4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d52:	3301      	adds	r3, #1
 8004d54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	bf0c      	ite	eq
 8004d5c:	2301      	moveq	r3, #1
 8004d5e:	2300      	movne	r3, #0
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	e012      	b.n	8004d8a <HAL_I2C_Init+0x18e>
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	1e58      	subs	r0, r3, #1
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6859      	ldr	r1, [r3, #4]
 8004d6c:	460b      	mov	r3, r1
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	440b      	add	r3, r1
 8004d72:	0099      	lsls	r1, r3, #2
 8004d74:	440b      	add	r3, r1
 8004d76:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	bf0c      	ite	eq
 8004d84:	2301      	moveq	r3, #1
 8004d86:	2300      	movne	r3, #0
 8004d88:	b2db      	uxtb	r3, r3
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d001      	beq.n	8004d92 <HAL_I2C_Init+0x196>
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e022      	b.n	8004dd8 <HAL_I2C_Init+0x1dc>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d10e      	bne.n	8004db8 <HAL_I2C_Init+0x1bc>
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	1e58      	subs	r0, r3, #1
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6859      	ldr	r1, [r3, #4]
 8004da2:	460b      	mov	r3, r1
 8004da4:	005b      	lsls	r3, r3, #1
 8004da6:	440b      	add	r3, r1
 8004da8:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dac:	3301      	adds	r3, #1
 8004dae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004db2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004db6:	e00f      	b.n	8004dd8 <HAL_I2C_Init+0x1dc>
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	1e58      	subs	r0, r3, #1
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6859      	ldr	r1, [r3, #4]
 8004dc0:	460b      	mov	r3, r1
 8004dc2:	009b      	lsls	r3, r3, #2
 8004dc4:	440b      	add	r3, r1
 8004dc6:	0099      	lsls	r1, r3, #2
 8004dc8:	440b      	add	r3, r1
 8004dca:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dce:	3301      	adds	r3, #1
 8004dd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dd4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004dd8:	6879      	ldr	r1, [r7, #4]
 8004dda:	6809      	ldr	r1, [r1, #0]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	69da      	ldr	r2, [r3, #28]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a1b      	ldr	r3, [r3, #32]
 8004df2:	431a      	orrs	r2, r3
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	430a      	orrs	r2, r1
 8004dfa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004e06:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004e0a:	687a      	ldr	r2, [r7, #4]
 8004e0c:	6911      	ldr	r1, [r2, #16]
 8004e0e:	687a      	ldr	r2, [r7, #4]
 8004e10:	68d2      	ldr	r2, [r2, #12]
 8004e12:	4311      	orrs	r1, r2
 8004e14:	687a      	ldr	r2, [r7, #4]
 8004e16:	6812      	ldr	r2, [r2, #0]
 8004e18:	430b      	orrs	r3, r1
 8004e1a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	68db      	ldr	r3, [r3, #12]
 8004e22:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	695a      	ldr	r2, [r3, #20]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	699b      	ldr	r3, [r3, #24]
 8004e2e:	431a      	orrs	r2, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	430a      	orrs	r2, r1
 8004e36:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f042 0201 	orr.w	r2, r2, #1
 8004e46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2220      	movs	r2, #32
 8004e52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004e64:	2300      	movs	r3, #0
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	3710      	adds	r7, #16
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}
 8004e6e:	bf00      	nop
 8004e70:	000186a0 	.word	0x000186a0
 8004e74:	001e847f 	.word	0x001e847f
 8004e78:	003d08ff 	.word	0x003d08ff
 8004e7c:	431bde83 	.word	0x431bde83
 8004e80:	10624dd3 	.word	0x10624dd3

08004e84 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b083      	sub	sp, #12
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	695b      	ldr	r3, [r3, #20]
 8004e92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e96:	2b80      	cmp	r3, #128	; 0x80
 8004e98:	d103      	bne.n	8004ea2 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	611a      	str	r2, [r3, #16]
  }
}
 8004ea2:	bf00      	nop
 8004ea4:	370c      	adds	r7, #12
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bc80      	pop	{r7}
 8004eaa:	4770      	bx	lr

08004eac <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b088      	sub	sp, #32
 8004eb0:	af02      	add	r7, sp, #8
 8004eb2:	60f8      	str	r0, [r7, #12]
 8004eb4:	607a      	str	r2, [r7, #4]
 8004eb6:	461a      	mov	r2, r3
 8004eb8:	460b      	mov	r3, r1
 8004eba:	817b      	strh	r3, [r7, #10]
 8004ebc:	4613      	mov	r3, r2
 8004ebe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004ec0:	f7fe fce8 	bl	8003894 <HAL_GetTick>
 8004ec4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	2b20      	cmp	r3, #32
 8004ed0:	f040 80e0 	bne.w	8005094 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	9300      	str	r3, [sp, #0]
 8004ed8:	2319      	movs	r3, #25
 8004eda:	2201      	movs	r2, #1
 8004edc:	4970      	ldr	r1, [pc, #448]	; (80050a0 <HAL_I2C_Master_Transmit+0x1f4>)
 8004ede:	68f8      	ldr	r0, [r7, #12]
 8004ee0:	f002 fa66 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d001      	beq.n	8004eee <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004eea:	2302      	movs	r3, #2
 8004eec:	e0d3      	b.n	8005096 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d101      	bne.n	8004efc <HAL_I2C_Master_Transmit+0x50>
 8004ef8:	2302      	movs	r3, #2
 8004efa:	e0cc      	b.n	8005096 <HAL_I2C_Master_Transmit+0x1ea>
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 0301 	and.w	r3, r3, #1
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d007      	beq.n	8004f22 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f042 0201 	orr.w	r2, r2, #1
 8004f20:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f30:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2221      	movs	r2, #33	; 0x21
 8004f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2210      	movs	r2, #16
 8004f3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2200      	movs	r2, #0
 8004f46:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	687a      	ldr	r2, [r7, #4]
 8004f4c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	893a      	ldrh	r2, [r7, #8]
 8004f52:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f58:	b29a      	uxth	r2, r3
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	4a50      	ldr	r2, [pc, #320]	; (80050a4 <HAL_I2C_Master_Transmit+0x1f8>)
 8004f62:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004f64:	8979      	ldrh	r1, [r7, #10]
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	6a3a      	ldr	r2, [r7, #32]
 8004f6a:	68f8      	ldr	r0, [r7, #12]
 8004f6c:	f002 f828 	bl	8006fc0 <I2C_MasterRequestWrite>
 8004f70:	4603      	mov	r3, r0
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d001      	beq.n	8004f7a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e08d      	b.n	8005096 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	613b      	str	r3, [r7, #16]
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	695b      	ldr	r3, [r3, #20]
 8004f84:	613b      	str	r3, [r7, #16]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	699b      	ldr	r3, [r3, #24]
 8004f8c:	613b      	str	r3, [r7, #16]
 8004f8e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004f90:	e066      	b.n	8005060 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f92:	697a      	ldr	r2, [r7, #20]
 8004f94:	6a39      	ldr	r1, [r7, #32]
 8004f96:	68f8      	ldr	r0, [r7, #12]
 8004f98:	f002 fb24 	bl	80075e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d00d      	beq.n	8004fbe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fa6:	2b04      	cmp	r3, #4
 8004fa8:	d107      	bne.n	8004fba <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fb8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e06b      	b.n	8005096 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc2:	781a      	ldrb	r2, [r3, #0]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fce:	1c5a      	adds	r2, r3, #1
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	3b01      	subs	r3, #1
 8004fdc:	b29a      	uxth	r2, r3
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fe6:	3b01      	subs	r3, #1
 8004fe8:	b29a      	uxth	r2, r3
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	695b      	ldr	r3, [r3, #20]
 8004ff4:	f003 0304 	and.w	r3, r3, #4
 8004ff8:	2b04      	cmp	r3, #4
 8004ffa:	d11b      	bne.n	8005034 <HAL_I2C_Master_Transmit+0x188>
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005000:	2b00      	cmp	r3, #0
 8005002:	d017      	beq.n	8005034 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005008:	781a      	ldrb	r2, [r3, #0]
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005014:	1c5a      	adds	r2, r3, #1
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800501e:	b29b      	uxth	r3, r3
 8005020:	3b01      	subs	r3, #1
 8005022:	b29a      	uxth	r2, r3
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800502c:	3b01      	subs	r3, #1
 800502e:	b29a      	uxth	r2, r3
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005034:	697a      	ldr	r2, [r7, #20]
 8005036:	6a39      	ldr	r1, [r7, #32]
 8005038:	68f8      	ldr	r0, [r7, #12]
 800503a:	f002 fb1b 	bl	8007674 <I2C_WaitOnBTFFlagUntilTimeout>
 800503e:	4603      	mov	r3, r0
 8005040:	2b00      	cmp	r3, #0
 8005042:	d00d      	beq.n	8005060 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005048:	2b04      	cmp	r3, #4
 800504a:	d107      	bne.n	800505c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800505a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	e01a      	b.n	8005096 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005064:	2b00      	cmp	r3, #0
 8005066:	d194      	bne.n	8004f92 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	681a      	ldr	r2, [r3, #0]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005076:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2220      	movs	r2, #32
 800507c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2200      	movs	r2, #0
 8005084:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	2200      	movs	r2, #0
 800508c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005090:	2300      	movs	r3, #0
 8005092:	e000      	b.n	8005096 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005094:	2302      	movs	r3, #2
  }
}
 8005096:	4618      	mov	r0, r3
 8005098:	3718      	adds	r7, #24
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}
 800509e:	bf00      	nop
 80050a0:	00100002 	.word	0x00100002
 80050a4:	ffff0000 	.word	0xffff0000

080050a8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b08c      	sub	sp, #48	; 0x30
 80050ac:	af02      	add	r7, sp, #8
 80050ae:	60f8      	str	r0, [r7, #12]
 80050b0:	607a      	str	r2, [r7, #4]
 80050b2:	461a      	mov	r2, r3
 80050b4:	460b      	mov	r3, r1
 80050b6:	817b      	strh	r3, [r7, #10]
 80050b8:	4613      	mov	r3, r2
 80050ba:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80050bc:	2300      	movs	r3, #0
 80050be:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80050c0:	f7fe fbe8 	bl	8003894 <HAL_GetTick>
 80050c4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050cc:	b2db      	uxtb	r3, r3
 80050ce:	2b20      	cmp	r3, #32
 80050d0:	f040 824b 	bne.w	800556a <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80050d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d6:	9300      	str	r3, [sp, #0]
 80050d8:	2319      	movs	r3, #25
 80050da:	2201      	movs	r2, #1
 80050dc:	497f      	ldr	r1, [pc, #508]	; (80052dc <HAL_I2C_Master_Receive+0x234>)
 80050de:	68f8      	ldr	r0, [r7, #12]
 80050e0:	f002 f966 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 80050e4:	4603      	mov	r3, r0
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d001      	beq.n	80050ee <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80050ea:	2302      	movs	r3, #2
 80050ec:	e23e      	b.n	800556c <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d101      	bne.n	80050fc <HAL_I2C_Master_Receive+0x54>
 80050f8:	2302      	movs	r3, #2
 80050fa:	e237      	b.n	800556c <HAL_I2C_Master_Receive+0x4c4>
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0301 	and.w	r3, r3, #1
 800510e:	2b01      	cmp	r3, #1
 8005110:	d007      	beq.n	8005122 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f042 0201 	orr.w	r2, r2, #1
 8005120:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005130:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2222      	movs	r2, #34	; 0x22
 8005136:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2210      	movs	r2, #16
 800513e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2200      	movs	r2, #0
 8005146:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	893a      	ldrh	r2, [r7, #8]
 8005152:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005158:	b29a      	uxth	r2, r3
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	4a5f      	ldr	r2, [pc, #380]	; (80052e0 <HAL_I2C_Master_Receive+0x238>)
 8005162:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005164:	8979      	ldrh	r1, [r7, #10]
 8005166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005168:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800516a:	68f8      	ldr	r0, [r7, #12]
 800516c:	f001 ffaa 	bl	80070c4 <I2C_MasterRequestRead>
 8005170:	4603      	mov	r3, r0
 8005172:	2b00      	cmp	r3, #0
 8005174:	d001      	beq.n	800517a <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	e1f8      	b.n	800556c <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800517e:	2b00      	cmp	r3, #0
 8005180:	d113      	bne.n	80051aa <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005182:	2300      	movs	r3, #0
 8005184:	61fb      	str	r3, [r7, #28]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	695b      	ldr	r3, [r3, #20]
 800518c:	61fb      	str	r3, [r7, #28]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	699b      	ldr	r3, [r3, #24]
 8005194:	61fb      	str	r3, [r7, #28]
 8005196:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051a6:	601a      	str	r2, [r3, #0]
 80051a8:	e1cc      	b.n	8005544 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051ae:	2b01      	cmp	r3, #1
 80051b0:	d11e      	bne.n	80051f0 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	681a      	ldr	r2, [r3, #0]
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051c0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80051c2:	b672      	cpsid	i
}
 80051c4:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051c6:	2300      	movs	r3, #0
 80051c8:	61bb      	str	r3, [r7, #24]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	695b      	ldr	r3, [r3, #20]
 80051d0:	61bb      	str	r3, [r7, #24]
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	699b      	ldr	r3, [r3, #24]
 80051d8:	61bb      	str	r3, [r7, #24]
 80051da:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051ea:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80051ec:	b662      	cpsie	i
}
 80051ee:	e035      	b.n	800525c <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051f4:	2b02      	cmp	r3, #2
 80051f6:	d11e      	bne.n	8005236 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681a      	ldr	r2, [r3, #0]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005206:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005208:	b672      	cpsid	i
}
 800520a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800520c:	2300      	movs	r3, #0
 800520e:	617b      	str	r3, [r7, #20]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	695b      	ldr	r3, [r3, #20]
 8005216:	617b      	str	r3, [r7, #20]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	699b      	ldr	r3, [r3, #24]
 800521e:	617b      	str	r3, [r7, #20]
 8005220:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005230:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005232:	b662      	cpsie	i
}
 8005234:	e012      	b.n	800525c <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005244:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005246:	2300      	movs	r3, #0
 8005248:	613b      	str	r3, [r7, #16]
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	695b      	ldr	r3, [r3, #20]
 8005250:	613b      	str	r3, [r7, #16]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	699b      	ldr	r3, [r3, #24]
 8005258:	613b      	str	r3, [r7, #16]
 800525a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800525c:	e172      	b.n	8005544 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005262:	2b03      	cmp	r3, #3
 8005264:	f200 811f 	bhi.w	80054a6 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800526c:	2b01      	cmp	r3, #1
 800526e:	d123      	bne.n	80052b8 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005270:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005272:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005274:	68f8      	ldr	r0, [r7, #12]
 8005276:	f002 fa77 	bl	8007768 <I2C_WaitOnRXNEFlagUntilTimeout>
 800527a:	4603      	mov	r3, r0
 800527c:	2b00      	cmp	r3, #0
 800527e:	d001      	beq.n	8005284 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	e173      	b.n	800556c <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	691a      	ldr	r2, [r3, #16]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800528e:	b2d2      	uxtb	r2, r2
 8005290:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005296:	1c5a      	adds	r2, r3, #1
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052a0:	3b01      	subs	r3, #1
 80052a2:	b29a      	uxth	r2, r3
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	3b01      	subs	r3, #1
 80052b0:	b29a      	uxth	r2, r3
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80052b6:	e145      	b.n	8005544 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052bc:	2b02      	cmp	r3, #2
 80052be:	d152      	bne.n	8005366 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80052c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c2:	9300      	str	r3, [sp, #0]
 80052c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052c6:	2200      	movs	r2, #0
 80052c8:	4906      	ldr	r1, [pc, #24]	; (80052e4 <HAL_I2C_Master_Receive+0x23c>)
 80052ca:	68f8      	ldr	r0, [r7, #12]
 80052cc:	f002 f870 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 80052d0:	4603      	mov	r3, r0
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d008      	beq.n	80052e8 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e148      	b.n	800556c <HAL_I2C_Master_Receive+0x4c4>
 80052da:	bf00      	nop
 80052dc:	00100002 	.word	0x00100002
 80052e0:	ffff0000 	.word	0xffff0000
 80052e4:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80052e8:	b672      	cpsid	i
}
 80052ea:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	681a      	ldr	r2, [r3, #0]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	691a      	ldr	r2, [r3, #16]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005306:	b2d2      	uxtb	r2, r2
 8005308:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800530e:	1c5a      	adds	r2, r3, #1
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005318:	3b01      	subs	r3, #1
 800531a:	b29a      	uxth	r2, r3
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005324:	b29b      	uxth	r3, r3
 8005326:	3b01      	subs	r3, #1
 8005328:	b29a      	uxth	r2, r3
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800532e:	b662      	cpsie	i
}
 8005330:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	691a      	ldr	r2, [r3, #16]
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800533c:	b2d2      	uxtb	r2, r2
 800533e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005344:	1c5a      	adds	r2, r3, #1
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800534e:	3b01      	subs	r3, #1
 8005350:	b29a      	uxth	r2, r3
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800535a:	b29b      	uxth	r3, r3
 800535c:	3b01      	subs	r3, #1
 800535e:	b29a      	uxth	r2, r3
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005364:	e0ee      	b.n	8005544 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005368:	9300      	str	r3, [sp, #0]
 800536a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800536c:	2200      	movs	r2, #0
 800536e:	4981      	ldr	r1, [pc, #516]	; (8005574 <HAL_I2C_Master_Receive+0x4cc>)
 8005370:	68f8      	ldr	r0, [r7, #12]
 8005372:	f002 f81d 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 8005376:	4603      	mov	r3, r0
 8005378:	2b00      	cmp	r3, #0
 800537a:	d001      	beq.n	8005380 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	e0f5      	b.n	800556c <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800538e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005390:	b672      	cpsid	i
}
 8005392:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	691a      	ldr	r2, [r3, #16]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800539e:	b2d2      	uxtb	r2, r2
 80053a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a6:	1c5a      	adds	r2, r3, #1
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053b0:	3b01      	subs	r3, #1
 80053b2:	b29a      	uxth	r2, r3
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053bc:	b29b      	uxth	r3, r3
 80053be:	3b01      	subs	r3, #1
 80053c0:	b29a      	uxth	r2, r3
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80053c6:	4b6c      	ldr	r3, [pc, #432]	; (8005578 <HAL_I2C_Master_Receive+0x4d0>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	08db      	lsrs	r3, r3, #3
 80053cc:	4a6b      	ldr	r2, [pc, #428]	; (800557c <HAL_I2C_Master_Receive+0x4d4>)
 80053ce:	fba2 2303 	umull	r2, r3, r2, r3
 80053d2:	0a1a      	lsrs	r2, r3, #8
 80053d4:	4613      	mov	r3, r2
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	4413      	add	r3, r2
 80053da:	00da      	lsls	r2, r3, #3
 80053dc:	1ad3      	subs	r3, r2, r3
 80053de:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80053e0:	6a3b      	ldr	r3, [r7, #32]
 80053e2:	3b01      	subs	r3, #1
 80053e4:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80053e6:	6a3b      	ldr	r3, [r7, #32]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d118      	bne.n	800541e <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2200      	movs	r2, #0
 80053f0:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2220      	movs	r2, #32
 80053f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2200      	movs	r2, #0
 80053fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005406:	f043 0220 	orr.w	r2, r3, #32
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800540e:	b662      	cpsie	i
}
 8005410:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2200      	movs	r2, #0
 8005416:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	e0a6      	b.n	800556c <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	695b      	ldr	r3, [r3, #20]
 8005424:	f003 0304 	and.w	r3, r3, #4
 8005428:	2b04      	cmp	r3, #4
 800542a:	d1d9      	bne.n	80053e0 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	681a      	ldr	r2, [r3, #0]
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800543a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	691a      	ldr	r2, [r3, #16]
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005446:	b2d2      	uxtb	r2, r2
 8005448:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800544e:	1c5a      	adds	r2, r3, #1
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005458:	3b01      	subs	r3, #1
 800545a:	b29a      	uxth	r2, r3
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005464:	b29b      	uxth	r3, r3
 8005466:	3b01      	subs	r3, #1
 8005468:	b29a      	uxth	r2, r3
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800546e:	b662      	cpsie	i
}
 8005470:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	691a      	ldr	r2, [r3, #16]
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800547c:	b2d2      	uxtb	r2, r2
 800547e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005484:	1c5a      	adds	r2, r3, #1
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800548e:	3b01      	subs	r3, #1
 8005490:	b29a      	uxth	r2, r3
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800549a:	b29b      	uxth	r3, r3
 800549c:	3b01      	subs	r3, #1
 800549e:	b29a      	uxth	r2, r3
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80054a4:	e04e      	b.n	8005544 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80054a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054a8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80054aa:	68f8      	ldr	r0, [r7, #12]
 80054ac:	f002 f95c 	bl	8007768 <I2C_WaitOnRXNEFlagUntilTimeout>
 80054b0:	4603      	mov	r3, r0
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d001      	beq.n	80054ba <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80054b6:	2301      	movs	r3, #1
 80054b8:	e058      	b.n	800556c <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	691a      	ldr	r2, [r3, #16]
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c4:	b2d2      	uxtb	r2, r2
 80054c6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054cc:	1c5a      	adds	r2, r3, #1
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054d6:	3b01      	subs	r3, #1
 80054d8:	b29a      	uxth	r2, r3
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054e2:	b29b      	uxth	r3, r3
 80054e4:	3b01      	subs	r3, #1
 80054e6:	b29a      	uxth	r2, r3
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	695b      	ldr	r3, [r3, #20]
 80054f2:	f003 0304 	and.w	r3, r3, #4
 80054f6:	2b04      	cmp	r3, #4
 80054f8:	d124      	bne.n	8005544 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054fe:	2b03      	cmp	r3, #3
 8005500:	d107      	bne.n	8005512 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005510:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	691a      	ldr	r2, [r3, #16]
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551c:	b2d2      	uxtb	r2, r2
 800551e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005524:	1c5a      	adds	r2, r3, #1
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800552e:	3b01      	subs	r3, #1
 8005530:	b29a      	uxth	r2, r3
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800553a:	b29b      	uxth	r3, r3
 800553c:	3b01      	subs	r3, #1
 800553e:	b29a      	uxth	r2, r3
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005548:	2b00      	cmp	r3, #0
 800554a:	f47f ae88 	bne.w	800525e <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2220      	movs	r2, #32
 8005552:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2200      	movs	r2, #0
 800555a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2200      	movs	r2, #0
 8005562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005566:	2300      	movs	r3, #0
 8005568:	e000      	b.n	800556c <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 800556a:	2302      	movs	r3, #2
  }
}
 800556c:	4618      	mov	r0, r3
 800556e:	3728      	adds	r7, #40	; 0x28
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}
 8005574:	00010004 	.word	0x00010004
 8005578:	20000060 	.word	0x20000060
 800557c:	14f8b589 	.word	0x14f8b589

08005580 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b08a      	sub	sp, #40	; 0x28
 8005584:	af02      	add	r7, sp, #8
 8005586:	60f8      	str	r0, [r7, #12]
 8005588:	607a      	str	r2, [r7, #4]
 800558a:	603b      	str	r3, [r7, #0]
 800558c:	460b      	mov	r3, r1
 800558e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005590:	f7fe f980 	bl	8003894 <HAL_GetTick>
 8005594:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005596:	2300      	movs	r3, #0
 8005598:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055a0:	b2db      	uxtb	r3, r3
 80055a2:	2b20      	cmp	r3, #32
 80055a4:	f040 8111 	bne.w	80057ca <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80055a8:	69fb      	ldr	r3, [r7, #28]
 80055aa:	9300      	str	r3, [sp, #0]
 80055ac:	2319      	movs	r3, #25
 80055ae:	2201      	movs	r2, #1
 80055b0:	4988      	ldr	r1, [pc, #544]	; (80057d4 <HAL_I2C_IsDeviceReady+0x254>)
 80055b2:	68f8      	ldr	r0, [r7, #12]
 80055b4:	f001 fefc 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 80055b8:	4603      	mov	r3, r0
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d001      	beq.n	80055c2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80055be:	2302      	movs	r3, #2
 80055c0:	e104      	b.n	80057cc <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d101      	bne.n	80055d0 <HAL_I2C_IsDeviceReady+0x50>
 80055cc:	2302      	movs	r3, #2
 80055ce:	e0fd      	b.n	80057cc <HAL_I2C_IsDeviceReady+0x24c>
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2201      	movs	r2, #1
 80055d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f003 0301 	and.w	r3, r3, #1
 80055e2:	2b01      	cmp	r3, #1
 80055e4:	d007      	beq.n	80055f6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	681a      	ldr	r2, [r3, #0]
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f042 0201 	orr.w	r2, r2, #1
 80055f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005604:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2224      	movs	r2, #36	; 0x24
 800560a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2200      	movs	r2, #0
 8005612:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	4a70      	ldr	r2, [pc, #448]	; (80057d8 <HAL_I2C_IsDeviceReady+0x258>)
 8005618:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005628:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800562a:	69fb      	ldr	r3, [r7, #28]
 800562c:	9300      	str	r3, [sp, #0]
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	2200      	movs	r2, #0
 8005632:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005636:	68f8      	ldr	r0, [r7, #12]
 8005638:	f001 feba 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 800563c:	4603      	mov	r3, r0
 800563e:	2b00      	cmp	r3, #0
 8005640:	d00d      	beq.n	800565e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800564c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005650:	d103      	bne.n	800565a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005658:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800565a:	2303      	movs	r3, #3
 800565c:	e0b6      	b.n	80057cc <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800565e:	897b      	ldrh	r3, [r7, #10]
 8005660:	b2db      	uxtb	r3, r3
 8005662:	461a      	mov	r2, r3
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800566c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800566e:	f7fe f911 	bl	8003894 <HAL_GetTick>
 8005672:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	695b      	ldr	r3, [r3, #20]
 800567a:	f003 0302 	and.w	r3, r3, #2
 800567e:	2b02      	cmp	r3, #2
 8005680:	bf0c      	ite	eq
 8005682:	2301      	moveq	r3, #1
 8005684:	2300      	movne	r3, #0
 8005686:	b2db      	uxtb	r3, r3
 8005688:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	695b      	ldr	r3, [r3, #20]
 8005690:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005694:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005698:	bf0c      	ite	eq
 800569a:	2301      	moveq	r3, #1
 800569c:	2300      	movne	r3, #0
 800569e:	b2db      	uxtb	r3, r3
 80056a0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80056a2:	e025      	b.n	80056f0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80056a4:	f7fe f8f6 	bl	8003894 <HAL_GetTick>
 80056a8:	4602      	mov	r2, r0
 80056aa:	69fb      	ldr	r3, [r7, #28]
 80056ac:	1ad3      	subs	r3, r2, r3
 80056ae:	683a      	ldr	r2, [r7, #0]
 80056b0:	429a      	cmp	r2, r3
 80056b2:	d302      	bcc.n	80056ba <HAL_I2C_IsDeviceReady+0x13a>
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d103      	bne.n	80056c2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	22a0      	movs	r2, #160	; 0xa0
 80056be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	695b      	ldr	r3, [r3, #20]
 80056c8:	f003 0302 	and.w	r3, r3, #2
 80056cc:	2b02      	cmp	r3, #2
 80056ce:	bf0c      	ite	eq
 80056d0:	2301      	moveq	r3, #1
 80056d2:	2300      	movne	r3, #0
 80056d4:	b2db      	uxtb	r3, r3
 80056d6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	695b      	ldr	r3, [r3, #20]
 80056de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056e6:	bf0c      	ite	eq
 80056e8:	2301      	moveq	r3, #1
 80056ea:	2300      	movne	r3, #0
 80056ec:	b2db      	uxtb	r3, r3
 80056ee:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056f6:	b2db      	uxtb	r3, r3
 80056f8:	2ba0      	cmp	r3, #160	; 0xa0
 80056fa:	d005      	beq.n	8005708 <HAL_I2C_IsDeviceReady+0x188>
 80056fc:	7dfb      	ldrb	r3, [r7, #23]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d102      	bne.n	8005708 <HAL_I2C_IsDeviceReady+0x188>
 8005702:	7dbb      	ldrb	r3, [r7, #22]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d0cd      	beq.n	80056a4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2220      	movs	r2, #32
 800570c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	695b      	ldr	r3, [r3, #20]
 8005716:	f003 0302 	and.w	r3, r3, #2
 800571a:	2b02      	cmp	r3, #2
 800571c:	d129      	bne.n	8005772 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	681a      	ldr	r2, [r3, #0]
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800572c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800572e:	2300      	movs	r3, #0
 8005730:	613b      	str	r3, [r7, #16]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	695b      	ldr	r3, [r3, #20]
 8005738:	613b      	str	r3, [r7, #16]
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	699b      	ldr	r3, [r3, #24]
 8005740:	613b      	str	r3, [r7, #16]
 8005742:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005744:	69fb      	ldr	r3, [r7, #28]
 8005746:	9300      	str	r3, [sp, #0]
 8005748:	2319      	movs	r3, #25
 800574a:	2201      	movs	r2, #1
 800574c:	4921      	ldr	r1, [pc, #132]	; (80057d4 <HAL_I2C_IsDeviceReady+0x254>)
 800574e:	68f8      	ldr	r0, [r7, #12]
 8005750:	f001 fe2e 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 8005754:	4603      	mov	r3, r0
 8005756:	2b00      	cmp	r3, #0
 8005758:	d001      	beq.n	800575e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e036      	b.n	80057cc <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	2220      	movs	r2, #32
 8005762:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2200      	movs	r2, #0
 800576a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800576e:	2300      	movs	r3, #0
 8005770:	e02c      	b.n	80057cc <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005780:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800578a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800578c:	69fb      	ldr	r3, [r7, #28]
 800578e:	9300      	str	r3, [sp, #0]
 8005790:	2319      	movs	r3, #25
 8005792:	2201      	movs	r2, #1
 8005794:	490f      	ldr	r1, [pc, #60]	; (80057d4 <HAL_I2C_IsDeviceReady+0x254>)
 8005796:	68f8      	ldr	r0, [r7, #12]
 8005798:	f001 fe0a 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 800579c:	4603      	mov	r3, r0
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d001      	beq.n	80057a6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	e012      	b.n	80057cc <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80057a6:	69bb      	ldr	r3, [r7, #24]
 80057a8:	3301      	adds	r3, #1
 80057aa:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80057ac:	69ba      	ldr	r2, [r7, #24]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	429a      	cmp	r2, r3
 80057b2:	f4ff af32 	bcc.w	800561a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2220      	movs	r2, #32
 80057ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e000      	b.n	80057cc <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80057ca:	2302      	movs	r3, #2
  }
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3720      	adds	r7, #32
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}
 80057d4:	00100002 	.word	0x00100002
 80057d8:	ffff0000 	.word	0xffff0000

080057dc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b088      	sub	sp, #32
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80057e4:	2300      	movs	r3, #0
 80057e6:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057f4:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057fc:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005804:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005806:	7bfb      	ldrb	r3, [r7, #15]
 8005808:	2b10      	cmp	r3, #16
 800580a:	d003      	beq.n	8005814 <HAL_I2C_EV_IRQHandler+0x38>
 800580c:	7bfb      	ldrb	r3, [r7, #15]
 800580e:	2b40      	cmp	r3, #64	; 0x40
 8005810:	f040 80c1 	bne.w	8005996 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	699b      	ldr	r3, [r3, #24]
 800581a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	695b      	ldr	r3, [r3, #20]
 8005822:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8005824:	69fb      	ldr	r3, [r7, #28]
 8005826:	f003 0301 	and.w	r3, r3, #1
 800582a:	2b00      	cmp	r3, #0
 800582c:	d10d      	bne.n	800584a <HAL_I2C_EV_IRQHandler+0x6e>
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005834:	d003      	beq.n	800583e <HAL_I2C_EV_IRQHandler+0x62>
 8005836:	693b      	ldr	r3, [r7, #16]
 8005838:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800583c:	d101      	bne.n	8005842 <HAL_I2C_EV_IRQHandler+0x66>
 800583e:	2301      	movs	r3, #1
 8005840:	e000      	b.n	8005844 <HAL_I2C_EV_IRQHandler+0x68>
 8005842:	2300      	movs	r3, #0
 8005844:	2b01      	cmp	r3, #1
 8005846:	f000 8132 	beq.w	8005aae <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800584a:	69fb      	ldr	r3, [r7, #28]
 800584c:	f003 0301 	and.w	r3, r3, #1
 8005850:	2b00      	cmp	r3, #0
 8005852:	d00c      	beq.n	800586e <HAL_I2C_EV_IRQHandler+0x92>
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	0a5b      	lsrs	r3, r3, #9
 8005858:	f003 0301 	and.w	r3, r3, #1
 800585c:	2b00      	cmp	r3, #0
 800585e:	d006      	beq.n	800586e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005860:	6878      	ldr	r0, [r7, #4]
 8005862:	f002 f80c 	bl	800787e <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f000 fd85 	bl	8006376 <I2C_Master_SB>
 800586c:	e092      	b.n	8005994 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800586e:	69fb      	ldr	r3, [r7, #28]
 8005870:	08db      	lsrs	r3, r3, #3
 8005872:	f003 0301 	and.w	r3, r3, #1
 8005876:	2b00      	cmp	r3, #0
 8005878:	d009      	beq.n	800588e <HAL_I2C_EV_IRQHandler+0xb2>
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	0a5b      	lsrs	r3, r3, #9
 800587e:	f003 0301 	and.w	r3, r3, #1
 8005882:	2b00      	cmp	r3, #0
 8005884:	d003      	beq.n	800588e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 fdfa 	bl	8006480 <I2C_Master_ADD10>
 800588c:	e082      	b.n	8005994 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800588e:	69fb      	ldr	r3, [r7, #28]
 8005890:	085b      	lsrs	r3, r3, #1
 8005892:	f003 0301 	and.w	r3, r3, #1
 8005896:	2b00      	cmp	r3, #0
 8005898:	d009      	beq.n	80058ae <HAL_I2C_EV_IRQHandler+0xd2>
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	0a5b      	lsrs	r3, r3, #9
 800589e:	f003 0301 	and.w	r3, r3, #1
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d003      	beq.n	80058ae <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f000 fe13 	bl	80064d2 <I2C_Master_ADDR>
 80058ac:	e072      	b.n	8005994 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80058ae:	69bb      	ldr	r3, [r7, #24]
 80058b0:	089b      	lsrs	r3, r3, #2
 80058b2:	f003 0301 	and.w	r3, r3, #1
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d03b      	beq.n	8005932 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80058c8:	f000 80f3 	beq.w	8005ab2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80058cc:	69fb      	ldr	r3, [r7, #28]
 80058ce:	09db      	lsrs	r3, r3, #7
 80058d0:	f003 0301 	and.w	r3, r3, #1
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d00f      	beq.n	80058f8 <HAL_I2C_EV_IRQHandler+0x11c>
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	0a9b      	lsrs	r3, r3, #10
 80058dc:	f003 0301 	and.w	r3, r3, #1
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d009      	beq.n	80058f8 <HAL_I2C_EV_IRQHandler+0x11c>
 80058e4:	69fb      	ldr	r3, [r7, #28]
 80058e6:	089b      	lsrs	r3, r3, #2
 80058e8:	f003 0301 	and.w	r3, r3, #1
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d103      	bne.n	80058f8 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f000 f9f1 	bl	8005cd8 <I2C_MasterTransmit_TXE>
 80058f6:	e04d      	b.n	8005994 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80058f8:	69fb      	ldr	r3, [r7, #28]
 80058fa:	089b      	lsrs	r3, r3, #2
 80058fc:	f003 0301 	and.w	r3, r3, #1
 8005900:	2b00      	cmp	r3, #0
 8005902:	f000 80d6 	beq.w	8005ab2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	0a5b      	lsrs	r3, r3, #9
 800590a:	f003 0301 	and.w	r3, r3, #1
 800590e:	2b00      	cmp	r3, #0
 8005910:	f000 80cf 	beq.w	8005ab2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005914:	7bbb      	ldrb	r3, [r7, #14]
 8005916:	2b21      	cmp	r3, #33	; 0x21
 8005918:	d103      	bne.n	8005922 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f000 fa78 	bl	8005e10 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005920:	e0c7      	b.n	8005ab2 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8005922:	7bfb      	ldrb	r3, [r7, #15]
 8005924:	2b40      	cmp	r3, #64	; 0x40
 8005926:	f040 80c4 	bne.w	8005ab2 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 fae6 	bl	8005efc <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005930:	e0bf      	b.n	8005ab2 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800593c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005940:	f000 80b7 	beq.w	8005ab2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005944:	69fb      	ldr	r3, [r7, #28]
 8005946:	099b      	lsrs	r3, r3, #6
 8005948:	f003 0301 	and.w	r3, r3, #1
 800594c:	2b00      	cmp	r3, #0
 800594e:	d00f      	beq.n	8005970 <HAL_I2C_EV_IRQHandler+0x194>
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	0a9b      	lsrs	r3, r3, #10
 8005954:	f003 0301 	and.w	r3, r3, #1
 8005958:	2b00      	cmp	r3, #0
 800595a:	d009      	beq.n	8005970 <HAL_I2C_EV_IRQHandler+0x194>
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	089b      	lsrs	r3, r3, #2
 8005960:	f003 0301 	and.w	r3, r3, #1
 8005964:	2b00      	cmp	r3, #0
 8005966:	d103      	bne.n	8005970 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	f000 fb5f 	bl	800602c <I2C_MasterReceive_RXNE>
 800596e:	e011      	b.n	8005994 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005970:	69fb      	ldr	r3, [r7, #28]
 8005972:	089b      	lsrs	r3, r3, #2
 8005974:	f003 0301 	and.w	r3, r3, #1
 8005978:	2b00      	cmp	r3, #0
 800597a:	f000 809a 	beq.w	8005ab2 <HAL_I2C_EV_IRQHandler+0x2d6>
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	0a5b      	lsrs	r3, r3, #9
 8005982:	f003 0301 	and.w	r3, r3, #1
 8005986:	2b00      	cmp	r3, #0
 8005988:	f000 8093 	beq.w	8005ab2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f000 fc08 	bl	80061a2 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005992:	e08e      	b.n	8005ab2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005994:	e08d      	b.n	8005ab2 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800599a:	2b00      	cmp	r3, #0
 800599c:	d004      	beq.n	80059a8 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	695b      	ldr	r3, [r3, #20]
 80059a4:	61fb      	str	r3, [r7, #28]
 80059a6:	e007      	b.n	80059b8 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	699b      	ldr	r3, [r3, #24]
 80059ae:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	695b      	ldr	r3, [r3, #20]
 80059b6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80059b8:	69fb      	ldr	r3, [r7, #28]
 80059ba:	085b      	lsrs	r3, r3, #1
 80059bc:	f003 0301 	and.w	r3, r3, #1
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d012      	beq.n	80059ea <HAL_I2C_EV_IRQHandler+0x20e>
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	0a5b      	lsrs	r3, r3, #9
 80059c8:	f003 0301 	and.w	r3, r3, #1
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d00c      	beq.n	80059ea <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d003      	beq.n	80059e0 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	699b      	ldr	r3, [r3, #24]
 80059de:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80059e0:	69b9      	ldr	r1, [r7, #24]
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f000 ffcc 	bl	8006980 <I2C_Slave_ADDR>
 80059e8:	e066      	b.n	8005ab8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80059ea:	69fb      	ldr	r3, [r7, #28]
 80059ec:	091b      	lsrs	r3, r3, #4
 80059ee:	f003 0301 	and.w	r3, r3, #1
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d009      	beq.n	8005a0a <HAL_I2C_EV_IRQHandler+0x22e>
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	0a5b      	lsrs	r3, r3, #9
 80059fa:	f003 0301 	and.w	r3, r3, #1
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d003      	beq.n	8005a0a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f001 f806 	bl	8006a14 <I2C_Slave_STOPF>
 8005a08:	e056      	b.n	8005ab8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005a0a:	7bbb      	ldrb	r3, [r7, #14]
 8005a0c:	2b21      	cmp	r3, #33	; 0x21
 8005a0e:	d002      	beq.n	8005a16 <HAL_I2C_EV_IRQHandler+0x23a>
 8005a10:	7bbb      	ldrb	r3, [r7, #14]
 8005a12:	2b29      	cmp	r3, #41	; 0x29
 8005a14:	d125      	bne.n	8005a62 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005a16:	69fb      	ldr	r3, [r7, #28]
 8005a18:	09db      	lsrs	r3, r3, #7
 8005a1a:	f003 0301 	and.w	r3, r3, #1
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d00f      	beq.n	8005a42 <HAL_I2C_EV_IRQHandler+0x266>
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	0a9b      	lsrs	r3, r3, #10
 8005a26:	f003 0301 	and.w	r3, r3, #1
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d009      	beq.n	8005a42 <HAL_I2C_EV_IRQHandler+0x266>
 8005a2e:	69fb      	ldr	r3, [r7, #28]
 8005a30:	089b      	lsrs	r3, r3, #2
 8005a32:	f003 0301 	and.w	r3, r3, #1
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d103      	bne.n	8005a42 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f000 fee4 	bl	8006808 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005a40:	e039      	b.n	8005ab6 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005a42:	69fb      	ldr	r3, [r7, #28]
 8005a44:	089b      	lsrs	r3, r3, #2
 8005a46:	f003 0301 	and.w	r3, r3, #1
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d033      	beq.n	8005ab6 <HAL_I2C_EV_IRQHandler+0x2da>
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	0a5b      	lsrs	r3, r3, #9
 8005a52:	f003 0301 	and.w	r3, r3, #1
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d02d      	beq.n	8005ab6 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005a5a:	6878      	ldr	r0, [r7, #4]
 8005a5c:	f000 ff11 	bl	8006882 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005a60:	e029      	b.n	8005ab6 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005a62:	69fb      	ldr	r3, [r7, #28]
 8005a64:	099b      	lsrs	r3, r3, #6
 8005a66:	f003 0301 	and.w	r3, r3, #1
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d00f      	beq.n	8005a8e <HAL_I2C_EV_IRQHandler+0x2b2>
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	0a9b      	lsrs	r3, r3, #10
 8005a72:	f003 0301 	and.w	r3, r3, #1
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d009      	beq.n	8005a8e <HAL_I2C_EV_IRQHandler+0x2b2>
 8005a7a:	69fb      	ldr	r3, [r7, #28]
 8005a7c:	089b      	lsrs	r3, r3, #2
 8005a7e:	f003 0301 	and.w	r3, r3, #1
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d103      	bne.n	8005a8e <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f000 ff1b 	bl	80068c2 <I2C_SlaveReceive_RXNE>
 8005a8c:	e014      	b.n	8005ab8 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005a8e:	69fb      	ldr	r3, [r7, #28]
 8005a90:	089b      	lsrs	r3, r3, #2
 8005a92:	f003 0301 	and.w	r3, r3, #1
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d00e      	beq.n	8005ab8 <HAL_I2C_EV_IRQHandler+0x2dc>
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	0a5b      	lsrs	r3, r3, #9
 8005a9e:	f003 0301 	and.w	r3, r3, #1
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d008      	beq.n	8005ab8 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f000 ff49 	bl	800693e <I2C_SlaveReceive_BTF>
 8005aac:	e004      	b.n	8005ab8 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8005aae:	bf00      	nop
 8005ab0:	e002      	b.n	8005ab8 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005ab2:	bf00      	nop
 8005ab4:	e000      	b.n	8005ab8 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005ab6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005ab8:	3720      	adds	r7, #32
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}

08005abe <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005abe:	b580      	push	{r7, lr}
 8005ac0:	b08a      	sub	sp, #40	; 0x28
 8005ac2:	af00      	add	r7, sp, #0
 8005ac4:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	695b      	ldr	r3, [r3, #20]
 8005acc:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ae0:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005ae2:	6a3b      	ldr	r3, [r7, #32]
 8005ae4:	0a1b      	lsrs	r3, r3, #8
 8005ae6:	f003 0301 	and.w	r3, r3, #1
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d016      	beq.n	8005b1c <HAL_I2C_ER_IRQHandler+0x5e>
 8005aee:	69fb      	ldr	r3, [r7, #28]
 8005af0:	0a1b      	lsrs	r3, r3, #8
 8005af2:	f003 0301 	and.w	r3, r3, #1
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d010      	beq.n	8005b1c <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8005afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005afc:	f043 0301 	orr.w	r3, r3, #1
 8005b00:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005b0a:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005b1a:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005b1c:	6a3b      	ldr	r3, [r7, #32]
 8005b1e:	0a5b      	lsrs	r3, r3, #9
 8005b20:	f003 0301 	and.w	r3, r3, #1
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d00e      	beq.n	8005b46 <HAL_I2C_ER_IRQHandler+0x88>
 8005b28:	69fb      	ldr	r3, [r7, #28]
 8005b2a:	0a1b      	lsrs	r3, r3, #8
 8005b2c:	f003 0301 	and.w	r3, r3, #1
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d008      	beq.n	8005b46 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8005b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b36:	f043 0302 	orr.w	r3, r3, #2
 8005b3a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8005b44:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005b46:	6a3b      	ldr	r3, [r7, #32]
 8005b48:	0a9b      	lsrs	r3, r3, #10
 8005b4a:	f003 0301 	and.w	r3, r3, #1
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d03f      	beq.n	8005bd2 <HAL_I2C_ER_IRQHandler+0x114>
 8005b52:	69fb      	ldr	r3, [r7, #28]
 8005b54:	0a1b      	lsrs	r3, r3, #8
 8005b56:	f003 0301 	and.w	r3, r3, #1
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d039      	beq.n	8005bd2 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8005b5e:	7efb      	ldrb	r3, [r7, #27]
 8005b60:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b66:	b29b      	uxth	r3, r3
 8005b68:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b70:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b76:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8005b78:	7ebb      	ldrb	r3, [r7, #26]
 8005b7a:	2b20      	cmp	r3, #32
 8005b7c:	d112      	bne.n	8005ba4 <HAL_I2C_ER_IRQHandler+0xe6>
 8005b7e:	697b      	ldr	r3, [r7, #20]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d10f      	bne.n	8005ba4 <HAL_I2C_ER_IRQHandler+0xe6>
 8005b84:	7cfb      	ldrb	r3, [r7, #19]
 8005b86:	2b21      	cmp	r3, #33	; 0x21
 8005b88:	d008      	beq.n	8005b9c <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8005b8a:	7cfb      	ldrb	r3, [r7, #19]
 8005b8c:	2b29      	cmp	r3, #41	; 0x29
 8005b8e:	d005      	beq.n	8005b9c <HAL_I2C_ER_IRQHandler+0xde>
 8005b90:	7cfb      	ldrb	r3, [r7, #19]
 8005b92:	2b28      	cmp	r3, #40	; 0x28
 8005b94:	d106      	bne.n	8005ba4 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2b21      	cmp	r3, #33	; 0x21
 8005b9a:	d103      	bne.n	8005ba4 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8005b9c:	6878      	ldr	r0, [r7, #4]
 8005b9e:	f001 f869 	bl	8006c74 <I2C_Slave_AF>
 8005ba2:	e016      	b.n	8005bd2 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005bac:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8005bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bb0:	f043 0304 	orr.w	r3, r3, #4
 8005bb4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005bb6:	7efb      	ldrb	r3, [r7, #27]
 8005bb8:	2b10      	cmp	r3, #16
 8005bba:	d002      	beq.n	8005bc2 <HAL_I2C_ER_IRQHandler+0x104>
 8005bbc:	7efb      	ldrb	r3, [r7, #27]
 8005bbe:	2b40      	cmp	r3, #64	; 0x40
 8005bc0:	d107      	bne.n	8005bd2 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005bd0:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005bd2:	6a3b      	ldr	r3, [r7, #32]
 8005bd4:	0adb      	lsrs	r3, r3, #11
 8005bd6:	f003 0301 	and.w	r3, r3, #1
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d00e      	beq.n	8005bfc <HAL_I2C_ER_IRQHandler+0x13e>
 8005bde:	69fb      	ldr	r3, [r7, #28]
 8005be0:	0a1b      	lsrs	r3, r3, #8
 8005be2:	f003 0301 	and.w	r3, r3, #1
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d008      	beq.n	8005bfc <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8005bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bec:	f043 0308 	orr.w	r3, r3, #8
 8005bf0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8005bfa:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8005bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d008      	beq.n	8005c14 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c08:	431a      	orrs	r2, r3
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	f001 f8a4 	bl	8006d5c <I2C_ITError>
  }
}
 8005c14:	bf00      	nop
 8005c16:	3728      	adds	r7, #40	; 0x28
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	bd80      	pop	{r7, pc}

08005c1c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b083      	sub	sp, #12
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005c24:	bf00      	nop
 8005c26:	370c      	adds	r7, #12
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bc80      	pop	{r7}
 8005c2c:	4770      	bx	lr

08005c2e <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005c2e:	b480      	push	{r7}
 8005c30:	b083      	sub	sp, #12
 8005c32:	af00      	add	r7, sp, #0
 8005c34:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005c36:	bf00      	nop
 8005c38:	370c      	adds	r7, #12
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bc80      	pop	{r7}
 8005c3e:	4770      	bx	lr

08005c40 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b083      	sub	sp, #12
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005c48:	bf00      	nop
 8005c4a:	370c      	adds	r7, #12
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bc80      	pop	{r7}
 8005c50:	4770      	bx	lr

08005c52 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005c52:	b480      	push	{r7}
 8005c54:	b083      	sub	sp, #12
 8005c56:	af00      	add	r7, sp, #0
 8005c58:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005c5a:	bf00      	nop
 8005c5c:	370c      	adds	r7, #12
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bc80      	pop	{r7}
 8005c62:	4770      	bx	lr

08005c64 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b083      	sub	sp, #12
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
 8005c6c:	460b      	mov	r3, r1
 8005c6e:	70fb      	strb	r3, [r7, #3]
 8005c70:	4613      	mov	r3, r2
 8005c72:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005c74:	bf00      	nop
 8005c76:	370c      	adds	r7, #12
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bc80      	pop	{r7}
 8005c7c:	4770      	bx	lr

08005c7e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005c7e:	b480      	push	{r7}
 8005c80:	b083      	sub	sp, #12
 8005c82:	af00      	add	r7, sp, #0
 8005c84:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005c86:	bf00      	nop
 8005c88:	370c      	adds	r7, #12
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bc80      	pop	{r7}
 8005c8e:	4770      	bx	lr

08005c90 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b083      	sub	sp, #12
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005c98:	bf00      	nop
 8005c9a:	370c      	adds	r7, #12
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bc80      	pop	{r7}
 8005ca0:	4770      	bx	lr

08005ca2 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005ca2:	b480      	push	{r7}
 8005ca4:	b083      	sub	sp, #12
 8005ca6:	af00      	add	r7, sp, #0
 8005ca8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005caa:	bf00      	nop
 8005cac:	370c      	adds	r7, #12
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bc80      	pop	{r7}
 8005cb2:	4770      	bx	lr

08005cb4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b083      	sub	sp, #12
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005cbc:	bf00      	nop
 8005cbe:	370c      	adds	r7, #12
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bc80      	pop	{r7}
 8005cc4:	4770      	bx	lr

08005cc6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005cc6:	b480      	push	{r7}
 8005cc8:	b083      	sub	sp, #12
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005cce:	bf00      	nop
 8005cd0:	370c      	adds	r7, #12
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bc80      	pop	{r7}
 8005cd6:	4770      	bx	lr

08005cd8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b084      	sub	sp, #16
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ce6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005cee:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cf4:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d150      	bne.n	8005da0 <I2C_MasterTransmit_TXE+0xc8>
 8005cfe:	7bfb      	ldrb	r3, [r7, #15]
 8005d00:	2b21      	cmp	r3, #33	; 0x21
 8005d02:	d14d      	bne.n	8005da0 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	2b08      	cmp	r3, #8
 8005d08:	d01d      	beq.n	8005d46 <I2C_MasterTransmit_TXE+0x6e>
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	2b20      	cmp	r3, #32
 8005d0e:	d01a      	beq.n	8005d46 <I2C_MasterTransmit_TXE+0x6e>
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005d16:	d016      	beq.n	8005d46 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	685a      	ldr	r2, [r3, #4]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005d26:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2211      	movs	r2, #17
 8005d2c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2200      	movs	r2, #0
 8005d32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2220      	movs	r2, #32
 8005d3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f7ff ff6c 	bl	8005c1c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005d44:	e060      	b.n	8005e08 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	685a      	ldr	r2, [r3, #4]
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005d54:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	681a      	ldr	r2, [r3, #0]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d64:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2220      	movs	r2, #32
 8005d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d7a:	b2db      	uxtb	r3, r3
 8005d7c:	2b40      	cmp	r3, #64	; 0x40
 8005d7e:	d107      	bne.n	8005d90 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2200      	movs	r2, #0
 8005d84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005d88:	6878      	ldr	r0, [r7, #4]
 8005d8a:	f7ff ff81 	bl	8005c90 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005d8e:	e03b      	b.n	8005e08 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2200      	movs	r2, #0
 8005d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f7ff ff3f 	bl	8005c1c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005d9e:	e033      	b.n	8005e08 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005da0:	7bfb      	ldrb	r3, [r7, #15]
 8005da2:	2b21      	cmp	r3, #33	; 0x21
 8005da4:	d005      	beq.n	8005db2 <I2C_MasterTransmit_TXE+0xda>
 8005da6:	7bbb      	ldrb	r3, [r7, #14]
 8005da8:	2b40      	cmp	r3, #64	; 0x40
 8005daa:	d12d      	bne.n	8005e08 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005dac:	7bfb      	ldrb	r3, [r7, #15]
 8005dae:	2b22      	cmp	r3, #34	; 0x22
 8005db0:	d12a      	bne.n	8005e08 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005db6:	b29b      	uxth	r3, r3
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d108      	bne.n	8005dce <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	685a      	ldr	r2, [r3, #4]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005dca:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005dcc:	e01c      	b.n	8005e08 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005dd4:	b2db      	uxtb	r3, r3
 8005dd6:	2b40      	cmp	r3, #64	; 0x40
 8005dd8:	d103      	bne.n	8005de2 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f000 f88e 	bl	8005efc <I2C_MemoryTransmit_TXE_BTF>
}
 8005de0:	e012      	b.n	8005e08 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de6:	781a      	ldrb	r2, [r3, #0]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005df2:	1c5a      	adds	r2, r3, #1
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dfc:	b29b      	uxth	r3, r3
 8005dfe:	3b01      	subs	r3, #1
 8005e00:	b29a      	uxth	r2, r3
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005e06:	e7ff      	b.n	8005e08 <I2C_MasterTransmit_TXE+0x130>
 8005e08:	bf00      	nop
 8005e0a:	3710      	adds	r7, #16
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}

08005e10 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b084      	sub	sp, #16
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e1c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	2b21      	cmp	r3, #33	; 0x21
 8005e28:	d164      	bne.n	8005ef4 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d012      	beq.n	8005e5a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e38:	781a      	ldrb	r2, [r3, #0]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e44:	1c5a      	adds	r2, r3, #1
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	3b01      	subs	r3, #1
 8005e52:	b29a      	uxth	r2, r3
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005e58:	e04c      	b.n	8005ef4 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2b08      	cmp	r3, #8
 8005e5e:	d01d      	beq.n	8005e9c <I2C_MasterTransmit_BTF+0x8c>
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	2b20      	cmp	r3, #32
 8005e64:	d01a      	beq.n	8005e9c <I2C_MasterTransmit_BTF+0x8c>
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005e6c:	d016      	beq.n	8005e9c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	685a      	ldr	r2, [r3, #4]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005e7c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2211      	movs	r2, #17
 8005e82:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2200      	movs	r2, #0
 8005e88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2220      	movs	r2, #32
 8005e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	f7ff fec1 	bl	8005c1c <HAL_I2C_MasterTxCpltCallback>
}
 8005e9a:	e02b      	b.n	8005ef4 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	685a      	ldr	r2, [r3, #4]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005eaa:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005eba:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2220      	movs	r2, #32
 8005ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ed0:	b2db      	uxtb	r3, r3
 8005ed2:	2b40      	cmp	r3, #64	; 0x40
 8005ed4:	d107      	bne.n	8005ee6 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f7ff fed6 	bl	8005c90 <HAL_I2C_MemTxCpltCallback>
}
 8005ee4:	e006      	b.n	8005ef4 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f7ff fe94 	bl	8005c1c <HAL_I2C_MasterTxCpltCallback>
}
 8005ef4:	bf00      	nop
 8005ef6:	3710      	adds	r7, #16
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bd80      	pop	{r7, pc}

08005efc <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b084      	sub	sp, #16
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f0a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d11d      	bne.n	8005f50 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d10b      	bne.n	8005f34 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f20:	b2da      	uxtb	r2, r3
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f2c:	1c9a      	adds	r2, r3, #2
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8005f32:	e077      	b.n	8006024 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f38:	b29b      	uxth	r3, r3
 8005f3a:	121b      	asrs	r3, r3, #8
 8005f3c:	b2da      	uxtb	r2, r3
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f48:	1c5a      	adds	r2, r3, #1
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005f4e:	e069      	b.n	8006024 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d10b      	bne.n	8005f70 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f5c:	b2da      	uxtb	r2, r3
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f68:	1c5a      	adds	r2, r3, #1
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005f6e:	e059      	b.n	8006024 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f74:	2b02      	cmp	r3, #2
 8005f76:	d152      	bne.n	800601e <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005f78:	7bfb      	ldrb	r3, [r7, #15]
 8005f7a:	2b22      	cmp	r3, #34	; 0x22
 8005f7c:	d10d      	bne.n	8005f9a <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f8c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f92:	1c5a      	adds	r2, r3, #1
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005f98:	e044      	b.n	8006024 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f9e:	b29b      	uxth	r3, r3
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d015      	beq.n	8005fd0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005fa4:	7bfb      	ldrb	r3, [r7, #15]
 8005fa6:	2b21      	cmp	r3, #33	; 0x21
 8005fa8:	d112      	bne.n	8005fd0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fae:	781a      	ldrb	r2, [r3, #0]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fba:	1c5a      	adds	r2, r3, #1
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fc4:	b29b      	uxth	r3, r3
 8005fc6:	3b01      	subs	r3, #1
 8005fc8:	b29a      	uxth	r2, r3
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005fce:	e029      	b.n	8006024 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fd4:	b29b      	uxth	r3, r3
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d124      	bne.n	8006024 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8005fda:	7bfb      	ldrb	r3, [r7, #15]
 8005fdc:	2b21      	cmp	r3, #33	; 0x21
 8005fde:	d121      	bne.n	8006024 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	685a      	ldr	r2, [r3, #4]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005fee:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	681a      	ldr	r2, [r3, #0]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ffe:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2200      	movs	r2, #0
 8006004:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2220      	movs	r2, #32
 800600a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2200      	movs	r2, #0
 8006012:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f7ff fe3a 	bl	8005c90 <HAL_I2C_MemTxCpltCallback>
}
 800601c:	e002      	b.n	8006024 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800601e:	6878      	ldr	r0, [r7, #4]
 8006020:	f7fe ff30 	bl	8004e84 <I2C_Flush_DR>
}
 8006024:	bf00      	nop
 8006026:	3710      	adds	r7, #16
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}

0800602c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b084      	sub	sp, #16
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800603a:	b2db      	uxtb	r3, r3
 800603c:	2b22      	cmp	r3, #34	; 0x22
 800603e:	f040 80ac 	bne.w	800619a <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006046:	b29b      	uxth	r3, r3
 8006048:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2b03      	cmp	r3, #3
 800604e:	d921      	bls.n	8006094 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	691a      	ldr	r2, [r3, #16]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800605a:	b2d2      	uxtb	r2, r2
 800605c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006062:	1c5a      	adds	r2, r3, #1
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800606c:	b29b      	uxth	r3, r3
 800606e:	3b01      	subs	r3, #1
 8006070:	b29a      	uxth	r2, r3
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800607a:	b29b      	uxth	r3, r3
 800607c:	2b03      	cmp	r3, #3
 800607e:	f040 808c 	bne.w	800619a <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	685a      	ldr	r2, [r3, #4]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006090:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8006092:	e082      	b.n	800619a <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006098:	2b02      	cmp	r3, #2
 800609a:	d075      	beq.n	8006188 <I2C_MasterReceive_RXNE+0x15c>
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2b01      	cmp	r3, #1
 80060a0:	d002      	beq.n	80060a8 <I2C_MasterReceive_RXNE+0x7c>
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d16f      	bne.n	8006188 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80060a8:	6878      	ldr	r0, [r7, #4]
 80060aa:	f001 fb2b 	bl	8007704 <I2C_WaitOnSTOPRequestThroughIT>
 80060ae:	4603      	mov	r3, r0
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d142      	bne.n	800613a <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	681a      	ldr	r2, [r3, #0]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060c2:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	685a      	ldr	r2, [r3, #4]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80060d2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	691a      	ldr	r2, [r3, #16]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060de:	b2d2      	uxtb	r2, r2
 80060e0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e6:	1c5a      	adds	r2, r3, #1
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060f0:	b29b      	uxth	r3, r3
 80060f2:	3b01      	subs	r3, #1
 80060f4:	b29a      	uxth	r2, r3
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2220      	movs	r2, #32
 80060fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006108:	b2db      	uxtb	r3, r3
 800610a:	2b40      	cmp	r3, #64	; 0x40
 800610c:	d10a      	bne.n	8006124 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2200      	movs	r2, #0
 8006112:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2200      	movs	r2, #0
 800611a:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800611c:	6878      	ldr	r0, [r7, #4]
 800611e:	f7ff fdc0 	bl	8005ca2 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006122:	e03a      	b.n	800619a <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2200      	movs	r2, #0
 8006128:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2212      	movs	r2, #18
 8006130:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8006132:	6878      	ldr	r0, [r7, #4]
 8006134:	f7ff fd7b 	bl	8005c2e <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006138:	e02f      	b.n	800619a <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	685a      	ldr	r2, [r3, #4]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006148:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	691a      	ldr	r2, [r3, #16]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006154:	b2d2      	uxtb	r2, r2
 8006156:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800615c:	1c5a      	adds	r2, r3, #1
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006166:	b29b      	uxth	r3, r3
 8006168:	3b01      	subs	r3, #1
 800616a:	b29a      	uxth	r2, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2220      	movs	r2, #32
 8006174:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2200      	movs	r2, #0
 800617c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f7ff fd97 	bl	8005cb4 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006186:	e008      	b.n	800619a <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	685a      	ldr	r2, [r3, #4]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006196:	605a      	str	r2, [r3, #4]
}
 8006198:	e7ff      	b.n	800619a <I2C_MasterReceive_RXNE+0x16e>
 800619a:	bf00      	nop
 800619c:	3710      	adds	r7, #16
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}

080061a2 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80061a2:	b580      	push	{r7, lr}
 80061a4:	b084      	sub	sp, #16
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061ae:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061b4:	b29b      	uxth	r3, r3
 80061b6:	2b04      	cmp	r3, #4
 80061b8:	d11b      	bne.n	80061f2 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	685a      	ldr	r2, [r3, #4]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061c8:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	691a      	ldr	r2, [r3, #16]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d4:	b2d2      	uxtb	r2, r2
 80061d6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061dc:	1c5a      	adds	r2, r3, #1
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061e6:	b29b      	uxth	r3, r3
 80061e8:	3b01      	subs	r3, #1
 80061ea:	b29a      	uxth	r2, r3
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80061f0:	e0bd      	b.n	800636e <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061f6:	b29b      	uxth	r3, r3
 80061f8:	2b03      	cmp	r3, #3
 80061fa:	d129      	bne.n	8006250 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	685a      	ldr	r2, [r3, #4]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800620a:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2b04      	cmp	r3, #4
 8006210:	d00a      	beq.n	8006228 <I2C_MasterReceive_BTF+0x86>
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2b02      	cmp	r3, #2
 8006216:	d007      	beq.n	8006228 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006226:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	691a      	ldr	r2, [r3, #16]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006232:	b2d2      	uxtb	r2, r2
 8006234:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800623a:	1c5a      	adds	r2, r3, #1
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006244:	b29b      	uxth	r3, r3
 8006246:	3b01      	subs	r3, #1
 8006248:	b29a      	uxth	r2, r3
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800624e:	e08e      	b.n	800636e <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006254:	b29b      	uxth	r3, r3
 8006256:	2b02      	cmp	r3, #2
 8006258:	d176      	bne.n	8006348 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2b01      	cmp	r3, #1
 800625e:	d002      	beq.n	8006266 <I2C_MasterReceive_BTF+0xc4>
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	2b10      	cmp	r3, #16
 8006264:	d108      	bne.n	8006278 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006274:	601a      	str	r2, [r3, #0]
 8006276:	e019      	b.n	80062ac <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2b04      	cmp	r3, #4
 800627c:	d002      	beq.n	8006284 <I2C_MasterReceive_BTF+0xe2>
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2b02      	cmp	r3, #2
 8006282:	d108      	bne.n	8006296 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006292:	601a      	str	r2, [r3, #0]
 8006294:	e00a      	b.n	80062ac <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2b10      	cmp	r3, #16
 800629a:	d007      	beq.n	80062ac <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	681a      	ldr	r2, [r3, #0]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062aa:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	691a      	ldr	r2, [r3, #16]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062b6:	b2d2      	uxtb	r2, r2
 80062b8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062be:	1c5a      	adds	r2, r3, #1
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062c8:	b29b      	uxth	r3, r3
 80062ca:	3b01      	subs	r3, #1
 80062cc:	b29a      	uxth	r2, r3
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	691a      	ldr	r2, [r3, #16]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062dc:	b2d2      	uxtb	r2, r2
 80062de:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e4:	1c5a      	adds	r2, r3, #1
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062ee:	b29b      	uxth	r3, r3
 80062f0:	3b01      	subs	r3, #1
 80062f2:	b29a      	uxth	r2, r3
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	685a      	ldr	r2, [r3, #4]
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006306:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2220      	movs	r2, #32
 800630c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006316:	b2db      	uxtb	r3, r3
 8006318:	2b40      	cmp	r3, #64	; 0x40
 800631a:	d10a      	bne.n	8006332 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2200      	movs	r2, #0
 8006320:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2200      	movs	r2, #0
 8006328:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f7ff fcb9 	bl	8005ca2 <HAL_I2C_MemRxCpltCallback>
}
 8006330:	e01d      	b.n	800636e <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2200      	movs	r2, #0
 8006336:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2212      	movs	r2, #18
 800633e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006340:	6878      	ldr	r0, [r7, #4]
 8006342:	f7ff fc74 	bl	8005c2e <HAL_I2C_MasterRxCpltCallback>
}
 8006346:	e012      	b.n	800636e <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	691a      	ldr	r2, [r3, #16]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006352:	b2d2      	uxtb	r2, r2
 8006354:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800635a:	1c5a      	adds	r2, r3, #1
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006364:	b29b      	uxth	r3, r3
 8006366:	3b01      	subs	r3, #1
 8006368:	b29a      	uxth	r2, r3
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800636e:	bf00      	nop
 8006370:	3710      	adds	r7, #16
 8006372:	46bd      	mov	sp, r7
 8006374:	bd80      	pop	{r7, pc}

08006376 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8006376:	b480      	push	{r7}
 8006378:	b083      	sub	sp, #12
 800637a:	af00      	add	r7, sp, #0
 800637c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006384:	b2db      	uxtb	r3, r3
 8006386:	2b40      	cmp	r3, #64	; 0x40
 8006388:	d117      	bne.n	80063ba <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800638e:	2b00      	cmp	r3, #0
 8006390:	d109      	bne.n	80063a6 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006396:	b2db      	uxtb	r3, r3
 8006398:	461a      	mov	r2, r3
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80063a2:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80063a4:	e067      	b.n	8006476 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063aa:	b2db      	uxtb	r3, r3
 80063ac:	f043 0301 	orr.w	r3, r3, #1
 80063b0:	b2da      	uxtb	r2, r3
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	611a      	str	r2, [r3, #16]
}
 80063b8:	e05d      	b.n	8006476 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	691b      	ldr	r3, [r3, #16]
 80063be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80063c2:	d133      	bne.n	800642c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063ca:	b2db      	uxtb	r3, r3
 80063cc:	2b21      	cmp	r3, #33	; 0x21
 80063ce:	d109      	bne.n	80063e4 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	461a      	mov	r2, r3
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80063e0:	611a      	str	r2, [r3, #16]
 80063e2:	e008      	b.n	80063f6 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	f043 0301 	orr.w	r3, r3, #1
 80063ee:	b2da      	uxtb	r2, r3
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d004      	beq.n	8006408 <I2C_Master_SB+0x92>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006404:	2b00      	cmp	r3, #0
 8006406:	d108      	bne.n	800641a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800640c:	2b00      	cmp	r3, #0
 800640e:	d032      	beq.n	8006476 <I2C_Master_SB+0x100>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006416:	2b00      	cmp	r3, #0
 8006418:	d02d      	beq.n	8006476 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	685a      	ldr	r2, [r3, #4]
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006428:	605a      	str	r2, [r3, #4]
}
 800642a:	e024      	b.n	8006476 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006430:	2b00      	cmp	r3, #0
 8006432:	d10e      	bne.n	8006452 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006438:	b29b      	uxth	r3, r3
 800643a:	11db      	asrs	r3, r3, #7
 800643c:	b2db      	uxtb	r3, r3
 800643e:	f003 0306 	and.w	r3, r3, #6
 8006442:	b2db      	uxtb	r3, r3
 8006444:	f063 030f 	orn	r3, r3, #15
 8006448:	b2da      	uxtb	r2, r3
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	611a      	str	r2, [r3, #16]
}
 8006450:	e011      	b.n	8006476 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006456:	2b01      	cmp	r3, #1
 8006458:	d10d      	bne.n	8006476 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800645e:	b29b      	uxth	r3, r3
 8006460:	11db      	asrs	r3, r3, #7
 8006462:	b2db      	uxtb	r3, r3
 8006464:	f003 0306 	and.w	r3, r3, #6
 8006468:	b2db      	uxtb	r3, r3
 800646a:	f063 030e 	orn	r3, r3, #14
 800646e:	b2da      	uxtb	r2, r3
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	611a      	str	r2, [r3, #16]
}
 8006476:	bf00      	nop
 8006478:	370c      	adds	r7, #12
 800647a:	46bd      	mov	sp, r7
 800647c:	bc80      	pop	{r7}
 800647e:	4770      	bx	lr

08006480 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8006480:	b480      	push	{r7}
 8006482:	b083      	sub	sp, #12
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800648c:	b2da      	uxtb	r2, r3
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006498:	2b00      	cmp	r3, #0
 800649a:	d004      	beq.n	80064a6 <I2C_Master_ADD10+0x26>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d108      	bne.n	80064b8 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d00c      	beq.n	80064c8 <I2C_Master_ADD10+0x48>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d007      	beq.n	80064c8 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	685a      	ldr	r2, [r3, #4]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80064c6:	605a      	str	r2, [r3, #4]
  }
}
 80064c8:	bf00      	nop
 80064ca:	370c      	adds	r7, #12
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bc80      	pop	{r7}
 80064d0:	4770      	bx	lr

080064d2 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80064d2:	b480      	push	{r7}
 80064d4:	b091      	sub	sp, #68	; 0x44
 80064d6:	af00      	add	r7, sp, #0
 80064d8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80064e0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064e8:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064ee:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064f6:	b2db      	uxtb	r3, r3
 80064f8:	2b22      	cmp	r3, #34	; 0x22
 80064fa:	f040 8174 	bne.w	80067e6 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006502:	2b00      	cmp	r3, #0
 8006504:	d10f      	bne.n	8006526 <I2C_Master_ADDR+0x54>
 8006506:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800650a:	2b40      	cmp	r3, #64	; 0x40
 800650c:	d10b      	bne.n	8006526 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800650e:	2300      	movs	r3, #0
 8006510:	633b      	str	r3, [r7, #48]	; 0x30
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	695b      	ldr	r3, [r3, #20]
 8006518:	633b      	str	r3, [r7, #48]	; 0x30
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	699b      	ldr	r3, [r3, #24]
 8006520:	633b      	str	r3, [r7, #48]	; 0x30
 8006522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006524:	e16b      	b.n	80067fe <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800652a:	2b00      	cmp	r3, #0
 800652c:	d11d      	bne.n	800656a <I2C_Master_ADDR+0x98>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	691b      	ldr	r3, [r3, #16]
 8006532:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006536:	d118      	bne.n	800656a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006538:	2300      	movs	r3, #0
 800653a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	695b      	ldr	r3, [r3, #20]
 8006542:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	699b      	ldr	r3, [r3, #24]
 800654a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800654c:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	681a      	ldr	r2, [r3, #0]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800655c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006562:	1c5a      	adds	r2, r3, #1
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	651a      	str	r2, [r3, #80]	; 0x50
 8006568:	e149      	b.n	80067fe <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800656e:	b29b      	uxth	r3, r3
 8006570:	2b00      	cmp	r3, #0
 8006572:	d113      	bne.n	800659c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006574:	2300      	movs	r3, #0
 8006576:	62bb      	str	r3, [r7, #40]	; 0x28
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	695b      	ldr	r3, [r3, #20]
 800657e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	699b      	ldr	r3, [r3, #24]
 8006586:	62bb      	str	r3, [r7, #40]	; 0x28
 8006588:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	681a      	ldr	r2, [r3, #0]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006598:	601a      	str	r2, [r3, #0]
 800659a:	e120      	b.n	80067de <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	2b01      	cmp	r3, #1
 80065a4:	f040 808a 	bne.w	80066bc <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80065a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065aa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80065ae:	d137      	bne.n	8006620 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065be:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	685b      	ldr	r3, [r3, #4]
 80065c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80065ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80065ce:	d113      	bne.n	80065f8 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	681a      	ldr	r2, [r3, #0]
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065de:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065e0:	2300      	movs	r3, #0
 80065e2:	627b      	str	r3, [r7, #36]	; 0x24
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	695b      	ldr	r3, [r3, #20]
 80065ea:	627b      	str	r3, [r7, #36]	; 0x24
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	699b      	ldr	r3, [r3, #24]
 80065f2:	627b      	str	r3, [r7, #36]	; 0x24
 80065f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f6:	e0f2      	b.n	80067de <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065f8:	2300      	movs	r3, #0
 80065fa:	623b      	str	r3, [r7, #32]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	695b      	ldr	r3, [r3, #20]
 8006602:	623b      	str	r3, [r7, #32]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	699b      	ldr	r3, [r3, #24]
 800660a:	623b      	str	r3, [r7, #32]
 800660c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	681a      	ldr	r2, [r3, #0]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800661c:	601a      	str	r2, [r3, #0]
 800661e:	e0de      	b.n	80067de <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8006620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006622:	2b08      	cmp	r3, #8
 8006624:	d02e      	beq.n	8006684 <I2C_Master_ADDR+0x1b2>
 8006626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006628:	2b20      	cmp	r3, #32
 800662a:	d02b      	beq.n	8006684 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800662c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800662e:	2b12      	cmp	r3, #18
 8006630:	d102      	bne.n	8006638 <I2C_Master_ADDR+0x166>
 8006632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006634:	2b01      	cmp	r3, #1
 8006636:	d125      	bne.n	8006684 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006638:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800663a:	2b04      	cmp	r3, #4
 800663c:	d00e      	beq.n	800665c <I2C_Master_ADDR+0x18a>
 800663e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006640:	2b02      	cmp	r3, #2
 8006642:	d00b      	beq.n	800665c <I2C_Master_ADDR+0x18a>
 8006644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006646:	2b10      	cmp	r3, #16
 8006648:	d008      	beq.n	800665c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	681a      	ldr	r2, [r3, #0]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006658:	601a      	str	r2, [r3, #0]
 800665a:	e007      	b.n	800666c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800666a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800666c:	2300      	movs	r3, #0
 800666e:	61fb      	str	r3, [r7, #28]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	695b      	ldr	r3, [r3, #20]
 8006676:	61fb      	str	r3, [r7, #28]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	699b      	ldr	r3, [r3, #24]
 800667e:	61fb      	str	r3, [r7, #28]
 8006680:	69fb      	ldr	r3, [r7, #28]
 8006682:	e0ac      	b.n	80067de <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	681a      	ldr	r2, [r3, #0]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006692:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006694:	2300      	movs	r3, #0
 8006696:	61bb      	str	r3, [r7, #24]
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	695b      	ldr	r3, [r3, #20]
 800669e:	61bb      	str	r3, [r7, #24]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	699b      	ldr	r3, [r3, #24]
 80066a6:	61bb      	str	r3, [r7, #24]
 80066a8:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066b8:	601a      	str	r2, [r3, #0]
 80066ba:	e090      	b.n	80067de <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	2b02      	cmp	r3, #2
 80066c4:	d158      	bne.n	8006778 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80066c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066c8:	2b04      	cmp	r3, #4
 80066ca:	d021      	beq.n	8006710 <I2C_Master_ADDR+0x23e>
 80066cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066ce:	2b02      	cmp	r3, #2
 80066d0:	d01e      	beq.n	8006710 <I2C_Master_ADDR+0x23e>
 80066d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066d4:	2b10      	cmp	r3, #16
 80066d6:	d01b      	beq.n	8006710 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80066e6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066e8:	2300      	movs	r3, #0
 80066ea:	617b      	str	r3, [r7, #20]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	695b      	ldr	r3, [r3, #20]
 80066f2:	617b      	str	r3, [r7, #20]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	699b      	ldr	r3, [r3, #24]
 80066fa:	617b      	str	r3, [r7, #20]
 80066fc:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	681a      	ldr	r2, [r3, #0]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800670c:	601a      	str	r2, [r3, #0]
 800670e:	e012      	b.n	8006736 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	681a      	ldr	r2, [r3, #0]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800671e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006720:	2300      	movs	r3, #0
 8006722:	613b      	str	r3, [r7, #16]
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	695b      	ldr	r3, [r3, #20]
 800672a:	613b      	str	r3, [r7, #16]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	699b      	ldr	r3, [r3, #24]
 8006732:	613b      	str	r3, [r7, #16]
 8006734:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006740:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006744:	d14b      	bne.n	80067de <I2C_Master_ADDR+0x30c>
 8006746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006748:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800674c:	d00b      	beq.n	8006766 <I2C_Master_ADDR+0x294>
 800674e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006750:	2b01      	cmp	r3, #1
 8006752:	d008      	beq.n	8006766 <I2C_Master_ADDR+0x294>
 8006754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006756:	2b08      	cmp	r3, #8
 8006758:	d005      	beq.n	8006766 <I2C_Master_ADDR+0x294>
 800675a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800675c:	2b10      	cmp	r3, #16
 800675e:	d002      	beq.n	8006766 <I2C_Master_ADDR+0x294>
 8006760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006762:	2b20      	cmp	r3, #32
 8006764:	d13b      	bne.n	80067de <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	685a      	ldr	r2, [r3, #4]
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006774:	605a      	str	r2, [r3, #4]
 8006776:	e032      	b.n	80067de <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	681a      	ldr	r2, [r3, #0]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006786:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	685b      	ldr	r3, [r3, #4]
 800678e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006792:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006796:	d117      	bne.n	80067c8 <I2C_Master_ADDR+0x2f6>
 8006798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800679a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800679e:	d00b      	beq.n	80067b8 <I2C_Master_ADDR+0x2e6>
 80067a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067a2:	2b01      	cmp	r3, #1
 80067a4:	d008      	beq.n	80067b8 <I2C_Master_ADDR+0x2e6>
 80067a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067a8:	2b08      	cmp	r3, #8
 80067aa:	d005      	beq.n	80067b8 <I2C_Master_ADDR+0x2e6>
 80067ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067ae:	2b10      	cmp	r3, #16
 80067b0:	d002      	beq.n	80067b8 <I2C_Master_ADDR+0x2e6>
 80067b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067b4:	2b20      	cmp	r3, #32
 80067b6:	d107      	bne.n	80067c8 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	685a      	ldr	r2, [r3, #4]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80067c6:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067c8:	2300      	movs	r3, #0
 80067ca:	60fb      	str	r3, [r7, #12]
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	695b      	ldr	r3, [r3, #20]
 80067d2:	60fb      	str	r3, [r7, #12]
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	699b      	ldr	r3, [r3, #24]
 80067da:	60fb      	str	r3, [r7, #12]
 80067dc:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2200      	movs	r2, #0
 80067e2:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80067e4:	e00b      	b.n	80067fe <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067e6:	2300      	movs	r3, #0
 80067e8:	60bb      	str	r3, [r7, #8]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	695b      	ldr	r3, [r3, #20]
 80067f0:	60bb      	str	r3, [r7, #8]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	699b      	ldr	r3, [r3, #24]
 80067f8:	60bb      	str	r3, [r7, #8]
 80067fa:	68bb      	ldr	r3, [r7, #8]
}
 80067fc:	e7ff      	b.n	80067fe <I2C_Master_ADDR+0x32c>
 80067fe:	bf00      	nop
 8006800:	3744      	adds	r7, #68	; 0x44
 8006802:	46bd      	mov	sp, r7
 8006804:	bc80      	pop	{r7}
 8006806:	4770      	bx	lr

08006808 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b084      	sub	sp, #16
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006816:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800681c:	b29b      	uxth	r3, r3
 800681e:	2b00      	cmp	r3, #0
 8006820:	d02b      	beq.n	800687a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006826:	781a      	ldrb	r2, [r3, #0]
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006832:	1c5a      	adds	r2, r3, #1
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800683c:	b29b      	uxth	r3, r3
 800683e:	3b01      	subs	r3, #1
 8006840:	b29a      	uxth	r2, r3
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800684a:	b29b      	uxth	r3, r3
 800684c:	2b00      	cmp	r3, #0
 800684e:	d114      	bne.n	800687a <I2C_SlaveTransmit_TXE+0x72>
 8006850:	7bfb      	ldrb	r3, [r7, #15]
 8006852:	2b29      	cmp	r3, #41	; 0x29
 8006854:	d111      	bne.n	800687a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	685a      	ldr	r2, [r3, #4]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006864:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2221      	movs	r2, #33	; 0x21
 800686a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2228      	movs	r2, #40	; 0x28
 8006870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	f7ff f9e3 	bl	8005c40 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800687a:	bf00      	nop
 800687c:	3710      	adds	r7, #16
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}

08006882 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006882:	b480      	push	{r7}
 8006884:	b083      	sub	sp, #12
 8006886:	af00      	add	r7, sp, #0
 8006888:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800688e:	b29b      	uxth	r3, r3
 8006890:	2b00      	cmp	r3, #0
 8006892:	d011      	beq.n	80068b8 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006898:	781a      	ldrb	r2, [r3, #0]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068a4:	1c5a      	adds	r2, r3, #1
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068ae:	b29b      	uxth	r3, r3
 80068b0:	3b01      	subs	r3, #1
 80068b2:	b29a      	uxth	r2, r3
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80068b8:	bf00      	nop
 80068ba:	370c      	adds	r7, #12
 80068bc:	46bd      	mov	sp, r7
 80068be:	bc80      	pop	{r7}
 80068c0:	4770      	bx	lr

080068c2 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80068c2:	b580      	push	{r7, lr}
 80068c4:	b084      	sub	sp, #16
 80068c6:	af00      	add	r7, sp, #0
 80068c8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068d0:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068d6:	b29b      	uxth	r3, r3
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d02c      	beq.n	8006936 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	691a      	ldr	r2, [r3, #16]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068e6:	b2d2      	uxtb	r2, r2
 80068e8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ee:	1c5a      	adds	r2, r3, #1
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068f8:	b29b      	uxth	r3, r3
 80068fa:	3b01      	subs	r3, #1
 80068fc:	b29a      	uxth	r2, r3
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006906:	b29b      	uxth	r3, r3
 8006908:	2b00      	cmp	r3, #0
 800690a:	d114      	bne.n	8006936 <I2C_SlaveReceive_RXNE+0x74>
 800690c:	7bfb      	ldrb	r3, [r7, #15]
 800690e:	2b2a      	cmp	r3, #42	; 0x2a
 8006910:	d111      	bne.n	8006936 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	685a      	ldr	r2, [r3, #4]
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006920:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2222      	movs	r2, #34	; 0x22
 8006926:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2228      	movs	r2, #40	; 0x28
 800692c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f7ff f98e 	bl	8005c52 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006936:	bf00      	nop
 8006938:	3710      	adds	r7, #16
 800693a:	46bd      	mov	sp, r7
 800693c:	bd80      	pop	{r7, pc}

0800693e <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800693e:	b480      	push	{r7}
 8006940:	b083      	sub	sp, #12
 8006942:	af00      	add	r7, sp, #0
 8006944:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800694a:	b29b      	uxth	r3, r3
 800694c:	2b00      	cmp	r3, #0
 800694e:	d012      	beq.n	8006976 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	691a      	ldr	r2, [r3, #16]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800695a:	b2d2      	uxtb	r2, r2
 800695c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006962:	1c5a      	adds	r2, r3, #1
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800696c:	b29b      	uxth	r3, r3
 800696e:	3b01      	subs	r3, #1
 8006970:	b29a      	uxth	r2, r3
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006976:	bf00      	nop
 8006978:	370c      	adds	r7, #12
 800697a:	46bd      	mov	sp, r7
 800697c:	bc80      	pop	{r7}
 800697e:	4770      	bx	lr

08006980 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b084      	sub	sp, #16
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
 8006988:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800698a:	2300      	movs	r3, #0
 800698c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006994:	b2db      	uxtb	r3, r3
 8006996:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800699a:	2b28      	cmp	r3, #40	; 0x28
 800699c:	d127      	bne.n	80069ee <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	685a      	ldr	r2, [r3, #4]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069ac:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	089b      	lsrs	r3, r3, #2
 80069b2:	f003 0301 	and.w	r3, r3, #1
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d101      	bne.n	80069be <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80069ba:	2301      	movs	r3, #1
 80069bc:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	09db      	lsrs	r3, r3, #7
 80069c2:	f003 0301 	and.w	r3, r3, #1
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d103      	bne.n	80069d2 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	68db      	ldr	r3, [r3, #12]
 80069ce:	81bb      	strh	r3, [r7, #12]
 80069d0:	e002      	b.n	80069d8 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	699b      	ldr	r3, [r3, #24]
 80069d6:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2200      	movs	r2, #0
 80069dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80069e0:	89ba      	ldrh	r2, [r7, #12]
 80069e2:	7bfb      	ldrb	r3, [r7, #15]
 80069e4:	4619      	mov	r1, r3
 80069e6:	6878      	ldr	r0, [r7, #4]
 80069e8:	f7ff f93c 	bl	8005c64 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80069ec:	e00e      	b.n	8006a0c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069ee:	2300      	movs	r3, #0
 80069f0:	60bb      	str	r3, [r7, #8]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	695b      	ldr	r3, [r3, #20]
 80069f8:	60bb      	str	r3, [r7, #8]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	699b      	ldr	r3, [r3, #24]
 8006a00:	60bb      	str	r3, [r7, #8]
 8006a02:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2200      	movs	r2, #0
 8006a08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8006a0c:	bf00      	nop
 8006a0e:	3710      	adds	r7, #16
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}

08006a14 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b084      	sub	sp, #16
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a22:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	685a      	ldr	r2, [r3, #4]
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006a32:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8006a34:	2300      	movs	r3, #0
 8006a36:	60bb      	str	r3, [r7, #8]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	695b      	ldr	r3, [r3, #20]
 8006a3e:	60bb      	str	r3, [r7, #8]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	681a      	ldr	r2, [r3, #0]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f042 0201 	orr.w	r2, r2, #1
 8006a4e:	601a      	str	r2, [r3, #0]
 8006a50:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	681a      	ldr	r2, [r3, #0]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a60:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a70:	d172      	bne.n	8006b58 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006a72:	7bfb      	ldrb	r3, [r7, #15]
 8006a74:	2b22      	cmp	r3, #34	; 0x22
 8006a76:	d002      	beq.n	8006a7e <I2C_Slave_STOPF+0x6a>
 8006a78:	7bfb      	ldrb	r3, [r7, #15]
 8006a7a:	2b2a      	cmp	r3, #42	; 0x2a
 8006a7c:	d135      	bne.n	8006aea <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	685b      	ldr	r3, [r3, #4]
 8006a86:	b29a      	uxth	r2, r3
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d005      	beq.n	8006aa2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a9a:	f043 0204 	orr.w	r2, r3, #4
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	685a      	ldr	r2, [r3, #4]
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006ab0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	f7fd fe90 	bl	80047dc <HAL_DMA_GetState>
 8006abc:	4603      	mov	r3, r0
 8006abe:	2b01      	cmp	r3, #1
 8006ac0:	d049      	beq.n	8006b56 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ac6:	4a69      	ldr	r2, [pc, #420]	; (8006c6c <I2C_Slave_STOPF+0x258>)
 8006ac8:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ace:	4618      	mov	r0, r3
 8006ad0:	f7fd fd06 	bl	80044e0 <HAL_DMA_Abort_IT>
 8006ad4:	4603      	mov	r3, r0
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d03d      	beq.n	8006b56 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ade:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ae0:	687a      	ldr	r2, [r7, #4]
 8006ae2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006ae4:	4610      	mov	r0, r2
 8006ae6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006ae8:	e035      	b.n	8006b56 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	b29a      	uxth	r2, r3
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d005      	beq.n	8006b0e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b06:	f043 0204 	orr.w	r2, r3, #4
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	685a      	ldr	r2, [r3, #4]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b1c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b22:	4618      	mov	r0, r3
 8006b24:	f7fd fe5a 	bl	80047dc <HAL_DMA_GetState>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	2b01      	cmp	r3, #1
 8006b2c:	d014      	beq.n	8006b58 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b32:	4a4e      	ldr	r2, [pc, #312]	; (8006c6c <I2C_Slave_STOPF+0x258>)
 8006b34:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	f7fd fcd0 	bl	80044e0 <HAL_DMA_Abort_IT>
 8006b40:	4603      	mov	r3, r0
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d008      	beq.n	8006b58 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b4c:	687a      	ldr	r2, [r7, #4]
 8006b4e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006b50:	4610      	mov	r0, r2
 8006b52:	4798      	blx	r3
 8006b54:	e000      	b.n	8006b58 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006b56:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b5c:	b29b      	uxth	r3, r3
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d03e      	beq.n	8006be0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	695b      	ldr	r3, [r3, #20]
 8006b68:	f003 0304 	and.w	r3, r3, #4
 8006b6c:	2b04      	cmp	r3, #4
 8006b6e:	d112      	bne.n	8006b96 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	691a      	ldr	r2, [r3, #16]
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b7a:	b2d2      	uxtb	r2, r2
 8006b7c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b82:	1c5a      	adds	r2, r3, #1
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b8c:	b29b      	uxth	r3, r3
 8006b8e:	3b01      	subs	r3, #1
 8006b90:	b29a      	uxth	r2, r3
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	695b      	ldr	r3, [r3, #20]
 8006b9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ba0:	2b40      	cmp	r3, #64	; 0x40
 8006ba2:	d112      	bne.n	8006bca <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	691a      	ldr	r2, [r3, #16]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bae:	b2d2      	uxtb	r2, r2
 8006bb0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bb6:	1c5a      	adds	r2, r3, #1
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bc0:	b29b      	uxth	r3, r3
 8006bc2:	3b01      	subs	r3, #1
 8006bc4:	b29a      	uxth	r2, r3
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bce:	b29b      	uxth	r3, r3
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d005      	beq.n	8006be0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bd8:	f043 0204 	orr.w	r2, r3, #4
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d003      	beq.n	8006bf0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8006be8:	6878      	ldr	r0, [r7, #4]
 8006bea:	f000 f8b7 	bl	8006d5c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8006bee:	e039      	b.n	8006c64 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006bf0:	7bfb      	ldrb	r3, [r7, #15]
 8006bf2:	2b2a      	cmp	r3, #42	; 0x2a
 8006bf4:	d109      	bne.n	8006c0a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2228      	movs	r2, #40	; 0x28
 8006c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f7ff f824 	bl	8005c52 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c10:	b2db      	uxtb	r3, r3
 8006c12:	2b28      	cmp	r3, #40	; 0x28
 8006c14:	d111      	bne.n	8006c3a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	4a15      	ldr	r2, [pc, #84]	; (8006c70 <I2C_Slave_STOPF+0x25c>)
 8006c1a:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2220      	movs	r2, #32
 8006c26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f7ff f823 	bl	8005c7e <HAL_I2C_ListenCpltCallback>
}
 8006c38:	e014      	b.n	8006c64 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c3e:	2b22      	cmp	r3, #34	; 0x22
 8006c40:	d002      	beq.n	8006c48 <I2C_Slave_STOPF+0x234>
 8006c42:	7bfb      	ldrb	r3, [r7, #15]
 8006c44:	2b22      	cmp	r3, #34	; 0x22
 8006c46:	d10d      	bne.n	8006c64 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2220      	movs	r2, #32
 8006c52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f7fe fff7 	bl	8005c52 <HAL_I2C_SlaveRxCpltCallback>
}
 8006c64:	bf00      	nop
 8006c66:	3710      	adds	r7, #16
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	bd80      	pop	{r7, pc}
 8006c6c:	08007261 	.word	0x08007261
 8006c70:	ffff0000 	.word	0xffff0000

08006c74 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b084      	sub	sp, #16
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c82:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c88:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	2b08      	cmp	r3, #8
 8006c8e:	d002      	beq.n	8006c96 <I2C_Slave_AF+0x22>
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	2b20      	cmp	r3, #32
 8006c94:	d129      	bne.n	8006cea <I2C_Slave_AF+0x76>
 8006c96:	7bfb      	ldrb	r3, [r7, #15]
 8006c98:	2b28      	cmp	r3, #40	; 0x28
 8006c9a:	d126      	bne.n	8006cea <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	4a2e      	ldr	r2, [pc, #184]	; (8006d58 <I2C_Slave_AF+0xe4>)
 8006ca0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	685a      	ldr	r2, [r3, #4]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006cb0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006cba:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	681a      	ldr	r2, [r3, #0]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cca:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2220      	movs	r2, #32
 8006cd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f7fe ffcb 	bl	8005c7e <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8006ce8:	e031      	b.n	8006d4e <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006cea:	7bfb      	ldrb	r3, [r7, #15]
 8006cec:	2b21      	cmp	r3, #33	; 0x21
 8006cee:	d129      	bne.n	8006d44 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	4a19      	ldr	r2, [pc, #100]	; (8006d58 <I2C_Slave_AF+0xe4>)
 8006cf4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2221      	movs	r2, #33	; 0x21
 8006cfa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2220      	movs	r2, #32
 8006d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2200      	movs	r2, #0
 8006d08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	685a      	ldr	r2, [r3, #4]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006d1a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006d24:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	681a      	ldr	r2, [r3, #0]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d34:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	f7fe f8a4 	bl	8004e84 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006d3c:	6878      	ldr	r0, [r7, #4]
 8006d3e:	f7fe ff7f 	bl	8005c40 <HAL_I2C_SlaveTxCpltCallback>
}
 8006d42:	e004      	b.n	8006d4e <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006d4c:	615a      	str	r2, [r3, #20]
}
 8006d4e:	bf00      	nop
 8006d50:	3710      	adds	r7, #16
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bd80      	pop	{r7, pc}
 8006d56:	bf00      	nop
 8006d58:	ffff0000 	.word	0xffff0000

08006d5c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b084      	sub	sp, #16
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d6a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d72:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006d74:	7bbb      	ldrb	r3, [r7, #14]
 8006d76:	2b10      	cmp	r3, #16
 8006d78:	d002      	beq.n	8006d80 <I2C_ITError+0x24>
 8006d7a:	7bbb      	ldrb	r3, [r7, #14]
 8006d7c:	2b40      	cmp	r3, #64	; 0x40
 8006d7e:	d10a      	bne.n	8006d96 <I2C_ITError+0x3a>
 8006d80:	7bfb      	ldrb	r3, [r7, #15]
 8006d82:	2b22      	cmp	r3, #34	; 0x22
 8006d84:	d107      	bne.n	8006d96 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681a      	ldr	r2, [r3, #0]
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006d94:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006d96:	7bfb      	ldrb	r3, [r7, #15]
 8006d98:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006d9c:	2b28      	cmp	r3, #40	; 0x28
 8006d9e:	d107      	bne.n	8006db0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2200      	movs	r2, #0
 8006da4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2228      	movs	r2, #40	; 0x28
 8006daa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006dae:	e015      	b.n	8006ddc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006dba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006dbe:	d00a      	beq.n	8006dd6 <I2C_ITError+0x7a>
 8006dc0:	7bfb      	ldrb	r3, [r7, #15]
 8006dc2:	2b60      	cmp	r3, #96	; 0x60
 8006dc4:	d007      	beq.n	8006dd6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2220      	movs	r2, #32
 8006dca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006de6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006dea:	d162      	bne.n	8006eb2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	685a      	ldr	r2, [r3, #4]
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006dfa:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e00:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006e04:	b2db      	uxtb	r3, r3
 8006e06:	2b01      	cmp	r3, #1
 8006e08:	d020      	beq.n	8006e4c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e0e:	4a6a      	ldr	r2, [pc, #424]	; (8006fb8 <I2C_ITError+0x25c>)
 8006e10:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e16:	4618      	mov	r0, r3
 8006e18:	f7fd fb62 	bl	80044e0 <HAL_DMA_Abort_IT>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	f000 8089 	beq.w	8006f36 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	681a      	ldr	r2, [r3, #0]
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f022 0201 	bic.w	r2, r2, #1
 8006e32:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2220      	movs	r2, #32
 8006e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e42:	687a      	ldr	r2, [r7, #4]
 8006e44:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006e46:	4610      	mov	r0, r2
 8006e48:	4798      	blx	r3
 8006e4a:	e074      	b.n	8006f36 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e50:	4a59      	ldr	r2, [pc, #356]	; (8006fb8 <I2C_ITError+0x25c>)
 8006e52:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e58:	4618      	mov	r0, r3
 8006e5a:	f7fd fb41 	bl	80044e0 <HAL_DMA_Abort_IT>
 8006e5e:	4603      	mov	r3, r0
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d068      	beq.n	8006f36 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	695b      	ldr	r3, [r3, #20]
 8006e6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e6e:	2b40      	cmp	r3, #64	; 0x40
 8006e70:	d10b      	bne.n	8006e8a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	691a      	ldr	r2, [r3, #16]
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e7c:	b2d2      	uxtb	r2, r2
 8006e7e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e84:	1c5a      	adds	r2, r3, #1
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f022 0201 	bic.w	r2, r2, #1
 8006e98:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2220      	movs	r2, #32
 8006e9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ea6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ea8:	687a      	ldr	r2, [r7, #4]
 8006eaa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006eac:	4610      	mov	r0, r2
 8006eae:	4798      	blx	r3
 8006eb0:	e041      	b.n	8006f36 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006eb8:	b2db      	uxtb	r3, r3
 8006eba:	2b60      	cmp	r3, #96	; 0x60
 8006ebc:	d125      	bne.n	8006f0a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2220      	movs	r2, #32
 8006ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	695b      	ldr	r3, [r3, #20]
 8006ed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ed6:	2b40      	cmp	r3, #64	; 0x40
 8006ed8:	d10b      	bne.n	8006ef2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	691a      	ldr	r2, [r3, #16]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ee4:	b2d2      	uxtb	r2, r2
 8006ee6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eec:	1c5a      	adds	r2, r3, #1
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	681a      	ldr	r2, [r3, #0]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f022 0201 	bic.w	r2, r2, #1
 8006f00:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f7fe fedf 	bl	8005cc6 <HAL_I2C_AbortCpltCallback>
 8006f08:	e015      	b.n	8006f36 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	695b      	ldr	r3, [r3, #20]
 8006f10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f14:	2b40      	cmp	r3, #64	; 0x40
 8006f16:	d10b      	bne.n	8006f30 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	691a      	ldr	r2, [r3, #16]
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f22:	b2d2      	uxtb	r2, r2
 8006f24:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f2a:	1c5a      	adds	r2, r3, #1
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f7fe febf 	bl	8005cb4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f3a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	f003 0301 	and.w	r3, r3, #1
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d10e      	bne.n	8006f64 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d109      	bne.n	8006f64 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d104      	bne.n	8006f64 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d007      	beq.n	8006f74 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	685a      	ldr	r2, [r3, #4]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006f72:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f7a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f80:	f003 0304 	and.w	r3, r3, #4
 8006f84:	2b04      	cmp	r3, #4
 8006f86:	d113      	bne.n	8006fb0 <I2C_ITError+0x254>
 8006f88:	7bfb      	ldrb	r3, [r7, #15]
 8006f8a:	2b28      	cmp	r3, #40	; 0x28
 8006f8c:	d110      	bne.n	8006fb0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	4a0a      	ldr	r2, [pc, #40]	; (8006fbc <I2C_ITError+0x260>)
 8006f92:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2200      	movs	r2, #0
 8006f98:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2220      	movs	r2, #32
 8006f9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f7fe fe67 	bl	8005c7e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006fb0:	bf00      	nop
 8006fb2:	3710      	adds	r7, #16
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bd80      	pop	{r7, pc}
 8006fb8:	08007261 	.word	0x08007261
 8006fbc:	ffff0000 	.word	0xffff0000

08006fc0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b088      	sub	sp, #32
 8006fc4:	af02      	add	r7, sp, #8
 8006fc6:	60f8      	str	r0, [r7, #12]
 8006fc8:	607a      	str	r2, [r7, #4]
 8006fca:	603b      	str	r3, [r7, #0]
 8006fcc:	460b      	mov	r3, r1
 8006fce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fd4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	2b08      	cmp	r3, #8
 8006fda:	d006      	beq.n	8006fea <I2C_MasterRequestWrite+0x2a>
 8006fdc:	697b      	ldr	r3, [r7, #20]
 8006fde:	2b01      	cmp	r3, #1
 8006fe0:	d003      	beq.n	8006fea <I2C_MasterRequestWrite+0x2a>
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006fe8:	d108      	bne.n	8006ffc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	681a      	ldr	r2, [r3, #0]
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ff8:	601a      	str	r2, [r3, #0]
 8006ffa:	e00b      	b.n	8007014 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007000:	2b12      	cmp	r3, #18
 8007002:	d107      	bne.n	8007014 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	681a      	ldr	r2, [r3, #0]
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007012:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	9300      	str	r3, [sp, #0]
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2200      	movs	r2, #0
 800701c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007020:	68f8      	ldr	r0, [r7, #12]
 8007022:	f000 f9c5 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 8007026:	4603      	mov	r3, r0
 8007028:	2b00      	cmp	r3, #0
 800702a:	d00d      	beq.n	8007048 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007036:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800703a:	d103      	bne.n	8007044 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007042:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007044:	2303      	movs	r3, #3
 8007046:	e035      	b.n	80070b4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	691b      	ldr	r3, [r3, #16]
 800704c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007050:	d108      	bne.n	8007064 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007052:	897b      	ldrh	r3, [r7, #10]
 8007054:	b2db      	uxtb	r3, r3
 8007056:	461a      	mov	r2, r3
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007060:	611a      	str	r2, [r3, #16]
 8007062:	e01b      	b.n	800709c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007064:	897b      	ldrh	r3, [r7, #10]
 8007066:	11db      	asrs	r3, r3, #7
 8007068:	b2db      	uxtb	r3, r3
 800706a:	f003 0306 	and.w	r3, r3, #6
 800706e:	b2db      	uxtb	r3, r3
 8007070:	f063 030f 	orn	r3, r3, #15
 8007074:	b2da      	uxtb	r2, r3
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	687a      	ldr	r2, [r7, #4]
 8007080:	490e      	ldr	r1, [pc, #56]	; (80070bc <I2C_MasterRequestWrite+0xfc>)
 8007082:	68f8      	ldr	r0, [r7, #12]
 8007084:	f000 fa0e 	bl	80074a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007088:	4603      	mov	r3, r0
 800708a:	2b00      	cmp	r3, #0
 800708c:	d001      	beq.n	8007092 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800708e:	2301      	movs	r3, #1
 8007090:	e010      	b.n	80070b4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007092:	897b      	ldrh	r3, [r7, #10]
 8007094:	b2da      	uxtb	r2, r3
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	687a      	ldr	r2, [r7, #4]
 80070a0:	4907      	ldr	r1, [pc, #28]	; (80070c0 <I2C_MasterRequestWrite+0x100>)
 80070a2:	68f8      	ldr	r0, [r7, #12]
 80070a4:	f000 f9fe 	bl	80074a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80070a8:	4603      	mov	r3, r0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d001      	beq.n	80070b2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80070ae:	2301      	movs	r3, #1
 80070b0:	e000      	b.n	80070b4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80070b2:	2300      	movs	r3, #0
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	3718      	adds	r7, #24
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bd80      	pop	{r7, pc}
 80070bc:	00010008 	.word	0x00010008
 80070c0:	00010002 	.word	0x00010002

080070c4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b088      	sub	sp, #32
 80070c8:	af02      	add	r7, sp, #8
 80070ca:	60f8      	str	r0, [r7, #12]
 80070cc:	607a      	str	r2, [r7, #4]
 80070ce:	603b      	str	r3, [r7, #0]
 80070d0:	460b      	mov	r3, r1
 80070d2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070d8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	681a      	ldr	r2, [r3, #0]
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80070e8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80070ea:	697b      	ldr	r3, [r7, #20]
 80070ec:	2b08      	cmp	r3, #8
 80070ee:	d006      	beq.n	80070fe <I2C_MasterRequestRead+0x3a>
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	2b01      	cmp	r3, #1
 80070f4:	d003      	beq.n	80070fe <I2C_MasterRequestRead+0x3a>
 80070f6:	697b      	ldr	r3, [r7, #20]
 80070f8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80070fc:	d108      	bne.n	8007110 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	681a      	ldr	r2, [r3, #0]
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800710c:	601a      	str	r2, [r3, #0]
 800710e:	e00b      	b.n	8007128 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007114:	2b11      	cmp	r3, #17
 8007116:	d107      	bne.n	8007128 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	681a      	ldr	r2, [r3, #0]
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007126:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	9300      	str	r3, [sp, #0]
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2200      	movs	r2, #0
 8007130:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007134:	68f8      	ldr	r0, [r7, #12]
 8007136:	f000 f93b 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 800713a:	4603      	mov	r3, r0
 800713c:	2b00      	cmp	r3, #0
 800713e:	d00d      	beq.n	800715c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800714a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800714e:	d103      	bne.n	8007158 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007156:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007158:	2303      	movs	r3, #3
 800715a:	e079      	b.n	8007250 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	691b      	ldr	r3, [r3, #16]
 8007160:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007164:	d108      	bne.n	8007178 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007166:	897b      	ldrh	r3, [r7, #10]
 8007168:	b2db      	uxtb	r3, r3
 800716a:	f043 0301 	orr.w	r3, r3, #1
 800716e:	b2da      	uxtb	r2, r3
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	611a      	str	r2, [r3, #16]
 8007176:	e05f      	b.n	8007238 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007178:	897b      	ldrh	r3, [r7, #10]
 800717a:	11db      	asrs	r3, r3, #7
 800717c:	b2db      	uxtb	r3, r3
 800717e:	f003 0306 	and.w	r3, r3, #6
 8007182:	b2db      	uxtb	r3, r3
 8007184:	f063 030f 	orn	r3, r3, #15
 8007188:	b2da      	uxtb	r2, r3
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	687a      	ldr	r2, [r7, #4]
 8007194:	4930      	ldr	r1, [pc, #192]	; (8007258 <I2C_MasterRequestRead+0x194>)
 8007196:	68f8      	ldr	r0, [r7, #12]
 8007198:	f000 f984 	bl	80074a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800719c:	4603      	mov	r3, r0
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d001      	beq.n	80071a6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80071a2:	2301      	movs	r3, #1
 80071a4:	e054      	b.n	8007250 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80071a6:	897b      	ldrh	r3, [r7, #10]
 80071a8:	b2da      	uxtb	r2, r3
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	687a      	ldr	r2, [r7, #4]
 80071b4:	4929      	ldr	r1, [pc, #164]	; (800725c <I2C_MasterRequestRead+0x198>)
 80071b6:	68f8      	ldr	r0, [r7, #12]
 80071b8:	f000 f974 	bl	80074a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80071bc:	4603      	mov	r3, r0
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d001      	beq.n	80071c6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80071c2:	2301      	movs	r3, #1
 80071c4:	e044      	b.n	8007250 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80071c6:	2300      	movs	r3, #0
 80071c8:	613b      	str	r3, [r7, #16]
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	695b      	ldr	r3, [r3, #20]
 80071d0:	613b      	str	r3, [r7, #16]
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	699b      	ldr	r3, [r3, #24]
 80071d8:	613b      	str	r3, [r7, #16]
 80071da:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	681a      	ldr	r2, [r3, #0]
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80071ea:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	9300      	str	r3, [sp, #0]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2200      	movs	r2, #0
 80071f4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80071f8:	68f8      	ldr	r0, [r7, #12]
 80071fa:	f000 f8d9 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 80071fe:	4603      	mov	r3, r0
 8007200:	2b00      	cmp	r3, #0
 8007202:	d00d      	beq.n	8007220 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800720e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007212:	d103      	bne.n	800721c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	f44f 7200 	mov.w	r2, #512	; 0x200
 800721a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800721c:	2303      	movs	r3, #3
 800721e:	e017      	b.n	8007250 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8007220:	897b      	ldrh	r3, [r7, #10]
 8007222:	11db      	asrs	r3, r3, #7
 8007224:	b2db      	uxtb	r3, r3
 8007226:	f003 0306 	and.w	r3, r3, #6
 800722a:	b2db      	uxtb	r3, r3
 800722c:	f063 030e 	orn	r3, r3, #14
 8007230:	b2da      	uxtb	r2, r3
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	687a      	ldr	r2, [r7, #4]
 800723c:	4907      	ldr	r1, [pc, #28]	; (800725c <I2C_MasterRequestRead+0x198>)
 800723e:	68f8      	ldr	r0, [r7, #12]
 8007240:	f000 f930 	bl	80074a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007244:	4603      	mov	r3, r0
 8007246:	2b00      	cmp	r3, #0
 8007248:	d001      	beq.n	800724e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800724a:	2301      	movs	r3, #1
 800724c:	e000      	b.n	8007250 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800724e:	2300      	movs	r3, #0
}
 8007250:	4618      	mov	r0, r3
 8007252:	3718      	adds	r7, #24
 8007254:	46bd      	mov	sp, r7
 8007256:	bd80      	pop	{r7, pc}
 8007258:	00010008 	.word	0x00010008
 800725c:	00010002 	.word	0x00010002

08007260 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b086      	sub	sp, #24
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007268:	2300      	movs	r3, #0
 800726a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007270:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007278:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800727a:	4b4b      	ldr	r3, [pc, #300]	; (80073a8 <I2C_DMAAbort+0x148>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	08db      	lsrs	r3, r3, #3
 8007280:	4a4a      	ldr	r2, [pc, #296]	; (80073ac <I2C_DMAAbort+0x14c>)
 8007282:	fba2 2303 	umull	r2, r3, r2, r3
 8007286:	0a1a      	lsrs	r2, r3, #8
 8007288:	4613      	mov	r3, r2
 800728a:	009b      	lsls	r3, r3, #2
 800728c:	4413      	add	r3, r2
 800728e:	00da      	lsls	r2, r3, #3
 8007290:	1ad3      	subs	r3, r2, r3
 8007292:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d106      	bne.n	80072a8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800729a:	697b      	ldr	r3, [r7, #20]
 800729c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800729e:	f043 0220 	orr.w	r2, r3, #32
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80072a6:	e00a      	b.n	80072be <I2C_DMAAbort+0x5e>
    }
    count--;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	3b01      	subs	r3, #1
 80072ac:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80072ae:	697b      	ldr	r3, [r7, #20]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80072b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80072bc:	d0ea      	beq.n	8007294 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80072be:	697b      	ldr	r3, [r7, #20]
 80072c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d003      	beq.n	80072ce <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80072c6:	697b      	ldr	r3, [r7, #20]
 80072c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072ca:	2200      	movs	r2, #0
 80072cc:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 80072ce:	697b      	ldr	r3, [r7, #20]
 80072d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d003      	beq.n	80072de <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80072d6:	697b      	ldr	r3, [r7, #20]
 80072d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072da:	2200      	movs	r2, #0
 80072dc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072de:	697b      	ldr	r3, [r7, #20]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	681a      	ldr	r2, [r3, #0]
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072ec:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	2200      	movs	r2, #0
 80072f2:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80072f4:	697b      	ldr	r3, [r7, #20]
 80072f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d003      	beq.n	8007304 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007300:	2200      	movs	r2, #0
 8007302:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8007304:	697b      	ldr	r3, [r7, #20]
 8007306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007308:	2b00      	cmp	r3, #0
 800730a:	d003      	beq.n	8007314 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800730c:	697b      	ldr	r3, [r7, #20]
 800730e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007310:	2200      	movs	r2, #0
 8007312:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	681a      	ldr	r2, [r3, #0]
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f022 0201 	bic.w	r2, r2, #1
 8007322:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800732a:	b2db      	uxtb	r3, r3
 800732c:	2b60      	cmp	r3, #96	; 0x60
 800732e:	d10e      	bne.n	800734e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	2220      	movs	r2, #32
 8007334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	2200      	movs	r2, #0
 800733c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	2200      	movs	r2, #0
 8007344:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007346:	6978      	ldr	r0, [r7, #20]
 8007348:	f7fe fcbd 	bl	8005cc6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800734c:	e027      	b.n	800739e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800734e:	7cfb      	ldrb	r3, [r7, #19]
 8007350:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007354:	2b28      	cmp	r3, #40	; 0x28
 8007356:	d117      	bne.n	8007388 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	681a      	ldr	r2, [r3, #0]
 800735e:	697b      	ldr	r3, [r7, #20]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f042 0201 	orr.w	r2, r2, #1
 8007366:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007368:	697b      	ldr	r3, [r7, #20]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	681a      	ldr	r2, [r3, #0]
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007376:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	2200      	movs	r2, #0
 800737c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	2228      	movs	r2, #40	; 0x28
 8007382:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007386:	e007      	b.n	8007398 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	2220      	movs	r2, #32
 800738c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	2200      	movs	r2, #0
 8007394:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007398:	6978      	ldr	r0, [r7, #20]
 800739a:	f7fe fc8b 	bl	8005cb4 <HAL_I2C_ErrorCallback>
}
 800739e:	bf00      	nop
 80073a0:	3718      	adds	r7, #24
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}
 80073a6:	bf00      	nop
 80073a8:	20000060 	.word	0x20000060
 80073ac:	14f8b589 	.word	0x14f8b589

080073b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b084      	sub	sp, #16
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	60f8      	str	r0, [r7, #12]
 80073b8:	60b9      	str	r1, [r7, #8]
 80073ba:	603b      	str	r3, [r7, #0]
 80073bc:	4613      	mov	r3, r2
 80073be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80073c0:	e048      	b.n	8007454 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073c8:	d044      	beq.n	8007454 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073ca:	f7fc fa63 	bl	8003894 <HAL_GetTick>
 80073ce:	4602      	mov	r2, r0
 80073d0:	69bb      	ldr	r3, [r7, #24]
 80073d2:	1ad3      	subs	r3, r2, r3
 80073d4:	683a      	ldr	r2, [r7, #0]
 80073d6:	429a      	cmp	r2, r3
 80073d8:	d302      	bcc.n	80073e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d139      	bne.n	8007454 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	0c1b      	lsrs	r3, r3, #16
 80073e4:	b2db      	uxtb	r3, r3
 80073e6:	2b01      	cmp	r3, #1
 80073e8:	d10d      	bne.n	8007406 <I2C_WaitOnFlagUntilTimeout+0x56>
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	695b      	ldr	r3, [r3, #20]
 80073f0:	43da      	mvns	r2, r3
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	4013      	ands	r3, r2
 80073f6:	b29b      	uxth	r3, r3
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	bf0c      	ite	eq
 80073fc:	2301      	moveq	r3, #1
 80073fe:	2300      	movne	r3, #0
 8007400:	b2db      	uxtb	r3, r3
 8007402:	461a      	mov	r2, r3
 8007404:	e00c      	b.n	8007420 <I2C_WaitOnFlagUntilTimeout+0x70>
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	699b      	ldr	r3, [r3, #24]
 800740c:	43da      	mvns	r2, r3
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	4013      	ands	r3, r2
 8007412:	b29b      	uxth	r3, r3
 8007414:	2b00      	cmp	r3, #0
 8007416:	bf0c      	ite	eq
 8007418:	2301      	moveq	r3, #1
 800741a:	2300      	movne	r3, #0
 800741c:	b2db      	uxtb	r3, r3
 800741e:	461a      	mov	r2, r3
 8007420:	79fb      	ldrb	r3, [r7, #7]
 8007422:	429a      	cmp	r2, r3
 8007424:	d116      	bne.n	8007454 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2200      	movs	r2, #0
 800742a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2220      	movs	r2, #32
 8007430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	2200      	movs	r2, #0
 8007438:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007440:	f043 0220 	orr.w	r2, r3, #32
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	2200      	movs	r2, #0
 800744c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8007450:	2301      	movs	r3, #1
 8007452:	e023      	b.n	800749c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	0c1b      	lsrs	r3, r3, #16
 8007458:	b2db      	uxtb	r3, r3
 800745a:	2b01      	cmp	r3, #1
 800745c:	d10d      	bne.n	800747a <I2C_WaitOnFlagUntilTimeout+0xca>
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	695b      	ldr	r3, [r3, #20]
 8007464:	43da      	mvns	r2, r3
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	4013      	ands	r3, r2
 800746a:	b29b      	uxth	r3, r3
 800746c:	2b00      	cmp	r3, #0
 800746e:	bf0c      	ite	eq
 8007470:	2301      	moveq	r3, #1
 8007472:	2300      	movne	r3, #0
 8007474:	b2db      	uxtb	r3, r3
 8007476:	461a      	mov	r2, r3
 8007478:	e00c      	b.n	8007494 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	699b      	ldr	r3, [r3, #24]
 8007480:	43da      	mvns	r2, r3
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	4013      	ands	r3, r2
 8007486:	b29b      	uxth	r3, r3
 8007488:	2b00      	cmp	r3, #0
 800748a:	bf0c      	ite	eq
 800748c:	2301      	moveq	r3, #1
 800748e:	2300      	movne	r3, #0
 8007490:	b2db      	uxtb	r3, r3
 8007492:	461a      	mov	r2, r3
 8007494:	79fb      	ldrb	r3, [r7, #7]
 8007496:	429a      	cmp	r2, r3
 8007498:	d093      	beq.n	80073c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800749a:	2300      	movs	r3, #0
}
 800749c:	4618      	mov	r0, r3
 800749e:	3710      	adds	r7, #16
 80074a0:	46bd      	mov	sp, r7
 80074a2:	bd80      	pop	{r7, pc}

080074a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b084      	sub	sp, #16
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	60f8      	str	r0, [r7, #12]
 80074ac:	60b9      	str	r1, [r7, #8]
 80074ae:	607a      	str	r2, [r7, #4]
 80074b0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80074b2:	e071      	b.n	8007598 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	695b      	ldr	r3, [r3, #20]
 80074ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074c2:	d123      	bne.n	800750c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	681a      	ldr	r2, [r3, #0]
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074d2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80074dc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	2200      	movs	r2, #0
 80074e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	2220      	movs	r2, #32
 80074e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	2200      	movs	r2, #0
 80074f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074f8:	f043 0204 	orr.w	r2, r3, #4
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	2200      	movs	r2, #0
 8007504:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007508:	2301      	movs	r3, #1
 800750a:	e067      	b.n	80075dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007512:	d041      	beq.n	8007598 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007514:	f7fc f9be 	bl	8003894 <HAL_GetTick>
 8007518:	4602      	mov	r2, r0
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	1ad3      	subs	r3, r2, r3
 800751e:	687a      	ldr	r2, [r7, #4]
 8007520:	429a      	cmp	r2, r3
 8007522:	d302      	bcc.n	800752a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d136      	bne.n	8007598 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	0c1b      	lsrs	r3, r3, #16
 800752e:	b2db      	uxtb	r3, r3
 8007530:	2b01      	cmp	r3, #1
 8007532:	d10c      	bne.n	800754e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	695b      	ldr	r3, [r3, #20]
 800753a:	43da      	mvns	r2, r3
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	4013      	ands	r3, r2
 8007540:	b29b      	uxth	r3, r3
 8007542:	2b00      	cmp	r3, #0
 8007544:	bf14      	ite	ne
 8007546:	2301      	movne	r3, #1
 8007548:	2300      	moveq	r3, #0
 800754a:	b2db      	uxtb	r3, r3
 800754c:	e00b      	b.n	8007566 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	699b      	ldr	r3, [r3, #24]
 8007554:	43da      	mvns	r2, r3
 8007556:	68bb      	ldr	r3, [r7, #8]
 8007558:	4013      	ands	r3, r2
 800755a:	b29b      	uxth	r3, r3
 800755c:	2b00      	cmp	r3, #0
 800755e:	bf14      	ite	ne
 8007560:	2301      	movne	r3, #1
 8007562:	2300      	moveq	r3, #0
 8007564:	b2db      	uxtb	r3, r3
 8007566:	2b00      	cmp	r3, #0
 8007568:	d016      	beq.n	8007598 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	2200      	movs	r2, #0
 800756e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	2220      	movs	r2, #32
 8007574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	2200      	movs	r2, #0
 800757c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007584:	f043 0220 	orr.w	r2, r3, #32
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2200      	movs	r2, #0
 8007590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8007594:	2301      	movs	r3, #1
 8007596:	e021      	b.n	80075dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007598:	68bb      	ldr	r3, [r7, #8]
 800759a:	0c1b      	lsrs	r3, r3, #16
 800759c:	b2db      	uxtb	r3, r3
 800759e:	2b01      	cmp	r3, #1
 80075a0:	d10c      	bne.n	80075bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	695b      	ldr	r3, [r3, #20]
 80075a8:	43da      	mvns	r2, r3
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	4013      	ands	r3, r2
 80075ae:	b29b      	uxth	r3, r3
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	bf14      	ite	ne
 80075b4:	2301      	movne	r3, #1
 80075b6:	2300      	moveq	r3, #0
 80075b8:	b2db      	uxtb	r3, r3
 80075ba:	e00b      	b.n	80075d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	699b      	ldr	r3, [r3, #24]
 80075c2:	43da      	mvns	r2, r3
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	4013      	ands	r3, r2
 80075c8:	b29b      	uxth	r3, r3
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	bf14      	ite	ne
 80075ce:	2301      	movne	r3, #1
 80075d0:	2300      	moveq	r3, #0
 80075d2:	b2db      	uxtb	r3, r3
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	f47f af6d 	bne.w	80074b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80075da:	2300      	movs	r3, #0
}
 80075dc:	4618      	mov	r0, r3
 80075de:	3710      	adds	r7, #16
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bd80      	pop	{r7, pc}

080075e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b084      	sub	sp, #16
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	60f8      	str	r0, [r7, #12]
 80075ec:	60b9      	str	r1, [r7, #8]
 80075ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80075f0:	e034      	b.n	800765c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80075f2:	68f8      	ldr	r0, [r7, #12]
 80075f4:	f000 f915 	bl	8007822 <I2C_IsAcknowledgeFailed>
 80075f8:	4603      	mov	r3, r0
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d001      	beq.n	8007602 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80075fe:	2301      	movs	r3, #1
 8007600:	e034      	b.n	800766c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007608:	d028      	beq.n	800765c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800760a:	f7fc f943 	bl	8003894 <HAL_GetTick>
 800760e:	4602      	mov	r2, r0
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	1ad3      	subs	r3, r2, r3
 8007614:	68ba      	ldr	r2, [r7, #8]
 8007616:	429a      	cmp	r2, r3
 8007618:	d302      	bcc.n	8007620 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d11d      	bne.n	800765c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	695b      	ldr	r3, [r3, #20]
 8007626:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800762a:	2b80      	cmp	r3, #128	; 0x80
 800762c:	d016      	beq.n	800765c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2200      	movs	r2, #0
 8007632:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	2220      	movs	r2, #32
 8007638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	2200      	movs	r2, #0
 8007640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007648:	f043 0220 	orr.w	r2, r3, #32
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	2200      	movs	r2, #0
 8007654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8007658:	2301      	movs	r3, #1
 800765a:	e007      	b.n	800766c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	695b      	ldr	r3, [r3, #20]
 8007662:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007666:	2b80      	cmp	r3, #128	; 0x80
 8007668:	d1c3      	bne.n	80075f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800766a:	2300      	movs	r3, #0
}
 800766c:	4618      	mov	r0, r3
 800766e:	3710      	adds	r7, #16
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}

08007674 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b084      	sub	sp, #16
 8007678:	af00      	add	r7, sp, #0
 800767a:	60f8      	str	r0, [r7, #12]
 800767c:	60b9      	str	r1, [r7, #8]
 800767e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007680:	e034      	b.n	80076ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007682:	68f8      	ldr	r0, [r7, #12]
 8007684:	f000 f8cd 	bl	8007822 <I2C_IsAcknowledgeFailed>
 8007688:	4603      	mov	r3, r0
 800768a:	2b00      	cmp	r3, #0
 800768c:	d001      	beq.n	8007692 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800768e:	2301      	movs	r3, #1
 8007690:	e034      	b.n	80076fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007698:	d028      	beq.n	80076ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800769a:	f7fc f8fb 	bl	8003894 <HAL_GetTick>
 800769e:	4602      	mov	r2, r0
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	1ad3      	subs	r3, r2, r3
 80076a4:	68ba      	ldr	r2, [r7, #8]
 80076a6:	429a      	cmp	r2, r3
 80076a8:	d302      	bcc.n	80076b0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d11d      	bne.n	80076ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	695b      	ldr	r3, [r3, #20]
 80076b6:	f003 0304 	and.w	r3, r3, #4
 80076ba:	2b04      	cmp	r3, #4
 80076bc:	d016      	beq.n	80076ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2200      	movs	r2, #0
 80076c2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	2220      	movs	r2, #32
 80076c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	2200      	movs	r2, #0
 80076d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076d8:	f043 0220 	orr.w	r2, r3, #32
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	2200      	movs	r2, #0
 80076e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80076e8:	2301      	movs	r3, #1
 80076ea:	e007      	b.n	80076fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	695b      	ldr	r3, [r3, #20]
 80076f2:	f003 0304 	and.w	r3, r3, #4
 80076f6:	2b04      	cmp	r3, #4
 80076f8:	d1c3      	bne.n	8007682 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80076fa:	2300      	movs	r3, #0
}
 80076fc:	4618      	mov	r0, r3
 80076fe:	3710      	adds	r7, #16
 8007700:	46bd      	mov	sp, r7
 8007702:	bd80      	pop	{r7, pc}

08007704 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007704:	b480      	push	{r7}
 8007706:	b085      	sub	sp, #20
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800770c:	2300      	movs	r3, #0
 800770e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007710:	4b13      	ldr	r3, [pc, #76]	; (8007760 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	08db      	lsrs	r3, r3, #3
 8007716:	4a13      	ldr	r2, [pc, #76]	; (8007764 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007718:	fba2 2303 	umull	r2, r3, r2, r3
 800771c:	0a1a      	lsrs	r2, r3, #8
 800771e:	4613      	mov	r3, r2
 8007720:	009b      	lsls	r3, r3, #2
 8007722:	4413      	add	r3, r2
 8007724:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	3b01      	subs	r3, #1
 800772a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d107      	bne.n	8007742 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007736:	f043 0220 	orr.w	r2, r3, #32
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800773e:	2301      	movs	r3, #1
 8007740:	e008      	b.n	8007754 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800774c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007750:	d0e9      	beq.n	8007726 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8007752:	2300      	movs	r3, #0
}
 8007754:	4618      	mov	r0, r3
 8007756:	3714      	adds	r7, #20
 8007758:	46bd      	mov	sp, r7
 800775a:	bc80      	pop	{r7}
 800775c:	4770      	bx	lr
 800775e:	bf00      	nop
 8007760:	20000060 	.word	0x20000060
 8007764:	14f8b589 	.word	0x14f8b589

08007768 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b084      	sub	sp, #16
 800776c:	af00      	add	r7, sp, #0
 800776e:	60f8      	str	r0, [r7, #12]
 8007770:	60b9      	str	r1, [r7, #8]
 8007772:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007774:	e049      	b.n	800780a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	695b      	ldr	r3, [r3, #20]
 800777c:	f003 0310 	and.w	r3, r3, #16
 8007780:	2b10      	cmp	r3, #16
 8007782:	d119      	bne.n	80077b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f06f 0210 	mvn.w	r2, #16
 800778c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	2200      	movs	r2, #0
 8007792:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2220      	movs	r2, #32
 8007798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2200      	movs	r2, #0
 80077a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2200      	movs	r2, #0
 80077b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80077b4:	2301      	movs	r3, #1
 80077b6:	e030      	b.n	800781a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077b8:	f7fc f86c 	bl	8003894 <HAL_GetTick>
 80077bc:	4602      	mov	r2, r0
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	1ad3      	subs	r3, r2, r3
 80077c2:	68ba      	ldr	r2, [r7, #8]
 80077c4:	429a      	cmp	r2, r3
 80077c6:	d302      	bcc.n	80077ce <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d11d      	bne.n	800780a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	695b      	ldr	r3, [r3, #20]
 80077d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077d8:	2b40      	cmp	r3, #64	; 0x40
 80077da:	d016      	beq.n	800780a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2200      	movs	r2, #0
 80077e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2220      	movs	r2, #32
 80077e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	2200      	movs	r2, #0
 80077ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077f6:	f043 0220 	orr.w	r2, r3, #32
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	2200      	movs	r2, #0
 8007802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007806:	2301      	movs	r3, #1
 8007808:	e007      	b.n	800781a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	695b      	ldr	r3, [r3, #20]
 8007810:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007814:	2b40      	cmp	r3, #64	; 0x40
 8007816:	d1ae      	bne.n	8007776 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007818:	2300      	movs	r3, #0
}
 800781a:	4618      	mov	r0, r3
 800781c:	3710      	adds	r7, #16
 800781e:	46bd      	mov	sp, r7
 8007820:	bd80      	pop	{r7, pc}

08007822 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007822:	b480      	push	{r7}
 8007824:	b083      	sub	sp, #12
 8007826:	af00      	add	r7, sp, #0
 8007828:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	695b      	ldr	r3, [r3, #20]
 8007830:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007834:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007838:	d11b      	bne.n	8007872 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007842:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2200      	movs	r2, #0
 8007848:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2220      	movs	r2, #32
 800784e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2200      	movs	r2, #0
 8007856:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800785e:	f043 0204 	orr.w	r2, r3, #4
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2200      	movs	r2, #0
 800786a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800786e:	2301      	movs	r3, #1
 8007870:	e000      	b.n	8007874 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007872:	2300      	movs	r3, #0
}
 8007874:	4618      	mov	r0, r3
 8007876:	370c      	adds	r7, #12
 8007878:	46bd      	mov	sp, r7
 800787a:	bc80      	pop	{r7}
 800787c:	4770      	bx	lr

0800787e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800787e:	b480      	push	{r7}
 8007880:	b083      	sub	sp, #12
 8007882:	af00      	add	r7, sp, #0
 8007884:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800788a:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800788e:	d103      	bne.n	8007898 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2201      	movs	r2, #1
 8007894:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8007896:	e007      	b.n	80078a8 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800789c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80078a0:	d102      	bne.n	80078a8 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2208      	movs	r2, #8
 80078a6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80078a8:	bf00      	nop
 80078aa:	370c      	adds	r7, #12
 80078ac:	46bd      	mov	sp, r7
 80078ae:	bc80      	pop	{r7}
 80078b0:	4770      	bx	lr
	...

080078b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b086      	sub	sp, #24
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d101      	bne.n	80078c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80078c2:	2301      	movs	r3, #1
 80078c4:	e272      	b.n	8007dac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f003 0301 	and.w	r3, r3, #1
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	f000 8087 	beq.w	80079e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80078d4:	4b92      	ldr	r3, [pc, #584]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 80078d6:	685b      	ldr	r3, [r3, #4]
 80078d8:	f003 030c 	and.w	r3, r3, #12
 80078dc:	2b04      	cmp	r3, #4
 80078de:	d00c      	beq.n	80078fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80078e0:	4b8f      	ldr	r3, [pc, #572]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 80078e2:	685b      	ldr	r3, [r3, #4]
 80078e4:	f003 030c 	and.w	r3, r3, #12
 80078e8:	2b08      	cmp	r3, #8
 80078ea:	d112      	bne.n	8007912 <HAL_RCC_OscConfig+0x5e>
 80078ec:	4b8c      	ldr	r3, [pc, #560]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80078f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078f8:	d10b      	bne.n	8007912 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80078fa:	4b89      	ldr	r3, [pc, #548]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007902:	2b00      	cmp	r3, #0
 8007904:	d06c      	beq.n	80079e0 <HAL_RCC_OscConfig+0x12c>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d168      	bne.n	80079e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800790e:	2301      	movs	r3, #1
 8007910:	e24c      	b.n	8007dac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	685b      	ldr	r3, [r3, #4]
 8007916:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800791a:	d106      	bne.n	800792a <HAL_RCC_OscConfig+0x76>
 800791c:	4b80      	ldr	r3, [pc, #512]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	4a7f      	ldr	r2, [pc, #508]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 8007922:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007926:	6013      	str	r3, [r2, #0]
 8007928:	e02e      	b.n	8007988 <HAL_RCC_OscConfig+0xd4>
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	685b      	ldr	r3, [r3, #4]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d10c      	bne.n	800794c <HAL_RCC_OscConfig+0x98>
 8007932:	4b7b      	ldr	r3, [pc, #492]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	4a7a      	ldr	r2, [pc, #488]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 8007938:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800793c:	6013      	str	r3, [r2, #0]
 800793e:	4b78      	ldr	r3, [pc, #480]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	4a77      	ldr	r2, [pc, #476]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 8007944:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007948:	6013      	str	r3, [r2, #0]
 800794a:	e01d      	b.n	8007988 <HAL_RCC_OscConfig+0xd4>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	685b      	ldr	r3, [r3, #4]
 8007950:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007954:	d10c      	bne.n	8007970 <HAL_RCC_OscConfig+0xbc>
 8007956:	4b72      	ldr	r3, [pc, #456]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	4a71      	ldr	r2, [pc, #452]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 800795c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007960:	6013      	str	r3, [r2, #0]
 8007962:	4b6f      	ldr	r3, [pc, #444]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	4a6e      	ldr	r2, [pc, #440]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 8007968:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800796c:	6013      	str	r3, [r2, #0]
 800796e:	e00b      	b.n	8007988 <HAL_RCC_OscConfig+0xd4>
 8007970:	4b6b      	ldr	r3, [pc, #428]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	4a6a      	ldr	r2, [pc, #424]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 8007976:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800797a:	6013      	str	r3, [r2, #0]
 800797c:	4b68      	ldr	r3, [pc, #416]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4a67      	ldr	r2, [pc, #412]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 8007982:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007986:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	685b      	ldr	r3, [r3, #4]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d013      	beq.n	80079b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007990:	f7fb ff80 	bl	8003894 <HAL_GetTick>
 8007994:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007996:	e008      	b.n	80079aa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007998:	f7fb ff7c 	bl	8003894 <HAL_GetTick>
 800799c:	4602      	mov	r2, r0
 800799e:	693b      	ldr	r3, [r7, #16]
 80079a0:	1ad3      	subs	r3, r2, r3
 80079a2:	2b64      	cmp	r3, #100	; 0x64
 80079a4:	d901      	bls.n	80079aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80079a6:	2303      	movs	r3, #3
 80079a8:	e200      	b.n	8007dac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80079aa:	4b5d      	ldr	r3, [pc, #372]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d0f0      	beq.n	8007998 <HAL_RCC_OscConfig+0xe4>
 80079b6:	e014      	b.n	80079e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079b8:	f7fb ff6c 	bl	8003894 <HAL_GetTick>
 80079bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80079be:	e008      	b.n	80079d2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80079c0:	f7fb ff68 	bl	8003894 <HAL_GetTick>
 80079c4:	4602      	mov	r2, r0
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	1ad3      	subs	r3, r2, r3
 80079ca:	2b64      	cmp	r3, #100	; 0x64
 80079cc:	d901      	bls.n	80079d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80079ce:	2303      	movs	r3, #3
 80079d0:	e1ec      	b.n	8007dac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80079d2:	4b53      	ldr	r3, [pc, #332]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d1f0      	bne.n	80079c0 <HAL_RCC_OscConfig+0x10c>
 80079de:	e000      	b.n	80079e2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80079e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f003 0302 	and.w	r3, r3, #2
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d063      	beq.n	8007ab6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80079ee:	4b4c      	ldr	r3, [pc, #304]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 80079f0:	685b      	ldr	r3, [r3, #4]
 80079f2:	f003 030c 	and.w	r3, r3, #12
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d00b      	beq.n	8007a12 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80079fa:	4b49      	ldr	r3, [pc, #292]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	f003 030c 	and.w	r3, r3, #12
 8007a02:	2b08      	cmp	r3, #8
 8007a04:	d11c      	bne.n	8007a40 <HAL_RCC_OscConfig+0x18c>
 8007a06:	4b46      	ldr	r3, [pc, #280]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d116      	bne.n	8007a40 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007a12:	4b43      	ldr	r3, [pc, #268]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f003 0302 	and.w	r3, r3, #2
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d005      	beq.n	8007a2a <HAL_RCC_OscConfig+0x176>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	691b      	ldr	r3, [r3, #16]
 8007a22:	2b01      	cmp	r3, #1
 8007a24:	d001      	beq.n	8007a2a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8007a26:	2301      	movs	r3, #1
 8007a28:	e1c0      	b.n	8007dac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a2a:	4b3d      	ldr	r3, [pc, #244]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	695b      	ldr	r3, [r3, #20]
 8007a36:	00db      	lsls	r3, r3, #3
 8007a38:	4939      	ldr	r1, [pc, #228]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 8007a3a:	4313      	orrs	r3, r2
 8007a3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007a3e:	e03a      	b.n	8007ab6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	691b      	ldr	r3, [r3, #16]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d020      	beq.n	8007a8a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007a48:	4b36      	ldr	r3, [pc, #216]	; (8007b24 <HAL_RCC_OscConfig+0x270>)
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a4e:	f7fb ff21 	bl	8003894 <HAL_GetTick>
 8007a52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a54:	e008      	b.n	8007a68 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a56:	f7fb ff1d 	bl	8003894 <HAL_GetTick>
 8007a5a:	4602      	mov	r2, r0
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	1ad3      	subs	r3, r2, r3
 8007a60:	2b02      	cmp	r3, #2
 8007a62:	d901      	bls.n	8007a68 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8007a64:	2303      	movs	r3, #3
 8007a66:	e1a1      	b.n	8007dac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a68:	4b2d      	ldr	r3, [pc, #180]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f003 0302 	and.w	r3, r3, #2
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d0f0      	beq.n	8007a56 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a74:	4b2a      	ldr	r3, [pc, #168]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	695b      	ldr	r3, [r3, #20]
 8007a80:	00db      	lsls	r3, r3, #3
 8007a82:	4927      	ldr	r1, [pc, #156]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 8007a84:	4313      	orrs	r3, r2
 8007a86:	600b      	str	r3, [r1, #0]
 8007a88:	e015      	b.n	8007ab6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007a8a:	4b26      	ldr	r3, [pc, #152]	; (8007b24 <HAL_RCC_OscConfig+0x270>)
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a90:	f7fb ff00 	bl	8003894 <HAL_GetTick>
 8007a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007a96:	e008      	b.n	8007aaa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a98:	f7fb fefc 	bl	8003894 <HAL_GetTick>
 8007a9c:	4602      	mov	r2, r0
 8007a9e:	693b      	ldr	r3, [r7, #16]
 8007aa0:	1ad3      	subs	r3, r2, r3
 8007aa2:	2b02      	cmp	r3, #2
 8007aa4:	d901      	bls.n	8007aaa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8007aa6:	2303      	movs	r3, #3
 8007aa8:	e180      	b.n	8007dac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007aaa:	4b1d      	ldr	r3, [pc, #116]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f003 0302 	and.w	r3, r3, #2
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d1f0      	bne.n	8007a98 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f003 0308 	and.w	r3, r3, #8
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d03a      	beq.n	8007b38 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	699b      	ldr	r3, [r3, #24]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d019      	beq.n	8007afe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007aca:	4b17      	ldr	r3, [pc, #92]	; (8007b28 <HAL_RCC_OscConfig+0x274>)
 8007acc:	2201      	movs	r2, #1
 8007ace:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007ad0:	f7fb fee0 	bl	8003894 <HAL_GetTick>
 8007ad4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007ad6:	e008      	b.n	8007aea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007ad8:	f7fb fedc 	bl	8003894 <HAL_GetTick>
 8007adc:	4602      	mov	r2, r0
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	1ad3      	subs	r3, r2, r3
 8007ae2:	2b02      	cmp	r3, #2
 8007ae4:	d901      	bls.n	8007aea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8007ae6:	2303      	movs	r3, #3
 8007ae8:	e160      	b.n	8007dac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007aea:	4b0d      	ldr	r3, [pc, #52]	; (8007b20 <HAL_RCC_OscConfig+0x26c>)
 8007aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aee:	f003 0302 	and.w	r3, r3, #2
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d0f0      	beq.n	8007ad8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8007af6:	2001      	movs	r0, #1
 8007af8:	f000 face 	bl	8008098 <RCC_Delay>
 8007afc:	e01c      	b.n	8007b38 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007afe:	4b0a      	ldr	r3, [pc, #40]	; (8007b28 <HAL_RCC_OscConfig+0x274>)
 8007b00:	2200      	movs	r2, #0
 8007b02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007b04:	f7fb fec6 	bl	8003894 <HAL_GetTick>
 8007b08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007b0a:	e00f      	b.n	8007b2c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007b0c:	f7fb fec2 	bl	8003894 <HAL_GetTick>
 8007b10:	4602      	mov	r2, r0
 8007b12:	693b      	ldr	r3, [r7, #16]
 8007b14:	1ad3      	subs	r3, r2, r3
 8007b16:	2b02      	cmp	r3, #2
 8007b18:	d908      	bls.n	8007b2c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8007b1a:	2303      	movs	r3, #3
 8007b1c:	e146      	b.n	8007dac <HAL_RCC_OscConfig+0x4f8>
 8007b1e:	bf00      	nop
 8007b20:	40021000 	.word	0x40021000
 8007b24:	42420000 	.word	0x42420000
 8007b28:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007b2c:	4b92      	ldr	r3, [pc, #584]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b30:	f003 0302 	and.w	r3, r3, #2
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d1e9      	bne.n	8007b0c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f003 0304 	and.w	r3, r3, #4
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	f000 80a6 	beq.w	8007c92 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007b46:	2300      	movs	r3, #0
 8007b48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007b4a:	4b8b      	ldr	r3, [pc, #556]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007b4c:	69db      	ldr	r3, [r3, #28]
 8007b4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d10d      	bne.n	8007b72 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007b56:	4b88      	ldr	r3, [pc, #544]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007b58:	69db      	ldr	r3, [r3, #28]
 8007b5a:	4a87      	ldr	r2, [pc, #540]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007b5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007b60:	61d3      	str	r3, [r2, #28]
 8007b62:	4b85      	ldr	r3, [pc, #532]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007b64:	69db      	ldr	r3, [r3, #28]
 8007b66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b6a:	60bb      	str	r3, [r7, #8]
 8007b6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007b6e:	2301      	movs	r3, #1
 8007b70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b72:	4b82      	ldr	r3, [pc, #520]	; (8007d7c <HAL_RCC_OscConfig+0x4c8>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d118      	bne.n	8007bb0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007b7e:	4b7f      	ldr	r3, [pc, #508]	; (8007d7c <HAL_RCC_OscConfig+0x4c8>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	4a7e      	ldr	r2, [pc, #504]	; (8007d7c <HAL_RCC_OscConfig+0x4c8>)
 8007b84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007b8a:	f7fb fe83 	bl	8003894 <HAL_GetTick>
 8007b8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b90:	e008      	b.n	8007ba4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b92:	f7fb fe7f 	bl	8003894 <HAL_GetTick>
 8007b96:	4602      	mov	r2, r0
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	1ad3      	subs	r3, r2, r3
 8007b9c:	2b64      	cmp	r3, #100	; 0x64
 8007b9e:	d901      	bls.n	8007ba4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007ba0:	2303      	movs	r3, #3
 8007ba2:	e103      	b.n	8007dac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ba4:	4b75      	ldr	r3, [pc, #468]	; (8007d7c <HAL_RCC_OscConfig+0x4c8>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d0f0      	beq.n	8007b92 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	68db      	ldr	r3, [r3, #12]
 8007bb4:	2b01      	cmp	r3, #1
 8007bb6:	d106      	bne.n	8007bc6 <HAL_RCC_OscConfig+0x312>
 8007bb8:	4b6f      	ldr	r3, [pc, #444]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007bba:	6a1b      	ldr	r3, [r3, #32]
 8007bbc:	4a6e      	ldr	r2, [pc, #440]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007bbe:	f043 0301 	orr.w	r3, r3, #1
 8007bc2:	6213      	str	r3, [r2, #32]
 8007bc4:	e02d      	b.n	8007c22 <HAL_RCC_OscConfig+0x36e>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	68db      	ldr	r3, [r3, #12]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d10c      	bne.n	8007be8 <HAL_RCC_OscConfig+0x334>
 8007bce:	4b6a      	ldr	r3, [pc, #424]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007bd0:	6a1b      	ldr	r3, [r3, #32]
 8007bd2:	4a69      	ldr	r2, [pc, #420]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007bd4:	f023 0301 	bic.w	r3, r3, #1
 8007bd8:	6213      	str	r3, [r2, #32]
 8007bda:	4b67      	ldr	r3, [pc, #412]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007bdc:	6a1b      	ldr	r3, [r3, #32]
 8007bde:	4a66      	ldr	r2, [pc, #408]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007be0:	f023 0304 	bic.w	r3, r3, #4
 8007be4:	6213      	str	r3, [r2, #32]
 8007be6:	e01c      	b.n	8007c22 <HAL_RCC_OscConfig+0x36e>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	68db      	ldr	r3, [r3, #12]
 8007bec:	2b05      	cmp	r3, #5
 8007bee:	d10c      	bne.n	8007c0a <HAL_RCC_OscConfig+0x356>
 8007bf0:	4b61      	ldr	r3, [pc, #388]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007bf2:	6a1b      	ldr	r3, [r3, #32]
 8007bf4:	4a60      	ldr	r2, [pc, #384]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007bf6:	f043 0304 	orr.w	r3, r3, #4
 8007bfa:	6213      	str	r3, [r2, #32]
 8007bfc:	4b5e      	ldr	r3, [pc, #376]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007bfe:	6a1b      	ldr	r3, [r3, #32]
 8007c00:	4a5d      	ldr	r2, [pc, #372]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007c02:	f043 0301 	orr.w	r3, r3, #1
 8007c06:	6213      	str	r3, [r2, #32]
 8007c08:	e00b      	b.n	8007c22 <HAL_RCC_OscConfig+0x36e>
 8007c0a:	4b5b      	ldr	r3, [pc, #364]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007c0c:	6a1b      	ldr	r3, [r3, #32]
 8007c0e:	4a5a      	ldr	r2, [pc, #360]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007c10:	f023 0301 	bic.w	r3, r3, #1
 8007c14:	6213      	str	r3, [r2, #32]
 8007c16:	4b58      	ldr	r3, [pc, #352]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007c18:	6a1b      	ldr	r3, [r3, #32]
 8007c1a:	4a57      	ldr	r2, [pc, #348]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007c1c:	f023 0304 	bic.w	r3, r3, #4
 8007c20:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	68db      	ldr	r3, [r3, #12]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d015      	beq.n	8007c56 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007c2a:	f7fb fe33 	bl	8003894 <HAL_GetTick>
 8007c2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c30:	e00a      	b.n	8007c48 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c32:	f7fb fe2f 	bl	8003894 <HAL_GetTick>
 8007c36:	4602      	mov	r2, r0
 8007c38:	693b      	ldr	r3, [r7, #16]
 8007c3a:	1ad3      	subs	r3, r2, r3
 8007c3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d901      	bls.n	8007c48 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007c44:	2303      	movs	r3, #3
 8007c46:	e0b1      	b.n	8007dac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c48:	4b4b      	ldr	r3, [pc, #300]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007c4a:	6a1b      	ldr	r3, [r3, #32]
 8007c4c:	f003 0302 	and.w	r3, r3, #2
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d0ee      	beq.n	8007c32 <HAL_RCC_OscConfig+0x37e>
 8007c54:	e014      	b.n	8007c80 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007c56:	f7fb fe1d 	bl	8003894 <HAL_GetTick>
 8007c5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007c5c:	e00a      	b.n	8007c74 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c5e:	f7fb fe19 	bl	8003894 <HAL_GetTick>
 8007c62:	4602      	mov	r2, r0
 8007c64:	693b      	ldr	r3, [r7, #16]
 8007c66:	1ad3      	subs	r3, r2, r3
 8007c68:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d901      	bls.n	8007c74 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8007c70:	2303      	movs	r3, #3
 8007c72:	e09b      	b.n	8007dac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007c74:	4b40      	ldr	r3, [pc, #256]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007c76:	6a1b      	ldr	r3, [r3, #32]
 8007c78:	f003 0302 	and.w	r3, r3, #2
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d1ee      	bne.n	8007c5e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007c80:	7dfb      	ldrb	r3, [r7, #23]
 8007c82:	2b01      	cmp	r3, #1
 8007c84:	d105      	bne.n	8007c92 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007c86:	4b3c      	ldr	r3, [pc, #240]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007c88:	69db      	ldr	r3, [r3, #28]
 8007c8a:	4a3b      	ldr	r2, [pc, #236]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007c8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007c90:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	69db      	ldr	r3, [r3, #28]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	f000 8087 	beq.w	8007daa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007c9c:	4b36      	ldr	r3, [pc, #216]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007c9e:	685b      	ldr	r3, [r3, #4]
 8007ca0:	f003 030c 	and.w	r3, r3, #12
 8007ca4:	2b08      	cmp	r3, #8
 8007ca6:	d061      	beq.n	8007d6c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	69db      	ldr	r3, [r3, #28]
 8007cac:	2b02      	cmp	r3, #2
 8007cae:	d146      	bne.n	8007d3e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007cb0:	4b33      	ldr	r3, [pc, #204]	; (8007d80 <HAL_RCC_OscConfig+0x4cc>)
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007cb6:	f7fb fded 	bl	8003894 <HAL_GetTick>
 8007cba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007cbc:	e008      	b.n	8007cd0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007cbe:	f7fb fde9 	bl	8003894 <HAL_GetTick>
 8007cc2:	4602      	mov	r2, r0
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	1ad3      	subs	r3, r2, r3
 8007cc8:	2b02      	cmp	r3, #2
 8007cca:	d901      	bls.n	8007cd0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8007ccc:	2303      	movs	r3, #3
 8007cce:	e06d      	b.n	8007dac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007cd0:	4b29      	ldr	r3, [pc, #164]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d1f0      	bne.n	8007cbe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	6a1b      	ldr	r3, [r3, #32]
 8007ce0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ce4:	d108      	bne.n	8007cf8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007ce6:	4b24      	ldr	r3, [pc, #144]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	689b      	ldr	r3, [r3, #8]
 8007cf2:	4921      	ldr	r1, [pc, #132]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007cf4:	4313      	orrs	r3, r2
 8007cf6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007cf8:	4b1f      	ldr	r3, [pc, #124]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007cfa:	685b      	ldr	r3, [r3, #4]
 8007cfc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6a19      	ldr	r1, [r3, #32]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d08:	430b      	orrs	r3, r1
 8007d0a:	491b      	ldr	r1, [pc, #108]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007d0c:	4313      	orrs	r3, r2
 8007d0e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007d10:	4b1b      	ldr	r3, [pc, #108]	; (8007d80 <HAL_RCC_OscConfig+0x4cc>)
 8007d12:	2201      	movs	r2, #1
 8007d14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d16:	f7fb fdbd 	bl	8003894 <HAL_GetTick>
 8007d1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007d1c:	e008      	b.n	8007d30 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d1e:	f7fb fdb9 	bl	8003894 <HAL_GetTick>
 8007d22:	4602      	mov	r2, r0
 8007d24:	693b      	ldr	r3, [r7, #16]
 8007d26:	1ad3      	subs	r3, r2, r3
 8007d28:	2b02      	cmp	r3, #2
 8007d2a:	d901      	bls.n	8007d30 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007d2c:	2303      	movs	r3, #3
 8007d2e:	e03d      	b.n	8007dac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007d30:	4b11      	ldr	r3, [pc, #68]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d0f0      	beq.n	8007d1e <HAL_RCC_OscConfig+0x46a>
 8007d3c:	e035      	b.n	8007daa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007d3e:	4b10      	ldr	r3, [pc, #64]	; (8007d80 <HAL_RCC_OscConfig+0x4cc>)
 8007d40:	2200      	movs	r2, #0
 8007d42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d44:	f7fb fda6 	bl	8003894 <HAL_GetTick>
 8007d48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007d4a:	e008      	b.n	8007d5e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d4c:	f7fb fda2 	bl	8003894 <HAL_GetTick>
 8007d50:	4602      	mov	r2, r0
 8007d52:	693b      	ldr	r3, [r7, #16]
 8007d54:	1ad3      	subs	r3, r2, r3
 8007d56:	2b02      	cmp	r3, #2
 8007d58:	d901      	bls.n	8007d5e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8007d5a:	2303      	movs	r3, #3
 8007d5c:	e026      	b.n	8007dac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007d5e:	4b06      	ldr	r3, [pc, #24]	; (8007d78 <HAL_RCC_OscConfig+0x4c4>)
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d1f0      	bne.n	8007d4c <HAL_RCC_OscConfig+0x498>
 8007d6a:	e01e      	b.n	8007daa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	69db      	ldr	r3, [r3, #28]
 8007d70:	2b01      	cmp	r3, #1
 8007d72:	d107      	bne.n	8007d84 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8007d74:	2301      	movs	r3, #1
 8007d76:	e019      	b.n	8007dac <HAL_RCC_OscConfig+0x4f8>
 8007d78:	40021000 	.word	0x40021000
 8007d7c:	40007000 	.word	0x40007000
 8007d80:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007d84:	4b0b      	ldr	r3, [pc, #44]	; (8007db4 <HAL_RCC_OscConfig+0x500>)
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	6a1b      	ldr	r3, [r3, #32]
 8007d94:	429a      	cmp	r2, r3
 8007d96:	d106      	bne.n	8007da6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007da2:	429a      	cmp	r2, r3
 8007da4:	d001      	beq.n	8007daa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8007da6:	2301      	movs	r3, #1
 8007da8:	e000      	b.n	8007dac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8007daa:	2300      	movs	r3, #0
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	3718      	adds	r7, #24
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bd80      	pop	{r7, pc}
 8007db4:	40021000 	.word	0x40021000

08007db8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b084      	sub	sp, #16
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
 8007dc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d101      	bne.n	8007dcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007dc8:	2301      	movs	r3, #1
 8007dca:	e0d0      	b.n	8007f6e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007dcc:	4b6a      	ldr	r3, [pc, #424]	; (8007f78 <HAL_RCC_ClockConfig+0x1c0>)
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f003 0307 	and.w	r3, r3, #7
 8007dd4:	683a      	ldr	r2, [r7, #0]
 8007dd6:	429a      	cmp	r2, r3
 8007dd8:	d910      	bls.n	8007dfc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007dda:	4b67      	ldr	r3, [pc, #412]	; (8007f78 <HAL_RCC_ClockConfig+0x1c0>)
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f023 0207 	bic.w	r2, r3, #7
 8007de2:	4965      	ldr	r1, [pc, #404]	; (8007f78 <HAL_RCC_ClockConfig+0x1c0>)
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	4313      	orrs	r3, r2
 8007de8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007dea:	4b63      	ldr	r3, [pc, #396]	; (8007f78 <HAL_RCC_ClockConfig+0x1c0>)
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f003 0307 	and.w	r3, r3, #7
 8007df2:	683a      	ldr	r2, [r7, #0]
 8007df4:	429a      	cmp	r2, r3
 8007df6:	d001      	beq.n	8007dfc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007df8:	2301      	movs	r3, #1
 8007dfa:	e0b8      	b.n	8007f6e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f003 0302 	and.w	r3, r3, #2
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d020      	beq.n	8007e4a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f003 0304 	and.w	r3, r3, #4
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d005      	beq.n	8007e20 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007e14:	4b59      	ldr	r3, [pc, #356]	; (8007f7c <HAL_RCC_ClockConfig+0x1c4>)
 8007e16:	685b      	ldr	r3, [r3, #4]
 8007e18:	4a58      	ldr	r2, [pc, #352]	; (8007f7c <HAL_RCC_ClockConfig+0x1c4>)
 8007e1a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007e1e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f003 0308 	and.w	r3, r3, #8
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d005      	beq.n	8007e38 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007e2c:	4b53      	ldr	r3, [pc, #332]	; (8007f7c <HAL_RCC_ClockConfig+0x1c4>)
 8007e2e:	685b      	ldr	r3, [r3, #4]
 8007e30:	4a52      	ldr	r2, [pc, #328]	; (8007f7c <HAL_RCC_ClockConfig+0x1c4>)
 8007e32:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8007e36:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007e38:	4b50      	ldr	r3, [pc, #320]	; (8007f7c <HAL_RCC_ClockConfig+0x1c4>)
 8007e3a:	685b      	ldr	r3, [r3, #4]
 8007e3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	689b      	ldr	r3, [r3, #8]
 8007e44:	494d      	ldr	r1, [pc, #308]	; (8007f7c <HAL_RCC_ClockConfig+0x1c4>)
 8007e46:	4313      	orrs	r3, r2
 8007e48:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f003 0301 	and.w	r3, r3, #1
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d040      	beq.n	8007ed8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	685b      	ldr	r3, [r3, #4]
 8007e5a:	2b01      	cmp	r3, #1
 8007e5c:	d107      	bne.n	8007e6e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007e5e:	4b47      	ldr	r3, [pc, #284]	; (8007f7c <HAL_RCC_ClockConfig+0x1c4>)
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d115      	bne.n	8007e96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	e07f      	b.n	8007f6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	685b      	ldr	r3, [r3, #4]
 8007e72:	2b02      	cmp	r3, #2
 8007e74:	d107      	bne.n	8007e86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e76:	4b41      	ldr	r3, [pc, #260]	; (8007f7c <HAL_RCC_ClockConfig+0x1c4>)
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d109      	bne.n	8007e96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007e82:	2301      	movs	r3, #1
 8007e84:	e073      	b.n	8007f6e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e86:	4b3d      	ldr	r3, [pc, #244]	; (8007f7c <HAL_RCC_ClockConfig+0x1c4>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f003 0302 	and.w	r3, r3, #2
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d101      	bne.n	8007e96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007e92:	2301      	movs	r3, #1
 8007e94:	e06b      	b.n	8007f6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007e96:	4b39      	ldr	r3, [pc, #228]	; (8007f7c <HAL_RCC_ClockConfig+0x1c4>)
 8007e98:	685b      	ldr	r3, [r3, #4]
 8007e9a:	f023 0203 	bic.w	r2, r3, #3
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	685b      	ldr	r3, [r3, #4]
 8007ea2:	4936      	ldr	r1, [pc, #216]	; (8007f7c <HAL_RCC_ClockConfig+0x1c4>)
 8007ea4:	4313      	orrs	r3, r2
 8007ea6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007ea8:	f7fb fcf4 	bl	8003894 <HAL_GetTick>
 8007eac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007eae:	e00a      	b.n	8007ec6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007eb0:	f7fb fcf0 	bl	8003894 <HAL_GetTick>
 8007eb4:	4602      	mov	r2, r0
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	1ad3      	subs	r3, r2, r3
 8007eba:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d901      	bls.n	8007ec6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007ec2:	2303      	movs	r3, #3
 8007ec4:	e053      	b.n	8007f6e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ec6:	4b2d      	ldr	r3, [pc, #180]	; (8007f7c <HAL_RCC_ClockConfig+0x1c4>)
 8007ec8:	685b      	ldr	r3, [r3, #4]
 8007eca:	f003 020c 	and.w	r2, r3, #12
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	685b      	ldr	r3, [r3, #4]
 8007ed2:	009b      	lsls	r3, r3, #2
 8007ed4:	429a      	cmp	r2, r3
 8007ed6:	d1eb      	bne.n	8007eb0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007ed8:	4b27      	ldr	r3, [pc, #156]	; (8007f78 <HAL_RCC_ClockConfig+0x1c0>)
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f003 0307 	and.w	r3, r3, #7
 8007ee0:	683a      	ldr	r2, [r7, #0]
 8007ee2:	429a      	cmp	r2, r3
 8007ee4:	d210      	bcs.n	8007f08 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ee6:	4b24      	ldr	r3, [pc, #144]	; (8007f78 <HAL_RCC_ClockConfig+0x1c0>)
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f023 0207 	bic.w	r2, r3, #7
 8007eee:	4922      	ldr	r1, [pc, #136]	; (8007f78 <HAL_RCC_ClockConfig+0x1c0>)
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	4313      	orrs	r3, r2
 8007ef4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ef6:	4b20      	ldr	r3, [pc, #128]	; (8007f78 <HAL_RCC_ClockConfig+0x1c0>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f003 0307 	and.w	r3, r3, #7
 8007efe:	683a      	ldr	r2, [r7, #0]
 8007f00:	429a      	cmp	r2, r3
 8007f02:	d001      	beq.n	8007f08 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007f04:	2301      	movs	r3, #1
 8007f06:	e032      	b.n	8007f6e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f003 0304 	and.w	r3, r3, #4
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d008      	beq.n	8007f26 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007f14:	4b19      	ldr	r3, [pc, #100]	; (8007f7c <HAL_RCC_ClockConfig+0x1c4>)
 8007f16:	685b      	ldr	r3, [r3, #4]
 8007f18:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	68db      	ldr	r3, [r3, #12]
 8007f20:	4916      	ldr	r1, [pc, #88]	; (8007f7c <HAL_RCC_ClockConfig+0x1c4>)
 8007f22:	4313      	orrs	r3, r2
 8007f24:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f003 0308 	and.w	r3, r3, #8
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d009      	beq.n	8007f46 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007f32:	4b12      	ldr	r3, [pc, #72]	; (8007f7c <HAL_RCC_ClockConfig+0x1c4>)
 8007f34:	685b      	ldr	r3, [r3, #4]
 8007f36:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	691b      	ldr	r3, [r3, #16]
 8007f3e:	00db      	lsls	r3, r3, #3
 8007f40:	490e      	ldr	r1, [pc, #56]	; (8007f7c <HAL_RCC_ClockConfig+0x1c4>)
 8007f42:	4313      	orrs	r3, r2
 8007f44:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007f46:	f000 f821 	bl	8007f8c <HAL_RCC_GetSysClockFreq>
 8007f4a:	4602      	mov	r2, r0
 8007f4c:	4b0b      	ldr	r3, [pc, #44]	; (8007f7c <HAL_RCC_ClockConfig+0x1c4>)
 8007f4e:	685b      	ldr	r3, [r3, #4]
 8007f50:	091b      	lsrs	r3, r3, #4
 8007f52:	f003 030f 	and.w	r3, r3, #15
 8007f56:	490a      	ldr	r1, [pc, #40]	; (8007f80 <HAL_RCC_ClockConfig+0x1c8>)
 8007f58:	5ccb      	ldrb	r3, [r1, r3]
 8007f5a:	fa22 f303 	lsr.w	r3, r2, r3
 8007f5e:	4a09      	ldr	r2, [pc, #36]	; (8007f84 <HAL_RCC_ClockConfig+0x1cc>)
 8007f60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007f62:	4b09      	ldr	r3, [pc, #36]	; (8007f88 <HAL_RCC_ClockConfig+0x1d0>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	4618      	mov	r0, r3
 8007f68:	f7fb fc52 	bl	8003810 <HAL_InitTick>

  return HAL_OK;
 8007f6c:	2300      	movs	r3, #0
}
 8007f6e:	4618      	mov	r0, r3
 8007f70:	3710      	adds	r7, #16
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bd80      	pop	{r7, pc}
 8007f76:	bf00      	nop
 8007f78:	40022000 	.word	0x40022000
 8007f7c:	40021000 	.word	0x40021000
 8007f80:	0800d5b0 	.word	0x0800d5b0
 8007f84:	20000060 	.word	0x20000060
 8007f88:	20000064 	.word	0x20000064

08007f8c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b087      	sub	sp, #28
 8007f90:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007f92:	2300      	movs	r3, #0
 8007f94:	60fb      	str	r3, [r7, #12]
 8007f96:	2300      	movs	r3, #0
 8007f98:	60bb      	str	r3, [r7, #8]
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	617b      	str	r3, [r7, #20]
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8007fa6:	4b1e      	ldr	r3, [pc, #120]	; (8008020 <HAL_RCC_GetSysClockFreq+0x94>)
 8007fa8:	685b      	ldr	r3, [r3, #4]
 8007faa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	f003 030c 	and.w	r3, r3, #12
 8007fb2:	2b04      	cmp	r3, #4
 8007fb4:	d002      	beq.n	8007fbc <HAL_RCC_GetSysClockFreq+0x30>
 8007fb6:	2b08      	cmp	r3, #8
 8007fb8:	d003      	beq.n	8007fc2 <HAL_RCC_GetSysClockFreq+0x36>
 8007fba:	e027      	b.n	800800c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007fbc:	4b19      	ldr	r3, [pc, #100]	; (8008024 <HAL_RCC_GetSysClockFreq+0x98>)
 8007fbe:	613b      	str	r3, [r7, #16]
      break;
 8007fc0:	e027      	b.n	8008012 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	0c9b      	lsrs	r3, r3, #18
 8007fc6:	f003 030f 	and.w	r3, r3, #15
 8007fca:	4a17      	ldr	r2, [pc, #92]	; (8008028 <HAL_RCC_GetSysClockFreq+0x9c>)
 8007fcc:	5cd3      	ldrb	r3, [r2, r3]
 8007fce:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d010      	beq.n	8007ffc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007fda:	4b11      	ldr	r3, [pc, #68]	; (8008020 <HAL_RCC_GetSysClockFreq+0x94>)
 8007fdc:	685b      	ldr	r3, [r3, #4]
 8007fde:	0c5b      	lsrs	r3, r3, #17
 8007fe0:	f003 0301 	and.w	r3, r3, #1
 8007fe4:	4a11      	ldr	r2, [pc, #68]	; (800802c <HAL_RCC_GetSysClockFreq+0xa0>)
 8007fe6:	5cd3      	ldrb	r3, [r2, r3]
 8007fe8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	4a0d      	ldr	r2, [pc, #52]	; (8008024 <HAL_RCC_GetSysClockFreq+0x98>)
 8007fee:	fb03 f202 	mul.w	r2, r3, r2
 8007ff2:	68bb      	ldr	r3, [r7, #8]
 8007ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ff8:	617b      	str	r3, [r7, #20]
 8007ffa:	e004      	b.n	8008006 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	4a0c      	ldr	r2, [pc, #48]	; (8008030 <HAL_RCC_GetSysClockFreq+0xa4>)
 8008000:	fb02 f303 	mul.w	r3, r2, r3
 8008004:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	613b      	str	r3, [r7, #16]
      break;
 800800a:	e002      	b.n	8008012 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800800c:	4b05      	ldr	r3, [pc, #20]	; (8008024 <HAL_RCC_GetSysClockFreq+0x98>)
 800800e:	613b      	str	r3, [r7, #16]
      break;
 8008010:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008012:	693b      	ldr	r3, [r7, #16]
}
 8008014:	4618      	mov	r0, r3
 8008016:	371c      	adds	r7, #28
 8008018:	46bd      	mov	sp, r7
 800801a:	bc80      	pop	{r7}
 800801c:	4770      	bx	lr
 800801e:	bf00      	nop
 8008020:	40021000 	.word	0x40021000
 8008024:	007a1200 	.word	0x007a1200
 8008028:	0800d5c8 	.word	0x0800d5c8
 800802c:	0800d5d8 	.word	0x0800d5d8
 8008030:	003d0900 	.word	0x003d0900

08008034 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008034:	b480      	push	{r7}
 8008036:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008038:	4b02      	ldr	r3, [pc, #8]	; (8008044 <HAL_RCC_GetHCLKFreq+0x10>)
 800803a:	681b      	ldr	r3, [r3, #0]
}
 800803c:	4618      	mov	r0, r3
 800803e:	46bd      	mov	sp, r7
 8008040:	bc80      	pop	{r7}
 8008042:	4770      	bx	lr
 8008044:	20000060 	.word	0x20000060

08008048 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800804c:	f7ff fff2 	bl	8008034 <HAL_RCC_GetHCLKFreq>
 8008050:	4602      	mov	r2, r0
 8008052:	4b05      	ldr	r3, [pc, #20]	; (8008068 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008054:	685b      	ldr	r3, [r3, #4]
 8008056:	0a1b      	lsrs	r3, r3, #8
 8008058:	f003 0307 	and.w	r3, r3, #7
 800805c:	4903      	ldr	r1, [pc, #12]	; (800806c <HAL_RCC_GetPCLK1Freq+0x24>)
 800805e:	5ccb      	ldrb	r3, [r1, r3]
 8008060:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008064:	4618      	mov	r0, r3
 8008066:	bd80      	pop	{r7, pc}
 8008068:	40021000 	.word	0x40021000
 800806c:	0800d5c0 	.word	0x0800d5c0

08008070 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008074:	f7ff ffde 	bl	8008034 <HAL_RCC_GetHCLKFreq>
 8008078:	4602      	mov	r2, r0
 800807a:	4b05      	ldr	r3, [pc, #20]	; (8008090 <HAL_RCC_GetPCLK2Freq+0x20>)
 800807c:	685b      	ldr	r3, [r3, #4]
 800807e:	0adb      	lsrs	r3, r3, #11
 8008080:	f003 0307 	and.w	r3, r3, #7
 8008084:	4903      	ldr	r1, [pc, #12]	; (8008094 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008086:	5ccb      	ldrb	r3, [r1, r3]
 8008088:	fa22 f303 	lsr.w	r3, r2, r3
}
 800808c:	4618      	mov	r0, r3
 800808e:	bd80      	pop	{r7, pc}
 8008090:	40021000 	.word	0x40021000
 8008094:	0800d5c0 	.word	0x0800d5c0

08008098 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8008098:	b480      	push	{r7}
 800809a:	b085      	sub	sp, #20
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80080a0:	4b0a      	ldr	r3, [pc, #40]	; (80080cc <RCC_Delay+0x34>)
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	4a0a      	ldr	r2, [pc, #40]	; (80080d0 <RCC_Delay+0x38>)
 80080a6:	fba2 2303 	umull	r2, r3, r2, r3
 80080aa:	0a5b      	lsrs	r3, r3, #9
 80080ac:	687a      	ldr	r2, [r7, #4]
 80080ae:	fb02 f303 	mul.w	r3, r2, r3
 80080b2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80080b4:	bf00      	nop
  }
  while (Delay --);
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	1e5a      	subs	r2, r3, #1
 80080ba:	60fa      	str	r2, [r7, #12]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d1f9      	bne.n	80080b4 <RCC_Delay+0x1c>
}
 80080c0:	bf00      	nop
 80080c2:	bf00      	nop
 80080c4:	3714      	adds	r7, #20
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bc80      	pop	{r7}
 80080ca:	4770      	bx	lr
 80080cc:	20000060 	.word	0x20000060
 80080d0:	10624dd3 	.word	0x10624dd3

080080d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b086      	sub	sp, #24
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80080dc:	2300      	movs	r3, #0
 80080de:	613b      	str	r3, [r7, #16]
 80080e0:	2300      	movs	r3, #0
 80080e2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f003 0301 	and.w	r3, r3, #1
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d07d      	beq.n	80081ec <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80080f0:	2300      	movs	r3, #0
 80080f2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80080f4:	4b4f      	ldr	r3, [pc, #316]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80080f6:	69db      	ldr	r3, [r3, #28]
 80080f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d10d      	bne.n	800811c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008100:	4b4c      	ldr	r3, [pc, #304]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008102:	69db      	ldr	r3, [r3, #28]
 8008104:	4a4b      	ldr	r2, [pc, #300]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008106:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800810a:	61d3      	str	r3, [r2, #28]
 800810c:	4b49      	ldr	r3, [pc, #292]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800810e:	69db      	ldr	r3, [r3, #28]
 8008110:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008114:	60bb      	str	r3, [r7, #8]
 8008116:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008118:	2301      	movs	r3, #1
 800811a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800811c:	4b46      	ldr	r3, [pc, #280]	; (8008238 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008124:	2b00      	cmp	r3, #0
 8008126:	d118      	bne.n	800815a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008128:	4b43      	ldr	r3, [pc, #268]	; (8008238 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	4a42      	ldr	r2, [pc, #264]	; (8008238 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800812e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008132:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008134:	f7fb fbae 	bl	8003894 <HAL_GetTick>
 8008138:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800813a:	e008      	b.n	800814e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800813c:	f7fb fbaa 	bl	8003894 <HAL_GetTick>
 8008140:	4602      	mov	r2, r0
 8008142:	693b      	ldr	r3, [r7, #16]
 8008144:	1ad3      	subs	r3, r2, r3
 8008146:	2b64      	cmp	r3, #100	; 0x64
 8008148:	d901      	bls.n	800814e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800814a:	2303      	movs	r3, #3
 800814c:	e06d      	b.n	800822a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800814e:	4b3a      	ldr	r3, [pc, #232]	; (8008238 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008156:	2b00      	cmp	r3, #0
 8008158:	d0f0      	beq.n	800813c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800815a:	4b36      	ldr	r3, [pc, #216]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800815c:	6a1b      	ldr	r3, [r3, #32]
 800815e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008162:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d02e      	beq.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008172:	68fa      	ldr	r2, [r7, #12]
 8008174:	429a      	cmp	r2, r3
 8008176:	d027      	beq.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008178:	4b2e      	ldr	r3, [pc, #184]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800817a:	6a1b      	ldr	r3, [r3, #32]
 800817c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008180:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008182:	4b2e      	ldr	r3, [pc, #184]	; (800823c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008184:	2201      	movs	r2, #1
 8008186:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008188:	4b2c      	ldr	r3, [pc, #176]	; (800823c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800818a:	2200      	movs	r2, #0
 800818c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800818e:	4a29      	ldr	r2, [pc, #164]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	f003 0301 	and.w	r3, r3, #1
 800819a:	2b00      	cmp	r3, #0
 800819c:	d014      	beq.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800819e:	f7fb fb79 	bl	8003894 <HAL_GetTick>
 80081a2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80081a4:	e00a      	b.n	80081bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80081a6:	f7fb fb75 	bl	8003894 <HAL_GetTick>
 80081aa:	4602      	mov	r2, r0
 80081ac:	693b      	ldr	r3, [r7, #16]
 80081ae:	1ad3      	subs	r3, r2, r3
 80081b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80081b4:	4293      	cmp	r3, r2
 80081b6:	d901      	bls.n	80081bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80081b8:	2303      	movs	r3, #3
 80081ba:	e036      	b.n	800822a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80081bc:	4b1d      	ldr	r3, [pc, #116]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80081be:	6a1b      	ldr	r3, [r3, #32]
 80081c0:	f003 0302 	and.w	r3, r3, #2
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d0ee      	beq.n	80081a6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80081c8:	4b1a      	ldr	r3, [pc, #104]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80081ca:	6a1b      	ldr	r3, [r3, #32]
 80081cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	685b      	ldr	r3, [r3, #4]
 80081d4:	4917      	ldr	r1, [pc, #92]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80081d6:	4313      	orrs	r3, r2
 80081d8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80081da:	7dfb      	ldrb	r3, [r7, #23]
 80081dc:	2b01      	cmp	r3, #1
 80081de:	d105      	bne.n	80081ec <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80081e0:	4b14      	ldr	r3, [pc, #80]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80081e2:	69db      	ldr	r3, [r3, #28]
 80081e4:	4a13      	ldr	r2, [pc, #76]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80081e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80081ea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	f003 0302 	and.w	r3, r3, #2
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d008      	beq.n	800820a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80081f8:	4b0e      	ldr	r3, [pc, #56]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80081fa:	685b      	ldr	r3, [r3, #4]
 80081fc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	689b      	ldr	r3, [r3, #8]
 8008204:	490b      	ldr	r1, [pc, #44]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008206:	4313      	orrs	r3, r2
 8008208:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f003 0310 	and.w	r3, r3, #16
 8008212:	2b00      	cmp	r3, #0
 8008214:	d008      	beq.n	8008228 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008216:	4b07      	ldr	r3, [pc, #28]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008218:	685b      	ldr	r3, [r3, #4]
 800821a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	68db      	ldr	r3, [r3, #12]
 8008222:	4904      	ldr	r1, [pc, #16]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008224:	4313      	orrs	r3, r2
 8008226:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8008228:	2300      	movs	r3, #0
}
 800822a:	4618      	mov	r0, r3
 800822c:	3718      	adds	r7, #24
 800822e:	46bd      	mov	sp, r7
 8008230:	bd80      	pop	{r7, pc}
 8008232:	bf00      	nop
 8008234:	40021000 	.word	0x40021000
 8008238:	40007000 	.word	0x40007000
 800823c:	42420440 	.word	0x42420440

08008240 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008240:	b580      	push	{r7, lr}
 8008242:	b082      	sub	sp, #8
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d101      	bne.n	8008252 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800824e:	2301      	movs	r3, #1
 8008250:	e041      	b.n	80082d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008258:	b2db      	uxtb	r3, r3
 800825a:	2b00      	cmp	r3, #0
 800825c:	d106      	bne.n	800826c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2200      	movs	r2, #0
 8008262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008266:	6878      	ldr	r0, [r7, #4]
 8008268:	f7fa ffec 	bl	8003244 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2202      	movs	r2, #2
 8008270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681a      	ldr	r2, [r3, #0]
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	3304      	adds	r3, #4
 800827c:	4619      	mov	r1, r3
 800827e:	4610      	mov	r0, r2
 8008280:	f001 f858 	bl	8009334 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2201      	movs	r2, #1
 8008288:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2201      	movs	r2, #1
 8008290:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2201      	movs	r2, #1
 8008298:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2201      	movs	r2, #1
 80082a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2201      	movs	r2, #1
 80082a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2201      	movs	r2, #1
 80082b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2201      	movs	r2, #1
 80082b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2201      	movs	r2, #1
 80082c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2201      	movs	r2, #1
 80082c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2201      	movs	r2, #1
 80082d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80082d4:	2300      	movs	r3, #0
}
 80082d6:	4618      	mov	r0, r3
 80082d8:	3708      	adds	r7, #8
 80082da:	46bd      	mov	sp, r7
 80082dc:	bd80      	pop	{r7, pc}
	...

080082e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b085      	sub	sp, #20
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082ee:	b2db      	uxtb	r3, r3
 80082f0:	2b01      	cmp	r3, #1
 80082f2:	d001      	beq.n	80082f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80082f4:	2301      	movs	r3, #1
 80082f6:	e03a      	b.n	800836e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2202      	movs	r2, #2
 80082fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	68da      	ldr	r2, [r3, #12]
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f042 0201 	orr.w	r2, r2, #1
 800830e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	4a18      	ldr	r2, [pc, #96]	; (8008378 <HAL_TIM_Base_Start_IT+0x98>)
 8008316:	4293      	cmp	r3, r2
 8008318:	d00e      	beq.n	8008338 <HAL_TIM_Base_Start_IT+0x58>
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008322:	d009      	beq.n	8008338 <HAL_TIM_Base_Start_IT+0x58>
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	4a14      	ldr	r2, [pc, #80]	; (800837c <HAL_TIM_Base_Start_IT+0x9c>)
 800832a:	4293      	cmp	r3, r2
 800832c:	d004      	beq.n	8008338 <HAL_TIM_Base_Start_IT+0x58>
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	4a13      	ldr	r2, [pc, #76]	; (8008380 <HAL_TIM_Base_Start_IT+0xa0>)
 8008334:	4293      	cmp	r3, r2
 8008336:	d111      	bne.n	800835c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	689b      	ldr	r3, [r3, #8]
 800833e:	f003 0307 	and.w	r3, r3, #7
 8008342:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	2b06      	cmp	r3, #6
 8008348:	d010      	beq.n	800836c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	681a      	ldr	r2, [r3, #0]
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f042 0201 	orr.w	r2, r2, #1
 8008358:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800835a:	e007      	b.n	800836c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	681a      	ldr	r2, [r3, #0]
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f042 0201 	orr.w	r2, r2, #1
 800836a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800836c:	2300      	movs	r3, #0
}
 800836e:	4618      	mov	r0, r3
 8008370:	3714      	adds	r7, #20
 8008372:	46bd      	mov	sp, r7
 8008374:	bc80      	pop	{r7}
 8008376:	4770      	bx	lr
 8008378:	40012c00 	.word	0x40012c00
 800837c:	40000400 	.word	0x40000400
 8008380:	40000800 	.word	0x40000800

08008384 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b082      	sub	sp, #8
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d101      	bne.n	8008396 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008392:	2301      	movs	r3, #1
 8008394:	e041      	b.n	800841a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800839c:	b2db      	uxtb	r3, r3
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d106      	bne.n	80083b0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2200      	movs	r2, #0
 80083a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	f000 f839 	bl	8008422 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2202      	movs	r2, #2
 80083b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681a      	ldr	r2, [r3, #0]
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	3304      	adds	r3, #4
 80083c0:	4619      	mov	r1, r3
 80083c2:	4610      	mov	r0, r2
 80083c4:	f000 ffb6 	bl	8009334 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2201      	movs	r2, #1
 80083cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2201      	movs	r2, #1
 80083d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2201      	movs	r2, #1
 80083dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2201      	movs	r2, #1
 80083e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2201      	movs	r2, #1
 80083ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2201      	movs	r2, #1
 80083f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2201      	movs	r2, #1
 80083fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2201      	movs	r2, #1
 8008404:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2201      	movs	r2, #1
 800840c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2201      	movs	r2, #1
 8008414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008418:	2300      	movs	r3, #0
}
 800841a:	4618      	mov	r0, r3
 800841c:	3708      	adds	r7, #8
 800841e:	46bd      	mov	sp, r7
 8008420:	bd80      	pop	{r7, pc}

08008422 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008422:	b480      	push	{r7}
 8008424:	b083      	sub	sp, #12
 8008426:	af00      	add	r7, sp, #0
 8008428:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800842a:	bf00      	nop
 800842c:	370c      	adds	r7, #12
 800842e:	46bd      	mov	sp, r7
 8008430:	bc80      	pop	{r7}
 8008432:	4770      	bx	lr

08008434 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b084      	sub	sp, #16
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
 800843c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d109      	bne.n	8008458 <HAL_TIM_PWM_Start+0x24>
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800844a:	b2db      	uxtb	r3, r3
 800844c:	2b01      	cmp	r3, #1
 800844e:	bf14      	ite	ne
 8008450:	2301      	movne	r3, #1
 8008452:	2300      	moveq	r3, #0
 8008454:	b2db      	uxtb	r3, r3
 8008456:	e022      	b.n	800849e <HAL_TIM_PWM_Start+0x6a>
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	2b04      	cmp	r3, #4
 800845c:	d109      	bne.n	8008472 <HAL_TIM_PWM_Start+0x3e>
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008464:	b2db      	uxtb	r3, r3
 8008466:	2b01      	cmp	r3, #1
 8008468:	bf14      	ite	ne
 800846a:	2301      	movne	r3, #1
 800846c:	2300      	moveq	r3, #0
 800846e:	b2db      	uxtb	r3, r3
 8008470:	e015      	b.n	800849e <HAL_TIM_PWM_Start+0x6a>
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	2b08      	cmp	r3, #8
 8008476:	d109      	bne.n	800848c <HAL_TIM_PWM_Start+0x58>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800847e:	b2db      	uxtb	r3, r3
 8008480:	2b01      	cmp	r3, #1
 8008482:	bf14      	ite	ne
 8008484:	2301      	movne	r3, #1
 8008486:	2300      	moveq	r3, #0
 8008488:	b2db      	uxtb	r3, r3
 800848a:	e008      	b.n	800849e <HAL_TIM_PWM_Start+0x6a>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008492:	b2db      	uxtb	r3, r3
 8008494:	2b01      	cmp	r3, #1
 8008496:	bf14      	ite	ne
 8008498:	2301      	movne	r3, #1
 800849a:	2300      	moveq	r3, #0
 800849c:	b2db      	uxtb	r3, r3
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d001      	beq.n	80084a6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80084a2:	2301      	movs	r3, #1
 80084a4:	e05e      	b.n	8008564 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d104      	bne.n	80084b6 <HAL_TIM_PWM_Start+0x82>
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2202      	movs	r2, #2
 80084b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80084b4:	e013      	b.n	80084de <HAL_TIM_PWM_Start+0xaa>
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	2b04      	cmp	r3, #4
 80084ba:	d104      	bne.n	80084c6 <HAL_TIM_PWM_Start+0x92>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2202      	movs	r2, #2
 80084c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80084c4:	e00b      	b.n	80084de <HAL_TIM_PWM_Start+0xaa>
 80084c6:	683b      	ldr	r3, [r7, #0]
 80084c8:	2b08      	cmp	r3, #8
 80084ca:	d104      	bne.n	80084d6 <HAL_TIM_PWM_Start+0xa2>
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2202      	movs	r2, #2
 80084d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80084d4:	e003      	b.n	80084de <HAL_TIM_PWM_Start+0xaa>
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2202      	movs	r2, #2
 80084da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	2201      	movs	r2, #1
 80084e4:	6839      	ldr	r1, [r7, #0]
 80084e6:	4618      	mov	r0, r3
 80084e8:	f001 f9a4 	bl	8009834 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	4a1e      	ldr	r2, [pc, #120]	; (800856c <HAL_TIM_PWM_Start+0x138>)
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d107      	bne.n	8008506 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008504:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4a18      	ldr	r2, [pc, #96]	; (800856c <HAL_TIM_PWM_Start+0x138>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d00e      	beq.n	800852e <HAL_TIM_PWM_Start+0xfa>
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008518:	d009      	beq.n	800852e <HAL_TIM_PWM_Start+0xfa>
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	4a14      	ldr	r2, [pc, #80]	; (8008570 <HAL_TIM_PWM_Start+0x13c>)
 8008520:	4293      	cmp	r3, r2
 8008522:	d004      	beq.n	800852e <HAL_TIM_PWM_Start+0xfa>
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	4a12      	ldr	r2, [pc, #72]	; (8008574 <HAL_TIM_PWM_Start+0x140>)
 800852a:	4293      	cmp	r3, r2
 800852c:	d111      	bne.n	8008552 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	689b      	ldr	r3, [r3, #8]
 8008534:	f003 0307 	and.w	r3, r3, #7
 8008538:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	2b06      	cmp	r3, #6
 800853e:	d010      	beq.n	8008562 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	681a      	ldr	r2, [r3, #0]
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f042 0201 	orr.w	r2, r2, #1
 800854e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008550:	e007      	b.n	8008562 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	681a      	ldr	r2, [r3, #0]
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f042 0201 	orr.w	r2, r2, #1
 8008560:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008562:	2300      	movs	r3, #0
}
 8008564:	4618      	mov	r0, r3
 8008566:	3710      	adds	r7, #16
 8008568:	46bd      	mov	sp, r7
 800856a:	bd80      	pop	{r7, pc}
 800856c:	40012c00 	.word	0x40012c00
 8008570:	40000400 	.word	0x40000400
 8008574:	40000800 	.word	0x40000800

08008578 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b084      	sub	sp, #16
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
 8008580:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008582:	2300      	movs	r3, #0
 8008584:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d109      	bne.n	80085a0 <HAL_TIM_PWM_Start_IT+0x28>
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008592:	b2db      	uxtb	r3, r3
 8008594:	2b01      	cmp	r3, #1
 8008596:	bf14      	ite	ne
 8008598:	2301      	movne	r3, #1
 800859a:	2300      	moveq	r3, #0
 800859c:	b2db      	uxtb	r3, r3
 800859e:	e022      	b.n	80085e6 <HAL_TIM_PWM_Start_IT+0x6e>
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	2b04      	cmp	r3, #4
 80085a4:	d109      	bne.n	80085ba <HAL_TIM_PWM_Start_IT+0x42>
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80085ac:	b2db      	uxtb	r3, r3
 80085ae:	2b01      	cmp	r3, #1
 80085b0:	bf14      	ite	ne
 80085b2:	2301      	movne	r3, #1
 80085b4:	2300      	moveq	r3, #0
 80085b6:	b2db      	uxtb	r3, r3
 80085b8:	e015      	b.n	80085e6 <HAL_TIM_PWM_Start_IT+0x6e>
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	2b08      	cmp	r3, #8
 80085be:	d109      	bne.n	80085d4 <HAL_TIM_PWM_Start_IT+0x5c>
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80085c6:	b2db      	uxtb	r3, r3
 80085c8:	2b01      	cmp	r3, #1
 80085ca:	bf14      	ite	ne
 80085cc:	2301      	movne	r3, #1
 80085ce:	2300      	moveq	r3, #0
 80085d0:	b2db      	uxtb	r3, r3
 80085d2:	e008      	b.n	80085e6 <HAL_TIM_PWM_Start_IT+0x6e>
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80085da:	b2db      	uxtb	r3, r3
 80085dc:	2b01      	cmp	r3, #1
 80085de:	bf14      	ite	ne
 80085e0:	2301      	movne	r3, #1
 80085e2:	2300      	moveq	r3, #0
 80085e4:	b2db      	uxtb	r3, r3
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d001      	beq.n	80085ee <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 80085ea:	2301      	movs	r3, #1
 80085ec:	e0a9      	b.n	8008742 <HAL_TIM_PWM_Start_IT+0x1ca>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d104      	bne.n	80085fe <HAL_TIM_PWM_Start_IT+0x86>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2202      	movs	r2, #2
 80085f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80085fc:	e013      	b.n	8008626 <HAL_TIM_PWM_Start_IT+0xae>
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	2b04      	cmp	r3, #4
 8008602:	d104      	bne.n	800860e <HAL_TIM_PWM_Start_IT+0x96>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2202      	movs	r2, #2
 8008608:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800860c:	e00b      	b.n	8008626 <HAL_TIM_PWM_Start_IT+0xae>
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	2b08      	cmp	r3, #8
 8008612:	d104      	bne.n	800861e <HAL_TIM_PWM_Start_IT+0xa6>
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2202      	movs	r2, #2
 8008618:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800861c:	e003      	b.n	8008626 <HAL_TIM_PWM_Start_IT+0xae>
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2202      	movs	r2, #2
 8008622:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	2b0c      	cmp	r3, #12
 800862a:	d841      	bhi.n	80086b0 <HAL_TIM_PWM_Start_IT+0x138>
 800862c:	a201      	add	r2, pc, #4	; (adr r2, 8008634 <HAL_TIM_PWM_Start_IT+0xbc>)
 800862e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008632:	bf00      	nop
 8008634:	08008669 	.word	0x08008669
 8008638:	080086b1 	.word	0x080086b1
 800863c:	080086b1 	.word	0x080086b1
 8008640:	080086b1 	.word	0x080086b1
 8008644:	0800867b 	.word	0x0800867b
 8008648:	080086b1 	.word	0x080086b1
 800864c:	080086b1 	.word	0x080086b1
 8008650:	080086b1 	.word	0x080086b1
 8008654:	0800868d 	.word	0x0800868d
 8008658:	080086b1 	.word	0x080086b1
 800865c:	080086b1 	.word	0x080086b1
 8008660:	080086b1 	.word	0x080086b1
 8008664:	0800869f 	.word	0x0800869f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	68da      	ldr	r2, [r3, #12]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f042 0202 	orr.w	r2, r2, #2
 8008676:	60da      	str	r2, [r3, #12]
      break;
 8008678:	e01d      	b.n	80086b6 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	68da      	ldr	r2, [r3, #12]
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f042 0204 	orr.w	r2, r2, #4
 8008688:	60da      	str	r2, [r3, #12]
      break;
 800868a:	e014      	b.n	80086b6 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	68da      	ldr	r2, [r3, #12]
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f042 0208 	orr.w	r2, r2, #8
 800869a:	60da      	str	r2, [r3, #12]
      break;
 800869c:	e00b      	b.n	80086b6 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	68da      	ldr	r2, [r3, #12]
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f042 0210 	orr.w	r2, r2, #16
 80086ac:	60da      	str	r2, [r3, #12]
      break;
 80086ae:	e002      	b.n	80086b6 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80086b0:	2301      	movs	r3, #1
 80086b2:	73fb      	strb	r3, [r7, #15]
      break;
 80086b4:	bf00      	nop
  }

  if (status == HAL_OK)
 80086b6:	7bfb      	ldrb	r3, [r7, #15]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d141      	bne.n	8008740 <HAL_TIM_PWM_Start_IT+0x1c8>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	2201      	movs	r2, #1
 80086c2:	6839      	ldr	r1, [r7, #0]
 80086c4:	4618      	mov	r0, r3
 80086c6:	f001 f8b5 	bl	8009834 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	4a1f      	ldr	r2, [pc, #124]	; (800874c <HAL_TIM_PWM_Start_IT+0x1d4>)
 80086d0:	4293      	cmp	r3, r2
 80086d2:	d107      	bne.n	80086e4 <HAL_TIM_PWM_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80086e2:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a18      	ldr	r2, [pc, #96]	; (800874c <HAL_TIM_PWM_Start_IT+0x1d4>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d00e      	beq.n	800870c <HAL_TIM_PWM_Start_IT+0x194>
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086f6:	d009      	beq.n	800870c <HAL_TIM_PWM_Start_IT+0x194>
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	4a14      	ldr	r2, [pc, #80]	; (8008750 <HAL_TIM_PWM_Start_IT+0x1d8>)
 80086fe:	4293      	cmp	r3, r2
 8008700:	d004      	beq.n	800870c <HAL_TIM_PWM_Start_IT+0x194>
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	4a13      	ldr	r2, [pc, #76]	; (8008754 <HAL_TIM_PWM_Start_IT+0x1dc>)
 8008708:	4293      	cmp	r3, r2
 800870a:	d111      	bne.n	8008730 <HAL_TIM_PWM_Start_IT+0x1b8>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	689b      	ldr	r3, [r3, #8]
 8008712:	f003 0307 	and.w	r3, r3, #7
 8008716:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	2b06      	cmp	r3, #6
 800871c:	d010      	beq.n	8008740 <HAL_TIM_PWM_Start_IT+0x1c8>
      {
        __HAL_TIM_ENABLE(htim);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	681a      	ldr	r2, [r3, #0]
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f042 0201 	orr.w	r2, r2, #1
 800872c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800872e:	e007      	b.n	8008740 <HAL_TIM_PWM_Start_IT+0x1c8>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	681a      	ldr	r2, [r3, #0]
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f042 0201 	orr.w	r2, r2, #1
 800873e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8008740:	7bfb      	ldrb	r3, [r7, #15]
}
 8008742:	4618      	mov	r0, r3
 8008744:	3710      	adds	r7, #16
 8008746:	46bd      	mov	sp, r7
 8008748:	bd80      	pop	{r7, pc}
 800874a:	bf00      	nop
 800874c:	40012c00 	.word	0x40012c00
 8008750:	40000400 	.word	0x40000400
 8008754:	40000800 	.word	0x40000800

08008758 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b086      	sub	sp, #24
 800875c:	af00      	add	r7, sp, #0
 800875e:	60f8      	str	r0, [r7, #12]
 8008760:	60b9      	str	r1, [r7, #8]
 8008762:	607a      	str	r2, [r7, #4]
 8008764:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8008766:	2300      	movs	r3, #0
 8008768:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d109      	bne.n	8008784 <HAL_TIM_PWM_Start_DMA+0x2c>
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008776:	b2db      	uxtb	r3, r3
 8008778:	2b02      	cmp	r3, #2
 800877a:	bf0c      	ite	eq
 800877c:	2301      	moveq	r3, #1
 800877e:	2300      	movne	r3, #0
 8008780:	b2db      	uxtb	r3, r3
 8008782:	e022      	b.n	80087ca <HAL_TIM_PWM_Start_DMA+0x72>
 8008784:	68bb      	ldr	r3, [r7, #8]
 8008786:	2b04      	cmp	r3, #4
 8008788:	d109      	bne.n	800879e <HAL_TIM_PWM_Start_DMA+0x46>
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008790:	b2db      	uxtb	r3, r3
 8008792:	2b02      	cmp	r3, #2
 8008794:	bf0c      	ite	eq
 8008796:	2301      	moveq	r3, #1
 8008798:	2300      	movne	r3, #0
 800879a:	b2db      	uxtb	r3, r3
 800879c:	e015      	b.n	80087ca <HAL_TIM_PWM_Start_DMA+0x72>
 800879e:	68bb      	ldr	r3, [r7, #8]
 80087a0:	2b08      	cmp	r3, #8
 80087a2:	d109      	bne.n	80087b8 <HAL_TIM_PWM_Start_DMA+0x60>
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80087aa:	b2db      	uxtb	r3, r3
 80087ac:	2b02      	cmp	r3, #2
 80087ae:	bf0c      	ite	eq
 80087b0:	2301      	moveq	r3, #1
 80087b2:	2300      	movne	r3, #0
 80087b4:	b2db      	uxtb	r3, r3
 80087b6:	e008      	b.n	80087ca <HAL_TIM_PWM_Start_DMA+0x72>
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80087be:	b2db      	uxtb	r3, r3
 80087c0:	2b02      	cmp	r3, #2
 80087c2:	bf0c      	ite	eq
 80087c4:	2301      	moveq	r3, #1
 80087c6:	2300      	movne	r3, #0
 80087c8:	b2db      	uxtb	r3, r3
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d001      	beq.n	80087d2 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 80087ce:	2302      	movs	r3, #2
 80087d0:	e153      	b.n	8008a7a <HAL_TIM_PWM_Start_DMA+0x322>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80087d2:	68bb      	ldr	r3, [r7, #8]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d109      	bne.n	80087ec <HAL_TIM_PWM_Start_DMA+0x94>
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80087de:	b2db      	uxtb	r3, r3
 80087e0:	2b01      	cmp	r3, #1
 80087e2:	bf0c      	ite	eq
 80087e4:	2301      	moveq	r3, #1
 80087e6:	2300      	movne	r3, #0
 80087e8:	b2db      	uxtb	r3, r3
 80087ea:	e022      	b.n	8008832 <HAL_TIM_PWM_Start_DMA+0xda>
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	2b04      	cmp	r3, #4
 80087f0:	d109      	bne.n	8008806 <HAL_TIM_PWM_Start_DMA+0xae>
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80087f8:	b2db      	uxtb	r3, r3
 80087fa:	2b01      	cmp	r3, #1
 80087fc:	bf0c      	ite	eq
 80087fe:	2301      	moveq	r3, #1
 8008800:	2300      	movne	r3, #0
 8008802:	b2db      	uxtb	r3, r3
 8008804:	e015      	b.n	8008832 <HAL_TIM_PWM_Start_DMA+0xda>
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	2b08      	cmp	r3, #8
 800880a:	d109      	bne.n	8008820 <HAL_TIM_PWM_Start_DMA+0xc8>
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008812:	b2db      	uxtb	r3, r3
 8008814:	2b01      	cmp	r3, #1
 8008816:	bf0c      	ite	eq
 8008818:	2301      	moveq	r3, #1
 800881a:	2300      	movne	r3, #0
 800881c:	b2db      	uxtb	r3, r3
 800881e:	e008      	b.n	8008832 <HAL_TIM_PWM_Start_DMA+0xda>
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008826:	b2db      	uxtb	r3, r3
 8008828:	2b01      	cmp	r3, #1
 800882a:	bf0c      	ite	eq
 800882c:	2301      	moveq	r3, #1
 800882e:	2300      	movne	r3, #0
 8008830:	b2db      	uxtb	r3, r3
 8008832:	2b00      	cmp	r3, #0
 8008834:	d024      	beq.n	8008880 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d002      	beq.n	8008842 <HAL_TIM_PWM_Start_DMA+0xea>
 800883c:	887b      	ldrh	r3, [r7, #2]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d101      	bne.n	8008846 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8008842:	2301      	movs	r3, #1
 8008844:	e119      	b.n	8008a7a <HAL_TIM_PWM_Start_DMA+0x322>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008846:	68bb      	ldr	r3, [r7, #8]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d104      	bne.n	8008856 <HAL_TIM_PWM_Start_DMA+0xfe>
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	2202      	movs	r2, #2
 8008850:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008854:	e016      	b.n	8008884 <HAL_TIM_PWM_Start_DMA+0x12c>
 8008856:	68bb      	ldr	r3, [r7, #8]
 8008858:	2b04      	cmp	r3, #4
 800885a:	d104      	bne.n	8008866 <HAL_TIM_PWM_Start_DMA+0x10e>
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	2202      	movs	r2, #2
 8008860:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008864:	e00e      	b.n	8008884 <HAL_TIM_PWM_Start_DMA+0x12c>
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	2b08      	cmp	r3, #8
 800886a:	d104      	bne.n	8008876 <HAL_TIM_PWM_Start_DMA+0x11e>
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	2202      	movs	r2, #2
 8008870:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008874:	e006      	b.n	8008884 <HAL_TIM_PWM_Start_DMA+0x12c>
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	2202      	movs	r2, #2
 800887a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800887e:	e001      	b.n	8008884 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8008880:	2301      	movs	r3, #1
 8008882:	e0fa      	b.n	8008a7a <HAL_TIM_PWM_Start_DMA+0x322>
  }

  switch (Channel)
 8008884:	68bb      	ldr	r3, [r7, #8]
 8008886:	2b0c      	cmp	r3, #12
 8008888:	f200 80ae 	bhi.w	80089e8 <HAL_TIM_PWM_Start_DMA+0x290>
 800888c:	a201      	add	r2, pc, #4	; (adr r2, 8008894 <HAL_TIM_PWM_Start_DMA+0x13c>)
 800888e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008892:	bf00      	nop
 8008894:	080088c9 	.word	0x080088c9
 8008898:	080089e9 	.word	0x080089e9
 800889c:	080089e9 	.word	0x080089e9
 80088a0:	080089e9 	.word	0x080089e9
 80088a4:	08008911 	.word	0x08008911
 80088a8:	080089e9 	.word	0x080089e9
 80088ac:	080089e9 	.word	0x080089e9
 80088b0:	080089e9 	.word	0x080089e9
 80088b4:	08008959 	.word	0x08008959
 80088b8:	080089e9 	.word	0x080089e9
 80088bc:	080089e9 	.word	0x080089e9
 80088c0:	080089e9 	.word	0x080089e9
 80088c4:	080089a1 	.word	0x080089a1
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088cc:	4a6d      	ldr	r2, [pc, #436]	; (8008a84 <HAL_TIM_PWM_Start_DMA+0x32c>)
 80088ce:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088d4:	4a6c      	ldr	r2, [pc, #432]	; (8008a88 <HAL_TIM_PWM_Start_DMA+0x330>)
 80088d6:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088dc:	4a6b      	ldr	r2, [pc, #428]	; (8008a8c <HAL_TIM_PWM_Start_DMA+0x334>)
 80088de:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80088e4:	6879      	ldr	r1, [r7, #4]
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	3334      	adds	r3, #52	; 0x34
 80088ec:	461a      	mov	r2, r3
 80088ee:	887b      	ldrh	r3, [r7, #2]
 80088f0:	f7fb fd5a 	bl	80043a8 <HAL_DMA_Start_IT>
 80088f4:	4603      	mov	r3, r0
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d001      	beq.n	80088fe <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80088fa:	2301      	movs	r3, #1
 80088fc:	e0bd      	b.n	8008a7a <HAL_TIM_PWM_Start_DMA+0x322>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	68da      	ldr	r2, [r3, #12]
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800890c:	60da      	str	r2, [r3, #12]
      break;
 800890e:	e06e      	b.n	80089ee <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008914:	4a5b      	ldr	r2, [pc, #364]	; (8008a84 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8008916:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800891c:	4a5a      	ldr	r2, [pc, #360]	; (8008a88 <HAL_TIM_PWM_Start_DMA+0x330>)
 800891e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008924:	4a59      	ldr	r2, [pc, #356]	; (8008a8c <HAL_TIM_PWM_Start_DMA+0x334>)
 8008926:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800892c:	6879      	ldr	r1, [r7, #4]
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	3338      	adds	r3, #56	; 0x38
 8008934:	461a      	mov	r2, r3
 8008936:	887b      	ldrh	r3, [r7, #2]
 8008938:	f7fb fd36 	bl	80043a8 <HAL_DMA_Start_IT>
 800893c:	4603      	mov	r3, r0
 800893e:	2b00      	cmp	r3, #0
 8008940:	d001      	beq.n	8008946 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8008942:	2301      	movs	r3, #1
 8008944:	e099      	b.n	8008a7a <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	68da      	ldr	r2, [r3, #12]
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008954:	60da      	str	r2, [r3, #12]
      break;
 8008956:	e04a      	b.n	80089ee <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800895c:	4a49      	ldr	r2, [pc, #292]	; (8008a84 <HAL_TIM_PWM_Start_DMA+0x32c>)
 800895e:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008964:	4a48      	ldr	r2, [pc, #288]	; (8008a88 <HAL_TIM_PWM_Start_DMA+0x330>)
 8008966:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800896c:	4a47      	ldr	r2, [pc, #284]	; (8008a8c <HAL_TIM_PWM_Start_DMA+0x334>)
 800896e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8008974:	6879      	ldr	r1, [r7, #4]
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	333c      	adds	r3, #60	; 0x3c
 800897c:	461a      	mov	r2, r3
 800897e:	887b      	ldrh	r3, [r7, #2]
 8008980:	f7fb fd12 	bl	80043a8 <HAL_DMA_Start_IT>
 8008984:	4603      	mov	r3, r0
 8008986:	2b00      	cmp	r3, #0
 8008988:	d001      	beq.n	800898e <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800898a:	2301      	movs	r3, #1
 800898c:	e075      	b.n	8008a7a <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	68da      	ldr	r2, [r3, #12]
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800899c:	60da      	str	r2, [r3, #12]
      break;
 800899e:	e026      	b.n	80089ee <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089a4:	4a37      	ldr	r2, [pc, #220]	; (8008a84 <HAL_TIM_PWM_Start_DMA+0x32c>)
 80089a6:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089ac:	4a36      	ldr	r2, [pc, #216]	; (8008a88 <HAL_TIM_PWM_Start_DMA+0x330>)
 80089ae:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089b4:	4a35      	ldr	r2, [pc, #212]	; (8008a8c <HAL_TIM_PWM_Start_DMA+0x334>)
 80089b6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80089bc:	6879      	ldr	r1, [r7, #4]
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	3340      	adds	r3, #64	; 0x40
 80089c4:	461a      	mov	r2, r3
 80089c6:	887b      	ldrh	r3, [r7, #2]
 80089c8:	f7fb fcee 	bl	80043a8 <HAL_DMA_Start_IT>
 80089cc:	4603      	mov	r3, r0
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d001      	beq.n	80089d6 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80089d2:	2301      	movs	r3, #1
 80089d4:	e051      	b.n	8008a7a <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	68da      	ldr	r2, [r3, #12]
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80089e4:	60da      	str	r2, [r3, #12]
      break;
 80089e6:	e002      	b.n	80089ee <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 80089e8:	2301      	movs	r3, #1
 80089ea:	75fb      	strb	r3, [r7, #23]
      break;
 80089ec:	bf00      	nop
  }

  if (status == HAL_OK)
 80089ee:	7dfb      	ldrb	r3, [r7, #23]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d141      	bne.n	8008a78 <HAL_TIM_PWM_Start_DMA+0x320>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	2201      	movs	r2, #1
 80089fa:	68b9      	ldr	r1, [r7, #8]
 80089fc:	4618      	mov	r0, r3
 80089fe:	f000 ff19 	bl	8009834 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	4a22      	ldr	r2, [pc, #136]	; (8008a90 <HAL_TIM_PWM_Start_DMA+0x338>)
 8008a08:	4293      	cmp	r3, r2
 8008a0a:	d107      	bne.n	8008a1c <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008a1a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	4a1b      	ldr	r2, [pc, #108]	; (8008a90 <HAL_TIM_PWM_Start_DMA+0x338>)
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d00e      	beq.n	8008a44 <HAL_TIM_PWM_Start_DMA+0x2ec>
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a2e:	d009      	beq.n	8008a44 <HAL_TIM_PWM_Start_DMA+0x2ec>
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	4a17      	ldr	r2, [pc, #92]	; (8008a94 <HAL_TIM_PWM_Start_DMA+0x33c>)
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d004      	beq.n	8008a44 <HAL_TIM_PWM_Start_DMA+0x2ec>
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	4a16      	ldr	r2, [pc, #88]	; (8008a98 <HAL_TIM_PWM_Start_DMA+0x340>)
 8008a40:	4293      	cmp	r3, r2
 8008a42:	d111      	bne.n	8008a68 <HAL_TIM_PWM_Start_DMA+0x310>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	689b      	ldr	r3, [r3, #8]
 8008a4a:	f003 0307 	and.w	r3, r3, #7
 8008a4e:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a50:	693b      	ldr	r3, [r7, #16]
 8008a52:	2b06      	cmp	r3, #6
 8008a54:	d010      	beq.n	8008a78 <HAL_TIM_PWM_Start_DMA+0x320>
      {
        __HAL_TIM_ENABLE(htim);
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	681a      	ldr	r2, [r3, #0]
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	f042 0201 	orr.w	r2, r2, #1
 8008a64:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a66:	e007      	b.n	8008a78 <HAL_TIM_PWM_Start_DMA+0x320>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	681a      	ldr	r2, [r3, #0]
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	f042 0201 	orr.w	r2, r2, #1
 8008a76:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8008a78:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3718      	adds	r7, #24
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	bd80      	pop	{r7, pc}
 8008a82:	bf00      	nop
 8008a84:	08009225 	.word	0x08009225
 8008a88:	080092cd 	.word	0x080092cd
 8008a8c:	08009193 	.word	0x08009193
 8008a90:	40012c00 	.word	0x40012c00
 8008a94:	40000400 	.word	0x40000400
 8008a98:	40000800 	.word	0x40000800

08008a9c <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b084      	sub	sp, #16
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
 8008aa4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	2b0c      	cmp	r3, #12
 8008aae:	d855      	bhi.n	8008b5c <HAL_TIM_PWM_Stop_DMA+0xc0>
 8008ab0:	a201      	add	r2, pc, #4	; (adr r2, 8008ab8 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8008ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ab6:	bf00      	nop
 8008ab8:	08008aed 	.word	0x08008aed
 8008abc:	08008b5d 	.word	0x08008b5d
 8008ac0:	08008b5d 	.word	0x08008b5d
 8008ac4:	08008b5d 	.word	0x08008b5d
 8008ac8:	08008b09 	.word	0x08008b09
 8008acc:	08008b5d 	.word	0x08008b5d
 8008ad0:	08008b5d 	.word	0x08008b5d
 8008ad4:	08008b5d 	.word	0x08008b5d
 8008ad8:	08008b25 	.word	0x08008b25
 8008adc:	08008b5d 	.word	0x08008b5d
 8008ae0:	08008b5d 	.word	0x08008b5d
 8008ae4:	08008b5d 	.word	0x08008b5d
 8008ae8:	08008b41 	.word	0x08008b41
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	68da      	ldr	r2, [r3, #12]
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008afa:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b00:	4618      	mov	r0, r3
 8008b02:	f7fb fced 	bl	80044e0 <HAL_DMA_Abort_IT>
      break;
 8008b06:	e02c      	b.n	8008b62 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	68da      	ldr	r2, [r3, #12]
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b16:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	f7fb fcdf 	bl	80044e0 <HAL_DMA_Abort_IT>
      break;
 8008b22:	e01e      	b.n	8008b62 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	68da      	ldr	r2, [r3, #12]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008b32:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b38:	4618      	mov	r0, r3
 8008b3a:	f7fb fcd1 	bl	80044e0 <HAL_DMA_Abort_IT>
      break;
 8008b3e:	e010      	b.n	8008b62 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	68da      	ldr	r2, [r3, #12]
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008b4e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b54:	4618      	mov	r0, r3
 8008b56:	f7fb fcc3 	bl	80044e0 <HAL_DMA_Abort_IT>
      break;
 8008b5a:	e002      	b.n	8008b62 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8008b5c:	2301      	movs	r3, #1
 8008b5e:	73fb      	strb	r3, [r7, #15]
      break;
 8008b60:	bf00      	nop
  }

  if (status == HAL_OK)
 8008b62:	7bfb      	ldrb	r3, [r7, #15]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d157      	bne.n	8008c18 <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	6839      	ldr	r1, [r7, #0]
 8008b70:	4618      	mov	r0, r3
 8008b72:	f000 fe5f 	bl	8009834 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	4a2a      	ldr	r2, [pc, #168]	; (8008c24 <HAL_TIM_PWM_Stop_DMA+0x188>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d117      	bne.n	8008bb0 <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	6a1a      	ldr	r2, [r3, #32]
 8008b86:	f241 1311 	movw	r3, #4369	; 0x1111
 8008b8a:	4013      	ands	r3, r2
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d10f      	bne.n	8008bb0 <HAL_TIM_PWM_Stop_DMA+0x114>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	6a1a      	ldr	r2, [r3, #32]
 8008b96:	f240 4344 	movw	r3, #1092	; 0x444
 8008b9a:	4013      	ands	r3, r2
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d107      	bne.n	8008bb0 <HAL_TIM_PWM_Stop_DMA+0x114>
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008bae:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	6a1a      	ldr	r2, [r3, #32]
 8008bb6:	f241 1311 	movw	r3, #4369	; 0x1111
 8008bba:	4013      	ands	r3, r2
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d10f      	bne.n	8008be0 <HAL_TIM_PWM_Stop_DMA+0x144>
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	6a1a      	ldr	r2, [r3, #32]
 8008bc6:	f240 4344 	movw	r3, #1092	; 0x444
 8008bca:	4013      	ands	r3, r2
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d107      	bne.n	8008be0 <HAL_TIM_PWM_Stop_DMA+0x144>
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	681a      	ldr	r2, [r3, #0]
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f022 0201 	bic.w	r2, r2, #1
 8008bde:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d104      	bne.n	8008bf0 <HAL_TIM_PWM_Stop_DMA+0x154>
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2201      	movs	r2, #1
 8008bea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008bee:	e013      	b.n	8008c18 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	2b04      	cmp	r3, #4
 8008bf4:	d104      	bne.n	8008c00 <HAL_TIM_PWM_Stop_DMA+0x164>
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2201      	movs	r2, #1
 8008bfa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008bfe:	e00b      	b.n	8008c18 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	2b08      	cmp	r3, #8
 8008c04:	d104      	bne.n	8008c10 <HAL_TIM_PWM_Stop_DMA+0x174>
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2201      	movs	r2, #1
 8008c0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008c0e:	e003      	b.n	8008c18 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2201      	movs	r2, #1
 8008c14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8008c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	3710      	adds	r7, #16
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	bd80      	pop	{r7, pc}
 8008c22:	bf00      	nop
 8008c24:	40012c00 	.word	0x40012c00

08008c28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b082      	sub	sp, #8
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	691b      	ldr	r3, [r3, #16]
 8008c36:	f003 0302 	and.w	r3, r3, #2
 8008c3a:	2b02      	cmp	r3, #2
 8008c3c:	d122      	bne.n	8008c84 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	68db      	ldr	r3, [r3, #12]
 8008c44:	f003 0302 	and.w	r3, r3, #2
 8008c48:	2b02      	cmp	r3, #2
 8008c4a:	d11b      	bne.n	8008c84 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	f06f 0202 	mvn.w	r2, #2
 8008c54:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	2201      	movs	r2, #1
 8008c5a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	699b      	ldr	r3, [r3, #24]
 8008c62:	f003 0303 	and.w	r3, r3, #3
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d003      	beq.n	8008c72 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f000 fa76 	bl	800915c <HAL_TIM_IC_CaptureCallback>
 8008c70:	e005      	b.n	8008c7e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	f000 fa69 	bl	800914a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c78:	6878      	ldr	r0, [r7, #4]
 8008c7a:	f7f9 ff5f 	bl	8002b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2200      	movs	r2, #0
 8008c82:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	691b      	ldr	r3, [r3, #16]
 8008c8a:	f003 0304 	and.w	r3, r3, #4
 8008c8e:	2b04      	cmp	r3, #4
 8008c90:	d122      	bne.n	8008cd8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	68db      	ldr	r3, [r3, #12]
 8008c98:	f003 0304 	and.w	r3, r3, #4
 8008c9c:	2b04      	cmp	r3, #4
 8008c9e:	d11b      	bne.n	8008cd8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	f06f 0204 	mvn.w	r2, #4
 8008ca8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2202      	movs	r2, #2
 8008cae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	699b      	ldr	r3, [r3, #24]
 8008cb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d003      	beq.n	8008cc6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008cbe:	6878      	ldr	r0, [r7, #4]
 8008cc0:	f000 fa4c 	bl	800915c <HAL_TIM_IC_CaptureCallback>
 8008cc4:	e005      	b.n	8008cd2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008cc6:	6878      	ldr	r0, [r7, #4]
 8008cc8:	f000 fa3f 	bl	800914a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f7f9 ff35 	bl	8002b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	691b      	ldr	r3, [r3, #16]
 8008cde:	f003 0308 	and.w	r3, r3, #8
 8008ce2:	2b08      	cmp	r3, #8
 8008ce4:	d122      	bne.n	8008d2c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	68db      	ldr	r3, [r3, #12]
 8008cec:	f003 0308 	and.w	r3, r3, #8
 8008cf0:	2b08      	cmp	r3, #8
 8008cf2:	d11b      	bne.n	8008d2c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f06f 0208 	mvn.w	r2, #8
 8008cfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2204      	movs	r2, #4
 8008d02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	69db      	ldr	r3, [r3, #28]
 8008d0a:	f003 0303 	and.w	r3, r3, #3
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d003      	beq.n	8008d1a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	f000 fa22 	bl	800915c <HAL_TIM_IC_CaptureCallback>
 8008d18:	e005      	b.n	8008d26 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f000 fa15 	bl	800914a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	f7f9 ff0b 	bl	8002b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	2200      	movs	r2, #0
 8008d2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	691b      	ldr	r3, [r3, #16]
 8008d32:	f003 0310 	and.w	r3, r3, #16
 8008d36:	2b10      	cmp	r3, #16
 8008d38:	d122      	bne.n	8008d80 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	68db      	ldr	r3, [r3, #12]
 8008d40:	f003 0310 	and.w	r3, r3, #16
 8008d44:	2b10      	cmp	r3, #16
 8008d46:	d11b      	bne.n	8008d80 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	f06f 0210 	mvn.w	r2, #16
 8008d50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2208      	movs	r2, #8
 8008d56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	69db      	ldr	r3, [r3, #28]
 8008d5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d003      	beq.n	8008d6e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d66:	6878      	ldr	r0, [r7, #4]
 8008d68:	f000 f9f8 	bl	800915c <HAL_TIM_IC_CaptureCallback>
 8008d6c:	e005      	b.n	8008d7a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d6e:	6878      	ldr	r0, [r7, #4]
 8008d70:	f000 f9eb 	bl	800914a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f7f9 fee1 	bl	8002b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2200      	movs	r2, #0
 8008d7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	691b      	ldr	r3, [r3, #16]
 8008d86:	f003 0301 	and.w	r3, r3, #1
 8008d8a:	2b01      	cmp	r3, #1
 8008d8c:	d10e      	bne.n	8008dac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	68db      	ldr	r3, [r3, #12]
 8008d94:	f003 0301 	and.w	r3, r3, #1
 8008d98:	2b01      	cmp	r3, #1
 8008d9a:	d107      	bne.n	8008dac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f06f 0201 	mvn.w	r2, #1
 8008da4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008da6:	6878      	ldr	r0, [r7, #4]
 8008da8:	f7f9 fd00 	bl	80027ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	691b      	ldr	r3, [r3, #16]
 8008db2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008db6:	2b80      	cmp	r3, #128	; 0x80
 8008db8:	d10e      	bne.n	8008dd8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	68db      	ldr	r3, [r3, #12]
 8008dc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008dc4:	2b80      	cmp	r3, #128	; 0x80
 8008dc6:	d107      	bne.n	8008dd8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008dd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008dd2:	6878      	ldr	r0, [r7, #4]
 8008dd4:	f000 fe0a 	bl	80099ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	691b      	ldr	r3, [r3, #16]
 8008dde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008de2:	2b40      	cmp	r3, #64	; 0x40
 8008de4:	d10e      	bne.n	8008e04 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	68db      	ldr	r3, [r3, #12]
 8008dec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008df0:	2b40      	cmp	r3, #64	; 0x40
 8008df2:	d107      	bne.n	8008e04 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008dfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f000 f9b5 	bl	800916e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	691b      	ldr	r3, [r3, #16]
 8008e0a:	f003 0320 	and.w	r3, r3, #32
 8008e0e:	2b20      	cmp	r3, #32
 8008e10:	d10e      	bne.n	8008e30 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	68db      	ldr	r3, [r3, #12]
 8008e18:	f003 0320 	and.w	r3, r3, #32
 8008e1c:	2b20      	cmp	r3, #32
 8008e1e:	d107      	bne.n	8008e30 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f06f 0220 	mvn.w	r2, #32
 8008e28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	f000 fdd5 	bl	80099da <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008e30:	bf00      	nop
 8008e32:	3708      	adds	r7, #8
 8008e34:	46bd      	mov	sp, r7
 8008e36:	bd80      	pop	{r7, pc}

08008e38 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b086      	sub	sp, #24
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	60f8      	str	r0, [r7, #12]
 8008e40:	60b9      	str	r1, [r7, #8]
 8008e42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008e44:	2300      	movs	r3, #0
 8008e46:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e4e:	2b01      	cmp	r3, #1
 8008e50:	d101      	bne.n	8008e56 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008e52:	2302      	movs	r3, #2
 8008e54:	e0ae      	b.n	8008fb4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	2201      	movs	r2, #1
 8008e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2b0c      	cmp	r3, #12
 8008e62:	f200 809f 	bhi.w	8008fa4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008e66:	a201      	add	r2, pc, #4	; (adr r2, 8008e6c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e6c:	08008ea1 	.word	0x08008ea1
 8008e70:	08008fa5 	.word	0x08008fa5
 8008e74:	08008fa5 	.word	0x08008fa5
 8008e78:	08008fa5 	.word	0x08008fa5
 8008e7c:	08008ee1 	.word	0x08008ee1
 8008e80:	08008fa5 	.word	0x08008fa5
 8008e84:	08008fa5 	.word	0x08008fa5
 8008e88:	08008fa5 	.word	0x08008fa5
 8008e8c:	08008f23 	.word	0x08008f23
 8008e90:	08008fa5 	.word	0x08008fa5
 8008e94:	08008fa5 	.word	0x08008fa5
 8008e98:	08008fa5 	.word	0x08008fa5
 8008e9c:	08008f63 	.word	0x08008f63
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	68b9      	ldr	r1, [r7, #8]
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	f000 faa6 	bl	80093f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	699a      	ldr	r2, [r3, #24]
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	f042 0208 	orr.w	r2, r2, #8
 8008eba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	699a      	ldr	r2, [r3, #24]
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f022 0204 	bic.w	r2, r2, #4
 8008eca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	6999      	ldr	r1, [r3, #24]
 8008ed2:	68bb      	ldr	r3, [r7, #8]
 8008ed4:	691a      	ldr	r2, [r3, #16]
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	430a      	orrs	r2, r1
 8008edc:	619a      	str	r2, [r3, #24]
      break;
 8008ede:	e064      	b.n	8008faa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	68b9      	ldr	r1, [r7, #8]
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	f000 faec 	bl	80094c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	699a      	ldr	r2, [r3, #24]
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008efa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	699a      	ldr	r2, [r3, #24]
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008f0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	6999      	ldr	r1, [r3, #24]
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	691b      	ldr	r3, [r3, #16]
 8008f16:	021a      	lsls	r2, r3, #8
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	430a      	orrs	r2, r1
 8008f1e:	619a      	str	r2, [r3, #24]
      break;
 8008f20:	e043      	b.n	8008faa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	68b9      	ldr	r1, [r7, #8]
 8008f28:	4618      	mov	r0, r3
 8008f2a:	f000 fb35 	bl	8009598 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	69da      	ldr	r2, [r3, #28]
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	f042 0208 	orr.w	r2, r2, #8
 8008f3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	69da      	ldr	r2, [r3, #28]
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f022 0204 	bic.w	r2, r2, #4
 8008f4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	69d9      	ldr	r1, [r3, #28]
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	691a      	ldr	r2, [r3, #16]
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	430a      	orrs	r2, r1
 8008f5e:	61da      	str	r2, [r3, #28]
      break;
 8008f60:	e023      	b.n	8008faa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	68b9      	ldr	r1, [r7, #8]
 8008f68:	4618      	mov	r0, r3
 8008f6a:	f000 fb7f 	bl	800966c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	69da      	ldr	r2, [r3, #28]
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008f7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	69da      	ldr	r2, [r3, #28]
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008f8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	69d9      	ldr	r1, [r3, #28]
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	691b      	ldr	r3, [r3, #16]
 8008f98:	021a      	lsls	r2, r3, #8
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	430a      	orrs	r2, r1
 8008fa0:	61da      	str	r2, [r3, #28]
      break;
 8008fa2:	e002      	b.n	8008faa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008fa4:	2301      	movs	r3, #1
 8008fa6:	75fb      	strb	r3, [r7, #23]
      break;
 8008fa8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	2200      	movs	r2, #0
 8008fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008fb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	3718      	adds	r7, #24
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	bd80      	pop	{r7, pc}

08008fbc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b084      	sub	sp, #16
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
 8008fc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008fd0:	2b01      	cmp	r3, #1
 8008fd2:	d101      	bne.n	8008fd8 <HAL_TIM_ConfigClockSource+0x1c>
 8008fd4:	2302      	movs	r3, #2
 8008fd6:	e0b4      	b.n	8009142 <HAL_TIM_ConfigClockSource+0x186>
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2201      	movs	r2, #1
 8008fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2202      	movs	r2, #2
 8008fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	689b      	ldr	r3, [r3, #8]
 8008fee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008ff0:	68bb      	ldr	r3, [r7, #8]
 8008ff2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008ff6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008ffe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	68ba      	ldr	r2, [r7, #8]
 8009006:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009010:	d03e      	beq.n	8009090 <HAL_TIM_ConfigClockSource+0xd4>
 8009012:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009016:	f200 8087 	bhi.w	8009128 <HAL_TIM_ConfigClockSource+0x16c>
 800901a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800901e:	f000 8086 	beq.w	800912e <HAL_TIM_ConfigClockSource+0x172>
 8009022:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009026:	d87f      	bhi.n	8009128 <HAL_TIM_ConfigClockSource+0x16c>
 8009028:	2b70      	cmp	r3, #112	; 0x70
 800902a:	d01a      	beq.n	8009062 <HAL_TIM_ConfigClockSource+0xa6>
 800902c:	2b70      	cmp	r3, #112	; 0x70
 800902e:	d87b      	bhi.n	8009128 <HAL_TIM_ConfigClockSource+0x16c>
 8009030:	2b60      	cmp	r3, #96	; 0x60
 8009032:	d050      	beq.n	80090d6 <HAL_TIM_ConfigClockSource+0x11a>
 8009034:	2b60      	cmp	r3, #96	; 0x60
 8009036:	d877      	bhi.n	8009128 <HAL_TIM_ConfigClockSource+0x16c>
 8009038:	2b50      	cmp	r3, #80	; 0x50
 800903a:	d03c      	beq.n	80090b6 <HAL_TIM_ConfigClockSource+0xfa>
 800903c:	2b50      	cmp	r3, #80	; 0x50
 800903e:	d873      	bhi.n	8009128 <HAL_TIM_ConfigClockSource+0x16c>
 8009040:	2b40      	cmp	r3, #64	; 0x40
 8009042:	d058      	beq.n	80090f6 <HAL_TIM_ConfigClockSource+0x13a>
 8009044:	2b40      	cmp	r3, #64	; 0x40
 8009046:	d86f      	bhi.n	8009128 <HAL_TIM_ConfigClockSource+0x16c>
 8009048:	2b30      	cmp	r3, #48	; 0x30
 800904a:	d064      	beq.n	8009116 <HAL_TIM_ConfigClockSource+0x15a>
 800904c:	2b30      	cmp	r3, #48	; 0x30
 800904e:	d86b      	bhi.n	8009128 <HAL_TIM_ConfigClockSource+0x16c>
 8009050:	2b20      	cmp	r3, #32
 8009052:	d060      	beq.n	8009116 <HAL_TIM_ConfigClockSource+0x15a>
 8009054:	2b20      	cmp	r3, #32
 8009056:	d867      	bhi.n	8009128 <HAL_TIM_ConfigClockSource+0x16c>
 8009058:	2b00      	cmp	r3, #0
 800905a:	d05c      	beq.n	8009116 <HAL_TIM_ConfigClockSource+0x15a>
 800905c:	2b10      	cmp	r3, #16
 800905e:	d05a      	beq.n	8009116 <HAL_TIM_ConfigClockSource+0x15a>
 8009060:	e062      	b.n	8009128 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6818      	ldr	r0, [r3, #0]
 8009066:	683b      	ldr	r3, [r7, #0]
 8009068:	6899      	ldr	r1, [r3, #8]
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	685a      	ldr	r2, [r3, #4]
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	68db      	ldr	r3, [r3, #12]
 8009072:	f000 fbc0 	bl	80097f6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	689b      	ldr	r3, [r3, #8]
 800907c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009084:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	68ba      	ldr	r2, [r7, #8]
 800908c:	609a      	str	r2, [r3, #8]
      break;
 800908e:	e04f      	b.n	8009130 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	6818      	ldr	r0, [r3, #0]
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	6899      	ldr	r1, [r3, #8]
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	685a      	ldr	r2, [r3, #4]
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	68db      	ldr	r3, [r3, #12]
 80090a0:	f000 fba9 	bl	80097f6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	689a      	ldr	r2, [r3, #8]
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80090b2:	609a      	str	r2, [r3, #8]
      break;
 80090b4:	e03c      	b.n	8009130 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6818      	ldr	r0, [r3, #0]
 80090ba:	683b      	ldr	r3, [r7, #0]
 80090bc:	6859      	ldr	r1, [r3, #4]
 80090be:	683b      	ldr	r3, [r7, #0]
 80090c0:	68db      	ldr	r3, [r3, #12]
 80090c2:	461a      	mov	r2, r3
 80090c4:	f000 fb20 	bl	8009708 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	2150      	movs	r1, #80	; 0x50
 80090ce:	4618      	mov	r0, r3
 80090d0:	f000 fb77 	bl	80097c2 <TIM_ITRx_SetConfig>
      break;
 80090d4:	e02c      	b.n	8009130 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6818      	ldr	r0, [r3, #0]
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	6859      	ldr	r1, [r3, #4]
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	68db      	ldr	r3, [r3, #12]
 80090e2:	461a      	mov	r2, r3
 80090e4:	f000 fb3e 	bl	8009764 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	2160      	movs	r1, #96	; 0x60
 80090ee:	4618      	mov	r0, r3
 80090f0:	f000 fb67 	bl	80097c2 <TIM_ITRx_SetConfig>
      break;
 80090f4:	e01c      	b.n	8009130 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6818      	ldr	r0, [r3, #0]
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	6859      	ldr	r1, [r3, #4]
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	68db      	ldr	r3, [r3, #12]
 8009102:	461a      	mov	r2, r3
 8009104:	f000 fb00 	bl	8009708 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	2140      	movs	r1, #64	; 0x40
 800910e:	4618      	mov	r0, r3
 8009110:	f000 fb57 	bl	80097c2 <TIM_ITRx_SetConfig>
      break;
 8009114:	e00c      	b.n	8009130 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681a      	ldr	r2, [r3, #0]
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	4619      	mov	r1, r3
 8009120:	4610      	mov	r0, r2
 8009122:	f000 fb4e 	bl	80097c2 <TIM_ITRx_SetConfig>
      break;
 8009126:	e003      	b.n	8009130 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009128:	2301      	movs	r3, #1
 800912a:	73fb      	strb	r3, [r7, #15]
      break;
 800912c:	e000      	b.n	8009130 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800912e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2201      	movs	r2, #1
 8009134:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2200      	movs	r2, #0
 800913c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009140:	7bfb      	ldrb	r3, [r7, #15]
}
 8009142:	4618      	mov	r0, r3
 8009144:	3710      	adds	r7, #16
 8009146:	46bd      	mov	sp, r7
 8009148:	bd80      	pop	{r7, pc}

0800914a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800914a:	b480      	push	{r7}
 800914c:	b083      	sub	sp, #12
 800914e:	af00      	add	r7, sp, #0
 8009150:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009152:	bf00      	nop
 8009154:	370c      	adds	r7, #12
 8009156:	46bd      	mov	sp, r7
 8009158:	bc80      	pop	{r7}
 800915a:	4770      	bx	lr

0800915c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800915c:	b480      	push	{r7}
 800915e:	b083      	sub	sp, #12
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009164:	bf00      	nop
 8009166:	370c      	adds	r7, #12
 8009168:	46bd      	mov	sp, r7
 800916a:	bc80      	pop	{r7}
 800916c:	4770      	bx	lr

0800916e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800916e:	b480      	push	{r7}
 8009170:	b083      	sub	sp, #12
 8009172:	af00      	add	r7, sp, #0
 8009174:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009176:	bf00      	nop
 8009178:	370c      	adds	r7, #12
 800917a:	46bd      	mov	sp, r7
 800917c:	bc80      	pop	{r7}
 800917e:	4770      	bx	lr

08009180 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8009180:	b480      	push	{r7}
 8009182:	b083      	sub	sp, #12
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8009188:	bf00      	nop
 800918a:	370c      	adds	r7, #12
 800918c:	46bd      	mov	sp, r7
 800918e:	bc80      	pop	{r7}
 8009190:	4770      	bx	lr

08009192 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8009192:	b580      	push	{r7, lr}
 8009194:	b084      	sub	sp, #16
 8009196:	af00      	add	r7, sp, #0
 8009198:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800919e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091a4:	687a      	ldr	r2, [r7, #4]
 80091a6:	429a      	cmp	r2, r3
 80091a8:	d107      	bne.n	80091ba <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	2201      	movs	r2, #1
 80091ae:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	2201      	movs	r2, #1
 80091b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80091b8:	e02a      	b.n	8009210 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091be:	687a      	ldr	r2, [r7, #4]
 80091c0:	429a      	cmp	r2, r3
 80091c2:	d107      	bne.n	80091d4 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	2202      	movs	r2, #2
 80091c8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	2201      	movs	r2, #1
 80091ce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80091d2:	e01d      	b.n	8009210 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091d8:	687a      	ldr	r2, [r7, #4]
 80091da:	429a      	cmp	r2, r3
 80091dc:	d107      	bne.n	80091ee <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	2204      	movs	r2, #4
 80091e2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	2201      	movs	r2, #1
 80091e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80091ec:	e010      	b.n	8009210 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091f2:	687a      	ldr	r2, [r7, #4]
 80091f4:	429a      	cmp	r2, r3
 80091f6:	d107      	bne.n	8009208 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	2208      	movs	r2, #8
 80091fc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	2201      	movs	r2, #1
 8009202:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009206:	e003      	b.n	8009210 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	2201      	movs	r2, #1
 800920c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8009210:	68f8      	ldr	r0, [r7, #12]
 8009212:	f7ff ffb5 	bl	8009180 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	2200      	movs	r2, #0
 800921a:	771a      	strb	r2, [r3, #28]
}
 800921c:	bf00      	nop
 800921e:	3710      	adds	r7, #16
 8009220:	46bd      	mov	sp, r7
 8009222:	bd80      	pop	{r7, pc}

08009224 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8009224:	b580      	push	{r7, lr}
 8009226:	b084      	sub	sp, #16
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009230:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009236:	687a      	ldr	r2, [r7, #4]
 8009238:	429a      	cmp	r2, r3
 800923a:	d10b      	bne.n	8009254 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	2201      	movs	r2, #1
 8009240:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	699b      	ldr	r3, [r3, #24]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d136      	bne.n	80092b8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	2201      	movs	r2, #1
 800924e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009252:	e031      	b.n	80092b8 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009258:	687a      	ldr	r2, [r7, #4]
 800925a:	429a      	cmp	r2, r3
 800925c:	d10b      	bne.n	8009276 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	2202      	movs	r2, #2
 8009262:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	699b      	ldr	r3, [r3, #24]
 8009268:	2b00      	cmp	r3, #0
 800926a:	d125      	bne.n	80092b8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	2201      	movs	r2, #1
 8009270:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009274:	e020      	b.n	80092b8 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800927a:	687a      	ldr	r2, [r7, #4]
 800927c:	429a      	cmp	r2, r3
 800927e:	d10b      	bne.n	8009298 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	2204      	movs	r2, #4
 8009284:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	699b      	ldr	r3, [r3, #24]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d114      	bne.n	80092b8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	2201      	movs	r2, #1
 8009292:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009296:	e00f      	b.n	80092b8 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800929c:	687a      	ldr	r2, [r7, #4]
 800929e:	429a      	cmp	r2, r3
 80092a0:	d10a      	bne.n	80092b8 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	2208      	movs	r2, #8
 80092a6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	699b      	ldr	r3, [r3, #24]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d103      	bne.n	80092b8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	2201      	movs	r2, #1
 80092b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80092b8:	68f8      	ldr	r0, [r7, #12]
 80092ba:	f7f9 fc3f 	bl	8002b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	2200      	movs	r2, #0
 80092c2:	771a      	strb	r2, [r3, #28]
}
 80092c4:	bf00      	nop
 80092c6:	3710      	adds	r7, #16
 80092c8:	46bd      	mov	sp, r7
 80092ca:	bd80      	pop	{r7, pc}

080092cc <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80092cc:	b580      	push	{r7, lr}
 80092ce:	b084      	sub	sp, #16
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092d8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092de:	687a      	ldr	r2, [r7, #4]
 80092e0:	429a      	cmp	r2, r3
 80092e2:	d103      	bne.n	80092ec <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	2201      	movs	r2, #1
 80092e8:	771a      	strb	r2, [r3, #28]
 80092ea:	e019      	b.n	8009320 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092f0:	687a      	ldr	r2, [r7, #4]
 80092f2:	429a      	cmp	r2, r3
 80092f4:	d103      	bne.n	80092fe <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	2202      	movs	r2, #2
 80092fa:	771a      	strb	r2, [r3, #28]
 80092fc:	e010      	b.n	8009320 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009302:	687a      	ldr	r2, [r7, #4]
 8009304:	429a      	cmp	r2, r3
 8009306:	d103      	bne.n	8009310 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	2204      	movs	r2, #4
 800930c:	771a      	strb	r2, [r3, #28]
 800930e:	e007      	b.n	8009320 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009314:	687a      	ldr	r2, [r7, #4]
 8009316:	429a      	cmp	r2, r3
 8009318:	d102      	bne.n	8009320 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	2208      	movs	r2, #8
 800931e:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8009320:	68f8      	ldr	r0, [r7, #12]
 8009322:	f7f9 fb8d 	bl	8002a40 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	2200      	movs	r2, #0
 800932a:	771a      	strb	r2, [r3, #28]
}
 800932c:	bf00      	nop
 800932e:	3710      	adds	r7, #16
 8009330:	46bd      	mov	sp, r7
 8009332:	bd80      	pop	{r7, pc}

08009334 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009334:	b480      	push	{r7}
 8009336:	b085      	sub	sp, #20
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
 800933c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	4a29      	ldr	r2, [pc, #164]	; (80093ec <TIM_Base_SetConfig+0xb8>)
 8009348:	4293      	cmp	r3, r2
 800934a:	d00b      	beq.n	8009364 <TIM_Base_SetConfig+0x30>
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009352:	d007      	beq.n	8009364 <TIM_Base_SetConfig+0x30>
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	4a26      	ldr	r2, [pc, #152]	; (80093f0 <TIM_Base_SetConfig+0xbc>)
 8009358:	4293      	cmp	r3, r2
 800935a:	d003      	beq.n	8009364 <TIM_Base_SetConfig+0x30>
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	4a25      	ldr	r2, [pc, #148]	; (80093f4 <TIM_Base_SetConfig+0xc0>)
 8009360:	4293      	cmp	r3, r2
 8009362:	d108      	bne.n	8009376 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800936a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800936c:	683b      	ldr	r3, [r7, #0]
 800936e:	685b      	ldr	r3, [r3, #4]
 8009370:	68fa      	ldr	r2, [r7, #12]
 8009372:	4313      	orrs	r3, r2
 8009374:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	4a1c      	ldr	r2, [pc, #112]	; (80093ec <TIM_Base_SetConfig+0xb8>)
 800937a:	4293      	cmp	r3, r2
 800937c:	d00b      	beq.n	8009396 <TIM_Base_SetConfig+0x62>
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009384:	d007      	beq.n	8009396 <TIM_Base_SetConfig+0x62>
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	4a19      	ldr	r2, [pc, #100]	; (80093f0 <TIM_Base_SetConfig+0xbc>)
 800938a:	4293      	cmp	r3, r2
 800938c:	d003      	beq.n	8009396 <TIM_Base_SetConfig+0x62>
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	4a18      	ldr	r2, [pc, #96]	; (80093f4 <TIM_Base_SetConfig+0xc0>)
 8009392:	4293      	cmp	r3, r2
 8009394:	d108      	bne.n	80093a8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800939c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800939e:	683b      	ldr	r3, [r7, #0]
 80093a0:	68db      	ldr	r3, [r3, #12]
 80093a2:	68fa      	ldr	r2, [r7, #12]
 80093a4:	4313      	orrs	r3, r2
 80093a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	695b      	ldr	r3, [r3, #20]
 80093b2:	4313      	orrs	r3, r2
 80093b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	68fa      	ldr	r2, [r7, #12]
 80093ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80093bc:	683b      	ldr	r3, [r7, #0]
 80093be:	689a      	ldr	r2, [r3, #8]
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	681a      	ldr	r2, [r3, #0]
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	4a07      	ldr	r2, [pc, #28]	; (80093ec <TIM_Base_SetConfig+0xb8>)
 80093d0:	4293      	cmp	r3, r2
 80093d2:	d103      	bne.n	80093dc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	691a      	ldr	r2, [r3, #16]
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	2201      	movs	r2, #1
 80093e0:	615a      	str	r2, [r3, #20]
}
 80093e2:	bf00      	nop
 80093e4:	3714      	adds	r7, #20
 80093e6:	46bd      	mov	sp, r7
 80093e8:	bc80      	pop	{r7}
 80093ea:	4770      	bx	lr
 80093ec:	40012c00 	.word	0x40012c00
 80093f0:	40000400 	.word	0x40000400
 80093f4:	40000800 	.word	0x40000800

080093f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80093f8:	b480      	push	{r7}
 80093fa:	b087      	sub	sp, #28
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
 8009400:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	6a1b      	ldr	r3, [r3, #32]
 8009406:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	6a1b      	ldr	r3, [r3, #32]
 800940c:	f023 0201 	bic.w	r2, r3, #1
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	685b      	ldr	r3, [r3, #4]
 8009418:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	699b      	ldr	r3, [r3, #24]
 800941e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009426:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	f023 0303 	bic.w	r3, r3, #3
 800942e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	68fa      	ldr	r2, [r7, #12]
 8009436:	4313      	orrs	r3, r2
 8009438:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800943a:	697b      	ldr	r3, [r7, #20]
 800943c:	f023 0302 	bic.w	r3, r3, #2
 8009440:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	689b      	ldr	r3, [r3, #8]
 8009446:	697a      	ldr	r2, [r7, #20]
 8009448:	4313      	orrs	r3, r2
 800944a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	4a1c      	ldr	r2, [pc, #112]	; (80094c0 <TIM_OC1_SetConfig+0xc8>)
 8009450:	4293      	cmp	r3, r2
 8009452:	d10c      	bne.n	800946e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009454:	697b      	ldr	r3, [r7, #20]
 8009456:	f023 0308 	bic.w	r3, r3, #8
 800945a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	68db      	ldr	r3, [r3, #12]
 8009460:	697a      	ldr	r2, [r7, #20]
 8009462:	4313      	orrs	r3, r2
 8009464:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009466:	697b      	ldr	r3, [r7, #20]
 8009468:	f023 0304 	bic.w	r3, r3, #4
 800946c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	4a13      	ldr	r2, [pc, #76]	; (80094c0 <TIM_OC1_SetConfig+0xc8>)
 8009472:	4293      	cmp	r3, r2
 8009474:	d111      	bne.n	800949a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009476:	693b      	ldr	r3, [r7, #16]
 8009478:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800947c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800947e:	693b      	ldr	r3, [r7, #16]
 8009480:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009484:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	695b      	ldr	r3, [r3, #20]
 800948a:	693a      	ldr	r2, [r7, #16]
 800948c:	4313      	orrs	r3, r2
 800948e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	699b      	ldr	r3, [r3, #24]
 8009494:	693a      	ldr	r2, [r7, #16]
 8009496:	4313      	orrs	r3, r2
 8009498:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	693a      	ldr	r2, [r7, #16]
 800949e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	68fa      	ldr	r2, [r7, #12]
 80094a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80094a6:	683b      	ldr	r3, [r7, #0]
 80094a8:	685a      	ldr	r2, [r3, #4]
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	697a      	ldr	r2, [r7, #20]
 80094b2:	621a      	str	r2, [r3, #32]
}
 80094b4:	bf00      	nop
 80094b6:	371c      	adds	r7, #28
 80094b8:	46bd      	mov	sp, r7
 80094ba:	bc80      	pop	{r7}
 80094bc:	4770      	bx	lr
 80094be:	bf00      	nop
 80094c0:	40012c00 	.word	0x40012c00

080094c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80094c4:	b480      	push	{r7}
 80094c6:	b087      	sub	sp, #28
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
 80094cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6a1b      	ldr	r3, [r3, #32]
 80094d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	6a1b      	ldr	r3, [r3, #32]
 80094d8:	f023 0210 	bic.w	r2, r3, #16
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	685b      	ldr	r3, [r3, #4]
 80094e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	699b      	ldr	r3, [r3, #24]
 80094ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80094f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80094fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80094fc:	683b      	ldr	r3, [r7, #0]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	021b      	lsls	r3, r3, #8
 8009502:	68fa      	ldr	r2, [r7, #12]
 8009504:	4313      	orrs	r3, r2
 8009506:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009508:	697b      	ldr	r3, [r7, #20]
 800950a:	f023 0320 	bic.w	r3, r3, #32
 800950e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	689b      	ldr	r3, [r3, #8]
 8009514:	011b      	lsls	r3, r3, #4
 8009516:	697a      	ldr	r2, [r7, #20]
 8009518:	4313      	orrs	r3, r2
 800951a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	4a1d      	ldr	r2, [pc, #116]	; (8009594 <TIM_OC2_SetConfig+0xd0>)
 8009520:	4293      	cmp	r3, r2
 8009522:	d10d      	bne.n	8009540 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009524:	697b      	ldr	r3, [r7, #20]
 8009526:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800952a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	68db      	ldr	r3, [r3, #12]
 8009530:	011b      	lsls	r3, r3, #4
 8009532:	697a      	ldr	r2, [r7, #20]
 8009534:	4313      	orrs	r3, r2
 8009536:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009538:	697b      	ldr	r3, [r7, #20]
 800953a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800953e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	4a14      	ldr	r2, [pc, #80]	; (8009594 <TIM_OC2_SetConfig+0xd0>)
 8009544:	4293      	cmp	r3, r2
 8009546:	d113      	bne.n	8009570 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009548:	693b      	ldr	r3, [r7, #16]
 800954a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800954e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009550:	693b      	ldr	r3, [r7, #16]
 8009552:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009556:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	695b      	ldr	r3, [r3, #20]
 800955c:	009b      	lsls	r3, r3, #2
 800955e:	693a      	ldr	r2, [r7, #16]
 8009560:	4313      	orrs	r3, r2
 8009562:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	699b      	ldr	r3, [r3, #24]
 8009568:	009b      	lsls	r3, r3, #2
 800956a:	693a      	ldr	r2, [r7, #16]
 800956c:	4313      	orrs	r3, r2
 800956e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	693a      	ldr	r2, [r7, #16]
 8009574:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	68fa      	ldr	r2, [r7, #12]
 800957a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	685a      	ldr	r2, [r3, #4]
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	697a      	ldr	r2, [r7, #20]
 8009588:	621a      	str	r2, [r3, #32]
}
 800958a:	bf00      	nop
 800958c:	371c      	adds	r7, #28
 800958e:	46bd      	mov	sp, r7
 8009590:	bc80      	pop	{r7}
 8009592:	4770      	bx	lr
 8009594:	40012c00 	.word	0x40012c00

08009598 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009598:	b480      	push	{r7}
 800959a:	b087      	sub	sp, #28
 800959c:	af00      	add	r7, sp, #0
 800959e:	6078      	str	r0, [r7, #4]
 80095a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	6a1b      	ldr	r3, [r3, #32]
 80095a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	6a1b      	ldr	r3, [r3, #32]
 80095ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	685b      	ldr	r3, [r3, #4]
 80095b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	69db      	ldr	r3, [r3, #28]
 80095be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80095c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	f023 0303 	bic.w	r3, r3, #3
 80095ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	68fa      	ldr	r2, [r7, #12]
 80095d6:	4313      	orrs	r3, r2
 80095d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80095da:	697b      	ldr	r3, [r7, #20]
 80095dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80095e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	689b      	ldr	r3, [r3, #8]
 80095e6:	021b      	lsls	r3, r3, #8
 80095e8:	697a      	ldr	r2, [r7, #20]
 80095ea:	4313      	orrs	r3, r2
 80095ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	4a1d      	ldr	r2, [pc, #116]	; (8009668 <TIM_OC3_SetConfig+0xd0>)
 80095f2:	4293      	cmp	r3, r2
 80095f4:	d10d      	bne.n	8009612 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80095f6:	697b      	ldr	r3, [r7, #20]
 80095f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80095fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	68db      	ldr	r3, [r3, #12]
 8009602:	021b      	lsls	r3, r3, #8
 8009604:	697a      	ldr	r2, [r7, #20]
 8009606:	4313      	orrs	r3, r2
 8009608:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800960a:	697b      	ldr	r3, [r7, #20]
 800960c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009610:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	4a14      	ldr	r2, [pc, #80]	; (8009668 <TIM_OC3_SetConfig+0xd0>)
 8009616:	4293      	cmp	r3, r2
 8009618:	d113      	bne.n	8009642 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800961a:	693b      	ldr	r3, [r7, #16]
 800961c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009620:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009622:	693b      	ldr	r3, [r7, #16]
 8009624:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009628:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800962a:	683b      	ldr	r3, [r7, #0]
 800962c:	695b      	ldr	r3, [r3, #20]
 800962e:	011b      	lsls	r3, r3, #4
 8009630:	693a      	ldr	r2, [r7, #16]
 8009632:	4313      	orrs	r3, r2
 8009634:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	699b      	ldr	r3, [r3, #24]
 800963a:	011b      	lsls	r3, r3, #4
 800963c:	693a      	ldr	r2, [r7, #16]
 800963e:	4313      	orrs	r3, r2
 8009640:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	693a      	ldr	r2, [r7, #16]
 8009646:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	68fa      	ldr	r2, [r7, #12]
 800964c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800964e:	683b      	ldr	r3, [r7, #0]
 8009650:	685a      	ldr	r2, [r3, #4]
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	697a      	ldr	r2, [r7, #20]
 800965a:	621a      	str	r2, [r3, #32]
}
 800965c:	bf00      	nop
 800965e:	371c      	adds	r7, #28
 8009660:	46bd      	mov	sp, r7
 8009662:	bc80      	pop	{r7}
 8009664:	4770      	bx	lr
 8009666:	bf00      	nop
 8009668:	40012c00 	.word	0x40012c00

0800966c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800966c:	b480      	push	{r7}
 800966e:	b087      	sub	sp, #28
 8009670:	af00      	add	r7, sp, #0
 8009672:	6078      	str	r0, [r7, #4]
 8009674:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6a1b      	ldr	r3, [r3, #32]
 800967a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	6a1b      	ldr	r3, [r3, #32]
 8009680:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	685b      	ldr	r3, [r3, #4]
 800968c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	69db      	ldr	r3, [r3, #28]
 8009692:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800969a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80096a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80096a4:	683b      	ldr	r3, [r7, #0]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	021b      	lsls	r3, r3, #8
 80096aa:	68fa      	ldr	r2, [r7, #12]
 80096ac:	4313      	orrs	r3, r2
 80096ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80096b0:	693b      	ldr	r3, [r7, #16]
 80096b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80096b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80096b8:	683b      	ldr	r3, [r7, #0]
 80096ba:	689b      	ldr	r3, [r3, #8]
 80096bc:	031b      	lsls	r3, r3, #12
 80096be:	693a      	ldr	r2, [r7, #16]
 80096c0:	4313      	orrs	r3, r2
 80096c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	4a0f      	ldr	r2, [pc, #60]	; (8009704 <TIM_OC4_SetConfig+0x98>)
 80096c8:	4293      	cmp	r3, r2
 80096ca:	d109      	bne.n	80096e0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80096cc:	697b      	ldr	r3, [r7, #20]
 80096ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80096d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	695b      	ldr	r3, [r3, #20]
 80096d8:	019b      	lsls	r3, r3, #6
 80096da:	697a      	ldr	r2, [r7, #20]
 80096dc:	4313      	orrs	r3, r2
 80096de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	697a      	ldr	r2, [r7, #20]
 80096e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	68fa      	ldr	r2, [r7, #12]
 80096ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	685a      	ldr	r2, [r3, #4]
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	693a      	ldr	r2, [r7, #16]
 80096f8:	621a      	str	r2, [r3, #32]
}
 80096fa:	bf00      	nop
 80096fc:	371c      	adds	r7, #28
 80096fe:	46bd      	mov	sp, r7
 8009700:	bc80      	pop	{r7}
 8009702:	4770      	bx	lr
 8009704:	40012c00 	.word	0x40012c00

08009708 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009708:	b480      	push	{r7}
 800970a:	b087      	sub	sp, #28
 800970c:	af00      	add	r7, sp, #0
 800970e:	60f8      	str	r0, [r7, #12]
 8009710:	60b9      	str	r1, [r7, #8]
 8009712:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	6a1b      	ldr	r3, [r3, #32]
 8009718:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	6a1b      	ldr	r3, [r3, #32]
 800971e:	f023 0201 	bic.w	r2, r3, #1
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	699b      	ldr	r3, [r3, #24]
 800972a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800972c:	693b      	ldr	r3, [r7, #16]
 800972e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009732:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	011b      	lsls	r3, r3, #4
 8009738:	693a      	ldr	r2, [r7, #16]
 800973a:	4313      	orrs	r3, r2
 800973c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800973e:	697b      	ldr	r3, [r7, #20]
 8009740:	f023 030a 	bic.w	r3, r3, #10
 8009744:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009746:	697a      	ldr	r2, [r7, #20]
 8009748:	68bb      	ldr	r3, [r7, #8]
 800974a:	4313      	orrs	r3, r2
 800974c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	693a      	ldr	r2, [r7, #16]
 8009752:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	697a      	ldr	r2, [r7, #20]
 8009758:	621a      	str	r2, [r3, #32]
}
 800975a:	bf00      	nop
 800975c:	371c      	adds	r7, #28
 800975e:	46bd      	mov	sp, r7
 8009760:	bc80      	pop	{r7}
 8009762:	4770      	bx	lr

08009764 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009764:	b480      	push	{r7}
 8009766:	b087      	sub	sp, #28
 8009768:	af00      	add	r7, sp, #0
 800976a:	60f8      	str	r0, [r7, #12]
 800976c:	60b9      	str	r1, [r7, #8]
 800976e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	6a1b      	ldr	r3, [r3, #32]
 8009774:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	6a1b      	ldr	r3, [r3, #32]
 800977a:	f023 0210 	bic.w	r2, r3, #16
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	699b      	ldr	r3, [r3, #24]
 8009786:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009788:	693b      	ldr	r3, [r7, #16]
 800978a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800978e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	031b      	lsls	r3, r3, #12
 8009794:	693a      	ldr	r2, [r7, #16]
 8009796:	4313      	orrs	r3, r2
 8009798:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800979a:	697b      	ldr	r3, [r7, #20]
 800979c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80097a0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80097a2:	68bb      	ldr	r3, [r7, #8]
 80097a4:	011b      	lsls	r3, r3, #4
 80097a6:	697a      	ldr	r2, [r7, #20]
 80097a8:	4313      	orrs	r3, r2
 80097aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	693a      	ldr	r2, [r7, #16]
 80097b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	697a      	ldr	r2, [r7, #20]
 80097b6:	621a      	str	r2, [r3, #32]
}
 80097b8:	bf00      	nop
 80097ba:	371c      	adds	r7, #28
 80097bc:	46bd      	mov	sp, r7
 80097be:	bc80      	pop	{r7}
 80097c0:	4770      	bx	lr

080097c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80097c2:	b480      	push	{r7}
 80097c4:	b085      	sub	sp, #20
 80097c6:	af00      	add	r7, sp, #0
 80097c8:	6078      	str	r0, [r7, #4]
 80097ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	689b      	ldr	r3, [r3, #8]
 80097d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80097da:	683a      	ldr	r2, [r7, #0]
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	4313      	orrs	r3, r2
 80097e0:	f043 0307 	orr.w	r3, r3, #7
 80097e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	68fa      	ldr	r2, [r7, #12]
 80097ea:	609a      	str	r2, [r3, #8]
}
 80097ec:	bf00      	nop
 80097ee:	3714      	adds	r7, #20
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bc80      	pop	{r7}
 80097f4:	4770      	bx	lr

080097f6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80097f6:	b480      	push	{r7}
 80097f8:	b087      	sub	sp, #28
 80097fa:	af00      	add	r7, sp, #0
 80097fc:	60f8      	str	r0, [r7, #12]
 80097fe:	60b9      	str	r1, [r7, #8]
 8009800:	607a      	str	r2, [r7, #4]
 8009802:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	689b      	ldr	r3, [r3, #8]
 8009808:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800980a:	697b      	ldr	r3, [r7, #20]
 800980c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009810:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	021a      	lsls	r2, r3, #8
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	431a      	orrs	r2, r3
 800981a:	68bb      	ldr	r3, [r7, #8]
 800981c:	4313      	orrs	r3, r2
 800981e:	697a      	ldr	r2, [r7, #20]
 8009820:	4313      	orrs	r3, r2
 8009822:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	697a      	ldr	r2, [r7, #20]
 8009828:	609a      	str	r2, [r3, #8]
}
 800982a:	bf00      	nop
 800982c:	371c      	adds	r7, #28
 800982e:	46bd      	mov	sp, r7
 8009830:	bc80      	pop	{r7}
 8009832:	4770      	bx	lr

08009834 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009834:	b480      	push	{r7}
 8009836:	b087      	sub	sp, #28
 8009838:	af00      	add	r7, sp, #0
 800983a:	60f8      	str	r0, [r7, #12]
 800983c:	60b9      	str	r1, [r7, #8]
 800983e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009840:	68bb      	ldr	r3, [r7, #8]
 8009842:	f003 031f 	and.w	r3, r3, #31
 8009846:	2201      	movs	r2, #1
 8009848:	fa02 f303 	lsl.w	r3, r2, r3
 800984c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	6a1a      	ldr	r2, [r3, #32]
 8009852:	697b      	ldr	r3, [r7, #20]
 8009854:	43db      	mvns	r3, r3
 8009856:	401a      	ands	r2, r3
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	6a1a      	ldr	r2, [r3, #32]
 8009860:	68bb      	ldr	r3, [r7, #8]
 8009862:	f003 031f 	and.w	r3, r3, #31
 8009866:	6879      	ldr	r1, [r7, #4]
 8009868:	fa01 f303 	lsl.w	r3, r1, r3
 800986c:	431a      	orrs	r2, r3
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	621a      	str	r2, [r3, #32]
}
 8009872:	bf00      	nop
 8009874:	371c      	adds	r7, #28
 8009876:	46bd      	mov	sp, r7
 8009878:	bc80      	pop	{r7}
 800987a:	4770      	bx	lr

0800987c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800987c:	b480      	push	{r7}
 800987e:	b085      	sub	sp, #20
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
 8009884:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800988c:	2b01      	cmp	r3, #1
 800988e:	d101      	bne.n	8009894 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009890:	2302      	movs	r3, #2
 8009892:	e046      	b.n	8009922 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2201      	movs	r2, #1
 8009898:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2202      	movs	r2, #2
 80098a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	685b      	ldr	r3, [r3, #4]
 80098aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	689b      	ldr	r3, [r3, #8]
 80098b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80098bc:	683b      	ldr	r3, [r7, #0]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	68fa      	ldr	r2, [r7, #12]
 80098c2:	4313      	orrs	r3, r2
 80098c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	68fa      	ldr	r2, [r7, #12]
 80098cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	4a16      	ldr	r2, [pc, #88]	; (800992c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80098d4:	4293      	cmp	r3, r2
 80098d6:	d00e      	beq.n	80098f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098e0:	d009      	beq.n	80098f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	4a12      	ldr	r2, [pc, #72]	; (8009930 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80098e8:	4293      	cmp	r3, r2
 80098ea:	d004      	beq.n	80098f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	4a10      	ldr	r2, [pc, #64]	; (8009934 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80098f2:	4293      	cmp	r3, r2
 80098f4:	d10c      	bne.n	8009910 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80098f6:	68bb      	ldr	r3, [r7, #8]
 80098f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80098fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	685b      	ldr	r3, [r3, #4]
 8009902:	68ba      	ldr	r2, [r7, #8]
 8009904:	4313      	orrs	r3, r2
 8009906:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	68ba      	ldr	r2, [r7, #8]
 800990e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2201      	movs	r2, #1
 8009914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	2200      	movs	r2, #0
 800991c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009920:	2300      	movs	r3, #0
}
 8009922:	4618      	mov	r0, r3
 8009924:	3714      	adds	r7, #20
 8009926:	46bd      	mov	sp, r7
 8009928:	bc80      	pop	{r7}
 800992a:	4770      	bx	lr
 800992c:	40012c00 	.word	0x40012c00
 8009930:	40000400 	.word	0x40000400
 8009934:	40000800 	.word	0x40000800

08009938 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009938:	b480      	push	{r7}
 800993a:	b085      	sub	sp, #20
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
 8009940:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009942:	2300      	movs	r3, #0
 8009944:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800994c:	2b01      	cmp	r3, #1
 800994e:	d101      	bne.n	8009954 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009950:	2302      	movs	r3, #2
 8009952:	e03d      	b.n	80099d0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2201      	movs	r2, #1
 8009958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009962:	683b      	ldr	r3, [r7, #0]
 8009964:	68db      	ldr	r3, [r3, #12]
 8009966:	4313      	orrs	r3, r2
 8009968:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009970:	683b      	ldr	r3, [r7, #0]
 8009972:	689b      	ldr	r3, [r3, #8]
 8009974:	4313      	orrs	r3, r2
 8009976:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	685b      	ldr	r3, [r3, #4]
 8009982:	4313      	orrs	r3, r2
 8009984:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800998c:	683b      	ldr	r3, [r7, #0]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	4313      	orrs	r3, r2
 8009992:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800999a:	683b      	ldr	r3, [r7, #0]
 800999c:	691b      	ldr	r3, [r3, #16]
 800999e:	4313      	orrs	r3, r2
 80099a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	695b      	ldr	r3, [r3, #20]
 80099ac:	4313      	orrs	r3, r2
 80099ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80099b6:	683b      	ldr	r3, [r7, #0]
 80099b8:	69db      	ldr	r3, [r3, #28]
 80099ba:	4313      	orrs	r3, r2
 80099bc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	68fa      	ldr	r2, [r7, #12]
 80099c4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	2200      	movs	r2, #0
 80099ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80099ce:	2300      	movs	r3, #0
}
 80099d0:	4618      	mov	r0, r3
 80099d2:	3714      	adds	r7, #20
 80099d4:	46bd      	mov	sp, r7
 80099d6:	bc80      	pop	{r7}
 80099d8:	4770      	bx	lr

080099da <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80099da:	b480      	push	{r7}
 80099dc:	b083      	sub	sp, #12
 80099de:	af00      	add	r7, sp, #0
 80099e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80099e2:	bf00      	nop
 80099e4:	370c      	adds	r7, #12
 80099e6:	46bd      	mov	sp, r7
 80099e8:	bc80      	pop	{r7}
 80099ea:	4770      	bx	lr

080099ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80099ec:	b480      	push	{r7}
 80099ee:	b083      	sub	sp, #12
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80099f4:	bf00      	nop
 80099f6:	370c      	adds	r7, #12
 80099f8:	46bd      	mov	sp, r7
 80099fa:	bc80      	pop	{r7}
 80099fc:	4770      	bx	lr

080099fe <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80099fe:	b580      	push	{r7, lr}
 8009a00:	b082      	sub	sp, #8
 8009a02:	af00      	add	r7, sp, #0
 8009a04:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d101      	bne.n	8009a10 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009a0c:	2301      	movs	r3, #1
 8009a0e:	e042      	b.n	8009a96 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009a16:	b2db      	uxtb	r3, r3
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d106      	bne.n	8009a2a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2200      	movs	r2, #0
 8009a20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009a24:	6878      	ldr	r0, [r7, #4]
 8009a26:	f7f9 fcfd 	bl	8003424 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	2224      	movs	r2, #36	; 0x24
 8009a2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	68da      	ldr	r2, [r3, #12]
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009a40:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009a42:	6878      	ldr	r0, [r7, #4]
 8009a44:	f000 fdc6 	bl	800a5d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	691a      	ldr	r2, [r3, #16]
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009a56:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	695a      	ldr	r2, [r3, #20]
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009a66:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	68da      	ldr	r2, [r3, #12]
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009a76:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	2220      	movs	r2, #32
 8009a82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	2220      	movs	r2, #32
 8009a8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2200      	movs	r2, #0
 8009a92:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8009a94:	2300      	movs	r3, #0
}
 8009a96:	4618      	mov	r0, r3
 8009a98:	3708      	adds	r7, #8
 8009a9a:	46bd      	mov	sp, r7
 8009a9c:	bd80      	pop	{r7, pc}

08009a9e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a9e:	b580      	push	{r7, lr}
 8009aa0:	b08a      	sub	sp, #40	; 0x28
 8009aa2:	af02      	add	r7, sp, #8
 8009aa4:	60f8      	str	r0, [r7, #12]
 8009aa6:	60b9      	str	r1, [r7, #8]
 8009aa8:	603b      	str	r3, [r7, #0]
 8009aaa:	4613      	mov	r3, r2
 8009aac:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009aae:	2300      	movs	r3, #0
 8009ab0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009ab8:	b2db      	uxtb	r3, r3
 8009aba:	2b20      	cmp	r3, #32
 8009abc:	d16d      	bne.n	8009b9a <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8009abe:	68bb      	ldr	r3, [r7, #8]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d002      	beq.n	8009aca <HAL_UART_Transmit+0x2c>
 8009ac4:	88fb      	ldrh	r3, [r7, #6]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d101      	bne.n	8009ace <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009aca:	2301      	movs	r3, #1
 8009acc:	e066      	b.n	8009b9c <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	2221      	movs	r2, #33	; 0x21
 8009ad8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009adc:	f7f9 feda 	bl	8003894 <HAL_GetTick>
 8009ae0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	88fa      	ldrh	r2, [r7, #6]
 8009ae6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	88fa      	ldrh	r2, [r7, #6]
 8009aec:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	689b      	ldr	r3, [r3, #8]
 8009af2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009af6:	d108      	bne.n	8009b0a <HAL_UART_Transmit+0x6c>
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	691b      	ldr	r3, [r3, #16]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d104      	bne.n	8009b0a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009b00:	2300      	movs	r3, #0
 8009b02:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009b04:	68bb      	ldr	r3, [r7, #8]
 8009b06:	61bb      	str	r3, [r7, #24]
 8009b08:	e003      	b.n	8009b12 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009b0a:	68bb      	ldr	r3, [r7, #8]
 8009b0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009b12:	e02a      	b.n	8009b6a <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009b14:	683b      	ldr	r3, [r7, #0]
 8009b16:	9300      	str	r3, [sp, #0]
 8009b18:	697b      	ldr	r3, [r7, #20]
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	2180      	movs	r1, #128	; 0x80
 8009b1e:	68f8      	ldr	r0, [r7, #12]
 8009b20:	f000 fb15 	bl	800a14e <UART_WaitOnFlagUntilTimeout>
 8009b24:	4603      	mov	r3, r0
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d001      	beq.n	8009b2e <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8009b2a:	2303      	movs	r3, #3
 8009b2c:	e036      	b.n	8009b9c <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8009b2e:	69fb      	ldr	r3, [r7, #28]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d10b      	bne.n	8009b4c <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009b34:	69bb      	ldr	r3, [r7, #24]
 8009b36:	881b      	ldrh	r3, [r3, #0]
 8009b38:	461a      	mov	r2, r3
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009b42:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009b44:	69bb      	ldr	r3, [r7, #24]
 8009b46:	3302      	adds	r3, #2
 8009b48:	61bb      	str	r3, [r7, #24]
 8009b4a:	e007      	b.n	8009b5c <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009b4c:	69fb      	ldr	r3, [r7, #28]
 8009b4e:	781a      	ldrb	r2, [r3, #0]
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009b56:	69fb      	ldr	r3, [r7, #28]
 8009b58:	3301      	adds	r3, #1
 8009b5a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009b60:	b29b      	uxth	r3, r3
 8009b62:	3b01      	subs	r3, #1
 8009b64:	b29a      	uxth	r2, r3
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009b6e:	b29b      	uxth	r3, r3
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d1cf      	bne.n	8009b14 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	9300      	str	r3, [sp, #0]
 8009b78:	697b      	ldr	r3, [r7, #20]
 8009b7a:	2200      	movs	r2, #0
 8009b7c:	2140      	movs	r1, #64	; 0x40
 8009b7e:	68f8      	ldr	r0, [r7, #12]
 8009b80:	f000 fae5 	bl	800a14e <UART_WaitOnFlagUntilTimeout>
 8009b84:	4603      	mov	r3, r0
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d001      	beq.n	8009b8e <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8009b8a:	2303      	movs	r3, #3
 8009b8c:	e006      	b.n	8009b9c <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	2220      	movs	r2, #32
 8009b92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8009b96:	2300      	movs	r3, #0
 8009b98:	e000      	b.n	8009b9c <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8009b9a:	2302      	movs	r3, #2
  }
}
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	3720      	adds	r7, #32
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	bd80      	pop	{r7, pc}

08009ba4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b084      	sub	sp, #16
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	60f8      	str	r0, [r7, #12]
 8009bac:	60b9      	str	r1, [r7, #8]
 8009bae:	4613      	mov	r3, r2
 8009bb0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009bb8:	b2db      	uxtb	r3, r3
 8009bba:	2b20      	cmp	r3, #32
 8009bbc:	d112      	bne.n	8009be4 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8009bbe:	68bb      	ldr	r3, [r7, #8]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d002      	beq.n	8009bca <HAL_UART_Receive_IT+0x26>
 8009bc4:	88fb      	ldrh	r3, [r7, #6]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d101      	bne.n	8009bce <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009bca:	2301      	movs	r3, #1
 8009bcc:	e00b      	b.n	8009be6 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009bd4:	88fb      	ldrh	r3, [r7, #6]
 8009bd6:	461a      	mov	r2, r3
 8009bd8:	68b9      	ldr	r1, [r7, #8]
 8009bda:	68f8      	ldr	r0, [r7, #12]
 8009bdc:	f000 fb25 	bl	800a22a <UART_Start_Receive_IT>
 8009be0:	4603      	mov	r3, r0
 8009be2:	e000      	b.n	8009be6 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8009be4:	2302      	movs	r3, #2
  }
}
 8009be6:	4618      	mov	r0, r3
 8009be8:	3710      	adds	r7, #16
 8009bea:	46bd      	mov	sp, r7
 8009bec:	bd80      	pop	{r7, pc}
	...

08009bf0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b0ba      	sub	sp, #232	; 0xe8
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	68db      	ldr	r3, [r3, #12]
 8009c08:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	695b      	ldr	r3, [r3, #20]
 8009c12:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8009c16:	2300      	movs	r3, #0
 8009c18:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009c22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c26:	f003 030f 	and.w	r3, r3, #15
 8009c2a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8009c2e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d10f      	bne.n	8009c56 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009c36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c3a:	f003 0320 	and.w	r3, r3, #32
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d009      	beq.n	8009c56 <HAL_UART_IRQHandler+0x66>
 8009c42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c46:	f003 0320 	and.w	r3, r3, #32
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d003      	beq.n	8009c56 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009c4e:	6878      	ldr	r0, [r7, #4]
 8009c50:	f000 fc01 	bl	800a456 <UART_Receive_IT>
      return;
 8009c54:	e25b      	b.n	800a10e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009c56:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	f000 80de 	beq.w	8009e1c <HAL_UART_IRQHandler+0x22c>
 8009c60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009c64:	f003 0301 	and.w	r3, r3, #1
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d106      	bne.n	8009c7a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009c6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c70:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	f000 80d1 	beq.w	8009e1c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009c7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c7e:	f003 0301 	and.w	r3, r3, #1
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d00b      	beq.n	8009c9e <HAL_UART_IRQHandler+0xae>
 8009c86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d005      	beq.n	8009c9e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c96:	f043 0201 	orr.w	r2, r3, #1
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009c9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ca2:	f003 0304 	and.w	r3, r3, #4
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d00b      	beq.n	8009cc2 <HAL_UART_IRQHandler+0xd2>
 8009caa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009cae:	f003 0301 	and.w	r3, r3, #1
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d005      	beq.n	8009cc2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009cba:	f043 0202 	orr.w	r2, r3, #2
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009cc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009cc6:	f003 0302 	and.w	r3, r3, #2
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d00b      	beq.n	8009ce6 <HAL_UART_IRQHandler+0xf6>
 8009cce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009cd2:	f003 0301 	and.w	r3, r3, #1
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d005      	beq.n	8009ce6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009cde:	f043 0204 	orr.w	r2, r3, #4
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009ce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009cea:	f003 0308 	and.w	r3, r3, #8
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d011      	beq.n	8009d16 <HAL_UART_IRQHandler+0x126>
 8009cf2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009cf6:	f003 0320 	and.w	r3, r3, #32
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d105      	bne.n	8009d0a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009cfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009d02:	f003 0301 	and.w	r3, r3, #1
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d005      	beq.n	8009d16 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d0e:	f043 0208 	orr.w	r2, r3, #8
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	f000 81f2 	beq.w	800a104 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009d20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d24:	f003 0320 	and.w	r3, r3, #32
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d008      	beq.n	8009d3e <HAL_UART_IRQHandler+0x14e>
 8009d2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009d30:	f003 0320 	and.w	r3, r3, #32
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d002      	beq.n	8009d3e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009d38:	6878      	ldr	r0, [r7, #4]
 8009d3a:	f000 fb8c 	bl	800a456 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	695b      	ldr	r3, [r3, #20]
 8009d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	bf14      	ite	ne
 8009d4c:	2301      	movne	r3, #1
 8009d4e:	2300      	moveq	r3, #0
 8009d50:	b2db      	uxtb	r3, r3
 8009d52:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d5a:	f003 0308 	and.w	r3, r3, #8
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d103      	bne.n	8009d6a <HAL_UART_IRQHandler+0x17a>
 8009d62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d04f      	beq.n	8009e0a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009d6a:	6878      	ldr	r0, [r7, #4]
 8009d6c:	f000 fa96 	bl	800a29c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	695b      	ldr	r3, [r3, #20]
 8009d76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d041      	beq.n	8009e02 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	3314      	adds	r3, #20
 8009d84:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d88:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009d8c:	e853 3f00 	ldrex	r3, [r3]
 8009d90:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009d94:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009d98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	3314      	adds	r3, #20
 8009da6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009daa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009dae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009db2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009db6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009dba:	e841 2300 	strex	r3, r2, [r1]
 8009dbe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009dc2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d1d9      	bne.n	8009d7e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d013      	beq.n	8009dfa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009dd6:	4a7e      	ldr	r2, [pc, #504]	; (8009fd0 <HAL_UART_IRQHandler+0x3e0>)
 8009dd8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009dde:	4618      	mov	r0, r3
 8009de0:	f7fa fb7e 	bl	80044e0 <HAL_DMA_Abort_IT>
 8009de4:	4603      	mov	r3, r0
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d016      	beq.n	8009e18 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009dee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009df0:	687a      	ldr	r2, [r7, #4]
 8009df2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009df4:	4610      	mov	r0, r2
 8009df6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009df8:	e00e      	b.n	8009e18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009dfa:	6878      	ldr	r0, [r7, #4]
 8009dfc:	f000 f993 	bl	800a126 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e00:	e00a      	b.n	8009e18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009e02:	6878      	ldr	r0, [r7, #4]
 8009e04:	f000 f98f 	bl	800a126 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e08:	e006      	b.n	8009e18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009e0a:	6878      	ldr	r0, [r7, #4]
 8009e0c:	f000 f98b 	bl	800a126 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2200      	movs	r2, #0
 8009e14:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8009e16:	e175      	b.n	800a104 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e18:	bf00      	nop
    return;
 8009e1a:	e173      	b.n	800a104 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e20:	2b01      	cmp	r3, #1
 8009e22:	f040 814f 	bne.w	800a0c4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009e26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e2a:	f003 0310 	and.w	r3, r3, #16
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	f000 8148 	beq.w	800a0c4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009e34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009e38:	f003 0310 	and.w	r3, r3, #16
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	f000 8141 	beq.w	800a0c4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009e42:	2300      	movs	r3, #0
 8009e44:	60bb      	str	r3, [r7, #8]
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	60bb      	str	r3, [r7, #8]
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	685b      	ldr	r3, [r3, #4]
 8009e54:	60bb      	str	r3, [r7, #8]
 8009e56:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	695b      	ldr	r3, [r3, #20]
 8009e5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	f000 80b6 	beq.w	8009fd4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	685b      	ldr	r3, [r3, #4]
 8009e70:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009e74:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	f000 8145 	beq.w	800a108 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009e82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009e86:	429a      	cmp	r2, r3
 8009e88:	f080 813e 	bcs.w	800a108 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009e92:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e98:	699b      	ldr	r3, [r3, #24]
 8009e9a:	2b20      	cmp	r3, #32
 8009e9c:	f000 8088 	beq.w	8009fb0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	330c      	adds	r3, #12
 8009ea6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eaa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009eae:	e853 3f00 	ldrex	r3, [r3]
 8009eb2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009eb6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009eba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009ebe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	330c      	adds	r3, #12
 8009ec8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009ecc:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009ed0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ed4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009ed8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009edc:	e841 2300 	strex	r3, r2, [r1]
 8009ee0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009ee4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d1d9      	bne.n	8009ea0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	3314      	adds	r3, #20
 8009ef2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ef4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009ef6:	e853 3f00 	ldrex	r3, [r3]
 8009efa:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009efc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009efe:	f023 0301 	bic.w	r3, r3, #1
 8009f02:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	3314      	adds	r3, #20
 8009f0c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009f10:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009f14:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f16:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009f18:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009f1c:	e841 2300 	strex	r3, r2, [r1]
 8009f20:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009f22:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d1e1      	bne.n	8009eec <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	3314      	adds	r3, #20
 8009f2e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f30:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009f32:	e853 3f00 	ldrex	r3, [r3]
 8009f36:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009f38:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009f3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009f3e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	3314      	adds	r3, #20
 8009f48:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009f4c:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009f4e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f50:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009f52:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009f54:	e841 2300 	strex	r3, r2, [r1]
 8009f58:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009f5a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d1e3      	bne.n	8009f28 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	2220      	movs	r2, #32
 8009f64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	330c      	adds	r3, #12
 8009f74:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f78:	e853 3f00 	ldrex	r3, [r3]
 8009f7c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009f7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009f80:	f023 0310 	bic.w	r3, r3, #16
 8009f84:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	330c      	adds	r3, #12
 8009f8e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009f92:	65ba      	str	r2, [r7, #88]	; 0x58
 8009f94:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f96:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009f98:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009f9a:	e841 2300 	strex	r3, r2, [r1]
 8009f9e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009fa0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d1e3      	bne.n	8009f6e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009faa:	4618      	mov	r0, r3
 8009fac:	f7fa fa5c 	bl	8004468 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	2202      	movs	r2, #2
 8009fb4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009fbe:	b29b      	uxth	r3, r3
 8009fc0:	1ad3      	subs	r3, r2, r3
 8009fc2:	b29b      	uxth	r3, r3
 8009fc4:	4619      	mov	r1, r3
 8009fc6:	6878      	ldr	r0, [r7, #4]
 8009fc8:	f000 f8b6 	bl	800a138 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009fcc:	e09c      	b.n	800a108 <HAL_UART_IRQHandler+0x518>
 8009fce:	bf00      	nop
 8009fd0:	0800a361 	.word	0x0800a361
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009fdc:	b29b      	uxth	r3, r3
 8009fde:	1ad3      	subs	r3, r2, r3
 8009fe0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009fe8:	b29b      	uxth	r3, r3
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	f000 808e 	beq.w	800a10c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8009ff0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	f000 8089 	beq.w	800a10c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	330c      	adds	r3, #12
 800a000:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a004:	e853 3f00 	ldrex	r3, [r3]
 800a008:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a00a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a00c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a010:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	330c      	adds	r3, #12
 800a01a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a01e:	647a      	str	r2, [r7, #68]	; 0x44
 800a020:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a022:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a024:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a026:	e841 2300 	strex	r3, r2, [r1]
 800a02a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a02c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d1e3      	bne.n	8009ffa <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	3314      	adds	r3, #20
 800a038:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a03a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a03c:	e853 3f00 	ldrex	r3, [r3]
 800a040:	623b      	str	r3, [r7, #32]
   return(result);
 800a042:	6a3b      	ldr	r3, [r7, #32]
 800a044:	f023 0301 	bic.w	r3, r3, #1
 800a048:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	3314      	adds	r3, #20
 800a052:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a056:	633a      	str	r2, [r7, #48]	; 0x30
 800a058:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a05a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a05c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a05e:	e841 2300 	strex	r3, r2, [r1]
 800a062:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a066:	2b00      	cmp	r3, #0
 800a068:	d1e3      	bne.n	800a032 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	2220      	movs	r2, #32
 800a06e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	2200      	movs	r2, #0
 800a076:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	330c      	adds	r3, #12
 800a07e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a080:	693b      	ldr	r3, [r7, #16]
 800a082:	e853 3f00 	ldrex	r3, [r3]
 800a086:	60fb      	str	r3, [r7, #12]
   return(result);
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	f023 0310 	bic.w	r3, r3, #16
 800a08e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	330c      	adds	r3, #12
 800a098:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a09c:	61fa      	str	r2, [r7, #28]
 800a09e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0a0:	69b9      	ldr	r1, [r7, #24]
 800a0a2:	69fa      	ldr	r2, [r7, #28]
 800a0a4:	e841 2300 	strex	r3, r2, [r1]
 800a0a8:	617b      	str	r3, [r7, #20]
   return(result);
 800a0aa:	697b      	ldr	r3, [r7, #20]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d1e3      	bne.n	800a078 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2202      	movs	r2, #2
 800a0b4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a0b6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a0ba:	4619      	mov	r1, r3
 800a0bc:	6878      	ldr	r0, [r7, #4]
 800a0be:	f000 f83b 	bl	800a138 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a0c2:	e023      	b.n	800a10c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a0c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d009      	beq.n	800a0e4 <HAL_UART_IRQHandler+0x4f4>
 800a0d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a0d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d003      	beq.n	800a0e4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800a0dc:	6878      	ldr	r0, [r7, #4]
 800a0de:	f000 f953 	bl	800a388 <UART_Transmit_IT>
    return;
 800a0e2:	e014      	b.n	800a10e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a0e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d00e      	beq.n	800a10e <HAL_UART_IRQHandler+0x51e>
 800a0f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a0f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d008      	beq.n	800a10e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800a0fc:	6878      	ldr	r0, [r7, #4]
 800a0fe:	f000 f992 	bl	800a426 <UART_EndTransmit_IT>
    return;
 800a102:	e004      	b.n	800a10e <HAL_UART_IRQHandler+0x51e>
    return;
 800a104:	bf00      	nop
 800a106:	e002      	b.n	800a10e <HAL_UART_IRQHandler+0x51e>
      return;
 800a108:	bf00      	nop
 800a10a:	e000      	b.n	800a10e <HAL_UART_IRQHandler+0x51e>
      return;
 800a10c:	bf00      	nop
  }
}
 800a10e:	37e8      	adds	r7, #232	; 0xe8
 800a110:	46bd      	mov	sp, r7
 800a112:	bd80      	pop	{r7, pc}

0800a114 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a114:	b480      	push	{r7}
 800a116:	b083      	sub	sp, #12
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a11c:	bf00      	nop
 800a11e:	370c      	adds	r7, #12
 800a120:	46bd      	mov	sp, r7
 800a122:	bc80      	pop	{r7}
 800a124:	4770      	bx	lr

0800a126 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a126:	b480      	push	{r7}
 800a128:	b083      	sub	sp, #12
 800a12a:	af00      	add	r7, sp, #0
 800a12c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a12e:	bf00      	nop
 800a130:	370c      	adds	r7, #12
 800a132:	46bd      	mov	sp, r7
 800a134:	bc80      	pop	{r7}
 800a136:	4770      	bx	lr

0800a138 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a138:	b480      	push	{r7}
 800a13a:	b083      	sub	sp, #12
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
 800a140:	460b      	mov	r3, r1
 800a142:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a144:	bf00      	nop
 800a146:	370c      	adds	r7, #12
 800a148:	46bd      	mov	sp, r7
 800a14a:	bc80      	pop	{r7}
 800a14c:	4770      	bx	lr

0800a14e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a14e:	b580      	push	{r7, lr}
 800a150:	b090      	sub	sp, #64	; 0x40
 800a152:	af00      	add	r7, sp, #0
 800a154:	60f8      	str	r0, [r7, #12]
 800a156:	60b9      	str	r1, [r7, #8]
 800a158:	603b      	str	r3, [r7, #0]
 800a15a:	4613      	mov	r3, r2
 800a15c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a15e:	e050      	b.n	800a202 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a160:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a162:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a166:	d04c      	beq.n	800a202 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a168:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d007      	beq.n	800a17e <UART_WaitOnFlagUntilTimeout+0x30>
 800a16e:	f7f9 fb91 	bl	8003894 <HAL_GetTick>
 800a172:	4602      	mov	r2, r0
 800a174:	683b      	ldr	r3, [r7, #0]
 800a176:	1ad3      	subs	r3, r2, r3
 800a178:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a17a:	429a      	cmp	r2, r3
 800a17c:	d241      	bcs.n	800a202 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	330c      	adds	r3, #12
 800a184:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a186:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a188:	e853 3f00 	ldrex	r3, [r3]
 800a18c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a18e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a190:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a194:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	330c      	adds	r3, #12
 800a19c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a19e:	637a      	str	r2, [r7, #52]	; 0x34
 800a1a0:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1a2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a1a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a1a6:	e841 2300 	strex	r3, r2, [r1]
 800a1aa:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a1ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d1e5      	bne.n	800a17e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	3314      	adds	r3, #20
 800a1b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ba:	697b      	ldr	r3, [r7, #20]
 800a1bc:	e853 3f00 	ldrex	r3, [r3]
 800a1c0:	613b      	str	r3, [r7, #16]
   return(result);
 800a1c2:	693b      	ldr	r3, [r7, #16]
 800a1c4:	f023 0301 	bic.w	r3, r3, #1
 800a1c8:	63bb      	str	r3, [r7, #56]	; 0x38
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	3314      	adds	r3, #20
 800a1d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a1d2:	623a      	str	r2, [r7, #32]
 800a1d4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1d6:	69f9      	ldr	r1, [r7, #28]
 800a1d8:	6a3a      	ldr	r2, [r7, #32]
 800a1da:	e841 2300 	strex	r3, r2, [r1]
 800a1de:	61bb      	str	r3, [r7, #24]
   return(result);
 800a1e0:	69bb      	ldr	r3, [r7, #24]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d1e5      	bne.n	800a1b2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	2220      	movs	r2, #32
 800a1ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	2220      	movs	r2, #32
 800a1f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800a1fe:	2303      	movs	r3, #3
 800a200:	e00f      	b.n	800a222 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	681a      	ldr	r2, [r3, #0]
 800a208:	68bb      	ldr	r3, [r7, #8]
 800a20a:	4013      	ands	r3, r2
 800a20c:	68ba      	ldr	r2, [r7, #8]
 800a20e:	429a      	cmp	r2, r3
 800a210:	bf0c      	ite	eq
 800a212:	2301      	moveq	r3, #1
 800a214:	2300      	movne	r3, #0
 800a216:	b2db      	uxtb	r3, r3
 800a218:	461a      	mov	r2, r3
 800a21a:	79fb      	ldrb	r3, [r7, #7]
 800a21c:	429a      	cmp	r2, r3
 800a21e:	d09f      	beq.n	800a160 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a220:	2300      	movs	r3, #0
}
 800a222:	4618      	mov	r0, r3
 800a224:	3740      	adds	r7, #64	; 0x40
 800a226:	46bd      	mov	sp, r7
 800a228:	bd80      	pop	{r7, pc}

0800a22a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a22a:	b480      	push	{r7}
 800a22c:	b085      	sub	sp, #20
 800a22e:	af00      	add	r7, sp, #0
 800a230:	60f8      	str	r0, [r7, #12]
 800a232:	60b9      	str	r1, [r7, #8]
 800a234:	4613      	mov	r3, r2
 800a236:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	68ba      	ldr	r2, [r7, #8]
 800a23c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	88fa      	ldrh	r2, [r7, #6]
 800a242:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	88fa      	ldrh	r2, [r7, #6]
 800a248:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	2200      	movs	r2, #0
 800a24e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	2222      	movs	r2, #34	; 0x22
 800a254:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	691b      	ldr	r3, [r3, #16]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d007      	beq.n	800a270 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	68da      	ldr	r2, [r3, #12]
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a26e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	695a      	ldr	r2, [r3, #20]
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	f042 0201 	orr.w	r2, r2, #1
 800a27e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	68da      	ldr	r2, [r3, #12]
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	f042 0220 	orr.w	r2, r2, #32
 800a28e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a290:	2300      	movs	r3, #0
}
 800a292:	4618      	mov	r0, r3
 800a294:	3714      	adds	r7, #20
 800a296:	46bd      	mov	sp, r7
 800a298:	bc80      	pop	{r7}
 800a29a:	4770      	bx	lr

0800a29c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a29c:	b480      	push	{r7}
 800a29e:	b095      	sub	sp, #84	; 0x54
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	330c      	adds	r3, #12
 800a2aa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a2ae:	e853 3f00 	ldrex	r3, [r3]
 800a2b2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a2b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2b6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a2ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	330c      	adds	r3, #12
 800a2c2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a2c4:	643a      	str	r2, [r7, #64]	; 0x40
 800a2c6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2c8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a2ca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a2cc:	e841 2300 	strex	r3, r2, [r1]
 800a2d0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a2d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d1e5      	bne.n	800a2a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	3314      	adds	r3, #20
 800a2de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2e0:	6a3b      	ldr	r3, [r7, #32]
 800a2e2:	e853 3f00 	ldrex	r3, [r3]
 800a2e6:	61fb      	str	r3, [r7, #28]
   return(result);
 800a2e8:	69fb      	ldr	r3, [r7, #28]
 800a2ea:	f023 0301 	bic.w	r3, r3, #1
 800a2ee:	64bb      	str	r3, [r7, #72]	; 0x48
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	3314      	adds	r3, #20
 800a2f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a2f8:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a2fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a2fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a300:	e841 2300 	strex	r3, r2, [r1]
 800a304:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d1e5      	bne.n	800a2d8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a310:	2b01      	cmp	r3, #1
 800a312:	d119      	bne.n	800a348 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	330c      	adds	r3, #12
 800a31a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	e853 3f00 	ldrex	r3, [r3]
 800a322:	60bb      	str	r3, [r7, #8]
   return(result);
 800a324:	68bb      	ldr	r3, [r7, #8]
 800a326:	f023 0310 	bic.w	r3, r3, #16
 800a32a:	647b      	str	r3, [r7, #68]	; 0x44
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	330c      	adds	r3, #12
 800a332:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a334:	61ba      	str	r2, [r7, #24]
 800a336:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a338:	6979      	ldr	r1, [r7, #20]
 800a33a:	69ba      	ldr	r2, [r7, #24]
 800a33c:	e841 2300 	strex	r3, r2, [r1]
 800a340:	613b      	str	r3, [r7, #16]
   return(result);
 800a342:	693b      	ldr	r3, [r7, #16]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d1e5      	bne.n	800a314 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	2220      	movs	r2, #32
 800a34c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	2200      	movs	r2, #0
 800a354:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a356:	bf00      	nop
 800a358:	3754      	adds	r7, #84	; 0x54
 800a35a:	46bd      	mov	sp, r7
 800a35c:	bc80      	pop	{r7}
 800a35e:	4770      	bx	lr

0800a360 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b084      	sub	sp, #16
 800a364:	af00      	add	r7, sp, #0
 800a366:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a36c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	2200      	movs	r2, #0
 800a372:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	2200      	movs	r2, #0
 800a378:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a37a:	68f8      	ldr	r0, [r7, #12]
 800a37c:	f7ff fed3 	bl	800a126 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a380:	bf00      	nop
 800a382:	3710      	adds	r7, #16
 800a384:	46bd      	mov	sp, r7
 800a386:	bd80      	pop	{r7, pc}

0800a388 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a388:	b480      	push	{r7}
 800a38a:	b085      	sub	sp, #20
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a396:	b2db      	uxtb	r3, r3
 800a398:	2b21      	cmp	r3, #33	; 0x21
 800a39a:	d13e      	bne.n	800a41a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	689b      	ldr	r3, [r3, #8]
 800a3a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a3a4:	d114      	bne.n	800a3d0 <UART_Transmit_IT+0x48>
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	691b      	ldr	r3, [r3, #16]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d110      	bne.n	800a3d0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	6a1b      	ldr	r3, [r3, #32]
 800a3b2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	881b      	ldrh	r3, [r3, #0]
 800a3b8:	461a      	mov	r2, r3
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a3c2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	6a1b      	ldr	r3, [r3, #32]
 800a3c8:	1c9a      	adds	r2, r3, #2
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	621a      	str	r2, [r3, #32]
 800a3ce:	e008      	b.n	800a3e2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	6a1b      	ldr	r3, [r3, #32]
 800a3d4:	1c59      	adds	r1, r3, #1
 800a3d6:	687a      	ldr	r2, [r7, #4]
 800a3d8:	6211      	str	r1, [r2, #32]
 800a3da:	781a      	ldrb	r2, [r3, #0]
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a3e6:	b29b      	uxth	r3, r3
 800a3e8:	3b01      	subs	r3, #1
 800a3ea:	b29b      	uxth	r3, r3
 800a3ec:	687a      	ldr	r2, [r7, #4]
 800a3ee:	4619      	mov	r1, r3
 800a3f0:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d10f      	bne.n	800a416 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	68da      	ldr	r2, [r3, #12]
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a404:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	68da      	ldr	r2, [r3, #12]
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a414:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a416:	2300      	movs	r3, #0
 800a418:	e000      	b.n	800a41c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a41a:	2302      	movs	r3, #2
  }
}
 800a41c:	4618      	mov	r0, r3
 800a41e:	3714      	adds	r7, #20
 800a420:	46bd      	mov	sp, r7
 800a422:	bc80      	pop	{r7}
 800a424:	4770      	bx	lr

0800a426 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a426:	b580      	push	{r7, lr}
 800a428:	b082      	sub	sp, #8
 800a42a:	af00      	add	r7, sp, #0
 800a42c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	68da      	ldr	r2, [r3, #12]
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a43c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2220      	movs	r2, #32
 800a442:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a446:	6878      	ldr	r0, [r7, #4]
 800a448:	f7ff fe64 	bl	800a114 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a44c:	2300      	movs	r3, #0
}
 800a44e:	4618      	mov	r0, r3
 800a450:	3708      	adds	r7, #8
 800a452:	46bd      	mov	sp, r7
 800a454:	bd80      	pop	{r7, pc}

0800a456 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a456:	b580      	push	{r7, lr}
 800a458:	b08c      	sub	sp, #48	; 0x30
 800a45a:	af00      	add	r7, sp, #0
 800a45c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a464:	b2db      	uxtb	r3, r3
 800a466:	2b22      	cmp	r3, #34	; 0x22
 800a468:	f040 80ae 	bne.w	800a5c8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	689b      	ldr	r3, [r3, #8]
 800a470:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a474:	d117      	bne.n	800a4a6 <UART_Receive_IT+0x50>
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	691b      	ldr	r3, [r3, #16]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d113      	bne.n	800a4a6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a47e:	2300      	movs	r3, #0
 800a480:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a486:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	685b      	ldr	r3, [r3, #4]
 800a48e:	b29b      	uxth	r3, r3
 800a490:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a494:	b29a      	uxth	r2, r3
 800a496:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a498:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a49e:	1c9a      	adds	r2, r3, #2
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	629a      	str	r2, [r3, #40]	; 0x28
 800a4a4:	e026      	b.n	800a4f4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	689b      	ldr	r3, [r3, #8]
 800a4b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a4b8:	d007      	beq.n	800a4ca <UART_Receive_IT+0x74>
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	689b      	ldr	r3, [r3, #8]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d10a      	bne.n	800a4d8 <UART_Receive_IT+0x82>
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	691b      	ldr	r3, [r3, #16]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d106      	bne.n	800a4d8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	685b      	ldr	r3, [r3, #4]
 800a4d0:	b2da      	uxtb	r2, r3
 800a4d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4d4:	701a      	strb	r2, [r3, #0]
 800a4d6:	e008      	b.n	800a4ea <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	685b      	ldr	r3, [r3, #4]
 800a4de:	b2db      	uxtb	r3, r3
 800a4e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a4e4:	b2da      	uxtb	r2, r3
 800a4e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4e8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4ee:	1c5a      	adds	r2, r3, #1
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a4f8:	b29b      	uxth	r3, r3
 800a4fa:	3b01      	subs	r3, #1
 800a4fc:	b29b      	uxth	r3, r3
 800a4fe:	687a      	ldr	r2, [r7, #4]
 800a500:	4619      	mov	r1, r3
 800a502:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a504:	2b00      	cmp	r3, #0
 800a506:	d15d      	bne.n	800a5c4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	68da      	ldr	r2, [r3, #12]
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	f022 0220 	bic.w	r2, r2, #32
 800a516:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	68da      	ldr	r2, [r3, #12]
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a526:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	695a      	ldr	r2, [r3, #20]
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	f022 0201 	bic.w	r2, r2, #1
 800a536:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2220      	movs	r2, #32
 800a53c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	2200      	movs	r2, #0
 800a544:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a54a:	2b01      	cmp	r3, #1
 800a54c:	d135      	bne.n	800a5ba <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	2200      	movs	r2, #0
 800a552:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	330c      	adds	r3, #12
 800a55a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a55c:	697b      	ldr	r3, [r7, #20]
 800a55e:	e853 3f00 	ldrex	r3, [r3]
 800a562:	613b      	str	r3, [r7, #16]
   return(result);
 800a564:	693b      	ldr	r3, [r7, #16]
 800a566:	f023 0310 	bic.w	r3, r3, #16
 800a56a:	627b      	str	r3, [r7, #36]	; 0x24
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	330c      	adds	r3, #12
 800a572:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a574:	623a      	str	r2, [r7, #32]
 800a576:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a578:	69f9      	ldr	r1, [r7, #28]
 800a57a:	6a3a      	ldr	r2, [r7, #32]
 800a57c:	e841 2300 	strex	r3, r2, [r1]
 800a580:	61bb      	str	r3, [r7, #24]
   return(result);
 800a582:	69bb      	ldr	r3, [r7, #24]
 800a584:	2b00      	cmp	r3, #0
 800a586:	d1e5      	bne.n	800a554 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	f003 0310 	and.w	r3, r3, #16
 800a592:	2b10      	cmp	r3, #16
 800a594:	d10a      	bne.n	800a5ac <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a596:	2300      	movs	r3, #0
 800a598:	60fb      	str	r3, [r7, #12]
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	60fb      	str	r3, [r7, #12]
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	685b      	ldr	r3, [r3, #4]
 800a5a8:	60fb      	str	r3, [r7, #12]
 800a5aa:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a5b0:	4619      	mov	r1, r3
 800a5b2:	6878      	ldr	r0, [r7, #4]
 800a5b4:	f7ff fdc0 	bl	800a138 <HAL_UARTEx_RxEventCallback>
 800a5b8:	e002      	b.n	800a5c0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a5ba:	6878      	ldr	r0, [r7, #4]
 800a5bc:	f7f7 fcd8 	bl	8001f70 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	e002      	b.n	800a5ca <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	e000      	b.n	800a5ca <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a5c8:	2302      	movs	r3, #2
  }
}
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	3730      	adds	r7, #48	; 0x30
 800a5ce:	46bd      	mov	sp, r7
 800a5d0:	bd80      	pop	{r7, pc}
	...

0800a5d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b084      	sub	sp, #16
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	691b      	ldr	r3, [r3, #16]
 800a5e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	68da      	ldr	r2, [r3, #12]
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	430a      	orrs	r2, r1
 800a5f0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	689a      	ldr	r2, [r3, #8]
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	691b      	ldr	r3, [r3, #16]
 800a5fa:	431a      	orrs	r2, r3
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	695b      	ldr	r3, [r3, #20]
 800a600:	4313      	orrs	r3, r2
 800a602:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	68db      	ldr	r3, [r3, #12]
 800a60a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800a60e:	f023 030c 	bic.w	r3, r3, #12
 800a612:	687a      	ldr	r2, [r7, #4]
 800a614:	6812      	ldr	r2, [r2, #0]
 800a616:	68b9      	ldr	r1, [r7, #8]
 800a618:	430b      	orrs	r3, r1
 800a61a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	695b      	ldr	r3, [r3, #20]
 800a622:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	699a      	ldr	r2, [r3, #24]
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	430a      	orrs	r2, r1
 800a630:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	4a2c      	ldr	r2, [pc, #176]	; (800a6e8 <UART_SetConfig+0x114>)
 800a638:	4293      	cmp	r3, r2
 800a63a:	d103      	bne.n	800a644 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800a63c:	f7fd fd18 	bl	8008070 <HAL_RCC_GetPCLK2Freq>
 800a640:	60f8      	str	r0, [r7, #12]
 800a642:	e002      	b.n	800a64a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800a644:	f7fd fd00 	bl	8008048 <HAL_RCC_GetPCLK1Freq>
 800a648:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a64a:	68fa      	ldr	r2, [r7, #12]
 800a64c:	4613      	mov	r3, r2
 800a64e:	009b      	lsls	r3, r3, #2
 800a650:	4413      	add	r3, r2
 800a652:	009a      	lsls	r2, r3, #2
 800a654:	441a      	add	r2, r3
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	685b      	ldr	r3, [r3, #4]
 800a65a:	009b      	lsls	r3, r3, #2
 800a65c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a660:	4a22      	ldr	r2, [pc, #136]	; (800a6ec <UART_SetConfig+0x118>)
 800a662:	fba2 2303 	umull	r2, r3, r2, r3
 800a666:	095b      	lsrs	r3, r3, #5
 800a668:	0119      	lsls	r1, r3, #4
 800a66a:	68fa      	ldr	r2, [r7, #12]
 800a66c:	4613      	mov	r3, r2
 800a66e:	009b      	lsls	r3, r3, #2
 800a670:	4413      	add	r3, r2
 800a672:	009a      	lsls	r2, r3, #2
 800a674:	441a      	add	r2, r3
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	685b      	ldr	r3, [r3, #4]
 800a67a:	009b      	lsls	r3, r3, #2
 800a67c:	fbb2 f2f3 	udiv	r2, r2, r3
 800a680:	4b1a      	ldr	r3, [pc, #104]	; (800a6ec <UART_SetConfig+0x118>)
 800a682:	fba3 0302 	umull	r0, r3, r3, r2
 800a686:	095b      	lsrs	r3, r3, #5
 800a688:	2064      	movs	r0, #100	; 0x64
 800a68a:	fb00 f303 	mul.w	r3, r0, r3
 800a68e:	1ad3      	subs	r3, r2, r3
 800a690:	011b      	lsls	r3, r3, #4
 800a692:	3332      	adds	r3, #50	; 0x32
 800a694:	4a15      	ldr	r2, [pc, #84]	; (800a6ec <UART_SetConfig+0x118>)
 800a696:	fba2 2303 	umull	r2, r3, r2, r3
 800a69a:	095b      	lsrs	r3, r3, #5
 800a69c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a6a0:	4419      	add	r1, r3
 800a6a2:	68fa      	ldr	r2, [r7, #12]
 800a6a4:	4613      	mov	r3, r2
 800a6a6:	009b      	lsls	r3, r3, #2
 800a6a8:	4413      	add	r3, r2
 800a6aa:	009a      	lsls	r2, r3, #2
 800a6ac:	441a      	add	r2, r3
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	685b      	ldr	r3, [r3, #4]
 800a6b2:	009b      	lsls	r3, r3, #2
 800a6b4:	fbb2 f2f3 	udiv	r2, r2, r3
 800a6b8:	4b0c      	ldr	r3, [pc, #48]	; (800a6ec <UART_SetConfig+0x118>)
 800a6ba:	fba3 0302 	umull	r0, r3, r3, r2
 800a6be:	095b      	lsrs	r3, r3, #5
 800a6c0:	2064      	movs	r0, #100	; 0x64
 800a6c2:	fb00 f303 	mul.w	r3, r0, r3
 800a6c6:	1ad3      	subs	r3, r2, r3
 800a6c8:	011b      	lsls	r3, r3, #4
 800a6ca:	3332      	adds	r3, #50	; 0x32
 800a6cc:	4a07      	ldr	r2, [pc, #28]	; (800a6ec <UART_SetConfig+0x118>)
 800a6ce:	fba2 2303 	umull	r2, r3, r2, r3
 800a6d2:	095b      	lsrs	r3, r3, #5
 800a6d4:	f003 020f 	and.w	r2, r3, #15
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	440a      	add	r2, r1
 800a6de:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800a6e0:	bf00      	nop
 800a6e2:	3710      	adds	r7, #16
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	bd80      	pop	{r7, pc}
 800a6e8:	40013800 	.word	0x40013800
 800a6ec:	51eb851f 	.word	0x51eb851f

0800a6f0 <__errno>:
 800a6f0:	4b01      	ldr	r3, [pc, #4]	; (800a6f8 <__errno+0x8>)
 800a6f2:	6818      	ldr	r0, [r3, #0]
 800a6f4:	4770      	bx	lr
 800a6f6:	bf00      	nop
 800a6f8:	2000006c 	.word	0x2000006c

0800a6fc <__libc_init_array>:
 800a6fc:	b570      	push	{r4, r5, r6, lr}
 800a6fe:	2600      	movs	r6, #0
 800a700:	4d0c      	ldr	r5, [pc, #48]	; (800a734 <__libc_init_array+0x38>)
 800a702:	4c0d      	ldr	r4, [pc, #52]	; (800a738 <__libc_init_array+0x3c>)
 800a704:	1b64      	subs	r4, r4, r5
 800a706:	10a4      	asrs	r4, r4, #2
 800a708:	42a6      	cmp	r6, r4
 800a70a:	d109      	bne.n	800a720 <__libc_init_array+0x24>
 800a70c:	f002 fefc 	bl	800d508 <_init>
 800a710:	2600      	movs	r6, #0
 800a712:	4d0a      	ldr	r5, [pc, #40]	; (800a73c <__libc_init_array+0x40>)
 800a714:	4c0a      	ldr	r4, [pc, #40]	; (800a740 <__libc_init_array+0x44>)
 800a716:	1b64      	subs	r4, r4, r5
 800a718:	10a4      	asrs	r4, r4, #2
 800a71a:	42a6      	cmp	r6, r4
 800a71c:	d105      	bne.n	800a72a <__libc_init_array+0x2e>
 800a71e:	bd70      	pop	{r4, r5, r6, pc}
 800a720:	f855 3b04 	ldr.w	r3, [r5], #4
 800a724:	4798      	blx	r3
 800a726:	3601      	adds	r6, #1
 800a728:	e7ee      	b.n	800a708 <__libc_init_array+0xc>
 800a72a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a72e:	4798      	blx	r3
 800a730:	3601      	adds	r6, #1
 800a732:	e7f2      	b.n	800a71a <__libc_init_array+0x1e>
 800a734:	0800d9b4 	.word	0x0800d9b4
 800a738:	0800d9b4 	.word	0x0800d9b4
 800a73c:	0800d9b4 	.word	0x0800d9b4
 800a740:	0800d9b8 	.word	0x0800d9b8

0800a744 <memset>:
 800a744:	4603      	mov	r3, r0
 800a746:	4402      	add	r2, r0
 800a748:	4293      	cmp	r3, r2
 800a74a:	d100      	bne.n	800a74e <memset+0xa>
 800a74c:	4770      	bx	lr
 800a74e:	f803 1b01 	strb.w	r1, [r3], #1
 800a752:	e7f9      	b.n	800a748 <memset+0x4>

0800a754 <__cvt>:
 800a754:	2b00      	cmp	r3, #0
 800a756:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a75a:	461f      	mov	r7, r3
 800a75c:	bfbb      	ittet	lt
 800a75e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800a762:	461f      	movlt	r7, r3
 800a764:	2300      	movge	r3, #0
 800a766:	232d      	movlt	r3, #45	; 0x2d
 800a768:	b088      	sub	sp, #32
 800a76a:	4614      	mov	r4, r2
 800a76c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a76e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800a770:	7013      	strb	r3, [r2, #0]
 800a772:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a774:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800a778:	f023 0820 	bic.w	r8, r3, #32
 800a77c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a780:	d005      	beq.n	800a78e <__cvt+0x3a>
 800a782:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a786:	d100      	bne.n	800a78a <__cvt+0x36>
 800a788:	3501      	adds	r5, #1
 800a78a:	2302      	movs	r3, #2
 800a78c:	e000      	b.n	800a790 <__cvt+0x3c>
 800a78e:	2303      	movs	r3, #3
 800a790:	aa07      	add	r2, sp, #28
 800a792:	9204      	str	r2, [sp, #16]
 800a794:	aa06      	add	r2, sp, #24
 800a796:	e9cd a202 	strd	sl, r2, [sp, #8]
 800a79a:	e9cd 3500 	strd	r3, r5, [sp]
 800a79e:	4622      	mov	r2, r4
 800a7a0:	463b      	mov	r3, r7
 800a7a2:	f000 fce5 	bl	800b170 <_dtoa_r>
 800a7a6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a7aa:	4606      	mov	r6, r0
 800a7ac:	d102      	bne.n	800a7b4 <__cvt+0x60>
 800a7ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a7b0:	07db      	lsls	r3, r3, #31
 800a7b2:	d522      	bpl.n	800a7fa <__cvt+0xa6>
 800a7b4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a7b8:	eb06 0905 	add.w	r9, r6, r5
 800a7bc:	d110      	bne.n	800a7e0 <__cvt+0x8c>
 800a7be:	7833      	ldrb	r3, [r6, #0]
 800a7c0:	2b30      	cmp	r3, #48	; 0x30
 800a7c2:	d10a      	bne.n	800a7da <__cvt+0x86>
 800a7c4:	2200      	movs	r2, #0
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	4620      	mov	r0, r4
 800a7ca:	4639      	mov	r1, r7
 800a7cc:	f7f6 f8ec 	bl	80009a8 <__aeabi_dcmpeq>
 800a7d0:	b918      	cbnz	r0, 800a7da <__cvt+0x86>
 800a7d2:	f1c5 0501 	rsb	r5, r5, #1
 800a7d6:	f8ca 5000 	str.w	r5, [sl]
 800a7da:	f8da 3000 	ldr.w	r3, [sl]
 800a7de:	4499      	add	r9, r3
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	2300      	movs	r3, #0
 800a7e4:	4620      	mov	r0, r4
 800a7e6:	4639      	mov	r1, r7
 800a7e8:	f7f6 f8de 	bl	80009a8 <__aeabi_dcmpeq>
 800a7ec:	b108      	cbz	r0, 800a7f2 <__cvt+0x9e>
 800a7ee:	f8cd 901c 	str.w	r9, [sp, #28]
 800a7f2:	2230      	movs	r2, #48	; 0x30
 800a7f4:	9b07      	ldr	r3, [sp, #28]
 800a7f6:	454b      	cmp	r3, r9
 800a7f8:	d307      	bcc.n	800a80a <__cvt+0xb6>
 800a7fa:	4630      	mov	r0, r6
 800a7fc:	9b07      	ldr	r3, [sp, #28]
 800a7fe:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a800:	1b9b      	subs	r3, r3, r6
 800a802:	6013      	str	r3, [r2, #0]
 800a804:	b008      	add	sp, #32
 800a806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a80a:	1c59      	adds	r1, r3, #1
 800a80c:	9107      	str	r1, [sp, #28]
 800a80e:	701a      	strb	r2, [r3, #0]
 800a810:	e7f0      	b.n	800a7f4 <__cvt+0xa0>

0800a812 <__exponent>:
 800a812:	4603      	mov	r3, r0
 800a814:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a816:	2900      	cmp	r1, #0
 800a818:	f803 2b02 	strb.w	r2, [r3], #2
 800a81c:	bfb6      	itet	lt
 800a81e:	222d      	movlt	r2, #45	; 0x2d
 800a820:	222b      	movge	r2, #43	; 0x2b
 800a822:	4249      	neglt	r1, r1
 800a824:	2909      	cmp	r1, #9
 800a826:	7042      	strb	r2, [r0, #1]
 800a828:	dd2b      	ble.n	800a882 <__exponent+0x70>
 800a82a:	f10d 0407 	add.w	r4, sp, #7
 800a82e:	46a4      	mov	ip, r4
 800a830:	270a      	movs	r7, #10
 800a832:	fb91 f6f7 	sdiv	r6, r1, r7
 800a836:	460a      	mov	r2, r1
 800a838:	46a6      	mov	lr, r4
 800a83a:	fb07 1516 	mls	r5, r7, r6, r1
 800a83e:	2a63      	cmp	r2, #99	; 0x63
 800a840:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800a844:	4631      	mov	r1, r6
 800a846:	f104 34ff 	add.w	r4, r4, #4294967295
 800a84a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a84e:	dcf0      	bgt.n	800a832 <__exponent+0x20>
 800a850:	3130      	adds	r1, #48	; 0x30
 800a852:	f1ae 0502 	sub.w	r5, lr, #2
 800a856:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a85a:	4629      	mov	r1, r5
 800a85c:	1c44      	adds	r4, r0, #1
 800a85e:	4561      	cmp	r1, ip
 800a860:	d30a      	bcc.n	800a878 <__exponent+0x66>
 800a862:	f10d 0209 	add.w	r2, sp, #9
 800a866:	eba2 020e 	sub.w	r2, r2, lr
 800a86a:	4565      	cmp	r5, ip
 800a86c:	bf88      	it	hi
 800a86e:	2200      	movhi	r2, #0
 800a870:	4413      	add	r3, r2
 800a872:	1a18      	subs	r0, r3, r0
 800a874:	b003      	add	sp, #12
 800a876:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a878:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a87c:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a880:	e7ed      	b.n	800a85e <__exponent+0x4c>
 800a882:	2330      	movs	r3, #48	; 0x30
 800a884:	3130      	adds	r1, #48	; 0x30
 800a886:	7083      	strb	r3, [r0, #2]
 800a888:	70c1      	strb	r1, [r0, #3]
 800a88a:	1d03      	adds	r3, r0, #4
 800a88c:	e7f1      	b.n	800a872 <__exponent+0x60>
	...

0800a890 <_printf_float>:
 800a890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a894:	b091      	sub	sp, #68	; 0x44
 800a896:	460c      	mov	r4, r1
 800a898:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800a89c:	4616      	mov	r6, r2
 800a89e:	461f      	mov	r7, r3
 800a8a0:	4605      	mov	r5, r0
 800a8a2:	f001 fa53 	bl	800bd4c <_localeconv_r>
 800a8a6:	6803      	ldr	r3, [r0, #0]
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	9309      	str	r3, [sp, #36]	; 0x24
 800a8ac:	f7f5 fc50 	bl	8000150 <strlen>
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	930e      	str	r3, [sp, #56]	; 0x38
 800a8b4:	f8d8 3000 	ldr.w	r3, [r8]
 800a8b8:	900a      	str	r0, [sp, #40]	; 0x28
 800a8ba:	3307      	adds	r3, #7
 800a8bc:	f023 0307 	bic.w	r3, r3, #7
 800a8c0:	f103 0208 	add.w	r2, r3, #8
 800a8c4:	f894 9018 	ldrb.w	r9, [r4, #24]
 800a8c8:	f8d4 b000 	ldr.w	fp, [r4]
 800a8cc:	f8c8 2000 	str.w	r2, [r8]
 800a8d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8d4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a8d8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800a8dc:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800a8e0:	930b      	str	r3, [sp, #44]	; 0x2c
 800a8e2:	f04f 32ff 	mov.w	r2, #4294967295
 800a8e6:	4640      	mov	r0, r8
 800a8e8:	4b9c      	ldr	r3, [pc, #624]	; (800ab5c <_printf_float+0x2cc>)
 800a8ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a8ec:	f7f6 f88e 	bl	8000a0c <__aeabi_dcmpun>
 800a8f0:	bb70      	cbnz	r0, 800a950 <_printf_float+0xc0>
 800a8f2:	f04f 32ff 	mov.w	r2, #4294967295
 800a8f6:	4640      	mov	r0, r8
 800a8f8:	4b98      	ldr	r3, [pc, #608]	; (800ab5c <_printf_float+0x2cc>)
 800a8fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a8fc:	f7f6 f868 	bl	80009d0 <__aeabi_dcmple>
 800a900:	bb30      	cbnz	r0, 800a950 <_printf_float+0xc0>
 800a902:	2200      	movs	r2, #0
 800a904:	2300      	movs	r3, #0
 800a906:	4640      	mov	r0, r8
 800a908:	4651      	mov	r1, sl
 800a90a:	f7f6 f857 	bl	80009bc <__aeabi_dcmplt>
 800a90e:	b110      	cbz	r0, 800a916 <_printf_float+0x86>
 800a910:	232d      	movs	r3, #45	; 0x2d
 800a912:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a916:	4b92      	ldr	r3, [pc, #584]	; (800ab60 <_printf_float+0x2d0>)
 800a918:	4892      	ldr	r0, [pc, #584]	; (800ab64 <_printf_float+0x2d4>)
 800a91a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800a91e:	bf94      	ite	ls
 800a920:	4698      	movls	r8, r3
 800a922:	4680      	movhi	r8, r0
 800a924:	2303      	movs	r3, #3
 800a926:	f04f 0a00 	mov.w	sl, #0
 800a92a:	6123      	str	r3, [r4, #16]
 800a92c:	f02b 0304 	bic.w	r3, fp, #4
 800a930:	6023      	str	r3, [r4, #0]
 800a932:	4633      	mov	r3, r6
 800a934:	4621      	mov	r1, r4
 800a936:	4628      	mov	r0, r5
 800a938:	9700      	str	r7, [sp, #0]
 800a93a:	aa0f      	add	r2, sp, #60	; 0x3c
 800a93c:	f000 f9d4 	bl	800ace8 <_printf_common>
 800a940:	3001      	adds	r0, #1
 800a942:	f040 8090 	bne.w	800aa66 <_printf_float+0x1d6>
 800a946:	f04f 30ff 	mov.w	r0, #4294967295
 800a94a:	b011      	add	sp, #68	; 0x44
 800a94c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a950:	4642      	mov	r2, r8
 800a952:	4653      	mov	r3, sl
 800a954:	4640      	mov	r0, r8
 800a956:	4651      	mov	r1, sl
 800a958:	f7f6 f858 	bl	8000a0c <__aeabi_dcmpun>
 800a95c:	b148      	cbz	r0, 800a972 <_printf_float+0xe2>
 800a95e:	f1ba 0f00 	cmp.w	sl, #0
 800a962:	bfb8      	it	lt
 800a964:	232d      	movlt	r3, #45	; 0x2d
 800a966:	4880      	ldr	r0, [pc, #512]	; (800ab68 <_printf_float+0x2d8>)
 800a968:	bfb8      	it	lt
 800a96a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a96e:	4b7f      	ldr	r3, [pc, #508]	; (800ab6c <_printf_float+0x2dc>)
 800a970:	e7d3      	b.n	800a91a <_printf_float+0x8a>
 800a972:	6863      	ldr	r3, [r4, #4]
 800a974:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800a978:	1c5a      	adds	r2, r3, #1
 800a97a:	d142      	bne.n	800aa02 <_printf_float+0x172>
 800a97c:	2306      	movs	r3, #6
 800a97e:	6063      	str	r3, [r4, #4]
 800a980:	2200      	movs	r2, #0
 800a982:	9206      	str	r2, [sp, #24]
 800a984:	aa0e      	add	r2, sp, #56	; 0x38
 800a986:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800a98a:	aa0d      	add	r2, sp, #52	; 0x34
 800a98c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800a990:	9203      	str	r2, [sp, #12]
 800a992:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800a996:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800a99a:	6023      	str	r3, [r4, #0]
 800a99c:	6863      	ldr	r3, [r4, #4]
 800a99e:	4642      	mov	r2, r8
 800a9a0:	9300      	str	r3, [sp, #0]
 800a9a2:	4628      	mov	r0, r5
 800a9a4:	4653      	mov	r3, sl
 800a9a6:	910b      	str	r1, [sp, #44]	; 0x2c
 800a9a8:	f7ff fed4 	bl	800a754 <__cvt>
 800a9ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a9ae:	4680      	mov	r8, r0
 800a9b0:	2947      	cmp	r1, #71	; 0x47
 800a9b2:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a9b4:	d108      	bne.n	800a9c8 <_printf_float+0x138>
 800a9b6:	1cc8      	adds	r0, r1, #3
 800a9b8:	db02      	blt.n	800a9c0 <_printf_float+0x130>
 800a9ba:	6863      	ldr	r3, [r4, #4]
 800a9bc:	4299      	cmp	r1, r3
 800a9be:	dd40      	ble.n	800aa42 <_printf_float+0x1b2>
 800a9c0:	f1a9 0902 	sub.w	r9, r9, #2
 800a9c4:	fa5f f989 	uxtb.w	r9, r9
 800a9c8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800a9cc:	d81f      	bhi.n	800aa0e <_printf_float+0x17e>
 800a9ce:	464a      	mov	r2, r9
 800a9d0:	3901      	subs	r1, #1
 800a9d2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a9d6:	910d      	str	r1, [sp, #52]	; 0x34
 800a9d8:	f7ff ff1b 	bl	800a812 <__exponent>
 800a9dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a9de:	4682      	mov	sl, r0
 800a9e0:	1813      	adds	r3, r2, r0
 800a9e2:	2a01      	cmp	r2, #1
 800a9e4:	6123      	str	r3, [r4, #16]
 800a9e6:	dc02      	bgt.n	800a9ee <_printf_float+0x15e>
 800a9e8:	6822      	ldr	r2, [r4, #0]
 800a9ea:	07d2      	lsls	r2, r2, #31
 800a9ec:	d501      	bpl.n	800a9f2 <_printf_float+0x162>
 800a9ee:	3301      	adds	r3, #1
 800a9f0:	6123      	str	r3, [r4, #16]
 800a9f2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d09b      	beq.n	800a932 <_printf_float+0xa2>
 800a9fa:	232d      	movs	r3, #45	; 0x2d
 800a9fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aa00:	e797      	b.n	800a932 <_printf_float+0xa2>
 800aa02:	2947      	cmp	r1, #71	; 0x47
 800aa04:	d1bc      	bne.n	800a980 <_printf_float+0xf0>
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d1ba      	bne.n	800a980 <_printf_float+0xf0>
 800aa0a:	2301      	movs	r3, #1
 800aa0c:	e7b7      	b.n	800a97e <_printf_float+0xee>
 800aa0e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800aa12:	d118      	bne.n	800aa46 <_printf_float+0x1b6>
 800aa14:	2900      	cmp	r1, #0
 800aa16:	6863      	ldr	r3, [r4, #4]
 800aa18:	dd0b      	ble.n	800aa32 <_printf_float+0x1a2>
 800aa1a:	6121      	str	r1, [r4, #16]
 800aa1c:	b913      	cbnz	r3, 800aa24 <_printf_float+0x194>
 800aa1e:	6822      	ldr	r2, [r4, #0]
 800aa20:	07d0      	lsls	r0, r2, #31
 800aa22:	d502      	bpl.n	800aa2a <_printf_float+0x19a>
 800aa24:	3301      	adds	r3, #1
 800aa26:	440b      	add	r3, r1
 800aa28:	6123      	str	r3, [r4, #16]
 800aa2a:	f04f 0a00 	mov.w	sl, #0
 800aa2e:	65a1      	str	r1, [r4, #88]	; 0x58
 800aa30:	e7df      	b.n	800a9f2 <_printf_float+0x162>
 800aa32:	b913      	cbnz	r3, 800aa3a <_printf_float+0x1aa>
 800aa34:	6822      	ldr	r2, [r4, #0]
 800aa36:	07d2      	lsls	r2, r2, #31
 800aa38:	d501      	bpl.n	800aa3e <_printf_float+0x1ae>
 800aa3a:	3302      	adds	r3, #2
 800aa3c:	e7f4      	b.n	800aa28 <_printf_float+0x198>
 800aa3e:	2301      	movs	r3, #1
 800aa40:	e7f2      	b.n	800aa28 <_printf_float+0x198>
 800aa42:	f04f 0967 	mov.w	r9, #103	; 0x67
 800aa46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa48:	4299      	cmp	r1, r3
 800aa4a:	db05      	blt.n	800aa58 <_printf_float+0x1c8>
 800aa4c:	6823      	ldr	r3, [r4, #0]
 800aa4e:	6121      	str	r1, [r4, #16]
 800aa50:	07d8      	lsls	r0, r3, #31
 800aa52:	d5ea      	bpl.n	800aa2a <_printf_float+0x19a>
 800aa54:	1c4b      	adds	r3, r1, #1
 800aa56:	e7e7      	b.n	800aa28 <_printf_float+0x198>
 800aa58:	2900      	cmp	r1, #0
 800aa5a:	bfcc      	ite	gt
 800aa5c:	2201      	movgt	r2, #1
 800aa5e:	f1c1 0202 	rsble	r2, r1, #2
 800aa62:	4413      	add	r3, r2
 800aa64:	e7e0      	b.n	800aa28 <_printf_float+0x198>
 800aa66:	6823      	ldr	r3, [r4, #0]
 800aa68:	055a      	lsls	r2, r3, #21
 800aa6a:	d407      	bmi.n	800aa7c <_printf_float+0x1ec>
 800aa6c:	6923      	ldr	r3, [r4, #16]
 800aa6e:	4642      	mov	r2, r8
 800aa70:	4631      	mov	r1, r6
 800aa72:	4628      	mov	r0, r5
 800aa74:	47b8      	blx	r7
 800aa76:	3001      	adds	r0, #1
 800aa78:	d12b      	bne.n	800aad2 <_printf_float+0x242>
 800aa7a:	e764      	b.n	800a946 <_printf_float+0xb6>
 800aa7c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800aa80:	f240 80dd 	bls.w	800ac3e <_printf_float+0x3ae>
 800aa84:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800aa88:	2200      	movs	r2, #0
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	f7f5 ff8c 	bl	80009a8 <__aeabi_dcmpeq>
 800aa90:	2800      	cmp	r0, #0
 800aa92:	d033      	beq.n	800aafc <_printf_float+0x26c>
 800aa94:	2301      	movs	r3, #1
 800aa96:	4631      	mov	r1, r6
 800aa98:	4628      	mov	r0, r5
 800aa9a:	4a35      	ldr	r2, [pc, #212]	; (800ab70 <_printf_float+0x2e0>)
 800aa9c:	47b8      	blx	r7
 800aa9e:	3001      	adds	r0, #1
 800aaa0:	f43f af51 	beq.w	800a946 <_printf_float+0xb6>
 800aaa4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800aaa8:	429a      	cmp	r2, r3
 800aaaa:	db02      	blt.n	800aab2 <_printf_float+0x222>
 800aaac:	6823      	ldr	r3, [r4, #0]
 800aaae:	07d8      	lsls	r0, r3, #31
 800aab0:	d50f      	bpl.n	800aad2 <_printf_float+0x242>
 800aab2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aab6:	4631      	mov	r1, r6
 800aab8:	4628      	mov	r0, r5
 800aaba:	47b8      	blx	r7
 800aabc:	3001      	adds	r0, #1
 800aabe:	f43f af42 	beq.w	800a946 <_printf_float+0xb6>
 800aac2:	f04f 0800 	mov.w	r8, #0
 800aac6:	f104 091a 	add.w	r9, r4, #26
 800aaca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aacc:	3b01      	subs	r3, #1
 800aace:	4543      	cmp	r3, r8
 800aad0:	dc09      	bgt.n	800aae6 <_printf_float+0x256>
 800aad2:	6823      	ldr	r3, [r4, #0]
 800aad4:	079b      	lsls	r3, r3, #30
 800aad6:	f100 8102 	bmi.w	800acde <_printf_float+0x44e>
 800aada:	68e0      	ldr	r0, [r4, #12]
 800aadc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aade:	4298      	cmp	r0, r3
 800aae0:	bfb8      	it	lt
 800aae2:	4618      	movlt	r0, r3
 800aae4:	e731      	b.n	800a94a <_printf_float+0xba>
 800aae6:	2301      	movs	r3, #1
 800aae8:	464a      	mov	r2, r9
 800aaea:	4631      	mov	r1, r6
 800aaec:	4628      	mov	r0, r5
 800aaee:	47b8      	blx	r7
 800aaf0:	3001      	adds	r0, #1
 800aaf2:	f43f af28 	beq.w	800a946 <_printf_float+0xb6>
 800aaf6:	f108 0801 	add.w	r8, r8, #1
 800aafa:	e7e6      	b.n	800aaca <_printf_float+0x23a>
 800aafc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	dc38      	bgt.n	800ab74 <_printf_float+0x2e4>
 800ab02:	2301      	movs	r3, #1
 800ab04:	4631      	mov	r1, r6
 800ab06:	4628      	mov	r0, r5
 800ab08:	4a19      	ldr	r2, [pc, #100]	; (800ab70 <_printf_float+0x2e0>)
 800ab0a:	47b8      	blx	r7
 800ab0c:	3001      	adds	r0, #1
 800ab0e:	f43f af1a 	beq.w	800a946 <_printf_float+0xb6>
 800ab12:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800ab16:	4313      	orrs	r3, r2
 800ab18:	d102      	bne.n	800ab20 <_printf_float+0x290>
 800ab1a:	6823      	ldr	r3, [r4, #0]
 800ab1c:	07d9      	lsls	r1, r3, #31
 800ab1e:	d5d8      	bpl.n	800aad2 <_printf_float+0x242>
 800ab20:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ab24:	4631      	mov	r1, r6
 800ab26:	4628      	mov	r0, r5
 800ab28:	47b8      	blx	r7
 800ab2a:	3001      	adds	r0, #1
 800ab2c:	f43f af0b 	beq.w	800a946 <_printf_float+0xb6>
 800ab30:	f04f 0900 	mov.w	r9, #0
 800ab34:	f104 0a1a 	add.w	sl, r4, #26
 800ab38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ab3a:	425b      	negs	r3, r3
 800ab3c:	454b      	cmp	r3, r9
 800ab3e:	dc01      	bgt.n	800ab44 <_printf_float+0x2b4>
 800ab40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ab42:	e794      	b.n	800aa6e <_printf_float+0x1de>
 800ab44:	2301      	movs	r3, #1
 800ab46:	4652      	mov	r2, sl
 800ab48:	4631      	mov	r1, r6
 800ab4a:	4628      	mov	r0, r5
 800ab4c:	47b8      	blx	r7
 800ab4e:	3001      	adds	r0, #1
 800ab50:	f43f aef9 	beq.w	800a946 <_printf_float+0xb6>
 800ab54:	f109 0901 	add.w	r9, r9, #1
 800ab58:	e7ee      	b.n	800ab38 <_printf_float+0x2a8>
 800ab5a:	bf00      	nop
 800ab5c:	7fefffff 	.word	0x7fefffff
 800ab60:	0800d5e0 	.word	0x0800d5e0
 800ab64:	0800d5e4 	.word	0x0800d5e4
 800ab68:	0800d5ec 	.word	0x0800d5ec
 800ab6c:	0800d5e8 	.word	0x0800d5e8
 800ab70:	0800d5f0 	.word	0x0800d5f0
 800ab74:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ab76:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ab78:	429a      	cmp	r2, r3
 800ab7a:	bfa8      	it	ge
 800ab7c:	461a      	movge	r2, r3
 800ab7e:	2a00      	cmp	r2, #0
 800ab80:	4691      	mov	r9, r2
 800ab82:	dc37      	bgt.n	800abf4 <_printf_float+0x364>
 800ab84:	f04f 0b00 	mov.w	fp, #0
 800ab88:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ab8c:	f104 021a 	add.w	r2, r4, #26
 800ab90:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800ab94:	ebaa 0309 	sub.w	r3, sl, r9
 800ab98:	455b      	cmp	r3, fp
 800ab9a:	dc33      	bgt.n	800ac04 <_printf_float+0x374>
 800ab9c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800aba0:	429a      	cmp	r2, r3
 800aba2:	db3b      	blt.n	800ac1c <_printf_float+0x38c>
 800aba4:	6823      	ldr	r3, [r4, #0]
 800aba6:	07da      	lsls	r2, r3, #31
 800aba8:	d438      	bmi.n	800ac1c <_printf_float+0x38c>
 800abaa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800abac:	990d      	ldr	r1, [sp, #52]	; 0x34
 800abae:	eba3 020a 	sub.w	r2, r3, sl
 800abb2:	eba3 0901 	sub.w	r9, r3, r1
 800abb6:	4591      	cmp	r9, r2
 800abb8:	bfa8      	it	ge
 800abba:	4691      	movge	r9, r2
 800abbc:	f1b9 0f00 	cmp.w	r9, #0
 800abc0:	dc34      	bgt.n	800ac2c <_printf_float+0x39c>
 800abc2:	f04f 0800 	mov.w	r8, #0
 800abc6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800abca:	f104 0a1a 	add.w	sl, r4, #26
 800abce:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800abd2:	1a9b      	subs	r3, r3, r2
 800abd4:	eba3 0309 	sub.w	r3, r3, r9
 800abd8:	4543      	cmp	r3, r8
 800abda:	f77f af7a 	ble.w	800aad2 <_printf_float+0x242>
 800abde:	2301      	movs	r3, #1
 800abe0:	4652      	mov	r2, sl
 800abe2:	4631      	mov	r1, r6
 800abe4:	4628      	mov	r0, r5
 800abe6:	47b8      	blx	r7
 800abe8:	3001      	adds	r0, #1
 800abea:	f43f aeac 	beq.w	800a946 <_printf_float+0xb6>
 800abee:	f108 0801 	add.w	r8, r8, #1
 800abf2:	e7ec      	b.n	800abce <_printf_float+0x33e>
 800abf4:	4613      	mov	r3, r2
 800abf6:	4631      	mov	r1, r6
 800abf8:	4642      	mov	r2, r8
 800abfa:	4628      	mov	r0, r5
 800abfc:	47b8      	blx	r7
 800abfe:	3001      	adds	r0, #1
 800ac00:	d1c0      	bne.n	800ab84 <_printf_float+0x2f4>
 800ac02:	e6a0      	b.n	800a946 <_printf_float+0xb6>
 800ac04:	2301      	movs	r3, #1
 800ac06:	4631      	mov	r1, r6
 800ac08:	4628      	mov	r0, r5
 800ac0a:	920b      	str	r2, [sp, #44]	; 0x2c
 800ac0c:	47b8      	blx	r7
 800ac0e:	3001      	adds	r0, #1
 800ac10:	f43f ae99 	beq.w	800a946 <_printf_float+0xb6>
 800ac14:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ac16:	f10b 0b01 	add.w	fp, fp, #1
 800ac1a:	e7b9      	b.n	800ab90 <_printf_float+0x300>
 800ac1c:	4631      	mov	r1, r6
 800ac1e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ac22:	4628      	mov	r0, r5
 800ac24:	47b8      	blx	r7
 800ac26:	3001      	adds	r0, #1
 800ac28:	d1bf      	bne.n	800abaa <_printf_float+0x31a>
 800ac2a:	e68c      	b.n	800a946 <_printf_float+0xb6>
 800ac2c:	464b      	mov	r3, r9
 800ac2e:	4631      	mov	r1, r6
 800ac30:	4628      	mov	r0, r5
 800ac32:	eb08 020a 	add.w	r2, r8, sl
 800ac36:	47b8      	blx	r7
 800ac38:	3001      	adds	r0, #1
 800ac3a:	d1c2      	bne.n	800abc2 <_printf_float+0x332>
 800ac3c:	e683      	b.n	800a946 <_printf_float+0xb6>
 800ac3e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ac40:	2a01      	cmp	r2, #1
 800ac42:	dc01      	bgt.n	800ac48 <_printf_float+0x3b8>
 800ac44:	07db      	lsls	r3, r3, #31
 800ac46:	d537      	bpl.n	800acb8 <_printf_float+0x428>
 800ac48:	2301      	movs	r3, #1
 800ac4a:	4642      	mov	r2, r8
 800ac4c:	4631      	mov	r1, r6
 800ac4e:	4628      	mov	r0, r5
 800ac50:	47b8      	blx	r7
 800ac52:	3001      	adds	r0, #1
 800ac54:	f43f ae77 	beq.w	800a946 <_printf_float+0xb6>
 800ac58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ac5c:	4631      	mov	r1, r6
 800ac5e:	4628      	mov	r0, r5
 800ac60:	47b8      	blx	r7
 800ac62:	3001      	adds	r0, #1
 800ac64:	f43f ae6f 	beq.w	800a946 <_printf_float+0xb6>
 800ac68:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ac6c:	2200      	movs	r2, #0
 800ac6e:	2300      	movs	r3, #0
 800ac70:	f7f5 fe9a 	bl	80009a8 <__aeabi_dcmpeq>
 800ac74:	b9d8      	cbnz	r0, 800acae <_printf_float+0x41e>
 800ac76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac78:	f108 0201 	add.w	r2, r8, #1
 800ac7c:	3b01      	subs	r3, #1
 800ac7e:	4631      	mov	r1, r6
 800ac80:	4628      	mov	r0, r5
 800ac82:	47b8      	blx	r7
 800ac84:	3001      	adds	r0, #1
 800ac86:	d10e      	bne.n	800aca6 <_printf_float+0x416>
 800ac88:	e65d      	b.n	800a946 <_printf_float+0xb6>
 800ac8a:	2301      	movs	r3, #1
 800ac8c:	464a      	mov	r2, r9
 800ac8e:	4631      	mov	r1, r6
 800ac90:	4628      	mov	r0, r5
 800ac92:	47b8      	blx	r7
 800ac94:	3001      	adds	r0, #1
 800ac96:	f43f ae56 	beq.w	800a946 <_printf_float+0xb6>
 800ac9a:	f108 0801 	add.w	r8, r8, #1
 800ac9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aca0:	3b01      	subs	r3, #1
 800aca2:	4543      	cmp	r3, r8
 800aca4:	dcf1      	bgt.n	800ac8a <_printf_float+0x3fa>
 800aca6:	4653      	mov	r3, sl
 800aca8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800acac:	e6e0      	b.n	800aa70 <_printf_float+0x1e0>
 800acae:	f04f 0800 	mov.w	r8, #0
 800acb2:	f104 091a 	add.w	r9, r4, #26
 800acb6:	e7f2      	b.n	800ac9e <_printf_float+0x40e>
 800acb8:	2301      	movs	r3, #1
 800acba:	4642      	mov	r2, r8
 800acbc:	e7df      	b.n	800ac7e <_printf_float+0x3ee>
 800acbe:	2301      	movs	r3, #1
 800acc0:	464a      	mov	r2, r9
 800acc2:	4631      	mov	r1, r6
 800acc4:	4628      	mov	r0, r5
 800acc6:	47b8      	blx	r7
 800acc8:	3001      	adds	r0, #1
 800acca:	f43f ae3c 	beq.w	800a946 <_printf_float+0xb6>
 800acce:	f108 0801 	add.w	r8, r8, #1
 800acd2:	68e3      	ldr	r3, [r4, #12]
 800acd4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800acd6:	1a5b      	subs	r3, r3, r1
 800acd8:	4543      	cmp	r3, r8
 800acda:	dcf0      	bgt.n	800acbe <_printf_float+0x42e>
 800acdc:	e6fd      	b.n	800aada <_printf_float+0x24a>
 800acde:	f04f 0800 	mov.w	r8, #0
 800ace2:	f104 0919 	add.w	r9, r4, #25
 800ace6:	e7f4      	b.n	800acd2 <_printf_float+0x442>

0800ace8 <_printf_common>:
 800ace8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800acec:	4616      	mov	r6, r2
 800acee:	4699      	mov	r9, r3
 800acf0:	688a      	ldr	r2, [r1, #8]
 800acf2:	690b      	ldr	r3, [r1, #16]
 800acf4:	4607      	mov	r7, r0
 800acf6:	4293      	cmp	r3, r2
 800acf8:	bfb8      	it	lt
 800acfa:	4613      	movlt	r3, r2
 800acfc:	6033      	str	r3, [r6, #0]
 800acfe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ad02:	460c      	mov	r4, r1
 800ad04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ad08:	b10a      	cbz	r2, 800ad0e <_printf_common+0x26>
 800ad0a:	3301      	adds	r3, #1
 800ad0c:	6033      	str	r3, [r6, #0]
 800ad0e:	6823      	ldr	r3, [r4, #0]
 800ad10:	0699      	lsls	r1, r3, #26
 800ad12:	bf42      	ittt	mi
 800ad14:	6833      	ldrmi	r3, [r6, #0]
 800ad16:	3302      	addmi	r3, #2
 800ad18:	6033      	strmi	r3, [r6, #0]
 800ad1a:	6825      	ldr	r5, [r4, #0]
 800ad1c:	f015 0506 	ands.w	r5, r5, #6
 800ad20:	d106      	bne.n	800ad30 <_printf_common+0x48>
 800ad22:	f104 0a19 	add.w	sl, r4, #25
 800ad26:	68e3      	ldr	r3, [r4, #12]
 800ad28:	6832      	ldr	r2, [r6, #0]
 800ad2a:	1a9b      	subs	r3, r3, r2
 800ad2c:	42ab      	cmp	r3, r5
 800ad2e:	dc28      	bgt.n	800ad82 <_printf_common+0x9a>
 800ad30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ad34:	1e13      	subs	r3, r2, #0
 800ad36:	6822      	ldr	r2, [r4, #0]
 800ad38:	bf18      	it	ne
 800ad3a:	2301      	movne	r3, #1
 800ad3c:	0692      	lsls	r2, r2, #26
 800ad3e:	d42d      	bmi.n	800ad9c <_printf_common+0xb4>
 800ad40:	4649      	mov	r1, r9
 800ad42:	4638      	mov	r0, r7
 800ad44:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ad48:	47c0      	blx	r8
 800ad4a:	3001      	adds	r0, #1
 800ad4c:	d020      	beq.n	800ad90 <_printf_common+0xa8>
 800ad4e:	6823      	ldr	r3, [r4, #0]
 800ad50:	68e5      	ldr	r5, [r4, #12]
 800ad52:	f003 0306 	and.w	r3, r3, #6
 800ad56:	2b04      	cmp	r3, #4
 800ad58:	bf18      	it	ne
 800ad5a:	2500      	movne	r5, #0
 800ad5c:	6832      	ldr	r2, [r6, #0]
 800ad5e:	f04f 0600 	mov.w	r6, #0
 800ad62:	68a3      	ldr	r3, [r4, #8]
 800ad64:	bf08      	it	eq
 800ad66:	1aad      	subeq	r5, r5, r2
 800ad68:	6922      	ldr	r2, [r4, #16]
 800ad6a:	bf08      	it	eq
 800ad6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ad70:	4293      	cmp	r3, r2
 800ad72:	bfc4      	itt	gt
 800ad74:	1a9b      	subgt	r3, r3, r2
 800ad76:	18ed      	addgt	r5, r5, r3
 800ad78:	341a      	adds	r4, #26
 800ad7a:	42b5      	cmp	r5, r6
 800ad7c:	d11a      	bne.n	800adb4 <_printf_common+0xcc>
 800ad7e:	2000      	movs	r0, #0
 800ad80:	e008      	b.n	800ad94 <_printf_common+0xac>
 800ad82:	2301      	movs	r3, #1
 800ad84:	4652      	mov	r2, sl
 800ad86:	4649      	mov	r1, r9
 800ad88:	4638      	mov	r0, r7
 800ad8a:	47c0      	blx	r8
 800ad8c:	3001      	adds	r0, #1
 800ad8e:	d103      	bne.n	800ad98 <_printf_common+0xb0>
 800ad90:	f04f 30ff 	mov.w	r0, #4294967295
 800ad94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad98:	3501      	adds	r5, #1
 800ad9a:	e7c4      	b.n	800ad26 <_printf_common+0x3e>
 800ad9c:	2030      	movs	r0, #48	; 0x30
 800ad9e:	18e1      	adds	r1, r4, r3
 800ada0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ada4:	1c5a      	adds	r2, r3, #1
 800ada6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800adaa:	4422      	add	r2, r4
 800adac:	3302      	adds	r3, #2
 800adae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800adb2:	e7c5      	b.n	800ad40 <_printf_common+0x58>
 800adb4:	2301      	movs	r3, #1
 800adb6:	4622      	mov	r2, r4
 800adb8:	4649      	mov	r1, r9
 800adba:	4638      	mov	r0, r7
 800adbc:	47c0      	blx	r8
 800adbe:	3001      	adds	r0, #1
 800adc0:	d0e6      	beq.n	800ad90 <_printf_common+0xa8>
 800adc2:	3601      	adds	r6, #1
 800adc4:	e7d9      	b.n	800ad7a <_printf_common+0x92>
	...

0800adc8 <_printf_i>:
 800adc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800adcc:	7e0f      	ldrb	r7, [r1, #24]
 800adce:	4691      	mov	r9, r2
 800add0:	2f78      	cmp	r7, #120	; 0x78
 800add2:	4680      	mov	r8, r0
 800add4:	460c      	mov	r4, r1
 800add6:	469a      	mov	sl, r3
 800add8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800adda:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800adde:	d807      	bhi.n	800adf0 <_printf_i+0x28>
 800ade0:	2f62      	cmp	r7, #98	; 0x62
 800ade2:	d80a      	bhi.n	800adfa <_printf_i+0x32>
 800ade4:	2f00      	cmp	r7, #0
 800ade6:	f000 80d9 	beq.w	800af9c <_printf_i+0x1d4>
 800adea:	2f58      	cmp	r7, #88	; 0x58
 800adec:	f000 80a4 	beq.w	800af38 <_printf_i+0x170>
 800adf0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800adf4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800adf8:	e03a      	b.n	800ae70 <_printf_i+0xa8>
 800adfa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800adfe:	2b15      	cmp	r3, #21
 800ae00:	d8f6      	bhi.n	800adf0 <_printf_i+0x28>
 800ae02:	a101      	add	r1, pc, #4	; (adr r1, 800ae08 <_printf_i+0x40>)
 800ae04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ae08:	0800ae61 	.word	0x0800ae61
 800ae0c:	0800ae75 	.word	0x0800ae75
 800ae10:	0800adf1 	.word	0x0800adf1
 800ae14:	0800adf1 	.word	0x0800adf1
 800ae18:	0800adf1 	.word	0x0800adf1
 800ae1c:	0800adf1 	.word	0x0800adf1
 800ae20:	0800ae75 	.word	0x0800ae75
 800ae24:	0800adf1 	.word	0x0800adf1
 800ae28:	0800adf1 	.word	0x0800adf1
 800ae2c:	0800adf1 	.word	0x0800adf1
 800ae30:	0800adf1 	.word	0x0800adf1
 800ae34:	0800af83 	.word	0x0800af83
 800ae38:	0800aea5 	.word	0x0800aea5
 800ae3c:	0800af65 	.word	0x0800af65
 800ae40:	0800adf1 	.word	0x0800adf1
 800ae44:	0800adf1 	.word	0x0800adf1
 800ae48:	0800afa5 	.word	0x0800afa5
 800ae4c:	0800adf1 	.word	0x0800adf1
 800ae50:	0800aea5 	.word	0x0800aea5
 800ae54:	0800adf1 	.word	0x0800adf1
 800ae58:	0800adf1 	.word	0x0800adf1
 800ae5c:	0800af6d 	.word	0x0800af6d
 800ae60:	682b      	ldr	r3, [r5, #0]
 800ae62:	1d1a      	adds	r2, r3, #4
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	602a      	str	r2, [r5, #0]
 800ae68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ae6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ae70:	2301      	movs	r3, #1
 800ae72:	e0a4      	b.n	800afbe <_printf_i+0x1f6>
 800ae74:	6820      	ldr	r0, [r4, #0]
 800ae76:	6829      	ldr	r1, [r5, #0]
 800ae78:	0606      	lsls	r6, r0, #24
 800ae7a:	f101 0304 	add.w	r3, r1, #4
 800ae7e:	d50a      	bpl.n	800ae96 <_printf_i+0xce>
 800ae80:	680e      	ldr	r6, [r1, #0]
 800ae82:	602b      	str	r3, [r5, #0]
 800ae84:	2e00      	cmp	r6, #0
 800ae86:	da03      	bge.n	800ae90 <_printf_i+0xc8>
 800ae88:	232d      	movs	r3, #45	; 0x2d
 800ae8a:	4276      	negs	r6, r6
 800ae8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ae90:	230a      	movs	r3, #10
 800ae92:	485e      	ldr	r0, [pc, #376]	; (800b00c <_printf_i+0x244>)
 800ae94:	e019      	b.n	800aeca <_printf_i+0x102>
 800ae96:	680e      	ldr	r6, [r1, #0]
 800ae98:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ae9c:	602b      	str	r3, [r5, #0]
 800ae9e:	bf18      	it	ne
 800aea0:	b236      	sxthne	r6, r6
 800aea2:	e7ef      	b.n	800ae84 <_printf_i+0xbc>
 800aea4:	682b      	ldr	r3, [r5, #0]
 800aea6:	6820      	ldr	r0, [r4, #0]
 800aea8:	1d19      	adds	r1, r3, #4
 800aeaa:	6029      	str	r1, [r5, #0]
 800aeac:	0601      	lsls	r1, r0, #24
 800aeae:	d501      	bpl.n	800aeb4 <_printf_i+0xec>
 800aeb0:	681e      	ldr	r6, [r3, #0]
 800aeb2:	e002      	b.n	800aeba <_printf_i+0xf2>
 800aeb4:	0646      	lsls	r6, r0, #25
 800aeb6:	d5fb      	bpl.n	800aeb0 <_printf_i+0xe8>
 800aeb8:	881e      	ldrh	r6, [r3, #0]
 800aeba:	2f6f      	cmp	r7, #111	; 0x6f
 800aebc:	bf0c      	ite	eq
 800aebe:	2308      	moveq	r3, #8
 800aec0:	230a      	movne	r3, #10
 800aec2:	4852      	ldr	r0, [pc, #328]	; (800b00c <_printf_i+0x244>)
 800aec4:	2100      	movs	r1, #0
 800aec6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800aeca:	6865      	ldr	r5, [r4, #4]
 800aecc:	2d00      	cmp	r5, #0
 800aece:	bfa8      	it	ge
 800aed0:	6821      	ldrge	r1, [r4, #0]
 800aed2:	60a5      	str	r5, [r4, #8]
 800aed4:	bfa4      	itt	ge
 800aed6:	f021 0104 	bicge.w	r1, r1, #4
 800aeda:	6021      	strge	r1, [r4, #0]
 800aedc:	b90e      	cbnz	r6, 800aee2 <_printf_i+0x11a>
 800aede:	2d00      	cmp	r5, #0
 800aee0:	d04d      	beq.n	800af7e <_printf_i+0x1b6>
 800aee2:	4615      	mov	r5, r2
 800aee4:	fbb6 f1f3 	udiv	r1, r6, r3
 800aee8:	fb03 6711 	mls	r7, r3, r1, r6
 800aeec:	5dc7      	ldrb	r7, [r0, r7]
 800aeee:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800aef2:	4637      	mov	r7, r6
 800aef4:	42bb      	cmp	r3, r7
 800aef6:	460e      	mov	r6, r1
 800aef8:	d9f4      	bls.n	800aee4 <_printf_i+0x11c>
 800aefa:	2b08      	cmp	r3, #8
 800aefc:	d10b      	bne.n	800af16 <_printf_i+0x14e>
 800aefe:	6823      	ldr	r3, [r4, #0]
 800af00:	07de      	lsls	r6, r3, #31
 800af02:	d508      	bpl.n	800af16 <_printf_i+0x14e>
 800af04:	6923      	ldr	r3, [r4, #16]
 800af06:	6861      	ldr	r1, [r4, #4]
 800af08:	4299      	cmp	r1, r3
 800af0a:	bfde      	ittt	le
 800af0c:	2330      	movle	r3, #48	; 0x30
 800af0e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800af12:	f105 35ff 	addle.w	r5, r5, #4294967295
 800af16:	1b52      	subs	r2, r2, r5
 800af18:	6122      	str	r2, [r4, #16]
 800af1a:	464b      	mov	r3, r9
 800af1c:	4621      	mov	r1, r4
 800af1e:	4640      	mov	r0, r8
 800af20:	f8cd a000 	str.w	sl, [sp]
 800af24:	aa03      	add	r2, sp, #12
 800af26:	f7ff fedf 	bl	800ace8 <_printf_common>
 800af2a:	3001      	adds	r0, #1
 800af2c:	d14c      	bne.n	800afc8 <_printf_i+0x200>
 800af2e:	f04f 30ff 	mov.w	r0, #4294967295
 800af32:	b004      	add	sp, #16
 800af34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af38:	4834      	ldr	r0, [pc, #208]	; (800b00c <_printf_i+0x244>)
 800af3a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800af3e:	6829      	ldr	r1, [r5, #0]
 800af40:	6823      	ldr	r3, [r4, #0]
 800af42:	f851 6b04 	ldr.w	r6, [r1], #4
 800af46:	6029      	str	r1, [r5, #0]
 800af48:	061d      	lsls	r5, r3, #24
 800af4a:	d514      	bpl.n	800af76 <_printf_i+0x1ae>
 800af4c:	07df      	lsls	r7, r3, #31
 800af4e:	bf44      	itt	mi
 800af50:	f043 0320 	orrmi.w	r3, r3, #32
 800af54:	6023      	strmi	r3, [r4, #0]
 800af56:	b91e      	cbnz	r6, 800af60 <_printf_i+0x198>
 800af58:	6823      	ldr	r3, [r4, #0]
 800af5a:	f023 0320 	bic.w	r3, r3, #32
 800af5e:	6023      	str	r3, [r4, #0]
 800af60:	2310      	movs	r3, #16
 800af62:	e7af      	b.n	800aec4 <_printf_i+0xfc>
 800af64:	6823      	ldr	r3, [r4, #0]
 800af66:	f043 0320 	orr.w	r3, r3, #32
 800af6a:	6023      	str	r3, [r4, #0]
 800af6c:	2378      	movs	r3, #120	; 0x78
 800af6e:	4828      	ldr	r0, [pc, #160]	; (800b010 <_printf_i+0x248>)
 800af70:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800af74:	e7e3      	b.n	800af3e <_printf_i+0x176>
 800af76:	0659      	lsls	r1, r3, #25
 800af78:	bf48      	it	mi
 800af7a:	b2b6      	uxthmi	r6, r6
 800af7c:	e7e6      	b.n	800af4c <_printf_i+0x184>
 800af7e:	4615      	mov	r5, r2
 800af80:	e7bb      	b.n	800aefa <_printf_i+0x132>
 800af82:	682b      	ldr	r3, [r5, #0]
 800af84:	6826      	ldr	r6, [r4, #0]
 800af86:	1d18      	adds	r0, r3, #4
 800af88:	6961      	ldr	r1, [r4, #20]
 800af8a:	6028      	str	r0, [r5, #0]
 800af8c:	0635      	lsls	r5, r6, #24
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	d501      	bpl.n	800af96 <_printf_i+0x1ce>
 800af92:	6019      	str	r1, [r3, #0]
 800af94:	e002      	b.n	800af9c <_printf_i+0x1d4>
 800af96:	0670      	lsls	r0, r6, #25
 800af98:	d5fb      	bpl.n	800af92 <_printf_i+0x1ca>
 800af9a:	8019      	strh	r1, [r3, #0]
 800af9c:	2300      	movs	r3, #0
 800af9e:	4615      	mov	r5, r2
 800afa0:	6123      	str	r3, [r4, #16]
 800afa2:	e7ba      	b.n	800af1a <_printf_i+0x152>
 800afa4:	682b      	ldr	r3, [r5, #0]
 800afa6:	2100      	movs	r1, #0
 800afa8:	1d1a      	adds	r2, r3, #4
 800afaa:	602a      	str	r2, [r5, #0]
 800afac:	681d      	ldr	r5, [r3, #0]
 800afae:	6862      	ldr	r2, [r4, #4]
 800afb0:	4628      	mov	r0, r5
 800afb2:	f000 fed7 	bl	800bd64 <memchr>
 800afb6:	b108      	cbz	r0, 800afbc <_printf_i+0x1f4>
 800afb8:	1b40      	subs	r0, r0, r5
 800afba:	6060      	str	r0, [r4, #4]
 800afbc:	6863      	ldr	r3, [r4, #4]
 800afbe:	6123      	str	r3, [r4, #16]
 800afc0:	2300      	movs	r3, #0
 800afc2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800afc6:	e7a8      	b.n	800af1a <_printf_i+0x152>
 800afc8:	462a      	mov	r2, r5
 800afca:	4649      	mov	r1, r9
 800afcc:	4640      	mov	r0, r8
 800afce:	6923      	ldr	r3, [r4, #16]
 800afd0:	47d0      	blx	sl
 800afd2:	3001      	adds	r0, #1
 800afd4:	d0ab      	beq.n	800af2e <_printf_i+0x166>
 800afd6:	6823      	ldr	r3, [r4, #0]
 800afd8:	079b      	lsls	r3, r3, #30
 800afda:	d413      	bmi.n	800b004 <_printf_i+0x23c>
 800afdc:	68e0      	ldr	r0, [r4, #12]
 800afde:	9b03      	ldr	r3, [sp, #12]
 800afe0:	4298      	cmp	r0, r3
 800afe2:	bfb8      	it	lt
 800afe4:	4618      	movlt	r0, r3
 800afe6:	e7a4      	b.n	800af32 <_printf_i+0x16a>
 800afe8:	2301      	movs	r3, #1
 800afea:	4632      	mov	r2, r6
 800afec:	4649      	mov	r1, r9
 800afee:	4640      	mov	r0, r8
 800aff0:	47d0      	blx	sl
 800aff2:	3001      	adds	r0, #1
 800aff4:	d09b      	beq.n	800af2e <_printf_i+0x166>
 800aff6:	3501      	adds	r5, #1
 800aff8:	68e3      	ldr	r3, [r4, #12]
 800affa:	9903      	ldr	r1, [sp, #12]
 800affc:	1a5b      	subs	r3, r3, r1
 800affe:	42ab      	cmp	r3, r5
 800b000:	dcf2      	bgt.n	800afe8 <_printf_i+0x220>
 800b002:	e7eb      	b.n	800afdc <_printf_i+0x214>
 800b004:	2500      	movs	r5, #0
 800b006:	f104 0619 	add.w	r6, r4, #25
 800b00a:	e7f5      	b.n	800aff8 <_printf_i+0x230>
 800b00c:	0800d5f2 	.word	0x0800d5f2
 800b010:	0800d603 	.word	0x0800d603

0800b014 <siprintf>:
 800b014:	b40e      	push	{r1, r2, r3}
 800b016:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b01a:	b500      	push	{lr}
 800b01c:	b09c      	sub	sp, #112	; 0x70
 800b01e:	ab1d      	add	r3, sp, #116	; 0x74
 800b020:	9002      	str	r0, [sp, #8]
 800b022:	9006      	str	r0, [sp, #24]
 800b024:	9107      	str	r1, [sp, #28]
 800b026:	9104      	str	r1, [sp, #16]
 800b028:	4808      	ldr	r0, [pc, #32]	; (800b04c <siprintf+0x38>)
 800b02a:	4909      	ldr	r1, [pc, #36]	; (800b050 <siprintf+0x3c>)
 800b02c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b030:	9105      	str	r1, [sp, #20]
 800b032:	6800      	ldr	r0, [r0, #0]
 800b034:	a902      	add	r1, sp, #8
 800b036:	9301      	str	r3, [sp, #4]
 800b038:	f001 fb7e 	bl	800c738 <_svfiprintf_r>
 800b03c:	2200      	movs	r2, #0
 800b03e:	9b02      	ldr	r3, [sp, #8]
 800b040:	701a      	strb	r2, [r3, #0]
 800b042:	b01c      	add	sp, #112	; 0x70
 800b044:	f85d eb04 	ldr.w	lr, [sp], #4
 800b048:	b003      	add	sp, #12
 800b04a:	4770      	bx	lr
 800b04c:	2000006c 	.word	0x2000006c
 800b050:	ffff0208 	.word	0xffff0208

0800b054 <quorem>:
 800b054:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b058:	6903      	ldr	r3, [r0, #16]
 800b05a:	690c      	ldr	r4, [r1, #16]
 800b05c:	4607      	mov	r7, r0
 800b05e:	42a3      	cmp	r3, r4
 800b060:	f2c0 8082 	blt.w	800b168 <quorem+0x114>
 800b064:	3c01      	subs	r4, #1
 800b066:	f100 0514 	add.w	r5, r0, #20
 800b06a:	f101 0814 	add.w	r8, r1, #20
 800b06e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b072:	9301      	str	r3, [sp, #4]
 800b074:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b078:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b07c:	3301      	adds	r3, #1
 800b07e:	429a      	cmp	r2, r3
 800b080:	fbb2 f6f3 	udiv	r6, r2, r3
 800b084:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b088:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b08c:	d331      	bcc.n	800b0f2 <quorem+0x9e>
 800b08e:	f04f 0e00 	mov.w	lr, #0
 800b092:	4640      	mov	r0, r8
 800b094:	46ac      	mov	ip, r5
 800b096:	46f2      	mov	sl, lr
 800b098:	f850 2b04 	ldr.w	r2, [r0], #4
 800b09c:	b293      	uxth	r3, r2
 800b09e:	fb06 e303 	mla	r3, r6, r3, lr
 800b0a2:	0c12      	lsrs	r2, r2, #16
 800b0a4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b0a8:	b29b      	uxth	r3, r3
 800b0aa:	fb06 e202 	mla	r2, r6, r2, lr
 800b0ae:	ebaa 0303 	sub.w	r3, sl, r3
 800b0b2:	f8dc a000 	ldr.w	sl, [ip]
 800b0b6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b0ba:	fa1f fa8a 	uxth.w	sl, sl
 800b0be:	4453      	add	r3, sl
 800b0c0:	f8dc a000 	ldr.w	sl, [ip]
 800b0c4:	b292      	uxth	r2, r2
 800b0c6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b0ca:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b0ce:	b29b      	uxth	r3, r3
 800b0d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b0d4:	4581      	cmp	r9, r0
 800b0d6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b0da:	f84c 3b04 	str.w	r3, [ip], #4
 800b0de:	d2db      	bcs.n	800b098 <quorem+0x44>
 800b0e0:	f855 300b 	ldr.w	r3, [r5, fp]
 800b0e4:	b92b      	cbnz	r3, 800b0f2 <quorem+0x9e>
 800b0e6:	9b01      	ldr	r3, [sp, #4]
 800b0e8:	3b04      	subs	r3, #4
 800b0ea:	429d      	cmp	r5, r3
 800b0ec:	461a      	mov	r2, r3
 800b0ee:	d32f      	bcc.n	800b150 <quorem+0xfc>
 800b0f0:	613c      	str	r4, [r7, #16]
 800b0f2:	4638      	mov	r0, r7
 800b0f4:	f001 f8d0 	bl	800c298 <__mcmp>
 800b0f8:	2800      	cmp	r0, #0
 800b0fa:	db25      	blt.n	800b148 <quorem+0xf4>
 800b0fc:	4628      	mov	r0, r5
 800b0fe:	f04f 0c00 	mov.w	ip, #0
 800b102:	3601      	adds	r6, #1
 800b104:	f858 1b04 	ldr.w	r1, [r8], #4
 800b108:	f8d0 e000 	ldr.w	lr, [r0]
 800b10c:	b28b      	uxth	r3, r1
 800b10e:	ebac 0303 	sub.w	r3, ip, r3
 800b112:	fa1f f28e 	uxth.w	r2, lr
 800b116:	4413      	add	r3, r2
 800b118:	0c0a      	lsrs	r2, r1, #16
 800b11a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b11e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b122:	b29b      	uxth	r3, r3
 800b124:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b128:	45c1      	cmp	r9, r8
 800b12a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b12e:	f840 3b04 	str.w	r3, [r0], #4
 800b132:	d2e7      	bcs.n	800b104 <quorem+0xb0>
 800b134:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b138:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b13c:	b922      	cbnz	r2, 800b148 <quorem+0xf4>
 800b13e:	3b04      	subs	r3, #4
 800b140:	429d      	cmp	r5, r3
 800b142:	461a      	mov	r2, r3
 800b144:	d30a      	bcc.n	800b15c <quorem+0x108>
 800b146:	613c      	str	r4, [r7, #16]
 800b148:	4630      	mov	r0, r6
 800b14a:	b003      	add	sp, #12
 800b14c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b150:	6812      	ldr	r2, [r2, #0]
 800b152:	3b04      	subs	r3, #4
 800b154:	2a00      	cmp	r2, #0
 800b156:	d1cb      	bne.n	800b0f0 <quorem+0x9c>
 800b158:	3c01      	subs	r4, #1
 800b15a:	e7c6      	b.n	800b0ea <quorem+0x96>
 800b15c:	6812      	ldr	r2, [r2, #0]
 800b15e:	3b04      	subs	r3, #4
 800b160:	2a00      	cmp	r2, #0
 800b162:	d1f0      	bne.n	800b146 <quorem+0xf2>
 800b164:	3c01      	subs	r4, #1
 800b166:	e7eb      	b.n	800b140 <quorem+0xec>
 800b168:	2000      	movs	r0, #0
 800b16a:	e7ee      	b.n	800b14a <quorem+0xf6>
 800b16c:	0000      	movs	r0, r0
	...

0800b170 <_dtoa_r>:
 800b170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b174:	4616      	mov	r6, r2
 800b176:	461f      	mov	r7, r3
 800b178:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b17a:	b099      	sub	sp, #100	; 0x64
 800b17c:	4605      	mov	r5, r0
 800b17e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800b182:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800b186:	b974      	cbnz	r4, 800b1a6 <_dtoa_r+0x36>
 800b188:	2010      	movs	r0, #16
 800b18a:	f000 fde3 	bl	800bd54 <malloc>
 800b18e:	4602      	mov	r2, r0
 800b190:	6268      	str	r0, [r5, #36]	; 0x24
 800b192:	b920      	cbnz	r0, 800b19e <_dtoa_r+0x2e>
 800b194:	21ea      	movs	r1, #234	; 0xea
 800b196:	4ba8      	ldr	r3, [pc, #672]	; (800b438 <_dtoa_r+0x2c8>)
 800b198:	48a8      	ldr	r0, [pc, #672]	; (800b43c <_dtoa_r+0x2cc>)
 800b19a:	f001 fbdd 	bl	800c958 <__assert_func>
 800b19e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b1a2:	6004      	str	r4, [r0, #0]
 800b1a4:	60c4      	str	r4, [r0, #12]
 800b1a6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b1a8:	6819      	ldr	r1, [r3, #0]
 800b1aa:	b151      	cbz	r1, 800b1c2 <_dtoa_r+0x52>
 800b1ac:	685a      	ldr	r2, [r3, #4]
 800b1ae:	2301      	movs	r3, #1
 800b1b0:	4093      	lsls	r3, r2
 800b1b2:	604a      	str	r2, [r1, #4]
 800b1b4:	608b      	str	r3, [r1, #8]
 800b1b6:	4628      	mov	r0, r5
 800b1b8:	f000 fe30 	bl	800be1c <_Bfree>
 800b1bc:	2200      	movs	r2, #0
 800b1be:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b1c0:	601a      	str	r2, [r3, #0]
 800b1c2:	1e3b      	subs	r3, r7, #0
 800b1c4:	bfaf      	iteee	ge
 800b1c6:	2300      	movge	r3, #0
 800b1c8:	2201      	movlt	r2, #1
 800b1ca:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b1ce:	9305      	strlt	r3, [sp, #20]
 800b1d0:	bfa8      	it	ge
 800b1d2:	f8c8 3000 	strge.w	r3, [r8]
 800b1d6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800b1da:	4b99      	ldr	r3, [pc, #612]	; (800b440 <_dtoa_r+0x2d0>)
 800b1dc:	bfb8      	it	lt
 800b1de:	f8c8 2000 	strlt.w	r2, [r8]
 800b1e2:	ea33 0309 	bics.w	r3, r3, r9
 800b1e6:	d119      	bne.n	800b21c <_dtoa_r+0xac>
 800b1e8:	f242 730f 	movw	r3, #9999	; 0x270f
 800b1ec:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b1ee:	6013      	str	r3, [r2, #0]
 800b1f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b1f4:	4333      	orrs	r3, r6
 800b1f6:	f000 857f 	beq.w	800bcf8 <_dtoa_r+0xb88>
 800b1fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b1fc:	b953      	cbnz	r3, 800b214 <_dtoa_r+0xa4>
 800b1fe:	4b91      	ldr	r3, [pc, #580]	; (800b444 <_dtoa_r+0x2d4>)
 800b200:	e022      	b.n	800b248 <_dtoa_r+0xd8>
 800b202:	4b91      	ldr	r3, [pc, #580]	; (800b448 <_dtoa_r+0x2d8>)
 800b204:	9303      	str	r3, [sp, #12]
 800b206:	3308      	adds	r3, #8
 800b208:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b20a:	6013      	str	r3, [r2, #0]
 800b20c:	9803      	ldr	r0, [sp, #12]
 800b20e:	b019      	add	sp, #100	; 0x64
 800b210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b214:	4b8b      	ldr	r3, [pc, #556]	; (800b444 <_dtoa_r+0x2d4>)
 800b216:	9303      	str	r3, [sp, #12]
 800b218:	3303      	adds	r3, #3
 800b21a:	e7f5      	b.n	800b208 <_dtoa_r+0x98>
 800b21c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800b220:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800b224:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b228:	2200      	movs	r2, #0
 800b22a:	2300      	movs	r3, #0
 800b22c:	f7f5 fbbc 	bl	80009a8 <__aeabi_dcmpeq>
 800b230:	4680      	mov	r8, r0
 800b232:	b158      	cbz	r0, 800b24c <_dtoa_r+0xdc>
 800b234:	2301      	movs	r3, #1
 800b236:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b238:	6013      	str	r3, [r2, #0]
 800b23a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	f000 8558 	beq.w	800bcf2 <_dtoa_r+0xb82>
 800b242:	4882      	ldr	r0, [pc, #520]	; (800b44c <_dtoa_r+0x2dc>)
 800b244:	6018      	str	r0, [r3, #0]
 800b246:	1e43      	subs	r3, r0, #1
 800b248:	9303      	str	r3, [sp, #12]
 800b24a:	e7df      	b.n	800b20c <_dtoa_r+0x9c>
 800b24c:	ab16      	add	r3, sp, #88	; 0x58
 800b24e:	9301      	str	r3, [sp, #4]
 800b250:	ab17      	add	r3, sp, #92	; 0x5c
 800b252:	9300      	str	r3, [sp, #0]
 800b254:	4628      	mov	r0, r5
 800b256:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b25a:	f001 f8c5 	bl	800c3e8 <__d2b>
 800b25e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b262:	4683      	mov	fp, r0
 800b264:	2c00      	cmp	r4, #0
 800b266:	d07f      	beq.n	800b368 <_dtoa_r+0x1f8>
 800b268:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b26c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b26e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800b272:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b276:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800b27a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800b27e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800b282:	2200      	movs	r2, #0
 800b284:	4b72      	ldr	r3, [pc, #456]	; (800b450 <_dtoa_r+0x2e0>)
 800b286:	f7f4 ff6f 	bl	8000168 <__aeabi_dsub>
 800b28a:	a365      	add	r3, pc, #404	; (adr r3, 800b420 <_dtoa_r+0x2b0>)
 800b28c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b290:	f7f5 f922 	bl	80004d8 <__aeabi_dmul>
 800b294:	a364      	add	r3, pc, #400	; (adr r3, 800b428 <_dtoa_r+0x2b8>)
 800b296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b29a:	f7f4 ff67 	bl	800016c <__adddf3>
 800b29e:	4606      	mov	r6, r0
 800b2a0:	4620      	mov	r0, r4
 800b2a2:	460f      	mov	r7, r1
 800b2a4:	f7f5 f8ae 	bl	8000404 <__aeabi_i2d>
 800b2a8:	a361      	add	r3, pc, #388	; (adr r3, 800b430 <_dtoa_r+0x2c0>)
 800b2aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ae:	f7f5 f913 	bl	80004d8 <__aeabi_dmul>
 800b2b2:	4602      	mov	r2, r0
 800b2b4:	460b      	mov	r3, r1
 800b2b6:	4630      	mov	r0, r6
 800b2b8:	4639      	mov	r1, r7
 800b2ba:	f7f4 ff57 	bl	800016c <__adddf3>
 800b2be:	4606      	mov	r6, r0
 800b2c0:	460f      	mov	r7, r1
 800b2c2:	f7f5 fbb9 	bl	8000a38 <__aeabi_d2iz>
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	4682      	mov	sl, r0
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	4630      	mov	r0, r6
 800b2ce:	4639      	mov	r1, r7
 800b2d0:	f7f5 fb74 	bl	80009bc <__aeabi_dcmplt>
 800b2d4:	b148      	cbz	r0, 800b2ea <_dtoa_r+0x17a>
 800b2d6:	4650      	mov	r0, sl
 800b2d8:	f7f5 f894 	bl	8000404 <__aeabi_i2d>
 800b2dc:	4632      	mov	r2, r6
 800b2de:	463b      	mov	r3, r7
 800b2e0:	f7f5 fb62 	bl	80009a8 <__aeabi_dcmpeq>
 800b2e4:	b908      	cbnz	r0, 800b2ea <_dtoa_r+0x17a>
 800b2e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b2ea:	f1ba 0f16 	cmp.w	sl, #22
 800b2ee:	d858      	bhi.n	800b3a2 <_dtoa_r+0x232>
 800b2f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b2f4:	4b57      	ldr	r3, [pc, #348]	; (800b454 <_dtoa_r+0x2e4>)
 800b2f6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b2fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2fe:	f7f5 fb5d 	bl	80009bc <__aeabi_dcmplt>
 800b302:	2800      	cmp	r0, #0
 800b304:	d04f      	beq.n	800b3a6 <_dtoa_r+0x236>
 800b306:	2300      	movs	r3, #0
 800b308:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b30c:	930f      	str	r3, [sp, #60]	; 0x3c
 800b30e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b310:	1b1c      	subs	r4, r3, r4
 800b312:	1e63      	subs	r3, r4, #1
 800b314:	9309      	str	r3, [sp, #36]	; 0x24
 800b316:	bf49      	itett	mi
 800b318:	f1c4 0301 	rsbmi	r3, r4, #1
 800b31c:	2300      	movpl	r3, #0
 800b31e:	9306      	strmi	r3, [sp, #24]
 800b320:	2300      	movmi	r3, #0
 800b322:	bf54      	ite	pl
 800b324:	9306      	strpl	r3, [sp, #24]
 800b326:	9309      	strmi	r3, [sp, #36]	; 0x24
 800b328:	f1ba 0f00 	cmp.w	sl, #0
 800b32c:	db3d      	blt.n	800b3aa <_dtoa_r+0x23a>
 800b32e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b330:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800b334:	4453      	add	r3, sl
 800b336:	9309      	str	r3, [sp, #36]	; 0x24
 800b338:	2300      	movs	r3, #0
 800b33a:	930a      	str	r3, [sp, #40]	; 0x28
 800b33c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b33e:	2b09      	cmp	r3, #9
 800b340:	f200 808c 	bhi.w	800b45c <_dtoa_r+0x2ec>
 800b344:	2b05      	cmp	r3, #5
 800b346:	bfc4      	itt	gt
 800b348:	3b04      	subgt	r3, #4
 800b34a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800b34c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b34e:	bfc8      	it	gt
 800b350:	2400      	movgt	r4, #0
 800b352:	f1a3 0302 	sub.w	r3, r3, #2
 800b356:	bfd8      	it	le
 800b358:	2401      	movle	r4, #1
 800b35a:	2b03      	cmp	r3, #3
 800b35c:	f200 808a 	bhi.w	800b474 <_dtoa_r+0x304>
 800b360:	e8df f003 	tbb	[pc, r3]
 800b364:	5b4d4f2d 	.word	0x5b4d4f2d
 800b368:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800b36c:	441c      	add	r4, r3
 800b36e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800b372:	2b20      	cmp	r3, #32
 800b374:	bfc3      	ittte	gt
 800b376:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b37a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800b37e:	fa09 f303 	lslgt.w	r3, r9, r3
 800b382:	f1c3 0320 	rsble	r3, r3, #32
 800b386:	bfc6      	itte	gt
 800b388:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b38c:	4318      	orrgt	r0, r3
 800b38e:	fa06 f003 	lslle.w	r0, r6, r3
 800b392:	f7f5 f827 	bl	80003e4 <__aeabi_ui2d>
 800b396:	2301      	movs	r3, #1
 800b398:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800b39c:	3c01      	subs	r4, #1
 800b39e:	9313      	str	r3, [sp, #76]	; 0x4c
 800b3a0:	e76f      	b.n	800b282 <_dtoa_r+0x112>
 800b3a2:	2301      	movs	r3, #1
 800b3a4:	e7b2      	b.n	800b30c <_dtoa_r+0x19c>
 800b3a6:	900f      	str	r0, [sp, #60]	; 0x3c
 800b3a8:	e7b1      	b.n	800b30e <_dtoa_r+0x19e>
 800b3aa:	9b06      	ldr	r3, [sp, #24]
 800b3ac:	eba3 030a 	sub.w	r3, r3, sl
 800b3b0:	9306      	str	r3, [sp, #24]
 800b3b2:	f1ca 0300 	rsb	r3, sl, #0
 800b3b6:	930a      	str	r3, [sp, #40]	; 0x28
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	930e      	str	r3, [sp, #56]	; 0x38
 800b3bc:	e7be      	b.n	800b33c <_dtoa_r+0x1cc>
 800b3be:	2300      	movs	r3, #0
 800b3c0:	930b      	str	r3, [sp, #44]	; 0x2c
 800b3c2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	dc58      	bgt.n	800b47a <_dtoa_r+0x30a>
 800b3c8:	f04f 0901 	mov.w	r9, #1
 800b3cc:	464b      	mov	r3, r9
 800b3ce:	f8cd 9020 	str.w	r9, [sp, #32]
 800b3d2:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800b3d6:	2200      	movs	r2, #0
 800b3d8:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800b3da:	6042      	str	r2, [r0, #4]
 800b3dc:	2204      	movs	r2, #4
 800b3de:	f102 0614 	add.w	r6, r2, #20
 800b3e2:	429e      	cmp	r6, r3
 800b3e4:	6841      	ldr	r1, [r0, #4]
 800b3e6:	d94e      	bls.n	800b486 <_dtoa_r+0x316>
 800b3e8:	4628      	mov	r0, r5
 800b3ea:	f000 fcd7 	bl	800bd9c <_Balloc>
 800b3ee:	9003      	str	r0, [sp, #12]
 800b3f0:	2800      	cmp	r0, #0
 800b3f2:	d14c      	bne.n	800b48e <_dtoa_r+0x31e>
 800b3f4:	4602      	mov	r2, r0
 800b3f6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b3fa:	4b17      	ldr	r3, [pc, #92]	; (800b458 <_dtoa_r+0x2e8>)
 800b3fc:	e6cc      	b.n	800b198 <_dtoa_r+0x28>
 800b3fe:	2301      	movs	r3, #1
 800b400:	e7de      	b.n	800b3c0 <_dtoa_r+0x250>
 800b402:	2300      	movs	r3, #0
 800b404:	930b      	str	r3, [sp, #44]	; 0x2c
 800b406:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b408:	eb0a 0903 	add.w	r9, sl, r3
 800b40c:	f109 0301 	add.w	r3, r9, #1
 800b410:	2b01      	cmp	r3, #1
 800b412:	9308      	str	r3, [sp, #32]
 800b414:	bfb8      	it	lt
 800b416:	2301      	movlt	r3, #1
 800b418:	e7dd      	b.n	800b3d6 <_dtoa_r+0x266>
 800b41a:	2301      	movs	r3, #1
 800b41c:	e7f2      	b.n	800b404 <_dtoa_r+0x294>
 800b41e:	bf00      	nop
 800b420:	636f4361 	.word	0x636f4361
 800b424:	3fd287a7 	.word	0x3fd287a7
 800b428:	8b60c8b3 	.word	0x8b60c8b3
 800b42c:	3fc68a28 	.word	0x3fc68a28
 800b430:	509f79fb 	.word	0x509f79fb
 800b434:	3fd34413 	.word	0x3fd34413
 800b438:	0800d621 	.word	0x0800d621
 800b43c:	0800d638 	.word	0x0800d638
 800b440:	7ff00000 	.word	0x7ff00000
 800b444:	0800d61d 	.word	0x0800d61d
 800b448:	0800d614 	.word	0x0800d614
 800b44c:	0800d5f1 	.word	0x0800d5f1
 800b450:	3ff80000 	.word	0x3ff80000
 800b454:	0800d728 	.word	0x0800d728
 800b458:	0800d693 	.word	0x0800d693
 800b45c:	2401      	movs	r4, #1
 800b45e:	2300      	movs	r3, #0
 800b460:	940b      	str	r4, [sp, #44]	; 0x2c
 800b462:	9322      	str	r3, [sp, #136]	; 0x88
 800b464:	f04f 39ff 	mov.w	r9, #4294967295
 800b468:	2200      	movs	r2, #0
 800b46a:	2312      	movs	r3, #18
 800b46c:	f8cd 9020 	str.w	r9, [sp, #32]
 800b470:	9223      	str	r2, [sp, #140]	; 0x8c
 800b472:	e7b0      	b.n	800b3d6 <_dtoa_r+0x266>
 800b474:	2301      	movs	r3, #1
 800b476:	930b      	str	r3, [sp, #44]	; 0x2c
 800b478:	e7f4      	b.n	800b464 <_dtoa_r+0x2f4>
 800b47a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800b47e:	464b      	mov	r3, r9
 800b480:	f8cd 9020 	str.w	r9, [sp, #32]
 800b484:	e7a7      	b.n	800b3d6 <_dtoa_r+0x266>
 800b486:	3101      	adds	r1, #1
 800b488:	6041      	str	r1, [r0, #4]
 800b48a:	0052      	lsls	r2, r2, #1
 800b48c:	e7a7      	b.n	800b3de <_dtoa_r+0x26e>
 800b48e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b490:	9a03      	ldr	r2, [sp, #12]
 800b492:	601a      	str	r2, [r3, #0]
 800b494:	9b08      	ldr	r3, [sp, #32]
 800b496:	2b0e      	cmp	r3, #14
 800b498:	f200 80a8 	bhi.w	800b5ec <_dtoa_r+0x47c>
 800b49c:	2c00      	cmp	r4, #0
 800b49e:	f000 80a5 	beq.w	800b5ec <_dtoa_r+0x47c>
 800b4a2:	f1ba 0f00 	cmp.w	sl, #0
 800b4a6:	dd34      	ble.n	800b512 <_dtoa_r+0x3a2>
 800b4a8:	4a9a      	ldr	r2, [pc, #616]	; (800b714 <_dtoa_r+0x5a4>)
 800b4aa:	f00a 030f 	and.w	r3, sl, #15
 800b4ae:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b4b2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800b4b6:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b4ba:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800b4be:	ea4f 142a 	mov.w	r4, sl, asr #4
 800b4c2:	d016      	beq.n	800b4f2 <_dtoa_r+0x382>
 800b4c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b4c8:	4b93      	ldr	r3, [pc, #588]	; (800b718 <_dtoa_r+0x5a8>)
 800b4ca:	2703      	movs	r7, #3
 800b4cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b4d0:	f7f5 f92c 	bl	800072c <__aeabi_ddiv>
 800b4d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b4d8:	f004 040f 	and.w	r4, r4, #15
 800b4dc:	4e8e      	ldr	r6, [pc, #568]	; (800b718 <_dtoa_r+0x5a8>)
 800b4de:	b954      	cbnz	r4, 800b4f6 <_dtoa_r+0x386>
 800b4e0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b4e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b4e8:	f7f5 f920 	bl	800072c <__aeabi_ddiv>
 800b4ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b4f0:	e029      	b.n	800b546 <_dtoa_r+0x3d6>
 800b4f2:	2702      	movs	r7, #2
 800b4f4:	e7f2      	b.n	800b4dc <_dtoa_r+0x36c>
 800b4f6:	07e1      	lsls	r1, r4, #31
 800b4f8:	d508      	bpl.n	800b50c <_dtoa_r+0x39c>
 800b4fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b4fe:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b502:	f7f4 ffe9 	bl	80004d8 <__aeabi_dmul>
 800b506:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b50a:	3701      	adds	r7, #1
 800b50c:	1064      	asrs	r4, r4, #1
 800b50e:	3608      	adds	r6, #8
 800b510:	e7e5      	b.n	800b4de <_dtoa_r+0x36e>
 800b512:	f000 80a5 	beq.w	800b660 <_dtoa_r+0x4f0>
 800b516:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b51a:	f1ca 0400 	rsb	r4, sl, #0
 800b51e:	4b7d      	ldr	r3, [pc, #500]	; (800b714 <_dtoa_r+0x5a4>)
 800b520:	f004 020f 	and.w	r2, r4, #15
 800b524:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b52c:	f7f4 ffd4 	bl	80004d8 <__aeabi_dmul>
 800b530:	2702      	movs	r7, #2
 800b532:	2300      	movs	r3, #0
 800b534:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b538:	4e77      	ldr	r6, [pc, #476]	; (800b718 <_dtoa_r+0x5a8>)
 800b53a:	1124      	asrs	r4, r4, #4
 800b53c:	2c00      	cmp	r4, #0
 800b53e:	f040 8084 	bne.w	800b64a <_dtoa_r+0x4da>
 800b542:	2b00      	cmp	r3, #0
 800b544:	d1d2      	bne.n	800b4ec <_dtoa_r+0x37c>
 800b546:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b548:	2b00      	cmp	r3, #0
 800b54a:	f000 808b 	beq.w	800b664 <_dtoa_r+0x4f4>
 800b54e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800b552:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800b556:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b55a:	2200      	movs	r2, #0
 800b55c:	4b6f      	ldr	r3, [pc, #444]	; (800b71c <_dtoa_r+0x5ac>)
 800b55e:	f7f5 fa2d 	bl	80009bc <__aeabi_dcmplt>
 800b562:	2800      	cmp	r0, #0
 800b564:	d07e      	beq.n	800b664 <_dtoa_r+0x4f4>
 800b566:	9b08      	ldr	r3, [sp, #32]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d07b      	beq.n	800b664 <_dtoa_r+0x4f4>
 800b56c:	f1b9 0f00 	cmp.w	r9, #0
 800b570:	dd38      	ble.n	800b5e4 <_dtoa_r+0x474>
 800b572:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b576:	2200      	movs	r2, #0
 800b578:	4b69      	ldr	r3, [pc, #420]	; (800b720 <_dtoa_r+0x5b0>)
 800b57a:	f7f4 ffad 	bl	80004d8 <__aeabi_dmul>
 800b57e:	464c      	mov	r4, r9
 800b580:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b584:	f10a 38ff 	add.w	r8, sl, #4294967295
 800b588:	3701      	adds	r7, #1
 800b58a:	4638      	mov	r0, r7
 800b58c:	f7f4 ff3a 	bl	8000404 <__aeabi_i2d>
 800b590:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b594:	f7f4 ffa0 	bl	80004d8 <__aeabi_dmul>
 800b598:	2200      	movs	r2, #0
 800b59a:	4b62      	ldr	r3, [pc, #392]	; (800b724 <_dtoa_r+0x5b4>)
 800b59c:	f7f4 fde6 	bl	800016c <__adddf3>
 800b5a0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800b5a4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b5a8:	9611      	str	r6, [sp, #68]	; 0x44
 800b5aa:	2c00      	cmp	r4, #0
 800b5ac:	d15d      	bne.n	800b66a <_dtoa_r+0x4fa>
 800b5ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5b2:	2200      	movs	r2, #0
 800b5b4:	4b5c      	ldr	r3, [pc, #368]	; (800b728 <_dtoa_r+0x5b8>)
 800b5b6:	f7f4 fdd7 	bl	8000168 <__aeabi_dsub>
 800b5ba:	4602      	mov	r2, r0
 800b5bc:	460b      	mov	r3, r1
 800b5be:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b5c2:	4633      	mov	r3, r6
 800b5c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b5c6:	f7f5 fa17 	bl	80009f8 <__aeabi_dcmpgt>
 800b5ca:	2800      	cmp	r0, #0
 800b5cc:	f040 829c 	bne.w	800bb08 <_dtoa_r+0x998>
 800b5d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5d4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b5d6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800b5da:	f7f5 f9ef 	bl	80009bc <__aeabi_dcmplt>
 800b5de:	2800      	cmp	r0, #0
 800b5e0:	f040 8290 	bne.w	800bb04 <_dtoa_r+0x994>
 800b5e4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800b5e8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b5ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	f2c0 8152 	blt.w	800b898 <_dtoa_r+0x728>
 800b5f4:	f1ba 0f0e 	cmp.w	sl, #14
 800b5f8:	f300 814e 	bgt.w	800b898 <_dtoa_r+0x728>
 800b5fc:	4b45      	ldr	r3, [pc, #276]	; (800b714 <_dtoa_r+0x5a4>)
 800b5fe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b602:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b606:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800b60a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	f280 80db 	bge.w	800b7c8 <_dtoa_r+0x658>
 800b612:	9b08      	ldr	r3, [sp, #32]
 800b614:	2b00      	cmp	r3, #0
 800b616:	f300 80d7 	bgt.w	800b7c8 <_dtoa_r+0x658>
 800b61a:	f040 8272 	bne.w	800bb02 <_dtoa_r+0x992>
 800b61e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b622:	2200      	movs	r2, #0
 800b624:	4b40      	ldr	r3, [pc, #256]	; (800b728 <_dtoa_r+0x5b8>)
 800b626:	f7f4 ff57 	bl	80004d8 <__aeabi_dmul>
 800b62a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b62e:	f7f5 f9d9 	bl	80009e4 <__aeabi_dcmpge>
 800b632:	9c08      	ldr	r4, [sp, #32]
 800b634:	4626      	mov	r6, r4
 800b636:	2800      	cmp	r0, #0
 800b638:	f040 8248 	bne.w	800bacc <_dtoa_r+0x95c>
 800b63c:	2331      	movs	r3, #49	; 0x31
 800b63e:	9f03      	ldr	r7, [sp, #12]
 800b640:	f10a 0a01 	add.w	sl, sl, #1
 800b644:	f807 3b01 	strb.w	r3, [r7], #1
 800b648:	e244      	b.n	800bad4 <_dtoa_r+0x964>
 800b64a:	07e2      	lsls	r2, r4, #31
 800b64c:	d505      	bpl.n	800b65a <_dtoa_r+0x4ea>
 800b64e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b652:	f7f4 ff41 	bl	80004d8 <__aeabi_dmul>
 800b656:	2301      	movs	r3, #1
 800b658:	3701      	adds	r7, #1
 800b65a:	1064      	asrs	r4, r4, #1
 800b65c:	3608      	adds	r6, #8
 800b65e:	e76d      	b.n	800b53c <_dtoa_r+0x3cc>
 800b660:	2702      	movs	r7, #2
 800b662:	e770      	b.n	800b546 <_dtoa_r+0x3d6>
 800b664:	46d0      	mov	r8, sl
 800b666:	9c08      	ldr	r4, [sp, #32]
 800b668:	e78f      	b.n	800b58a <_dtoa_r+0x41a>
 800b66a:	9903      	ldr	r1, [sp, #12]
 800b66c:	4b29      	ldr	r3, [pc, #164]	; (800b714 <_dtoa_r+0x5a4>)
 800b66e:	4421      	add	r1, r4
 800b670:	9112      	str	r1, [sp, #72]	; 0x48
 800b672:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b674:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b678:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800b67c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b680:	2900      	cmp	r1, #0
 800b682:	d055      	beq.n	800b730 <_dtoa_r+0x5c0>
 800b684:	2000      	movs	r0, #0
 800b686:	4929      	ldr	r1, [pc, #164]	; (800b72c <_dtoa_r+0x5bc>)
 800b688:	f7f5 f850 	bl	800072c <__aeabi_ddiv>
 800b68c:	463b      	mov	r3, r7
 800b68e:	4632      	mov	r2, r6
 800b690:	f7f4 fd6a 	bl	8000168 <__aeabi_dsub>
 800b694:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b698:	9f03      	ldr	r7, [sp, #12]
 800b69a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b69e:	f7f5 f9cb 	bl	8000a38 <__aeabi_d2iz>
 800b6a2:	4604      	mov	r4, r0
 800b6a4:	f7f4 feae 	bl	8000404 <__aeabi_i2d>
 800b6a8:	4602      	mov	r2, r0
 800b6aa:	460b      	mov	r3, r1
 800b6ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b6b0:	f7f4 fd5a 	bl	8000168 <__aeabi_dsub>
 800b6b4:	4602      	mov	r2, r0
 800b6b6:	460b      	mov	r3, r1
 800b6b8:	3430      	adds	r4, #48	; 0x30
 800b6ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b6be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b6c2:	f807 4b01 	strb.w	r4, [r7], #1
 800b6c6:	f7f5 f979 	bl	80009bc <__aeabi_dcmplt>
 800b6ca:	2800      	cmp	r0, #0
 800b6cc:	d174      	bne.n	800b7b8 <_dtoa_r+0x648>
 800b6ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b6d2:	2000      	movs	r0, #0
 800b6d4:	4911      	ldr	r1, [pc, #68]	; (800b71c <_dtoa_r+0x5ac>)
 800b6d6:	f7f4 fd47 	bl	8000168 <__aeabi_dsub>
 800b6da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b6de:	f7f5 f96d 	bl	80009bc <__aeabi_dcmplt>
 800b6e2:	2800      	cmp	r0, #0
 800b6e4:	f040 80b7 	bne.w	800b856 <_dtoa_r+0x6e6>
 800b6e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b6ea:	429f      	cmp	r7, r3
 800b6ec:	f43f af7a 	beq.w	800b5e4 <_dtoa_r+0x474>
 800b6f0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	4b0a      	ldr	r3, [pc, #40]	; (800b720 <_dtoa_r+0x5b0>)
 800b6f8:	f7f4 feee 	bl	80004d8 <__aeabi_dmul>
 800b6fc:	2200      	movs	r2, #0
 800b6fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b702:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b706:	4b06      	ldr	r3, [pc, #24]	; (800b720 <_dtoa_r+0x5b0>)
 800b708:	f7f4 fee6 	bl	80004d8 <__aeabi_dmul>
 800b70c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b710:	e7c3      	b.n	800b69a <_dtoa_r+0x52a>
 800b712:	bf00      	nop
 800b714:	0800d728 	.word	0x0800d728
 800b718:	0800d700 	.word	0x0800d700
 800b71c:	3ff00000 	.word	0x3ff00000
 800b720:	40240000 	.word	0x40240000
 800b724:	401c0000 	.word	0x401c0000
 800b728:	40140000 	.word	0x40140000
 800b72c:	3fe00000 	.word	0x3fe00000
 800b730:	4630      	mov	r0, r6
 800b732:	4639      	mov	r1, r7
 800b734:	f7f4 fed0 	bl	80004d8 <__aeabi_dmul>
 800b738:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b73a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b73e:	9c03      	ldr	r4, [sp, #12]
 800b740:	9314      	str	r3, [sp, #80]	; 0x50
 800b742:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b746:	f7f5 f977 	bl	8000a38 <__aeabi_d2iz>
 800b74a:	9015      	str	r0, [sp, #84]	; 0x54
 800b74c:	f7f4 fe5a 	bl	8000404 <__aeabi_i2d>
 800b750:	4602      	mov	r2, r0
 800b752:	460b      	mov	r3, r1
 800b754:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b758:	f7f4 fd06 	bl	8000168 <__aeabi_dsub>
 800b75c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b75e:	4606      	mov	r6, r0
 800b760:	3330      	adds	r3, #48	; 0x30
 800b762:	f804 3b01 	strb.w	r3, [r4], #1
 800b766:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b768:	460f      	mov	r7, r1
 800b76a:	429c      	cmp	r4, r3
 800b76c:	f04f 0200 	mov.w	r2, #0
 800b770:	d124      	bne.n	800b7bc <_dtoa_r+0x64c>
 800b772:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b776:	4bb0      	ldr	r3, [pc, #704]	; (800ba38 <_dtoa_r+0x8c8>)
 800b778:	f7f4 fcf8 	bl	800016c <__adddf3>
 800b77c:	4602      	mov	r2, r0
 800b77e:	460b      	mov	r3, r1
 800b780:	4630      	mov	r0, r6
 800b782:	4639      	mov	r1, r7
 800b784:	f7f5 f938 	bl	80009f8 <__aeabi_dcmpgt>
 800b788:	2800      	cmp	r0, #0
 800b78a:	d163      	bne.n	800b854 <_dtoa_r+0x6e4>
 800b78c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b790:	2000      	movs	r0, #0
 800b792:	49a9      	ldr	r1, [pc, #676]	; (800ba38 <_dtoa_r+0x8c8>)
 800b794:	f7f4 fce8 	bl	8000168 <__aeabi_dsub>
 800b798:	4602      	mov	r2, r0
 800b79a:	460b      	mov	r3, r1
 800b79c:	4630      	mov	r0, r6
 800b79e:	4639      	mov	r1, r7
 800b7a0:	f7f5 f90c 	bl	80009bc <__aeabi_dcmplt>
 800b7a4:	2800      	cmp	r0, #0
 800b7a6:	f43f af1d 	beq.w	800b5e4 <_dtoa_r+0x474>
 800b7aa:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800b7ac:	1e7b      	subs	r3, r7, #1
 800b7ae:	9314      	str	r3, [sp, #80]	; 0x50
 800b7b0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800b7b4:	2b30      	cmp	r3, #48	; 0x30
 800b7b6:	d0f8      	beq.n	800b7aa <_dtoa_r+0x63a>
 800b7b8:	46c2      	mov	sl, r8
 800b7ba:	e03b      	b.n	800b834 <_dtoa_r+0x6c4>
 800b7bc:	4b9f      	ldr	r3, [pc, #636]	; (800ba3c <_dtoa_r+0x8cc>)
 800b7be:	f7f4 fe8b 	bl	80004d8 <__aeabi_dmul>
 800b7c2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b7c6:	e7bc      	b.n	800b742 <_dtoa_r+0x5d2>
 800b7c8:	9f03      	ldr	r7, [sp, #12]
 800b7ca:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800b7ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b7d2:	4640      	mov	r0, r8
 800b7d4:	4649      	mov	r1, r9
 800b7d6:	f7f4 ffa9 	bl	800072c <__aeabi_ddiv>
 800b7da:	f7f5 f92d 	bl	8000a38 <__aeabi_d2iz>
 800b7de:	4604      	mov	r4, r0
 800b7e0:	f7f4 fe10 	bl	8000404 <__aeabi_i2d>
 800b7e4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b7e8:	f7f4 fe76 	bl	80004d8 <__aeabi_dmul>
 800b7ec:	4602      	mov	r2, r0
 800b7ee:	460b      	mov	r3, r1
 800b7f0:	4640      	mov	r0, r8
 800b7f2:	4649      	mov	r1, r9
 800b7f4:	f7f4 fcb8 	bl	8000168 <__aeabi_dsub>
 800b7f8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800b7fc:	f807 6b01 	strb.w	r6, [r7], #1
 800b800:	9e03      	ldr	r6, [sp, #12]
 800b802:	f8dd c020 	ldr.w	ip, [sp, #32]
 800b806:	1bbe      	subs	r6, r7, r6
 800b808:	45b4      	cmp	ip, r6
 800b80a:	4602      	mov	r2, r0
 800b80c:	460b      	mov	r3, r1
 800b80e:	d136      	bne.n	800b87e <_dtoa_r+0x70e>
 800b810:	f7f4 fcac 	bl	800016c <__adddf3>
 800b814:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b818:	4680      	mov	r8, r0
 800b81a:	4689      	mov	r9, r1
 800b81c:	f7f5 f8ec 	bl	80009f8 <__aeabi_dcmpgt>
 800b820:	bb58      	cbnz	r0, 800b87a <_dtoa_r+0x70a>
 800b822:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b826:	4640      	mov	r0, r8
 800b828:	4649      	mov	r1, r9
 800b82a:	f7f5 f8bd 	bl	80009a8 <__aeabi_dcmpeq>
 800b82e:	b108      	cbz	r0, 800b834 <_dtoa_r+0x6c4>
 800b830:	07e1      	lsls	r1, r4, #31
 800b832:	d422      	bmi.n	800b87a <_dtoa_r+0x70a>
 800b834:	4628      	mov	r0, r5
 800b836:	4659      	mov	r1, fp
 800b838:	f000 faf0 	bl	800be1c <_Bfree>
 800b83c:	2300      	movs	r3, #0
 800b83e:	703b      	strb	r3, [r7, #0]
 800b840:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b842:	f10a 0001 	add.w	r0, sl, #1
 800b846:	6018      	str	r0, [r3, #0]
 800b848:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	f43f acde 	beq.w	800b20c <_dtoa_r+0x9c>
 800b850:	601f      	str	r7, [r3, #0]
 800b852:	e4db      	b.n	800b20c <_dtoa_r+0x9c>
 800b854:	4627      	mov	r7, r4
 800b856:	463b      	mov	r3, r7
 800b858:	461f      	mov	r7, r3
 800b85a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b85e:	2a39      	cmp	r2, #57	; 0x39
 800b860:	d107      	bne.n	800b872 <_dtoa_r+0x702>
 800b862:	9a03      	ldr	r2, [sp, #12]
 800b864:	429a      	cmp	r2, r3
 800b866:	d1f7      	bne.n	800b858 <_dtoa_r+0x6e8>
 800b868:	2230      	movs	r2, #48	; 0x30
 800b86a:	9903      	ldr	r1, [sp, #12]
 800b86c:	f108 0801 	add.w	r8, r8, #1
 800b870:	700a      	strb	r2, [r1, #0]
 800b872:	781a      	ldrb	r2, [r3, #0]
 800b874:	3201      	adds	r2, #1
 800b876:	701a      	strb	r2, [r3, #0]
 800b878:	e79e      	b.n	800b7b8 <_dtoa_r+0x648>
 800b87a:	46d0      	mov	r8, sl
 800b87c:	e7eb      	b.n	800b856 <_dtoa_r+0x6e6>
 800b87e:	2200      	movs	r2, #0
 800b880:	4b6e      	ldr	r3, [pc, #440]	; (800ba3c <_dtoa_r+0x8cc>)
 800b882:	f7f4 fe29 	bl	80004d8 <__aeabi_dmul>
 800b886:	2200      	movs	r2, #0
 800b888:	2300      	movs	r3, #0
 800b88a:	4680      	mov	r8, r0
 800b88c:	4689      	mov	r9, r1
 800b88e:	f7f5 f88b 	bl	80009a8 <__aeabi_dcmpeq>
 800b892:	2800      	cmp	r0, #0
 800b894:	d09b      	beq.n	800b7ce <_dtoa_r+0x65e>
 800b896:	e7cd      	b.n	800b834 <_dtoa_r+0x6c4>
 800b898:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b89a:	2a00      	cmp	r2, #0
 800b89c:	f000 80d0 	beq.w	800ba40 <_dtoa_r+0x8d0>
 800b8a0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b8a2:	2a01      	cmp	r2, #1
 800b8a4:	f300 80ae 	bgt.w	800ba04 <_dtoa_r+0x894>
 800b8a8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b8aa:	2a00      	cmp	r2, #0
 800b8ac:	f000 80a6 	beq.w	800b9fc <_dtoa_r+0x88c>
 800b8b0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b8b4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b8b6:	9f06      	ldr	r7, [sp, #24]
 800b8b8:	9a06      	ldr	r2, [sp, #24]
 800b8ba:	2101      	movs	r1, #1
 800b8bc:	441a      	add	r2, r3
 800b8be:	9206      	str	r2, [sp, #24]
 800b8c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b8c2:	4628      	mov	r0, r5
 800b8c4:	441a      	add	r2, r3
 800b8c6:	9209      	str	r2, [sp, #36]	; 0x24
 800b8c8:	f000 fb5e 	bl	800bf88 <__i2b>
 800b8cc:	4606      	mov	r6, r0
 800b8ce:	2f00      	cmp	r7, #0
 800b8d0:	dd0c      	ble.n	800b8ec <_dtoa_r+0x77c>
 800b8d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	dd09      	ble.n	800b8ec <_dtoa_r+0x77c>
 800b8d8:	42bb      	cmp	r3, r7
 800b8da:	bfa8      	it	ge
 800b8dc:	463b      	movge	r3, r7
 800b8de:	9a06      	ldr	r2, [sp, #24]
 800b8e0:	1aff      	subs	r7, r7, r3
 800b8e2:	1ad2      	subs	r2, r2, r3
 800b8e4:	9206      	str	r2, [sp, #24]
 800b8e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b8e8:	1ad3      	subs	r3, r2, r3
 800b8ea:	9309      	str	r3, [sp, #36]	; 0x24
 800b8ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8ee:	b1f3      	cbz	r3, 800b92e <_dtoa_r+0x7be>
 800b8f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	f000 80a8 	beq.w	800ba48 <_dtoa_r+0x8d8>
 800b8f8:	2c00      	cmp	r4, #0
 800b8fa:	dd10      	ble.n	800b91e <_dtoa_r+0x7ae>
 800b8fc:	4631      	mov	r1, r6
 800b8fe:	4622      	mov	r2, r4
 800b900:	4628      	mov	r0, r5
 800b902:	f000 fbff 	bl	800c104 <__pow5mult>
 800b906:	465a      	mov	r2, fp
 800b908:	4601      	mov	r1, r0
 800b90a:	4606      	mov	r6, r0
 800b90c:	4628      	mov	r0, r5
 800b90e:	f000 fb51 	bl	800bfb4 <__multiply>
 800b912:	4680      	mov	r8, r0
 800b914:	4659      	mov	r1, fp
 800b916:	4628      	mov	r0, r5
 800b918:	f000 fa80 	bl	800be1c <_Bfree>
 800b91c:	46c3      	mov	fp, r8
 800b91e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b920:	1b1a      	subs	r2, r3, r4
 800b922:	d004      	beq.n	800b92e <_dtoa_r+0x7be>
 800b924:	4659      	mov	r1, fp
 800b926:	4628      	mov	r0, r5
 800b928:	f000 fbec 	bl	800c104 <__pow5mult>
 800b92c:	4683      	mov	fp, r0
 800b92e:	2101      	movs	r1, #1
 800b930:	4628      	mov	r0, r5
 800b932:	f000 fb29 	bl	800bf88 <__i2b>
 800b936:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b938:	4604      	mov	r4, r0
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	f340 8086 	ble.w	800ba4c <_dtoa_r+0x8dc>
 800b940:	461a      	mov	r2, r3
 800b942:	4601      	mov	r1, r0
 800b944:	4628      	mov	r0, r5
 800b946:	f000 fbdd 	bl	800c104 <__pow5mult>
 800b94a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b94c:	4604      	mov	r4, r0
 800b94e:	2b01      	cmp	r3, #1
 800b950:	dd7f      	ble.n	800ba52 <_dtoa_r+0x8e2>
 800b952:	f04f 0800 	mov.w	r8, #0
 800b956:	6923      	ldr	r3, [r4, #16]
 800b958:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b95c:	6918      	ldr	r0, [r3, #16]
 800b95e:	f000 fac5 	bl	800beec <__hi0bits>
 800b962:	f1c0 0020 	rsb	r0, r0, #32
 800b966:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b968:	4418      	add	r0, r3
 800b96a:	f010 001f 	ands.w	r0, r0, #31
 800b96e:	f000 8092 	beq.w	800ba96 <_dtoa_r+0x926>
 800b972:	f1c0 0320 	rsb	r3, r0, #32
 800b976:	2b04      	cmp	r3, #4
 800b978:	f340 808a 	ble.w	800ba90 <_dtoa_r+0x920>
 800b97c:	f1c0 001c 	rsb	r0, r0, #28
 800b980:	9b06      	ldr	r3, [sp, #24]
 800b982:	4407      	add	r7, r0
 800b984:	4403      	add	r3, r0
 800b986:	9306      	str	r3, [sp, #24]
 800b988:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b98a:	4403      	add	r3, r0
 800b98c:	9309      	str	r3, [sp, #36]	; 0x24
 800b98e:	9b06      	ldr	r3, [sp, #24]
 800b990:	2b00      	cmp	r3, #0
 800b992:	dd05      	ble.n	800b9a0 <_dtoa_r+0x830>
 800b994:	4659      	mov	r1, fp
 800b996:	461a      	mov	r2, r3
 800b998:	4628      	mov	r0, r5
 800b99a:	f000 fc0d 	bl	800c1b8 <__lshift>
 800b99e:	4683      	mov	fp, r0
 800b9a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	dd05      	ble.n	800b9b2 <_dtoa_r+0x842>
 800b9a6:	4621      	mov	r1, r4
 800b9a8:	461a      	mov	r2, r3
 800b9aa:	4628      	mov	r0, r5
 800b9ac:	f000 fc04 	bl	800c1b8 <__lshift>
 800b9b0:	4604      	mov	r4, r0
 800b9b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d070      	beq.n	800ba9a <_dtoa_r+0x92a>
 800b9b8:	4621      	mov	r1, r4
 800b9ba:	4658      	mov	r0, fp
 800b9bc:	f000 fc6c 	bl	800c298 <__mcmp>
 800b9c0:	2800      	cmp	r0, #0
 800b9c2:	da6a      	bge.n	800ba9a <_dtoa_r+0x92a>
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	4659      	mov	r1, fp
 800b9c8:	220a      	movs	r2, #10
 800b9ca:	4628      	mov	r0, r5
 800b9cc:	f000 fa48 	bl	800be60 <__multadd>
 800b9d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b9d2:	4683      	mov	fp, r0
 800b9d4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	f000 8194 	beq.w	800bd06 <_dtoa_r+0xb96>
 800b9de:	4631      	mov	r1, r6
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	220a      	movs	r2, #10
 800b9e4:	4628      	mov	r0, r5
 800b9e6:	f000 fa3b 	bl	800be60 <__multadd>
 800b9ea:	f1b9 0f00 	cmp.w	r9, #0
 800b9ee:	4606      	mov	r6, r0
 800b9f0:	f300 8093 	bgt.w	800bb1a <_dtoa_r+0x9aa>
 800b9f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b9f6:	2b02      	cmp	r3, #2
 800b9f8:	dc57      	bgt.n	800baaa <_dtoa_r+0x93a>
 800b9fa:	e08e      	b.n	800bb1a <_dtoa_r+0x9aa>
 800b9fc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b9fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ba02:	e757      	b.n	800b8b4 <_dtoa_r+0x744>
 800ba04:	9b08      	ldr	r3, [sp, #32]
 800ba06:	1e5c      	subs	r4, r3, #1
 800ba08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba0a:	42a3      	cmp	r3, r4
 800ba0c:	bfb7      	itett	lt
 800ba0e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800ba10:	1b1c      	subge	r4, r3, r4
 800ba12:	1ae2      	sublt	r2, r4, r3
 800ba14:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800ba16:	bfbe      	ittt	lt
 800ba18:	940a      	strlt	r4, [sp, #40]	; 0x28
 800ba1a:	189b      	addlt	r3, r3, r2
 800ba1c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800ba1e:	9b08      	ldr	r3, [sp, #32]
 800ba20:	bfb8      	it	lt
 800ba22:	2400      	movlt	r4, #0
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	bfbb      	ittet	lt
 800ba28:	9b06      	ldrlt	r3, [sp, #24]
 800ba2a:	9a08      	ldrlt	r2, [sp, #32]
 800ba2c:	9f06      	ldrge	r7, [sp, #24]
 800ba2e:	1a9f      	sublt	r7, r3, r2
 800ba30:	bfac      	ite	ge
 800ba32:	9b08      	ldrge	r3, [sp, #32]
 800ba34:	2300      	movlt	r3, #0
 800ba36:	e73f      	b.n	800b8b8 <_dtoa_r+0x748>
 800ba38:	3fe00000 	.word	0x3fe00000
 800ba3c:	40240000 	.word	0x40240000
 800ba40:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800ba42:	9f06      	ldr	r7, [sp, #24]
 800ba44:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800ba46:	e742      	b.n	800b8ce <_dtoa_r+0x75e>
 800ba48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ba4a:	e76b      	b.n	800b924 <_dtoa_r+0x7b4>
 800ba4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ba4e:	2b01      	cmp	r3, #1
 800ba50:	dc19      	bgt.n	800ba86 <_dtoa_r+0x916>
 800ba52:	9b04      	ldr	r3, [sp, #16]
 800ba54:	b9bb      	cbnz	r3, 800ba86 <_dtoa_r+0x916>
 800ba56:	9b05      	ldr	r3, [sp, #20]
 800ba58:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ba5c:	b99b      	cbnz	r3, 800ba86 <_dtoa_r+0x916>
 800ba5e:	9b05      	ldr	r3, [sp, #20]
 800ba60:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ba64:	0d1b      	lsrs	r3, r3, #20
 800ba66:	051b      	lsls	r3, r3, #20
 800ba68:	b183      	cbz	r3, 800ba8c <_dtoa_r+0x91c>
 800ba6a:	f04f 0801 	mov.w	r8, #1
 800ba6e:	9b06      	ldr	r3, [sp, #24]
 800ba70:	3301      	adds	r3, #1
 800ba72:	9306      	str	r3, [sp, #24]
 800ba74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba76:	3301      	adds	r3, #1
 800ba78:	9309      	str	r3, [sp, #36]	; 0x24
 800ba7a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	f47f af6a 	bne.w	800b956 <_dtoa_r+0x7e6>
 800ba82:	2001      	movs	r0, #1
 800ba84:	e76f      	b.n	800b966 <_dtoa_r+0x7f6>
 800ba86:	f04f 0800 	mov.w	r8, #0
 800ba8a:	e7f6      	b.n	800ba7a <_dtoa_r+0x90a>
 800ba8c:	4698      	mov	r8, r3
 800ba8e:	e7f4      	b.n	800ba7a <_dtoa_r+0x90a>
 800ba90:	f43f af7d 	beq.w	800b98e <_dtoa_r+0x81e>
 800ba94:	4618      	mov	r0, r3
 800ba96:	301c      	adds	r0, #28
 800ba98:	e772      	b.n	800b980 <_dtoa_r+0x810>
 800ba9a:	9b08      	ldr	r3, [sp, #32]
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	dc36      	bgt.n	800bb0e <_dtoa_r+0x99e>
 800baa0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800baa2:	2b02      	cmp	r3, #2
 800baa4:	dd33      	ble.n	800bb0e <_dtoa_r+0x99e>
 800baa6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800baaa:	f1b9 0f00 	cmp.w	r9, #0
 800baae:	d10d      	bne.n	800bacc <_dtoa_r+0x95c>
 800bab0:	4621      	mov	r1, r4
 800bab2:	464b      	mov	r3, r9
 800bab4:	2205      	movs	r2, #5
 800bab6:	4628      	mov	r0, r5
 800bab8:	f000 f9d2 	bl	800be60 <__multadd>
 800babc:	4601      	mov	r1, r0
 800babe:	4604      	mov	r4, r0
 800bac0:	4658      	mov	r0, fp
 800bac2:	f000 fbe9 	bl	800c298 <__mcmp>
 800bac6:	2800      	cmp	r0, #0
 800bac8:	f73f adb8 	bgt.w	800b63c <_dtoa_r+0x4cc>
 800bacc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800bace:	9f03      	ldr	r7, [sp, #12]
 800bad0:	ea6f 0a03 	mvn.w	sl, r3
 800bad4:	f04f 0800 	mov.w	r8, #0
 800bad8:	4621      	mov	r1, r4
 800bada:	4628      	mov	r0, r5
 800badc:	f000 f99e 	bl	800be1c <_Bfree>
 800bae0:	2e00      	cmp	r6, #0
 800bae2:	f43f aea7 	beq.w	800b834 <_dtoa_r+0x6c4>
 800bae6:	f1b8 0f00 	cmp.w	r8, #0
 800baea:	d005      	beq.n	800baf8 <_dtoa_r+0x988>
 800baec:	45b0      	cmp	r8, r6
 800baee:	d003      	beq.n	800baf8 <_dtoa_r+0x988>
 800baf0:	4641      	mov	r1, r8
 800baf2:	4628      	mov	r0, r5
 800baf4:	f000 f992 	bl	800be1c <_Bfree>
 800baf8:	4631      	mov	r1, r6
 800bafa:	4628      	mov	r0, r5
 800bafc:	f000 f98e 	bl	800be1c <_Bfree>
 800bb00:	e698      	b.n	800b834 <_dtoa_r+0x6c4>
 800bb02:	2400      	movs	r4, #0
 800bb04:	4626      	mov	r6, r4
 800bb06:	e7e1      	b.n	800bacc <_dtoa_r+0x95c>
 800bb08:	46c2      	mov	sl, r8
 800bb0a:	4626      	mov	r6, r4
 800bb0c:	e596      	b.n	800b63c <_dtoa_r+0x4cc>
 800bb0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bb10:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	f000 80fd 	beq.w	800bd14 <_dtoa_r+0xba4>
 800bb1a:	2f00      	cmp	r7, #0
 800bb1c:	dd05      	ble.n	800bb2a <_dtoa_r+0x9ba>
 800bb1e:	4631      	mov	r1, r6
 800bb20:	463a      	mov	r2, r7
 800bb22:	4628      	mov	r0, r5
 800bb24:	f000 fb48 	bl	800c1b8 <__lshift>
 800bb28:	4606      	mov	r6, r0
 800bb2a:	f1b8 0f00 	cmp.w	r8, #0
 800bb2e:	d05c      	beq.n	800bbea <_dtoa_r+0xa7a>
 800bb30:	4628      	mov	r0, r5
 800bb32:	6871      	ldr	r1, [r6, #4]
 800bb34:	f000 f932 	bl	800bd9c <_Balloc>
 800bb38:	4607      	mov	r7, r0
 800bb3a:	b928      	cbnz	r0, 800bb48 <_dtoa_r+0x9d8>
 800bb3c:	4602      	mov	r2, r0
 800bb3e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800bb42:	4b7f      	ldr	r3, [pc, #508]	; (800bd40 <_dtoa_r+0xbd0>)
 800bb44:	f7ff bb28 	b.w	800b198 <_dtoa_r+0x28>
 800bb48:	6932      	ldr	r2, [r6, #16]
 800bb4a:	f106 010c 	add.w	r1, r6, #12
 800bb4e:	3202      	adds	r2, #2
 800bb50:	0092      	lsls	r2, r2, #2
 800bb52:	300c      	adds	r0, #12
 800bb54:	f000 f914 	bl	800bd80 <memcpy>
 800bb58:	2201      	movs	r2, #1
 800bb5a:	4639      	mov	r1, r7
 800bb5c:	4628      	mov	r0, r5
 800bb5e:	f000 fb2b 	bl	800c1b8 <__lshift>
 800bb62:	46b0      	mov	r8, r6
 800bb64:	4606      	mov	r6, r0
 800bb66:	9b03      	ldr	r3, [sp, #12]
 800bb68:	3301      	adds	r3, #1
 800bb6a:	9308      	str	r3, [sp, #32]
 800bb6c:	9b03      	ldr	r3, [sp, #12]
 800bb6e:	444b      	add	r3, r9
 800bb70:	930a      	str	r3, [sp, #40]	; 0x28
 800bb72:	9b04      	ldr	r3, [sp, #16]
 800bb74:	f003 0301 	and.w	r3, r3, #1
 800bb78:	9309      	str	r3, [sp, #36]	; 0x24
 800bb7a:	9b08      	ldr	r3, [sp, #32]
 800bb7c:	4621      	mov	r1, r4
 800bb7e:	3b01      	subs	r3, #1
 800bb80:	4658      	mov	r0, fp
 800bb82:	9304      	str	r3, [sp, #16]
 800bb84:	f7ff fa66 	bl	800b054 <quorem>
 800bb88:	4603      	mov	r3, r0
 800bb8a:	4641      	mov	r1, r8
 800bb8c:	3330      	adds	r3, #48	; 0x30
 800bb8e:	9006      	str	r0, [sp, #24]
 800bb90:	4658      	mov	r0, fp
 800bb92:	930b      	str	r3, [sp, #44]	; 0x2c
 800bb94:	f000 fb80 	bl	800c298 <__mcmp>
 800bb98:	4632      	mov	r2, r6
 800bb9a:	4681      	mov	r9, r0
 800bb9c:	4621      	mov	r1, r4
 800bb9e:	4628      	mov	r0, r5
 800bba0:	f000 fb96 	bl	800c2d0 <__mdiff>
 800bba4:	68c2      	ldr	r2, [r0, #12]
 800bba6:	4607      	mov	r7, r0
 800bba8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bbaa:	bb02      	cbnz	r2, 800bbee <_dtoa_r+0xa7e>
 800bbac:	4601      	mov	r1, r0
 800bbae:	4658      	mov	r0, fp
 800bbb0:	f000 fb72 	bl	800c298 <__mcmp>
 800bbb4:	4602      	mov	r2, r0
 800bbb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bbb8:	4639      	mov	r1, r7
 800bbba:	4628      	mov	r0, r5
 800bbbc:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800bbc0:	f000 f92c 	bl	800be1c <_Bfree>
 800bbc4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bbc6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bbc8:	9f08      	ldr	r7, [sp, #32]
 800bbca:	ea43 0102 	orr.w	r1, r3, r2
 800bbce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbd0:	430b      	orrs	r3, r1
 800bbd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bbd4:	d10d      	bne.n	800bbf2 <_dtoa_r+0xa82>
 800bbd6:	2b39      	cmp	r3, #57	; 0x39
 800bbd8:	d029      	beq.n	800bc2e <_dtoa_r+0xabe>
 800bbda:	f1b9 0f00 	cmp.w	r9, #0
 800bbde:	dd01      	ble.n	800bbe4 <_dtoa_r+0xa74>
 800bbe0:	9b06      	ldr	r3, [sp, #24]
 800bbe2:	3331      	adds	r3, #49	; 0x31
 800bbe4:	9a04      	ldr	r2, [sp, #16]
 800bbe6:	7013      	strb	r3, [r2, #0]
 800bbe8:	e776      	b.n	800bad8 <_dtoa_r+0x968>
 800bbea:	4630      	mov	r0, r6
 800bbec:	e7b9      	b.n	800bb62 <_dtoa_r+0x9f2>
 800bbee:	2201      	movs	r2, #1
 800bbf0:	e7e2      	b.n	800bbb8 <_dtoa_r+0xa48>
 800bbf2:	f1b9 0f00 	cmp.w	r9, #0
 800bbf6:	db06      	blt.n	800bc06 <_dtoa_r+0xa96>
 800bbf8:	9922      	ldr	r1, [sp, #136]	; 0x88
 800bbfa:	ea41 0909 	orr.w	r9, r1, r9
 800bbfe:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bc00:	ea59 0101 	orrs.w	r1, r9, r1
 800bc04:	d120      	bne.n	800bc48 <_dtoa_r+0xad8>
 800bc06:	2a00      	cmp	r2, #0
 800bc08:	ddec      	ble.n	800bbe4 <_dtoa_r+0xa74>
 800bc0a:	4659      	mov	r1, fp
 800bc0c:	2201      	movs	r2, #1
 800bc0e:	4628      	mov	r0, r5
 800bc10:	9308      	str	r3, [sp, #32]
 800bc12:	f000 fad1 	bl	800c1b8 <__lshift>
 800bc16:	4621      	mov	r1, r4
 800bc18:	4683      	mov	fp, r0
 800bc1a:	f000 fb3d 	bl	800c298 <__mcmp>
 800bc1e:	2800      	cmp	r0, #0
 800bc20:	9b08      	ldr	r3, [sp, #32]
 800bc22:	dc02      	bgt.n	800bc2a <_dtoa_r+0xaba>
 800bc24:	d1de      	bne.n	800bbe4 <_dtoa_r+0xa74>
 800bc26:	07da      	lsls	r2, r3, #31
 800bc28:	d5dc      	bpl.n	800bbe4 <_dtoa_r+0xa74>
 800bc2a:	2b39      	cmp	r3, #57	; 0x39
 800bc2c:	d1d8      	bne.n	800bbe0 <_dtoa_r+0xa70>
 800bc2e:	2339      	movs	r3, #57	; 0x39
 800bc30:	9a04      	ldr	r2, [sp, #16]
 800bc32:	7013      	strb	r3, [r2, #0]
 800bc34:	463b      	mov	r3, r7
 800bc36:	461f      	mov	r7, r3
 800bc38:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800bc3c:	3b01      	subs	r3, #1
 800bc3e:	2a39      	cmp	r2, #57	; 0x39
 800bc40:	d050      	beq.n	800bce4 <_dtoa_r+0xb74>
 800bc42:	3201      	adds	r2, #1
 800bc44:	701a      	strb	r2, [r3, #0]
 800bc46:	e747      	b.n	800bad8 <_dtoa_r+0x968>
 800bc48:	2a00      	cmp	r2, #0
 800bc4a:	dd03      	ble.n	800bc54 <_dtoa_r+0xae4>
 800bc4c:	2b39      	cmp	r3, #57	; 0x39
 800bc4e:	d0ee      	beq.n	800bc2e <_dtoa_r+0xabe>
 800bc50:	3301      	adds	r3, #1
 800bc52:	e7c7      	b.n	800bbe4 <_dtoa_r+0xa74>
 800bc54:	9a08      	ldr	r2, [sp, #32]
 800bc56:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bc58:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bc5c:	428a      	cmp	r2, r1
 800bc5e:	d02a      	beq.n	800bcb6 <_dtoa_r+0xb46>
 800bc60:	4659      	mov	r1, fp
 800bc62:	2300      	movs	r3, #0
 800bc64:	220a      	movs	r2, #10
 800bc66:	4628      	mov	r0, r5
 800bc68:	f000 f8fa 	bl	800be60 <__multadd>
 800bc6c:	45b0      	cmp	r8, r6
 800bc6e:	4683      	mov	fp, r0
 800bc70:	f04f 0300 	mov.w	r3, #0
 800bc74:	f04f 020a 	mov.w	r2, #10
 800bc78:	4641      	mov	r1, r8
 800bc7a:	4628      	mov	r0, r5
 800bc7c:	d107      	bne.n	800bc8e <_dtoa_r+0xb1e>
 800bc7e:	f000 f8ef 	bl	800be60 <__multadd>
 800bc82:	4680      	mov	r8, r0
 800bc84:	4606      	mov	r6, r0
 800bc86:	9b08      	ldr	r3, [sp, #32]
 800bc88:	3301      	adds	r3, #1
 800bc8a:	9308      	str	r3, [sp, #32]
 800bc8c:	e775      	b.n	800bb7a <_dtoa_r+0xa0a>
 800bc8e:	f000 f8e7 	bl	800be60 <__multadd>
 800bc92:	4631      	mov	r1, r6
 800bc94:	4680      	mov	r8, r0
 800bc96:	2300      	movs	r3, #0
 800bc98:	220a      	movs	r2, #10
 800bc9a:	4628      	mov	r0, r5
 800bc9c:	f000 f8e0 	bl	800be60 <__multadd>
 800bca0:	4606      	mov	r6, r0
 800bca2:	e7f0      	b.n	800bc86 <_dtoa_r+0xb16>
 800bca4:	f1b9 0f00 	cmp.w	r9, #0
 800bca8:	bfcc      	ite	gt
 800bcaa:	464f      	movgt	r7, r9
 800bcac:	2701      	movle	r7, #1
 800bcae:	f04f 0800 	mov.w	r8, #0
 800bcb2:	9a03      	ldr	r2, [sp, #12]
 800bcb4:	4417      	add	r7, r2
 800bcb6:	4659      	mov	r1, fp
 800bcb8:	2201      	movs	r2, #1
 800bcba:	4628      	mov	r0, r5
 800bcbc:	9308      	str	r3, [sp, #32]
 800bcbe:	f000 fa7b 	bl	800c1b8 <__lshift>
 800bcc2:	4621      	mov	r1, r4
 800bcc4:	4683      	mov	fp, r0
 800bcc6:	f000 fae7 	bl	800c298 <__mcmp>
 800bcca:	2800      	cmp	r0, #0
 800bccc:	dcb2      	bgt.n	800bc34 <_dtoa_r+0xac4>
 800bcce:	d102      	bne.n	800bcd6 <_dtoa_r+0xb66>
 800bcd0:	9b08      	ldr	r3, [sp, #32]
 800bcd2:	07db      	lsls	r3, r3, #31
 800bcd4:	d4ae      	bmi.n	800bc34 <_dtoa_r+0xac4>
 800bcd6:	463b      	mov	r3, r7
 800bcd8:	461f      	mov	r7, r3
 800bcda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bcde:	2a30      	cmp	r2, #48	; 0x30
 800bce0:	d0fa      	beq.n	800bcd8 <_dtoa_r+0xb68>
 800bce2:	e6f9      	b.n	800bad8 <_dtoa_r+0x968>
 800bce4:	9a03      	ldr	r2, [sp, #12]
 800bce6:	429a      	cmp	r2, r3
 800bce8:	d1a5      	bne.n	800bc36 <_dtoa_r+0xac6>
 800bcea:	2331      	movs	r3, #49	; 0x31
 800bcec:	f10a 0a01 	add.w	sl, sl, #1
 800bcf0:	e779      	b.n	800bbe6 <_dtoa_r+0xa76>
 800bcf2:	4b14      	ldr	r3, [pc, #80]	; (800bd44 <_dtoa_r+0xbd4>)
 800bcf4:	f7ff baa8 	b.w	800b248 <_dtoa_r+0xd8>
 800bcf8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	f47f aa81 	bne.w	800b202 <_dtoa_r+0x92>
 800bd00:	4b11      	ldr	r3, [pc, #68]	; (800bd48 <_dtoa_r+0xbd8>)
 800bd02:	f7ff baa1 	b.w	800b248 <_dtoa_r+0xd8>
 800bd06:	f1b9 0f00 	cmp.w	r9, #0
 800bd0a:	dc03      	bgt.n	800bd14 <_dtoa_r+0xba4>
 800bd0c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bd0e:	2b02      	cmp	r3, #2
 800bd10:	f73f aecb 	bgt.w	800baaa <_dtoa_r+0x93a>
 800bd14:	9f03      	ldr	r7, [sp, #12]
 800bd16:	4621      	mov	r1, r4
 800bd18:	4658      	mov	r0, fp
 800bd1a:	f7ff f99b 	bl	800b054 <quorem>
 800bd1e:	9a03      	ldr	r2, [sp, #12]
 800bd20:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800bd24:	f807 3b01 	strb.w	r3, [r7], #1
 800bd28:	1aba      	subs	r2, r7, r2
 800bd2a:	4591      	cmp	r9, r2
 800bd2c:	ddba      	ble.n	800bca4 <_dtoa_r+0xb34>
 800bd2e:	4659      	mov	r1, fp
 800bd30:	2300      	movs	r3, #0
 800bd32:	220a      	movs	r2, #10
 800bd34:	4628      	mov	r0, r5
 800bd36:	f000 f893 	bl	800be60 <__multadd>
 800bd3a:	4683      	mov	fp, r0
 800bd3c:	e7eb      	b.n	800bd16 <_dtoa_r+0xba6>
 800bd3e:	bf00      	nop
 800bd40:	0800d693 	.word	0x0800d693
 800bd44:	0800d5f0 	.word	0x0800d5f0
 800bd48:	0800d614 	.word	0x0800d614

0800bd4c <_localeconv_r>:
 800bd4c:	4800      	ldr	r0, [pc, #0]	; (800bd50 <_localeconv_r+0x4>)
 800bd4e:	4770      	bx	lr
 800bd50:	200001c0 	.word	0x200001c0

0800bd54 <malloc>:
 800bd54:	4b02      	ldr	r3, [pc, #8]	; (800bd60 <malloc+0xc>)
 800bd56:	4601      	mov	r1, r0
 800bd58:	6818      	ldr	r0, [r3, #0]
 800bd5a:	f000 bc1d 	b.w	800c598 <_malloc_r>
 800bd5e:	bf00      	nop
 800bd60:	2000006c 	.word	0x2000006c

0800bd64 <memchr>:
 800bd64:	4603      	mov	r3, r0
 800bd66:	b510      	push	{r4, lr}
 800bd68:	b2c9      	uxtb	r1, r1
 800bd6a:	4402      	add	r2, r0
 800bd6c:	4293      	cmp	r3, r2
 800bd6e:	4618      	mov	r0, r3
 800bd70:	d101      	bne.n	800bd76 <memchr+0x12>
 800bd72:	2000      	movs	r0, #0
 800bd74:	e003      	b.n	800bd7e <memchr+0x1a>
 800bd76:	7804      	ldrb	r4, [r0, #0]
 800bd78:	3301      	adds	r3, #1
 800bd7a:	428c      	cmp	r4, r1
 800bd7c:	d1f6      	bne.n	800bd6c <memchr+0x8>
 800bd7e:	bd10      	pop	{r4, pc}

0800bd80 <memcpy>:
 800bd80:	440a      	add	r2, r1
 800bd82:	4291      	cmp	r1, r2
 800bd84:	f100 33ff 	add.w	r3, r0, #4294967295
 800bd88:	d100      	bne.n	800bd8c <memcpy+0xc>
 800bd8a:	4770      	bx	lr
 800bd8c:	b510      	push	{r4, lr}
 800bd8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd92:	4291      	cmp	r1, r2
 800bd94:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bd98:	d1f9      	bne.n	800bd8e <memcpy+0xe>
 800bd9a:	bd10      	pop	{r4, pc}

0800bd9c <_Balloc>:
 800bd9c:	b570      	push	{r4, r5, r6, lr}
 800bd9e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bda0:	4604      	mov	r4, r0
 800bda2:	460d      	mov	r5, r1
 800bda4:	b976      	cbnz	r6, 800bdc4 <_Balloc+0x28>
 800bda6:	2010      	movs	r0, #16
 800bda8:	f7ff ffd4 	bl	800bd54 <malloc>
 800bdac:	4602      	mov	r2, r0
 800bdae:	6260      	str	r0, [r4, #36]	; 0x24
 800bdb0:	b920      	cbnz	r0, 800bdbc <_Balloc+0x20>
 800bdb2:	2166      	movs	r1, #102	; 0x66
 800bdb4:	4b17      	ldr	r3, [pc, #92]	; (800be14 <_Balloc+0x78>)
 800bdb6:	4818      	ldr	r0, [pc, #96]	; (800be18 <_Balloc+0x7c>)
 800bdb8:	f000 fdce 	bl	800c958 <__assert_func>
 800bdbc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bdc0:	6006      	str	r6, [r0, #0]
 800bdc2:	60c6      	str	r6, [r0, #12]
 800bdc4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800bdc6:	68f3      	ldr	r3, [r6, #12]
 800bdc8:	b183      	cbz	r3, 800bdec <_Balloc+0x50>
 800bdca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bdcc:	68db      	ldr	r3, [r3, #12]
 800bdce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bdd2:	b9b8      	cbnz	r0, 800be04 <_Balloc+0x68>
 800bdd4:	2101      	movs	r1, #1
 800bdd6:	fa01 f605 	lsl.w	r6, r1, r5
 800bdda:	1d72      	adds	r2, r6, #5
 800bddc:	4620      	mov	r0, r4
 800bdde:	0092      	lsls	r2, r2, #2
 800bde0:	f000 fb5e 	bl	800c4a0 <_calloc_r>
 800bde4:	b160      	cbz	r0, 800be00 <_Balloc+0x64>
 800bde6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bdea:	e00e      	b.n	800be0a <_Balloc+0x6e>
 800bdec:	2221      	movs	r2, #33	; 0x21
 800bdee:	2104      	movs	r1, #4
 800bdf0:	4620      	mov	r0, r4
 800bdf2:	f000 fb55 	bl	800c4a0 <_calloc_r>
 800bdf6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bdf8:	60f0      	str	r0, [r6, #12]
 800bdfa:	68db      	ldr	r3, [r3, #12]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d1e4      	bne.n	800bdca <_Balloc+0x2e>
 800be00:	2000      	movs	r0, #0
 800be02:	bd70      	pop	{r4, r5, r6, pc}
 800be04:	6802      	ldr	r2, [r0, #0]
 800be06:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800be0a:	2300      	movs	r3, #0
 800be0c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800be10:	e7f7      	b.n	800be02 <_Balloc+0x66>
 800be12:	bf00      	nop
 800be14:	0800d621 	.word	0x0800d621
 800be18:	0800d6a4 	.word	0x0800d6a4

0800be1c <_Bfree>:
 800be1c:	b570      	push	{r4, r5, r6, lr}
 800be1e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800be20:	4605      	mov	r5, r0
 800be22:	460c      	mov	r4, r1
 800be24:	b976      	cbnz	r6, 800be44 <_Bfree+0x28>
 800be26:	2010      	movs	r0, #16
 800be28:	f7ff ff94 	bl	800bd54 <malloc>
 800be2c:	4602      	mov	r2, r0
 800be2e:	6268      	str	r0, [r5, #36]	; 0x24
 800be30:	b920      	cbnz	r0, 800be3c <_Bfree+0x20>
 800be32:	218a      	movs	r1, #138	; 0x8a
 800be34:	4b08      	ldr	r3, [pc, #32]	; (800be58 <_Bfree+0x3c>)
 800be36:	4809      	ldr	r0, [pc, #36]	; (800be5c <_Bfree+0x40>)
 800be38:	f000 fd8e 	bl	800c958 <__assert_func>
 800be3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800be40:	6006      	str	r6, [r0, #0]
 800be42:	60c6      	str	r6, [r0, #12]
 800be44:	b13c      	cbz	r4, 800be56 <_Bfree+0x3a>
 800be46:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800be48:	6862      	ldr	r2, [r4, #4]
 800be4a:	68db      	ldr	r3, [r3, #12]
 800be4c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800be50:	6021      	str	r1, [r4, #0]
 800be52:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800be56:	bd70      	pop	{r4, r5, r6, pc}
 800be58:	0800d621 	.word	0x0800d621
 800be5c:	0800d6a4 	.word	0x0800d6a4

0800be60 <__multadd>:
 800be60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be64:	4607      	mov	r7, r0
 800be66:	460c      	mov	r4, r1
 800be68:	461e      	mov	r6, r3
 800be6a:	2000      	movs	r0, #0
 800be6c:	690d      	ldr	r5, [r1, #16]
 800be6e:	f101 0c14 	add.w	ip, r1, #20
 800be72:	f8dc 3000 	ldr.w	r3, [ip]
 800be76:	3001      	adds	r0, #1
 800be78:	b299      	uxth	r1, r3
 800be7a:	fb02 6101 	mla	r1, r2, r1, r6
 800be7e:	0c1e      	lsrs	r6, r3, #16
 800be80:	0c0b      	lsrs	r3, r1, #16
 800be82:	fb02 3306 	mla	r3, r2, r6, r3
 800be86:	b289      	uxth	r1, r1
 800be88:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800be8c:	4285      	cmp	r5, r0
 800be8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800be92:	f84c 1b04 	str.w	r1, [ip], #4
 800be96:	dcec      	bgt.n	800be72 <__multadd+0x12>
 800be98:	b30e      	cbz	r6, 800bede <__multadd+0x7e>
 800be9a:	68a3      	ldr	r3, [r4, #8]
 800be9c:	42ab      	cmp	r3, r5
 800be9e:	dc19      	bgt.n	800bed4 <__multadd+0x74>
 800bea0:	6861      	ldr	r1, [r4, #4]
 800bea2:	4638      	mov	r0, r7
 800bea4:	3101      	adds	r1, #1
 800bea6:	f7ff ff79 	bl	800bd9c <_Balloc>
 800beaa:	4680      	mov	r8, r0
 800beac:	b928      	cbnz	r0, 800beba <__multadd+0x5a>
 800beae:	4602      	mov	r2, r0
 800beb0:	21b5      	movs	r1, #181	; 0xb5
 800beb2:	4b0c      	ldr	r3, [pc, #48]	; (800bee4 <__multadd+0x84>)
 800beb4:	480c      	ldr	r0, [pc, #48]	; (800bee8 <__multadd+0x88>)
 800beb6:	f000 fd4f 	bl	800c958 <__assert_func>
 800beba:	6922      	ldr	r2, [r4, #16]
 800bebc:	f104 010c 	add.w	r1, r4, #12
 800bec0:	3202      	adds	r2, #2
 800bec2:	0092      	lsls	r2, r2, #2
 800bec4:	300c      	adds	r0, #12
 800bec6:	f7ff ff5b 	bl	800bd80 <memcpy>
 800beca:	4621      	mov	r1, r4
 800becc:	4638      	mov	r0, r7
 800bece:	f7ff ffa5 	bl	800be1c <_Bfree>
 800bed2:	4644      	mov	r4, r8
 800bed4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bed8:	3501      	adds	r5, #1
 800beda:	615e      	str	r6, [r3, #20]
 800bedc:	6125      	str	r5, [r4, #16]
 800bede:	4620      	mov	r0, r4
 800bee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bee4:	0800d693 	.word	0x0800d693
 800bee8:	0800d6a4 	.word	0x0800d6a4

0800beec <__hi0bits>:
 800beec:	0c02      	lsrs	r2, r0, #16
 800beee:	0412      	lsls	r2, r2, #16
 800bef0:	4603      	mov	r3, r0
 800bef2:	b9ca      	cbnz	r2, 800bf28 <__hi0bits+0x3c>
 800bef4:	0403      	lsls	r3, r0, #16
 800bef6:	2010      	movs	r0, #16
 800bef8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800befc:	bf04      	itt	eq
 800befe:	021b      	lsleq	r3, r3, #8
 800bf00:	3008      	addeq	r0, #8
 800bf02:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800bf06:	bf04      	itt	eq
 800bf08:	011b      	lsleq	r3, r3, #4
 800bf0a:	3004      	addeq	r0, #4
 800bf0c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800bf10:	bf04      	itt	eq
 800bf12:	009b      	lsleq	r3, r3, #2
 800bf14:	3002      	addeq	r0, #2
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	db05      	blt.n	800bf26 <__hi0bits+0x3a>
 800bf1a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800bf1e:	f100 0001 	add.w	r0, r0, #1
 800bf22:	bf08      	it	eq
 800bf24:	2020      	moveq	r0, #32
 800bf26:	4770      	bx	lr
 800bf28:	2000      	movs	r0, #0
 800bf2a:	e7e5      	b.n	800bef8 <__hi0bits+0xc>

0800bf2c <__lo0bits>:
 800bf2c:	6803      	ldr	r3, [r0, #0]
 800bf2e:	4602      	mov	r2, r0
 800bf30:	f013 0007 	ands.w	r0, r3, #7
 800bf34:	d00b      	beq.n	800bf4e <__lo0bits+0x22>
 800bf36:	07d9      	lsls	r1, r3, #31
 800bf38:	d421      	bmi.n	800bf7e <__lo0bits+0x52>
 800bf3a:	0798      	lsls	r0, r3, #30
 800bf3c:	bf49      	itett	mi
 800bf3e:	085b      	lsrmi	r3, r3, #1
 800bf40:	089b      	lsrpl	r3, r3, #2
 800bf42:	2001      	movmi	r0, #1
 800bf44:	6013      	strmi	r3, [r2, #0]
 800bf46:	bf5c      	itt	pl
 800bf48:	2002      	movpl	r0, #2
 800bf4a:	6013      	strpl	r3, [r2, #0]
 800bf4c:	4770      	bx	lr
 800bf4e:	b299      	uxth	r1, r3
 800bf50:	b909      	cbnz	r1, 800bf56 <__lo0bits+0x2a>
 800bf52:	2010      	movs	r0, #16
 800bf54:	0c1b      	lsrs	r3, r3, #16
 800bf56:	b2d9      	uxtb	r1, r3
 800bf58:	b909      	cbnz	r1, 800bf5e <__lo0bits+0x32>
 800bf5a:	3008      	adds	r0, #8
 800bf5c:	0a1b      	lsrs	r3, r3, #8
 800bf5e:	0719      	lsls	r1, r3, #28
 800bf60:	bf04      	itt	eq
 800bf62:	091b      	lsreq	r3, r3, #4
 800bf64:	3004      	addeq	r0, #4
 800bf66:	0799      	lsls	r1, r3, #30
 800bf68:	bf04      	itt	eq
 800bf6a:	089b      	lsreq	r3, r3, #2
 800bf6c:	3002      	addeq	r0, #2
 800bf6e:	07d9      	lsls	r1, r3, #31
 800bf70:	d403      	bmi.n	800bf7a <__lo0bits+0x4e>
 800bf72:	085b      	lsrs	r3, r3, #1
 800bf74:	f100 0001 	add.w	r0, r0, #1
 800bf78:	d003      	beq.n	800bf82 <__lo0bits+0x56>
 800bf7a:	6013      	str	r3, [r2, #0]
 800bf7c:	4770      	bx	lr
 800bf7e:	2000      	movs	r0, #0
 800bf80:	4770      	bx	lr
 800bf82:	2020      	movs	r0, #32
 800bf84:	4770      	bx	lr
	...

0800bf88 <__i2b>:
 800bf88:	b510      	push	{r4, lr}
 800bf8a:	460c      	mov	r4, r1
 800bf8c:	2101      	movs	r1, #1
 800bf8e:	f7ff ff05 	bl	800bd9c <_Balloc>
 800bf92:	4602      	mov	r2, r0
 800bf94:	b928      	cbnz	r0, 800bfa2 <__i2b+0x1a>
 800bf96:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800bf9a:	4b04      	ldr	r3, [pc, #16]	; (800bfac <__i2b+0x24>)
 800bf9c:	4804      	ldr	r0, [pc, #16]	; (800bfb0 <__i2b+0x28>)
 800bf9e:	f000 fcdb 	bl	800c958 <__assert_func>
 800bfa2:	2301      	movs	r3, #1
 800bfa4:	6144      	str	r4, [r0, #20]
 800bfa6:	6103      	str	r3, [r0, #16]
 800bfa8:	bd10      	pop	{r4, pc}
 800bfaa:	bf00      	nop
 800bfac:	0800d693 	.word	0x0800d693
 800bfb0:	0800d6a4 	.word	0x0800d6a4

0800bfb4 <__multiply>:
 800bfb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfb8:	4691      	mov	r9, r2
 800bfba:	690a      	ldr	r2, [r1, #16]
 800bfbc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bfc0:	460c      	mov	r4, r1
 800bfc2:	429a      	cmp	r2, r3
 800bfc4:	bfbe      	ittt	lt
 800bfc6:	460b      	movlt	r3, r1
 800bfc8:	464c      	movlt	r4, r9
 800bfca:	4699      	movlt	r9, r3
 800bfcc:	6927      	ldr	r7, [r4, #16]
 800bfce:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bfd2:	68a3      	ldr	r3, [r4, #8]
 800bfd4:	6861      	ldr	r1, [r4, #4]
 800bfd6:	eb07 060a 	add.w	r6, r7, sl
 800bfda:	42b3      	cmp	r3, r6
 800bfdc:	b085      	sub	sp, #20
 800bfde:	bfb8      	it	lt
 800bfe0:	3101      	addlt	r1, #1
 800bfe2:	f7ff fedb 	bl	800bd9c <_Balloc>
 800bfe6:	b930      	cbnz	r0, 800bff6 <__multiply+0x42>
 800bfe8:	4602      	mov	r2, r0
 800bfea:	f240 115d 	movw	r1, #349	; 0x15d
 800bfee:	4b43      	ldr	r3, [pc, #268]	; (800c0fc <__multiply+0x148>)
 800bff0:	4843      	ldr	r0, [pc, #268]	; (800c100 <__multiply+0x14c>)
 800bff2:	f000 fcb1 	bl	800c958 <__assert_func>
 800bff6:	f100 0514 	add.w	r5, r0, #20
 800bffa:	462b      	mov	r3, r5
 800bffc:	2200      	movs	r2, #0
 800bffe:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c002:	4543      	cmp	r3, r8
 800c004:	d321      	bcc.n	800c04a <__multiply+0x96>
 800c006:	f104 0314 	add.w	r3, r4, #20
 800c00a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c00e:	f109 0314 	add.w	r3, r9, #20
 800c012:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c016:	9202      	str	r2, [sp, #8]
 800c018:	1b3a      	subs	r2, r7, r4
 800c01a:	3a15      	subs	r2, #21
 800c01c:	f022 0203 	bic.w	r2, r2, #3
 800c020:	3204      	adds	r2, #4
 800c022:	f104 0115 	add.w	r1, r4, #21
 800c026:	428f      	cmp	r7, r1
 800c028:	bf38      	it	cc
 800c02a:	2204      	movcc	r2, #4
 800c02c:	9201      	str	r2, [sp, #4]
 800c02e:	9a02      	ldr	r2, [sp, #8]
 800c030:	9303      	str	r3, [sp, #12]
 800c032:	429a      	cmp	r2, r3
 800c034:	d80c      	bhi.n	800c050 <__multiply+0x9c>
 800c036:	2e00      	cmp	r6, #0
 800c038:	dd03      	ble.n	800c042 <__multiply+0x8e>
 800c03a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d059      	beq.n	800c0f6 <__multiply+0x142>
 800c042:	6106      	str	r6, [r0, #16]
 800c044:	b005      	add	sp, #20
 800c046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c04a:	f843 2b04 	str.w	r2, [r3], #4
 800c04e:	e7d8      	b.n	800c002 <__multiply+0x4e>
 800c050:	f8b3 a000 	ldrh.w	sl, [r3]
 800c054:	f1ba 0f00 	cmp.w	sl, #0
 800c058:	d023      	beq.n	800c0a2 <__multiply+0xee>
 800c05a:	46a9      	mov	r9, r5
 800c05c:	f04f 0c00 	mov.w	ip, #0
 800c060:	f104 0e14 	add.w	lr, r4, #20
 800c064:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c068:	f8d9 1000 	ldr.w	r1, [r9]
 800c06c:	fa1f fb82 	uxth.w	fp, r2
 800c070:	b289      	uxth	r1, r1
 800c072:	fb0a 110b 	mla	r1, sl, fp, r1
 800c076:	4461      	add	r1, ip
 800c078:	f8d9 c000 	ldr.w	ip, [r9]
 800c07c:	0c12      	lsrs	r2, r2, #16
 800c07e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800c082:	fb0a c202 	mla	r2, sl, r2, ip
 800c086:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c08a:	b289      	uxth	r1, r1
 800c08c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c090:	4577      	cmp	r7, lr
 800c092:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c096:	f849 1b04 	str.w	r1, [r9], #4
 800c09a:	d8e3      	bhi.n	800c064 <__multiply+0xb0>
 800c09c:	9a01      	ldr	r2, [sp, #4]
 800c09e:	f845 c002 	str.w	ip, [r5, r2]
 800c0a2:	9a03      	ldr	r2, [sp, #12]
 800c0a4:	3304      	adds	r3, #4
 800c0a6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c0aa:	f1b9 0f00 	cmp.w	r9, #0
 800c0ae:	d020      	beq.n	800c0f2 <__multiply+0x13e>
 800c0b0:	46ae      	mov	lr, r5
 800c0b2:	f04f 0a00 	mov.w	sl, #0
 800c0b6:	6829      	ldr	r1, [r5, #0]
 800c0b8:	f104 0c14 	add.w	ip, r4, #20
 800c0bc:	f8bc b000 	ldrh.w	fp, [ip]
 800c0c0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c0c4:	b289      	uxth	r1, r1
 800c0c6:	fb09 220b 	mla	r2, r9, fp, r2
 800c0ca:	4492      	add	sl, r2
 800c0cc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c0d0:	f84e 1b04 	str.w	r1, [lr], #4
 800c0d4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c0d8:	f8be 1000 	ldrh.w	r1, [lr]
 800c0dc:	0c12      	lsrs	r2, r2, #16
 800c0de:	fb09 1102 	mla	r1, r9, r2, r1
 800c0e2:	4567      	cmp	r7, ip
 800c0e4:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c0e8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c0ec:	d8e6      	bhi.n	800c0bc <__multiply+0x108>
 800c0ee:	9a01      	ldr	r2, [sp, #4]
 800c0f0:	50a9      	str	r1, [r5, r2]
 800c0f2:	3504      	adds	r5, #4
 800c0f4:	e79b      	b.n	800c02e <__multiply+0x7a>
 800c0f6:	3e01      	subs	r6, #1
 800c0f8:	e79d      	b.n	800c036 <__multiply+0x82>
 800c0fa:	bf00      	nop
 800c0fc:	0800d693 	.word	0x0800d693
 800c100:	0800d6a4 	.word	0x0800d6a4

0800c104 <__pow5mult>:
 800c104:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c108:	4615      	mov	r5, r2
 800c10a:	f012 0203 	ands.w	r2, r2, #3
 800c10e:	4606      	mov	r6, r0
 800c110:	460f      	mov	r7, r1
 800c112:	d007      	beq.n	800c124 <__pow5mult+0x20>
 800c114:	4c25      	ldr	r4, [pc, #148]	; (800c1ac <__pow5mult+0xa8>)
 800c116:	3a01      	subs	r2, #1
 800c118:	2300      	movs	r3, #0
 800c11a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c11e:	f7ff fe9f 	bl	800be60 <__multadd>
 800c122:	4607      	mov	r7, r0
 800c124:	10ad      	asrs	r5, r5, #2
 800c126:	d03d      	beq.n	800c1a4 <__pow5mult+0xa0>
 800c128:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c12a:	b97c      	cbnz	r4, 800c14c <__pow5mult+0x48>
 800c12c:	2010      	movs	r0, #16
 800c12e:	f7ff fe11 	bl	800bd54 <malloc>
 800c132:	4602      	mov	r2, r0
 800c134:	6270      	str	r0, [r6, #36]	; 0x24
 800c136:	b928      	cbnz	r0, 800c144 <__pow5mult+0x40>
 800c138:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c13c:	4b1c      	ldr	r3, [pc, #112]	; (800c1b0 <__pow5mult+0xac>)
 800c13e:	481d      	ldr	r0, [pc, #116]	; (800c1b4 <__pow5mult+0xb0>)
 800c140:	f000 fc0a 	bl	800c958 <__assert_func>
 800c144:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c148:	6004      	str	r4, [r0, #0]
 800c14a:	60c4      	str	r4, [r0, #12]
 800c14c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c150:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c154:	b94c      	cbnz	r4, 800c16a <__pow5mult+0x66>
 800c156:	f240 2171 	movw	r1, #625	; 0x271
 800c15a:	4630      	mov	r0, r6
 800c15c:	f7ff ff14 	bl	800bf88 <__i2b>
 800c160:	2300      	movs	r3, #0
 800c162:	4604      	mov	r4, r0
 800c164:	f8c8 0008 	str.w	r0, [r8, #8]
 800c168:	6003      	str	r3, [r0, #0]
 800c16a:	f04f 0900 	mov.w	r9, #0
 800c16e:	07eb      	lsls	r3, r5, #31
 800c170:	d50a      	bpl.n	800c188 <__pow5mult+0x84>
 800c172:	4639      	mov	r1, r7
 800c174:	4622      	mov	r2, r4
 800c176:	4630      	mov	r0, r6
 800c178:	f7ff ff1c 	bl	800bfb4 <__multiply>
 800c17c:	4680      	mov	r8, r0
 800c17e:	4639      	mov	r1, r7
 800c180:	4630      	mov	r0, r6
 800c182:	f7ff fe4b 	bl	800be1c <_Bfree>
 800c186:	4647      	mov	r7, r8
 800c188:	106d      	asrs	r5, r5, #1
 800c18a:	d00b      	beq.n	800c1a4 <__pow5mult+0xa0>
 800c18c:	6820      	ldr	r0, [r4, #0]
 800c18e:	b938      	cbnz	r0, 800c1a0 <__pow5mult+0x9c>
 800c190:	4622      	mov	r2, r4
 800c192:	4621      	mov	r1, r4
 800c194:	4630      	mov	r0, r6
 800c196:	f7ff ff0d 	bl	800bfb4 <__multiply>
 800c19a:	6020      	str	r0, [r4, #0]
 800c19c:	f8c0 9000 	str.w	r9, [r0]
 800c1a0:	4604      	mov	r4, r0
 800c1a2:	e7e4      	b.n	800c16e <__pow5mult+0x6a>
 800c1a4:	4638      	mov	r0, r7
 800c1a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c1aa:	bf00      	nop
 800c1ac:	0800d7f0 	.word	0x0800d7f0
 800c1b0:	0800d621 	.word	0x0800d621
 800c1b4:	0800d6a4 	.word	0x0800d6a4

0800c1b8 <__lshift>:
 800c1b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c1bc:	460c      	mov	r4, r1
 800c1be:	4607      	mov	r7, r0
 800c1c0:	4691      	mov	r9, r2
 800c1c2:	6923      	ldr	r3, [r4, #16]
 800c1c4:	6849      	ldr	r1, [r1, #4]
 800c1c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c1ca:	68a3      	ldr	r3, [r4, #8]
 800c1cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c1d0:	f108 0601 	add.w	r6, r8, #1
 800c1d4:	42b3      	cmp	r3, r6
 800c1d6:	db0b      	blt.n	800c1f0 <__lshift+0x38>
 800c1d8:	4638      	mov	r0, r7
 800c1da:	f7ff fddf 	bl	800bd9c <_Balloc>
 800c1de:	4605      	mov	r5, r0
 800c1e0:	b948      	cbnz	r0, 800c1f6 <__lshift+0x3e>
 800c1e2:	4602      	mov	r2, r0
 800c1e4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c1e8:	4b29      	ldr	r3, [pc, #164]	; (800c290 <__lshift+0xd8>)
 800c1ea:	482a      	ldr	r0, [pc, #168]	; (800c294 <__lshift+0xdc>)
 800c1ec:	f000 fbb4 	bl	800c958 <__assert_func>
 800c1f0:	3101      	adds	r1, #1
 800c1f2:	005b      	lsls	r3, r3, #1
 800c1f4:	e7ee      	b.n	800c1d4 <__lshift+0x1c>
 800c1f6:	2300      	movs	r3, #0
 800c1f8:	f100 0114 	add.w	r1, r0, #20
 800c1fc:	f100 0210 	add.w	r2, r0, #16
 800c200:	4618      	mov	r0, r3
 800c202:	4553      	cmp	r3, sl
 800c204:	db37      	blt.n	800c276 <__lshift+0xbe>
 800c206:	6920      	ldr	r0, [r4, #16]
 800c208:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c20c:	f104 0314 	add.w	r3, r4, #20
 800c210:	f019 091f 	ands.w	r9, r9, #31
 800c214:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c218:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c21c:	d02f      	beq.n	800c27e <__lshift+0xc6>
 800c21e:	468a      	mov	sl, r1
 800c220:	f04f 0c00 	mov.w	ip, #0
 800c224:	f1c9 0e20 	rsb	lr, r9, #32
 800c228:	681a      	ldr	r2, [r3, #0]
 800c22a:	fa02 f209 	lsl.w	r2, r2, r9
 800c22e:	ea42 020c 	orr.w	r2, r2, ip
 800c232:	f84a 2b04 	str.w	r2, [sl], #4
 800c236:	f853 2b04 	ldr.w	r2, [r3], #4
 800c23a:	4298      	cmp	r0, r3
 800c23c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800c240:	d8f2      	bhi.n	800c228 <__lshift+0x70>
 800c242:	1b03      	subs	r3, r0, r4
 800c244:	3b15      	subs	r3, #21
 800c246:	f023 0303 	bic.w	r3, r3, #3
 800c24a:	3304      	adds	r3, #4
 800c24c:	f104 0215 	add.w	r2, r4, #21
 800c250:	4290      	cmp	r0, r2
 800c252:	bf38      	it	cc
 800c254:	2304      	movcc	r3, #4
 800c256:	f841 c003 	str.w	ip, [r1, r3]
 800c25a:	f1bc 0f00 	cmp.w	ip, #0
 800c25e:	d001      	beq.n	800c264 <__lshift+0xac>
 800c260:	f108 0602 	add.w	r6, r8, #2
 800c264:	3e01      	subs	r6, #1
 800c266:	4638      	mov	r0, r7
 800c268:	4621      	mov	r1, r4
 800c26a:	612e      	str	r6, [r5, #16]
 800c26c:	f7ff fdd6 	bl	800be1c <_Bfree>
 800c270:	4628      	mov	r0, r5
 800c272:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c276:	f842 0f04 	str.w	r0, [r2, #4]!
 800c27a:	3301      	adds	r3, #1
 800c27c:	e7c1      	b.n	800c202 <__lshift+0x4a>
 800c27e:	3904      	subs	r1, #4
 800c280:	f853 2b04 	ldr.w	r2, [r3], #4
 800c284:	4298      	cmp	r0, r3
 800c286:	f841 2f04 	str.w	r2, [r1, #4]!
 800c28a:	d8f9      	bhi.n	800c280 <__lshift+0xc8>
 800c28c:	e7ea      	b.n	800c264 <__lshift+0xac>
 800c28e:	bf00      	nop
 800c290:	0800d693 	.word	0x0800d693
 800c294:	0800d6a4 	.word	0x0800d6a4

0800c298 <__mcmp>:
 800c298:	4603      	mov	r3, r0
 800c29a:	690a      	ldr	r2, [r1, #16]
 800c29c:	6900      	ldr	r0, [r0, #16]
 800c29e:	b530      	push	{r4, r5, lr}
 800c2a0:	1a80      	subs	r0, r0, r2
 800c2a2:	d10d      	bne.n	800c2c0 <__mcmp+0x28>
 800c2a4:	3314      	adds	r3, #20
 800c2a6:	3114      	adds	r1, #20
 800c2a8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c2ac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c2b0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c2b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c2b8:	4295      	cmp	r5, r2
 800c2ba:	d002      	beq.n	800c2c2 <__mcmp+0x2a>
 800c2bc:	d304      	bcc.n	800c2c8 <__mcmp+0x30>
 800c2be:	2001      	movs	r0, #1
 800c2c0:	bd30      	pop	{r4, r5, pc}
 800c2c2:	42a3      	cmp	r3, r4
 800c2c4:	d3f4      	bcc.n	800c2b0 <__mcmp+0x18>
 800c2c6:	e7fb      	b.n	800c2c0 <__mcmp+0x28>
 800c2c8:	f04f 30ff 	mov.w	r0, #4294967295
 800c2cc:	e7f8      	b.n	800c2c0 <__mcmp+0x28>
	...

0800c2d0 <__mdiff>:
 800c2d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2d4:	460d      	mov	r5, r1
 800c2d6:	4607      	mov	r7, r0
 800c2d8:	4611      	mov	r1, r2
 800c2da:	4628      	mov	r0, r5
 800c2dc:	4614      	mov	r4, r2
 800c2de:	f7ff ffdb 	bl	800c298 <__mcmp>
 800c2e2:	1e06      	subs	r6, r0, #0
 800c2e4:	d111      	bne.n	800c30a <__mdiff+0x3a>
 800c2e6:	4631      	mov	r1, r6
 800c2e8:	4638      	mov	r0, r7
 800c2ea:	f7ff fd57 	bl	800bd9c <_Balloc>
 800c2ee:	4602      	mov	r2, r0
 800c2f0:	b928      	cbnz	r0, 800c2fe <__mdiff+0x2e>
 800c2f2:	f240 2132 	movw	r1, #562	; 0x232
 800c2f6:	4b3a      	ldr	r3, [pc, #232]	; (800c3e0 <__mdiff+0x110>)
 800c2f8:	483a      	ldr	r0, [pc, #232]	; (800c3e4 <__mdiff+0x114>)
 800c2fa:	f000 fb2d 	bl	800c958 <__assert_func>
 800c2fe:	2301      	movs	r3, #1
 800c300:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800c304:	4610      	mov	r0, r2
 800c306:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c30a:	bfa4      	itt	ge
 800c30c:	4623      	movge	r3, r4
 800c30e:	462c      	movge	r4, r5
 800c310:	4638      	mov	r0, r7
 800c312:	6861      	ldr	r1, [r4, #4]
 800c314:	bfa6      	itte	ge
 800c316:	461d      	movge	r5, r3
 800c318:	2600      	movge	r6, #0
 800c31a:	2601      	movlt	r6, #1
 800c31c:	f7ff fd3e 	bl	800bd9c <_Balloc>
 800c320:	4602      	mov	r2, r0
 800c322:	b918      	cbnz	r0, 800c32c <__mdiff+0x5c>
 800c324:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c328:	4b2d      	ldr	r3, [pc, #180]	; (800c3e0 <__mdiff+0x110>)
 800c32a:	e7e5      	b.n	800c2f8 <__mdiff+0x28>
 800c32c:	f102 0814 	add.w	r8, r2, #20
 800c330:	46c2      	mov	sl, r8
 800c332:	f04f 0c00 	mov.w	ip, #0
 800c336:	6927      	ldr	r7, [r4, #16]
 800c338:	60c6      	str	r6, [r0, #12]
 800c33a:	692e      	ldr	r6, [r5, #16]
 800c33c:	f104 0014 	add.w	r0, r4, #20
 800c340:	f105 0914 	add.w	r9, r5, #20
 800c344:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800c348:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c34c:	3410      	adds	r4, #16
 800c34e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800c352:	f859 3b04 	ldr.w	r3, [r9], #4
 800c356:	fa1f f18b 	uxth.w	r1, fp
 800c35a:	448c      	add	ip, r1
 800c35c:	b299      	uxth	r1, r3
 800c35e:	0c1b      	lsrs	r3, r3, #16
 800c360:	ebac 0101 	sub.w	r1, ip, r1
 800c364:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c368:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800c36c:	b289      	uxth	r1, r1
 800c36e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800c372:	454e      	cmp	r6, r9
 800c374:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800c378:	f84a 3b04 	str.w	r3, [sl], #4
 800c37c:	d8e7      	bhi.n	800c34e <__mdiff+0x7e>
 800c37e:	1b73      	subs	r3, r6, r5
 800c380:	3b15      	subs	r3, #21
 800c382:	f023 0303 	bic.w	r3, r3, #3
 800c386:	3515      	adds	r5, #21
 800c388:	3304      	adds	r3, #4
 800c38a:	42ae      	cmp	r6, r5
 800c38c:	bf38      	it	cc
 800c38e:	2304      	movcc	r3, #4
 800c390:	4418      	add	r0, r3
 800c392:	4443      	add	r3, r8
 800c394:	461e      	mov	r6, r3
 800c396:	4605      	mov	r5, r0
 800c398:	4575      	cmp	r5, lr
 800c39a:	d30e      	bcc.n	800c3ba <__mdiff+0xea>
 800c39c:	f10e 0103 	add.w	r1, lr, #3
 800c3a0:	1a09      	subs	r1, r1, r0
 800c3a2:	f021 0103 	bic.w	r1, r1, #3
 800c3a6:	3803      	subs	r0, #3
 800c3a8:	4586      	cmp	lr, r0
 800c3aa:	bf38      	it	cc
 800c3ac:	2100      	movcc	r1, #0
 800c3ae:	4419      	add	r1, r3
 800c3b0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800c3b4:	b18b      	cbz	r3, 800c3da <__mdiff+0x10a>
 800c3b6:	6117      	str	r7, [r2, #16]
 800c3b8:	e7a4      	b.n	800c304 <__mdiff+0x34>
 800c3ba:	f855 8b04 	ldr.w	r8, [r5], #4
 800c3be:	fa1f f188 	uxth.w	r1, r8
 800c3c2:	4461      	add	r1, ip
 800c3c4:	140c      	asrs	r4, r1, #16
 800c3c6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c3ca:	b289      	uxth	r1, r1
 800c3cc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800c3d0:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800c3d4:	f846 1b04 	str.w	r1, [r6], #4
 800c3d8:	e7de      	b.n	800c398 <__mdiff+0xc8>
 800c3da:	3f01      	subs	r7, #1
 800c3dc:	e7e8      	b.n	800c3b0 <__mdiff+0xe0>
 800c3de:	bf00      	nop
 800c3e0:	0800d693 	.word	0x0800d693
 800c3e4:	0800d6a4 	.word	0x0800d6a4

0800c3e8 <__d2b>:
 800c3e8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800c3ec:	2101      	movs	r1, #1
 800c3ee:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800c3f2:	4690      	mov	r8, r2
 800c3f4:	461d      	mov	r5, r3
 800c3f6:	f7ff fcd1 	bl	800bd9c <_Balloc>
 800c3fa:	4604      	mov	r4, r0
 800c3fc:	b930      	cbnz	r0, 800c40c <__d2b+0x24>
 800c3fe:	4602      	mov	r2, r0
 800c400:	f240 310a 	movw	r1, #778	; 0x30a
 800c404:	4b24      	ldr	r3, [pc, #144]	; (800c498 <__d2b+0xb0>)
 800c406:	4825      	ldr	r0, [pc, #148]	; (800c49c <__d2b+0xb4>)
 800c408:	f000 faa6 	bl	800c958 <__assert_func>
 800c40c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800c410:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800c414:	bb2d      	cbnz	r5, 800c462 <__d2b+0x7a>
 800c416:	9301      	str	r3, [sp, #4]
 800c418:	f1b8 0300 	subs.w	r3, r8, #0
 800c41c:	d026      	beq.n	800c46c <__d2b+0x84>
 800c41e:	4668      	mov	r0, sp
 800c420:	9300      	str	r3, [sp, #0]
 800c422:	f7ff fd83 	bl	800bf2c <__lo0bits>
 800c426:	9900      	ldr	r1, [sp, #0]
 800c428:	b1f0      	cbz	r0, 800c468 <__d2b+0x80>
 800c42a:	9a01      	ldr	r2, [sp, #4]
 800c42c:	f1c0 0320 	rsb	r3, r0, #32
 800c430:	fa02 f303 	lsl.w	r3, r2, r3
 800c434:	430b      	orrs	r3, r1
 800c436:	40c2      	lsrs	r2, r0
 800c438:	6163      	str	r3, [r4, #20]
 800c43a:	9201      	str	r2, [sp, #4]
 800c43c:	9b01      	ldr	r3, [sp, #4]
 800c43e:	2b00      	cmp	r3, #0
 800c440:	bf14      	ite	ne
 800c442:	2102      	movne	r1, #2
 800c444:	2101      	moveq	r1, #1
 800c446:	61a3      	str	r3, [r4, #24]
 800c448:	6121      	str	r1, [r4, #16]
 800c44a:	b1c5      	cbz	r5, 800c47e <__d2b+0x96>
 800c44c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c450:	4405      	add	r5, r0
 800c452:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c456:	603d      	str	r5, [r7, #0]
 800c458:	6030      	str	r0, [r6, #0]
 800c45a:	4620      	mov	r0, r4
 800c45c:	b002      	add	sp, #8
 800c45e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c462:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c466:	e7d6      	b.n	800c416 <__d2b+0x2e>
 800c468:	6161      	str	r1, [r4, #20]
 800c46a:	e7e7      	b.n	800c43c <__d2b+0x54>
 800c46c:	a801      	add	r0, sp, #4
 800c46e:	f7ff fd5d 	bl	800bf2c <__lo0bits>
 800c472:	2101      	movs	r1, #1
 800c474:	9b01      	ldr	r3, [sp, #4]
 800c476:	6121      	str	r1, [r4, #16]
 800c478:	6163      	str	r3, [r4, #20]
 800c47a:	3020      	adds	r0, #32
 800c47c:	e7e5      	b.n	800c44a <__d2b+0x62>
 800c47e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800c482:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c486:	6038      	str	r0, [r7, #0]
 800c488:	6918      	ldr	r0, [r3, #16]
 800c48a:	f7ff fd2f 	bl	800beec <__hi0bits>
 800c48e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800c492:	6031      	str	r1, [r6, #0]
 800c494:	e7e1      	b.n	800c45a <__d2b+0x72>
 800c496:	bf00      	nop
 800c498:	0800d693 	.word	0x0800d693
 800c49c:	0800d6a4 	.word	0x0800d6a4

0800c4a0 <_calloc_r>:
 800c4a0:	b570      	push	{r4, r5, r6, lr}
 800c4a2:	fba1 5402 	umull	r5, r4, r1, r2
 800c4a6:	b934      	cbnz	r4, 800c4b6 <_calloc_r+0x16>
 800c4a8:	4629      	mov	r1, r5
 800c4aa:	f000 f875 	bl	800c598 <_malloc_r>
 800c4ae:	4606      	mov	r6, r0
 800c4b0:	b928      	cbnz	r0, 800c4be <_calloc_r+0x1e>
 800c4b2:	4630      	mov	r0, r6
 800c4b4:	bd70      	pop	{r4, r5, r6, pc}
 800c4b6:	220c      	movs	r2, #12
 800c4b8:	2600      	movs	r6, #0
 800c4ba:	6002      	str	r2, [r0, #0]
 800c4bc:	e7f9      	b.n	800c4b2 <_calloc_r+0x12>
 800c4be:	462a      	mov	r2, r5
 800c4c0:	4621      	mov	r1, r4
 800c4c2:	f7fe f93f 	bl	800a744 <memset>
 800c4c6:	e7f4      	b.n	800c4b2 <_calloc_r+0x12>

0800c4c8 <_free_r>:
 800c4c8:	b538      	push	{r3, r4, r5, lr}
 800c4ca:	4605      	mov	r5, r0
 800c4cc:	2900      	cmp	r1, #0
 800c4ce:	d040      	beq.n	800c552 <_free_r+0x8a>
 800c4d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c4d4:	1f0c      	subs	r4, r1, #4
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	bfb8      	it	lt
 800c4da:	18e4      	addlt	r4, r4, r3
 800c4dc:	f000 fa98 	bl	800ca10 <__malloc_lock>
 800c4e0:	4a1c      	ldr	r2, [pc, #112]	; (800c554 <_free_r+0x8c>)
 800c4e2:	6813      	ldr	r3, [r2, #0]
 800c4e4:	b933      	cbnz	r3, 800c4f4 <_free_r+0x2c>
 800c4e6:	6063      	str	r3, [r4, #4]
 800c4e8:	6014      	str	r4, [r2, #0]
 800c4ea:	4628      	mov	r0, r5
 800c4ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c4f0:	f000 ba94 	b.w	800ca1c <__malloc_unlock>
 800c4f4:	42a3      	cmp	r3, r4
 800c4f6:	d908      	bls.n	800c50a <_free_r+0x42>
 800c4f8:	6820      	ldr	r0, [r4, #0]
 800c4fa:	1821      	adds	r1, r4, r0
 800c4fc:	428b      	cmp	r3, r1
 800c4fe:	bf01      	itttt	eq
 800c500:	6819      	ldreq	r1, [r3, #0]
 800c502:	685b      	ldreq	r3, [r3, #4]
 800c504:	1809      	addeq	r1, r1, r0
 800c506:	6021      	streq	r1, [r4, #0]
 800c508:	e7ed      	b.n	800c4e6 <_free_r+0x1e>
 800c50a:	461a      	mov	r2, r3
 800c50c:	685b      	ldr	r3, [r3, #4]
 800c50e:	b10b      	cbz	r3, 800c514 <_free_r+0x4c>
 800c510:	42a3      	cmp	r3, r4
 800c512:	d9fa      	bls.n	800c50a <_free_r+0x42>
 800c514:	6811      	ldr	r1, [r2, #0]
 800c516:	1850      	adds	r0, r2, r1
 800c518:	42a0      	cmp	r0, r4
 800c51a:	d10b      	bne.n	800c534 <_free_r+0x6c>
 800c51c:	6820      	ldr	r0, [r4, #0]
 800c51e:	4401      	add	r1, r0
 800c520:	1850      	adds	r0, r2, r1
 800c522:	4283      	cmp	r3, r0
 800c524:	6011      	str	r1, [r2, #0]
 800c526:	d1e0      	bne.n	800c4ea <_free_r+0x22>
 800c528:	6818      	ldr	r0, [r3, #0]
 800c52a:	685b      	ldr	r3, [r3, #4]
 800c52c:	4401      	add	r1, r0
 800c52e:	6011      	str	r1, [r2, #0]
 800c530:	6053      	str	r3, [r2, #4]
 800c532:	e7da      	b.n	800c4ea <_free_r+0x22>
 800c534:	d902      	bls.n	800c53c <_free_r+0x74>
 800c536:	230c      	movs	r3, #12
 800c538:	602b      	str	r3, [r5, #0]
 800c53a:	e7d6      	b.n	800c4ea <_free_r+0x22>
 800c53c:	6820      	ldr	r0, [r4, #0]
 800c53e:	1821      	adds	r1, r4, r0
 800c540:	428b      	cmp	r3, r1
 800c542:	bf01      	itttt	eq
 800c544:	6819      	ldreq	r1, [r3, #0]
 800c546:	685b      	ldreq	r3, [r3, #4]
 800c548:	1809      	addeq	r1, r1, r0
 800c54a:	6021      	streq	r1, [r4, #0]
 800c54c:	6063      	str	r3, [r4, #4]
 800c54e:	6054      	str	r4, [r2, #4]
 800c550:	e7cb      	b.n	800c4ea <_free_r+0x22>
 800c552:	bd38      	pop	{r3, r4, r5, pc}
 800c554:	2000096c 	.word	0x2000096c

0800c558 <sbrk_aligned>:
 800c558:	b570      	push	{r4, r5, r6, lr}
 800c55a:	4e0e      	ldr	r6, [pc, #56]	; (800c594 <sbrk_aligned+0x3c>)
 800c55c:	460c      	mov	r4, r1
 800c55e:	6831      	ldr	r1, [r6, #0]
 800c560:	4605      	mov	r5, r0
 800c562:	b911      	cbnz	r1, 800c56a <sbrk_aligned+0x12>
 800c564:	f000 f9e8 	bl	800c938 <_sbrk_r>
 800c568:	6030      	str	r0, [r6, #0]
 800c56a:	4621      	mov	r1, r4
 800c56c:	4628      	mov	r0, r5
 800c56e:	f000 f9e3 	bl	800c938 <_sbrk_r>
 800c572:	1c43      	adds	r3, r0, #1
 800c574:	d00a      	beq.n	800c58c <sbrk_aligned+0x34>
 800c576:	1cc4      	adds	r4, r0, #3
 800c578:	f024 0403 	bic.w	r4, r4, #3
 800c57c:	42a0      	cmp	r0, r4
 800c57e:	d007      	beq.n	800c590 <sbrk_aligned+0x38>
 800c580:	1a21      	subs	r1, r4, r0
 800c582:	4628      	mov	r0, r5
 800c584:	f000 f9d8 	bl	800c938 <_sbrk_r>
 800c588:	3001      	adds	r0, #1
 800c58a:	d101      	bne.n	800c590 <sbrk_aligned+0x38>
 800c58c:	f04f 34ff 	mov.w	r4, #4294967295
 800c590:	4620      	mov	r0, r4
 800c592:	bd70      	pop	{r4, r5, r6, pc}
 800c594:	20000970 	.word	0x20000970

0800c598 <_malloc_r>:
 800c598:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c59c:	1ccd      	adds	r5, r1, #3
 800c59e:	f025 0503 	bic.w	r5, r5, #3
 800c5a2:	3508      	adds	r5, #8
 800c5a4:	2d0c      	cmp	r5, #12
 800c5a6:	bf38      	it	cc
 800c5a8:	250c      	movcc	r5, #12
 800c5aa:	2d00      	cmp	r5, #0
 800c5ac:	4607      	mov	r7, r0
 800c5ae:	db01      	blt.n	800c5b4 <_malloc_r+0x1c>
 800c5b0:	42a9      	cmp	r1, r5
 800c5b2:	d905      	bls.n	800c5c0 <_malloc_r+0x28>
 800c5b4:	230c      	movs	r3, #12
 800c5b6:	2600      	movs	r6, #0
 800c5b8:	603b      	str	r3, [r7, #0]
 800c5ba:	4630      	mov	r0, r6
 800c5bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c5c0:	4e2e      	ldr	r6, [pc, #184]	; (800c67c <_malloc_r+0xe4>)
 800c5c2:	f000 fa25 	bl	800ca10 <__malloc_lock>
 800c5c6:	6833      	ldr	r3, [r6, #0]
 800c5c8:	461c      	mov	r4, r3
 800c5ca:	bb34      	cbnz	r4, 800c61a <_malloc_r+0x82>
 800c5cc:	4629      	mov	r1, r5
 800c5ce:	4638      	mov	r0, r7
 800c5d0:	f7ff ffc2 	bl	800c558 <sbrk_aligned>
 800c5d4:	1c43      	adds	r3, r0, #1
 800c5d6:	4604      	mov	r4, r0
 800c5d8:	d14d      	bne.n	800c676 <_malloc_r+0xde>
 800c5da:	6834      	ldr	r4, [r6, #0]
 800c5dc:	4626      	mov	r6, r4
 800c5de:	2e00      	cmp	r6, #0
 800c5e0:	d140      	bne.n	800c664 <_malloc_r+0xcc>
 800c5e2:	6823      	ldr	r3, [r4, #0]
 800c5e4:	4631      	mov	r1, r6
 800c5e6:	4638      	mov	r0, r7
 800c5e8:	eb04 0803 	add.w	r8, r4, r3
 800c5ec:	f000 f9a4 	bl	800c938 <_sbrk_r>
 800c5f0:	4580      	cmp	r8, r0
 800c5f2:	d13a      	bne.n	800c66a <_malloc_r+0xd2>
 800c5f4:	6821      	ldr	r1, [r4, #0]
 800c5f6:	3503      	adds	r5, #3
 800c5f8:	1a6d      	subs	r5, r5, r1
 800c5fa:	f025 0503 	bic.w	r5, r5, #3
 800c5fe:	3508      	adds	r5, #8
 800c600:	2d0c      	cmp	r5, #12
 800c602:	bf38      	it	cc
 800c604:	250c      	movcc	r5, #12
 800c606:	4638      	mov	r0, r7
 800c608:	4629      	mov	r1, r5
 800c60a:	f7ff ffa5 	bl	800c558 <sbrk_aligned>
 800c60e:	3001      	adds	r0, #1
 800c610:	d02b      	beq.n	800c66a <_malloc_r+0xd2>
 800c612:	6823      	ldr	r3, [r4, #0]
 800c614:	442b      	add	r3, r5
 800c616:	6023      	str	r3, [r4, #0]
 800c618:	e00e      	b.n	800c638 <_malloc_r+0xa0>
 800c61a:	6822      	ldr	r2, [r4, #0]
 800c61c:	1b52      	subs	r2, r2, r5
 800c61e:	d41e      	bmi.n	800c65e <_malloc_r+0xc6>
 800c620:	2a0b      	cmp	r2, #11
 800c622:	d916      	bls.n	800c652 <_malloc_r+0xba>
 800c624:	1961      	adds	r1, r4, r5
 800c626:	42a3      	cmp	r3, r4
 800c628:	6025      	str	r5, [r4, #0]
 800c62a:	bf18      	it	ne
 800c62c:	6059      	strne	r1, [r3, #4]
 800c62e:	6863      	ldr	r3, [r4, #4]
 800c630:	bf08      	it	eq
 800c632:	6031      	streq	r1, [r6, #0]
 800c634:	5162      	str	r2, [r4, r5]
 800c636:	604b      	str	r3, [r1, #4]
 800c638:	4638      	mov	r0, r7
 800c63a:	f104 060b 	add.w	r6, r4, #11
 800c63e:	f000 f9ed 	bl	800ca1c <__malloc_unlock>
 800c642:	f026 0607 	bic.w	r6, r6, #7
 800c646:	1d23      	adds	r3, r4, #4
 800c648:	1af2      	subs	r2, r6, r3
 800c64a:	d0b6      	beq.n	800c5ba <_malloc_r+0x22>
 800c64c:	1b9b      	subs	r3, r3, r6
 800c64e:	50a3      	str	r3, [r4, r2]
 800c650:	e7b3      	b.n	800c5ba <_malloc_r+0x22>
 800c652:	6862      	ldr	r2, [r4, #4]
 800c654:	42a3      	cmp	r3, r4
 800c656:	bf0c      	ite	eq
 800c658:	6032      	streq	r2, [r6, #0]
 800c65a:	605a      	strne	r2, [r3, #4]
 800c65c:	e7ec      	b.n	800c638 <_malloc_r+0xa0>
 800c65e:	4623      	mov	r3, r4
 800c660:	6864      	ldr	r4, [r4, #4]
 800c662:	e7b2      	b.n	800c5ca <_malloc_r+0x32>
 800c664:	4634      	mov	r4, r6
 800c666:	6876      	ldr	r6, [r6, #4]
 800c668:	e7b9      	b.n	800c5de <_malloc_r+0x46>
 800c66a:	230c      	movs	r3, #12
 800c66c:	4638      	mov	r0, r7
 800c66e:	603b      	str	r3, [r7, #0]
 800c670:	f000 f9d4 	bl	800ca1c <__malloc_unlock>
 800c674:	e7a1      	b.n	800c5ba <_malloc_r+0x22>
 800c676:	6025      	str	r5, [r4, #0]
 800c678:	e7de      	b.n	800c638 <_malloc_r+0xa0>
 800c67a:	bf00      	nop
 800c67c:	2000096c 	.word	0x2000096c

0800c680 <__ssputs_r>:
 800c680:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c684:	688e      	ldr	r6, [r1, #8]
 800c686:	4682      	mov	sl, r0
 800c688:	429e      	cmp	r6, r3
 800c68a:	460c      	mov	r4, r1
 800c68c:	4690      	mov	r8, r2
 800c68e:	461f      	mov	r7, r3
 800c690:	d838      	bhi.n	800c704 <__ssputs_r+0x84>
 800c692:	898a      	ldrh	r2, [r1, #12]
 800c694:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c698:	d032      	beq.n	800c700 <__ssputs_r+0x80>
 800c69a:	6825      	ldr	r5, [r4, #0]
 800c69c:	6909      	ldr	r1, [r1, #16]
 800c69e:	3301      	adds	r3, #1
 800c6a0:	eba5 0901 	sub.w	r9, r5, r1
 800c6a4:	6965      	ldr	r5, [r4, #20]
 800c6a6:	444b      	add	r3, r9
 800c6a8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c6ac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c6b0:	106d      	asrs	r5, r5, #1
 800c6b2:	429d      	cmp	r5, r3
 800c6b4:	bf38      	it	cc
 800c6b6:	461d      	movcc	r5, r3
 800c6b8:	0553      	lsls	r3, r2, #21
 800c6ba:	d531      	bpl.n	800c720 <__ssputs_r+0xa0>
 800c6bc:	4629      	mov	r1, r5
 800c6be:	f7ff ff6b 	bl	800c598 <_malloc_r>
 800c6c2:	4606      	mov	r6, r0
 800c6c4:	b950      	cbnz	r0, 800c6dc <__ssputs_r+0x5c>
 800c6c6:	230c      	movs	r3, #12
 800c6c8:	f04f 30ff 	mov.w	r0, #4294967295
 800c6cc:	f8ca 3000 	str.w	r3, [sl]
 800c6d0:	89a3      	ldrh	r3, [r4, #12]
 800c6d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c6d6:	81a3      	strh	r3, [r4, #12]
 800c6d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6dc:	464a      	mov	r2, r9
 800c6de:	6921      	ldr	r1, [r4, #16]
 800c6e0:	f7ff fb4e 	bl	800bd80 <memcpy>
 800c6e4:	89a3      	ldrh	r3, [r4, #12]
 800c6e6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c6ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c6ee:	81a3      	strh	r3, [r4, #12]
 800c6f0:	6126      	str	r6, [r4, #16]
 800c6f2:	444e      	add	r6, r9
 800c6f4:	6026      	str	r6, [r4, #0]
 800c6f6:	463e      	mov	r6, r7
 800c6f8:	6165      	str	r5, [r4, #20]
 800c6fa:	eba5 0509 	sub.w	r5, r5, r9
 800c6fe:	60a5      	str	r5, [r4, #8]
 800c700:	42be      	cmp	r6, r7
 800c702:	d900      	bls.n	800c706 <__ssputs_r+0x86>
 800c704:	463e      	mov	r6, r7
 800c706:	4632      	mov	r2, r6
 800c708:	4641      	mov	r1, r8
 800c70a:	6820      	ldr	r0, [r4, #0]
 800c70c:	f000 f966 	bl	800c9dc <memmove>
 800c710:	68a3      	ldr	r3, [r4, #8]
 800c712:	2000      	movs	r0, #0
 800c714:	1b9b      	subs	r3, r3, r6
 800c716:	60a3      	str	r3, [r4, #8]
 800c718:	6823      	ldr	r3, [r4, #0]
 800c71a:	4433      	add	r3, r6
 800c71c:	6023      	str	r3, [r4, #0]
 800c71e:	e7db      	b.n	800c6d8 <__ssputs_r+0x58>
 800c720:	462a      	mov	r2, r5
 800c722:	f000 f981 	bl	800ca28 <_realloc_r>
 800c726:	4606      	mov	r6, r0
 800c728:	2800      	cmp	r0, #0
 800c72a:	d1e1      	bne.n	800c6f0 <__ssputs_r+0x70>
 800c72c:	4650      	mov	r0, sl
 800c72e:	6921      	ldr	r1, [r4, #16]
 800c730:	f7ff feca 	bl	800c4c8 <_free_r>
 800c734:	e7c7      	b.n	800c6c6 <__ssputs_r+0x46>
	...

0800c738 <_svfiprintf_r>:
 800c738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c73c:	4698      	mov	r8, r3
 800c73e:	898b      	ldrh	r3, [r1, #12]
 800c740:	4607      	mov	r7, r0
 800c742:	061b      	lsls	r3, r3, #24
 800c744:	460d      	mov	r5, r1
 800c746:	4614      	mov	r4, r2
 800c748:	b09d      	sub	sp, #116	; 0x74
 800c74a:	d50e      	bpl.n	800c76a <_svfiprintf_r+0x32>
 800c74c:	690b      	ldr	r3, [r1, #16]
 800c74e:	b963      	cbnz	r3, 800c76a <_svfiprintf_r+0x32>
 800c750:	2140      	movs	r1, #64	; 0x40
 800c752:	f7ff ff21 	bl	800c598 <_malloc_r>
 800c756:	6028      	str	r0, [r5, #0]
 800c758:	6128      	str	r0, [r5, #16]
 800c75a:	b920      	cbnz	r0, 800c766 <_svfiprintf_r+0x2e>
 800c75c:	230c      	movs	r3, #12
 800c75e:	603b      	str	r3, [r7, #0]
 800c760:	f04f 30ff 	mov.w	r0, #4294967295
 800c764:	e0d1      	b.n	800c90a <_svfiprintf_r+0x1d2>
 800c766:	2340      	movs	r3, #64	; 0x40
 800c768:	616b      	str	r3, [r5, #20]
 800c76a:	2300      	movs	r3, #0
 800c76c:	9309      	str	r3, [sp, #36]	; 0x24
 800c76e:	2320      	movs	r3, #32
 800c770:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c774:	2330      	movs	r3, #48	; 0x30
 800c776:	f04f 0901 	mov.w	r9, #1
 800c77a:	f8cd 800c 	str.w	r8, [sp, #12]
 800c77e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800c924 <_svfiprintf_r+0x1ec>
 800c782:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c786:	4623      	mov	r3, r4
 800c788:	469a      	mov	sl, r3
 800c78a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c78e:	b10a      	cbz	r2, 800c794 <_svfiprintf_r+0x5c>
 800c790:	2a25      	cmp	r2, #37	; 0x25
 800c792:	d1f9      	bne.n	800c788 <_svfiprintf_r+0x50>
 800c794:	ebba 0b04 	subs.w	fp, sl, r4
 800c798:	d00b      	beq.n	800c7b2 <_svfiprintf_r+0x7a>
 800c79a:	465b      	mov	r3, fp
 800c79c:	4622      	mov	r2, r4
 800c79e:	4629      	mov	r1, r5
 800c7a0:	4638      	mov	r0, r7
 800c7a2:	f7ff ff6d 	bl	800c680 <__ssputs_r>
 800c7a6:	3001      	adds	r0, #1
 800c7a8:	f000 80aa 	beq.w	800c900 <_svfiprintf_r+0x1c8>
 800c7ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c7ae:	445a      	add	r2, fp
 800c7b0:	9209      	str	r2, [sp, #36]	; 0x24
 800c7b2:	f89a 3000 	ldrb.w	r3, [sl]
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	f000 80a2 	beq.w	800c900 <_svfiprintf_r+0x1c8>
 800c7bc:	2300      	movs	r3, #0
 800c7be:	f04f 32ff 	mov.w	r2, #4294967295
 800c7c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c7c6:	f10a 0a01 	add.w	sl, sl, #1
 800c7ca:	9304      	str	r3, [sp, #16]
 800c7cc:	9307      	str	r3, [sp, #28]
 800c7ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c7d2:	931a      	str	r3, [sp, #104]	; 0x68
 800c7d4:	4654      	mov	r4, sl
 800c7d6:	2205      	movs	r2, #5
 800c7d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7dc:	4851      	ldr	r0, [pc, #324]	; (800c924 <_svfiprintf_r+0x1ec>)
 800c7de:	f7ff fac1 	bl	800bd64 <memchr>
 800c7e2:	9a04      	ldr	r2, [sp, #16]
 800c7e4:	b9d8      	cbnz	r0, 800c81e <_svfiprintf_r+0xe6>
 800c7e6:	06d0      	lsls	r0, r2, #27
 800c7e8:	bf44      	itt	mi
 800c7ea:	2320      	movmi	r3, #32
 800c7ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c7f0:	0711      	lsls	r1, r2, #28
 800c7f2:	bf44      	itt	mi
 800c7f4:	232b      	movmi	r3, #43	; 0x2b
 800c7f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c7fa:	f89a 3000 	ldrb.w	r3, [sl]
 800c7fe:	2b2a      	cmp	r3, #42	; 0x2a
 800c800:	d015      	beq.n	800c82e <_svfiprintf_r+0xf6>
 800c802:	4654      	mov	r4, sl
 800c804:	2000      	movs	r0, #0
 800c806:	f04f 0c0a 	mov.w	ip, #10
 800c80a:	9a07      	ldr	r2, [sp, #28]
 800c80c:	4621      	mov	r1, r4
 800c80e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c812:	3b30      	subs	r3, #48	; 0x30
 800c814:	2b09      	cmp	r3, #9
 800c816:	d94e      	bls.n	800c8b6 <_svfiprintf_r+0x17e>
 800c818:	b1b0      	cbz	r0, 800c848 <_svfiprintf_r+0x110>
 800c81a:	9207      	str	r2, [sp, #28]
 800c81c:	e014      	b.n	800c848 <_svfiprintf_r+0x110>
 800c81e:	eba0 0308 	sub.w	r3, r0, r8
 800c822:	fa09 f303 	lsl.w	r3, r9, r3
 800c826:	4313      	orrs	r3, r2
 800c828:	46a2      	mov	sl, r4
 800c82a:	9304      	str	r3, [sp, #16]
 800c82c:	e7d2      	b.n	800c7d4 <_svfiprintf_r+0x9c>
 800c82e:	9b03      	ldr	r3, [sp, #12]
 800c830:	1d19      	adds	r1, r3, #4
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	9103      	str	r1, [sp, #12]
 800c836:	2b00      	cmp	r3, #0
 800c838:	bfbb      	ittet	lt
 800c83a:	425b      	neglt	r3, r3
 800c83c:	f042 0202 	orrlt.w	r2, r2, #2
 800c840:	9307      	strge	r3, [sp, #28]
 800c842:	9307      	strlt	r3, [sp, #28]
 800c844:	bfb8      	it	lt
 800c846:	9204      	strlt	r2, [sp, #16]
 800c848:	7823      	ldrb	r3, [r4, #0]
 800c84a:	2b2e      	cmp	r3, #46	; 0x2e
 800c84c:	d10c      	bne.n	800c868 <_svfiprintf_r+0x130>
 800c84e:	7863      	ldrb	r3, [r4, #1]
 800c850:	2b2a      	cmp	r3, #42	; 0x2a
 800c852:	d135      	bne.n	800c8c0 <_svfiprintf_r+0x188>
 800c854:	9b03      	ldr	r3, [sp, #12]
 800c856:	3402      	adds	r4, #2
 800c858:	1d1a      	adds	r2, r3, #4
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	9203      	str	r2, [sp, #12]
 800c85e:	2b00      	cmp	r3, #0
 800c860:	bfb8      	it	lt
 800c862:	f04f 33ff 	movlt.w	r3, #4294967295
 800c866:	9305      	str	r3, [sp, #20]
 800c868:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800c928 <_svfiprintf_r+0x1f0>
 800c86c:	2203      	movs	r2, #3
 800c86e:	4650      	mov	r0, sl
 800c870:	7821      	ldrb	r1, [r4, #0]
 800c872:	f7ff fa77 	bl	800bd64 <memchr>
 800c876:	b140      	cbz	r0, 800c88a <_svfiprintf_r+0x152>
 800c878:	2340      	movs	r3, #64	; 0x40
 800c87a:	eba0 000a 	sub.w	r0, r0, sl
 800c87e:	fa03 f000 	lsl.w	r0, r3, r0
 800c882:	9b04      	ldr	r3, [sp, #16]
 800c884:	3401      	adds	r4, #1
 800c886:	4303      	orrs	r3, r0
 800c888:	9304      	str	r3, [sp, #16]
 800c88a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c88e:	2206      	movs	r2, #6
 800c890:	4826      	ldr	r0, [pc, #152]	; (800c92c <_svfiprintf_r+0x1f4>)
 800c892:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c896:	f7ff fa65 	bl	800bd64 <memchr>
 800c89a:	2800      	cmp	r0, #0
 800c89c:	d038      	beq.n	800c910 <_svfiprintf_r+0x1d8>
 800c89e:	4b24      	ldr	r3, [pc, #144]	; (800c930 <_svfiprintf_r+0x1f8>)
 800c8a0:	bb1b      	cbnz	r3, 800c8ea <_svfiprintf_r+0x1b2>
 800c8a2:	9b03      	ldr	r3, [sp, #12]
 800c8a4:	3307      	adds	r3, #7
 800c8a6:	f023 0307 	bic.w	r3, r3, #7
 800c8aa:	3308      	adds	r3, #8
 800c8ac:	9303      	str	r3, [sp, #12]
 800c8ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8b0:	4433      	add	r3, r6
 800c8b2:	9309      	str	r3, [sp, #36]	; 0x24
 800c8b4:	e767      	b.n	800c786 <_svfiprintf_r+0x4e>
 800c8b6:	460c      	mov	r4, r1
 800c8b8:	2001      	movs	r0, #1
 800c8ba:	fb0c 3202 	mla	r2, ip, r2, r3
 800c8be:	e7a5      	b.n	800c80c <_svfiprintf_r+0xd4>
 800c8c0:	2300      	movs	r3, #0
 800c8c2:	f04f 0c0a 	mov.w	ip, #10
 800c8c6:	4619      	mov	r1, r3
 800c8c8:	3401      	adds	r4, #1
 800c8ca:	9305      	str	r3, [sp, #20]
 800c8cc:	4620      	mov	r0, r4
 800c8ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c8d2:	3a30      	subs	r2, #48	; 0x30
 800c8d4:	2a09      	cmp	r2, #9
 800c8d6:	d903      	bls.n	800c8e0 <_svfiprintf_r+0x1a8>
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d0c5      	beq.n	800c868 <_svfiprintf_r+0x130>
 800c8dc:	9105      	str	r1, [sp, #20]
 800c8de:	e7c3      	b.n	800c868 <_svfiprintf_r+0x130>
 800c8e0:	4604      	mov	r4, r0
 800c8e2:	2301      	movs	r3, #1
 800c8e4:	fb0c 2101 	mla	r1, ip, r1, r2
 800c8e8:	e7f0      	b.n	800c8cc <_svfiprintf_r+0x194>
 800c8ea:	ab03      	add	r3, sp, #12
 800c8ec:	9300      	str	r3, [sp, #0]
 800c8ee:	462a      	mov	r2, r5
 800c8f0:	4638      	mov	r0, r7
 800c8f2:	4b10      	ldr	r3, [pc, #64]	; (800c934 <_svfiprintf_r+0x1fc>)
 800c8f4:	a904      	add	r1, sp, #16
 800c8f6:	f7fd ffcb 	bl	800a890 <_printf_float>
 800c8fa:	1c42      	adds	r2, r0, #1
 800c8fc:	4606      	mov	r6, r0
 800c8fe:	d1d6      	bne.n	800c8ae <_svfiprintf_r+0x176>
 800c900:	89ab      	ldrh	r3, [r5, #12]
 800c902:	065b      	lsls	r3, r3, #25
 800c904:	f53f af2c 	bmi.w	800c760 <_svfiprintf_r+0x28>
 800c908:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c90a:	b01d      	add	sp, #116	; 0x74
 800c90c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c910:	ab03      	add	r3, sp, #12
 800c912:	9300      	str	r3, [sp, #0]
 800c914:	462a      	mov	r2, r5
 800c916:	4638      	mov	r0, r7
 800c918:	4b06      	ldr	r3, [pc, #24]	; (800c934 <_svfiprintf_r+0x1fc>)
 800c91a:	a904      	add	r1, sp, #16
 800c91c:	f7fe fa54 	bl	800adc8 <_printf_i>
 800c920:	e7eb      	b.n	800c8fa <_svfiprintf_r+0x1c2>
 800c922:	bf00      	nop
 800c924:	0800d7fc 	.word	0x0800d7fc
 800c928:	0800d802 	.word	0x0800d802
 800c92c:	0800d806 	.word	0x0800d806
 800c930:	0800a891 	.word	0x0800a891
 800c934:	0800c681 	.word	0x0800c681

0800c938 <_sbrk_r>:
 800c938:	b538      	push	{r3, r4, r5, lr}
 800c93a:	2300      	movs	r3, #0
 800c93c:	4d05      	ldr	r5, [pc, #20]	; (800c954 <_sbrk_r+0x1c>)
 800c93e:	4604      	mov	r4, r0
 800c940:	4608      	mov	r0, r1
 800c942:	602b      	str	r3, [r5, #0]
 800c944:	f7f6 feaa 	bl	800369c <_sbrk>
 800c948:	1c43      	adds	r3, r0, #1
 800c94a:	d102      	bne.n	800c952 <_sbrk_r+0x1a>
 800c94c:	682b      	ldr	r3, [r5, #0]
 800c94e:	b103      	cbz	r3, 800c952 <_sbrk_r+0x1a>
 800c950:	6023      	str	r3, [r4, #0]
 800c952:	bd38      	pop	{r3, r4, r5, pc}
 800c954:	20000974 	.word	0x20000974

0800c958 <__assert_func>:
 800c958:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c95a:	4614      	mov	r4, r2
 800c95c:	461a      	mov	r2, r3
 800c95e:	4b09      	ldr	r3, [pc, #36]	; (800c984 <__assert_func+0x2c>)
 800c960:	4605      	mov	r5, r0
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	68d8      	ldr	r0, [r3, #12]
 800c966:	b14c      	cbz	r4, 800c97c <__assert_func+0x24>
 800c968:	4b07      	ldr	r3, [pc, #28]	; (800c988 <__assert_func+0x30>)
 800c96a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c96e:	9100      	str	r1, [sp, #0]
 800c970:	462b      	mov	r3, r5
 800c972:	4906      	ldr	r1, [pc, #24]	; (800c98c <__assert_func+0x34>)
 800c974:	f000 f80e 	bl	800c994 <fiprintf>
 800c978:	f000 faaa 	bl	800ced0 <abort>
 800c97c:	4b04      	ldr	r3, [pc, #16]	; (800c990 <__assert_func+0x38>)
 800c97e:	461c      	mov	r4, r3
 800c980:	e7f3      	b.n	800c96a <__assert_func+0x12>
 800c982:	bf00      	nop
 800c984:	2000006c 	.word	0x2000006c
 800c988:	0800d80d 	.word	0x0800d80d
 800c98c:	0800d81a 	.word	0x0800d81a
 800c990:	0800d848 	.word	0x0800d848

0800c994 <fiprintf>:
 800c994:	b40e      	push	{r1, r2, r3}
 800c996:	b503      	push	{r0, r1, lr}
 800c998:	4601      	mov	r1, r0
 800c99a:	ab03      	add	r3, sp, #12
 800c99c:	4805      	ldr	r0, [pc, #20]	; (800c9b4 <fiprintf+0x20>)
 800c99e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c9a2:	6800      	ldr	r0, [r0, #0]
 800c9a4:	9301      	str	r3, [sp, #4]
 800c9a6:	f000 f895 	bl	800cad4 <_vfiprintf_r>
 800c9aa:	b002      	add	sp, #8
 800c9ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800c9b0:	b003      	add	sp, #12
 800c9b2:	4770      	bx	lr
 800c9b4:	2000006c 	.word	0x2000006c

0800c9b8 <__ascii_mbtowc>:
 800c9b8:	b082      	sub	sp, #8
 800c9ba:	b901      	cbnz	r1, 800c9be <__ascii_mbtowc+0x6>
 800c9bc:	a901      	add	r1, sp, #4
 800c9be:	b142      	cbz	r2, 800c9d2 <__ascii_mbtowc+0x1a>
 800c9c0:	b14b      	cbz	r3, 800c9d6 <__ascii_mbtowc+0x1e>
 800c9c2:	7813      	ldrb	r3, [r2, #0]
 800c9c4:	600b      	str	r3, [r1, #0]
 800c9c6:	7812      	ldrb	r2, [r2, #0]
 800c9c8:	1e10      	subs	r0, r2, #0
 800c9ca:	bf18      	it	ne
 800c9cc:	2001      	movne	r0, #1
 800c9ce:	b002      	add	sp, #8
 800c9d0:	4770      	bx	lr
 800c9d2:	4610      	mov	r0, r2
 800c9d4:	e7fb      	b.n	800c9ce <__ascii_mbtowc+0x16>
 800c9d6:	f06f 0001 	mvn.w	r0, #1
 800c9da:	e7f8      	b.n	800c9ce <__ascii_mbtowc+0x16>

0800c9dc <memmove>:
 800c9dc:	4288      	cmp	r0, r1
 800c9de:	b510      	push	{r4, lr}
 800c9e0:	eb01 0402 	add.w	r4, r1, r2
 800c9e4:	d902      	bls.n	800c9ec <memmove+0x10>
 800c9e6:	4284      	cmp	r4, r0
 800c9e8:	4623      	mov	r3, r4
 800c9ea:	d807      	bhi.n	800c9fc <memmove+0x20>
 800c9ec:	1e43      	subs	r3, r0, #1
 800c9ee:	42a1      	cmp	r1, r4
 800c9f0:	d008      	beq.n	800ca04 <memmove+0x28>
 800c9f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c9f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c9fa:	e7f8      	b.n	800c9ee <memmove+0x12>
 800c9fc:	4601      	mov	r1, r0
 800c9fe:	4402      	add	r2, r0
 800ca00:	428a      	cmp	r2, r1
 800ca02:	d100      	bne.n	800ca06 <memmove+0x2a>
 800ca04:	bd10      	pop	{r4, pc}
 800ca06:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ca0a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ca0e:	e7f7      	b.n	800ca00 <memmove+0x24>

0800ca10 <__malloc_lock>:
 800ca10:	4801      	ldr	r0, [pc, #4]	; (800ca18 <__malloc_lock+0x8>)
 800ca12:	f000 bc19 	b.w	800d248 <__retarget_lock_acquire_recursive>
 800ca16:	bf00      	nop
 800ca18:	20000978 	.word	0x20000978

0800ca1c <__malloc_unlock>:
 800ca1c:	4801      	ldr	r0, [pc, #4]	; (800ca24 <__malloc_unlock+0x8>)
 800ca1e:	f000 bc14 	b.w	800d24a <__retarget_lock_release_recursive>
 800ca22:	bf00      	nop
 800ca24:	20000978 	.word	0x20000978

0800ca28 <_realloc_r>:
 800ca28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca2c:	4680      	mov	r8, r0
 800ca2e:	4614      	mov	r4, r2
 800ca30:	460e      	mov	r6, r1
 800ca32:	b921      	cbnz	r1, 800ca3e <_realloc_r+0x16>
 800ca34:	4611      	mov	r1, r2
 800ca36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ca3a:	f7ff bdad 	b.w	800c598 <_malloc_r>
 800ca3e:	b92a      	cbnz	r2, 800ca4c <_realloc_r+0x24>
 800ca40:	f7ff fd42 	bl	800c4c8 <_free_r>
 800ca44:	4625      	mov	r5, r4
 800ca46:	4628      	mov	r0, r5
 800ca48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca4c:	f000 fc64 	bl	800d318 <_malloc_usable_size_r>
 800ca50:	4284      	cmp	r4, r0
 800ca52:	4607      	mov	r7, r0
 800ca54:	d802      	bhi.n	800ca5c <_realloc_r+0x34>
 800ca56:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ca5a:	d812      	bhi.n	800ca82 <_realloc_r+0x5a>
 800ca5c:	4621      	mov	r1, r4
 800ca5e:	4640      	mov	r0, r8
 800ca60:	f7ff fd9a 	bl	800c598 <_malloc_r>
 800ca64:	4605      	mov	r5, r0
 800ca66:	2800      	cmp	r0, #0
 800ca68:	d0ed      	beq.n	800ca46 <_realloc_r+0x1e>
 800ca6a:	42bc      	cmp	r4, r7
 800ca6c:	4622      	mov	r2, r4
 800ca6e:	4631      	mov	r1, r6
 800ca70:	bf28      	it	cs
 800ca72:	463a      	movcs	r2, r7
 800ca74:	f7ff f984 	bl	800bd80 <memcpy>
 800ca78:	4631      	mov	r1, r6
 800ca7a:	4640      	mov	r0, r8
 800ca7c:	f7ff fd24 	bl	800c4c8 <_free_r>
 800ca80:	e7e1      	b.n	800ca46 <_realloc_r+0x1e>
 800ca82:	4635      	mov	r5, r6
 800ca84:	e7df      	b.n	800ca46 <_realloc_r+0x1e>

0800ca86 <__sfputc_r>:
 800ca86:	6893      	ldr	r3, [r2, #8]
 800ca88:	b410      	push	{r4}
 800ca8a:	3b01      	subs	r3, #1
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	6093      	str	r3, [r2, #8]
 800ca90:	da07      	bge.n	800caa2 <__sfputc_r+0x1c>
 800ca92:	6994      	ldr	r4, [r2, #24]
 800ca94:	42a3      	cmp	r3, r4
 800ca96:	db01      	blt.n	800ca9c <__sfputc_r+0x16>
 800ca98:	290a      	cmp	r1, #10
 800ca9a:	d102      	bne.n	800caa2 <__sfputc_r+0x1c>
 800ca9c:	bc10      	pop	{r4}
 800ca9e:	f000 b949 	b.w	800cd34 <__swbuf_r>
 800caa2:	6813      	ldr	r3, [r2, #0]
 800caa4:	1c58      	adds	r0, r3, #1
 800caa6:	6010      	str	r0, [r2, #0]
 800caa8:	7019      	strb	r1, [r3, #0]
 800caaa:	4608      	mov	r0, r1
 800caac:	bc10      	pop	{r4}
 800caae:	4770      	bx	lr

0800cab0 <__sfputs_r>:
 800cab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cab2:	4606      	mov	r6, r0
 800cab4:	460f      	mov	r7, r1
 800cab6:	4614      	mov	r4, r2
 800cab8:	18d5      	adds	r5, r2, r3
 800caba:	42ac      	cmp	r4, r5
 800cabc:	d101      	bne.n	800cac2 <__sfputs_r+0x12>
 800cabe:	2000      	movs	r0, #0
 800cac0:	e007      	b.n	800cad2 <__sfputs_r+0x22>
 800cac2:	463a      	mov	r2, r7
 800cac4:	4630      	mov	r0, r6
 800cac6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800caca:	f7ff ffdc 	bl	800ca86 <__sfputc_r>
 800cace:	1c43      	adds	r3, r0, #1
 800cad0:	d1f3      	bne.n	800caba <__sfputs_r+0xa>
 800cad2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cad4 <_vfiprintf_r>:
 800cad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cad8:	460d      	mov	r5, r1
 800cada:	4614      	mov	r4, r2
 800cadc:	4698      	mov	r8, r3
 800cade:	4606      	mov	r6, r0
 800cae0:	b09d      	sub	sp, #116	; 0x74
 800cae2:	b118      	cbz	r0, 800caec <_vfiprintf_r+0x18>
 800cae4:	6983      	ldr	r3, [r0, #24]
 800cae6:	b90b      	cbnz	r3, 800caec <_vfiprintf_r+0x18>
 800cae8:	f000 fb10 	bl	800d10c <__sinit>
 800caec:	4b89      	ldr	r3, [pc, #548]	; (800cd14 <_vfiprintf_r+0x240>)
 800caee:	429d      	cmp	r5, r3
 800caf0:	d11b      	bne.n	800cb2a <_vfiprintf_r+0x56>
 800caf2:	6875      	ldr	r5, [r6, #4]
 800caf4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800caf6:	07d9      	lsls	r1, r3, #31
 800caf8:	d405      	bmi.n	800cb06 <_vfiprintf_r+0x32>
 800cafa:	89ab      	ldrh	r3, [r5, #12]
 800cafc:	059a      	lsls	r2, r3, #22
 800cafe:	d402      	bmi.n	800cb06 <_vfiprintf_r+0x32>
 800cb00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cb02:	f000 fba1 	bl	800d248 <__retarget_lock_acquire_recursive>
 800cb06:	89ab      	ldrh	r3, [r5, #12]
 800cb08:	071b      	lsls	r3, r3, #28
 800cb0a:	d501      	bpl.n	800cb10 <_vfiprintf_r+0x3c>
 800cb0c:	692b      	ldr	r3, [r5, #16]
 800cb0e:	b9eb      	cbnz	r3, 800cb4c <_vfiprintf_r+0x78>
 800cb10:	4629      	mov	r1, r5
 800cb12:	4630      	mov	r0, r6
 800cb14:	f000 f96e 	bl	800cdf4 <__swsetup_r>
 800cb18:	b1c0      	cbz	r0, 800cb4c <_vfiprintf_r+0x78>
 800cb1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cb1c:	07dc      	lsls	r4, r3, #31
 800cb1e:	d50e      	bpl.n	800cb3e <_vfiprintf_r+0x6a>
 800cb20:	f04f 30ff 	mov.w	r0, #4294967295
 800cb24:	b01d      	add	sp, #116	; 0x74
 800cb26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb2a:	4b7b      	ldr	r3, [pc, #492]	; (800cd18 <_vfiprintf_r+0x244>)
 800cb2c:	429d      	cmp	r5, r3
 800cb2e:	d101      	bne.n	800cb34 <_vfiprintf_r+0x60>
 800cb30:	68b5      	ldr	r5, [r6, #8]
 800cb32:	e7df      	b.n	800caf4 <_vfiprintf_r+0x20>
 800cb34:	4b79      	ldr	r3, [pc, #484]	; (800cd1c <_vfiprintf_r+0x248>)
 800cb36:	429d      	cmp	r5, r3
 800cb38:	bf08      	it	eq
 800cb3a:	68f5      	ldreq	r5, [r6, #12]
 800cb3c:	e7da      	b.n	800caf4 <_vfiprintf_r+0x20>
 800cb3e:	89ab      	ldrh	r3, [r5, #12]
 800cb40:	0598      	lsls	r0, r3, #22
 800cb42:	d4ed      	bmi.n	800cb20 <_vfiprintf_r+0x4c>
 800cb44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cb46:	f000 fb80 	bl	800d24a <__retarget_lock_release_recursive>
 800cb4a:	e7e9      	b.n	800cb20 <_vfiprintf_r+0x4c>
 800cb4c:	2300      	movs	r3, #0
 800cb4e:	9309      	str	r3, [sp, #36]	; 0x24
 800cb50:	2320      	movs	r3, #32
 800cb52:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cb56:	2330      	movs	r3, #48	; 0x30
 800cb58:	f04f 0901 	mov.w	r9, #1
 800cb5c:	f8cd 800c 	str.w	r8, [sp, #12]
 800cb60:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800cd20 <_vfiprintf_r+0x24c>
 800cb64:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cb68:	4623      	mov	r3, r4
 800cb6a:	469a      	mov	sl, r3
 800cb6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb70:	b10a      	cbz	r2, 800cb76 <_vfiprintf_r+0xa2>
 800cb72:	2a25      	cmp	r2, #37	; 0x25
 800cb74:	d1f9      	bne.n	800cb6a <_vfiprintf_r+0x96>
 800cb76:	ebba 0b04 	subs.w	fp, sl, r4
 800cb7a:	d00b      	beq.n	800cb94 <_vfiprintf_r+0xc0>
 800cb7c:	465b      	mov	r3, fp
 800cb7e:	4622      	mov	r2, r4
 800cb80:	4629      	mov	r1, r5
 800cb82:	4630      	mov	r0, r6
 800cb84:	f7ff ff94 	bl	800cab0 <__sfputs_r>
 800cb88:	3001      	adds	r0, #1
 800cb8a:	f000 80aa 	beq.w	800cce2 <_vfiprintf_r+0x20e>
 800cb8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb90:	445a      	add	r2, fp
 800cb92:	9209      	str	r2, [sp, #36]	; 0x24
 800cb94:	f89a 3000 	ldrb.w	r3, [sl]
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	f000 80a2 	beq.w	800cce2 <_vfiprintf_r+0x20e>
 800cb9e:	2300      	movs	r3, #0
 800cba0:	f04f 32ff 	mov.w	r2, #4294967295
 800cba4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cba8:	f10a 0a01 	add.w	sl, sl, #1
 800cbac:	9304      	str	r3, [sp, #16]
 800cbae:	9307      	str	r3, [sp, #28]
 800cbb0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cbb4:	931a      	str	r3, [sp, #104]	; 0x68
 800cbb6:	4654      	mov	r4, sl
 800cbb8:	2205      	movs	r2, #5
 800cbba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbbe:	4858      	ldr	r0, [pc, #352]	; (800cd20 <_vfiprintf_r+0x24c>)
 800cbc0:	f7ff f8d0 	bl	800bd64 <memchr>
 800cbc4:	9a04      	ldr	r2, [sp, #16]
 800cbc6:	b9d8      	cbnz	r0, 800cc00 <_vfiprintf_r+0x12c>
 800cbc8:	06d1      	lsls	r1, r2, #27
 800cbca:	bf44      	itt	mi
 800cbcc:	2320      	movmi	r3, #32
 800cbce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cbd2:	0713      	lsls	r3, r2, #28
 800cbd4:	bf44      	itt	mi
 800cbd6:	232b      	movmi	r3, #43	; 0x2b
 800cbd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cbdc:	f89a 3000 	ldrb.w	r3, [sl]
 800cbe0:	2b2a      	cmp	r3, #42	; 0x2a
 800cbe2:	d015      	beq.n	800cc10 <_vfiprintf_r+0x13c>
 800cbe4:	4654      	mov	r4, sl
 800cbe6:	2000      	movs	r0, #0
 800cbe8:	f04f 0c0a 	mov.w	ip, #10
 800cbec:	9a07      	ldr	r2, [sp, #28]
 800cbee:	4621      	mov	r1, r4
 800cbf0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cbf4:	3b30      	subs	r3, #48	; 0x30
 800cbf6:	2b09      	cmp	r3, #9
 800cbf8:	d94e      	bls.n	800cc98 <_vfiprintf_r+0x1c4>
 800cbfa:	b1b0      	cbz	r0, 800cc2a <_vfiprintf_r+0x156>
 800cbfc:	9207      	str	r2, [sp, #28]
 800cbfe:	e014      	b.n	800cc2a <_vfiprintf_r+0x156>
 800cc00:	eba0 0308 	sub.w	r3, r0, r8
 800cc04:	fa09 f303 	lsl.w	r3, r9, r3
 800cc08:	4313      	orrs	r3, r2
 800cc0a:	46a2      	mov	sl, r4
 800cc0c:	9304      	str	r3, [sp, #16]
 800cc0e:	e7d2      	b.n	800cbb6 <_vfiprintf_r+0xe2>
 800cc10:	9b03      	ldr	r3, [sp, #12]
 800cc12:	1d19      	adds	r1, r3, #4
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	9103      	str	r1, [sp, #12]
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	bfbb      	ittet	lt
 800cc1c:	425b      	neglt	r3, r3
 800cc1e:	f042 0202 	orrlt.w	r2, r2, #2
 800cc22:	9307      	strge	r3, [sp, #28]
 800cc24:	9307      	strlt	r3, [sp, #28]
 800cc26:	bfb8      	it	lt
 800cc28:	9204      	strlt	r2, [sp, #16]
 800cc2a:	7823      	ldrb	r3, [r4, #0]
 800cc2c:	2b2e      	cmp	r3, #46	; 0x2e
 800cc2e:	d10c      	bne.n	800cc4a <_vfiprintf_r+0x176>
 800cc30:	7863      	ldrb	r3, [r4, #1]
 800cc32:	2b2a      	cmp	r3, #42	; 0x2a
 800cc34:	d135      	bne.n	800cca2 <_vfiprintf_r+0x1ce>
 800cc36:	9b03      	ldr	r3, [sp, #12]
 800cc38:	3402      	adds	r4, #2
 800cc3a:	1d1a      	adds	r2, r3, #4
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	9203      	str	r2, [sp, #12]
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	bfb8      	it	lt
 800cc44:	f04f 33ff 	movlt.w	r3, #4294967295
 800cc48:	9305      	str	r3, [sp, #20]
 800cc4a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800cd24 <_vfiprintf_r+0x250>
 800cc4e:	2203      	movs	r2, #3
 800cc50:	4650      	mov	r0, sl
 800cc52:	7821      	ldrb	r1, [r4, #0]
 800cc54:	f7ff f886 	bl	800bd64 <memchr>
 800cc58:	b140      	cbz	r0, 800cc6c <_vfiprintf_r+0x198>
 800cc5a:	2340      	movs	r3, #64	; 0x40
 800cc5c:	eba0 000a 	sub.w	r0, r0, sl
 800cc60:	fa03 f000 	lsl.w	r0, r3, r0
 800cc64:	9b04      	ldr	r3, [sp, #16]
 800cc66:	3401      	adds	r4, #1
 800cc68:	4303      	orrs	r3, r0
 800cc6a:	9304      	str	r3, [sp, #16]
 800cc6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc70:	2206      	movs	r2, #6
 800cc72:	482d      	ldr	r0, [pc, #180]	; (800cd28 <_vfiprintf_r+0x254>)
 800cc74:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cc78:	f7ff f874 	bl	800bd64 <memchr>
 800cc7c:	2800      	cmp	r0, #0
 800cc7e:	d03f      	beq.n	800cd00 <_vfiprintf_r+0x22c>
 800cc80:	4b2a      	ldr	r3, [pc, #168]	; (800cd2c <_vfiprintf_r+0x258>)
 800cc82:	bb1b      	cbnz	r3, 800cccc <_vfiprintf_r+0x1f8>
 800cc84:	9b03      	ldr	r3, [sp, #12]
 800cc86:	3307      	adds	r3, #7
 800cc88:	f023 0307 	bic.w	r3, r3, #7
 800cc8c:	3308      	adds	r3, #8
 800cc8e:	9303      	str	r3, [sp, #12]
 800cc90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc92:	443b      	add	r3, r7
 800cc94:	9309      	str	r3, [sp, #36]	; 0x24
 800cc96:	e767      	b.n	800cb68 <_vfiprintf_r+0x94>
 800cc98:	460c      	mov	r4, r1
 800cc9a:	2001      	movs	r0, #1
 800cc9c:	fb0c 3202 	mla	r2, ip, r2, r3
 800cca0:	e7a5      	b.n	800cbee <_vfiprintf_r+0x11a>
 800cca2:	2300      	movs	r3, #0
 800cca4:	f04f 0c0a 	mov.w	ip, #10
 800cca8:	4619      	mov	r1, r3
 800ccaa:	3401      	adds	r4, #1
 800ccac:	9305      	str	r3, [sp, #20]
 800ccae:	4620      	mov	r0, r4
 800ccb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ccb4:	3a30      	subs	r2, #48	; 0x30
 800ccb6:	2a09      	cmp	r2, #9
 800ccb8:	d903      	bls.n	800ccc2 <_vfiprintf_r+0x1ee>
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d0c5      	beq.n	800cc4a <_vfiprintf_r+0x176>
 800ccbe:	9105      	str	r1, [sp, #20]
 800ccc0:	e7c3      	b.n	800cc4a <_vfiprintf_r+0x176>
 800ccc2:	4604      	mov	r4, r0
 800ccc4:	2301      	movs	r3, #1
 800ccc6:	fb0c 2101 	mla	r1, ip, r1, r2
 800ccca:	e7f0      	b.n	800ccae <_vfiprintf_r+0x1da>
 800cccc:	ab03      	add	r3, sp, #12
 800ccce:	9300      	str	r3, [sp, #0]
 800ccd0:	462a      	mov	r2, r5
 800ccd2:	4630      	mov	r0, r6
 800ccd4:	4b16      	ldr	r3, [pc, #88]	; (800cd30 <_vfiprintf_r+0x25c>)
 800ccd6:	a904      	add	r1, sp, #16
 800ccd8:	f7fd fdda 	bl	800a890 <_printf_float>
 800ccdc:	4607      	mov	r7, r0
 800ccde:	1c78      	adds	r0, r7, #1
 800cce0:	d1d6      	bne.n	800cc90 <_vfiprintf_r+0x1bc>
 800cce2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cce4:	07d9      	lsls	r1, r3, #31
 800cce6:	d405      	bmi.n	800ccf4 <_vfiprintf_r+0x220>
 800cce8:	89ab      	ldrh	r3, [r5, #12]
 800ccea:	059a      	lsls	r2, r3, #22
 800ccec:	d402      	bmi.n	800ccf4 <_vfiprintf_r+0x220>
 800ccee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ccf0:	f000 faab 	bl	800d24a <__retarget_lock_release_recursive>
 800ccf4:	89ab      	ldrh	r3, [r5, #12]
 800ccf6:	065b      	lsls	r3, r3, #25
 800ccf8:	f53f af12 	bmi.w	800cb20 <_vfiprintf_r+0x4c>
 800ccfc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ccfe:	e711      	b.n	800cb24 <_vfiprintf_r+0x50>
 800cd00:	ab03      	add	r3, sp, #12
 800cd02:	9300      	str	r3, [sp, #0]
 800cd04:	462a      	mov	r2, r5
 800cd06:	4630      	mov	r0, r6
 800cd08:	4b09      	ldr	r3, [pc, #36]	; (800cd30 <_vfiprintf_r+0x25c>)
 800cd0a:	a904      	add	r1, sp, #16
 800cd0c:	f7fe f85c 	bl	800adc8 <_printf_i>
 800cd10:	e7e4      	b.n	800ccdc <_vfiprintf_r+0x208>
 800cd12:	bf00      	nop
 800cd14:	0800d974 	.word	0x0800d974
 800cd18:	0800d994 	.word	0x0800d994
 800cd1c:	0800d954 	.word	0x0800d954
 800cd20:	0800d7fc 	.word	0x0800d7fc
 800cd24:	0800d802 	.word	0x0800d802
 800cd28:	0800d806 	.word	0x0800d806
 800cd2c:	0800a891 	.word	0x0800a891
 800cd30:	0800cab1 	.word	0x0800cab1

0800cd34 <__swbuf_r>:
 800cd34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd36:	460e      	mov	r6, r1
 800cd38:	4614      	mov	r4, r2
 800cd3a:	4605      	mov	r5, r0
 800cd3c:	b118      	cbz	r0, 800cd46 <__swbuf_r+0x12>
 800cd3e:	6983      	ldr	r3, [r0, #24]
 800cd40:	b90b      	cbnz	r3, 800cd46 <__swbuf_r+0x12>
 800cd42:	f000 f9e3 	bl	800d10c <__sinit>
 800cd46:	4b21      	ldr	r3, [pc, #132]	; (800cdcc <__swbuf_r+0x98>)
 800cd48:	429c      	cmp	r4, r3
 800cd4a:	d12b      	bne.n	800cda4 <__swbuf_r+0x70>
 800cd4c:	686c      	ldr	r4, [r5, #4]
 800cd4e:	69a3      	ldr	r3, [r4, #24]
 800cd50:	60a3      	str	r3, [r4, #8]
 800cd52:	89a3      	ldrh	r3, [r4, #12]
 800cd54:	071a      	lsls	r2, r3, #28
 800cd56:	d52f      	bpl.n	800cdb8 <__swbuf_r+0x84>
 800cd58:	6923      	ldr	r3, [r4, #16]
 800cd5a:	b36b      	cbz	r3, 800cdb8 <__swbuf_r+0x84>
 800cd5c:	6923      	ldr	r3, [r4, #16]
 800cd5e:	6820      	ldr	r0, [r4, #0]
 800cd60:	b2f6      	uxtb	r6, r6
 800cd62:	1ac0      	subs	r0, r0, r3
 800cd64:	6963      	ldr	r3, [r4, #20]
 800cd66:	4637      	mov	r7, r6
 800cd68:	4283      	cmp	r3, r0
 800cd6a:	dc04      	bgt.n	800cd76 <__swbuf_r+0x42>
 800cd6c:	4621      	mov	r1, r4
 800cd6e:	4628      	mov	r0, r5
 800cd70:	f000 f938 	bl	800cfe4 <_fflush_r>
 800cd74:	bb30      	cbnz	r0, 800cdc4 <__swbuf_r+0x90>
 800cd76:	68a3      	ldr	r3, [r4, #8]
 800cd78:	3001      	adds	r0, #1
 800cd7a:	3b01      	subs	r3, #1
 800cd7c:	60a3      	str	r3, [r4, #8]
 800cd7e:	6823      	ldr	r3, [r4, #0]
 800cd80:	1c5a      	adds	r2, r3, #1
 800cd82:	6022      	str	r2, [r4, #0]
 800cd84:	701e      	strb	r6, [r3, #0]
 800cd86:	6963      	ldr	r3, [r4, #20]
 800cd88:	4283      	cmp	r3, r0
 800cd8a:	d004      	beq.n	800cd96 <__swbuf_r+0x62>
 800cd8c:	89a3      	ldrh	r3, [r4, #12]
 800cd8e:	07db      	lsls	r3, r3, #31
 800cd90:	d506      	bpl.n	800cda0 <__swbuf_r+0x6c>
 800cd92:	2e0a      	cmp	r6, #10
 800cd94:	d104      	bne.n	800cda0 <__swbuf_r+0x6c>
 800cd96:	4621      	mov	r1, r4
 800cd98:	4628      	mov	r0, r5
 800cd9a:	f000 f923 	bl	800cfe4 <_fflush_r>
 800cd9e:	b988      	cbnz	r0, 800cdc4 <__swbuf_r+0x90>
 800cda0:	4638      	mov	r0, r7
 800cda2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cda4:	4b0a      	ldr	r3, [pc, #40]	; (800cdd0 <__swbuf_r+0x9c>)
 800cda6:	429c      	cmp	r4, r3
 800cda8:	d101      	bne.n	800cdae <__swbuf_r+0x7a>
 800cdaa:	68ac      	ldr	r4, [r5, #8]
 800cdac:	e7cf      	b.n	800cd4e <__swbuf_r+0x1a>
 800cdae:	4b09      	ldr	r3, [pc, #36]	; (800cdd4 <__swbuf_r+0xa0>)
 800cdb0:	429c      	cmp	r4, r3
 800cdb2:	bf08      	it	eq
 800cdb4:	68ec      	ldreq	r4, [r5, #12]
 800cdb6:	e7ca      	b.n	800cd4e <__swbuf_r+0x1a>
 800cdb8:	4621      	mov	r1, r4
 800cdba:	4628      	mov	r0, r5
 800cdbc:	f000 f81a 	bl	800cdf4 <__swsetup_r>
 800cdc0:	2800      	cmp	r0, #0
 800cdc2:	d0cb      	beq.n	800cd5c <__swbuf_r+0x28>
 800cdc4:	f04f 37ff 	mov.w	r7, #4294967295
 800cdc8:	e7ea      	b.n	800cda0 <__swbuf_r+0x6c>
 800cdca:	bf00      	nop
 800cdcc:	0800d974 	.word	0x0800d974
 800cdd0:	0800d994 	.word	0x0800d994
 800cdd4:	0800d954 	.word	0x0800d954

0800cdd8 <__ascii_wctomb>:
 800cdd8:	4603      	mov	r3, r0
 800cdda:	4608      	mov	r0, r1
 800cddc:	b141      	cbz	r1, 800cdf0 <__ascii_wctomb+0x18>
 800cdde:	2aff      	cmp	r2, #255	; 0xff
 800cde0:	d904      	bls.n	800cdec <__ascii_wctomb+0x14>
 800cde2:	228a      	movs	r2, #138	; 0x8a
 800cde4:	f04f 30ff 	mov.w	r0, #4294967295
 800cde8:	601a      	str	r2, [r3, #0]
 800cdea:	4770      	bx	lr
 800cdec:	2001      	movs	r0, #1
 800cdee:	700a      	strb	r2, [r1, #0]
 800cdf0:	4770      	bx	lr
	...

0800cdf4 <__swsetup_r>:
 800cdf4:	4b32      	ldr	r3, [pc, #200]	; (800cec0 <__swsetup_r+0xcc>)
 800cdf6:	b570      	push	{r4, r5, r6, lr}
 800cdf8:	681d      	ldr	r5, [r3, #0]
 800cdfa:	4606      	mov	r6, r0
 800cdfc:	460c      	mov	r4, r1
 800cdfe:	b125      	cbz	r5, 800ce0a <__swsetup_r+0x16>
 800ce00:	69ab      	ldr	r3, [r5, #24]
 800ce02:	b913      	cbnz	r3, 800ce0a <__swsetup_r+0x16>
 800ce04:	4628      	mov	r0, r5
 800ce06:	f000 f981 	bl	800d10c <__sinit>
 800ce0a:	4b2e      	ldr	r3, [pc, #184]	; (800cec4 <__swsetup_r+0xd0>)
 800ce0c:	429c      	cmp	r4, r3
 800ce0e:	d10f      	bne.n	800ce30 <__swsetup_r+0x3c>
 800ce10:	686c      	ldr	r4, [r5, #4]
 800ce12:	89a3      	ldrh	r3, [r4, #12]
 800ce14:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ce18:	0719      	lsls	r1, r3, #28
 800ce1a:	d42c      	bmi.n	800ce76 <__swsetup_r+0x82>
 800ce1c:	06dd      	lsls	r5, r3, #27
 800ce1e:	d411      	bmi.n	800ce44 <__swsetup_r+0x50>
 800ce20:	2309      	movs	r3, #9
 800ce22:	6033      	str	r3, [r6, #0]
 800ce24:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ce28:	f04f 30ff 	mov.w	r0, #4294967295
 800ce2c:	81a3      	strh	r3, [r4, #12]
 800ce2e:	e03e      	b.n	800ceae <__swsetup_r+0xba>
 800ce30:	4b25      	ldr	r3, [pc, #148]	; (800cec8 <__swsetup_r+0xd4>)
 800ce32:	429c      	cmp	r4, r3
 800ce34:	d101      	bne.n	800ce3a <__swsetup_r+0x46>
 800ce36:	68ac      	ldr	r4, [r5, #8]
 800ce38:	e7eb      	b.n	800ce12 <__swsetup_r+0x1e>
 800ce3a:	4b24      	ldr	r3, [pc, #144]	; (800cecc <__swsetup_r+0xd8>)
 800ce3c:	429c      	cmp	r4, r3
 800ce3e:	bf08      	it	eq
 800ce40:	68ec      	ldreq	r4, [r5, #12]
 800ce42:	e7e6      	b.n	800ce12 <__swsetup_r+0x1e>
 800ce44:	0758      	lsls	r0, r3, #29
 800ce46:	d512      	bpl.n	800ce6e <__swsetup_r+0x7a>
 800ce48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ce4a:	b141      	cbz	r1, 800ce5e <__swsetup_r+0x6a>
 800ce4c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ce50:	4299      	cmp	r1, r3
 800ce52:	d002      	beq.n	800ce5a <__swsetup_r+0x66>
 800ce54:	4630      	mov	r0, r6
 800ce56:	f7ff fb37 	bl	800c4c8 <_free_r>
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	6363      	str	r3, [r4, #52]	; 0x34
 800ce5e:	89a3      	ldrh	r3, [r4, #12]
 800ce60:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ce64:	81a3      	strh	r3, [r4, #12]
 800ce66:	2300      	movs	r3, #0
 800ce68:	6063      	str	r3, [r4, #4]
 800ce6a:	6923      	ldr	r3, [r4, #16]
 800ce6c:	6023      	str	r3, [r4, #0]
 800ce6e:	89a3      	ldrh	r3, [r4, #12]
 800ce70:	f043 0308 	orr.w	r3, r3, #8
 800ce74:	81a3      	strh	r3, [r4, #12]
 800ce76:	6923      	ldr	r3, [r4, #16]
 800ce78:	b94b      	cbnz	r3, 800ce8e <__swsetup_r+0x9a>
 800ce7a:	89a3      	ldrh	r3, [r4, #12]
 800ce7c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ce80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ce84:	d003      	beq.n	800ce8e <__swsetup_r+0x9a>
 800ce86:	4621      	mov	r1, r4
 800ce88:	4630      	mov	r0, r6
 800ce8a:	f000 fa05 	bl	800d298 <__smakebuf_r>
 800ce8e:	89a0      	ldrh	r0, [r4, #12]
 800ce90:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ce94:	f010 0301 	ands.w	r3, r0, #1
 800ce98:	d00a      	beq.n	800ceb0 <__swsetup_r+0xbc>
 800ce9a:	2300      	movs	r3, #0
 800ce9c:	60a3      	str	r3, [r4, #8]
 800ce9e:	6963      	ldr	r3, [r4, #20]
 800cea0:	425b      	negs	r3, r3
 800cea2:	61a3      	str	r3, [r4, #24]
 800cea4:	6923      	ldr	r3, [r4, #16]
 800cea6:	b943      	cbnz	r3, 800ceba <__swsetup_r+0xc6>
 800cea8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ceac:	d1ba      	bne.n	800ce24 <__swsetup_r+0x30>
 800ceae:	bd70      	pop	{r4, r5, r6, pc}
 800ceb0:	0781      	lsls	r1, r0, #30
 800ceb2:	bf58      	it	pl
 800ceb4:	6963      	ldrpl	r3, [r4, #20]
 800ceb6:	60a3      	str	r3, [r4, #8]
 800ceb8:	e7f4      	b.n	800cea4 <__swsetup_r+0xb0>
 800ceba:	2000      	movs	r0, #0
 800cebc:	e7f7      	b.n	800ceae <__swsetup_r+0xba>
 800cebe:	bf00      	nop
 800cec0:	2000006c 	.word	0x2000006c
 800cec4:	0800d974 	.word	0x0800d974
 800cec8:	0800d994 	.word	0x0800d994
 800cecc:	0800d954 	.word	0x0800d954

0800ced0 <abort>:
 800ced0:	2006      	movs	r0, #6
 800ced2:	b508      	push	{r3, lr}
 800ced4:	f000 fa50 	bl	800d378 <raise>
 800ced8:	2001      	movs	r0, #1
 800ceda:	f7f6 fb6c 	bl	80035b6 <_exit>
	...

0800cee0 <__sflush_r>:
 800cee0:	898a      	ldrh	r2, [r1, #12]
 800cee2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cee4:	4605      	mov	r5, r0
 800cee6:	0710      	lsls	r0, r2, #28
 800cee8:	460c      	mov	r4, r1
 800ceea:	d457      	bmi.n	800cf9c <__sflush_r+0xbc>
 800ceec:	684b      	ldr	r3, [r1, #4]
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	dc04      	bgt.n	800cefc <__sflush_r+0x1c>
 800cef2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	dc01      	bgt.n	800cefc <__sflush_r+0x1c>
 800cef8:	2000      	movs	r0, #0
 800cefa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cefc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cefe:	2e00      	cmp	r6, #0
 800cf00:	d0fa      	beq.n	800cef8 <__sflush_r+0x18>
 800cf02:	2300      	movs	r3, #0
 800cf04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cf08:	682f      	ldr	r7, [r5, #0]
 800cf0a:	602b      	str	r3, [r5, #0]
 800cf0c:	d032      	beq.n	800cf74 <__sflush_r+0x94>
 800cf0e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cf10:	89a3      	ldrh	r3, [r4, #12]
 800cf12:	075a      	lsls	r2, r3, #29
 800cf14:	d505      	bpl.n	800cf22 <__sflush_r+0x42>
 800cf16:	6863      	ldr	r3, [r4, #4]
 800cf18:	1ac0      	subs	r0, r0, r3
 800cf1a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cf1c:	b10b      	cbz	r3, 800cf22 <__sflush_r+0x42>
 800cf1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cf20:	1ac0      	subs	r0, r0, r3
 800cf22:	2300      	movs	r3, #0
 800cf24:	4602      	mov	r2, r0
 800cf26:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cf28:	4628      	mov	r0, r5
 800cf2a:	6a21      	ldr	r1, [r4, #32]
 800cf2c:	47b0      	blx	r6
 800cf2e:	1c43      	adds	r3, r0, #1
 800cf30:	89a3      	ldrh	r3, [r4, #12]
 800cf32:	d106      	bne.n	800cf42 <__sflush_r+0x62>
 800cf34:	6829      	ldr	r1, [r5, #0]
 800cf36:	291d      	cmp	r1, #29
 800cf38:	d82c      	bhi.n	800cf94 <__sflush_r+0xb4>
 800cf3a:	4a29      	ldr	r2, [pc, #164]	; (800cfe0 <__sflush_r+0x100>)
 800cf3c:	40ca      	lsrs	r2, r1
 800cf3e:	07d6      	lsls	r6, r2, #31
 800cf40:	d528      	bpl.n	800cf94 <__sflush_r+0xb4>
 800cf42:	2200      	movs	r2, #0
 800cf44:	6062      	str	r2, [r4, #4]
 800cf46:	6922      	ldr	r2, [r4, #16]
 800cf48:	04d9      	lsls	r1, r3, #19
 800cf4a:	6022      	str	r2, [r4, #0]
 800cf4c:	d504      	bpl.n	800cf58 <__sflush_r+0x78>
 800cf4e:	1c42      	adds	r2, r0, #1
 800cf50:	d101      	bne.n	800cf56 <__sflush_r+0x76>
 800cf52:	682b      	ldr	r3, [r5, #0]
 800cf54:	b903      	cbnz	r3, 800cf58 <__sflush_r+0x78>
 800cf56:	6560      	str	r0, [r4, #84]	; 0x54
 800cf58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cf5a:	602f      	str	r7, [r5, #0]
 800cf5c:	2900      	cmp	r1, #0
 800cf5e:	d0cb      	beq.n	800cef8 <__sflush_r+0x18>
 800cf60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cf64:	4299      	cmp	r1, r3
 800cf66:	d002      	beq.n	800cf6e <__sflush_r+0x8e>
 800cf68:	4628      	mov	r0, r5
 800cf6a:	f7ff faad 	bl	800c4c8 <_free_r>
 800cf6e:	2000      	movs	r0, #0
 800cf70:	6360      	str	r0, [r4, #52]	; 0x34
 800cf72:	e7c2      	b.n	800cefa <__sflush_r+0x1a>
 800cf74:	6a21      	ldr	r1, [r4, #32]
 800cf76:	2301      	movs	r3, #1
 800cf78:	4628      	mov	r0, r5
 800cf7a:	47b0      	blx	r6
 800cf7c:	1c41      	adds	r1, r0, #1
 800cf7e:	d1c7      	bne.n	800cf10 <__sflush_r+0x30>
 800cf80:	682b      	ldr	r3, [r5, #0]
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d0c4      	beq.n	800cf10 <__sflush_r+0x30>
 800cf86:	2b1d      	cmp	r3, #29
 800cf88:	d001      	beq.n	800cf8e <__sflush_r+0xae>
 800cf8a:	2b16      	cmp	r3, #22
 800cf8c:	d101      	bne.n	800cf92 <__sflush_r+0xb2>
 800cf8e:	602f      	str	r7, [r5, #0]
 800cf90:	e7b2      	b.n	800cef8 <__sflush_r+0x18>
 800cf92:	89a3      	ldrh	r3, [r4, #12]
 800cf94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cf98:	81a3      	strh	r3, [r4, #12]
 800cf9a:	e7ae      	b.n	800cefa <__sflush_r+0x1a>
 800cf9c:	690f      	ldr	r7, [r1, #16]
 800cf9e:	2f00      	cmp	r7, #0
 800cfa0:	d0aa      	beq.n	800cef8 <__sflush_r+0x18>
 800cfa2:	0793      	lsls	r3, r2, #30
 800cfa4:	bf18      	it	ne
 800cfa6:	2300      	movne	r3, #0
 800cfa8:	680e      	ldr	r6, [r1, #0]
 800cfaa:	bf08      	it	eq
 800cfac:	694b      	ldreq	r3, [r1, #20]
 800cfae:	1bf6      	subs	r6, r6, r7
 800cfb0:	600f      	str	r7, [r1, #0]
 800cfb2:	608b      	str	r3, [r1, #8]
 800cfb4:	2e00      	cmp	r6, #0
 800cfb6:	dd9f      	ble.n	800cef8 <__sflush_r+0x18>
 800cfb8:	4633      	mov	r3, r6
 800cfba:	463a      	mov	r2, r7
 800cfbc:	4628      	mov	r0, r5
 800cfbe:	6a21      	ldr	r1, [r4, #32]
 800cfc0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800cfc4:	47e0      	blx	ip
 800cfc6:	2800      	cmp	r0, #0
 800cfc8:	dc06      	bgt.n	800cfd8 <__sflush_r+0xf8>
 800cfca:	89a3      	ldrh	r3, [r4, #12]
 800cfcc:	f04f 30ff 	mov.w	r0, #4294967295
 800cfd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cfd4:	81a3      	strh	r3, [r4, #12]
 800cfd6:	e790      	b.n	800cefa <__sflush_r+0x1a>
 800cfd8:	4407      	add	r7, r0
 800cfda:	1a36      	subs	r6, r6, r0
 800cfdc:	e7ea      	b.n	800cfb4 <__sflush_r+0xd4>
 800cfde:	bf00      	nop
 800cfe0:	20400001 	.word	0x20400001

0800cfe4 <_fflush_r>:
 800cfe4:	b538      	push	{r3, r4, r5, lr}
 800cfe6:	690b      	ldr	r3, [r1, #16]
 800cfe8:	4605      	mov	r5, r0
 800cfea:	460c      	mov	r4, r1
 800cfec:	b913      	cbnz	r3, 800cff4 <_fflush_r+0x10>
 800cfee:	2500      	movs	r5, #0
 800cff0:	4628      	mov	r0, r5
 800cff2:	bd38      	pop	{r3, r4, r5, pc}
 800cff4:	b118      	cbz	r0, 800cffe <_fflush_r+0x1a>
 800cff6:	6983      	ldr	r3, [r0, #24]
 800cff8:	b90b      	cbnz	r3, 800cffe <_fflush_r+0x1a>
 800cffa:	f000 f887 	bl	800d10c <__sinit>
 800cffe:	4b14      	ldr	r3, [pc, #80]	; (800d050 <_fflush_r+0x6c>)
 800d000:	429c      	cmp	r4, r3
 800d002:	d11b      	bne.n	800d03c <_fflush_r+0x58>
 800d004:	686c      	ldr	r4, [r5, #4]
 800d006:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d0ef      	beq.n	800cfee <_fflush_r+0xa>
 800d00e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d010:	07d0      	lsls	r0, r2, #31
 800d012:	d404      	bmi.n	800d01e <_fflush_r+0x3a>
 800d014:	0599      	lsls	r1, r3, #22
 800d016:	d402      	bmi.n	800d01e <_fflush_r+0x3a>
 800d018:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d01a:	f000 f915 	bl	800d248 <__retarget_lock_acquire_recursive>
 800d01e:	4628      	mov	r0, r5
 800d020:	4621      	mov	r1, r4
 800d022:	f7ff ff5d 	bl	800cee0 <__sflush_r>
 800d026:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d028:	4605      	mov	r5, r0
 800d02a:	07da      	lsls	r2, r3, #31
 800d02c:	d4e0      	bmi.n	800cff0 <_fflush_r+0xc>
 800d02e:	89a3      	ldrh	r3, [r4, #12]
 800d030:	059b      	lsls	r3, r3, #22
 800d032:	d4dd      	bmi.n	800cff0 <_fflush_r+0xc>
 800d034:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d036:	f000 f908 	bl	800d24a <__retarget_lock_release_recursive>
 800d03a:	e7d9      	b.n	800cff0 <_fflush_r+0xc>
 800d03c:	4b05      	ldr	r3, [pc, #20]	; (800d054 <_fflush_r+0x70>)
 800d03e:	429c      	cmp	r4, r3
 800d040:	d101      	bne.n	800d046 <_fflush_r+0x62>
 800d042:	68ac      	ldr	r4, [r5, #8]
 800d044:	e7df      	b.n	800d006 <_fflush_r+0x22>
 800d046:	4b04      	ldr	r3, [pc, #16]	; (800d058 <_fflush_r+0x74>)
 800d048:	429c      	cmp	r4, r3
 800d04a:	bf08      	it	eq
 800d04c:	68ec      	ldreq	r4, [r5, #12]
 800d04e:	e7da      	b.n	800d006 <_fflush_r+0x22>
 800d050:	0800d974 	.word	0x0800d974
 800d054:	0800d994 	.word	0x0800d994
 800d058:	0800d954 	.word	0x0800d954

0800d05c <std>:
 800d05c:	2300      	movs	r3, #0
 800d05e:	b510      	push	{r4, lr}
 800d060:	4604      	mov	r4, r0
 800d062:	e9c0 3300 	strd	r3, r3, [r0]
 800d066:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d06a:	6083      	str	r3, [r0, #8]
 800d06c:	8181      	strh	r1, [r0, #12]
 800d06e:	6643      	str	r3, [r0, #100]	; 0x64
 800d070:	81c2      	strh	r2, [r0, #14]
 800d072:	6183      	str	r3, [r0, #24]
 800d074:	4619      	mov	r1, r3
 800d076:	2208      	movs	r2, #8
 800d078:	305c      	adds	r0, #92	; 0x5c
 800d07a:	f7fd fb63 	bl	800a744 <memset>
 800d07e:	4b05      	ldr	r3, [pc, #20]	; (800d094 <std+0x38>)
 800d080:	6224      	str	r4, [r4, #32]
 800d082:	6263      	str	r3, [r4, #36]	; 0x24
 800d084:	4b04      	ldr	r3, [pc, #16]	; (800d098 <std+0x3c>)
 800d086:	62a3      	str	r3, [r4, #40]	; 0x28
 800d088:	4b04      	ldr	r3, [pc, #16]	; (800d09c <std+0x40>)
 800d08a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d08c:	4b04      	ldr	r3, [pc, #16]	; (800d0a0 <std+0x44>)
 800d08e:	6323      	str	r3, [r4, #48]	; 0x30
 800d090:	bd10      	pop	{r4, pc}
 800d092:	bf00      	nop
 800d094:	0800d3b1 	.word	0x0800d3b1
 800d098:	0800d3d3 	.word	0x0800d3d3
 800d09c:	0800d40b 	.word	0x0800d40b
 800d0a0:	0800d42f 	.word	0x0800d42f

0800d0a4 <_cleanup_r>:
 800d0a4:	4901      	ldr	r1, [pc, #4]	; (800d0ac <_cleanup_r+0x8>)
 800d0a6:	f000 b8af 	b.w	800d208 <_fwalk_reent>
 800d0aa:	bf00      	nop
 800d0ac:	0800cfe5 	.word	0x0800cfe5

0800d0b0 <__sfmoreglue>:
 800d0b0:	2268      	movs	r2, #104	; 0x68
 800d0b2:	b570      	push	{r4, r5, r6, lr}
 800d0b4:	1e4d      	subs	r5, r1, #1
 800d0b6:	4355      	muls	r5, r2
 800d0b8:	460e      	mov	r6, r1
 800d0ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d0be:	f7ff fa6b 	bl	800c598 <_malloc_r>
 800d0c2:	4604      	mov	r4, r0
 800d0c4:	b140      	cbz	r0, 800d0d8 <__sfmoreglue+0x28>
 800d0c6:	2100      	movs	r1, #0
 800d0c8:	e9c0 1600 	strd	r1, r6, [r0]
 800d0cc:	300c      	adds	r0, #12
 800d0ce:	60a0      	str	r0, [r4, #8]
 800d0d0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d0d4:	f7fd fb36 	bl	800a744 <memset>
 800d0d8:	4620      	mov	r0, r4
 800d0da:	bd70      	pop	{r4, r5, r6, pc}

0800d0dc <__sfp_lock_acquire>:
 800d0dc:	4801      	ldr	r0, [pc, #4]	; (800d0e4 <__sfp_lock_acquire+0x8>)
 800d0de:	f000 b8b3 	b.w	800d248 <__retarget_lock_acquire_recursive>
 800d0e2:	bf00      	nop
 800d0e4:	20000979 	.word	0x20000979

0800d0e8 <__sfp_lock_release>:
 800d0e8:	4801      	ldr	r0, [pc, #4]	; (800d0f0 <__sfp_lock_release+0x8>)
 800d0ea:	f000 b8ae 	b.w	800d24a <__retarget_lock_release_recursive>
 800d0ee:	bf00      	nop
 800d0f0:	20000979 	.word	0x20000979

0800d0f4 <__sinit_lock_acquire>:
 800d0f4:	4801      	ldr	r0, [pc, #4]	; (800d0fc <__sinit_lock_acquire+0x8>)
 800d0f6:	f000 b8a7 	b.w	800d248 <__retarget_lock_acquire_recursive>
 800d0fa:	bf00      	nop
 800d0fc:	2000097a 	.word	0x2000097a

0800d100 <__sinit_lock_release>:
 800d100:	4801      	ldr	r0, [pc, #4]	; (800d108 <__sinit_lock_release+0x8>)
 800d102:	f000 b8a2 	b.w	800d24a <__retarget_lock_release_recursive>
 800d106:	bf00      	nop
 800d108:	2000097a 	.word	0x2000097a

0800d10c <__sinit>:
 800d10c:	b510      	push	{r4, lr}
 800d10e:	4604      	mov	r4, r0
 800d110:	f7ff fff0 	bl	800d0f4 <__sinit_lock_acquire>
 800d114:	69a3      	ldr	r3, [r4, #24]
 800d116:	b11b      	cbz	r3, 800d120 <__sinit+0x14>
 800d118:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d11c:	f7ff bff0 	b.w	800d100 <__sinit_lock_release>
 800d120:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d124:	6523      	str	r3, [r4, #80]	; 0x50
 800d126:	4b13      	ldr	r3, [pc, #76]	; (800d174 <__sinit+0x68>)
 800d128:	4a13      	ldr	r2, [pc, #76]	; (800d178 <__sinit+0x6c>)
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	62a2      	str	r2, [r4, #40]	; 0x28
 800d12e:	42a3      	cmp	r3, r4
 800d130:	bf08      	it	eq
 800d132:	2301      	moveq	r3, #1
 800d134:	4620      	mov	r0, r4
 800d136:	bf08      	it	eq
 800d138:	61a3      	streq	r3, [r4, #24]
 800d13a:	f000 f81f 	bl	800d17c <__sfp>
 800d13e:	6060      	str	r0, [r4, #4]
 800d140:	4620      	mov	r0, r4
 800d142:	f000 f81b 	bl	800d17c <__sfp>
 800d146:	60a0      	str	r0, [r4, #8]
 800d148:	4620      	mov	r0, r4
 800d14a:	f000 f817 	bl	800d17c <__sfp>
 800d14e:	2200      	movs	r2, #0
 800d150:	2104      	movs	r1, #4
 800d152:	60e0      	str	r0, [r4, #12]
 800d154:	6860      	ldr	r0, [r4, #4]
 800d156:	f7ff ff81 	bl	800d05c <std>
 800d15a:	2201      	movs	r2, #1
 800d15c:	2109      	movs	r1, #9
 800d15e:	68a0      	ldr	r0, [r4, #8]
 800d160:	f7ff ff7c 	bl	800d05c <std>
 800d164:	2202      	movs	r2, #2
 800d166:	2112      	movs	r1, #18
 800d168:	68e0      	ldr	r0, [r4, #12]
 800d16a:	f7ff ff77 	bl	800d05c <std>
 800d16e:	2301      	movs	r3, #1
 800d170:	61a3      	str	r3, [r4, #24]
 800d172:	e7d1      	b.n	800d118 <__sinit+0xc>
 800d174:	0800d5dc 	.word	0x0800d5dc
 800d178:	0800d0a5 	.word	0x0800d0a5

0800d17c <__sfp>:
 800d17c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d17e:	4607      	mov	r7, r0
 800d180:	f7ff ffac 	bl	800d0dc <__sfp_lock_acquire>
 800d184:	4b1e      	ldr	r3, [pc, #120]	; (800d200 <__sfp+0x84>)
 800d186:	681e      	ldr	r6, [r3, #0]
 800d188:	69b3      	ldr	r3, [r6, #24]
 800d18a:	b913      	cbnz	r3, 800d192 <__sfp+0x16>
 800d18c:	4630      	mov	r0, r6
 800d18e:	f7ff ffbd 	bl	800d10c <__sinit>
 800d192:	3648      	adds	r6, #72	; 0x48
 800d194:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d198:	3b01      	subs	r3, #1
 800d19a:	d503      	bpl.n	800d1a4 <__sfp+0x28>
 800d19c:	6833      	ldr	r3, [r6, #0]
 800d19e:	b30b      	cbz	r3, 800d1e4 <__sfp+0x68>
 800d1a0:	6836      	ldr	r6, [r6, #0]
 800d1a2:	e7f7      	b.n	800d194 <__sfp+0x18>
 800d1a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d1a8:	b9d5      	cbnz	r5, 800d1e0 <__sfp+0x64>
 800d1aa:	4b16      	ldr	r3, [pc, #88]	; (800d204 <__sfp+0x88>)
 800d1ac:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d1b0:	60e3      	str	r3, [r4, #12]
 800d1b2:	6665      	str	r5, [r4, #100]	; 0x64
 800d1b4:	f000 f847 	bl	800d246 <__retarget_lock_init_recursive>
 800d1b8:	f7ff ff96 	bl	800d0e8 <__sfp_lock_release>
 800d1bc:	2208      	movs	r2, #8
 800d1be:	4629      	mov	r1, r5
 800d1c0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d1c4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d1c8:	6025      	str	r5, [r4, #0]
 800d1ca:	61a5      	str	r5, [r4, #24]
 800d1cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d1d0:	f7fd fab8 	bl	800a744 <memset>
 800d1d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d1d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d1dc:	4620      	mov	r0, r4
 800d1de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d1e0:	3468      	adds	r4, #104	; 0x68
 800d1e2:	e7d9      	b.n	800d198 <__sfp+0x1c>
 800d1e4:	2104      	movs	r1, #4
 800d1e6:	4638      	mov	r0, r7
 800d1e8:	f7ff ff62 	bl	800d0b0 <__sfmoreglue>
 800d1ec:	4604      	mov	r4, r0
 800d1ee:	6030      	str	r0, [r6, #0]
 800d1f0:	2800      	cmp	r0, #0
 800d1f2:	d1d5      	bne.n	800d1a0 <__sfp+0x24>
 800d1f4:	f7ff ff78 	bl	800d0e8 <__sfp_lock_release>
 800d1f8:	230c      	movs	r3, #12
 800d1fa:	603b      	str	r3, [r7, #0]
 800d1fc:	e7ee      	b.n	800d1dc <__sfp+0x60>
 800d1fe:	bf00      	nop
 800d200:	0800d5dc 	.word	0x0800d5dc
 800d204:	ffff0001 	.word	0xffff0001

0800d208 <_fwalk_reent>:
 800d208:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d20c:	4606      	mov	r6, r0
 800d20e:	4688      	mov	r8, r1
 800d210:	2700      	movs	r7, #0
 800d212:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d216:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d21a:	f1b9 0901 	subs.w	r9, r9, #1
 800d21e:	d505      	bpl.n	800d22c <_fwalk_reent+0x24>
 800d220:	6824      	ldr	r4, [r4, #0]
 800d222:	2c00      	cmp	r4, #0
 800d224:	d1f7      	bne.n	800d216 <_fwalk_reent+0xe>
 800d226:	4638      	mov	r0, r7
 800d228:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d22c:	89ab      	ldrh	r3, [r5, #12]
 800d22e:	2b01      	cmp	r3, #1
 800d230:	d907      	bls.n	800d242 <_fwalk_reent+0x3a>
 800d232:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d236:	3301      	adds	r3, #1
 800d238:	d003      	beq.n	800d242 <_fwalk_reent+0x3a>
 800d23a:	4629      	mov	r1, r5
 800d23c:	4630      	mov	r0, r6
 800d23e:	47c0      	blx	r8
 800d240:	4307      	orrs	r7, r0
 800d242:	3568      	adds	r5, #104	; 0x68
 800d244:	e7e9      	b.n	800d21a <_fwalk_reent+0x12>

0800d246 <__retarget_lock_init_recursive>:
 800d246:	4770      	bx	lr

0800d248 <__retarget_lock_acquire_recursive>:
 800d248:	4770      	bx	lr

0800d24a <__retarget_lock_release_recursive>:
 800d24a:	4770      	bx	lr

0800d24c <__swhatbuf_r>:
 800d24c:	b570      	push	{r4, r5, r6, lr}
 800d24e:	460e      	mov	r6, r1
 800d250:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d254:	4614      	mov	r4, r2
 800d256:	2900      	cmp	r1, #0
 800d258:	461d      	mov	r5, r3
 800d25a:	b096      	sub	sp, #88	; 0x58
 800d25c:	da08      	bge.n	800d270 <__swhatbuf_r+0x24>
 800d25e:	2200      	movs	r2, #0
 800d260:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d264:	602a      	str	r2, [r5, #0]
 800d266:	061a      	lsls	r2, r3, #24
 800d268:	d410      	bmi.n	800d28c <__swhatbuf_r+0x40>
 800d26a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d26e:	e00e      	b.n	800d28e <__swhatbuf_r+0x42>
 800d270:	466a      	mov	r2, sp
 800d272:	f000 f903 	bl	800d47c <_fstat_r>
 800d276:	2800      	cmp	r0, #0
 800d278:	dbf1      	blt.n	800d25e <__swhatbuf_r+0x12>
 800d27a:	9a01      	ldr	r2, [sp, #4]
 800d27c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d280:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d284:	425a      	negs	r2, r3
 800d286:	415a      	adcs	r2, r3
 800d288:	602a      	str	r2, [r5, #0]
 800d28a:	e7ee      	b.n	800d26a <__swhatbuf_r+0x1e>
 800d28c:	2340      	movs	r3, #64	; 0x40
 800d28e:	2000      	movs	r0, #0
 800d290:	6023      	str	r3, [r4, #0]
 800d292:	b016      	add	sp, #88	; 0x58
 800d294:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d298 <__smakebuf_r>:
 800d298:	898b      	ldrh	r3, [r1, #12]
 800d29a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d29c:	079d      	lsls	r5, r3, #30
 800d29e:	4606      	mov	r6, r0
 800d2a0:	460c      	mov	r4, r1
 800d2a2:	d507      	bpl.n	800d2b4 <__smakebuf_r+0x1c>
 800d2a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d2a8:	6023      	str	r3, [r4, #0]
 800d2aa:	6123      	str	r3, [r4, #16]
 800d2ac:	2301      	movs	r3, #1
 800d2ae:	6163      	str	r3, [r4, #20]
 800d2b0:	b002      	add	sp, #8
 800d2b2:	bd70      	pop	{r4, r5, r6, pc}
 800d2b4:	466a      	mov	r2, sp
 800d2b6:	ab01      	add	r3, sp, #4
 800d2b8:	f7ff ffc8 	bl	800d24c <__swhatbuf_r>
 800d2bc:	9900      	ldr	r1, [sp, #0]
 800d2be:	4605      	mov	r5, r0
 800d2c0:	4630      	mov	r0, r6
 800d2c2:	f7ff f969 	bl	800c598 <_malloc_r>
 800d2c6:	b948      	cbnz	r0, 800d2dc <__smakebuf_r+0x44>
 800d2c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d2cc:	059a      	lsls	r2, r3, #22
 800d2ce:	d4ef      	bmi.n	800d2b0 <__smakebuf_r+0x18>
 800d2d0:	f023 0303 	bic.w	r3, r3, #3
 800d2d4:	f043 0302 	orr.w	r3, r3, #2
 800d2d8:	81a3      	strh	r3, [r4, #12]
 800d2da:	e7e3      	b.n	800d2a4 <__smakebuf_r+0xc>
 800d2dc:	4b0d      	ldr	r3, [pc, #52]	; (800d314 <__smakebuf_r+0x7c>)
 800d2de:	62b3      	str	r3, [r6, #40]	; 0x28
 800d2e0:	89a3      	ldrh	r3, [r4, #12]
 800d2e2:	6020      	str	r0, [r4, #0]
 800d2e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d2e8:	81a3      	strh	r3, [r4, #12]
 800d2ea:	9b00      	ldr	r3, [sp, #0]
 800d2ec:	6120      	str	r0, [r4, #16]
 800d2ee:	6163      	str	r3, [r4, #20]
 800d2f0:	9b01      	ldr	r3, [sp, #4]
 800d2f2:	b15b      	cbz	r3, 800d30c <__smakebuf_r+0x74>
 800d2f4:	4630      	mov	r0, r6
 800d2f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d2fa:	f000 f8d1 	bl	800d4a0 <_isatty_r>
 800d2fe:	b128      	cbz	r0, 800d30c <__smakebuf_r+0x74>
 800d300:	89a3      	ldrh	r3, [r4, #12]
 800d302:	f023 0303 	bic.w	r3, r3, #3
 800d306:	f043 0301 	orr.w	r3, r3, #1
 800d30a:	81a3      	strh	r3, [r4, #12]
 800d30c:	89a0      	ldrh	r0, [r4, #12]
 800d30e:	4305      	orrs	r5, r0
 800d310:	81a5      	strh	r5, [r4, #12]
 800d312:	e7cd      	b.n	800d2b0 <__smakebuf_r+0x18>
 800d314:	0800d0a5 	.word	0x0800d0a5

0800d318 <_malloc_usable_size_r>:
 800d318:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d31c:	1f18      	subs	r0, r3, #4
 800d31e:	2b00      	cmp	r3, #0
 800d320:	bfbc      	itt	lt
 800d322:	580b      	ldrlt	r3, [r1, r0]
 800d324:	18c0      	addlt	r0, r0, r3
 800d326:	4770      	bx	lr

0800d328 <_raise_r>:
 800d328:	291f      	cmp	r1, #31
 800d32a:	b538      	push	{r3, r4, r5, lr}
 800d32c:	4604      	mov	r4, r0
 800d32e:	460d      	mov	r5, r1
 800d330:	d904      	bls.n	800d33c <_raise_r+0x14>
 800d332:	2316      	movs	r3, #22
 800d334:	6003      	str	r3, [r0, #0]
 800d336:	f04f 30ff 	mov.w	r0, #4294967295
 800d33a:	bd38      	pop	{r3, r4, r5, pc}
 800d33c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d33e:	b112      	cbz	r2, 800d346 <_raise_r+0x1e>
 800d340:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d344:	b94b      	cbnz	r3, 800d35a <_raise_r+0x32>
 800d346:	4620      	mov	r0, r4
 800d348:	f000 f830 	bl	800d3ac <_getpid_r>
 800d34c:	462a      	mov	r2, r5
 800d34e:	4601      	mov	r1, r0
 800d350:	4620      	mov	r0, r4
 800d352:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d356:	f000 b817 	b.w	800d388 <_kill_r>
 800d35a:	2b01      	cmp	r3, #1
 800d35c:	d00a      	beq.n	800d374 <_raise_r+0x4c>
 800d35e:	1c59      	adds	r1, r3, #1
 800d360:	d103      	bne.n	800d36a <_raise_r+0x42>
 800d362:	2316      	movs	r3, #22
 800d364:	6003      	str	r3, [r0, #0]
 800d366:	2001      	movs	r0, #1
 800d368:	e7e7      	b.n	800d33a <_raise_r+0x12>
 800d36a:	2400      	movs	r4, #0
 800d36c:	4628      	mov	r0, r5
 800d36e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d372:	4798      	blx	r3
 800d374:	2000      	movs	r0, #0
 800d376:	e7e0      	b.n	800d33a <_raise_r+0x12>

0800d378 <raise>:
 800d378:	4b02      	ldr	r3, [pc, #8]	; (800d384 <raise+0xc>)
 800d37a:	4601      	mov	r1, r0
 800d37c:	6818      	ldr	r0, [r3, #0]
 800d37e:	f7ff bfd3 	b.w	800d328 <_raise_r>
 800d382:	bf00      	nop
 800d384:	2000006c 	.word	0x2000006c

0800d388 <_kill_r>:
 800d388:	b538      	push	{r3, r4, r5, lr}
 800d38a:	2300      	movs	r3, #0
 800d38c:	4d06      	ldr	r5, [pc, #24]	; (800d3a8 <_kill_r+0x20>)
 800d38e:	4604      	mov	r4, r0
 800d390:	4608      	mov	r0, r1
 800d392:	4611      	mov	r1, r2
 800d394:	602b      	str	r3, [r5, #0]
 800d396:	f7f6 f8fe 	bl	8003596 <_kill>
 800d39a:	1c43      	adds	r3, r0, #1
 800d39c:	d102      	bne.n	800d3a4 <_kill_r+0x1c>
 800d39e:	682b      	ldr	r3, [r5, #0]
 800d3a0:	b103      	cbz	r3, 800d3a4 <_kill_r+0x1c>
 800d3a2:	6023      	str	r3, [r4, #0]
 800d3a4:	bd38      	pop	{r3, r4, r5, pc}
 800d3a6:	bf00      	nop
 800d3a8:	20000974 	.word	0x20000974

0800d3ac <_getpid_r>:
 800d3ac:	f7f6 b8ec 	b.w	8003588 <_getpid>

0800d3b0 <__sread>:
 800d3b0:	b510      	push	{r4, lr}
 800d3b2:	460c      	mov	r4, r1
 800d3b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d3b8:	f000 f894 	bl	800d4e4 <_read_r>
 800d3bc:	2800      	cmp	r0, #0
 800d3be:	bfab      	itete	ge
 800d3c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d3c2:	89a3      	ldrhlt	r3, [r4, #12]
 800d3c4:	181b      	addge	r3, r3, r0
 800d3c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d3ca:	bfac      	ite	ge
 800d3cc:	6563      	strge	r3, [r4, #84]	; 0x54
 800d3ce:	81a3      	strhlt	r3, [r4, #12]
 800d3d0:	bd10      	pop	{r4, pc}

0800d3d2 <__swrite>:
 800d3d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3d6:	461f      	mov	r7, r3
 800d3d8:	898b      	ldrh	r3, [r1, #12]
 800d3da:	4605      	mov	r5, r0
 800d3dc:	05db      	lsls	r3, r3, #23
 800d3de:	460c      	mov	r4, r1
 800d3e0:	4616      	mov	r6, r2
 800d3e2:	d505      	bpl.n	800d3f0 <__swrite+0x1e>
 800d3e4:	2302      	movs	r3, #2
 800d3e6:	2200      	movs	r2, #0
 800d3e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d3ec:	f000 f868 	bl	800d4c0 <_lseek_r>
 800d3f0:	89a3      	ldrh	r3, [r4, #12]
 800d3f2:	4632      	mov	r2, r6
 800d3f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d3f8:	81a3      	strh	r3, [r4, #12]
 800d3fa:	4628      	mov	r0, r5
 800d3fc:	463b      	mov	r3, r7
 800d3fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d402:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d406:	f000 b817 	b.w	800d438 <_write_r>

0800d40a <__sseek>:
 800d40a:	b510      	push	{r4, lr}
 800d40c:	460c      	mov	r4, r1
 800d40e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d412:	f000 f855 	bl	800d4c0 <_lseek_r>
 800d416:	1c43      	adds	r3, r0, #1
 800d418:	89a3      	ldrh	r3, [r4, #12]
 800d41a:	bf15      	itete	ne
 800d41c:	6560      	strne	r0, [r4, #84]	; 0x54
 800d41e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d422:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d426:	81a3      	strheq	r3, [r4, #12]
 800d428:	bf18      	it	ne
 800d42a:	81a3      	strhne	r3, [r4, #12]
 800d42c:	bd10      	pop	{r4, pc}

0800d42e <__sclose>:
 800d42e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d432:	f000 b813 	b.w	800d45c <_close_r>
	...

0800d438 <_write_r>:
 800d438:	b538      	push	{r3, r4, r5, lr}
 800d43a:	4604      	mov	r4, r0
 800d43c:	4608      	mov	r0, r1
 800d43e:	4611      	mov	r1, r2
 800d440:	2200      	movs	r2, #0
 800d442:	4d05      	ldr	r5, [pc, #20]	; (800d458 <_write_r+0x20>)
 800d444:	602a      	str	r2, [r5, #0]
 800d446:	461a      	mov	r2, r3
 800d448:	f7f6 f8dc 	bl	8003604 <_write>
 800d44c:	1c43      	adds	r3, r0, #1
 800d44e:	d102      	bne.n	800d456 <_write_r+0x1e>
 800d450:	682b      	ldr	r3, [r5, #0]
 800d452:	b103      	cbz	r3, 800d456 <_write_r+0x1e>
 800d454:	6023      	str	r3, [r4, #0]
 800d456:	bd38      	pop	{r3, r4, r5, pc}
 800d458:	20000974 	.word	0x20000974

0800d45c <_close_r>:
 800d45c:	b538      	push	{r3, r4, r5, lr}
 800d45e:	2300      	movs	r3, #0
 800d460:	4d05      	ldr	r5, [pc, #20]	; (800d478 <_close_r+0x1c>)
 800d462:	4604      	mov	r4, r0
 800d464:	4608      	mov	r0, r1
 800d466:	602b      	str	r3, [r5, #0]
 800d468:	f7f6 f8e8 	bl	800363c <_close>
 800d46c:	1c43      	adds	r3, r0, #1
 800d46e:	d102      	bne.n	800d476 <_close_r+0x1a>
 800d470:	682b      	ldr	r3, [r5, #0]
 800d472:	b103      	cbz	r3, 800d476 <_close_r+0x1a>
 800d474:	6023      	str	r3, [r4, #0]
 800d476:	bd38      	pop	{r3, r4, r5, pc}
 800d478:	20000974 	.word	0x20000974

0800d47c <_fstat_r>:
 800d47c:	b538      	push	{r3, r4, r5, lr}
 800d47e:	2300      	movs	r3, #0
 800d480:	4d06      	ldr	r5, [pc, #24]	; (800d49c <_fstat_r+0x20>)
 800d482:	4604      	mov	r4, r0
 800d484:	4608      	mov	r0, r1
 800d486:	4611      	mov	r1, r2
 800d488:	602b      	str	r3, [r5, #0]
 800d48a:	f7f6 f8e2 	bl	8003652 <_fstat>
 800d48e:	1c43      	adds	r3, r0, #1
 800d490:	d102      	bne.n	800d498 <_fstat_r+0x1c>
 800d492:	682b      	ldr	r3, [r5, #0]
 800d494:	b103      	cbz	r3, 800d498 <_fstat_r+0x1c>
 800d496:	6023      	str	r3, [r4, #0]
 800d498:	bd38      	pop	{r3, r4, r5, pc}
 800d49a:	bf00      	nop
 800d49c:	20000974 	.word	0x20000974

0800d4a0 <_isatty_r>:
 800d4a0:	b538      	push	{r3, r4, r5, lr}
 800d4a2:	2300      	movs	r3, #0
 800d4a4:	4d05      	ldr	r5, [pc, #20]	; (800d4bc <_isatty_r+0x1c>)
 800d4a6:	4604      	mov	r4, r0
 800d4a8:	4608      	mov	r0, r1
 800d4aa:	602b      	str	r3, [r5, #0]
 800d4ac:	f7f6 f8e0 	bl	8003670 <_isatty>
 800d4b0:	1c43      	adds	r3, r0, #1
 800d4b2:	d102      	bne.n	800d4ba <_isatty_r+0x1a>
 800d4b4:	682b      	ldr	r3, [r5, #0]
 800d4b6:	b103      	cbz	r3, 800d4ba <_isatty_r+0x1a>
 800d4b8:	6023      	str	r3, [r4, #0]
 800d4ba:	bd38      	pop	{r3, r4, r5, pc}
 800d4bc:	20000974 	.word	0x20000974

0800d4c0 <_lseek_r>:
 800d4c0:	b538      	push	{r3, r4, r5, lr}
 800d4c2:	4604      	mov	r4, r0
 800d4c4:	4608      	mov	r0, r1
 800d4c6:	4611      	mov	r1, r2
 800d4c8:	2200      	movs	r2, #0
 800d4ca:	4d05      	ldr	r5, [pc, #20]	; (800d4e0 <_lseek_r+0x20>)
 800d4cc:	602a      	str	r2, [r5, #0]
 800d4ce:	461a      	mov	r2, r3
 800d4d0:	f7f6 f8d8 	bl	8003684 <_lseek>
 800d4d4:	1c43      	adds	r3, r0, #1
 800d4d6:	d102      	bne.n	800d4de <_lseek_r+0x1e>
 800d4d8:	682b      	ldr	r3, [r5, #0]
 800d4da:	b103      	cbz	r3, 800d4de <_lseek_r+0x1e>
 800d4dc:	6023      	str	r3, [r4, #0]
 800d4de:	bd38      	pop	{r3, r4, r5, pc}
 800d4e0:	20000974 	.word	0x20000974

0800d4e4 <_read_r>:
 800d4e4:	b538      	push	{r3, r4, r5, lr}
 800d4e6:	4604      	mov	r4, r0
 800d4e8:	4608      	mov	r0, r1
 800d4ea:	4611      	mov	r1, r2
 800d4ec:	2200      	movs	r2, #0
 800d4ee:	4d05      	ldr	r5, [pc, #20]	; (800d504 <_read_r+0x20>)
 800d4f0:	602a      	str	r2, [r5, #0]
 800d4f2:	461a      	mov	r2, r3
 800d4f4:	f7f6 f869 	bl	80035ca <_read>
 800d4f8:	1c43      	adds	r3, r0, #1
 800d4fa:	d102      	bne.n	800d502 <_read_r+0x1e>
 800d4fc:	682b      	ldr	r3, [r5, #0]
 800d4fe:	b103      	cbz	r3, 800d502 <_read_r+0x1e>
 800d500:	6023      	str	r3, [r4, #0]
 800d502:	bd38      	pop	{r3, r4, r5, pc}
 800d504:	20000974 	.word	0x20000974

0800d508 <_init>:
 800d508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d50a:	bf00      	nop
 800d50c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d50e:	bc08      	pop	{r3}
 800d510:	469e      	mov	lr, r3
 800d512:	4770      	bx	lr

0800d514 <_fini>:
 800d514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d516:	bf00      	nop
 800d518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d51a:	bc08      	pop	{r3}
 800d51c:	469e      	mov	lr, r3
 800d51e:	4770      	bx	lr
