/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ufe_misc2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 11/21/11 4:07p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Nov 21 15:38:14 2011
 *                 MD5 Checksum         e7ea6c23a967c588a901532a5078ba2a
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3462/rdb/a0/bchp_ufe_misc2.h $
 * 
 * Hydra_Software_Devel/1   11/21/11 4:07p farshidf
 * SW3461-98: add the 3462 A0 Header files
 *
 ***************************************************************************/

#ifndef BCHP_UFE_MISC2_H__
#define BCHP_UFE_MISC2_H__

/***************************************************************************
 *UFE_MISC2 - UFE Misc 2 Register Set
 ***************************************************************************/
#define BCHP_UFE_MISC2_CLK_RESET                 0x000f0780 /* Clock reset registers */
#define BCHP_UFE_MISC2_TP_TEST_MISC0             0x000f0784 /* TP Test Miscellaneous Register */
#define BCHP_UFE_MISC2_TP_TEST_MISC1             0x000f0788 /* TP Test Miscellaneous Register */
#define BCHP_UFE_MISC2_TP_TEST_MISC2             0x000f078c /* TP Test Miscellaneous Register */
#define BCHP_UFE_MISC2_TP_TEST_MODE              0x000f0790 /* TP Test Mode Register */
#define BCHP_UFE_MISC2_INTR2_STATUS              0x000f07a0 /* Interrupt Status Register */
#define BCHP_UFE_MISC2_INTR2_SET                 0x000f07a4 /* Interrupt Set Register */
#define BCHP_UFE_MISC2_INTR2_CLEAR               0x000f07a8 /* Interrupt Clear Register */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS         0x000f07ac /* Interrupt Mask Status Register */
#define BCHP_UFE_MISC2_INTR2_MASK_SET            0x000f07b0 /* Interrupt Mask Set Register */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR          0x000f07b4 /* Interrupt Mask Clear Register */
#define BCHP_UFE_MISC2_SW_SPARE1                 0x000f07c0 /* Software spare register #1 */
#define BCHP_UFE_MISC2_SW_SPARE2                 0x000f07c4 /* Software spare register #2 */
#define BCHP_UFE_MISC2_SW_SPARE3                 0x000f07c8 /* Software spare register #3 */
#define BCHP_UFE_MISC2_SW_SPARE4                 0x000f07cc /* Software spare register #4 */
#define BCHP_UFE_MISC2_SW_SPARE5                 0x000f07d0 /* Software spare register #5 */
#define BCHP_UFE_MISC2_SW_SPARE6                 0x000f07d4 /* Software spare register #6 */
#define BCHP_UFE_MISC2_SW_SPARE7                 0x000f07d8 /* Software spare register #7 */
#define BCHP_UFE_MISC2_SW_SPARE8                 0x000f07dc /* Software spare register #8 */

/***************************************************************************
 *CLK_RESET - Clock reset registers
 ***************************************************************************/
/* UFE_MISC2 :: CLK_RESET :: reserved0 [31:03] */
#define BCHP_UFE_MISC2_CLK_RESET_reserved0_MASK                    0xfffffff8
#define BCHP_UFE_MISC2_CLK_RESET_reserved0_SHIFT                   3

/* UFE_MISC2 :: CLK_RESET :: CLK_DAC_RESET [02:02] */
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_RESET_MASK                0x00000004
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_RESET_SHIFT               2
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_RESET_DEFAULT             1
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_RESET_DEASSERT            0
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_RESET_ASSERT              1

/* UFE_MISC2 :: CLK_RESET :: CLK_WBADC_RESET [01:01] */
#define BCHP_UFE_MISC2_CLK_RESET_CLK_WBADC_RESET_MASK              0x00000002
#define BCHP_UFE_MISC2_CLK_RESET_CLK_WBADC_RESET_SHIFT             1
#define BCHP_UFE_MISC2_CLK_RESET_CLK_WBADC_RESET_DEFAULT           1
#define BCHP_UFE_MISC2_CLK_RESET_CLK_WBADC_RESET_DEASSERT          0
#define BCHP_UFE_MISC2_CLK_RESET_CLK_WBADC_RESET_ASSERT            1

/* UFE_MISC2 :: CLK_RESET :: CLK_SDADC_RESET [00:00] */
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_RESET_MASK              0x00000001
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_RESET_SHIFT             0
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_RESET_DEFAULT           1
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_RESET_DEASSERT          0
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_RESET_ASSERT            1

/***************************************************************************
 *TP_TEST_MISC0 - TP Test Miscellaneous Register
 ***************************************************************************/
/* UFE_MISC2 :: TP_TEST_MISC0 :: VAL [31:00] */
#define BCHP_UFE_MISC2_TP_TEST_MISC0_VAL_MASK                      0xffffffff
#define BCHP_UFE_MISC2_TP_TEST_MISC0_VAL_SHIFT                     0
#define BCHP_UFE_MISC2_TP_TEST_MISC0_VAL_DEFAULT                   0

/***************************************************************************
 *TP_TEST_MISC1 - TP Test Miscellaneous Register
 ***************************************************************************/
/* UFE_MISC2 :: TP_TEST_MISC1 :: VAL [31:00] */
#define BCHP_UFE_MISC2_TP_TEST_MISC1_VAL_MASK                      0xffffffff
#define BCHP_UFE_MISC2_TP_TEST_MISC1_VAL_SHIFT                     0
#define BCHP_UFE_MISC2_TP_TEST_MISC1_VAL_DEFAULT                   0

/***************************************************************************
 *TP_TEST_MISC2 - TP Test Miscellaneous Register
 ***************************************************************************/
/* UFE_MISC2 :: TP_TEST_MISC2 :: VAL [31:00] */
#define BCHP_UFE_MISC2_TP_TEST_MISC2_VAL_MASK                      0xffffffff
#define BCHP_UFE_MISC2_TP_TEST_MISC2_VAL_SHIFT                     0
#define BCHP_UFE_MISC2_TP_TEST_MISC2_VAL_DEFAULT                   0

/***************************************************************************
 *TP_TEST_MODE - TP Test Mode Register
 ***************************************************************************/
/* UFE_MISC2 :: TP_TEST_MODE :: reserved0 [31:09] */
#define BCHP_UFE_MISC2_TP_TEST_MODE_reserved0_MASK                 0xfffffe00
#define BCHP_UFE_MISC2_TP_TEST_MODE_reserved0_SHIFT                9

/* UFE_MISC2 :: TP_TEST_MODE :: ENABLE [08:08] */
#define BCHP_UFE_MISC2_TP_TEST_MODE_ENABLE_MASK                    0x00000100
#define BCHP_UFE_MISC2_TP_TEST_MODE_ENABLE_SHIFT                   8
#define BCHP_UFE_MISC2_TP_TEST_MODE_ENABLE_DEFAULT                 0

/* UFE_MISC2 :: TP_TEST_MODE :: VAL [07:00] */
#define BCHP_UFE_MISC2_TP_TEST_MODE_VAL_MASK                       0x000000ff
#define BCHP_UFE_MISC2_TP_TEST_MODE_VAL_SHIFT                      0
#define BCHP_UFE_MISC2_TP_TEST_MODE_VAL_DEFAULT                    0

/***************************************************************************
 *INTR2_STATUS - Interrupt Status Register
 ***************************************************************************/
/* UFE_MISC2 :: INTR2_STATUS :: reserved0 [31:14] */
#define BCHP_UFE_MISC2_INTR2_STATUS_reserved0_MASK                 0xffffc000
#define BCHP_UFE_MISC2_INTR2_STATUS_reserved0_SHIFT                14

/* UFE_MISC2 :: INTR2_STATUS :: TPOUT [13:13] */
#define BCHP_UFE_MISC2_INTR2_STATUS_TPOUT_MASK                     0x00002000
#define BCHP_UFE_MISC2_INTR2_STATUS_TPOUT_SHIFT                    13
#define BCHP_UFE_MISC2_INTR2_STATUS_TPOUT_DEFAULT                  0

/* UFE_MISC2 :: INTR2_STATUS :: DAC_CRC [12:12] */
#define BCHP_UFE_MISC2_INTR2_STATUS_DAC_CRC_MASK                   0x00001000
#define BCHP_UFE_MISC2_INTR2_STATUS_DAC_CRC_SHIFT                  12
#define BCHP_UFE_MISC2_INTR2_STATUS_DAC_CRC_DEFAULT                0

/* UFE_MISC2 :: INTR2_STATUS :: WBADC_AGC3_OVF [11:11] */
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC3_OVF_MASK            0x00000800
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC3_OVF_SHIFT           11
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC3_OVF_DEFAULT         0

/* UFE_MISC2 :: INTR2_STATUS :: WBADC_AGC2_OVF [10:10] */
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC2_OVF_MASK            0x00000400
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC2_OVF_SHIFT           10
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC2_OVF_DEFAULT         0

/* UFE_MISC2 :: INTR2_STATUS :: WBADC_AGC1_OVF [09:09] */
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC1_OVF_MASK            0x00000200
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC1_OVF_SHIFT           9
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC1_OVF_DEFAULT         0

/* UFE_MISC2 :: INTR2_STATUS :: WBADC_AGC0_OVF [08:08] */
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC0_OVF_MASK            0x00000100
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC0_OVF_SHIFT           8
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC0_OVF_DEFAULT         0

/* UFE_MISC2 :: INTR2_STATUS :: WBADC_AI3_CHK [07:07] */
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI3_CHK_MASK             0x00000080
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI3_CHK_SHIFT            7
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI3_CHK_DEFAULT          0

/* UFE_MISC2 :: INTR2_STATUS :: WBADC_AI2_CHK [06:06] */
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI2_CHK_MASK             0x00000040
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI2_CHK_SHIFT            6
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI2_CHK_DEFAULT          0

/* UFE_MISC2 :: INTR2_STATUS :: WBADC_AI1_CHK [05:05] */
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI1_CHK_MASK             0x00000020
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI1_CHK_SHIFT            5
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI1_CHK_DEFAULT          0

/* UFE_MISC2 :: INTR2_STATUS :: WBADC_AI0_CHK [04:04] */
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI0_CHK_MASK             0x00000010
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI0_CHK_SHIFT            4
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI0_CHK_DEFAULT          0

/* UFE_MISC2 :: INTR2_STATUS :: SDADC_I_CHK [03:03] */
#define BCHP_UFE_MISC2_INTR2_STATUS_SDADC_I_CHK_MASK               0x00000008
#define BCHP_UFE_MISC2_INTR2_STATUS_SDADC_I_CHK_SHIFT              3
#define BCHP_UFE_MISC2_INTR2_STATUS_SDADC_I_CHK_DEFAULT            0

/* UFE_MISC2 :: INTR2_STATUS :: SDADC_Q_CHK [02:02] */
#define BCHP_UFE_MISC2_INTR2_STATUS_SDADC_Q_CHK_MASK               0x00000004
#define BCHP_UFE_MISC2_INTR2_STATUS_SDADC_Q_CHK_SHIFT              2
#define BCHP_UFE_MISC2_INTR2_STATUS_SDADC_Q_CHK_DEFAULT            0

/* UFE_MISC2 :: INTR2_STATUS :: CLIP_I [01:01] */
#define BCHP_UFE_MISC2_INTR2_STATUS_CLIP_I_MASK                    0x00000002
#define BCHP_UFE_MISC2_INTR2_STATUS_CLIP_I_SHIFT                   1
#define BCHP_UFE_MISC2_INTR2_STATUS_CLIP_I_DEFAULT                 0

/* UFE_MISC2 :: INTR2_STATUS :: CLIP_Q [00:00] */
#define BCHP_UFE_MISC2_INTR2_STATUS_CLIP_Q_MASK                    0x00000001
#define BCHP_UFE_MISC2_INTR2_STATUS_CLIP_Q_SHIFT                   0
#define BCHP_UFE_MISC2_INTR2_STATUS_CLIP_Q_DEFAULT                 0

/***************************************************************************
 *INTR2_SET - Interrupt Set Register
 ***************************************************************************/
/* UFE_MISC2 :: INTR2_SET :: reserved0 [31:14] */
#define BCHP_UFE_MISC2_INTR2_SET_reserved0_MASK                    0xffffc000
#define BCHP_UFE_MISC2_INTR2_SET_reserved0_SHIFT                   14

/* UFE_MISC2 :: INTR2_SET :: TPOUT [13:13] */
#define BCHP_UFE_MISC2_INTR2_SET_TPOUT_MASK                        0x00002000
#define BCHP_UFE_MISC2_INTR2_SET_TPOUT_SHIFT                       13
#define BCHP_UFE_MISC2_INTR2_SET_TPOUT_DEFAULT                     0

/* UFE_MISC2 :: INTR2_SET :: DAC_CRC [12:12] */
#define BCHP_UFE_MISC2_INTR2_SET_DAC_CRC_MASK                      0x00001000
#define BCHP_UFE_MISC2_INTR2_SET_DAC_CRC_SHIFT                     12
#define BCHP_UFE_MISC2_INTR2_SET_DAC_CRC_DEFAULT                   0

/* UFE_MISC2 :: INTR2_SET :: WBADC_AGC3_OVF [11:11] */
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC3_OVF_MASK               0x00000800
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC3_OVF_SHIFT              11
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC3_OVF_DEFAULT            0

/* UFE_MISC2 :: INTR2_SET :: WBADC_AGC2_OVF [10:10] */
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC2_OVF_MASK               0x00000400
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC2_OVF_SHIFT              10
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC2_OVF_DEFAULT            0

/* UFE_MISC2 :: INTR2_SET :: WBADC_AGC1_OVF [09:09] */
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC1_OVF_MASK               0x00000200
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC1_OVF_SHIFT              9
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC1_OVF_DEFAULT            0

/* UFE_MISC2 :: INTR2_SET :: WBADC_AGC0_OVF [08:08] */
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC0_OVF_MASK               0x00000100
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC0_OVF_SHIFT              8
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC0_OVF_DEFAULT            0

/* UFE_MISC2 :: INTR2_SET :: WBADC_AI3_CHK [07:07] */
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI3_CHK_MASK                0x00000080
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI3_CHK_SHIFT               7
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI3_CHK_DEFAULT             0

/* UFE_MISC2 :: INTR2_SET :: WBADC_AI2_CHK [06:06] */
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI2_CHK_MASK                0x00000040
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI2_CHK_SHIFT               6
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI2_CHK_DEFAULT             0

/* UFE_MISC2 :: INTR2_SET :: WBADC_AI1_CHK [05:05] */
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI1_CHK_MASK                0x00000020
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI1_CHK_SHIFT               5
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI1_CHK_DEFAULT             0

/* UFE_MISC2 :: INTR2_SET :: WBADC_AI0_CHK [04:04] */
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI0_CHK_MASK                0x00000010
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI0_CHK_SHIFT               4
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI0_CHK_DEFAULT             0

/* UFE_MISC2 :: INTR2_SET :: SDADC_I_CHK [03:03] */
#define BCHP_UFE_MISC2_INTR2_SET_SDADC_I_CHK_MASK                  0x00000008
#define BCHP_UFE_MISC2_INTR2_SET_SDADC_I_CHK_SHIFT                 3
#define BCHP_UFE_MISC2_INTR2_SET_SDADC_I_CHK_DEFAULT               0

/* UFE_MISC2 :: INTR2_SET :: SDADC_Q_CHK [02:02] */
#define BCHP_UFE_MISC2_INTR2_SET_SDADC_Q_CHK_MASK                  0x00000004
#define BCHP_UFE_MISC2_INTR2_SET_SDADC_Q_CHK_SHIFT                 2
#define BCHP_UFE_MISC2_INTR2_SET_SDADC_Q_CHK_DEFAULT               0

/* UFE_MISC2 :: INTR2_SET :: CLIP_I [01:01] */
#define BCHP_UFE_MISC2_INTR2_SET_CLIP_I_MASK                       0x00000002
#define BCHP_UFE_MISC2_INTR2_SET_CLIP_I_SHIFT                      1
#define BCHP_UFE_MISC2_INTR2_SET_CLIP_I_DEFAULT                    0

/* UFE_MISC2 :: INTR2_SET :: CLIP_Q [00:00] */
#define BCHP_UFE_MISC2_INTR2_SET_CLIP_Q_MASK                       0x00000001
#define BCHP_UFE_MISC2_INTR2_SET_CLIP_Q_SHIFT                      0
#define BCHP_UFE_MISC2_INTR2_SET_CLIP_Q_DEFAULT                    0

/***************************************************************************
 *INTR2_CLEAR - Interrupt Clear Register
 ***************************************************************************/
/* UFE_MISC2 :: INTR2_CLEAR :: reserved0 [31:14] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_reserved0_MASK                  0xffffc000
#define BCHP_UFE_MISC2_INTR2_CLEAR_reserved0_SHIFT                 14

/* UFE_MISC2 :: INTR2_CLEAR :: TPOUT [13:13] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_TPOUT_MASK                      0x00002000
#define BCHP_UFE_MISC2_INTR2_CLEAR_TPOUT_SHIFT                     13
#define BCHP_UFE_MISC2_INTR2_CLEAR_TPOUT_DEFAULT                   0

/* UFE_MISC2 :: INTR2_CLEAR :: DAC_CRC [12:12] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_DAC_CRC_MASK                    0x00001000
#define BCHP_UFE_MISC2_INTR2_CLEAR_DAC_CRC_SHIFT                   12
#define BCHP_UFE_MISC2_INTR2_CLEAR_DAC_CRC_DEFAULT                 0

/* UFE_MISC2 :: INTR2_CLEAR :: WBADC_AGC3_OVF [11:11] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC3_OVF_MASK             0x00000800
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC3_OVF_SHIFT            11
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC3_OVF_DEFAULT          0

/* UFE_MISC2 :: INTR2_CLEAR :: WBADC_AGC2_OVF [10:10] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC2_OVF_MASK             0x00000400
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC2_OVF_SHIFT            10
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC2_OVF_DEFAULT          0

/* UFE_MISC2 :: INTR2_CLEAR :: WBADC_AGC1_OVF [09:09] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC1_OVF_MASK             0x00000200
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC1_OVF_SHIFT            9
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC1_OVF_DEFAULT          0

/* UFE_MISC2 :: INTR2_CLEAR :: WBADC_AGC0_OVF [08:08] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC0_OVF_MASK             0x00000100
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC0_OVF_SHIFT            8
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC0_OVF_DEFAULT          0

/* UFE_MISC2 :: INTR2_CLEAR :: WBADC_AI3_CHK [07:07] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI3_CHK_MASK              0x00000080
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI3_CHK_SHIFT             7
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI3_CHK_DEFAULT           0

/* UFE_MISC2 :: INTR2_CLEAR :: WBADC_AI2_CHK [06:06] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI2_CHK_MASK              0x00000040
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI2_CHK_SHIFT             6
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI2_CHK_DEFAULT           0

/* UFE_MISC2 :: INTR2_CLEAR :: WBADC_AI1_CHK [05:05] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI1_CHK_MASK              0x00000020
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI1_CHK_SHIFT             5
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI1_CHK_DEFAULT           0

/* UFE_MISC2 :: INTR2_CLEAR :: WBADC_AI0_CHK [04:04] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI0_CHK_MASK              0x00000010
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI0_CHK_SHIFT             4
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI0_CHK_DEFAULT           0

/* UFE_MISC2 :: INTR2_CLEAR :: SDADC_I_CHK [03:03] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_SDADC_I_CHK_MASK                0x00000008
#define BCHP_UFE_MISC2_INTR2_CLEAR_SDADC_I_CHK_SHIFT               3
#define BCHP_UFE_MISC2_INTR2_CLEAR_SDADC_I_CHK_DEFAULT             0

/* UFE_MISC2 :: INTR2_CLEAR :: SDADC_Q_CHK [02:02] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_SDADC_Q_CHK_MASK                0x00000004
#define BCHP_UFE_MISC2_INTR2_CLEAR_SDADC_Q_CHK_SHIFT               2
#define BCHP_UFE_MISC2_INTR2_CLEAR_SDADC_Q_CHK_DEFAULT             0

/* UFE_MISC2 :: INTR2_CLEAR :: CLIP_I [01:01] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_CLIP_I_MASK                     0x00000002
#define BCHP_UFE_MISC2_INTR2_CLEAR_CLIP_I_SHIFT                    1
#define BCHP_UFE_MISC2_INTR2_CLEAR_CLIP_I_DEFAULT                  0

/* UFE_MISC2 :: INTR2_CLEAR :: CLIP_Q [00:00] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_CLIP_Q_MASK                     0x00000001
#define BCHP_UFE_MISC2_INTR2_CLEAR_CLIP_Q_SHIFT                    0
#define BCHP_UFE_MISC2_INTR2_CLEAR_CLIP_Q_DEFAULT                  0

/***************************************************************************
 *INTR2_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* UFE_MISC2 :: INTR2_MASK_STATUS :: reserved0 [31:14] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_reserved0_MASK            0xffffc000
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_reserved0_SHIFT           14

/* UFE_MISC2 :: INTR2_MASK_STATUS :: TPOUT [13:13] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_TPOUT_MASK                0x00002000
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_TPOUT_SHIFT               13
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_TPOUT_DEFAULT             1

/* UFE_MISC2 :: INTR2_MASK_STATUS :: DAC_CRC [12:12] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_DAC_CRC_MASK              0x00001000
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_DAC_CRC_SHIFT             12
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_DAC_CRC_DEFAULT           1

/* UFE_MISC2 :: INTR2_MASK_STATUS :: WBADC_AGC3_OVF [11:11] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC3_OVF_MASK       0x00000800
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC3_OVF_SHIFT      11
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC3_OVF_DEFAULT    1

/* UFE_MISC2 :: INTR2_MASK_STATUS :: WBADC_AGC2_OVF [10:10] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC2_OVF_MASK       0x00000400
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC2_OVF_SHIFT      10
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC2_OVF_DEFAULT    1

/* UFE_MISC2 :: INTR2_MASK_STATUS :: WBADC_AGC1_OVF [09:09] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC1_OVF_MASK       0x00000200
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC1_OVF_SHIFT      9
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC1_OVF_DEFAULT    1

/* UFE_MISC2 :: INTR2_MASK_STATUS :: WBADC_AGC0_OVF [08:08] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC0_OVF_MASK       0x00000100
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC0_OVF_SHIFT      8
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC0_OVF_DEFAULT    1

/* UFE_MISC2 :: INTR2_MASK_STATUS :: WBADC_AI3_CHK [07:07] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI3_CHK_MASK        0x00000080
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI3_CHK_SHIFT       7
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI3_CHK_DEFAULT     1

/* UFE_MISC2 :: INTR2_MASK_STATUS :: WBADC_AI2_CHK [06:06] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI2_CHK_MASK        0x00000040
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI2_CHK_SHIFT       6
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI2_CHK_DEFAULT     1

/* UFE_MISC2 :: INTR2_MASK_STATUS :: WBADC_AI1_CHK [05:05] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI1_CHK_MASK        0x00000020
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI1_CHK_SHIFT       5
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI1_CHK_DEFAULT     1

/* UFE_MISC2 :: INTR2_MASK_STATUS :: WBADC_AI0_CHK [04:04] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI0_CHK_MASK        0x00000010
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI0_CHK_SHIFT       4
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI0_CHK_DEFAULT     1

/* UFE_MISC2 :: INTR2_MASK_STATUS :: SDADC_I_CHK [03:03] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_SDADC_I_CHK_MASK          0x00000008
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_SDADC_I_CHK_SHIFT         3
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_SDADC_I_CHK_DEFAULT       1

/* UFE_MISC2 :: INTR2_MASK_STATUS :: SDADC_Q_CHK [02:02] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_SDADC_Q_CHK_MASK          0x00000004
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_SDADC_Q_CHK_SHIFT         2
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_SDADC_Q_CHK_DEFAULT       1

/* UFE_MISC2 :: INTR2_MASK_STATUS :: CLIP_I [01:01] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_CLIP_I_MASK               0x00000002
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_CLIP_I_SHIFT              1
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_CLIP_I_DEFAULT            1

/* UFE_MISC2 :: INTR2_MASK_STATUS :: CLIP_Q [00:00] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_CLIP_Q_MASK               0x00000001
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_CLIP_Q_SHIFT              0
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_CLIP_Q_DEFAULT            1

/***************************************************************************
 *INTR2_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* UFE_MISC2 :: INTR2_MASK_SET :: reserved0 [31:14] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_reserved0_MASK               0xffffc000
#define BCHP_UFE_MISC2_INTR2_MASK_SET_reserved0_SHIFT              14

/* UFE_MISC2 :: INTR2_MASK_SET :: TPOUT [13:13] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_TPOUT_MASK                   0x00002000
#define BCHP_UFE_MISC2_INTR2_MASK_SET_TPOUT_SHIFT                  13
#define BCHP_UFE_MISC2_INTR2_MASK_SET_TPOUT_DEFAULT                1

/* UFE_MISC2 :: INTR2_MASK_SET :: DAC_CRC [12:12] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_DAC_CRC_MASK                 0x00001000
#define BCHP_UFE_MISC2_INTR2_MASK_SET_DAC_CRC_SHIFT                12
#define BCHP_UFE_MISC2_INTR2_MASK_SET_DAC_CRC_DEFAULT              1

/* UFE_MISC2 :: INTR2_MASK_SET :: WBADC_AGC3_OVF [11:11] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC3_OVF_MASK          0x00000800
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC3_OVF_SHIFT         11
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC3_OVF_DEFAULT       1

/* UFE_MISC2 :: INTR2_MASK_SET :: WBADC_AGC2_OVF [10:10] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC2_OVF_MASK          0x00000400
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC2_OVF_SHIFT         10
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC2_OVF_DEFAULT       1

/* UFE_MISC2 :: INTR2_MASK_SET :: WBADC_AGC1_OVF [09:09] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC1_OVF_MASK          0x00000200
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC1_OVF_SHIFT         9
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC1_OVF_DEFAULT       1

/* UFE_MISC2 :: INTR2_MASK_SET :: WBADC_AGC0_OVF [08:08] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC0_OVF_MASK          0x00000100
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC0_OVF_SHIFT         8
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC0_OVF_DEFAULT       1

/* UFE_MISC2 :: INTR2_MASK_SET :: WBADC_AI3_CHK [07:07] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI3_CHK_MASK           0x00000080
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI3_CHK_SHIFT          7
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI3_CHK_DEFAULT        1

/* UFE_MISC2 :: INTR2_MASK_SET :: WBADC_AI2_CHK [06:06] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI2_CHK_MASK           0x00000040
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI2_CHK_SHIFT          6
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI2_CHK_DEFAULT        1

/* UFE_MISC2 :: INTR2_MASK_SET :: WBADC_AI1_CHK [05:05] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI1_CHK_MASK           0x00000020
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI1_CHK_SHIFT          5
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI1_CHK_DEFAULT        1

/* UFE_MISC2 :: INTR2_MASK_SET :: WBADC_AI0_CHK [04:04] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI0_CHK_MASK           0x00000010
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI0_CHK_SHIFT          4
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI0_CHK_DEFAULT        1

/* UFE_MISC2 :: INTR2_MASK_SET :: SDADC_I_CHK [03:03] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_SDADC_I_CHK_MASK             0x00000008
#define BCHP_UFE_MISC2_INTR2_MASK_SET_SDADC_I_CHK_SHIFT            3
#define BCHP_UFE_MISC2_INTR2_MASK_SET_SDADC_I_CHK_DEFAULT          1

/* UFE_MISC2 :: INTR2_MASK_SET :: SDADC_Q_CHK [02:02] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_SDADC_Q_CHK_MASK             0x00000004
#define BCHP_UFE_MISC2_INTR2_MASK_SET_SDADC_Q_CHK_SHIFT            2
#define BCHP_UFE_MISC2_INTR2_MASK_SET_SDADC_Q_CHK_DEFAULT          1

/* UFE_MISC2 :: INTR2_MASK_SET :: CLIP_I [01:01] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_CLIP_I_MASK                  0x00000002
#define BCHP_UFE_MISC2_INTR2_MASK_SET_CLIP_I_SHIFT                 1
#define BCHP_UFE_MISC2_INTR2_MASK_SET_CLIP_I_DEFAULT               1

/* UFE_MISC2 :: INTR2_MASK_SET :: CLIP_Q [00:00] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_CLIP_Q_MASK                  0x00000001
#define BCHP_UFE_MISC2_INTR2_MASK_SET_CLIP_Q_SHIFT                 0
#define BCHP_UFE_MISC2_INTR2_MASK_SET_CLIP_Q_DEFAULT               1

/***************************************************************************
 *INTR2_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* UFE_MISC2 :: INTR2_MASK_CLEAR :: reserved0 [31:14] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_reserved0_MASK             0xffffc000
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_reserved0_SHIFT            14

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: TPOUT [13:13] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_TPOUT_MASK                 0x00002000
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_TPOUT_SHIFT                13
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_TPOUT_DEFAULT              1

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: DAC_CRC [12:12] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_DAC_CRC_MASK               0x00001000
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_DAC_CRC_SHIFT              12
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_DAC_CRC_DEFAULT            1

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: WBADC_AGC3_OVF [11:11] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC3_OVF_MASK        0x00000800
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC3_OVF_SHIFT       11
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC3_OVF_DEFAULT     1

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: WBADC_AGC2_OVF [10:10] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC2_OVF_MASK        0x00000400
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC2_OVF_SHIFT       10
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC2_OVF_DEFAULT     1

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: WBADC_AGC1_OVF [09:09] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC1_OVF_MASK        0x00000200
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC1_OVF_SHIFT       9
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC1_OVF_DEFAULT     1

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: WBADC_AGC0_OVF [08:08] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC0_OVF_MASK        0x00000100
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC0_OVF_SHIFT       8
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC0_OVF_DEFAULT     1

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: WBADC_AI3_CHK [07:07] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI3_CHK_MASK         0x00000080
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI3_CHK_SHIFT        7
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI3_CHK_DEFAULT      1

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: WBADC_AI2_CHK [06:06] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI2_CHK_MASK         0x00000040
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI2_CHK_SHIFT        6
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI2_CHK_DEFAULT      1

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: WBADC_AI1_CHK [05:05] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI1_CHK_MASK         0x00000020
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI1_CHK_SHIFT        5
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI1_CHK_DEFAULT      1

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: WBADC_AI0_CHK [04:04] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI0_CHK_MASK         0x00000010
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI0_CHK_SHIFT        4
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI0_CHK_DEFAULT      1

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: SDADC_I_CHK [03:03] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_SDADC_I_CHK_MASK           0x00000008
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_SDADC_I_CHK_SHIFT          3
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_SDADC_I_CHK_DEFAULT        1

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: SDADC_Q_CHK [02:02] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_SDADC_Q_CHK_MASK           0x00000004
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_SDADC_Q_CHK_SHIFT          2
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_SDADC_Q_CHK_DEFAULT        1

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: CLIP_I [01:01] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_CLIP_I_MASK                0x00000002
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_CLIP_I_SHIFT               1
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_CLIP_I_DEFAULT             1

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: CLIP_Q [00:00] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_CLIP_Q_MASK                0x00000001
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_CLIP_Q_SHIFT               0
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_CLIP_Q_DEFAULT             1

/***************************************************************************
 *SW_SPARE1 - Software spare register #1
 ***************************************************************************/
/* UFE_MISC2 :: SW_SPARE1 :: spare [31:00] */
#define BCHP_UFE_MISC2_SW_SPARE1_spare_MASK                        0xffffffff
#define BCHP_UFE_MISC2_SW_SPARE1_spare_SHIFT                       0
#define BCHP_UFE_MISC2_SW_SPARE1_spare_DEFAULT                     0

/***************************************************************************
 *SW_SPARE2 - Software spare register #2
 ***************************************************************************/
/* UFE_MISC2 :: SW_SPARE2 :: spare [31:00] */
#define BCHP_UFE_MISC2_SW_SPARE2_spare_MASK                        0xffffffff
#define BCHP_UFE_MISC2_SW_SPARE2_spare_SHIFT                       0
#define BCHP_UFE_MISC2_SW_SPARE2_spare_DEFAULT                     0

/***************************************************************************
 *SW_SPARE3 - Software spare register #3
 ***************************************************************************/
/* UFE_MISC2 :: SW_SPARE3 :: spare [31:00] */
#define BCHP_UFE_MISC2_SW_SPARE3_spare_MASK                        0xffffffff
#define BCHP_UFE_MISC2_SW_SPARE3_spare_SHIFT                       0
#define BCHP_UFE_MISC2_SW_SPARE3_spare_DEFAULT                     0

/***************************************************************************
 *SW_SPARE4 - Software spare register #4
 ***************************************************************************/
/* UFE_MISC2 :: SW_SPARE4 :: spare [31:00] */
#define BCHP_UFE_MISC2_SW_SPARE4_spare_MASK                        0xffffffff
#define BCHP_UFE_MISC2_SW_SPARE4_spare_SHIFT                       0
#define BCHP_UFE_MISC2_SW_SPARE4_spare_DEFAULT                     0

/***************************************************************************
 *SW_SPARE5 - Software spare register #5
 ***************************************************************************/
/* UFE_MISC2 :: SW_SPARE5 :: spare [31:00] */
#define BCHP_UFE_MISC2_SW_SPARE5_spare_MASK                        0xffffffff
#define BCHP_UFE_MISC2_SW_SPARE5_spare_SHIFT                       0
#define BCHP_UFE_MISC2_SW_SPARE5_spare_DEFAULT                     0

/***************************************************************************
 *SW_SPARE6 - Software spare register #6
 ***************************************************************************/
/* UFE_MISC2 :: SW_SPARE6 :: spare [31:00] */
#define BCHP_UFE_MISC2_SW_SPARE6_spare_MASK                        0xffffffff
#define BCHP_UFE_MISC2_SW_SPARE6_spare_SHIFT                       0
#define BCHP_UFE_MISC2_SW_SPARE6_spare_DEFAULT                     0

/***************************************************************************
 *SW_SPARE7 - Software spare register #7
 ***************************************************************************/
/* UFE_MISC2 :: SW_SPARE7 :: spare [31:00] */
#define BCHP_UFE_MISC2_SW_SPARE7_spare_MASK                        0xffffffff
#define BCHP_UFE_MISC2_SW_SPARE7_spare_SHIFT                       0
#define BCHP_UFE_MISC2_SW_SPARE7_spare_DEFAULT                     0

/***************************************************************************
 *SW_SPARE8 - Software spare register #8
 ***************************************************************************/
/* UFE_MISC2 :: SW_SPARE8 :: spare [31:00] */
#define BCHP_UFE_MISC2_SW_SPARE8_spare_MASK                        0xffffffff
#define BCHP_UFE_MISC2_SW_SPARE8_spare_SHIFT                       0
#define BCHP_UFE_MISC2_SW_SPARE8_spare_DEFAULT                     0

#endif /* #ifndef BCHP_UFE_MISC2_H__ */

/* End of File */
