============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Thu Dec 19 15:12:29 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project demo_1st.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in ../../01_src/01_rtl/demo_1st_top.v(107)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in ../../01_src/01_rtl/demo_1st_top.v(108)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in ../../01_src/01_rtl/demo_1st_top.v(109)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in ../../01_src/01_rtl/demo_1st_top.v(110)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in ../../01_src/01_rtl/demo_1st_top.v(182)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in ../../01_src/01_rtl/demo_1st_top.v(184)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(99)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(100)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(113)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(114)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(130)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(143)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(144)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(145)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(158)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(159)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(160)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(161)
HDL-1007 : undeclared symbol 'endat_data', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(162)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in ../../01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/tawa_control.v
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in ../../01_src/01_rtl/tawa_control.v(51)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/crc_calc.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_recv.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_send.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/endat_contol.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/endat_control_smaple.v
RUN-1001 : Project manager successfully analyzed 23 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/demo_1st.sdc"
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "create_clock -name sys_clk_50m -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: sys_clk_50m, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 8.0000 [get_pins {u1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[0] -source  -master_clock sys_clk_50m -multiply_by 8.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 4.0000 [get_pins {u1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[1] -source  -master_clock sys_clk_50m -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[2]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 2.0000 [get_pins {u1_pll/pll_inst.clkc[2]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[2] -source  -master_clock sys_clk_50m -multiply_by 2.0000 "
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model demo_1st_top
SYN-5055 WARNING: The kept net u4_emif_read/data_in[1] will be merged to another kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[7]
SYN-5055 WARNING: The kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[7] will be merged to another kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[6]
SYN-5055 WARNING: The kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[6] will be merged to another kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[5]
SYN-5055 WARNING: The kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[5] will be merged to another kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[4]
SYN-5055 WARNING: The kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[4] will be merged to another kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[3]
SYN-5055 WARNING: The kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[3] will be merged to another kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[2]
SYN-5055 WARNING: The kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[2] will be merged to another kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[1]
SYN-5055 WARNING: The kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[1] will be merged to another kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[0]
SYN-5055 WARNING: The kept net u6_encoder/u5_tawa/u4_uart_control/ALMC[0] will be merged to another kept net u6_encoder/u5_tawa/u4_uart_control/CRC_data[7]
SYN-5055 WARNING: The kept net u6_encoder/u5_tawa/u4_uart_control/CRC_data[7] will be merged to another kept net u6_encoder/u5_tawa/u4_uart_control/CRC_data[6]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u2_setio/clk driven by BUFG (25 clock/control pins, 1 other pins).
SYN-4027 : Net u6_encoder/u2_biss/clk is clkc1 of pll u1_pll/pll_inst.
SYN-4027 : Net clk_100M is clkc2 of pll u1_pll/pll_inst.
SYN-4019 : Net sys_clk_in_dup_1 is refclk of pll u1_pll/pll_inst.
SYN-4020 : Net sys_clk_in_dup_1 is fbclk of pll u1_pll/pll_inst.
SYN-4024 : Net "u6_encoder/u6_endat/U2_control/clk_out_reg1" drives clk pins.
SYN-4024 : Net "u6_encoder/u6_endat/U2_control/clk_200k" drives clk pins.
SYN-4025 : Tag rtl::Net clk_100M as clock net
SYN-4025 : Tag rtl::Net sys_clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net u2_setio/clk as clock net
SYN-4025 : Tag rtl::Net u6_encoder/u2_biss/clk as clock net
SYN-4025 : Tag rtl::Net u6_encoder/u6_endat/U2_control/clk_200k as clock net
SYN-4025 : Tag rtl::Net u6_encoder/u6_endat/U2_control/clk_out_reg1 as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u6_encoder/u6_endat/U2_control/clk_out_reg1 to drive 21 clock pins.
SYN-4015 : Create BUFG instance for clk Net u6_encoder/u6_endat/U2_control/clk_200k to drive 17 clock pins.
PHY-1001 : Populate physical database on model demo_1st_top.
RUN-1001 : There are total 776 instances
RUN-0007 : 370 luts, 270 seqs, 56 mslices, 44 lslices, 29 pads, 0 brams, 0 dsps
RUN-1001 : There are total 986 nets
RUN-1001 : 654 nets have 2 pins
RUN-1001 : 256 nets have [3 - 5] pins
RUN-1001 : 45 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     261     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |      7      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   2   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 9
PHY-3001 : Initial placement ...
PHY-3001 : design contains 774 instances, 370 luts, 270 seqs, 100 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3649, tnet num: 984, tinst num: 774, tnode num: 4611, tedge num: 6002.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 984 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.194434s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (96.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 268253
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 774.
PHY-3001 : End clustering;  0.000007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 222226, overlap = 0
PHY-3002 : Step(2): len = 188697, overlap = 0
PHY-3002 : Step(3): len = 168263, overlap = 0
PHY-3002 : Step(4): len = 152122, overlap = 0
PHY-3002 : Step(5): len = 132655, overlap = 0
PHY-3002 : Step(6): len = 113548, overlap = 0
PHY-3002 : Step(7): len = 97803.9, overlap = 0
PHY-3002 : Step(8): len = 83046.6, overlap = 0
PHY-3002 : Step(9): len = 72191.2, overlap = 0
PHY-3002 : Step(10): len = 64744.8, overlap = 0
PHY-3002 : Step(11): len = 57570.6, overlap = 0
PHY-3002 : Step(12): len = 52151.9, overlap = 0
PHY-3002 : Step(13): len = 43620.9, overlap = 0
PHY-3002 : Step(14): len = 38698.2, overlap = 0
PHY-3002 : Step(15): len = 35912.7, overlap = 0
PHY-3002 : Step(16): len = 31943.4, overlap = 0
PHY-3002 : Step(17): len = 30469.5, overlap = 0
PHY-3002 : Step(18): len = 27587, overlap = 0
PHY-3002 : Step(19): len = 26110.2, overlap = 0
PHY-3002 : Step(20): len = 24130.3, overlap = 0
PHY-3002 : Step(21): len = 22492.1, overlap = 0
PHY-3002 : Step(22): len = 21242.7, overlap = 0
PHY-3002 : Step(23): len = 20415.7, overlap = 0
PHY-3002 : Step(24): len = 19100.9, overlap = 0
PHY-3002 : Step(25): len = 18004.4, overlap = 0
PHY-3002 : Step(26): len = 17294.7, overlap = 0
PHY-3002 : Step(27): len = 17219, overlap = 0
PHY-3002 : Step(28): len = 16723.3, overlap = 0
PHY-3002 : Step(29): len = 16577.2, overlap = 0
PHY-3002 : Step(30): len = 16550.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003906s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 984 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024200s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (129.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(31): len = 16328.9, overlap = 0.375
PHY-3002 : Step(32): len = 16504.2, overlap = 0.375
PHY-3002 : Step(33): len = 16321.7, overlap = 0.5
PHY-3002 : Step(34): len = 16353, overlap = 0.375
PHY-3002 : Step(35): len = 16662.9, overlap = 0.25
PHY-3002 : Step(36): len = 16429.2, overlap = 0.25
PHY-3002 : Step(37): len = 16296.7, overlap = 0.25
PHY-3002 : Step(38): len = 16299.4, overlap = 0.25
PHY-3002 : Step(39): len = 16125.6, overlap = 0.25
PHY-3002 : Step(40): len = 16059.5, overlap = 0.25
PHY-3002 : Step(41): len = 15876.5, overlap = 0.125
PHY-3002 : Step(42): len = 15860.9, overlap = 0
PHY-3002 : Step(43): len = 15903.1, overlap = 0
PHY-3002 : Step(44): len = 15547, overlap = 0
PHY-3002 : Step(45): len = 15439.7, overlap = 0
PHY-3002 : Step(46): len = 15412.9, overlap = 0
PHY-3002 : Step(47): len = 15046.2, overlap = 0
PHY-3002 : Step(48): len = 14877.7, overlap = 0
PHY-3002 : Step(49): len = 15062.1, overlap = 0
PHY-3002 : Step(50): len = 14761.2, overlap = 0
PHY-3002 : Step(51): len = 14601.7, overlap = 0
PHY-3002 : Step(52): len = 14443.2, overlap = 0
PHY-3002 : Step(53): len = 14203.9, overlap = 0.25
PHY-3002 : Step(54): len = 14252.5, overlap = 0.625
PHY-3002 : Step(55): len = 13891.5, overlap = 0.875
PHY-3002 : Step(56): len = 13635.6, overlap = 1.0625
PHY-3002 : Step(57): len = 13658.8, overlap = 1.6875
PHY-3002 : Step(58): len = 13529.6, overlap = 1.9375
PHY-3002 : Step(59): len = 13438.5, overlap = 1.1875
PHY-3002 : Step(60): len = 13441.9, overlap = 1.1875
PHY-3002 : Step(61): len = 13301.1, overlap = 1.0625
PHY-3002 : Step(62): len = 13265.4, overlap = 1.8125
PHY-3002 : Step(63): len = 13008.9, overlap = 1.125
PHY-3002 : Step(64): len = 13054.5, overlap = 0.0625
PHY-3002 : Step(65): len = 12942.6, overlap = 0.5625
PHY-3002 : Step(66): len = 12975, overlap = 0
PHY-3002 : Step(67): len = 13052.6, overlap = 0.3125
PHY-3002 : Step(68): len = 12784, overlap = 0.1875
PHY-3002 : Step(69): len = 12763.6, overlap = 0.3125
PHY-3002 : Step(70): len = 12684.8, overlap = 0.25
PHY-3002 : Step(71): len = 12557.2, overlap = 0.25
PHY-3002 : Step(72): len = 12327.1, overlap = 0.375
PHY-3002 : Step(73): len = 12073.7, overlap = 0.5
PHY-3002 : Step(74): len = 11890.1, overlap = 0.6875
PHY-3002 : Step(75): len = 11805.6, overlap = 0.6875
PHY-3002 : Step(76): len = 11682.7, overlap = 0.6875
PHY-3002 : Step(77): len = 11655.5, overlap = 0.5
PHY-3002 : Step(78): len = 11612, overlap = 0.5
PHY-3002 : Step(79): len = 11604.1, overlap = 0.625
PHY-3002 : Step(80): len = 11598.7, overlap = 0.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 984 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.040897s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (114.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00019388
PHY-3002 : Step(81): len = 11927.1, overlap = 17.2812
PHY-3002 : Step(82): len = 12141.9, overlap = 17.125
PHY-3002 : Step(83): len = 12239.8, overlap = 16.9062
PHY-3002 : Step(84): len = 12416.3, overlap = 16.625
PHY-3002 : Step(85): len = 13052.3, overlap = 15.8438
PHY-3002 : Step(86): len = 12784.9, overlap = 15.875
PHY-3002 : Step(87): len = 12803, overlap = 15.875
PHY-3002 : Step(88): len = 13180, overlap = 17.2188
PHY-3002 : Step(89): len = 12713.4, overlap = 21.9062
PHY-3002 : Step(90): len = 12591.7, overlap = 22.125
PHY-3002 : Step(91): len = 12504.8, overlap = 22.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00038776
PHY-3002 : Step(92): len = 12235.8, overlap = 23.1562
PHY-3002 : Step(93): len = 12233.9, overlap = 23.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000775521
PHY-3002 : Step(94): len = 12159.9, overlap = 23.1562
PHY-3002 : Step(95): len = 12159.9, overlap = 23.1562
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3649, tnet num: 984, tinst num: 774, tnode num: 4611, tedge num: 6002.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 44.00 peak overflow 2.84
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/986.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 14864, over cnt = 46(0%), over = 134, worst = 8
PHY-1001 : End global iterations;  0.042782s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (219.1%)

PHY-1001 : Congestion index: top1 = 15.80, top5 = 6.64, top10 = 4.09, top15 = 2.91.
PHY-1001 : End incremental global routing;  0.091969s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (169.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 984 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025731s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (121.4%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 29 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 738 has valid locations, 14 needs to be replaced
PHY-3001 : design contains 786 instances, 370 luts, 282 seqs, 100 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 12723.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3687, tnet num: 996, tinst num: 786, tnode num: 4675, tedge num: 6054.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 996 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.202785s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(96): len = 12674.5, overlap = 0.5
PHY-3002 : Step(97): len = 12682.4, overlap = 0.5
PHY-3002 : Step(98): len = 12685.3, overlap = 0.5
PHY-3002 : Step(99): len = 12681.7, overlap = 0.5
PHY-3002 : Step(100): len = 12677, overlap = 0.5
PHY-3002 : Step(101): len = 12677, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 996 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024077s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (129.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(102): len = 12690.2, overlap = 23.2188
PHY-3002 : Step(103): len = 12690.2, overlap = 23.2188
PHY-3001 : Final: Len = 12690.2, Over = 23.2188
PHY-3001 : End incremental placement;  0.384747s wall, 0.343750s user + 0.281250s system = 0.625000s CPU (162.4%)

OPT-1001 : Total overflow 44.06 peak overflow 2.84
OPT-1001 : End high-fanout net optimization;  0.524847s wall, 0.484375s user + 0.359375s system = 0.843750s CPU (160.8%)

OPT-1001 : Current memory(MB): used = 199, reserve = 174, peak = 199.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 419/998.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 15152, over cnt = 44(0%), over = 121, worst = 7
PHY-1002 : len = 15984, over cnt = 29(0%), over = 58, worst = 4
PHY-1002 : len = 16720, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 16752, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 16832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026722s wall, 0.015625s user + 0.078125s system = 0.093750s CPU (350.8%)

PHY-1001 : Congestion index: top1 = 15.56, top5 = 7.30, top10 = 4.48, top15 = 3.24.
OPT-1001 : End congestion update;  0.065489s wall, 0.046875s user + 0.078125s system = 0.125000s CPU (190.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 996 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023201s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.3%)

OPT-0007 : Start: WNS -2646 TNS -9676 NUM_FEPS 6
OPT-0007 : Iter 1: improved WNS -2646 TNS -9676 NUM_FEPS 6 with 3 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS -2646 TNS -9676 NUM_FEPS 6 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.089769s wall, 0.062500s user + 0.078125s system = 0.140625s CPU (156.7%)

OPT-1001 : Current memory(MB): used = 198, reserve = 173, peak = 199.
OPT-1001 : End physical optimization;  0.808637s wall, 0.750000s user + 0.437500s system = 1.187500s CPU (146.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 370 LUT to BLE ...
SYN-4008 : Packed 370 LUT and 216 SEQ to BLE.
SYN-4003 : Packing 66 remaining SEQ's ...
SYN-4005 : Packed 37 SEQ with LUT/SLICE
SYN-4006 : 121 single LUT's are left
SYN-4006 : 29 single SEQ's are left
SYN-4011 : Packing model "demo_1st_top" (AL_USER_NORMAL) with 399/577 primitive instances ...
PHY-3001 : End packing;  0.025476s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (122.7%)

PHY-1001 : Populate physical database on model demo_1st_top.
RUN-1001 : There are total 359 instances
RUN-1001 : 162 mslices, 161 lslices, 29 pads, 0 brams, 0 dsps
RUN-1001 : There are total 789 nets
RUN-1001 : 448 nets have 2 pins
RUN-1001 : 250 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 357 instances, 323 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 12906.6, Over = 28.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3090, tnet num: 787, tinst num: 357, tnode num: 3858, tedge num: 5415.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 787 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.208919s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (97.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000162412
PHY-3002 : Step(104): len = 12681.1, overlap = 28
PHY-3002 : Step(105): len = 12924.7, overlap = 26.25
PHY-3002 : Step(106): len = 13315.2, overlap = 23.75
PHY-3002 : Step(107): len = 13123.6, overlap = 23.5
PHY-3002 : Step(108): len = 13098.7, overlap = 22.25
PHY-3002 : Step(109): len = 12868, overlap = 23.5
PHY-3002 : Step(110): len = 12743.5, overlap = 24
PHY-3002 : Step(111): len = 12652.8, overlap = 24.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000324824
PHY-3002 : Step(112): len = 12609.3, overlap = 25
PHY-3002 : Step(113): len = 12646.3, overlap = 24.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000649647
PHY-3002 : Step(114): len = 12811, overlap = 23.75
PHY-3002 : Step(115): len = 12910.6, overlap = 23.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.088467s wall, 0.031250s user + 0.359375s system = 0.390625s CPU (441.6%)

PHY-3001 : Trial Legalized: Len = 23302.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 787 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.021009s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (148.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(116): len = 19835.4, overlap = 3
PHY-3002 : Step(117): len = 17391.2, overlap = 8.25
PHY-3002 : Step(118): len = 15714.5, overlap = 13
PHY-3002 : Step(119): len = 14765.1, overlap = 15.5
PHY-3002 : Step(120): len = 13919.2, overlap = 18.25
PHY-3002 : Step(121): len = 13259.6, overlap = 19.25
PHY-3002 : Step(122): len = 12862.1, overlap = 20
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000456539
PHY-3002 : Step(123): len = 12804.5, overlap = 19.75
PHY-3002 : Step(124): len = 12939.9, overlap = 19.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000913079
PHY-3002 : Step(125): len = 12909.9, overlap = 18.25
PHY-3002 : Step(126): len = 12938, overlap = 18.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006291s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (248.4%)

PHY-3001 : Legalized: Len = 18046.6, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.003653s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 18184.6, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3090, tnet num: 787, tinst num: 357, tnode num: 3858, tedge num: 5415.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 25/789.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 22184, over cnt = 69(0%), over = 103, worst = 4
PHY-1002 : len = 22568, over cnt = 38(0%), over = 53, worst = 3
PHY-1002 : len = 23160, over cnt = 9(0%), over = 12, worst = 3
PHY-1002 : len = 23336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.074429s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (147.0%)

PHY-1001 : Congestion index: top1 = 20.30, top5 = 11.55, top10 = 6.92, top15 = 5.01.
PHY-1001 : End incremental global routing;  0.119820s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (117.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 787 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023848s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.159181s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (117.8%)

OPT-1001 : Current memory(MB): used = 197, reserve = 173, peak = 199.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 612/789.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 23336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002505s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 20.30, top5 = 11.55, top10 = 6.92, top15 = 5.01.
OPT-1001 : End congestion update;  0.042703s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 787 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020284s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.0%)

OPT-0007 : Start: WNS -2696 TNS -9922 NUM_FEPS 7
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 29 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 323 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 357 instances, 323 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Initial: Len = 19600.6, Over = 0
PHY-3001 : End spreading;  0.003442s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 19600.6, Over = 0
PHY-3001 : End incremental legalization;  0.024342s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (577.7%)

OPT-0007 : Iter 1: improved WNS -1346 TNS -6562 NUM_FEPS 10 with 5 cells processed and 4362 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 29 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 323 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 357 instances, 323 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Initial: Len = 19754.6, Over = 0
PHY-3001 : End spreading;  0.003333s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (468.8%)

PHY-3001 : Final: Len = 19754.6, Over = 0
PHY-3001 : End incremental legalization;  0.024234s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (129.0%)

OPT-0007 : Iter 2: improved WNS -746 TNS -2189 NUM_FEPS 8 with 6 cells processed and 2922 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 29 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 323 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 357 instances, 323 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Initial: Len = 20438.6, Over = 0
PHY-3001 : End spreading;  0.003220s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 20438.6, Over = 0
PHY-3001 : End incremental legalization;  0.023186s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (202.2%)

OPT-0007 : Iter 3: improved WNS -496 TNS -2596 NUM_FEPS 10 with 7 cells processed and 3226 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 29 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 323 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 357 instances, 323 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Initial: Len = 20546.6, Over = 0
PHY-3001 : End spreading;  0.003128s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 20546.6, Over = 0
PHY-3001 : End incremental legalization;  0.023792s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (131.3%)

OPT-0007 : Iter 4: improved WNS -446 TNS -2792 NUM_FEPS 11 with 4 cells processed and 189 slack improved
OPT-0007 : Iter 5: improved WNS -446 TNS -2792 NUM_FEPS 11 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.188522s wall, 0.250000s user + 0.062500s system = 0.312500s CPU (165.8%)

OPT-1001 : Current memory(MB): used = 202, reserve = 177, peak = 202.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 787 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019714s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 598/789.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 26040, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 26048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.011592s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 20.43, top5 = 11.64, top10 = 7.09, top15 = 5.17.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 787 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020364s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -446 TNS -2792 NUM_FEPS 11
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 20.068966
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -446ps with logic level 1 
RUN-1001 :       #2 path slack -396ps with logic level 1 
RUN-1001 :   extra opt step will be enabled to improve QoR
RUN-1001 :   0 HFN exist on timing critical paths out of 789 nets
RUN-1001 :   1 long nets exist on timing critical paths out of 789 nets
OPT-1002 :   please consider adjusting placer strategy to avoid these long nets
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 29 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 323 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 357 instances, 323 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Initial: Len = 20546.6, Over = 0
PHY-3001 : End spreading;  0.003235s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (483.0%)

PHY-3001 : Final: Len = 20546.6, Over = 0
PHY-3001 : End incremental legalization;  0.024767s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (126.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 787 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019975s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.2%)

OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Start: WNS -446 TNS -2792 NUM_FEPS 11 
OPT-1001 : Process HFN u2_setio/setout_reg with 16 loads
OPT-1001 : duplicate driver cell u2_setio/cnt_60ns_b[2]_syn_13_hfnopt2_0 for 1 loads of net u2_setio/setout_reg  
OPT-1001 : duplicate driver cell u2_setio/cnt_60ns_b[2]_syn_13_hfnopt2_1 for 2 loads of net u2_setio/setout_reg  
OPT-1001 : duplicate driver cell u2_setio/cnt_60ns_b[2]_syn_13_hfnopt2_2 for 3 loads of net u2_setio/setout_reg  
OPT-1001 : duplicate driver cell u2_setio/cnt_60ns_b[2]_syn_13_hfnopt2_3 for 3 loads of net u2_setio/setout_reg  
OPT-1001 : duplicate driver cell u2_setio/cnt_60ns_b[2]_syn_13_hfnopt2_4 for 2 loads of net u2_setio/setout_reg  
OPT-1001 : duplicate driver cell u2_setio/cnt_60ns_b[2]_syn_13_hfnopt2_5 for 2 loads of net u2_setio/setout_reg  
OPT-1001 : duplicate driver cell u2_setio/cnt_60ns_b[2]_syn_13_hfnopt2_6 for 3 loads of net u2_setio/setout_reg  
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 29 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 322 has valid locations, 8 needs to be replaced
PHY-3001 : design contains 364 instances, 330 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 23962.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3145, tnet num: 793, tinst num: 364, tnode num: 3933, tedge num: 5489.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 793 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.215408s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (94.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(127): len = 23152.3, overlap = 0
PHY-3002 : Step(128): len = 22649.8, overlap = 0
PHY-3002 : Step(129): len = 22366.9, overlap = 0
PHY-3002 : Step(130): len = 22218.6, overlap = 0
PHY-3002 : Step(131): len = 22179.1, overlap = 0
PHY-3002 : Step(132): len = 22096.4, overlap = 0
PHY-3002 : Step(133): len = 22097.8, overlap = 0
PHY-3002 : Step(134): len = 22022.9, overlap = 0
PHY-3002 : Step(135): len = 22037.9, overlap = 0
PHY-3002 : Step(136): len = 22016.3, overlap = 0
PHY-3002 : Step(137): len = 22012.4, overlap = 0
PHY-3002 : Step(138): len = 22012.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 793 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.020964s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (149.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(139): len = 21995.1, overlap = 0
PHY-3002 : Step(140): len = 21991.1, overlap = 0
PHY-3002 : Step(141): len = 21993.9, overlap = 0
PHY-3002 : Step(142): len = 21993.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005975s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (261.5%)

PHY-3001 : Legalized: Len = 22006.8, Over = 0
PHY-3001 : End spreading;  0.003566s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 22006.8, Over = 0
PHY-3001 : End incremental placement;  0.527675s wall, 0.453125s user + 0.640625s system = 1.093750s CPU (207.3%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
DBG-001 : Processed HFN with EG_PHY_MSLICE driver u2_setio/cnt_60ns_b[2]_syn_13 fanout #16, crit_level 6, duplicated cnt 7 in non crit mode
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  HFN count with highcritlevel  |  Duplicated count  
RUN-1001 : ------------------------------------------------------------------------------------
RUN-1001 :       LSLICE       |      0      |               0                |         0          
RUN-1001 :       MSLICE       |      0      |               0                |         0          
RUN-1001 :        OTHER       |      1      |               1                |         7          
RUN-1001 : ------------------------------------------------------------------------------------
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 608/795.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 27144, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 27144, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 27176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017675s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.4%)

PHY-1001 : Congestion index: top1 = 20.45, top5 = 11.84, top10 = 7.25, top15 = 5.27.
PHY-1001 : End incremental global routing;  0.057785s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 793 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023292s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (134.2%)

OPT-1001 : Current memory(MB): used = 202, reserve = 178, peak = 202.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 619/795.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 27176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002627s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 20.45, top5 = 11.84, top10 = 7.25, top15 = 5.27.
OPT-1001 : End congestion update;  0.042877s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (72.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 793 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020816s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (150.1%)

OPT-0007 : Start: WNS -796 TNS -3296 NUM_FEPS 10
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 29 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 330 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 364 instances, 330 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Initial: Len = 23025.8, Over = 0
PHY-3001 : End spreading;  0.003319s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 23025.8, Over = 0
PHY-3001 : End incremental legalization;  0.023767s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.7%)

OPT-0007 : Iter 1: improved WNS -122 TNS -218 NUM_FEPS 2 with 9 cells processed and 4290 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 29 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 330 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 364 instances, 330 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Initial: Len = 22599.8, Over = 0
PHY-3001 : End spreading;  0.003255s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 22599.8, Over = 0
PHY-3001 : End incremental legalization;  0.023884s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.4%)

OPT-0007 : Iter 2: improved WNS -96 TNS -96 NUM_FEPS 1 with 7 cells processed and 2493 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 29 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 330 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 364 instances, 330 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Initial: Len = 22617.8, Over = 0
PHY-3001 : End spreading;  0.003307s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 22617.8, Over = 0
PHY-3001 : End incremental legalization;  0.023916s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (130.7%)

OPT-0007 : Iter 3: improved WNS 4 TNS 0 NUM_FEPS 0 with 9 cells processed and 1443 slack improved
OPT-0007 : Iter 4: improved WNS 4 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.158568s wall, 0.437500s user + 0.078125s system = 0.515625s CPU (325.2%)

OPT-1001 : Current memory(MB): used = 204, reserve = 179, peak = 204.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 603/795.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 28792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.011165s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (140.0%)

PHY-1001 : Congestion index: top1 = 20.41, top5 = 11.83, top10 = 7.34, top15 = 5.34.
OPT-1001 : End congestion update;  0.051636s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (90.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 793 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020450s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.4%)

OPT-0007 : Start: WNS 4 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 4 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 4 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.077199s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (101.2%)

OPT-1001 : Current memory(MB): used = 204, reserve = 179, peak = 204.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 793 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019636s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 204, reserve = 179, peak = 204.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 793 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019924s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.4%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 619/795.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 28792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002602s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 20.41, top5 = 11.83, top10 = 7.34, top15 = 5.34.
RUN-1001 : End congestion update;  0.042419s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (110.5%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.062584s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (99.9%)

OPT-1001 : Current memory(MB): used = 204, reserve = 179, peak = 204.
OPT-1001 : End physical optimization;  1.644882s wall, 1.890625s user + 0.828125s system = 2.718750s CPU (165.3%)

RUN-1003 : finish command "place" in  5.983143s wall, 7.609375s user + 7.578125s system = 15.187500s CPU (253.8%)

RUN-1004 : used memory is 183 MB, reserved memory is 157 MB, peak memory is 204 MB
RUN-1002 : start command "export_db demo_1st_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 366 instances
RUN-1001 : 169 mslices, 161 lslices, 29 pads, 0 brams, 0 dsps
RUN-1001 : There are total 795 nets
RUN-1001 : 449 nets have 2 pins
RUN-1001 : 252 nets have [3 - 5] pins
RUN-1001 : 55 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3145, tnet num: 793, tinst num: 364, tnode num: 3933, tedge num: 5489.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 169 mslices, 161 lslices, 29 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 793 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 27144, over cnt = 66(0%), over = 103, worst = 5
PHY-1002 : len = 27672, over cnt = 48(0%), over = 55, worst = 3
PHY-1002 : len = 28376, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 28440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.086934s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (161.8%)

PHY-1001 : Congestion index: top1 = 20.78, top5 = 11.82, top10 = 7.31, top15 = 5.32.
PHY-1001 : End global routing;  0.130463s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (143.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 221, reserve = 197, peak = 236.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_100M will be routed on clock mesh
PHY-1001 : net sys_clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net u2_setio/clk will be merged with clock u1_pll/clk0_buf
PHY-1001 : net u6_encoder/u2_biss/clk will be routed on clock mesh
PHY-1001 : clock net u6_encoder/u6_endat/U2_control/clk_out_reg1_syn_6 will be merged with clock u6_encoder/u6_endat/U2_control/clk_out_reg1
PHY-1001 : clock net u6_encoder/u6_endat/U2_control/clk_200k_syn_4 will be merged with clock u6_encoder/u6_endat/U2_control/clk_200k
PHY-1001 : Current memory(MB): used = 488, reserve = 467, peak = 488.
PHY-1001 : End build detailed router design. 3.772466s wall, 3.671875s user + 0.109375s system = 3.781250s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 24144, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.372995s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 520, reserve = 500, peak = 520.
PHY-1001 : End phase 1; 1.379158s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (99.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 84% nets.
PHY-1022 : len = 100960, over cnt = 19(0%), over = 19, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 520, reserve = 500, peak = 520.
PHY-1001 : End initial routed; 1.231903s wall, 1.500000s user + 0.171875s system = 1.671875s CPU (135.7%)

PHY-1001 : Update timing.....
PHY-1001 : 25/675(3%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -0.621   |  -0.918   |   3   
RUN-1001 :   Hold   |  -0.017   |  -0.034   |   2   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.238552s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (98.2%)

PHY-1001 : Current memory(MB): used = 520, reserve = 500, peak = 520.
PHY-1001 : End phase 2; 1.470529s wall, 1.734375s user + 0.171875s system = 1.906250s CPU (129.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 13 pins with SWNS -0.176ns STNS -0.246ns FEP 2.
PHY-1001 : End OPT Iter 1; 0.050403s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.0%)

PHY-1022 : len = 101232, over cnt = 24(0%), over = 24, worst = 1, crit = 1
PHY-1001 : End optimize timing; 0.060282s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (103.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 101256, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.026014s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (240.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 101256, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.016205s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.4%)

PHY-1001 : Update timing.....
PHY-1001 : 21/675(3%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -0.475   |  -0.545   |   2   
RUN-1001 :   Hold   |  -0.017   |  -0.037   |   5   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.240377s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (97.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 11 feed throughs used by 9 nets
PHY-1001 : End commit to database; 0.099439s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.3%)

PHY-1001 : Current memory(MB): used = 532, reserve = 512, peak = 532.
PHY-1001 : End phase 3; 0.599762s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (104.2%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 7 pins with SWNS -0.179ns STNS -0.249ns FEP 2.
PHY-1001 : End OPT Iter 1; 0.050471s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (123.8%)

PHY-1022 : len = 101248, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.060198s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (103.8%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-0.179ns, -0.249ns, 2}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 101232, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.014842s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.3%)

PHY-1001 : Update timing.....
PHY-1001 : 21/675(3%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -0.179   |  -0.249   |   2   
RUN-1001 :   Hold   |  -0.017   |  -0.037   |   5   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.240455s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (104.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 11 feed throughs used by 9 nets
PHY-1001 : End commit to database; 0.097215s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.4%)

PHY-1001 : Current memory(MB): used = 534, reserve = 514, peak = 534.
PHY-1001 : End phase 4; 0.430351s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (101.7%)

PHY-1003 : Routed, final wirelength = 101232
PHY-1001 : Current memory(MB): used = 534, reserve = 514, peak = 534.
PHY-1001 : End export database. 0.007201s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  7.866545s wall, 8.015625s user + 0.312500s system = 8.328125s CPU (105.9%)

RUN-1003 : finish command "route" in  8.268898s wall, 8.453125s user + 0.328125s system = 8.781250s CPU (106.2%)

RUN-1004 : used memory is 466 MB, reserved memory is 445 MB, peak memory is 534 MB
RUN-1002 : start command "report_area -io_info -file demo_1st_phy.area"
RUN-1001 : standard
***Report Model: demo_1st_top Device: EG4X20BG256***

IO Statistics
#IO                        57
  #input                   29
  #output                   9
  #inout                   19

Utilization Statistics
#lut                      596   out of  19600    3.04%
#reg                      300   out of  19600    1.53%
#le                       625
  #lut only               325   out of    625   52.00%
  #reg only                29   out of    625    4.64%
  #lut&reg                271   out of    625   43.36%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       29   out of    188   15.43%
  #ireg                     2
  #oreg                     6
  #treg                    18
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                                       Type               DriverType         Driver                                                  Fanout
#1        u6_encoder/u2_biss/clk                         GCLK               pll                u1_pll/pll_inst.clkc1                                   113
#2        clk_100M                                       GCLK               pll                u1_pll/pll_inst.clkc2                                   51
#3        u1_pll/clk0_buf                                GCLK               pll                u1_pll/pll_inst.clkc0                                   30
#4        u6_encoder/u6_endat/U2_control/clk_out_reg1    GCLK               lslice             u6_encoder/u6_endat/U2_control/flag_S1_n_syn_60.q0      12
#5        u6_encoder/u6_endat/U2_control/clk_200k        GCLK               mslice             u6_encoder/u6_endat/U2_control/clk_200k_reg_syn_9.q0    9
#6        sys_clk_in_dup_1                               GeneralRouting     io                 sys_clk_in_syn_2.di                                     1


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   emif_cas_in       INPUT        B16        LVCMOS25          N/A           N/A        IREG    
   emif_we_in        INPUT         G1        LVCMOS25          N/A           N/A        NONE    
   sys_clk_in        INPUT        E10        LVCMOS25          N/A           N/A        NONE    
  sys_rst_n_in       INPUT         M9        LVCMOS25          N/A           N/A        NONE    
   led_out[3]       OUTPUT         N8        LVCMOS25           8            N/A        OREG    
   led_out[2]       OUTPUT        A12        LVCMOS25           8            N/A        OREG    
   led_out[1]       OUTPUT         C5        LVCMOS25           8            N/A        OREG    
   led_out[0]       OUTPUT        K15        LVCMOS25           8            N/A        OREG    
   sincos_clk       OUTPUT        T11        LVCMOS25           8            N/A        OREG    
   sincos_cs_n      OUTPUT         N6        LVCMOS25           8            N/A        OREG    
  emif_data[15]      INOUT        A13        LVCMOS25           8            N/A        TREG    
  emif_data[14]      INOUT        G11        LVCMOS25           8            N/A        TREG    
  emif_data[13]      INOUT         D9        LVCMOS25           8            N/A        TREG    
  emif_data[12]      INOUT        H13        LVCMOS25           8            N/A        TREG    
  emif_data[11]      INOUT         E6        LVCMOS25           8            N/A        TREG    
  emif_data[10]      INOUT         B2        LVCMOS25           8            N/A        TREG    
  emif_data[9]       INOUT         F4        LVCMOS25           8            N/A        TREG    
  emif_data[8]       INOUT        M15        LVCMOS25           8            N/A        TREG    
  emif_data[7]       INOUT        R12        LVCMOS25           8            N/A        TREG    
  emif_data[6]       INOUT         K1        LVCMOS25           8            N/A        TREG    
  emif_data[5]       INOUT         M4        LVCMOS25           8            N/A        TREG    
  emif_data[4]       INOUT         T3        LVCMOS25           8            N/A        TREG    
  emif_data[3]       INOUT         H5        LVCMOS25           8            N/A        TREG    
  emif_data[2]       INOUT        F10        LVCMOS25           8            N/A        TREG    
  emif_data[1]       INOUT        H11        LVCMOS25           8            N/A        TREG    
  emif_data[0]       INOUT         B5        LVCMOS25           8            N/A        TREG    
    encoder_a        INOUT        T13        LVCMOS25           8            N/A        IREG    
    encoder_b        INOUT         T9        LVCMOS25           8            N/A        TREG    
    encoder_z        INOUT         R3        LVCMOS25           8            N/A        TREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------+
|Instance         |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------+
|top              |demo_1st_top        |625    |496     |100     |326     |0       |0       |
|  u1_pll         |my_pll              |2      |2       |0       |0       |0       |0       |
|  u2_op          |emif_signal_op      |7      |7       |0       |5       |0       |0       |
|  u2_setio       |emif_setio          |26     |26      |0       |14      |0       |0       |
|  u6_encoder     |encoder_control     |520    |400     |92      |248     |0       |0       |
|    u4_sin       |sin_control         |57     |52      |5       |14      |0       |0       |
|      u1_sample  |ads8350_sample      |57     |52      |5       |14      |0       |0       |
|    u6_endat     |endat_control       |424    |326     |78      |208     |0       |0       |
|      U2_control |endat_contol_sample |424    |326     |78      |208     |0       |0       |
|  u7_led         |led                 |69     |61      |8       |32      |0       |0       |
+-------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       419   
    #2         2        96   
    #3         3       139   
    #4         4        17   
    #5        5-10      58   
    #6       11-50      28   
    #7       51-100     1    
  Average     2.78           

RUN-1002 : start command "export_db demo_1st_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3145, tnet num: 793, tinst num: 364, tnode num: 3933, tedge num: 5489.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file demo_1st_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 793 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		u6_encoder/u6_endat/U2_control/clk_200k_syn_4
		u6_encoder/u6_endat/U2_control/clk_out_reg1_syn_6
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in demo_1st_phy.timing, timing summary in demo_1st_phy.tsm.
RUN-1002 : start command "export_bid demo_1st_inst.bid"
RUN-1002 : start command "bitgen -bit demo_1st.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 364
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 795, pip num: 7243
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 11
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1211 valid insts, and 20537 bits set as '1'.
BIT-1004 : PLL setting string = 1000
BIT-1004 : Generate bits file demo_1st.bit.
RUN-1003 : finish command "bitgen -bit demo_1st.bit" in  1.514740s wall, 13.781250s user + 0.078125s system = 13.859375s CPU (915.0%)

RUN-1004 : used memory is 493 MB, reserved memory is 475 MB, peak memory is 675 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20241219_151229.log"
