INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/TEST_BENCHES_20bit/AddSubMul_20_project/AddSubMul_20_project.srcs/sources_1/imports/20_bit/lampFPU_ASM_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/TEST_BENCHES_20bit/AddSubMul_20_project/AddSubMul_20_project.srcs/sources_1/imports/20_bit/lampFPU_ASM_addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_ASM_addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/TEST_BENCHES_20bit/AddSubMul_20_project/AddSubMul_20_project.srcs/sources_1/imports/20_bit/lampFPU_ASM_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_ASM_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/TEST_BENCHES_20bit/AddSubMul_20_project/AddSubMul_20_project.srcs/sources_1/imports/20_bit/lampFPU_ASM_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_ASM_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/TEST_BENCHES_20bit/AddSubMul_20_project/AddSubMul_20_project.srcs/sim_1/imports/20_bit/lampFPU_ASM_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_ASM_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Coding_Projects/ES_project/TEST_BENCHES_20bit/AddSubMul_20_project/AddSubMul_20_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
