//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-36836380
// Cuda compilation tools, release 13.1, V13.1.80
// Based on NVVM 7.0.1
//

.version 9.1
.target sm_80
.address_size 64

	// .globl	gemm_mma_kernel
.extern .shared .align 16 .b8 smem[];

.visible .entry gemm_mma_kernel(
	.param .u64 gemm_mma_kernel_param_0,
	.param .u64 gemm_mma_kernel_param_1,
	.param .u64 gemm_mma_kernel_param_2,
	.param .u32 gemm_mma_kernel_param_3,
	.param .u32 gemm_mma_kernel_param_4,
	.param .u32 gemm_mma_kernel_param_5
)
.maxntid 288, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<83>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<847>;
	.reg .b64 	%rd<137>;


	ld.param.u64 	%rd2, [gemm_mma_kernel_param_0];
	ld.param.u64 	%rd3, [gemm_mma_kernel_param_1];
	ld.param.u64 	%rd4, [gemm_mma_kernel_param_2];
	ld.param.u32 	%r220, [gemm_mma_kernel_param_3];
	ld.param.u32 	%r221, [gemm_mma_kernel_param_4];
	ld.param.u32 	%r222, [gemm_mma_kernel_param_5];
	mov.u32 	%r1, %tid.x;
	shr.s32 	%r223, %r1, 31;
	shr.u32 	%r224, %r223, 27;
	add.s32 	%r225, %r1, %r224;
	shr.s32 	%r226, %r225, 5;
	mov.u32 	%r227, %ctaid.x;
	shl.b32 	%r2, %r227, 7;
	mov.f32 	%f8, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs1, %f8;}

	// end inline asm
	mov.b32 	%r811, {%rs1, %rs1};
	// begin inline asm
	{  cvt.rn.f16.f32 %rs2, %f8;}

	// end inline asm
	mov.b32 	%r807, {%rs2, %rs2};
	// begin inline asm
	{  cvt.rn.f16.f32 %rs3, %f8;}

	// end inline asm
	mov.b32 	%r803, {%rs3, %rs3};
	// begin inline asm
	{  cvt.rn.f16.f32 %rs4, %f8;}

	// end inline asm
	mov.b32 	%r799, {%rs4, %rs4};
	// begin inline asm
	{  cvt.rn.f16.f32 %rs5, %f8;}

	// end inline asm
	mov.b32 	%r795, {%rs5, %rs5};
	// begin inline asm
	{  cvt.rn.f16.f32 %rs6, %f8;}

	// end inline asm
	mov.b32 	%r791, {%rs6, %rs6};
	// begin inline asm
	{  cvt.rn.f16.f32 %rs7, %f8;}

	// end inline asm
	mov.b32 	%r787, {%rs7, %rs7};
	// begin inline asm
	{  cvt.rn.f16.f32 %rs8, %f8;}

	// end inline asm
	mov.b32 	%r783, {%rs8, %rs8};
	add.s32 	%r11, %r226, -1;
	setp.lt.s32 	%p1, %r222, 1;
	mov.u32 	%r784, %r783;
	mov.u32 	%r785, %r783;
	mov.u32 	%r786, %r783;
	mov.u32 	%r788, %r787;
	mov.u32 	%r789, %r787;
	mov.u32 	%r790, %r787;
	mov.u32 	%r792, %r791;
	mov.u32 	%r793, %r791;
	mov.u32 	%r794, %r791;
	mov.u32 	%r796, %r795;
	mov.u32 	%r797, %r795;
	mov.u32 	%r798, %r795;
	mov.u32 	%r800, %r799;
	mov.u32 	%r801, %r799;
	mov.u32 	%r802, %r799;
	mov.u32 	%r804, %r803;
	mov.u32 	%r805, %r803;
	mov.u32 	%r806, %r803;
	mov.u32 	%r808, %r807;
	mov.u32 	%r809, %r807;
	mov.u32 	%r810, %r807;
	mov.u32 	%r812, %r811;
	mov.u32 	%r813, %r811;
	mov.u32 	%r814, %r811;
	@%p1 bra 	$L__BB0_46;

	shl.b32 	%r229, %r1, 3;
	shr.s32 	%r230, %r229, 31;
	shr.u32 	%r231, %r230, 27;
	add.s32 	%r232, %r229, %r231;
	and.b32  	%r233, %r232, -32;
	sub.s32 	%r12, %r229, %r233;
	shr.u32 	%r235, %r223, 30;
	add.s32 	%r236, %r1, %r235;
	shr.s32 	%r13, %r236, 2;
	add.s32 	%r237, %r1, 32;
	shr.s32 	%r238, %r237, 31;
	shr.u32 	%r239, %r238, 30;
	add.s32 	%r240, %r237, %r239;
	shr.s32 	%r14, %r240, 2;
	shl.b32 	%r241, %r237, 3;
	shr.s32 	%r242, %r241, 31;
	shr.u32 	%r243, %r242, 27;
	add.s32 	%r244, %r241, %r243;
	and.b32  	%r245, %r244, -32;
	sub.s32 	%r15, %r241, %r245;
	shr.u32 	%r246, %r230, 25;
	add.s32 	%r247, %r229, %r246;
	and.b32  	%r248, %r247, -128;
	sub.s32 	%r16, %r229, %r248;
	shr.u32 	%r249, %r223, 28;
	add.s32 	%r250, %r1, %r249;
	shr.s32 	%r17, %r250, 4;
	add.s32 	%r251, %r1, 64;
	shr.s32 	%r252, %r251, 31;
	shr.u32 	%r253, %r252, 30;
	add.s32 	%r254, %r251, %r253;
	shr.s32 	%r18, %r254, 2;
	shl.b32 	%r255, %r251, 3;
	shr.s32 	%r256, %r255, 31;
	shr.u32 	%r257, %r256, 27;
	add.s32 	%r258, %r255, %r257;
	and.b32  	%r259, %r258, -32;
	sub.s32 	%r19, %r255, %r259;
	shr.u32 	%r260, %r238, 28;
	add.s32 	%r261, %r237, %r260;
	shr.s32 	%r20, %r261, 4;
	shr.u32 	%r262, %r242, 25;
	add.s32 	%r263, %r241, %r262;
	and.b32  	%r264, %r263, -128;
	sub.s32 	%r21, %r241, %r264;
	shr.u32 	%r265, %r252, 28;
	add.s32 	%r266, %r251, %r265;
	shr.s32 	%r22, %r266, 4;
	shr.u32 	%r267, %r256, 25;
	add.s32 	%r268, %r255, %r267;
	and.b32  	%r269, %r268, -128;
	sub.s32 	%r23, %r255, %r269;
	add.s32 	%r270, %r222, 31;
	shr.s32 	%r271, %r270, 31;
	shr.u32 	%r272, %r271, 27;
	add.s32 	%r273, %r270, %r272;
	shr.s32 	%r24, %r273, 5;
	mov.u32 	%r778, 0;
	mov.u32 	%r784, %r783;
	mov.u32 	%r785, %r783;
	mov.u32 	%r786, %r783;
	mov.u32 	%r788, %r787;
	mov.u32 	%r789, %r787;
	mov.u32 	%r790, %r787;
	mov.u32 	%r792, %r791;
	mov.u32 	%r793, %r791;
	mov.u32 	%r794, %r791;
	mov.u32 	%r796, %r795;
	mov.u32 	%r797, %r795;
	mov.u32 	%r798, %r795;
	mov.u32 	%r800, %r799;
	mov.u32 	%r801, %r799;
	mov.u32 	%r802, %r799;
	mov.u32 	%r804, %r803;
	mov.u32 	%r805, %r803;
	mov.u32 	%r806, %r803;
	mov.u32 	%r808, %r807;
	mov.u32 	%r809, %r807;
	mov.u32 	%r810, %r807;
	mov.u32 	%r812, %r811;
	mov.u32 	%r813, %r811;
	mov.u32 	%r814, %r811;

$L__BB0_2:
	setp.gt.s32 	%p2, %r1, 31;
	@%p2 bra 	$L__BB0_43;

	max.s32 	%r275, %r1, 480;
	add.s32 	%r276, %r275, 31;
	sub.s32 	%r277, %r276, %r1;
	shr.u32 	%r278, %r277, 5;
	add.s32 	%r279, %r278, 1;
	and.b32  	%r280, %r279, 3;
	setp.eq.s32 	%p3, %r280, 0;
	mul.wide.u32 	%rd5, %r778, -1431655765;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r281, %rd6;
	mul.lo.s32 	%r282, %r281, 3;
	sub.s32 	%r59, %r778, %r282;
	shl.b32 	%r60, %r778, 5;
	mov.u32 	%r779, %r1;
	@%p3 bra 	$L__BB0_12;

	mov.u32 	%r283, %ctaid.y;
	shl.b32 	%r284, %r283, 7;
	add.s32 	%r285, %r13, %r284;
	setp.ge.s32 	%p4, %r285, %r220;
	add.s32 	%r61, %r12, %r60;
	setp.ge.s32 	%p5, %r61, %r222;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_6;

	mov.u32 	%r287, smem;
	mad.lo.s32 	%r288, %r59, 10240, %r287;
	mad.lo.s32 	%r289, %r13, 40, %r12;
	shl.b32 	%r290, %r289, 1;
	add.s32 	%r291, %r288, %r290;
	mul.lo.s32 	%r295, %r285, %r222;
	cvt.s64.s32 	%rd8, %r295;
	cvt.s64.s32 	%rd9, %r61;
	add.s64 	%rd10, %rd8, %rd9;
	shl.b64 	%rd11, %rd10, 1;
	add.s64 	%rd7, %rd2, %rd11;
	add.s32 	%r286, %r291, 128;
	// begin inline asm
	cp.async.ca.shared.global [%r286], [%rd7], 16;
	// end inline asm

$L__BB0_6:
	mov.u32 	%r296, %tid.x;
	max.s32 	%r297, %r296, 480;
	add.s32 	%r298, %r297, 31;
	sub.s32 	%r299, %r298, %r296;
	shr.u32 	%r300, %r299, 5;
	add.s32 	%r301, %r300, 1;
	and.b32  	%r302, %r301, 3;
	setp.eq.s32 	%p7, %r302, 1;
	add.s32 	%r779, %r296, 32;
	@%p7 bra 	$L__BB0_12;

	mov.u32 	%r725, %ctaid.y;
	shl.b32 	%r724, %r725, 7;
	add.s32 	%r305, %r14, %r724;
	setp.ge.s32 	%p8, %r305, %r220;
	add.s32 	%r63, %r15, %r60;
	setp.ge.s32 	%p9, %r63, %r222;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	$L__BB0_9;

	mov.u32 	%r307, smem;
	mad.lo.s32 	%r308, %r59, 10240, %r307;
	mad.lo.s32 	%r309, %r14, 40, %r15;
	shl.b32 	%r310, %r309, 1;
	add.s32 	%r311, %r308, %r310;
	mul.lo.s32 	%r315, %r305, %r222;
	cvt.s64.s32 	%rd13, %r315;
	cvt.s64.s32 	%rd14, %r63;
	add.s64 	%rd15, %rd13, %rd14;
	shl.b64 	%rd16, %rd15, 1;
	add.s64 	%rd12, %rd2, %rd16;
	add.s32 	%r306, %r311, 128;
	// begin inline asm
	cp.async.ca.shared.global [%r306], [%rd12], 16;
	// end inline asm

$L__BB0_9:
	mov.u32 	%r735, %tid.x;
	mov.u32 	%r734, %tid.x;
	max.s32 	%r733, %r734, 480;
	add.s32 	%r732, %r733, 31;
	sub.s32 	%r731, %r732, %r734;
	shr.u32 	%r730, %r731, 5;
	add.s32 	%r729, %r730, 1;
	and.b32  	%r728, %r729, 3;
	setp.eq.s32 	%p11, %r728, 2;
	add.s32 	%r779, %r734, 64;
	@%p11 bra 	$L__BB0_12;

	mov.u32 	%r736, %tid.x;
	mov.u32 	%r727, %ctaid.y;
	shl.b32 	%r726, %r727, 7;
	add.s32 	%r325, %r18, %r726;
	setp.ge.s32 	%p12, %r325, %r220;
	add.s32 	%r65, %r19, %r60;
	setp.ge.s32 	%p13, %r65, %r222;
	add.s32 	%r779, %r736, 96;
	or.pred  	%p14, %p12, %p13;
	@%p14 bra 	$L__BB0_12;

	mov.u32 	%r328, smem;
	mad.lo.s32 	%r329, %r59, 10240, %r328;
	mad.lo.s32 	%r330, %r18, 40, %r19;
	shl.b32 	%r331, %r330, 1;
	add.s32 	%r332, %r329, %r331;
	mul.lo.s32 	%r336, %r325, %r222;
	cvt.s64.s32 	%rd18, %r336;
	cvt.s64.s32 	%rd19, %r65;
	add.s64 	%rd20, %rd18, %rd19;
	shl.b64 	%rd21, %rd20, 1;
	add.s64 	%rd17, %rd2, %rd21;
	add.s32 	%r327, %r332, 128;
	// begin inline asm
	cp.async.ca.shared.global [%r327], [%rd17], 16;
	// end inline asm

$L__BB0_12:
	setp.lt.u32 	%p15, %r277, 96;
	@%p15 bra 	$L__BB0_22;

$L__BB0_13:
	.pragma "nounroll";
	shl.b32 	%r342, %r779, 3;
	shr.s32 	%r343, %r342, 31;
	shr.u32 	%r344, %r343, 27;
	add.s32 	%r345, %r342, %r344;
	and.b32  	%r346, %r345, -32;
	sub.s32 	%r70, %r342, %r346;
	mov.u32 	%r347, %ctaid.y;
	shl.b32 	%r348, %r347, 7;
	shr.s32 	%r349, %r779, 31;
	shr.u32 	%r350, %r349, 30;
	add.s32 	%r351, %r779, %r350;
	shr.s32 	%r71, %r351, 2;
	add.s32 	%r72, %r71, %r348;
	setp.ge.s32 	%p16, %r72, %r220;
	add.s32 	%r73, %r70, %r60;
	setp.ge.s32 	%p17, %r73, %r222;
	or.pred  	%p18, %p16, %p17;
	@%p18 bra 	$L__BB0_15;

	mov.u32 	%r353, smem;
	mad.lo.s32 	%r354, %r59, 10240, %r353;
	mad.lo.s32 	%r355, %r71, 40, %r70;
	shl.b32 	%r356, %r355, 1;
	add.s32 	%r357, %r354, %r356;
	mul.lo.s32 	%r358, %r72, %r222;
	cvt.s64.s32 	%rd23, %r358;
	cvt.s64.s32 	%rd24, %r73;
	add.s64 	%rd25, %rd23, %rd24;
	shl.b64 	%rd26, %rd25, 1;
	add.s64 	%rd22, %rd2, %rd26;
	add.s32 	%r352, %r357, 128;
	// begin inline asm
	cp.async.ca.shared.global [%r352], [%rd22], 16;
	// end inline asm

$L__BB0_15:
	add.s32 	%r359, %r779, 32;
	shr.s32 	%r360, %r359, 31;
	shr.u32 	%r361, %r360, 30;
	add.s32 	%r362, %r359, %r361;
	shr.s32 	%r74, %r362, 2;
	shl.b32 	%r363, %r359, 3;
	shr.s32 	%r364, %r363, 31;
	shr.u32 	%r365, %r364, 27;
	add.s32 	%r366, %r363, %r365;
	and.b32  	%r367, %r366, -32;
	sub.s32 	%r75, %r363, %r367;
	add.s32 	%r76, %r74, %r348;
	setp.ge.s32 	%p19, %r76, %r220;
	add.s32 	%r77, %r75, %r60;
	setp.ge.s32 	%p20, %r77, %r222;
	or.pred  	%p21, %p19, %p20;
	@%p21 bra 	$L__BB0_17;

	mov.u32 	%r371, smem;
	mad.lo.s32 	%r372, %r59, 10240, %r371;
	mad.lo.s32 	%r373, %r74, 40, %r75;
	shl.b32 	%r374, %r373, 1;
	add.s32 	%r375, %r372, %r374;
	mul.lo.s32 	%r376, %r76, %r222;
	cvt.s64.s32 	%rd28, %r376;
	cvt.s64.s32 	%rd29, %r77;
	add.s64 	%rd30, %rd28, %rd29;
	shl.b64 	%rd31, %rd30, 1;
	add.s64 	%rd27, %rd2, %rd31;
	add.s32 	%r370, %r375, 128;
	// begin inline asm
	cp.async.ca.shared.global [%r370], [%rd27], 16;
	// end inline asm

$L__BB0_17:
	mov.u32 	%r721, %ctaid.y;
	shl.b32 	%r720, %r721, 7;
	add.s32 	%r377, %r779, 64;
	shr.s32 	%r378, %r377, 31;
	shr.u32 	%r379, %r378, 30;
	add.s32 	%r380, %r377, %r379;
	shr.s32 	%r78, %r380, 2;
	shl.b32 	%r381, %r377, 3;
	shr.s32 	%r382, %r381, 31;
	shr.u32 	%r383, %r382, 27;
	add.s32 	%r384, %r381, %r383;
	and.b32  	%r385, %r384, -32;
	sub.s32 	%r79, %r381, %r385;
	add.s32 	%r80, %r78, %r720;
	setp.ge.s32 	%p22, %r80, %r220;
	add.s32 	%r81, %r79, %r60;
	setp.ge.s32 	%p23, %r81, %r222;
	or.pred  	%p24, %p22, %p23;
	@%p24 bra 	$L__BB0_19;

	mov.u32 	%r389, smem;
	mad.lo.s32 	%r390, %r59, 10240, %r389;
	mad.lo.s32 	%r391, %r78, 40, %r79;
	shl.b32 	%r392, %r391, 1;
	add.s32 	%r393, %r390, %r392;
	mul.lo.s32 	%r394, %r80, %r222;
	cvt.s64.s32 	%rd33, %r394;
	cvt.s64.s32 	%rd34, %r81;
	add.s64 	%rd35, %rd33, %rd34;
	shl.b64 	%rd36, %rd35, 1;
	add.s64 	%rd32, %rd2, %rd36;
	add.s32 	%r388, %r393, 128;
	// begin inline asm
	cp.async.ca.shared.global [%r388], [%rd32], 16;
	// end inline asm

$L__BB0_19:
	mov.u32 	%r723, %ctaid.y;
	shl.b32 	%r722, %r723, 7;
	add.s32 	%r395, %r779, 96;
	shr.s32 	%r396, %r395, 31;
	shr.u32 	%r397, %r396, 30;
	add.s32 	%r398, %r395, %r397;
	shr.s32 	%r82, %r398, 2;
	shl.b32 	%r399, %r395, 3;
	shr.s32 	%r400, %r399, 31;
	shr.u32 	%r401, %r400, 27;
	add.s32 	%r402, %r399, %r401;
	and.b32  	%r403, %r402, -32;
	sub.s32 	%r83, %r399, %r403;
	add.s32 	%r84, %r82, %r722;
	setp.ge.s32 	%p25, %r84, %r220;
	add.s32 	%r85, %r83, %r60;
	setp.ge.s32 	%p26, %r85, %r222;
	or.pred  	%p27, %p25, %p26;
	@%p27 bra 	$L__BB0_21;

	mov.u32 	%r407, smem;
	mad.lo.s32 	%r408, %r59, 10240, %r407;
	mad.lo.s32 	%r409, %r82, 40, %r83;
	shl.b32 	%r410, %r409, 1;
	add.s32 	%r411, %r408, %r410;
	mul.lo.s32 	%r412, %r84, %r222;
	cvt.s64.s32 	%rd38, %r412;
	cvt.s64.s32 	%rd39, %r85;
	add.s64 	%rd40, %rd38, %rd39;
	shl.b64 	%rd41, %rd40, 1;
	add.s64 	%rd37, %rd2, %rd41;
	add.s32 	%r406, %r411, 128;
	// begin inline asm
	cp.async.ca.shared.global [%r406], [%rd37], 16;
	// end inline asm

$L__BB0_21:
	add.s32 	%r86, %r779, 128;
	setp.lt.s32 	%p28, %r779, 384;
	mov.u32 	%r779, %r86;
	@%p28 bra 	$L__BB0_13;

$L__BB0_22:
	mov.u32 	%r781, %tid.x;
	setp.gt.s32 	%p29, %r781, 511;
	@%p29 bra 	$L__BB0_42;

	max.s32 	%r414, %r781, 480;
	add.s32 	%r415, %r414, 31;
	sub.s32 	%r416, %r415, %r781;
	shr.u32 	%r417, %r416, 5;
	add.s32 	%r418, %r417, 1;
	and.b32  	%r419, %r418, 3;
	setp.eq.s32 	%p30, %r419, 0;
	mov.u32 	%r420, smem;
	mad.lo.s32 	%r421, %r59, 8704, %r420;
	add.s32 	%r88, %r421, 30848;
	@%p30 bra 	$L__BB0_32;

	add.s32 	%r422, %r16, %r2;
	setp.ge.s32 	%p31, %r422, %r221;
	add.s32 	%r89, %r17, %r60;
	setp.ge.s32 	%p32, %r89, %r222;
	or.pred  	%p33, %p32, %p31;
	@%p33 bra 	$L__BB0_26;

	mul.lo.s32 	%r424, %r89, %r221;
	cvt.s64.s32 	%rd43, %r424;
	cvt.s64.s32 	%rd44, %r422;
	add.s64 	%rd45, %rd43, %rd44;
	shl.b64 	%rd46, %rd45, 1;
	add.s64 	%rd42, %rd3, %rd46;
	mad.lo.s32 	%r426, %r17, 136, %r16;
	shl.b32 	%r427, %r426, 1;
	add.s32 	%r423, %r88, %r427;
	// begin inline asm
	cp.async.ca.shared.global [%r423], [%rd42], 16;
	// end inline asm

$L__BB0_26:
	mov.u32 	%r428, %tid.x;
	max.s32 	%r429, %r428, 480;
	add.s32 	%r430, %r429, 31;
	sub.s32 	%r431, %r430, %r428;
	shr.u32 	%r432, %r431, 5;
	add.s32 	%r433, %r432, 1;
	and.b32  	%r434, %r433, 3;
	setp.eq.s32 	%p34, %r434, 1;
	add.s32 	%r781, %r428, 32;
	@%p34 bra 	$L__BB0_32;

	add.s32 	%r435, %r21, %r2;
	setp.ge.s32 	%p35, %r435, %r221;
	add.s32 	%r91, %r20, %r60;
	setp.ge.s32 	%p36, %r91, %r222;
	or.pred  	%p37, %p36, %p35;
	@%p37 bra 	$L__BB0_29;

	mul.lo.s32 	%r437, %r91, %r221;
	cvt.s64.s32 	%rd48, %r437;
	cvt.s64.s32 	%rd49, %r435;
	add.s64 	%rd50, %rd48, %rd49;
	shl.b64 	%rd51, %rd50, 1;
	add.s64 	%rd47, %rd3, %rd51;
	mad.lo.s32 	%r439, %r20, 136, %r21;
	shl.b32 	%r440, %r439, 1;
	add.s32 	%r436, %r88, %r440;
	// begin inline asm
	cp.async.ca.shared.global [%r436], [%rd47], 16;
	// end inline asm

$L__BB0_29:
	mov.u32 	%r744, %tid.x;
	mov.u32 	%r743, %tid.x;
	max.s32 	%r742, %r743, 480;
	add.s32 	%r741, %r742, 31;
	sub.s32 	%r740, %r741, %r743;
	shr.u32 	%r739, %r740, 5;
	add.s32 	%r738, %r739, 1;
	and.b32  	%r737, %r738, 3;
	setp.eq.s32 	%p38, %r737, 2;
	add.s32 	%r781, %r743, 64;
	@%p38 bra 	$L__BB0_32;

	mov.u32 	%r745, %tid.x;
	add.s32 	%r448, %r23, %r2;
	setp.ge.s32 	%p39, %r448, %r221;
	add.s32 	%r93, %r22, %r60;
	setp.ge.s32 	%p40, %r93, %r222;
	add.s32 	%r781, %r745, 96;
	or.pred  	%p41, %p40, %p39;
	@%p41 bra 	$L__BB0_32;

	mul.lo.s32 	%r451, %r93, %r221;
	cvt.s64.s32 	%rd53, %r451;
	cvt.s64.s32 	%rd54, %r448;
	add.s64 	%rd55, %rd53, %rd54;
	shl.b64 	%rd56, %rd55, 1;
	add.s64 	%rd52, %rd3, %rd56;
	mad.lo.s32 	%r453, %r22, 136, %r23;
	shl.b32 	%r454, %r453, 1;
	add.s32 	%r450, %r88, %r454;
	// begin inline asm
	cp.async.ca.shared.global [%r450], [%rd52], 16;
	// end inline asm

$L__BB0_32:
	setp.lt.u32 	%p42, %r416, 96;
	@%p42 bra 	$L__BB0_42;

$L__BB0_33:
	.pragma "nounroll";
	shl.b32 	%r460, %r781, 3;
	shr.s32 	%r461, %r460, 31;
	shr.u32 	%r462, %r461, 25;
	add.s32 	%r463, %r460, %r462;
	and.b32  	%r464, %r463, -128;
	sub.s32 	%r98, %r460, %r464;
	shr.s32 	%r465, %r781, 31;
	shr.u32 	%r466, %r465, 28;
	add.s32 	%r467, %r781, %r466;
	shr.s32 	%r99, %r467, 4;
	add.s32 	%r100, %r99, %r60;
	setp.ge.s32 	%p43, %r100, %r222;
	add.s32 	%r101, %r98, %r2;
	setp.ge.s32 	%p44, %r101, %r221;
	or.pred  	%p45, %p43, %p44;
	@%p45 bra 	$L__BB0_35;

	mad.lo.s32 	%r469, %r99, 136, %r98;
	mul.lo.s32 	%r470, %r100, %r221;
	cvt.s64.s32 	%rd58, %r470;
	cvt.s64.s32 	%rd59, %r101;
	add.s64 	%rd60, %rd58, %rd59;
	shl.b64 	%rd61, %rd60, 1;
	add.s64 	%rd57, %rd3, %rd61;
	shl.b32 	%r471, %r469, 1;
	add.s32 	%r468, %r88, %r471;
	// begin inline asm
	cp.async.ca.shared.global [%r468], [%rd57], 16;
	// end inline asm

$L__BB0_35:
	add.s32 	%r472, %r781, 32;
	shr.s32 	%r473, %r472, 31;
	shr.u32 	%r474, %r473, 28;
	add.s32 	%r475, %r472, %r474;
	shr.s32 	%r102, %r475, 4;
	shl.b32 	%r476, %r472, 3;
	shr.s32 	%r477, %r476, 31;
	shr.u32 	%r478, %r477, 25;
	add.s32 	%r479, %r476, %r478;
	and.b32  	%r480, %r479, -128;
	sub.s32 	%r103, %r476, %r480;
	add.s32 	%r104, %r102, %r60;
	setp.ge.s32 	%p46, %r104, %r222;
	add.s32 	%r105, %r103, %r2;
	setp.ge.s32 	%p47, %r105, %r221;
	or.pred  	%p48, %p46, %p47;
	@%p48 bra 	$L__BB0_37;

	mad.lo.s32 	%r482, %r102, 136, %r103;
	mul.lo.s32 	%r483, %r104, %r221;
	cvt.s64.s32 	%rd63, %r483;
	cvt.s64.s32 	%rd64, %r105;
	add.s64 	%rd65, %rd63, %rd64;
	shl.b64 	%rd66, %rd65, 1;
	add.s64 	%rd62, %rd3, %rd66;
	shl.b32 	%r484, %r482, 1;
	add.s32 	%r481, %r88, %r484;
	// begin inline asm
	cp.async.ca.shared.global [%r481], [%rd62], 16;
	// end inline asm

$L__BB0_37:
	add.s32 	%r485, %r781, 64;
	shr.s32 	%r486, %r485, 31;
	shr.u32 	%r487, %r486, 28;
	add.s32 	%r488, %r485, %r487;
	shr.s32 	%r106, %r488, 4;
	shl.b32 	%r489, %r485, 3;
	shr.s32 	%r490, %r489, 31;
	shr.u32 	%r491, %r490, 25;
	add.s32 	%r492, %r489, %r491;
	and.b32  	%r493, %r492, -128;
	sub.s32 	%r107, %r489, %r493;
	add.s32 	%r108, %r106, %r60;
	setp.ge.s32 	%p49, %r108, %r222;
	add.s32 	%r109, %r107, %r2;
	setp.ge.s32 	%p50, %r109, %r221;
	or.pred  	%p51, %p49, %p50;
	@%p51 bra 	$L__BB0_39;

	mad.lo.s32 	%r495, %r106, 136, %r107;
	mul.lo.s32 	%r496, %r108, %r221;
	cvt.s64.s32 	%rd68, %r496;
	cvt.s64.s32 	%rd69, %r109;
	add.s64 	%rd70, %rd68, %rd69;
	shl.b64 	%rd71, %rd70, 1;
	add.s64 	%rd67, %rd3, %rd71;
	shl.b32 	%r497, %r495, 1;
	add.s32 	%r494, %r88, %r497;
	// begin inline asm
	cp.async.ca.shared.global [%r494], [%rd67], 16;
	// end inline asm

$L__BB0_39:
	add.s32 	%r498, %r781, 96;
	shr.s32 	%r499, %r498, 31;
	shr.u32 	%r500, %r499, 28;
	add.s32 	%r501, %r498, %r500;
	shr.s32 	%r110, %r501, 4;
	shl.b32 	%r502, %r498, 3;
	shr.s32 	%r503, %r502, 31;
	shr.u32 	%r504, %r503, 25;
	add.s32 	%r505, %r502, %r504;
	and.b32  	%r506, %r505, -128;
	sub.s32 	%r111, %r502, %r506;
	add.s32 	%r112, %r110, %r60;
	setp.ge.s32 	%p52, %r112, %r222;
	add.s32 	%r113, %r111, %r2;
	setp.ge.s32 	%p53, %r113, %r221;
	or.pred  	%p54, %p52, %p53;
	@%p54 bra 	$L__BB0_41;

	mad.lo.s32 	%r508, %r110, 136, %r111;
	mul.lo.s32 	%r509, %r112, %r221;
	cvt.s64.s32 	%rd73, %r509;
	cvt.s64.s32 	%rd74, %r113;
	add.s64 	%rd75, %rd73, %rd74;
	shl.b64 	%rd76, %rd75, 1;
	add.s64 	%rd72, %rd3, %rd76;
	shl.b32 	%r510, %r508, 1;
	add.s32 	%r507, %r88, %r510;
	// begin inline asm
	cp.async.ca.shared.global [%r507], [%rd72], 16;
	// end inline asm

$L__BB0_41:
	add.s32 	%r114, %r781, 128;
	setp.lt.s32 	%p55, %r781, 384;
	mov.u32 	%r781, %r114;
	@%p55 bra 	$L__BB0_33;

$L__BB0_42:
	// begin inline asm
	cp.async.commit_group;
	// end inline asm
	// begin inline asm
	cp.async.wait_group 0;
	// end inline asm

$L__BB0_43:
	setp.lt.s32 	%p56, %r1, 32;
	bar.sync 	0;
	@%p56 bra 	$L__BB0_45;

	mul.wide.u32 	%rd77, %r778, -1431655765;
	shr.u64 	%rd78, %rd77, 33;
	cvt.u32.u64 	%r512, %rd78;
	mul.lo.s32 	%r513, %r512, 3;
	sub.s32 	%r514, %r778, %r513;
	mov.u32 	%r515, smem;
	mad.lo.s32 	%r516, %r514, 10240, %r515;
	add.s32 	%r517, %r516, 128;
	mad.lo.s32 	%r518, %r514, 8704, %r515;
	add.s32 	%r519, %r518, 30848;
	mad.lo.s32 	%r520, %r11, 1280, %r517;
	mov.u32 	%r521, 40;
	wmma.load.a.sync.aligned.row.m16n16k16.shared.f16 	{%r522, %r523, %r524, %r525, %r526, %r527, %r528, %r529}, [%r520], %r521;
	mov.u32 	%r530, 136;
	wmma.load.b.sync.aligned.row.m16n16k16.shared.f16 	{%r531, %r532, %r533, %r534, %r535, %r536, %r537, %r538}, [%r519], %r530;
	wmma.mma.sync.aligned.row.row.m16n16k16.f16.f16 {%r539, %r540, %r541, %r542}, {%r522, %r523, %r524, %r525, %r526, %r527, %r528, %r529}, {%r531, %r532, %r533, %r534, %r535, %r536, %r537, %r538}, {%r814, %r813, %r812, %r811};
	add.s32 	%r543, %r518, 30880;
	wmma.load.b.sync.aligned.row.m16n16k16.shared.f16 	{%r544, %r545, %r546, %r547, %r548, %r549, %r550, %r551}, [%r543], %r530;
	wmma.mma.sync.aligned.row.row.m16n16k16.f16.f16 {%r552, %r553, %r554, %r555}, {%r522, %r523, %r524, %r525, %r526, %r527, %r528, %r529}, {%r544, %r545, %r546, %r547, %r548, %r549, %r550, %r551}, {%r810, %r809, %r808, %r807};
	add.s32 	%r556, %r518, 30912;
	wmma.load.b.sync.aligned.row.m16n16k16.shared.f16 	{%r557, %r558, %r559, %r560, %r561, %r562, %r563, %r564}, [%r556], %r530;
	wmma.mma.sync.aligned.row.row.m16n16k16.f16.f16 {%r565, %r566, %r567, %r568}, {%r522, %r523, %r524, %r525, %r526, %r527, %r528, %r529}, {%r557, %r558, %r559, %r560, %r561, %r562, %r563, %r564}, {%r806, %r805, %r804, %r803};
	add.s32 	%r569, %r518, 30944;
	wmma.load.b.sync.aligned.row.m16n16k16.shared.f16 	{%r570, %r571, %r572, %r573, %r574, %r575, %r576, %r577}, [%r569], %r530;
	wmma.mma.sync.aligned.row.row.m16n16k16.f16.f16 {%r578, %r579, %r580, %r581}, {%r522, %r523, %r524, %r525, %r526, %r527, %r528, %r529}, {%r570, %r571, %r572, %r573, %r574, %r575, %r576, %r577}, {%r802, %r801, %r800, %r799};
	add.s32 	%r582, %r518, 30976;
	wmma.load.b.sync.aligned.row.m16n16k16.shared.f16 	{%r583, %r584, %r585, %r586, %r587, %r588, %r589, %r590}, [%r582], %r530;
	wmma.mma.sync.aligned.row.row.m16n16k16.f16.f16 {%r591, %r592, %r593, %r594}, {%r522, %r523, %r524, %r525, %r526, %r527, %r528, %r529}, {%r583, %r584, %r585, %r586, %r587, %r588, %r589, %r590}, {%r798, %r797, %r796, %r795};
	add.s32 	%r595, %r518, 31008;
	wmma.load.b.sync.aligned.row.m16n16k16.shared.f16 	{%r596, %r597, %r598, %r599, %r600, %r601, %r602, %r603}, [%r595], %r530;
	wmma.mma.sync.aligned.row.row.m16n16k16.f16.f16 {%r604, %r605, %r606, %r607}, {%r522, %r523, %r524, %r525, %r526, %r527, %r528, %r529}, {%r596, %r597, %r598, %r599, %r600, %r601, %r602, %r603}, {%r794, %r793, %r792, %r791};
	add.s32 	%r608, %r518, 31040;
	wmma.load.b.sync.aligned.row.m16n16k16.shared.f16 	{%r609, %r610, %r611, %r612, %r613, %r614, %r615, %r616}, [%r608], %r530;
	wmma.mma.sync.aligned.row.row.m16n16k16.f16.f16 {%r617, %r618, %r619, %r620}, {%r522, %r523, %r524, %r525, %r526, %r527, %r528, %r529}, {%r609, %r610, %r611, %r612, %r613, %r614, %r615, %r616}, {%r790, %r789, %r788, %r787};
	add.s32 	%r621, %r518, 31072;
	wmma.load.b.sync.aligned.row.m16n16k16.shared.f16 	{%r622, %r623, %r624, %r625, %r626, %r627, %r628, %r629}, [%r621], %r530;
	wmma.mma.sync.aligned.row.row.m16n16k16.f16.f16 {%r630, %r631, %r632, %r633}, {%r522, %r523, %r524, %r525, %r526, %r527, %r528, %r529}, {%r622, %r623, %r624, %r625, %r626, %r627, %r628, %r629}, {%r786, %r785, %r784, %r783};
	add.s32 	%r634, %r520, 32;
	wmma.load.a.sync.aligned.row.m16n16k16.shared.f16 	{%r635, %r636, %r637, %r638, %r639, %r640, %r641, %r642}, [%r634], %r521;
	add.s32 	%r643, %r518, 35200;
	wmma.load.b.sync.aligned.row.m16n16k16.shared.f16 	{%r644, %r645, %r646, %r647, %r648, %r649, %r650, %r651}, [%r643], %r530;
	wmma.mma.sync.aligned.row.row.m16n16k16.f16.f16 {%r814, %r813, %r812, %r811}, {%r635, %r636, %r637, %r638, %r639, %r640, %r641, %r642}, {%r644, %r645, %r646, %r647, %r648, %r649, %r650, %r651}, {%r539, %r540, %r541, %r542};
	add.s32 	%r652, %r518, 35232;
	wmma.load.b.sync.aligned.row.m16n16k16.shared.f16 	{%r653, %r654, %r655, %r656, %r657, %r658, %r659, %r660}, [%r652], %r530;
	wmma.mma.sync.aligned.row.row.m16n16k16.f16.f16 {%r810, %r809, %r808, %r807}, {%r635, %r636, %r637, %r638, %r639, %r640, %r641, %r642}, {%r653, %r654, %r655, %r656, %r657, %r658, %r659, %r660}, {%r552, %r553, %r554, %r555};
	add.s32 	%r661, %r518, 35264;
	wmma.load.b.sync.aligned.row.m16n16k16.shared.f16 	{%r662, %r663, %r664, %r665, %r666, %r667, %r668, %r669}, [%r661], %r530;
	wmma.mma.sync.aligned.row.row.m16n16k16.f16.f16 {%r806, %r805, %r804, %r803}, {%r635, %r636, %r637, %r638, %r639, %r640, %r641, %r642}, {%r662, %r663, %r664, %r665, %r666, %r667, %r668, %r669}, {%r565, %r566, %r567, %r568};
	add.s32 	%r670, %r518, 35296;
	wmma.load.b.sync.aligned.row.m16n16k16.shared.f16 	{%r671, %r672, %r673, %r674, %r675, %r676, %r677, %r678}, [%r670], %r530;
	wmma.mma.sync.aligned.row.row.m16n16k16.f16.f16 {%r802, %r801, %r800, %r799}, {%r635, %r636, %r637, %r638, %r639, %r640, %r641, %r642}, {%r671, %r672, %r673, %r674, %r675, %r676, %r677, %r678}, {%r578, %r579, %r580, %r581};
	add.s32 	%r679, %r518, 35328;
	wmma.load.b.sync.aligned.row.m16n16k16.shared.f16 	{%r680, %r681, %r682, %r683, %r684, %r685, %r686, %r687}, [%r679], %r530;
	wmma.mma.sync.aligned.row.row.m16n16k16.f16.f16 {%r798, %r797, %r796, %r795}, {%r635, %r636, %r637, %r638, %r639, %r640, %r641, %r642}, {%r680, %r681, %r682, %r683, %r684, %r685, %r686, %r687}, {%r591, %r592, %r593, %r594};
	add.s32 	%r688, %r518, 35360;
	wmma.load.b.sync.aligned.row.m16n16k16.shared.f16 	{%r689, %r690, %r691, %r692, %r693, %r694, %r695, %r696}, [%r688], %r530;
	wmma.mma.sync.aligned.row.row.m16n16k16.f16.f16 {%r794, %r793, %r792, %r791}, {%r635, %r636, %r637, %r638, %r639, %r640, %r641, %r642}, {%r689, %r690, %r691, %r692, %r693, %r694, %r695, %r696}, {%r604, %r605, %r606, %r607};
	add.s32 	%r697, %r518, 35392;
	wmma.load.b.sync.aligned.row.m16n16k16.shared.f16 	{%r698, %r699, %r700, %r701, %r702, %r703, %r704, %r705}, [%r697], %r530;
	wmma.mma.sync.aligned.row.row.m16n16k16.f16.f16 {%r790, %r789, %r788, %r787}, {%r635, %r636, %r637, %r638, %r639, %r640, %r641, %r642}, {%r698, %r699, %r700, %r701, %r702, %r703, %r704, %r705}, {%r617, %r618, %r619, %r620};
	add.s32 	%r706, %r518, 35424;
	wmma.load.b.sync.aligned.row.m16n16k16.shared.f16 	{%r707, %r708, %r709, %r710, %r711, %r712, %r713, %r714}, [%r706], %r530;
	wmma.mma.sync.aligned.row.row.m16n16k16.f16.f16 {%r786, %r785, %r784, %r783}, {%r635, %r636, %r637, %r638, %r639, %r640, %r641, %r642}, {%r707, %r708, %r709, %r710, %r711, %r712, %r713, %r714}, {%r630, %r631, %r632, %r633};

$L__BB0_45:
	bar.sync 	0;
	add.s32 	%r778, %r778, 1;
	setp.lt.s32 	%p57, %r778, %r24;
	@%p57 bra 	$L__BB0_2;

$L__BB0_46:
	setp.lt.s32 	%p58, %r1, 32;
	@%p58 bra 	$L__BB0_63;

	shl.b32 	%r716, %r11, 4;
	mov.u32 	%r717, %ctaid.y;
	shl.b32 	%r718, %r717, 7;
	add.s32 	%r212, %r716, %r718;
	setp.ge.s32 	%p59, %r212, %r220;
	mul.lo.s32 	%r719, %r212, %r221;
	cvt.s64.s32 	%rd1, %r719;
	setp.ge.s32 	%p60, %r2, %r221;
	or.pred  	%p61, %p59, %p60;
	@%p61 bra 	$L__BB0_49;

	cvt.s64.s32 	%rd97, %r2;
	add.s64 	%rd98, %rd97, %rd1;
	cvta.to.global.u64 	%rd99, %rd4;
	shl.b64 	%rd100, %rd98, 1;
	add.s64 	%rd101, %rd99, %rd100;
	wmma.store.d.sync.aligned.row.m16n16k16.global.f16 	[%rd101], {%r814, %r813, %r812, %r811}, %r221;

$L__BB0_49:
	add.s32 	%r213, %r2, 16;
	setp.ge.s32 	%p63, %r213, %r221;
	or.pred  	%p64, %p59, %p63;
	@%p64 bra 	$L__BB0_51;

	cvt.s64.s32 	%rd102, %r213;
	add.s64 	%rd103, %rd102, %rd1;
	cvta.to.global.u64 	%rd104, %rd4;
	shl.b64 	%rd105, %rd103, 1;
	add.s64 	%rd106, %rd104, %rd105;
	wmma.store.d.sync.aligned.row.m16n16k16.global.f16 	[%rd106], {%r810, %r809, %r808, %r807}, %r221;

$L__BB0_51:
	add.s32 	%r214, %r2, 32;
	setp.ge.s32 	%p66, %r214, %r221;
	or.pred  	%p67, %p59, %p66;
	@%p67 bra 	$L__BB0_53;

	cvt.s64.s32 	%rd107, %r214;
	add.s64 	%rd108, %rd107, %rd1;
	cvta.to.global.u64 	%rd109, %rd4;
	shl.b64 	%rd110, %rd108, 1;
	add.s64 	%rd111, %rd109, %rd110;
	wmma.store.d.sync.aligned.row.m16n16k16.global.f16 	[%rd111], {%r806, %r805, %r804, %r803}, %r221;

$L__BB0_53:
	add.s32 	%r215, %r2, 48;
	setp.ge.s32 	%p69, %r215, %r221;
	or.pred  	%p70, %p59, %p69;
	@%p70 bra 	$L__BB0_55;

	cvt.s64.s32 	%rd112, %r215;
	add.s64 	%rd113, %rd112, %rd1;
	cvta.to.global.u64 	%rd114, %rd4;
	shl.b64 	%rd115, %rd113, 1;
	add.s64 	%rd116, %rd114, %rd115;
	wmma.store.d.sync.aligned.row.m16n16k16.global.f16 	[%rd116], {%r802, %r801, %r800, %r799}, %r221;

$L__BB0_55:
	add.s32 	%r216, %r2, 64;
	setp.ge.s32 	%p72, %r216, %r221;
	or.pred  	%p73, %p59, %p72;
	@%p73 bra 	$L__BB0_57;

	cvt.s64.s32 	%rd117, %r216;
	add.s64 	%rd118, %rd117, %rd1;
	cvta.to.global.u64 	%rd119, %rd4;
	shl.b64 	%rd120, %rd118, 1;
	add.s64 	%rd121, %rd119, %rd120;
	wmma.store.d.sync.aligned.row.m16n16k16.global.f16 	[%rd121], {%r798, %r797, %r796, %r795}, %r221;

$L__BB0_57:
	add.s32 	%r217, %r2, 80;
	setp.ge.s32 	%p75, %r217, %r221;
	or.pred  	%p76, %p59, %p75;
	@%p76 bra 	$L__BB0_59;

	cvt.s64.s32 	%rd122, %r217;
	add.s64 	%rd123, %rd122, %rd1;
	cvta.to.global.u64 	%rd124, %rd4;
	shl.b64 	%rd125, %rd123, 1;
	add.s64 	%rd126, %rd124, %rd125;
	wmma.store.d.sync.aligned.row.m16n16k16.global.f16 	[%rd126], {%r794, %r793, %r792, %r791}, %r221;

$L__BB0_59:
	add.s32 	%r218, %r2, 96;
	setp.ge.s32 	%p78, %r218, %r221;
	or.pred  	%p79, %p59, %p78;
	@%p79 bra 	$L__BB0_61;

	cvt.s64.s32 	%rd127, %r218;
	add.s64 	%rd128, %rd127, %rd1;
	cvta.to.global.u64 	%rd129, %rd4;
	shl.b64 	%rd130, %rd128, 1;
	add.s64 	%rd131, %rd129, %rd130;
	wmma.store.d.sync.aligned.row.m16n16k16.global.f16 	[%rd131], {%r790, %r789, %r788, %r787}, %r221;

$L__BB0_61:
	add.s32 	%r219, %r2, 112;
	setp.ge.s32 	%p81, %r219, %r221;
	or.pred  	%p82, %p59, %p81;
	@%p82 bra 	$L__BB0_63;

	cvt.s64.s32 	%rd132, %r219;
	add.s64 	%rd133, %rd132, %rd1;
	cvta.to.global.u64 	%rd134, %rd4;
	shl.b64 	%rd135, %rd133, 1;
	add.s64 	%rd136, %rd134, %rd135;
	wmma.store.d.sync.aligned.row.m16n16k16.global.f16 	[%rd136], {%r786, %r785, %r784, %r783}, %r221;

$L__BB0_63:
	ret;

}

