datasheet,question,ground_truth,baseline model_output,few shot model_output,ft model output,ft few_shot model output,baseline cosine_similarity,ft cosine_similarity,few_shot cosine_similarity,ft few_shot cosine_similarity,baseline model_output_cosine_sim,baseline model_output_exact_match,baseline model_output_numeric_match,baseline model_output_token_f1,baseline model_output_levenshtein_sim,baseline model_output_bertscore_f1,baseline model_output_weighted_score,baseline model_output_classification,few shot model_output_cosine_sim,few shot model_output_exact_match,few shot model_output_numeric_match,few shot model_output_token_f1,few shot model_output_levenshtein_sim,few shot model_output_bertscore_f1,few shot model_output_weighted_score,few shot model_output_classification,ft model output_cosine_sim,ft model output_exact_match,ft model output_numeric_match,ft model output_token_f1,ft model output_levenshtein_sim,ft model output_bertscore_f1,ft model output_weighted_score,ft model output_classification,ft few_shot model output_cosine_sim,ft few_shot model output_exact_match,ft few_shot model output_numeric_match,ft few_shot model output_token_f1,ft few_shot model output_levenshtein_sim,ft few_shot model output_bertscore_f1,ft few_shot model output_weighted_score,ft few_shot model output_classification
stm32g030,What is the description of IDR12 field from IDR register from GPIOD peripheral for STM32G030 microcontroller?,"Port input data (y =
              0..15)",GPIO Data Read Value of Pin 12.,Input data register (GPIOx_IDR) captures the data present on the I/O pin at every AHB clock cycle.,GPIO Data Read Value of Pin 12.,Input data register (GPIOx_IDR) captures the data present on the I/O pin at every AHB clock cycle.,0.31103265,0.31103265,0.16342059,0.16342059,0.31103265,False,False,0.15384615384615383,0.24390243902439024,0.7660213112831116,0.173419182055663,Fail,0.16342059,False,False,0.1739130434782609,0.2142857142857143,0.7437730431556702,0.16523388027219296,Fail,0.31103265,False,False,0.15384615384615383,0.24390243902439024,0.7660213112831116,0.173419182055663,Fail,0.16342059,False,False,0.1739130434782609,0.2142857142857143,0.7437730431556702,0.16523388027219296,Fail
stm32g030,What is the bit_offset of MODER14 field from MODER register from GPIOF peripheral for STM32G030 microcontroller?,28,14,14,14,14,0.73490614,0.73490614,0.73490614,0.73490614,0.73490614,False,False,0.0,0.0,0.9995378851890564,0.18667598962783813,Fail,0.73490614,False,False,0.0,0.0,0.9995378851890564,0.18667598962783813,Fail,0.73490614,False,False,0.0,0.0,0.9995378851890564,0.18667598962783813,Fail,0.73490614,False,False,0.0,0.0,0.9995378851890564,0.18667598962783813,Fail
stm32g030,What is the description of BS7 field from BSRR register from GPIOD peripheral for STM32G030 microcontroller?,"Port x set bit y (y=
              0..15)",BS7 Set bit of ODR7 register,BS7 Set bit of ODRSTR0 register (GPIOD_ODR0),BS7 Set bit of ODR7 register,BS7 Set bit of ODRSTR0 register (GPIOD_ODR0),0.2769397,0.2769397,0.29034737,0.29034737,0.2769397,False,False,0.30769230769230765,0.24390243902439024,0.7442209720611572,0.19921371380450803,Fail,0.29034737,False,False,0.2857142857142857,0.20454545454545459,0.7467024326324463,0.19389286314125184,Fail,0.2769397,False,False,0.30769230769230765,0.24390243902439024,0.7442209720611572,0.19921371380450803,Fail,0.29034737,False,False,0.2857142857142857,0.20454545454545459,0.7467024326324463,0.19389286314125184,Fail
stm32g030,What is the bit_width of OC1PE field from CCMR1_Output register from TIM14 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the description of CC2NP field from CCER register from TIM1 peripheral for STM32G030 microcontroller?,"Capture/Compare 2 output
              Polarity",CC2NP Output State When CC2 Not Active,Compare Channel 2 Non-Secure Port Enable,CC2NP Output State When CC2 Not Active,Compare Channel 2 Non-Secure Port Enable,0.29156646,0.29156646,0.37388623,0.37388623,0.29156646,False,False,0.18181818181818182,0.21276595744680848,0.7677730321884155,0.17674621213047367,Fail,0.37388623,False,True,0.2,0.21276595744680848,0.7766287326812744,0.435826919154918,Fail,0.29156646,False,False,0.18181818181818182,0.21276595744680848,0.7677730321884155,0.17674621213047367,Fail,0.37388623,False,True,0.2,0.21276595744680848,0.7766287326812744,0.435826919154918,Fail
stm32g030,What is the size of EMR1 register from EXTI peripheral for STM32G030 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32g030,What is the size of TAMP_BKP4R register from TAMP peripheral for STM32G030 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32g030,What is the description of SE field from C6CR register from DMAMUX peripheral for STM32G030 microcontroller?,"Synchronous operating mode
              enable/disable",Synchronization enable,Synchronization enable,Synchronization enable,Synchronization enable,0.64907444,0.64907444,0.64907444,0.64907444,0.64907444,False,True,0.0,0.34545454545454546,0.8039993643760681,0.420326353690841,Fail,0.64907444,False,True,0.0,0.34545454545454546,0.8039993643760681,0.420326353690841,Fail,0.64907444,False,True,0.0,0.34545454545454546,0.8039993643760681,0.420326353690841,Fail,0.64907444,False,True,0.0,0.34545454545454546,0.8039993643760681,0.420326353690841,Fail
stm32g030,What is the description of CC1S field from CCMR1_Input register from TIM3 peripheral for STM32G030 microcontroller?,"Capture/Compare 1
              selection",CC1S[1:0]: Capture/Compare 1 selection,CC1S[1:0]: Capture/Compare 1 selection,CC1S[1:0]: Capture/Compare 1 selection,CC1S[1:0]: Capture/Compare 1 selection,0.81965643,0.81965643,0.81965643,0.81965643,0.81965643,True,True,0.8571428571428571,0.3902439024390244,0.7729412913322449,0.8978647818341073,Pass,0.81965643,True,True,0.8571428571428571,0.3902439024390244,0.7729412913322449,0.8978647818341073,Pass,0.81965643,True,True,0.8571428571428571,0.3902439024390244,0.7729412913322449,0.8978647818341073,Pass,0.81965643,True,True,0.8571428571428571,0.3902439024390244,0.7729412913322449,0.8978647818341073,Pass
stm32g030,List all the fields of BSRR register from GPIOC peripheral for STM32G030 microcontroller.,"BR15, BR14, BR13, BR12, BR11, BR10, BR9, BR8, BR7, BR6, BR5, BR4, BR3, BR2, BR1, BR0, BS15, BS14, BS13, BS12, BS11, BS10, BS9, BS8, BS7, BS6, BS5, BS4, BS3, BS2, BS1, BS0","BR0, BR1, BR2, BR3, BR4, BR5, BR6, BR7, BR8, BR9, BR10, BR11, BR12, BR13, BR14, BR15, BS0, BS1, BS2, BS3, BS4, BS5, BS6, BS7, BS8, BS9, BS10, BS11, BS12, BS13, BS14, BS15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_","BR0, BR1, BR2, BR3, BR4, BR5, BR6, BR7, BR8, BR9, BR10, BR11, BR12, BR13, BR14, BR15, BS0, BS1, BS2, BS3, BS4, BS5, BS6, BS7, BS8, BS9, BS10, BS11, BS12, BS13, BS14, BS15, BT0, BT1, BT2, BT3, BT4, BT5, BT6, BT7, BT8, BT9, BT10, BT11, BT12, BT13, BT14, BT15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_","BR0, BR1, BR2, BR3, BR4, BR5, BR6, BR7, BR8, BR9, BR10, BR11, BR12, BR13, BR14, BR15, BS0, BS1, BS2, BS3, BS4, BS5, BS6, BS7, BS8, BS9, BS10, BS11, BS12, BS13, BS14, BS15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_","BR0, BR1, BR2, BR3, BR4, BR5, BR6, BR7, BR8, BR9, BR10, BR11, BR12, BR13, BR14, BR15, BS0, BS1, BS2, BS3, BS4, BS5, BS6, BS7, BS8, BS9, BS10, BS11, BS12, BS13, BS14, BS15, BT0, BT1, BT2, BT3, BT4, BT5, BT6, BT7, BT8, BT9, BT10, BT11, BT12, BT13, BT14, BT15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_3, B_4, B_5, B_6, B_7, B_8, B_9, B_10, B_11, B_12, B_13, B_14, B_15, B_0, B_1, B_2, B_",0.8085471,0.8085471,0.82376885,0.82376885,0.8085471,False,True,0.29245283018867924,0.14330218068535827,0.8594237565994263,0.4849965925400747,Fail,0.82376885,False,True,0.29245283018867924,0.14330218068535827,0.8624954223632812,0.4862184311335577,Fail,0.8085471,False,True,0.29245283018867924,0.14330218068535827,0.8594237565994263,0.4849965925400747,Fail,0.82376885,False,True,0.29245283018867924,0.14330218068535827,0.8624954223632812,0.4862184311335577,Fail
stm32g030,What is the bit_width of RXFTCFG field from CR3 register from USART1 peripheral for STM32G030 microcontroller?,3,10,10,10,10,0.64728796,0.64728796,0.64728796,0.64728796,0.64728796,False,False,0.0,0.0,0.9994940757751465,0.18228850960731505,Fail,0.64728796,False,False,0.0,0.0,0.9994940757751465,0.18228850960731505,Fail,0.64728796,False,False,0.0,0.0,0.9994940757751465,0.18228850960731505,Fail,0.64728796,False,False,0.0,0.0,0.9994940757751465,0.18228850960731505,Fail
stm32g030,What is the bit_width of STOPF field from ISR register from I2C1 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_width of PD7 field from PDCRC register from PWR peripheral for STM32G030 microcontroller?,1,15,1,15,1,0.48225844,0.48225844,1.0,1.0,0.48225844,True,False,0.0,0.5,0.9993879795074463,0.49902111887931827,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.48225844,True,False,0.0,0.5,0.9993879795074463,0.49902111887931827,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_offset of FPIF5 field from FPR1 register from EXTI peripheral for STM32G030 microcontroller?,5,15,29,15,29,0.6658839,0.6658839,0.41659403,0.41659403,0.6658839,True,False,0.0,0.5,0.9997805953025818,0.5082612842321396,Partial,0.41659403,False,False,0.0,0.0,0.9997367858886719,0.1707902193069458,Fail,0.6658839,True,False,0.0,0.5,0.9997805953025818,0.5082612842321396,Partial,0.41659403,False,False,0.0,0.0,0.9997367858886719,0.1707902193069458,Fail
stm32g030,List all the fields of CR register from WWDG peripheral for STM32G030 microcontroller.,"WDGA, T","WDGTB, EWI, TPKS, WDBG, TPS, TCBS, TCEN, WDGA, WDBF, WDPRS, WDWB, WDWBP, WDWT, WDWTPRS, WDWBTPRS, WDWBT, WDWBTEN, WDWBTCLK, WDWBTDIV, WDWBTDIVPRESC, WDWBTDIVPRESCVAL, WDWBTDIVVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDW","WDGTB, EWI, TPKS, WDBGSTRT, WDBGREQ, WDBGF, WDGT, TS, TCMP, TPRESCLKDIV, TPRESC, TPRESCB, TPRESCBITS, TPRESCBITS_SIZE, TPRESCBITS_OFFSET, TPRESCBITS_MASK, TPRESCBITS_WIDTH, TPRESCBITS_FIELD, TPRESCBITS_BITWIDTH, TPRESCBITS_BITOFFSET, TPRESCBITS_BITWIDTH, TPRESCBITS_BITOFFSET, TPRESCBITS_BITWIDTH, TPRESCBITS_BITOFFSET, TPRESCBITS_BITWIDTH, TPRESCBITS_BITOFFSET, TPRESCBITS_BITWIDTH, TPRESCBITS_BITOFFSET, TPRESCBITS_BITWIDTH, TPRESCBITS_BITOFFSET, TPRESCBITS_BITWIDTH, TPRESCBITS_BITOFFSET, TPRESCBITS_BITWIDTH, TPRESCBITS_BITOFFSET, TPRESCBITS_BITWIDTH, TPRESCBITS_BITOFFSET, TPRESCBITS_BITWIDTH, TPRESCBITS_BITOFFSET, TPRESCBITS_BITWIDTH, TPRESCBITS_BITOFFset, TPRESCBITS_BITWidth, TPRESCBITS_BITOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_Bit","WDGTB, EWI, TPKS, WDBG, TPS, TCBS, TCEN, WDGA, WDBF, WDPRS, WDWB, WDWBP, WDWT, WDWTPRS, WDWBTPRS, WDWBT, WDWBTEN, WDWBTCLK, WDWBTDIV, WDWBTDIVPRESC, WDWBTDIVPRESCVAL, WDWBTDIVVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDWBTDIVPRESCVAL, WDW","WDGTB, EWI, TPKS, WDBGSTRT, WDBGREQ, WDBGF, WDGT, TS, TCMP, TPRESCLKDIV, TPRESC, TPRESCB, TPRESCBITS, TPRESCBITS_SIZE, TPRESCBITS_OFFSET, TPRESCBITS_MASK, TPRESCBITS_WIDTH, TPRESCBITS_FIELD, TPRESCBITS_BITWIDTH, TPRESCBITS_BITOFFSET, TPRESCBITS_BITWIDTH, TPRESCBITS_BITOFFSET, TPRESCBITS_BITWIDTH, TPRESCBITS_BITOFFSET, TPRESCBITS_BITWIDTH, TPRESCBITS_BITOFFSET, TPRESCBITS_BITWIDTH, TPRESCBITS_BITOFFSET, TPRESCBITS_BITWIDTH, TPRESCBITS_BITOFFSET, TPRESCBITS_BITWIDTH, TPRESCBITS_BITOFFSET, TPRESCBITS_BITWIDTH, TPRESCBITS_BITOFFSET, TPRESCBITS_BITWIDTH, TPRESCBITS_BITOFFSET, TPRESCBITS_BITWIDTH, TPRESCBITS_BITOFFSET, TPRESCBITS_BITWIDTH, TPRESCBITS_BITOFFset, TPRESCBITS_BITWidth, TPRESCBITS_BITOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_BitOffSet, TPRESCBITS_BitWidth, TPRESCBITS_Bit",0.32481256,0.32481256,0.2763222,0.2763222,0.32481256,False,True,0.024096385542168672,0.005704971475142595,0.6789572238922119,0.37318873732970137,Fail,0.2763222,False,True,0.0,0.00414691943127965,0.704395055770874,0.3696827136368548,Fail,0.32481256,False,True,0.024096385542168672,0.005704971475142595,0.6789572238922119,0.37318873732970137,Fail,0.2763222,False,True,0.0,0.00414691943127965,0.704395055770874,0.3696827136368548,Fail
stm32g030,What is the bit_offset of CCR6 field from CCR6 register from TIM1 peripheral for STM32G030 microcontroller?,0,0x30,0x30,0x30,0x30,0.6170632,0.6170632,0.6170632,0.6170632,0.6170632,True,False,0.0,0.25,0.8594447374343872,0.47226987183094027,Fail,0.6170632,True,False,0.0,0.25,0.8594446182250977,0.47226985394954685,Fail,0.6170632,True,False,0.0,0.25,0.8594447374343872,0.47226987183094027,Fail,0.6170632,True,False,0.0,0.25,0.8594446182250977,0.47226985394954685,Fail
stm32g030,What is the description of OA1_8_9 field from OAR1 register from I2C1 peripheral for STM32G030 microcontroller?,Interface address,OA1[9:0]: Output Compare 1 mode,OA1[8:9] should be written with the 10-bit slave address to be sent.,OA1[9:0]: Output Compare 1 mode,OA1[8:9] should be written with the 10-bit slave address to be sent.,0.1114214,0.1114214,0.2514475,0.2514475,0.1114214,False,True,0.0,0.09677419354838712,0.7950674891471863,0.3796699029904219,Fail,0.2514475,False,True,0.14285714285714285,0.19117647058823528,0.8294839262962341,0.42512521598519404,Fail,0.1114214,False,True,0.0,0.09677419354838712,0.7950674891471863,0.3796699029904219,Fail,0.2514475,False,True,0.14285714285714285,0.19117647058823528,0.8294839262962341,0.42512521598519404,Fail
stm32g030,What is the bit_width of NACK field from CR2 register from I2C1 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,List all the registers of RTC peripheral for STM32G030 microcontroller.,"RTC_TR, RTC_DR, RTC_SSR, RTC_ICSR, RTC_PRER, RTC_WUTR, RTC_CR, RTC_WPR, RTC_CALR, RTC_SHIFTR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_ALRMAR, RTC_ALRMASSR, RTC_ALRMBR, RTC_ALRMBSSR, RTC_SR, RTC_MISR, RTC_SCR","RTC_ALRMAR, RTC_ALRMASSR, RTC_ALRMBR, RTC_ALRMBSSR, RTC_CALR, RTC_CR, RTC_DR, RTC_ICSR, RTC_PRER, RTC_SCR, RTC_SHIFTR, RTC_SR, RTC_SSR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_WPR, RTC_WUTR, RTC_ALRMASSR, RTC_ALRMBSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_ALRMAR, RTC_ALRMBR, RTC_ALRMASSR, RTC_ALRMBSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_","RTC_ALRMAR, RTC_ALRMASSR, RTC_ALRMBR, RTC_ALRMBSSR, RTC_CALR, RTC_CR, RTC_DR, RTC_ICSR, RTC_PRER, RTC_SCR, RTC_SHIFTR, RTC_SR, RTC_SSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TAMR, RTC_TAMCOR, RTC_TAMCNT, RTC_TAMPCR, RTC_TAMPALRM, RTC_TAMPBRL, RTC_TAMPBKP, RTC_TAMPTARGET, RTC_TAMPTARGETCLR, RTC_TAMPTARGETSSR, RTC_TAMPTARGETBKP, RTC_TAMPTARGETALRM, RTC_TAMPTARGETALRMSSR, RTC_TAMPTARGETBRL, RTC_TAMPTARGETBSSR, RTC_TAMPTARGETTSTR, RTC_TAMPTARGETTSDR, RTC_TAMPTARGETTSSSR, RTC_TAMPTARGETTAMR, RTC_TAMPTARGETTAMCOR, RTC_TAMPTARGETTAMCNT, RTC_TAMPTARGETTAMPCR, RTC_TAMPTARGETTAMPALRM, RTC_TAMPTARGETTAMPBRL, RTC_TAMPTARGETTAMPBKP, RTC_TAMPTARGETTAMPTARGET, RTC_TAMPTARGETTAMPTARGETCLR, RTC_TAMPTARGETTAMPTARGETSSR, RTC_TAMPTARGETTAMPTARGETBRL, RTC_TAMPTARGETTAMPTARGETBSSR, RTC_TAMPTARGETTAMPTSTR, RTC_TAMPTARGETTAMPTSDR, RTC_TAMPTARGETTAMPTSSSR, RTC_TAMPTARGETTAMPTAMR, RTC_TAMPTARGETTAMPTAMCOR, RTC_TAMPTARGETTAMPTAMCNT, RTC_TAMPTARGETTAMPTAMPCR, RTC_TAMPTARGETTAMPTAMPALRM, RTC_TAMPTARGETTAMPTAMPBRL, RTC_TAMPTARGETTAMPTAMPBKP, RTC_TAMPTARGETTAMPTARGET, RTC_TAMPTARGETTAMPTARGETCLR, RTC_TAMPTARGETTAMPTARGETSSR, RTC_TAMPTARGETTAMPTARGETBRL, RTC_TAMPTARGETTAMPTARGETBSSR, RTC_TAMPTARGETTAMPTSTR, RTC_TAMPTARGETTAMPTSDR, RTC_TAMPTARGETTAMPTSSSR, RTC_TAMPTARGETTAMPTAMR, RTC_TAMPTARGETTAMPTAMCOR, RTC_TAMPTARGETTAMPTAMCN","RTC_ALRMAR, RTC_ALRMASSR, RTC_ALRMBR, RTC_ALRMBSSR, RTC_CALR, RTC_CR, RTC_DR, RTC_ICSR, RTC_PRER, RTC_SCR, RTC_SHIFTR, RTC_SR, RTC_SSR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_WPR, RTC_WUTR, RTC_ALRMASSR, RTC_ALRMBSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_ALRMAR, RTC_ALRMBR, RTC_ALRMASSR, RTC_ALRMBSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TSTR, RTC_TSDR, RTC_","RTC_ALRMAR, RTC_ALRMASSR, RTC_ALRMBR, RTC_ALRMBSSR, RTC_CALR, RTC_CR, RTC_DR, RTC_ICSR, RTC_PRER, RTC_SCR, RTC_SHIFTR, RTC_SR, RTC_SSR, RTC_TSTR, RTC_TSDR, RTC_TSSSR, RTC_TAMR, RTC_TAMCOR, RTC_TAMCNT, RTC_TAMPCR, RTC_TAMPALRM, RTC_TAMPBRL, RTC_TAMPBKP, RTC_TAMPTARGET, RTC_TAMPTARGETCLR, RTC_TAMPTARGETSSR, RTC_TAMPTARGETBKP, RTC_TAMPTARGETALRM, RTC_TAMPTARGETALRMSSR, RTC_TAMPTARGETBRL, RTC_TAMPTARGETBSSR, RTC_TAMPTARGETTSTR, RTC_TAMPTARGETTSDR, RTC_TAMPTARGETTSSSR, RTC_TAMPTARGETTAMR, RTC_TAMPTARGETTAMCOR, RTC_TAMPTARGETTAMCNT, RTC_TAMPTARGETTAMPCR, RTC_TAMPTARGETTAMPALRM, RTC_TAMPTARGETTAMPBRL, RTC_TAMPTARGETTAMPBKP, RTC_TAMPTARGETTAMPTARGET, RTC_TAMPTARGETTAMPTARGETCLR, RTC_TAMPTARGETTAMPTARGETSSR, RTC_TAMPTARGETTAMPTARGETBRL, RTC_TAMPTARGETTAMPTARGETBSSR, RTC_TAMPTARGETTAMPTSTR, RTC_TAMPTARGETTAMPTSDR, RTC_TAMPTARGETTAMPTSSSR, RTC_TAMPTARGETTAMPTAMR, RTC_TAMPTARGETTAMPTAMCOR, RTC_TAMPTARGETTAMPTAMCNT, RTC_TAMPTARGETTAMPTAMPCR, RTC_TAMPTARGETTAMPTAMPALRM, RTC_TAMPTARGETTAMPTAMPBRL, RTC_TAMPTARGETTAMPTAMPBKP, RTC_TAMPTARGETTAMPTARGET, RTC_TAMPTARGETTAMPTARGETCLR, RTC_TAMPTARGETTAMPTARGETSSR, RTC_TAMPTARGETTAMPTARGETBRL, RTC_TAMPTARGETTAMPTARGETBSSR, RTC_TAMPTARGETTAMPTSTR, RTC_TAMPTARGETTAMPTSDR, RTC_TAMPTARGETTAMPTSSSR, RTC_TAMPTARGETTAMPTAMR, RTC_TAMPTARGETTAMPTAMCOR, RTC_TAMPTARGETTAMPTAMCN",0.90929574,0.90929574,0.86232907,0.86232907,0.90929574,False,True,0.25373134328358204,0.15811606391925992,0.8988627791404724,0.48894627561091913,Fail,0.86232907,False,True,0.3448275862068966,0.14764079147640796,0.8812479972839355,0.5016512096977757,Partial,0.90929574,False,True,0.25373134328358204,0.15811606391925992,0.8988627791404724,0.48894627561091913,Fail,0.86232907,False,True,0.3448275862068966,0.14764079147640796,0.8812479972839355,0.5016512096977757,Partial
stm32g030,What is the description of DMA_CPAR3 register from DMA peripheral for STM32G030 microcontroller?,DMA channel x peripheral address register,0x00000000,0x00000000,0x00000000,0x00000000,0.22521675,0.22521675,0.22521675,0.22521675,0.22521675,False,True,0.0,0.024390243902439046,0.7839897274971008,0.38007880863620014,Fail,0.22521675,False,True,0.0,0.024390243902439046,0.7839897274971008,0.38007880863620014,Fail,0.22521675,False,True,0.0,0.024390243902439046,0.7839897274971008,0.38007880863620014,Fail,0.22521675,False,True,0.0,0.024390243902439046,0.7839897274971008,0.38007880863620014,Fail
stm32g030,What is the bit_offset of OSPEEDR1 field from OSPEEDR register from GPIOC peripheral for STM32G030 microcontroller?,2,15:0,16,15:0,16,0.3157145,0.3157145,0.5123863,0.5123863,0.3157145,False,False,0.0,0.0,0.8709263801574707,0.14642468243837356,Fail,0.5123863,False,False,0.0,0.0,0.9994017481803894,0.17552957832813265,Fail,0.3157145,False,False,0.0,0.0,0.8709263801574707,0.14642468243837356,Fail,0.5123863,False,False,0.0,0.0,0.9994017481803894,0.17552957832813265,Fail
stm32g030,What is the bit_offset of LCK10 field from LCKR register from GPIOC peripheral for STM32G030 microcontroller?,10,0x2000 0000,10,0x2000 0000,10,0.32976043,0.32976043,1.0,1.0,0.32976043,False,False,0.0,0.09090909090909094,0.7917882204055786,0.1398017092184587,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.32976043,False,False,0.0,0.09090909090909094,0.7917882204055786,0.1398017092184587,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the description of FT14 field from FTSR1 register from EXTI peripheral for STM32G030 microcontroller?,Falling trigger event configuration bit of configurable line,EXTI_FTSR1 FT[15:0 Reselvalue O 0 0 O 0 0 0x004 EXTI_FTSR1 FT[15:0 Reselvalue O 0 0 O 0 0 0x008 EXTI_SWIER1 Reselvalue O 0 0 O 0 0 OXOOC EXT|_RPR1 Reselvalue 0 0 0 0 0 0 0x010 _Ox014- EXTI_FPR1 Reselvalue 0 0 0 0 0 0 0x05C Reserved 0x060 EXTI_EXTICR1 EXT\3[7:0] EXTI1[7:0] XTIO[7:0] Resetvalue O 0 O 0 0 O 0 O 0 0 0x064 EXTI_EXTICR2 EXT\7[7:0] EXTI5[7:0] XTI4[7:0] Reseivalue O 0 O 0 0 O 0 O 0 0 0x068 EXTI_EXTICR3 EXTI11[7:O] EXTI10[7:0] EXTI9[7:O] XTI8[7:0],Rising trigger event configuration bit of configurable line 14 (14),EXTI_FTSR1 FT[15:0 Reselvalue O 0 0 O 0 0 0x004 EXTI_FTSR1 FT[15:0 Reselvalue O 0 0 O 0 0 0x008 EXTI_SWIER1 Reselvalue O 0 0 O 0 0 OXOOC EXT|_RPR1 Reselvalue 0 0 0 0 0 0 0x010 _Ox014- EXTI_FPR1 Reselvalue 0 0 0 0 0 0 0x05C Reserved 0x060 EXTI_EXTICR1 EXT\3[7:0] EXTI1[7:0] XTIO[7:0] Resetvalue O 0 O 0 0 O 0 O 0 0 0x064 EXTI_EXTICR2 EXT\7[7:0] EXTI5[7:0] XTI4[7:0] Reseivalue O 0 O 0 0 O 0 O 0 0 0x068 EXTI_EXTICR3 EXTI11[7:O] EXTI10[7:0] EXTI9[7:O] XTI8[7:0],Rising trigger event configuration bit of configurable line 14 (14),0.070151165,0.070151165,0.8243946,0.8243946,0.070151165,False,True,0.0,0.04575163398692805,0.7400878071784973,0.3668083110325087,Fail,0.8243946,False,True,0.7777777777777777,0.8208955223880597,0.9606546759605408,0.6319182622541442,Partial,0.070151165,False,True,0.0,0.04575163398692805,0.7400878071784973,0.3668083110325087,Fail,0.8243946,False,True,0.7777777777777777,0.8208955223880597,0.9606546759605408,0.6319182622541442,Partial
stm32g030,List all the fields of SR register from TIM16 peripheral for STM32G030 microcontroller.,"CC1OF, BIF, COMIF, CC1IF, UIF","TIF, CC1IF, CC2IF, CC3IF, CC4IF, UIF, CMSIF, CAP0IF, CAP1IF, CAP2IF, CAP3IF, CAP4IF, OVIF, MCEIF0, MCEIF1, TRGIF0, TRGIF1, CC1OF, CC2OF, CC3OF, CC4OF, DIRCHG, MASKF, O20F, O21F, O22F, O23F, O24F, POF, PUF, RTCF, TIF, CC1F, CC2F, CC3F, CC4F, UIF, CMSF, CAP0F, CAP1F, CAP2F, CAP3F, CAP4F, OVF, MCEF0, MCEF1, TRGF0, TRGF1, CC1OF, CC2OF, CC3OF, CC4OF, DIRCHG, MASKF, O20F, O21F, O22F, O23F, O24F, POF, PUF, RTCF, TIF, CC1F, CC2F, CC3F, CC4F, UIF, CMSF, CAP0F, CAP1F, CAP2F, CAP3F, CAP4F, OVF, MCEF0, MCEF1, TRGIF0, TRGIF1, CC1OF, CC2OF, CC3OF, CC4OF, DIRCHG, MASKF, O20F, O21F, O22F, O23F, O24F, POF, PUF, RTCF, TIF, CC1F, CC2F, CC3F, CC4F, UIF, CMSF, CAP0F, CAP1F, CAP2F, CAP3F, CAP4F, OVF, MCEF0, MCEF1, TRGIF0, TRGIF1, CC1OF, CC2OF, CC3OF, CC4OF, DIRCHG, MASKF, O20F, O21F, O22F, O23F, O24F, POF, PUF, RTCF, TIF, CC1F, CC2F, CC3F, CC4F, UIF, CMSF, CAP0F, CAP1F, CAP2F, CAP3F, CAP4F, OVF, MCEF0, MCEF1, TRGIF0, TRGIF1, CC1OF, CC2OF, CC3OF, CC4OF, DIRCHG, MASKF, O20F, O21F, O22F, O23F, O24F, POF, PUF, RTCF, TIF, CC1F, CC2F, CC3F, CC4F, UIF, CMSF, CAP0F, CAP1F, CAP2F, CAP3F, CAP4F, OVF, MCEF0, MCEF1, TRGIF0, TRGIF1, CC1OF, CC2OF, CC3OF, CC",S U F O F D E C C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C,"TIF, CC1IF, CC2IF, CC3IF, CC4IF, UIF, CMSIF, CAP0IF, CAP1IF, CAP2IF, CAP3IF, CAP4IF, OVIF, MCEIF0, MCEIF1, TRGIF0, TRGIF1, CC1OF, CC2OF, CC3OF, CC4OF, DIRCHG, MASKF, O20F, O21F, O22F, O23F, O24F, POF, PUF, RTCF, TIF, CC1F, CC2F, CC3F, CC4F, UIF, CMSF, CAP0F, CAP1F, CAP2F, CAP3F, CAP4F, OVF, MCEF0, MCEF1, TRGF0, TRGF1, CC1OF, CC2OF, CC3OF, CC4OF, DIRCHG, MASKF, O20F, O21F, O22F, O23F, O24F, POF, PUF, RTCF, TIF, CC1F, CC2F, CC3F, CC4F, UIF, CMSF, CAP0F, CAP1F, CAP2F, CAP3F, CAP4F, OVF, MCEF0, MCEF1, TRGIF0, TRGIF1, CC1OF, CC2OF, CC3OF, CC4OF, DIRCHG, MASKF, O20F, O21F, O22F, O23F, O24F, POF, PUF, RTCF, TIF, CC1F, CC2F, CC3F, CC4F, UIF, CMSF, CAP0F, CAP1F, CAP2F, CAP3F, CAP4F, OVF, MCEF0, MCEF1, TRGIF0, TRGIF1, CC1OF, CC2OF, CC3OF, CC4OF, DIRCHG, MASKF, O20F, O21F, O22F, O23F, O24F, POF, PUF, RTCF, TIF, CC1F, CC2F, CC3F, CC4F, UIF, CMSF, CAP0F, CAP1F, CAP2F, CAP3F, CAP4F, OVF, MCEF0, MCEF1, TRGIF0, TRGIF1, CC1OF, CC2OF, CC3OF, CC4OF, DIRCHG, MASKF, O20F, O21F, O22F, O23F, O24F, POF, PUF, RTCF, TIF, CC1F, CC2F, CC3F, CC4F, UIF, CMSF, CAP0F, CAP1F, CAP2F, CAP3F, CAP4F, OVF, MCEF0, MCEF1, TRGIF0, TRGIF1, CC1OF, CC2OF, CC3OF, CC",S U F O F D E C C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C Z E C,0.58383954,0.58383954,0.088331245,0.088331245,0.58383954,False,True,0.022099447513812157,0.024582967515364373,0.7697596549987793,0.4003049629140073,Fail,0.088331245,False,True,0.0,0.005863192182410382,0.682367742061615,0.3570648831626589,Fail,0.58383954,False,True,0.022099447513812157,0.024582967515364373,0.7697596549987793,0.4003049629140073,Fail,0.088331245,False,True,0.0,0.005863192182410382,0.682367742061615,0.3570648831626589,Fail
stm32g030,What is the description of IDR5 field from IDR register from GPIOA peripheral for STM32G030 microcontroller?,"Port input data (y =
              0..15)",GPIO5 Input Data Register (IDR5),Input data register (GPIOx_IDR) captures the data present on the I/O pin at every AHB clock cycle.,GPIO5 Input Data Register (IDR5),Input data register (GPIOx_IDR) captures the data present on the I/O pin at every AHB clock cycle.,0.31034726,0.31034726,0.16342059,0.16342059,0.31034726,False,False,0.3636363636363636,0.31707317073170727,0.7388871908187866,0.21493137283890842,Fail,0.16342059,False,False,0.1739130434782609,0.2142857142857143,0.7437730431556702,0.16523388027219296,Fail,0.31034726,False,False,0.3636363636363636,0.31707317073170727,0.7388871908187866,0.21493137283890842,Fail,0.16342059,False,False,0.1739130434782609,0.2142857142857143,0.7437730431556702,0.16523388027219296,Fail
stm32g030,What is the bit_width of DMA2_CH3 field from ITLINE11 register from SYSCFG peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_width of BS11 field from BSRR register from GPIOC peripheral for STM32G030 microcontroller?,1,1,4,1,4,1.0,1.0,0.768664,0.768664,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the bit_offset of AFSEL14 field from AFRH register from GPIOF peripheral for STM32G030 microcontroller?,24,14,14,14,14,0.75106406,0.75106406,0.75106406,0.75106406,0.75106406,False,False,0.0,0.5,0.9993035793304443,0.21244874000549316,Fail,0.75106406,False,False,0.0,0.5,0.9993035793304443,0.21244874000549316,Fail,0.75106406,False,False,0.0,0.5,0.9993035793304443,0.21244874000549316,Fail,0.75106406,False,False,0.0,0.5,0.9993035793304443,0.21244874000549316,Fail
stm32g030,What is the bit_offset of SMPSEL10 field from ADC_SMPR register from ADC peripheral for STM32G030 microcontroller?,18,10,10,10,10,0.46608192,0.46608192,0.46608192,0.46608192,0.46608192,False,False,0.0,0.5,0.999849796295166,0.19828156530857086,Fail,0.46608192,False,False,0.0,0.5,0.999849796295166,0.19828156530857086,Fail,0.46608192,False,False,0.0,0.5,0.999849796295166,0.19828156530857086,Fail,0.46608192,False,False,0.0,0.5,0.999849796295166,0.19828156530857086,Fail
stm32g030,What is the bit_width of OT1 field from OTYPER register from GPIOA peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_offset of LCKK field from LCKR register from GPIOD peripheral for STM32G030 microcontroller?,16,16,0,16,0,1.0,1.0,0.3899445,0.3899445,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,0.3899445,False,False,0.0,0.0,0.9781714677810669,0.16622294485569,Fail,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,0.3899445,False,False,0.0,0.0,0.9781714677810669,0.16622294485569,Fail
stm32g030,What is the bit_offset of OT15 field from OTYPER register from GPIOC peripheral for STM32G030 microcontroller?,15,15,15,15,15,0.9999998,0.9999998,0.9999998,0.9999998,0.9999998,True,True,1.0,1.0,0.9999996423721313,0.999999937415123,Pass,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass,0.9999998,True,True,1.0,1.0,0.9999996423721313,0.999999937415123,Pass,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass
stm32g030,What is the address_offset of SR2 register from PWR peripheral for STM32G030 microcontroller?,0x14,0x40,0x14,0x40,0x14,0.79722786,0.79722786,0.9999999,0.9999999,0.79722786,False,False,0.0,0.5,0.9478814601898193,0.2070436120033264,Fail,0.9999999,True,True,1.0,1.0,0.9999998807907104,0.9999999761581421,Pass,0.79722786,False,False,0.0,0.5,0.9478814601898193,0.2070436120033264,Fail,0.9999999,True,True,1.0,1.0,0.9999998807907104,0.9999999761581421,Pass
stm32g030,What is the bit_width of ABRMOD field from CR2 register from USART1 peripheral for STM32G030 microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass
stm32g030,What is the size of RTC_WPR register from RTC peripheral for STM32G030 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32g030,What is the bit_width of GPIODRST field from IOPRSTR register from RCC peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the description of CC5P field from CCER register from TIM1 peripheral for STM32G030 microcontroller?,"Capture/Compare 5 output
              polarity",CC5P: Capture/Compare 5 polarity,CC5P: Capture 5 Polarity,CC5P: Capture/Compare 5 polarity,CC5P: Capture 5 Polarity,0.8057371,0.8057371,0.69445074,0.69445074,0.8057371,False,True,0.75,0.42553191489361697,0.7937378287315369,0.580624123963904,Partial,0.69445074,False,True,0.5,0.2978723404255319,0.7674367427825928,0.5147316652409574,Partial,0.8057371,False,True,0.75,0.42553191489361697,0.7937378287315369,0.580624123963904,Partial,0.69445074,False,True,0.5,0.2978723404255319,0.7674367427825928,0.5147316652409574,Partial
stm32g030,What is the description of MISERR field from SR register from FLASH peripheral for STM32G030 microcontroller?,"Fast programming data miss
              error",MISERR: MISERR Interrupt flag,1 Mismatch error,MISERR: MISERR Interrupt flag,1 Mismatch error,0.17311513,0.17311513,0.4062814,0.4062814,0.17311513,False,True,0.0,0.06521739130434778,0.7592673301696777,0.37580672580262886,Fail,0.4062814,False,True,0.25,0.21739130434782605,0.7756486535072327,0.447530933825866,Fail,0.17311513,False,True,0.0,0.06521739130434778,0.7592673301696777,0.37580672580262886,Fail,0.4062814,False,True,0.25,0.21739130434782605,0.7756486535072327,0.447530933825866,Fail
stm32g030,What is the bit_width of PCE field from CR1 register from USART1 peripheral for STM32G030 microcontroller?,1,1,4,1,4,1.0,1.0,0.768664,0.768664,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the bit_width of TXINV field from CR2 register from USART2 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_offset of CITAMP6F field from TAMP_SCR register from TAMP peripheral for STM32G030 microcontroller?,21,23,21,23,21,0.8515607,0.8515607,1.0000001,1.0000001,0.8515607,False,False,0.0,0.5,0.9995943903923035,0.21751719415187834,Fail,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,0.8515607,False,False,0.0,0.5,0.9995943903923035,0.21751719415187834,Fail,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass
stm32g030,What is the description of TIM3 peripheral for STM32G030 microcontroller?,General-purpose-timers,TIM3/TIM4 introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,TIM3/TIM4 introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,TIM3/TIM4 introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,TIM3/TIM4 introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,0.057234656,0.057234656,0.057234656,0.057234656,0.057234656,False,True,0.0,0.0019455252918287869,0.6269752979278564,0.347005303757055,Fail,0.057234656,False,True,0.0,0.0019455252918287869,0.6269752979278564,0.347005303757055,Fail,0.057234656,False,True,0.0,0.0019455252918287869,0.6269752979278564,0.347005303757055,Fail,0.057234656,False,True,0.0,0.0019455252918287869,0.6269752979278564,0.347005303757055,Fail
stm32g030,What is the size of APBSMENR2 register from RCC peripheral for STM32G030 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32g030,What is the description of ALERTCF field from ICR register from I2C1 peripheral for STM32G030 microcontroller?,Alert flag clear,Alert detection flag,Alert detection flag clear,Alert detection flag,Alert detection flag clear,0.79528296,0.79528296,0.9390885,0.9390885,0.79528296,False,True,0.6666666666666666,0.4,0.8852146863937378,0.5758796842892964,Partial,0.9390885,False,True,0.8571428571428571,0.6153846153846154,0.9108507633209229,0.6357798428653362,Partial,0.79528296,False,True,0.6666666666666666,0.4,0.8852146863937378,0.5758796842892964,Partial,0.9390885,False,True,0.8571428571428571,0.6153846153846154,0.9108507633209229,0.6357798428653362,Partial
stm32g030,What is the bit_offset of PUPDR3 field from PUPDR register from GPIOD peripheral for STM32G030 microcontroller?,6,0x30,0x18,0x30,0x18,0.38498425,0.38498425,0.44174182,0.44174182,0.38498425,False,False,0.0,0.0,0.8487900495529175,0.14656772017478945,Fail,0.44174182,False,False,0.0,0.0,0.8597154021263123,0.1510444015264511,Fail,0.38498425,False,False,0.0,0.0,0.8487900495529175,0.14656772017478945,Fail,0.44174182,False,False,0.0,0.0,0.8597154021263123,0.1510444015264511,Fail
stm32g030,What is the address_offset of TAMP_BKP0R register from TAMP peripheral for STM32G030 microcontroller?,0x100,0x084,0x18,0x084,0x18,0.7080868,0.7080868,0.7451967,0.7451967,0.7080868,False,False,0.0,0.4,0.8650582432746887,0.18516307592391967,Fail,0.7451967,False,False,0.0,0.6,0.9206162691116333,0.2053522753715515,Fail,0.7080868,False,False,0.0,0.4,0.8650582432746887,0.18516307592391967,Fail,0.7451967,False,False,0.0,0.6,0.9206162691116333,0.2053522753715515,Fail
stm32g030,What is the description of PU14 field from PUCRE register from PWR peripheral for STM32G030 microcontroller?,"Port E pull-up bit y
              (y=0..15)",PU14: Port F pull-up bit y (y = 0 to 13)(1),Pull-up bit y (y = 0 to 15),PU14: Port F pull-up bit y (y = 0 to 13)(1),Pull-up bit y (y = 0 to 15),0.76313007,0.76313007,0.83971214,0.83971214,0.76313007,False,False,0.4705882352941177,0.4772727272727273,0.8406174182891846,0.2822303996047872,Fail,0.83971214,False,True,0.42857142857142855,0.4772727272727273,0.8525587916374207,0.529447347970752,Partial,0.76313007,False,False,0.4705882352941177,0.4772727272727273,0.8406174182891846,0.2822303996047872,Fail,0.83971214,False,True,0.42857142857142855,0.4772727272727273,0.8525587916374207,0.529447347970752,Partial
stm32g030,What is the bit_offset of BS4 field from BSRR register from GPIOA peripheral for STM32G030 microcontroller?,4,12,4,12,4,0.6974304,0.6974304,1.0,1.0,0.6974304,False,False,0.0,0.0,0.9993846416473389,0.18477921485900878,Fail,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,0.6974304,False,False,0.0,0.0,0.9993846416473389,0.18477921485900878,Fail,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass
stm32g030,What is the bit_offset of BS14 field from BSRR register from GPIOA peripheral for STM32G030 microcontroller?,14,14,14,14,14,0.99999994,0.99999994,0.99999994,0.99999994,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass
stm32g030,What is the description of OC1M_3 field from CCMR1_Output register from TIM2 peripheral for STM32G030 microcontroller?,"Output Compare 1 mode - bit
              3",Output Compare 1 mode,Output Compare 1 mode,Output Compare 1 mode,Output Compare 1 mode,0.8631993,0.8631993,0.8631993,0.8631993,0.8631993,False,False,0.7272727272727273,0.4883720930232558,0.8138812780380249,0.33511530649208365,Fail,0.8631993,False,False,0.7272727272727273,0.4883720930232558,0.8138812780380249,0.33511530649208365,Fail,0.8631993,False,False,0.7272727272727273,0.4883720930232558,0.8138812780380249,0.33511530649208365,Fail,0.8631993,False,False,0.7272727272727273,0.4883720930232558,0.8138812780380249,0.33511530649208365,Fail
stm32g030,What is the description of RTC_TSSSR register from RTC peripheral for STM32G030 microcontroller?,RTC timestamp sub second register ,RTC timestamp sub second register (RTC_TSSSR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,RTC timestamp sub second register (RTC_TSSSR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,RTC timestamp sub second register (RTC_TSSSR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,RTC timestamp sub second register (RTC_TSSSR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,0.736441,0.736441,0.736441,0.736441,0.736441,True,True,0.013071895424836602,0.021893110109465597,0.640489399433136,0.6866044953152712,Partial,0.736441,True,True,0.013071895424836602,0.021893110109465597,0.640489399433136,0.6866044953152712,Partial,0.736441,True,True,0.013071895424836602,0.021893110109465597,0.640489399433136,0.6866044953152712,Partial,0.736441,True,True,0.013071895424836602,0.021893110109465597,0.640489399433136,0.6866044953152712,Partial
stm32g030,What is the bit_width of LBCL field from CR2 register from USART1 peripheral for STM32G030 microcontroller?,1,1,4,1,4,1.0,1.0,0.768664,0.768664,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the bit_width of DTG field from BDTR register from TIM16 peripheral for STM32G030 microcontroller?,8,8,4,8,4,1.0,1.0,0.7573589,0.7573589,1.0,True,True,1.0,1.0,0.9999997019767761,0.9999999552965165,Pass,0.7573589,False,False,0.0,0.0,0.9991793036460876,0.1877448409795761,Fail,1.0,True,True,1.0,1.0,0.9999997019767761,0.9999999552965165,Pass,0.7573589,False,False,0.0,0.0,0.9991793036460876,0.1877448409795761,Fail
stm32g030,What is the address_offset of EXTICR3 register from EXTI peripheral for STM32G030 microcontroller?,0x68,0x060,0x080,0x060,0x080,0.8002784,0.8002784,0.7448567,0.7448567,0.8002784,False,False,0.0,0.6,0.9432089328765869,0.2114952611923218,Fail,0.7448567,False,False,0.0,0.6,0.9138475656509399,0.20431997060775756,Fail,0.8002784,False,False,0.0,0.6,0.9432089328765869,0.2114952611923218,Fail,0.7448567,False,False,0.0,0.6,0.9138475656509399,0.20431997060775756,Fail
stm32g030,What is the bit_width of ST field from RTC_ALRMBR register from RTC peripheral for STM32G030 microcontroller?,3,32,4,32,4,0.57765466,0.57765466,0.8587829,0.8587829,0.57765466,True,False,0.0,0.5,0.9993693828582764,0.5037881404161453,Partial,0.8587829,False,False,0.0,0.0,0.9998159408569336,0.1929115355014801,Fail,0.57765466,True,False,0.0,0.5,0.9993693828582764,0.5037881404161453,Partial,0.8587829,False,False,0.0,0.0,0.9998159408569336,0.1929115355014801,Fail
stm32g030,What is the description of CEN field from CR1 register from TIM1 peripheral for STM32G030 microcontroller?,Counter enable,Enable Counter,Enable Counter,Enable Counter,Enable Counter,0.97015953,0.97015953,0.97015953,0.97015953,0.97015953,False,True,1.0,0.1428571428571429,0.8958653211593628,0.640030631848744,Partial,0.97015953,False,True,1.0,0.1428571428571429,0.8958653211593628,0.640030631848744,Partial,0.97015953,False,True,1.0,0.1428571428571429,0.8958653211593628,0.640030631848744,Partial,0.97015953,False,True,1.0,0.1428571428571429,0.8958653211593628,0.640030631848744,Partial
stm32g030,What is the bit_offset of FASTERR field from SR register from FLASH peripheral for STM32G030 microcontroller?,9,1,10,1,10,0.5649221,0.5649221,0.826007,0.826007,0.5649221,False,False,0.0,0.0,0.999590277671814,0.17818464636802672,Fail,0.826007,False,False,0.0,0.0,0.9998025894165039,0.19127073884010315,Fail,0.5649221,False,False,0.0,0.0,0.999590277671814,0.17818464636802672,Fail,0.826007,False,False,0.0,0.0,0.9998025894165039,0.19127073884010315,Fail
stm32g030,What is the address_offset of CCR1 register from TIM14 peripheral for STM32G030 microcontroller?,0x34,0x18,0x14,0x18,0x14,0.72554225,0.72554225,0.72631156,0.72631156,0.72554225,False,False,0.0,0.5,0.954967737197876,0.20452227294445038,Fail,0.72631156,False,False,0.0,0.75,0.9419215321540833,0.21510380804538728,Fail,0.72554225,False,False,0.0,0.5,0.954967737197876,0.20452227294445038,Fail,0.72631156,False,False,0.0,0.75,0.9419215321540833,0.21510380804538728,Fail
stm32g030,What is the bit_width of OC3M field from CCMR2_Input register from TIM1 peripheral for STM32G030 microcontroller?,3,3,4,3,4,1.0000001,1.0000001,0.8587829,0.8587829,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,0.8587829,False,False,0.0,0.0,0.9998159408569336,0.1929115355014801,Fail,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,0.8587829,False,False,0.0,0.0,0.9998159408569336,0.1929115355014801,Fail
stm32g030,What is the description of NBREQ field from C4CR register from DMAMUX peripheral for STM32G030 microcontroller?,"Number of DMA requests to forward
              Defines the number of DMA requests forwarded before
              output event is generated. In synchronous mode, it
              also defines the number of DMA requests to forward
              after a synchronization event, then stop forwarding.
              The actual number of DMA requests forwarded is
              NBREQ+1. Note: This field can only be written when
              both SE and EGE bits are reset.",4-0 NBREQ[4:0] L O P G,4-0 NBREQ[4:0] L O P G,4-0 NBREQ[4:0] L O P G,4-0 NBREQ[4:0] L O P G,0.3094743,0.3094743,0.3094743,0.3094743,0.3094743,False,False,0.0,0.02564102564102566,0.716236412525177,0.12419122763169117,Fail,0.3094743,False,False,0.0,0.02564102564102566,0.716236412525177,0.12419122763169117,Fail,0.3094743,False,False,0.0,0.02564102564102566,0.716236412525177,0.12419122763169117,Fail,0.3094743,False,False,0.0,0.02564102564102566,0.716236412525177,0.12419122763169117,Fail
stm32g030,What is the bit_offset of OT14 field from OTYPER register from GPIOF peripheral for STM32G030 microcontroller?,14,14,14,14,14,0.99999994,0.99999994,0.99999994,0.99999994,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass,0.99999994,True,True,1.0,1.0,1.0,0.9999999970197678,Pass
stm32g030,What is the description of CC1S field from CCMR1_Output register from TIM1 peripheral for STM32G030 microcontroller?,"Capture/Compare 1
              selection",CC1S[1:0]: Capture/Compare 1 selection,CC1S[1:0]: Capture/Compare 1 selection,CC1S[1:0]: Capture/Compare 1 selection,CC1S[1:0]: Capture/Compare 1 selection,0.81965643,0.81965643,0.81965643,0.81965643,0.81965643,True,True,0.8571428571428571,0.3902439024390244,0.7729412913322449,0.8978647818341073,Pass,0.81965643,True,True,0.8571428571428571,0.3902439024390244,0.7729412913322449,0.8978647818341073,Pass,0.81965643,True,True,0.8571428571428571,0.3902439024390244,0.7729412913322449,0.8978647818341073,Pass,0.81965643,True,True,0.8571428571428571,0.3902439024390244,0.7729412913322449,0.8978647818341073,Pass
stm32g030,What is the description of DMAEN field from ADC_CFGR1 register from ADC peripheral for STM32G030 microcontroller?,"Direct memory access enable
This bit is set and cleared by software to enable the generation of DMA requests. This allows the DMA controller to be used to manage automatically the converted data. For more details, refer to .
Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).",DMA request enable,DMA request enable,DMA request enable,DMA request enable,0.51339006,0.51339006,0.51339006,0.51339006,0.51339006,False,False,0.06060606060606061,0.050561797752809,0.8487253189086914,0.16762760305713134,Fail,0.51339006,False,False,0.06060606060606061,0.050561797752809,0.8487253189086914,0.16762760305713134,Fail,0.51339006,False,False,0.06060606060606061,0.050561797752809,0.8487253189086914,0.16762760305713134,Fail,0.51339006,False,False,0.06060606060606061,0.050561797752809,0.8487253189086914,0.16762760305713134,Fail
stm32g030,What is the description of OT13 field from OTYPER register from GPIOD peripheral for STM32G030 microcontroller?,"Port x configuration bits (y =
              0..15)",Alternate function output type (push- pull or open-drain) for I/O pin 13.,Alternate function output type selection for OD13 I/O pin.,Alternate function output type (push- pull or open-drain) for I/O pin 13.,Alternate function output type selection for OD13 I/O pin.,0.24358816,0.24358816,0.24758774,0.24758774,0.24358816,False,False,0.0,0.23287671232876717,0.7564656734466553,0.13729309485587357,Fail,0.24758774,False,False,0.0,0.2068965517241379,0.7625649571418762,0.13710895817855306,Fail,0.24358816,False,False,0.0,0.23287671232876717,0.7564656734466553,0.13729309485587357,Fail,0.24758774,False,False,0.0,0.2068965517241379,0.7625649571418762,0.13710895817855306,Fail
stm32g030,What is the description of OC1FE field from CCMR1_Input register from TIM1 peripheral for STM32G030 microcontroller?,"Output Compare 1 fast
              enable",Output Compare 1 fast enable,Output Compare 1 fast enable,Output Compare 1 fast enable,Output Compare 1 fast enable,1.0,1.0,1.0,1.0,1.0,True,True,1.0,0.6666666666666667,0.8309187889099121,0.9579711516698202,Pass,1.0,True,True,1.0,0.6666666666666667,0.8309187889099121,0.9579711516698202,Pass,1.0,True,True,1.0,0.6666666666666667,0.8309187889099121,0.9579711516698202,Pass,1.0,True,True,1.0,0.6666666666666667,0.8309187889099121,0.9579711516698202,Pass
stm32g030,What is the bit_offset of MODER15 field from MODER register from GPIOF peripheral for STM32G030 microcontroller?,30,15,15,15,15,0.7203963,0.7203963,0.7203963,0.7203963,0.7203963,False,False,0.0,0.0,0.998648464679718,0.18581708371639252,Fail,0.7203963,False,False,0.0,0.0,0.998648464679718,0.18581708371639252,Fail,0.7203963,False,False,0.0,0.0,0.998648464679718,0.18581708371639252,Fail,0.7203963,False,False,0.0,0.0,0.998648464679718,0.18581708371639252,Fail
stm32g030,What is the bit_offset of WP5 field from CR4 register from PWR peripheral for STM32G030 microcontroller?,4,9,20,9,20,0.6772795,0.6772795,0.5678148,0.5678148,0.6772795,False,False,0.0,0.0,0.9995279908180237,0.18379317224025726,Fail,0.5678148,False,False,0.0,0.0,0.9991424083709717,0.17826210260391234,Fail,0.6772795,False,False,0.0,0.0,0.9995279908180237,0.18379317224025726,Fail,0.5678148,False,False,0.0,0.0,0.9991424083709717,0.17826210260391234,Fail
stm32g030,What is the bit_width of DMAREQ_ID field from C6CR register from DMAMUX peripheral for STM32G030 microcontroller?,8,4,4,4,4,0.7573589,0.7573589,0.7573589,0.7573589,0.7573589,False,False,0.0,0.0,0.9991793036460876,0.1877448409795761,Fail,0.7573589,False,False,0.0,0.0,0.9991793036460876,0.1877448409795761,Fail,0.7573589,False,False,0.0,0.0,0.9991793036460876,0.1877448409795761,Fail,0.7573589,False,False,0.0,0.0,0.9991793036460876,0.1877448409795761,Fail
stm32g030,What is the bit_width of BS10 field from BSRR register from GPIOB peripheral for STM32G030 microcontroller?,1,1,4,1,4,1.0,1.0,0.768664,0.768664,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the description of CSSF field from CIFR register from RCC peripheral for STM32G030 microcontroller?,"Clock security system interrupt
              flag",Clock Security System Lockup Interrupt Flag,Clock Security System Lockup Interrupt Flag,Clock Security System Lockup Interrupt Flag,Clock Security System Lockup Interrupt Flag,0.91671586,0.91671586,0.91671586,0.91671586,0.91671586,False,True,0.9090909090909091,0.54,0.8029450178146362,0.6250957275087183,Partial,0.91671586,False,True,0.9090909090909091,0.54,0.8029450178146362,0.6250957275087183,Partial,0.91671586,False,True,0.9090909090909091,0.54,0.8029450178146362,0.6250957275087183,Partial,0.91671586,False,True,0.9090909090909091,0.54,0.8029450178146362,0.6250957275087183,Partial
stm32g030,What is the description of DMA1_CH7 field from ITLINE11 register from SYSCFG peripheral for STM32G030 microcontroller?,DMA1_CH7,DMA channel 7 transfer complete interrupt flag.,DMA channel 7 transfer complete interrupt flag set/clear bit.,DMA channel 7 transfer complete interrupt flag.,DMA channel 7 transfer complete interrupt flag set/clear bit.,0.37674618,0.37674618,0.3698417,0.3698417,0.37674618,False,True,0.0,0.08510638297872342,0.8655611276626587,0.402926797182002,Fail,0.3698417,False,True,0.0,0.06557377049180324,0.8465574979782104,0.3987543979629141,Fail,0.37674618,False,True,0.0,0.08510638297872342,0.8655611276626587,0.402926797182002,Fail,0.3698417,False,True,0.0,0.06557377049180324,0.8465574979782104,0.3987543979629141,Fail
stm32g030,What is the bit_width of GT field from GTPR register from USART2 peripheral for STM32G030 microcontroller?,8,10,4,10,4,0.70526737,0.70526737,0.7573589,0.7573589,0.70526737,False,False,0.0,0.0,0.999861478805542,0.18524259030818938,Fail,0.7573589,False,False,0.0,0.0,0.9991793036460876,0.1877448409795761,Fail,0.70526737,False,False,0.0,0.0,0.999861478805542,0.18524259030818938,Fail,0.7573589,False,False,0.0,0.0,0.9991793036460876,0.1877448409795761,Fail
stm32g030,What is the description of SQ2 field from ADC_CHSELR_1 register from ADC peripheral for STM32G030 microcontroller?,"2nd conversion of the sequence
These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates end of the sequence.
When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.
Refer to SQ8[3:0] for a definition of channel selection.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).",SQ2[11:0]: Analog watchdog 2 higher threshold,SQ2[1:0]: Analog watchdog 2 channel selection,SQ2[11:0]: Analog watchdog 2 higher threshold,SQ2[1:0]: Analog watchdog 2 channel selection,0.3744396,0.3744396,0.44863456,0.44863456,0.3744396,False,False,0.0,0.06753812636165579,0.8217023015022278,0.14535423139990805,Fail,0.44863456,False,False,0.025,0.07189542483660127,0.8316698670387268,0.1557769795414669,Fail,0.3744396,False,False,0.0,0.06753812636165579,0.8217023015022278,0.14535423139990805,Fail,0.44863456,False,False,0.025,0.07189542483660127,0.8316698670387268,0.1557769795414669,Fail
stm32g030,What is the bit_offset of TXE field from ISR register from I2C2 peripheral for STM32G030 microcontroller?,0,0x28,1,0x28,1,0.6696061,0.6696061,0.6215927,0.6215927,0.6696061,True,False,0.0,0.25,0.8366931080818176,0.4714842706918716,Fail,0.6215927,False,False,0.0,0.0,0.98036128282547,0.17813382744789122,Fail,0.6696061,True,False,0.0,0.25,0.8366931080818176,0.4714842706918716,Fail,0.6215927,False,False,0.0,0.0,0.98036128282547,0.17813382744789122,Fail
stm32g030,What is the address_offset of CCMR1_Input register from TIM17 peripheral for STM32G030 microcontroller?,0x18,0x60,0x64,0x60,0x64,0.7707471,0.7707471,0.6978971,0.6978971,0.7707471,False,False,0.0,0.5,0.9392504692077637,0.2044249266386032,Fail,0.6978971,False,False,0.0,0.5,0.871951699256897,0.19068760871887205,Fail,0.7707471,False,False,0.0,0.5,0.9392504692077637,0.2044249266386032,Fail,0.6978971,False,False,0.0,0.5,0.871951699256897,0.19068760871887205,Fail
stm32g030,What is the bit_offset of PA field from DMA_CPAR3 register from DMA peripheral for STM32G030 microcontroller?,0,222,0,222,0,0.42919344,0.42919344,1.0000001,1.0000001,0.42919344,False,False,0.0,0.0,0.9760649800300598,0.1678694188594818,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,0.42919344,False,False,0.0,0.0,0.9760649800300598,0.1678694188594818,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass
stm32g030,What is the bit_offset of EOBIE field from CR1 register from USART2 peripheral for STM32G030 microcontroller?,27,26,26,26,26,0.8863631,0.8863631,0.8863631,0.8863631,0.8863631,False,False,0.0,0.5,0.9996258616447449,0.219262033700943,Fail,0.8863631,False,False,0.0,0.5,0.9996258616447449,0.219262033700943,Fail,0.8863631,False,False,0.0,0.5,0.9996258616447449,0.219262033700943,Fail,0.8863631,False,False,0.0,0.5,0.9996258616447449,0.219262033700943,Fail
stm32g030,What is the bit_width of OSPEEDR3 field from OSPEEDR register from GPIOB peripheral for STM32G030 microcontroller?,2,16,4,16,4,0.5123863,0.5123863,0.8337252,0.8337252,0.5123863,False,False,0.0,0.0,0.9994017481803894,0.17552957832813265,Fail,0.8337252,False,False,0.0,0.0,0.9999340772628784,0.1916763722896576,Fail,0.5123863,False,False,0.0,0.0,0.9994017481803894,0.17552957832813265,Fail,0.8337252,False,False,0.0,0.0,0.9999340772628784,0.1916763722896576,Fail
stm32g030,What is the bit_offset of MODER15 field from MODER register from GPIOA peripheral for STM32G030 microcontroller?,30,15,15,15,15,0.7203963,0.7203963,0.7203963,0.7203963,0.7203963,False,False,0.0,0.0,0.998648464679718,0.18581708371639252,Fail,0.7203963,False,False,0.0,0.0,0.998648464679718,0.18581708371639252,Fail,0.7203963,False,False,0.0,0.0,0.998648464679718,0.18581708371639252,Fail,0.7203963,False,False,0.0,0.0,0.998648464679718,0.18581708371639252,Fail
stm32g030,What is the size of DCR register from TIM1 peripheral for STM32G030 microcontroller?,32,4 bytes,32,4 bytes,32,0.45946208,0.45946208,0.9999999,0.9999999,0.45946208,False,False,0.0,0.0,0.8454819321632385,0.14979539364576339,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.45946208,False,False,0.0,0.0,0.8454819321632385,0.14979539364576339,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32g030,What is the bit_width of ARPE field from CR1 register from TIM14 peripheral for STM32G030 microcontroller?,1,2,1,2,1,0.80541563,0.80541563,1.0,1.0,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_width of DS field from CR2 register from SPI1 peripheral for STM32G030 microcontroller?,4,4,4,4,4,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass
stm32g030,What is the bit_width of IDR field from IDR register from CRC peripheral for STM32G030 microcontroller?,32,32,31,32,31,0.9999999,0.9999999,0.85778546,0.85778546,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.85778546,False,False,0.0,0.5,0.999357283115387,0.21779286563396452,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.85778546,False,False,0.0,0.5,0.999357283115387,0.21779286563396452,Fail
stm32g030,What is the description of SQ1 field from ADC_CHSELR_1 register from ADC peripheral for STM32G030 microcontroller?,"1st conversion of the sequence
These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates end of the sequence.
When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.
Refer to SQ8[3:0] for a definition of channel selection.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).",Analog input channel selection for sequence 1.,Sequence 1 channel selection,Analog input channel selection for sequence 1.,Sequence 1 channel selection,0.5315336,0.5315336,0.5357131,0.5357131,0.5315336,False,False,0.07407407407407408,0.09150326797385622,0.8386848568916321,0.1717693866922445,Fail,0.5357131,False,False,0.05128205128205129,0.05882352941176472,0.8246442079544067,0.16367987174973408,Fail,0.5315336,False,False,0.07407407407407408,0.09150326797385622,0.8386848568916321,0.1717693866922445,Fail,0.5357131,False,False,0.05128205128205129,0.05882352941176472,0.8246442079544067,0.16367987174973408,Fail
stm32g030,What is the bit_width of BR4 field from BRR register from GPIOB peripheral for STM32G030 microcontroller?,1,16,4,16,4,0.4854614,0.4854614,0.768664,0.768664,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the bit_offset of TIM3RST field from APBRSTR1 register from RCC peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the description of USART1EN field from APBENR2 register from RCC peripheral for STM32G030 microcontroller?,USART1 clock enable,USART1 clock enable(1),USART1 clock enable(1),USART1 clock enable(1),USART1 clock enable(1),0.98079264,0.98079264,0.98079264,0.98079264,0.98079264,True,True,0.6666666666666666,0.8636363636363636,0.968365490436554,0.9208096071626202,Pass,0.98079264,True,True,0.6666666666666666,0.8636363636363636,0.968365490436554,0.9208096071626202,Pass,0.98079264,True,True,0.6666666666666666,0.8636363636363636,0.968365490436554,0.9208096071626202,Pass,0.98079264,True,True,0.6666666666666666,0.8636363636363636,0.968365490436554,0.9208096071626202,Pass
stm32g030,What is the bit_width of I2C2RST field from APBRSTR1 register from RCC peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_offset of ODR3 field from ODR register from GPIOB peripheral for STM32G030 microcontroller?,3,0x0c,3,0x0c,3,0.21047112,0.21047112,1.0000001,1.0000001,0.21047112,False,False,0.0,0.0,0.7983433604240417,0.130275060236454,Fail,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,0.21047112,False,False,0.0,0.0,0.7983433604240417,0.130275060236454,Fail,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass
stm32g030,What is the description of OT8 field from OTYPER register from GPIOB peripheral for STM32G030 microcontroller?,"Port x configuration bits (y =
              0..15)",Output type (push- pull or open-drain),Output type 8 bit wide port 8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8,Output type (push- pull or open-drain),Output type 8 bit wide port 8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8 OT8,0.10787351,0.10787351,0.26893508,0.26893508,0.10787351,False,False,0.0,0.17647058823529416,0.7512459754943848,0.1269041010781246,Fail,0.26893508,False,False,0.007490636704119851,0.02113352545629199,0.6199871897697449,0.10899963629624812,Fail,0.10787351,False,False,0.0,0.17647058823529416,0.7512459754943848,0.1269041010781246,Fail,0.26893508,False,False,0.007490636704119851,0.02113352545629199,0.6199871897697449,0.10899963629624812,Fail
stm32g030,What is the bit_width of PL field from DMA_CCR3 register from DMA peripheral for STM32G030 microcontroller?,2,16,10,16,10,0.5123863,0.5123863,0.6143246,0.6143246,0.5123863,False,False,0.0,0.0,0.9994017481803894,0.17552957832813265,Fail,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail,0.5123863,False,False,0.0,0.0,0.9994017481803894,0.17552957832813265,Fail,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail
stm32g030,What is the bit_width of CWUF5 field from SCR register from PWR peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_offset of IM10 field from IMR1 register from EXTI peripheral for STM32G030 microcontroller?,10,10,10,10,10,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the size of BDTR register from TIM16 peripheral for STM32G030 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32g030,What is the bit_width of PL field from DMA_CCR6 register from DMA peripheral for STM32G030 microcontroller?,2,10,2,10,2,0.6143246,0.6143246,1.0000002,1.0000002,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,0.6143246,False,False,0.0,0.0,0.9990472793579102,0.18057332336902618,Fail,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32g030,What is the description of BR9 field from BSRR register from GPIOD peripheral for STM32G030 microcontroller?,"Port x reset bit y (y =
              0..15)",BR9 Reset Bit Set/Reset Register (GPIOD_BRR),GPIO Port Reset 9 Bit 9 BR9 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw r,BR9 Reset Bit Set/Reset Register (GPIOD_BRR),GPIO Port Reset 9 Bit 9 BR9 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw r,0.35908082,0.35908082,0.22724178,0.22724178,0.35908082,False,False,0.28571428571428575,0.20454545454545459,0.7363086938858032,0.19577047501678593,Fail,0.22724178,False,False,0.015267175572519085,0.02327586206896548,0.6316443681716919,0.11032597266041501,Fail,0.35908082,False,False,0.28571428571428575,0.20454545454545459,0.7363086938858032,0.19577047501678593,Fail,0.22724178,False,False,0.015267175572519085,0.02327586206896548,0.6316443681716919,0.11032597266041501,Fail
stm32g030,What is the bit_offset of TXE field from ISR register from I2C1 peripheral for STM32G030 microcontroller?,0,0x28,1,0x28,1,0.6696061,0.6696061,0.6215927,0.6215927,0.6696061,True,False,0.0,0.25,0.8366931080818176,0.4714842706918716,Fail,0.6215927,False,False,0.0,0.0,0.98036128282547,0.17813382744789122,Fail,0.6696061,True,False,0.0,0.25,0.8366931080818176,0.4714842706918716,Fail,0.6215927,False,False,0.0,0.0,0.98036128282547,0.17813382744789122,Fail
stm32g030,What is the description of OPM field from CR1 register from TIM1 peripheral for STM32G030 microcontroller?,One-pulse mode,Output PWM mode 1,Output PWM mode 1,Output PWM mode 1,Output PWM mode 1,0.40678382,0.40678382,0.40678382,0.40678382,0.40678382,False,True,0.3333333333333333,0.4117647058823529,0.8965949416160583,0.49208333416312344,Fail,0.40678382,False,True,0.3333333333333333,0.4117647058823529,0.8965949416160583,0.49208333416312344,Fail,0.40678382,False,True,0.3333333333333333,0.4117647058823529,0.8965949416160583,0.49208333416312344,Fail,0.40678382,False,True,0.3333333333333333,0.4117647058823529,0.8965949416160583,0.49208333416312344,Fail
stm32g030,What is the address_offset of ITLINE22 register from SYSCFG peripheral for STM32G030 microcontroller?,0xd8,0xD8,0xD8,0xD8,0xD8,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,False,1.0,0.75,0.8466878533363342,0.7145031839609146,Pass,1.0000001,True,False,1.0,0.75,0.846687912940979,0.7145031929016114,Pass,1.0000001,True,False,1.0,0.75,0.8466878533363342,0.7145031839609146,Pass,1.0000001,True,False,1.0,0.75,0.846687912940979,0.7145031929016114,Pass
stm32g030,What is the bit_width of CC1NP field from CCER register from TIM14 peripheral for STM32G030 microcontroller?,1,1,4,1,4,1.0,1.0,0.768664,0.768664,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the bit_width of BS12 field from BSRR register from GPIOD peripheral for STM32G030 microcontroller?,1,1,4,1,4,1.0,1.0,0.768664,0.768664,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the description of UDIS field from CR1 register from TIM16 peripheral for STM32G030 microcontroller?,Update disable,Setting the UG bit,Update disable,Setting the UG bit,Update disable,0.16289468,0.16289468,1.0000001,1.0000001,0.16289468,False,True,0.0,0.16666666666666663,0.863081157207489,0.3959402409692605,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,0.16289468,False,True,0.0,0.16666666666666663,0.863081157207489,0.3959402409692605,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass
stm32g030,What is the bit_offset of OVR field from ISR register from I2C1 peripheral for STM32G030 microcontroller?,10,29,1,29,1,0.52066505,0.52066505,0.61559385,0.61559385,0.52066505,False,False,0.0,0.0,0.9996708631515503,0.17598388195037842,Fail,0.61559385,False,False,0.0,0.5,0.9992113709449768,0.20566139817237852,Fail,0.52066505,False,False,0.0,0.0,0.9996708631515503,0.17598388195037842,Fail,0.61559385,False,False,0.0,0.5,0.9992113709449768,0.20566139817237852,Fail
stm32g030,What is the bit_offset of TEIF7 field from DMA_ISR register from DMA peripheral for STM32G030 microcontroller?,27,222,222,222,222,0.57941085,0.57941085,0.57941085,0.57941085,0.57941085,False,False,0.0,0.33333333333333337,0.9996876120567322,0.19559035102526345,Fail,0.57941085,False,False,0.0,0.33333333333333337,0.999687671661377,0.1955903599659602,Fail,0.57941085,False,False,0.0,0.33333333333333337,0.9996876120567322,0.19559035102526345,Fail,0.57941085,False,False,0.0,0.33333333333333337,0.999687671661377,0.1955903599659602,Fail
stm32g030,What is the bit_offset of ODR5 field from ODR register from GPIOB peripheral for STM32G030 microcontroller?,5,5,5,5,5,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass
stm32g030,What is the bit_offset of ABRE field from ISR register from USART1 peripheral for STM32G030 microcontroller?,14,28,10,28,10,0.73490614,0.73490614,0.61063015,0.61063015,0.73490614,False,False,0.0,0.0,0.9995378851890564,0.18667598962783813,Fail,0.61063015,False,False,0.0,0.5,0.9997443556785583,0.20549316108226776,Fail,0.73490614,False,False,0.0,0.0,0.9995378851890564,0.18667598962783813,Fail,0.61063015,False,False,0.0,0.5,0.9997443556785583,0.20549316108226776,Fail
stm32g030,What is the description of IMR1 register from EXTI peripheral for STM32G030 microcontroller?,"EXTI CPU wakeup with interrupt mask
          register",EXTI_IMR1 1 3 M I . s e R . s e R . s e R . s e R 6 2 M I 5 2 M I 4 2 M I 3 2 M I 2 2 M I 1 2 M I . s e R 9 1 M I . s e R . s e R . s e R . s e R IM[15:0] Reset value 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x080 EXTI_IMR1 1 3 M I . s e R . s e R . s e R . s e R 6 2 M I 5 2 M I 4 2 M I 3 2 M I 2 2 M I 1 2 M I . s e R 9 1 M I . s e R . s e R . s e R . s e R IM[15:0] Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x084 EXTI_IMR1 1 3 M I . s e R . s e R . s e R . s e R 6 2 M I 5 2 M I 4 2 M I 3 2 M I 2 2 M I 1 2 M I . s e R 9 1 M I . s e R . s e R . s e R . s e R IM[15:0] Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x088- 0x08C Reserved . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R .,EXTI_IMR1 Register Description,EXTI_IMR1 1 3 M I . s e R . s e R . s e R . s e R 6 2 M I 5 2 M I 4 2 M I 3 2 M I 2 2 M I 1 2 M I . s e R 9 1 M I . s e R . s e R . s e R . s e R IM[15:0] Reset value 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x080 EXTI_IMR1 1 3 M I . s e R . s e R . s e R . s e R 6 2 M I 5 2 M I 4 2 M I 3 2 M I 2 2 M I 1 2 M I . s e R 9 1 M I . s e R . s e R . s e R . s e R IM[15:0] Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x084 EXTI_IMR1 1 3 M I . s e R . s e R . s e R . s e R 6 2 M I 5 2 M I 4 2 M I 3 2 M I 2 2 M I 1 2 M I . s e R 9 1 M I . s e R . s e R . s e R . s e R IM[15:0] Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x088- 0x08C Reserved . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R .,EXTI_IMR1 Register Description,0.29742384,0.29742384,0.47172737,0.47172737,0.29742384,False,True,0.0,0.02358490566037741,0.711180567741394,0.3727275224226826,Fail,0.47172737,False,True,0.2,0.2407407407407407,0.8031313419342041,0.44609310688795867,Fail,0.29742384,False,True,0.0,0.02358490566037741,0.711180567741394,0.3727275224226826,Fail,0.47172737,False,True,0.2,0.2407407407407407,0.8031313419342041,0.44609310688795867,Fail
stm32g030,What is the bit_offset of ETPS field from SMCR register from TIM2 peripheral for STM32G030 microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass
stm32g030,What is the bit_offset of TEACK field from ISR register from USART1 peripheral for STM32G030 microcontroller?,21,0x0000 0002,10,0x0000 0002,10,0.16701013,0.16701013,0.5172647,0.5172647,0.16701013,False,False,0.0,0.0,0.8002356290817261,0.12838585078716278,Fail,0.5172647,False,False,0.0,0.0,0.9995413422584534,0.17579443752765656,Fail,0.16701013,False,False,0.0,0.0,0.8002356290817261,0.12838585078716278,Fail,0.5172647,False,False,0.0,0.0,0.9995413422584534,0.17579443752765656,Fail
stm32g030,What is the description of BR3 field from BSRR register from GPIOD peripheral for STM32G030 microcontroller?,"Port x reset bit y (y =
              0..15)",BR3 Reset Bit Set/Reset Register (GPIOD_BRR),GPIO Port Reset bit 3 (BR3) of GPIOD_BRR Register.,BR3 Reset Bit Set/Reset Register (GPIOD_BRR),GPIO Port Reset bit 3 (BR3) of GPIOD_BRR Register.,0.37245184,0.37245184,0.4583625,0.4583625,0.37245184,False,False,0.28571428571428575,0.20454545454545459,0.7387886643409729,0.19681102161283617,Fail,0.4583625,False,False,0.35294117647058826,0.33999999999999997,0.7483370900154114,0.22275692329336616,Fail,0.37245184,False,False,0.28571428571428575,0.20454545454545459,0.7387886643409729,0.19681102161283617,Fail,0.4583625,False,False,0.35294117647058826,0.33999999999999997,0.7483370900154114,0.22275692329336616,Fail
stm32g030,List all the fields of DMAR register from TIM16 peripheral for STM32G030 microcontroller.,DMAB,"DMAB, DMAF, DMAE, DMAM, DMAO, DMAP, DTISEL, TSEL, TIMSEL, TRGSEL, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC","DMAB, DMAF, DMAE, DMAP, DMAO, DMAU, DTG, DTEN, DTCK, DTIC, DTIB, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF,","DMAB, DMAF, DMAE, DMAM, DMAO, DMAP, DTISEL, TSEL, TIMSEL, TRGSEL, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC","DMAB, DMAF, DMAE, DMAP, DMAO, DMAU, DTG, DTEN, DTCK, DTIC, DTIB, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF, DTIE, DTIP, DTIM, DTIR, DTIF,",0.38986918,0.38986918,0.3229484,0.3229484,0.38986918,True,True,0.0,0.0034662045060658286,0.7210403084754944,0.6778228156617238,Partial,0.3229484,True,True,0.0,0.003478260869565264,0.7176589369773865,0.6739701734003813,Partial,0.38986918,True,True,0.0,0.0034662045060658286,0.7210403084754944,0.6778228156617238,Partial,0.3229484,True,True,0.0,0.003478260869565264,0.7176589369773865,0.6739701734003813,Partial
stm32g030,What is the bit_width of CKD field from CR1 register from TIM17 peripheral for STM32G030 microcontroller?,2,1,2,1,2,0.80541563,0.80541563,1.0000002,1.0000002,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32g030,What is the description of NACKCF field from ICR register from I2C1 peripheral for STM32G030 microcontroller?,Not Acknowledge flag clear,NACKF: Not Acknowledge received flag,NACKF: Not Acknowledge received flag,NACKF: Not Acknowledge received flag,NACKF: Not Acknowledge received flag,0.6824753,0.6824753,0.6824753,0.6824753,0.6824753,False,True,0.6666666666666665,0.5,0.8812162280082703,0.5746395339568456,Partial,0.6824753,False,True,0.6666666666666665,0.5,0.8812162280082703,0.5746395339568456,Partial,0.6824753,False,True,0.6666666666666665,0.5,0.8812162280082703,0.5746395339568456,Partial,0.6824753,False,True,0.6666666666666665,0.5,0.8812162280082703,0.5746395339568456,Partial
stm32g030,What is the bit_offset of RXFTIE field from CR3 register from USART2 peripheral for STM32G030 microcontroller?,28,19,17,19,17,0.7284348,0.7284348,0.6448112,0.6448112,0.7284348,False,False,0.0,0.0,0.9995456337928772,0.18635358512401579,Fail,0.6448112,False,False,0.0,0.0,0.999230146408081,0.18212508261203766,Fail,0.7284348,False,False,0.0,0.0,0.9995456337928772,0.18635358512401579,Fail,0.6448112,False,False,0.0,0.0,0.999230146408081,0.18212508261203766,Fail
stm32g030,What is the description of PU4 field from PUCRC register from PWR peripheral for STM32G030 microcontroller?,"Port C pull-up bit y
              (y=0..15)",PU4: Port F pull-up bit y (y = 4 to 13)(1),PU4: Port F pull-up bit y (y = 4 to 15)(1),PU4: Port F pull-up bit y (y = 4 to 13)(1),PU4: Port F pull-up bit y (y = 4 to 15)(1),0.6642914,0.6642914,0.7092351,0.7092351,0.6642914,False,False,0.4705882352941177,0.5,0.8367548584938049,0.27784544492469115,Fail,0.7092351,False,False,0.4705882352941177,0.5,0.837665855884552,0.28022927904830264,Fail,0.6642914,False,False,0.4705882352941177,0.5,0.8367548584938049,0.27784544492469115,Fail,0.7092351,False,False,0.4705882352941177,0.5,0.837665855884552,0.28022927904830264,Fail
stm32g030,What is the bit_offset of RXFTCFG field from CR3 register from USART1 peripheral for STM32G030 microcontroller?,25,16,12,16,12,0.6905679,0.6905679,0.61874545,0.61874545,0.6905679,False,False,0.0,0.0,0.9997014403343201,0.1844836115837097,Fail,0.61874545,False,False,0.0,0.0,0.9996739625930786,0.18088836669921876,Fail,0.6905679,False,False,0.0,0.0,0.9997014403343201,0.1844836115837097,Fail,0.61874545,False,False,0.0,0.0,0.9996739625930786,0.18088836669921876,Fail
stm32g030,What is the description of PLLSYSRDYC field from CICR register from RCC peripheral for STM32G030 microcontroller?,PLL ready interrupt clear,PLLSYS clock ready interrupt clear,PLLSYSRDYC Interrupt Clear Enable,PLLSYS clock ready interrupt clear,PLLSYSRDYC Interrupt Clear Enable,0.8429636,0.8429636,0.8133962,0.8133962,0.8429636,False,True,0.6666666666666665,0.7352941176470589,0.9253432750701904,0.6010477092920564,Partial,0.8133962,False,True,0.5,0.5151515151515151,0.8805563449859619,0.5485108382774121,Partial,0.8429636,False,True,0.6666666666666665,0.7352941176470589,0.9253432750701904,0.6010477092920564,Partial,0.8133962,False,True,0.5,0.5151515151515151,0.8805563449859619,0.5485108382774121,Partial
stm32g030,What is the bit_offset of OC4PE field from CCMR2_Output register from TIM3 peripheral for STM32G030 microcontroller?,11,23,28,23,28,0.5978849,0.5978849,0.5530411,0.5530411,0.5978849,False,False,0.0,0.0,0.9996651411056519,0.1798440158367157,Fail,0.5530411,False,False,0.0,0.0,0.9996356964111328,0.17759740948677064,Fail,0.5978849,False,False,0.0,0.0,0.9996651411056519,0.1798440158367157,Fail,0.5530411,False,False,0.0,0.0,0.9996356964111328,0.17759740948677064,Fail
stm32g030,What is the description of AWD2CH13 field from ADC_AWD2CR register from ADC peripheral for STM32G030 microcontroller?,"Analog watchdog channel selection
These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).",AWD2CH13[13] Analog watchdog channel selection,AWD2CH13 Analog watchdog channel selection,AWD2CH13[13] Analog watchdog channel selection,AWD2CH13 Analog watchdog channel selection,0.7220466,0.7220466,0.71240747,0.71240747,0.7220466,False,False,0.1095890410958904,0.07906976744186045,0.8285148739814758,0.18625085837315436,Fail,0.71240747,False,False,0.1095890410958904,0.07906976744186045,0.8311158418655396,0.18615904635857458,Fail,0.7220466,False,False,0.1095890410958904,0.07906976744186045,0.8285148739814758,0.18625085837315436,Fail,0.71240747,False,False,0.1095890410958904,0.07906976744186045,0.8311158418655396,0.18615904635857458,Fail
stm32g030,What is the bit_offset of CC2OF field from SR register from TIM3 peripheral for STM32G030 microcontroller?,10,20,12,20,12,0.67962354,0.67962354,0.68204635,0.68204635,0.67962354,False,False,0.0,0.5,0.9993488788604736,0.20888350903987882,Fail,0.68204635,False,False,0.0,0.5,0.9998580813407898,0.20908102989196778,Fail,0.67962354,False,False,0.0,0.5,0.9993488788604736,0.20888350903987882,Fail,0.68204635,False,False,0.0,0.5,0.9998580813407898,0.20908102989196778,Fail
stm32g030,What is the bit_offset of FLASHSMEN field from AHBSMENR register from RCC peripheral for STM32G030 microcontroller?,8,16,16,16,16,0.70901346,0.70901346,0.70901346,0.70901346,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail
stm32g030,What is the description of BR15 field from BRR register from GPIOA peripheral for STM32G030 microcontroller?,Port Reset bit,Reset bit 15 of GPIO_ODR register (GPIOA only),Bit Set Reset (BSR) for Port A GPIO.,Reset bit 15 of GPIO_ODR register (GPIOA only),Bit Set Reset (BSR) for Port A GPIO.,0.4863493,0.4863493,0.7544452,0.7544452,0.4863493,False,True,0.36363636363636365,0.15217391304347827,0.8373652100563049,0.4802582156104533,Fail,0.7544452,False,True,0.5454545454545454,0.25,0.8623993992805481,0.5386730787428942,Partial,0.4863493,False,True,0.36363636363636365,0.15217391304347827,0.8373652100563049,0.4802582156104533,Fail,0.7544452,False,True,0.5454545454545454,0.25,0.8623993992805481,0.5386730787428942,Partial
stm32g030,What is the bit_offset of BR12 field from BRR register from GPIOA peripheral for STM32G030 microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass
stm32g030,What is the bit_width of SWI2 field from SWIER1 register from EXTI peripheral for STM32G030 microcontroller?,1,16,4,16,4,0.4854614,0.4854614,0.768664,0.768664,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the bit_width of DU field from RTC_TSDR register from RTC peripheral for STM32G030 microcontroller?,4,10,10,10,10,0.6570035,0.6570035,0.6570035,0.6570035,0.6570035,False,False,0.0,0.0,0.9990979433059692,0.1827148675918579,Fail,0.6570035,False,False,0.0,0.0,0.9990979433059692,0.1827148675918579,Fail,0.6570035,False,False,0.0,0.0,0.9990979433059692,0.1827148675918579,Fail,0.6570035,False,False,0.0,0.0,0.9990979433059692,0.1827148675918579,Fail
stm32g030,What is the bit_width of OVER8 field from CR1 register from USART1 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the description of TDE field from DIER register from TIM2 peripheral for STM32G030 microcontroller?,Trigger DMA request enable,TDE,TDE Enable,TDE,TDE Enable,0.019420756,0.019420756,0.19383156,0.19383156,0.019420756,False,True,0.0,0.07692307692307687,0.8052157163619995,0.37559954910180887,Fail,0.19383156,False,True,0.3333333333333333,0.3076923076923077,0.8719131946563721,0.4725298393995334,Fail,0.019420756,False,True,0.0,0.07692307692307687,0.8052157163619995,0.37559954910180887,Fail,0.19383156,False,True,0.3333333333333333,0.3076923076923077,0.8719131946563721,0.4725298393995334,Fail
stm32g030,What is the description of CC1NP field from CCER register from TIM17 peripheral for STM32G030 microcontroller?,"Capture/Compare 1 output
              Polarity",CC1NP: Output compare 1 complementary output clear enable,CC1NP Output Channel Polarity,CC1NP: Output compare 1 complementary output clear enable,CC1NP Output Channel Polarity,0.48168388,0.48168388,0.5486431,0.5486431,0.48168388,False,True,0.3333333333333333,0.2807017543859649,0.7825185656547546,0.47216373323871375,Fail,0.5486431,False,False,0.5,0.3829787234042553,0.7910176515579224,0.265233739513032,Fail,0.48168388,False,True,0.3333333333333333,0.2807017543859649,0.7825185656547546,0.47216373323871375,Fail,0.5486431,False,False,0.5,0.3829787234042553,0.7910176515579224,0.265233739513032,Fail
stm32g030,What is the size of AHBRSTR register from RCC peripheral for STM32G030 microcontroller?,32,16,0x28,16,0x28,0.69824684,0.69824684,0.5065114,0.5065114,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.5065114,False,False,0.0,0.25,0.8477986454963684,0.16499536633491518,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.5065114,False,False,0.0,0.25,0.8477986454963684,0.16499536633491518,Fail
stm32g030,What is the address_offset of GTPR register from USART1 peripheral for STM32G030 microcontroller?,0x10,0x24,0x10,0x24,0x10,0.7079176,0.7079176,1.0,1.0,0.7079176,False,False,0.0,0.5,0.9537148475646973,0.20345310568809508,Fail,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,0.7079176,False,False,0.0,0.5,0.9537148475646973,0.20345310568809508,Fail,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass
stm32g030,What is the bit_width of EXTI16_23 field from EXTICR1 register from EXTI peripheral for STM32G030 microcontroller?,8,222/989,4,222/989,4,0.25960153,0.25960153,0.7573589,0.7573589,0.25960153,True,False,0.0,0.1428571428571429,0.8635667562484741,0.4496579472507749,Fail,0.7573589,False,False,0.0,0.0,0.9991793036460876,0.1877448409795761,Fail,0.25960153,True,False,0.0,0.1428571428571429,0.8635667562484741,0.4496579472507749,Fail,0.7573589,False,False,0.0,0.0,0.9991793036460876,0.1877448409795761,Fail
stm32g030,What is the bit_width of CCPC field from CR2 register from TIM16 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_offset of OC1M field from CCMR1_Output register from TIM14 peripheral for STM32G030 microcontroller?,4,12,12,12,12,0.6974304,0.6974304,0.6974304,0.6974304,0.6974304,False,False,0.0,0.0,0.9993846416473389,0.18477921485900878,Fail,0.6974304,False,False,0.0,0.0,0.9993846416473389,0.18477921485900878,Fail,0.6974304,False,False,0.0,0.0,0.9993846416473389,0.18477921485900878,Fail,0.6974304,False,False,0.0,0.0,0.9993846416473389,0.18477921485900878,Fail
stm32g030,What is the bit_offset of TXFT field from ISR register from USART2 peripheral for STM32G030 microcontroller?,27,0x18,24,0x18,24,0.35568994,0.35568994,0.8056216,0.8056216,0.35568994,False,False,0.0,0.0,0.8589134812355042,0.1466215193271637,Fail,0.8056216,False,False,0.0,0.5,0.9992172122001648,0.2151636630296707,Fail,0.35568994,False,False,0.0,0.0,0.8589134812355042,0.1466215193271637,Fail,0.8056216,False,False,0.0,0.5,0.9992172122001648,0.2151636630296707,Fail
stm32g030,What is the bit_offset of BERRCF field from ICR register from I2C1 peripheral for STM32G030 microcontroller?,8,24,20,24,20,0.7101001,0.7101001,0.6506514,0.6506514,0.7101001,False,False,0.0,0.0,0.9991757869720459,0.1853813737630844,Fail,0.6506514,False,False,0.0,0.0,0.9990531206130981,0.18239053785800935,Fail,0.7101001,False,False,0.0,0.0,0.9991757869720459,0.1853813737630844,Fail,0.6506514,False,False,0.0,0.0,0.9990531206130981,0.18239053785800935,Fail
stm32g030,What is the bit_width of PSC field from GTPR register from USART2 peripheral for STM32G030 microcontroller?,8,10,10,10,10,0.70526737,0.70526737,0.70526737,0.70526737,0.70526737,False,False,0.0,0.0,0.9998614192008972,0.18524258136749266,Fail,0.70526737,False,False,0.0,0.0,0.9998614192008972,0.18524258136749266,Fail,0.70526737,False,False,0.0,0.0,0.9998614192008972,0.18524258136749266,Fail,0.70526737,False,False,0.0,0.0,0.9998614192008972,0.18524258136749266,Fail
stm32g030,What is the bit_width of CGIF5 field from DMA_IFCR register from DMA peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_offset of ODR8 field from ODR register from GPIOB peripheral for STM32G030 microcontroller?,8,8,8,8,8,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999995231628418,0.9999999284744263,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999995231628418,0.9999999284744263,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass
stm32g030,What is the description of KR register from IWDG peripheral for STM32G030 microcontroller?,Key register,IWDG key register (IWDG_KR),IWDG key register (IWDG_KR),IWDG key register (IWDG_KR),IWDG key register (IWDG_KR),0.6738404,0.6738404,0.6738404,0.6738404,0.6738404,True,True,0.6666666666666666,0.40740740740740744,0.8463361263275146,0.8643461428306721,Pass,0.6738404,True,True,0.6666666666666666,0.40740740740740744,0.8463361263275146,0.8643461428306721,Pass,0.6738404,True,True,0.6666666666666666,0.40740740740740744,0.8463361263275146,0.8643461428306721,Pass,0.6738404,True,True,0.6666666666666666,0.40740740740740744,0.8463361263275146,0.8643461428306721,Pass
stm32g030,What is the bit_width of BERR field from ISR register from I2C2 peripheral for STM32G030 microcontroller?,1,31,4,31,4,0.5051651,0.5051651,0.768664,0.768664,0.5051651,True,False,0.0,0.5,0.9993280172348022,0.5001574575901031,Partial,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,0.5051651,True,False,0.0,0.5,0.9993280172348022,0.5001574575901031,Partial,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the size of PUCRC register from PWR peripheral for STM32G030 microcontroller?,32,0x48,0x18,0x48,0x18,0.47228658,0.47228658,0.38905215,0.38905215,0.47228658,False,False,0.0,0.0,0.8576667904853821,0.15226434767246247,Fail,0.38905215,False,False,0.0,0.0,0.8596659898757935,0.14840250611305236,Fail,0.47228658,False,False,0.0,0.0,0.8576667904853821,0.15226434767246247,Fail,0.38905215,False,False,0.0,0.0,0.8596659898757935,0.14840250611305236,Fail
stm32g030,What is the description of CC4S field from CCMR2_Output register from TIM3 peripheral for STM32G030 microcontroller?,"Capture/Compare 4
              selection",CC4S[1:0]: Capture/Compare 4 selection,CC4S[1:0]: Capture/Compare 4 selection,CC4S[1:0]: Capture/Compare 4 selection,CC4S[1:0]: Capture/Compare 4 selection,0.83610755,0.83610755,0.83610755,0.83610755,0.83610755,True,True,0.8571428571428571,0.3902439024390244,0.7661883234977722,0.8976743926777658,Pass,0.83610755,True,True,0.8571428571428571,0.3902439024390244,0.7661883234977722,0.8976743926777658,Pass,0.83610755,True,True,0.8571428571428571,0.3902439024390244,0.7661883234977722,0.8976743926777658,Pass,0.83610755,True,True,0.8571428571428571,0.3902439024390244,0.7661883234977722,0.8976743926777658,Pass
stm32g030,What is the bit_width of TCBGT field from ISR register from USART2 peripheral for STM32G030 microcontroller?,1,1,4,1,4,1.0,1.0,0.768664,0.768664,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the description of OVRCF field from ICR register from I2C1 peripheral for STM32G030 microcontroller?,"Overrun/Underrun flag
              clear",OVRCF: Overrun Control Flag,Overrun flag clear enable,OVRCF: Overrun Control Flag,Overrun flag clear enable,0.66158146,0.66158146,0.80772424,0.80772424,0.66158146,False,True,0.28571428571428575,0.24390243902439024,0.7779101729393005,0.469103577868033,Fail,0.80772424,False,True,0.5714285714285715,0.3902439024390244,0.8006254434585571,0.5442779377985499,Partial,0.66158146,False,True,0.28571428571428575,0.24390243902439024,0.7779101729393005,0.469103577868033,Fail,0.80772424,False,True,0.5714285714285715,0.3902439024390244,0.8006254434585571,0.5442779377985499,Partial
stm32g030,What is the description of PSC register from TIM17 peripheral for STM32G030 microcontroller?,prescaler,16.3.3 Prescaler control register (TIM17_PSC),16.3.3 Prescaler description,16.3.3 Prescaler control register (TIM17_PSC),16.3.3 Prescaler description,0.5381084,0.5381084,0.7310596,0.7310596,0.5381084,True,True,0.33333333333333337,0.1777777777777778,0.8395499587059021,0.7783934697839949,Pass,0.7310596,True,True,0.5,0.2857142857142857,0.865654706954956,0.8306869008711406,Pass,0.5381084,True,True,0.33333333333333337,0.1777777777777778,0.8395499587059021,0.7783934697839949,Pass,0.7310596,True,True,0.5,0.2857142857142857,0.865654706954956,0.8306869008711406,Pass
stm32g030,What is the bit_width of CC2NP field from CCER register from TIM3 peripheral for STM32G030 microcontroller?,1,10,1,10,1,0.61559385,0.61559385,1.0,1.0,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_width of OIS1N field from CR2 register from TIM17 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_width of HT2 field from ADC_AWD2TR register from ADC peripheral for STM32G030 microcontroller?,12,12,4,12,4,1.0000001,1.0000001,0.6974304,0.6974304,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,0.6974304,False,False,0.0,0.0,0.9993846416473389,0.18477921485900878,Fail,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,0.6974304,False,False,0.0,0.0,0.9993846416473389,0.18477921485900878,Fail
stm32g030,What is the bit_width of OVR field from SR register from SPI1 peripheral for STM32G030 microcontroller?,1,1,4,1,4,1.0,1.0,0.768664,0.768664,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the bit_offset of ADDR field from ISR register from I2C1 peripheral for STM32G030 microcontroller?,3,0x18,0x10,0x18,0x10,0.35701475,0.35701475,0.30045903,0.30045903,0.35701475,False,False,0.0,0.0,0.8595237135887146,0.14677929431200026,Fail,0.30045903,False,False,0.0,0.0,0.8628357648849487,0.1444483160972595,Fail,0.35701475,False,False,0.0,0.0,0.8595237135887146,0.14677929431200026,Fail,0.30045903,False,False,0.0,0.0,0.8628357648849487,0.1444483160972595,Fail
stm32g030,What is the description of FSTPG field from CR register from FLASH peripheral for STM32G030 microcontroller?,Fast programming,FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG,FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG,FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG,FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG FSTPG,0.2519279,0.2519279,0.2519279,0.2519279,0.2519279,False,True,0.0,0.0013029315960911836,0.6931807994842529,0.3666386621142055,Fail,0.2519279,False,True,0.0,0.0013029315960911836,0.6931807994842529,0.3666386621142055,Fail,0.2519279,False,True,0.0,0.0013029315960911836,0.6931807994842529,0.3666386621142055,Fail,0.2519279,False,True,0.0,0.0013029315960911836,0.6931807994842529,0.3666386621142055,Fail
stm32g030,What is the bit_offset of PA field from DMA_CPAR1 register from DMA peripheral for STM32G030 microcontroller?,0,0x00000000,0,0x00000000,0,0.58084786,0.58084786,1.0000001,1.0000001,0.58084786,True,False,0.0,0.09999999999999998,0.8295813202857971,0.45847959101200103,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,0.58084786,True,False,0.0,0.09999999999999998,0.8295813202857971,0.45847959101200103,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass
stm32g030,What is the size of AF1 register from TIM17 peripheral for STM32G030 microcontroller?,32,16,32,16,32,0.69824684,0.69824684,0.9999999,0.9999999,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32g030,What is the bit_offset of FSTPG field from CR register from FLASH peripheral for STM32G030 microcontroller?,18,16,12,16,12,0.8147062,0.8147062,0.6573684,0.6573684,0.8147062,False,False,0.0,0.5,0.9997383952140808,0.21569606959819793,Fail,0.6573684,False,False,0.0,0.5,0.9997729063034058,0.20783435702323913,Fail,0.8147062,False,False,0.0,0.5,0.9997383952140808,0.21569606959819793,Fail,0.6573684,False,False,0.0,0.5,0.9997729063034058,0.20783435702323913,Fail
stm32g030,What is the description of CHTIF4 field from DMA_IFCR register from DMA peripheral for STM32G030 microcontroller?,half transfer flag clear for channel 4,Half Transfer (HT) Flag for Channel 4 Interrupt Clear Register.,Half Transfer Interrupt Flag 4 Set Register (DMA_IFSCLR4),Half Transfer (HT) Flag for Channel 4 Interrupt Clear Register.,Half Transfer Interrupt Flag 4 Set Register (DMA_IFSCLR4),0.75062525,0.75062525,0.5706407,0.5706407,0.75062525,False,True,0.8235294117647058,0.4285714285714286,0.8860328197479248,0.606570639379886,Partial,0.5706407,False,True,0.5333333333333333,0.3508771929824561,0.833891749382019,0.527826322881799,Partial,0.75062525,False,True,0.8235294117647058,0.4285714285714286,0.8860328197479248,0.606570639379886,Partial,0.5706407,False,True,0.5333333333333333,0.3508771929824561,0.833891749382019,0.527826322881799,Partial
stm32g030,What is the bit_offset of PU7 field from PUCRE register from PWR peripheral for STM32G030 microcontroller?,7,27,21,27,21,0.6517033,0.6517033,0.59821904,0.59821904,0.6517033,True,False,0.0,0.5,0.9993597865104675,0.5074891328811645,Partial,0.59821904,False,False,0.0,0.0,0.9996342062950134,0.17985608279705048,Fail,0.6517033,True,False,0.0,0.5,0.9993597865104675,0.5074891328811645,Partial,0.59821904,False,False,0.0,0.0,0.9996342062950134,0.17985608279705048,Fail
stm32g030,What is the bit_offset of MODER3 field from MODER register from GPIOF peripheral for STM32G030 microcontroller?,6,12,12,12,12,0.76992726,0.76992726,0.76992726,0.76992726,0.76992726,False,False,0.0,0.0,0.99932461977005,0.18839505612850188,Fail,0.76992726,False,False,0.0,0.0,0.99932461977005,0.18839505612850188,Fail,0.76992726,False,False,0.0,0.0,0.99932461977005,0.18839505612850188,Fail,0.76992726,False,False,0.0,0.0,0.99932461977005,0.18839505612850188,Fail
stm32g030,What is the description of AFSEL14 field from AFRH register from GPIOA peripheral for STM32G030 microcontroller?,"Alternate function selection for port x
              bit y (y = 8..15)",AF7 Alternate Function Selection for PD14 Pin/Port A Alternate Function 14 Register (GPIO_AFSEL14),Alternate function selection for PE14 pin/Channel 14/TIM14/TIM20/TIM21/TIM22/TIM23/TIM24/TIM25/TIM26/TIM27/TIM28/TIM29/TIM30/TIM31/TIM32/TIM33/TIM34/TIM4/TIM5/TIM6/TIM7/TIM8/TIM9/TIM10/TIM11/TIM12/TIM13/TIM14/TIM15/TIM16/TIM17/TIM18/TIM19/TIM20/TIM21/TIM22/TIM23/TIM24/TIM25/TIM26/TIM27/TIM28/TIM29/TIM30/TIM31/TIM32/TIM33/TIM34/TIM40/TIM41/TIM42/TIM43/TIM44/TIM45/TIM46/TIM47/TIM48/TIM49/TIM50/TIM51/TIM52/TIM53/TIM54/TIM55/TIM56/TIM57/TIM58/TIM59/TIM60/TIM61/TIM62/TIM63/TIM64/TIM65/TIM66/TIM67/TIM68/TIM69/TIM70/TIM71/TIM72/TIM73/TIM74/TIM75/TIM76/TIM77/TIM78/TIM79/TIM80/TIM81/TIM82/TIM83/TIM84/TIM85/TIM86/TIM87/TIM88/TIM89/TIM90/TIM91/TIM92/TIM93/TIM94/TIM95/TIM96/TIM97/TIM98/TIM99/TIM100/TIM101/TIM102/TIM103/TIM104/TIM105/TIM106/TIM107/TIM108/TIM109/TIM110/TIM111/TIM112/TIM113/TIM114/TIM115/TIM116/TIM117/TIM118/TIM119/TIM120/TIM121/TIM122/TIM123/TIM124/TIM125/TIM126/TIM127/TIM128/TIM129/TIM130/TIM131/TIM132/TIM133/TIM134/TIM135/TIM136/T,AF7 Alternate Function Selection for PD14 Pin/Port A Alternate Function 14 Register (GPIO_AFSEL14),Alternate function selection for PE14 pin/Channel 14/TIM14/TIM20/TIM21/TIM22/TIM23/TIM24/TIM25/TIM26/TIM27/TIM28/TIM29/TIM30/TIM31/TIM32/TIM33/TIM34/TIM4/TIM5/TIM6/TIM7/TIM8/TIM9/TIM10/TIM11/TIM12/TIM13/TIM14/TIM15/TIM16/TIM17/TIM18/TIM19/TIM20/TIM21/TIM22/TIM23/TIM24/TIM25/TIM26/TIM27/TIM28/TIM29/TIM30/TIM31/TIM32/TIM33/TIM34/TIM40/TIM41/TIM42/TIM43/TIM44/TIM45/TIM46/TIM47/TIM48/TIM49/TIM50/TIM51/TIM52/TIM53/TIM54/TIM55/TIM56/TIM57/TIM58/TIM59/TIM60/TIM61/TIM62/TIM63/TIM64/TIM65/TIM66/TIM67/TIM68/TIM69/TIM70/TIM71/TIM72/TIM73/TIM74/TIM75/TIM76/TIM77/TIM78/TIM79/TIM80/TIM81/TIM82/TIM83/TIM84/TIM85/TIM86/TIM87/TIM88/TIM89/TIM90/TIM91/TIM92/TIM93/TIM94/TIM95/TIM96/TIM97/TIM98/TIM99/TIM100/TIM101/TIM102/TIM103/TIM104/TIM105/TIM106/TIM107/TIM108/TIM109/TIM110/TIM111/TIM112/TIM113/TIM114/TIM115/TIM116/TIM117/TIM118/TIM119/TIM120/TIM121/TIM122/TIM123/TIM124/TIM125/TIM126/TIM127/TIM128/TIM129/TIM130/TIM131/TIM132/TIM133/TIM134/TIM135/TIM136/T,0.4720587,0.4720587,0.2774982,0.2774982,0.4720587,False,False,0.33333333333333337,0.44897959183673475,0.7845875024795532,0.23040670730224272,Fail,0.2774982,False,False,0.4444444444444444,0.04004214963119068,0.6648149490356445,0.20448814800752577,Fail,0.4720587,False,False,0.33333333333333337,0.44897959183673475,0.7845875024795532,0.23040670730224272,Fail,0.2774982,False,False,0.4444444444444444,0.04004214963119068,0.6648149490356445,0.20448814800752577,Fail
stm32g030,What is the bit_width of TXFEIE field from CR1 register from USART2 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_offset of FTLVL field from SR register from SPI2 peripheral for STM32G030 microcontroller?,11,15,12,15,12,0.666786,0.666786,0.83577025,0.83577025,0.666786,False,False,0.0,0.5,0.9996574521064758,0.20828791856765747,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail,0.666786,False,False,0.0,0.5,0.9996574521064758,0.20828791856765747,Fail,0.83577025,False,False,0.0,0.5,0.9999034404754639,0.21677402853965758,Fail
stm32g030,What is the bit_width of URS field from CR1 register from TIM16 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_width of OT4 field from OTYPER register from GPIOB peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the description of HSERDYF field from CIFR register from RCC peripheral for STM32G030 microcontroller?,HSE ready interrupt flag,HSE ready interrupt flag,HSE clock ready interrupt flag,HSE ready interrupt flag,HSE clock ready interrupt flag,0.99999994,0.99999994,0.9167397,0.9167397,0.99999994,True,True,1.0,1.0,1.0000004768371582,1.0000000685453414,Pass,0.9167397,False,True,0.888888888888889,0.8,0.9672058820724487,0.6586956451998818,Partial,0.99999994,True,True,1.0,1.0,1.0000004768371582,1.0000000685453414,Pass,0.9167397,False,True,0.888888888888889,0.8,0.9672058820724487,0.6586956451998818,Partial
stm32g030,What is the bit_width of PLLR field from PLLSYSCFGR register from RCC peripheral for STM32G030 microcontroller?,3,2,2,2,2,0.86652684,0.86652684,0.86652684,0.86652684,0.86652684,False,False,0.0,0.0,0.9998127222061157,0.19329825043678284,Fail,0.86652684,False,False,0.0,0.0,0.9998127222061157,0.19329825043678284,Fail,0.86652684,False,False,0.0,0.0,0.9998127222061157,0.19329825043678284,Fail,0.86652684,False,False,0.0,0.0,0.9998127222061157,0.19329825043678284,Fail
stm32g030,What is the description of GPIOB peripheral for STM32G030 microcontroller?,General-purpose I/Os,General-purpose I/Os (GPIO),General-purpose I/Os (GPIO),General-purpose I/Os (GPIO),General-purpose I/Os (GPIO),0.8426289,0.8426289,0.8426289,0.8426289,0.8426289,True,True,0.8,0.7407407407407407,0.9389989376068115,0.9300183224898797,Pass,0.8426289,True,True,0.8,0.7407407407407407,0.9389989376068115,0.9300183224898797,Pass,0.8426289,True,True,0.8,0.7407407407407407,0.9389989376068115,0.9300183224898797,Pass,0.8426289,True,True,0.8,0.7407407407407407,0.9389989376068115,0.9300183224898797,Pass
stm32g030,What is the description of PUPDR1 field from PUPDR register from GPIOB peripheral for STM32G030 microcontroller?,"Port x configuration bits (y =
              0..15)",Pull-up bit 1 of Port 1 (1),GPIO port pull-up/pull-down register (GPIOx_PUPDR) (x = A to F),Pull-up bit 1 of Port 1 (1),GPIO port pull-up/pull-down register (GPIOx_PUPDR) (x = A to F),0.47988492,0.47988492,0.31122327,0.31122327,0.47988492,False,False,0.14285714285714285,0.2549019607843137,0.7729228734970093,0.1812492037604169,Fail,0.31122327,False,False,0.23529411764705882,0.2698412698412699,0.7785612940788269,0.19289624455874485,Fail,0.47988492,False,False,0.14285714285714285,0.2549019607843137,0.7729228734970093,0.1812492037604169,Fail,0.31122327,False,False,0.23529411764705882,0.2698412698412699,0.7785612940788269,0.19289624455874485,Fail
stm32g030,What is the address_offset of CCMR1_Input register from TIM16 peripheral for STM32G030 microcontroller?,0x18,0x18,0x18,0x18,0x18,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass,0.9999999,True,True,1.0,1.0,1.0,0.9999999940395355,Pass
stm32g030,What is the description of TEIE field from DMA_CCR2 register from DMA peripheral for STM32G030 microcontroller?,"transfer error interrupt enable
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1).",Transfer error interrupt enable for channel 2.,Transfer error interrupt enable for channel 2.,Transfer error interrupt enable for channel 2.,Transfer error interrupt enable for channel 2.,0.8379315,0.8379315,0.8379315,0.8379315,0.8379315,False,False,0.23255813953488372,0.22564102564102562,0.8738874793052673,0.23077337677413393,Fail,0.8379315,False,False,0.23255813953488372,0.22564102564102562,0.8738874793052673,0.23077337677413393,Fail,0.8379315,False,False,0.23255813953488372,0.22564102564102562,0.8738874793052673,0.23077337677413393,Fail,0.8379315,False,False,0.23255813953488372,0.22564102564102562,0.8738874793052673,0.23077337677413393,Fail
stm32g030,What is the description of ODR2 field from ODR register from GPIOA peripheral for STM32G030 microcontroller?,"Port output data (y =
              0..15)",GPIO port output data register (GPIOx_ODR) (x = A to F) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Port output data register (ODR),GPIO port output data register (GPIOx_ODR) (x = A to F) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Port output data register (ODR),0.46574467,0.46574467,0.4693941,0.4693941,0.46574467,False,False,0.010498687664041996,0.023300970873786353,0.7336446046829224,0.13659871048922506,Fail,0.4693941,False,False,0.5454545454545454,0.45238095238095233,0.7485804557800293,0.2674667294665332,Fail,0.46574467,False,False,0.010498687664041996,0.023300970873786353,0.7336446046829224,0.13659871048922506,Fail,0.4693941,False,False,0.5454545454545454,0.45238095238095233,0.7485804557800293,0.2674667294665332,Fail
stm32g030,What is the bit_offset of OSPEEDR15 field from OSPEEDR register from GPIOF peripheral for STM32G030 microcontroller?,30,15,15,15,15,0.7203963,0.7203963,0.7203963,0.7203963,0.7203963,False,False,0.0,0.0,0.998648464679718,0.18581708371639252,Fail,0.7203963,False,False,0.0,0.0,0.998648464679718,0.18581708371639252,Fail,0.7203963,False,False,0.0,0.0,0.998648464679718,0.18581708371639252,Fail,0.7203963,False,False,0.0,0.0,0.998648464679718,0.18581708371639252,Fail
stm32g030,What is the address_offset of TAMP_IER register from TAMP peripheral for STM32G030 microcontroller?,0x2c,0x38,0x38,0x38,0x38,0.6423009,0.6423009,0.6423009,0.6423009,0.6423009,False,False,0.0,0.5,0.8951201438903809,0.19138306677341463,Fail,0.6423009,False,False,0.0,0.5,0.8951203227043152,0.19138309359550473,Fail,0.6423009,False,False,0.0,0.5,0.8951201438903809,0.19138306677341463,Fail,0.6423009,False,False,0.0,0.5,0.8951203227043152,0.19138309359550473,Fail
stm32g030,What is the description of DBL field from DCR register from TIM1 peripheral for STM32G030 microcontroller?,DMA burst length,DMA base address configuration,DMA base address configuration,DMA base address configuration,DMA base address configuration,0.4305876,0.4305876,0.4305876,0.4305876,0.4305876,False,True,0.28571428571428575,0.3666666666666667,0.9079696536064148,0.4832010180041903,Fail,0.4305876,False,True,0.28571428571428575,0.3666666666666667,0.9079696536064148,0.4832010180041903,Fail,0.4305876,False,True,0.28571428571428575,0.3666666666666667,0.9079696536064148,0.4832010180041903,Fail,0.4305876,False,True,0.28571428571428575,0.3666666666666667,0.9079696536064148,0.4832010180041903,Fail
stm32g030,What is the bit_offset of ARR_L field from ARR register from TIM2 peripheral for STM32G030 microcontroller?,0,0,0,0,0,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass
stm32g030,What is the bit_width of SPI2SMEN field from APBSMENR1 register from RCC peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the description of LCK14 field from LCKR register from GPIOB peripheral for STM32G030 microcontroller?,"Port x lock bit y (y=
              0..15)",Port configuration lock key,Port configuration lock key,Port configuration lock key,Port configuration lock key,0.52630985,0.52630985,0.52630985,0.52630985,0.52630985,False,False,0.36363636363636365,0.2142857142857143,0.7722100019454956,0.2255885511249691,Fail,0.52630985,False,False,0.36363636363636365,0.2142857142857143,0.7722100019454956,0.2255885511249691,Fail,0.52630985,False,False,0.36363636363636365,0.2142857142857143,0.7722100019454956,0.2255885511249691,Fail,0.52630985,False,False,0.36363636363636365,0.2142857142857143,0.7722100019454956,0.2255885511249691,Fail
stm32g030,What is the description of DMA_CMAR4 register from DMA peripheral for STM32G030 microcontroller?,DMA channel x memory address register,"0x14 / 0x14 * (x - 1), (x = 1 to 7)","0x14 / 0x14 * (x - 1), (x = 1 to 7)","0x14 / 0x14 * (x - 1), (x = 1 to 7)","0x14 / 0x14 * (x - 1), (x = 1 to 7)",0.16339508,0.16339508,0.16339508,0.16339508,0.16339508,False,True,0.0,0.08108108108108103,0.7867017984390259,0.38022907766941433,Fail,0.16339508,False,True,0.0,0.08108108108108103,0.7867017984390259,0.38022907766941433,Fail,0.16339508,False,True,0.0,0.08108108108108103,0.7867017984390259,0.38022907766941433,Fail,0.16339508,False,True,0.0,0.08108108108108103,0.7867017984390259,0.38022907766941433,Fail
stm32g030,What is the description of EWUP6 field from CR3 register from PWR peripheral for STM32G030 microcontroller?,Enable WKUP6 wakeup pin,EWUP6: Wakeup pin 6 enable,EWUP6 Wakeup Pin Enable,EWUP6: Wakeup pin 6 enable,EWUP6 Wakeup Pin Enable,0.8082685,0.8082685,0.8043777,0.8043777,0.8082685,False,True,0.6666666666666665,0.3076923076923077,0.9040665626525879,0.5747413574885099,Partial,0.8043777,False,True,0.75,0.30434782608695654,0.9121504426002502,0.5922588414472083,Partial,0.8082685,False,True,0.6666666666666665,0.3076923076923077,0.9040665626525879,0.5747413574885099,Partial,0.8043777,False,True,0.75,0.30434782608695654,0.9121504426002502,0.5922588414472083,Partial
stm32g030,What is the bit_offset of BR2 field from BSRR register from GPIOA peripheral for STM32G030 microcontroller?,18,28,2,28,2,0.6621344,0.6621344,0.44478133,0.44478133,0.6621344,False,False,0.0,0.5,0.9997565746307373,0.20807020664215087,Fail,0.44478133,False,False,0.0,0.0,0.998944103717804,0.1720806822180748,Fail,0.6621344,False,False,0.0,0.5,0.9997565746307373,0.20807020664215087,Fail,0.44478133,False,False,0.0,0.0,0.998944103717804,0.1720806822180748,Fail
stm32g030,What is the bit_width of CC6P field from CCER register from TIM1 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the description of MMS field from CR2 register from TIM3 peripheral for STM32G030 microcontroller?,Master mode selection,TIM3_CR2 MMS[2:0] . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e,Alternate Function 2 Mode Select,TIM3_CR2 MMS[2:0] . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e,Alternate Function 2 Mode Select,0.15980856,0.15980856,0.42709544,0.42709544,0.15980856,False,True,0.0,0.005893909626719096,0.6586537957191467,0.3570831928995012,Fail,0.42709544,False,True,0.25,0.28125,0.9066174626350403,0.4714098915457725,Fail,0.15980856,False,True,0.0,0.005893909626719096,0.6586537957191467,0.3570831928995012,Fail,0.42709544,False,True,0.25,0.28125,0.9066174626350403,0.4714098915457725,Fail
stm32g030,What is the description of OC2CE field from CCMR1_Output register from TIM3 peripheral for STM32G030 microcontroller?,"Output compare 2 clear
              enable",Output compare 2 clear enable,Output compare 2 clear enable,Output compare 2 clear enable,Output compare 2 clear enable,0.99999994,0.99999994,0.99999994,0.99999994,0.99999994,True,True,1.0,0.6744186046511628,0.8292190432548523,0.9581037837405538,Pass,0.99999994,True,True,1.0,0.6744186046511628,0.8292190432548523,0.9581037837405538,Pass,0.99999994,True,True,1.0,0.6744186046511628,0.8292190432548523,0.9581037837405538,Pass,0.99999994,True,True,1.0,0.6744186046511628,0.8292190432548523,0.9581037837405538,Pass
stm32g030,What is the description of CCMR1_Output register from TIM14 peripheral for STM32G030 microcontroller?,"capture/compare mode register 1 (output
          mode)",TIM15_CCMR1 . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R,TIM15_CCMR1 . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R,TIM15_CCMR1 . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R,TIM15_CCMR1 . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R,0.13031954,0.13031954,0.13031954,0.13031954,0.13031954,False,False,0.0,0.013716525146962755,0.6647447347640991,0.10691351325857647,Fail,0.13031954,False,False,0.0,0.013716525146962755,0.6647447347640991,0.10691351325857647,Fail,0.13031954,False,False,0.0,0.013716525146962755,0.6647447347640991,0.10691351325857647,Fail,0.13031954,False,False,0.0,0.013716525146962755,0.6647447347640991,0.10691351325857647,Fail
stm32g030,What is the bit_offset of MSK3 field from RTC_ALRMAR register from RTC peripheral for STM32G030 microcontroller?,23,24,12,24,12,0.81219137,0.81219137,0.6183271,0.6183271,0.81219137,False,False,0.0,0.5,0.9996347427368164,0.2155547797679901,Fail,0.6183271,False,False,0.0,0.0,0.9997687935829163,0.18088167309761047,Fail,0.81219137,False,False,0.0,0.5,0.9996347427368164,0.2155547797679901,Fail,0.6183271,False,False,0.0,0.0,0.9997687935829163,0.18088167309761047,Fail
stm32g030,What is the bit_offset of HTIF5 field from DMA_ISR register from DMA peripheral for STM32G030 microcontroller?,18,25,22,25,22,0.7520038,0.7520038,0.7479584,0.7479584,0.7520038,False,False,0.0,0.0,0.9997075200080872,0.18755631744861603,Fail,0.7479584,False,False,0.0,0.0,0.9997602105140686,0.18736195266246794,Fail,0.7520038,False,False,0.0,0.0,0.9997075200080872,0.18755631744861603,Fail,0.7479584,False,False,0.0,0.0,0.9997602105140686,0.18736195266246794,Fail
stm32g030,What is the description of OSPEEDR11 field from OSPEEDR register from GPIOC peripheral for STM32G030 microcontroller?,"Port x configuration bits (y =
              0..15)",Output speed of I/O pin 11 (x = A to F),Output speed of I/O 11,Output speed of I/O pin 11 (x = A to F),Output speed of I/O 11,0.22284956,0.22284956,0.15912902,0.15912902,0.22284956,False,False,0.1111111111111111,0.21568627450980393,0.7930287718772888,0.16310332986751414,Fail,0.15912902,False,False,0.0,0.17647058823529416,0.7475652098655701,0.12891476206919728,Fail,0.22284956,False,False,0.1111111111111111,0.21568627450980393,0.7930287718772888,0.16310332986751414,Fail,0.15912902,False,False,0.0,0.17647058823529416,0.7475652098655701,0.12891476206919728,Fail
stm32g030,What is the bit_width of CC4OF field from SR register from TIM2 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_width of UG field from EGR register from TIM17 peripheral for STM32G030 microcontroller?,1,1,4,1,4,1.0,1.0,0.768664,0.768664,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the description of HT field from RTC_TR register from RTC peripheral for STM32G030 microcontroller?,Hour tens in BCD format,Hour tens in BCD format,Hour tens in BCD format,Hour tens in BCD format,Hour tens in BCD format,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass
stm32g030,What is the bit_width of EOC field from ADC_ISR register from ADC peripheral for STM32G030 microcontroller?,1,2,4,2,4,0.80541563,0.80541563,0.768664,0.768664,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the bit_offset of PD12 field from PDCRF register from PWR peripheral for STM32G030 microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass
stm32g030,What is the bit_offset of CC1P field from CCER register from TIM1 peripheral for STM32G030 microcontroller?,1,15,3,15,3,0.48225844,0.48225844,0.790561,0.790561,0.48225844,True,False,0.0,0.5,0.9993878602981567,0.4990211009979248,Fail,0.790561,False,False,0.0,0.0,0.9996644258499146,0.18947771489620208,Fail,0.48225844,True,False,0.0,0.5,0.9993878602981567,0.4990211009979248,Fail,0.790561,False,False,0.0,0.0,0.9996644258499146,0.18947771489620208,Fail
stm32g030,What is the size of CR3 register from USART1 peripheral for STM32G030 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32g030,What is the bit_offset of PU2 field from PUCRE register from PWR peripheral for STM32G030 microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass
stm32g030,What is the bit_offset of OA1_7_1 field from OAR1 register from I2C2 peripheral for STM32G030 microcontroller?,1,11,11,11,11,0.58286226,0.58286226,0.58286226,0.58286226,0.58286226,True,False,0.0,0.5,0.9993655681610107,0.5040479481220245,Partial,0.58286226,True,False,0.0,0.5,0.999365508556366,0.5040479391813277,Partial,0.58286226,True,False,0.0,0.5,0.9993655681610107,0.5040479481220245,Partial,0.58286226,True,False,0.0,0.5,0.999365508556366,0.5040479391813277,Partial
stm32g030,List all the fields of CCMR1_Output register from TIM17 peripheral for STM32G030 microcontroller.,"OC1M_2, OC1M, OC1PE, OC1FE, CC1S","CC1S, CC2S, CC3S, CC4S, IC1F, IC2F, IC3F, IC4F, OC1CE, OC1M, OC1PE, OC2CE, OC2M, OC2PE, OC3CE, OC3M, OC3PE, OC4CE, OC4M, OC4PE, UCE, UDIS, URS, DTRS, DTLS, DTBS, DTLS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS","CC1S, CC2S, CC3S, CC4S, IC1F, IC2F, IC3F, IC4F, OC1CE, OC1M, OC1PE, OC2CE, OC2M, OC2PE, OC3CE, OC3M, OC3PE, OC4CE, OC4M, OC4PE, UCE, UGCE, UGAP, UGSEL, URES, URST, USCE, UTCE, UTCC, UTCC2, UTCC3, UTCC4, UTIC, UTIF, UTIE, UTIP, UTPE, UTSEL, UTSS, UTTRG, UT_BKIN, UT_BKIN2, UT_BKIN3, UT_BKIN4, UT_CAPTURE1, UT_CAPTURE2, UT_CAPTURE3, UT_CAPTURE4, UT_CLKI, UT_CLKO, UT_ETRSEL, UT_MODE10X, UT_MODE2X, UT_MODE4X, UT_MODE8X, UT_POLARITY1, UT_POLARITY2, UT_POLARITY3, UT_POLARITY4, UT_SRCSEL, UT_TI1, UT_TI2, UT_TI3, UT_TI4, CC1S, CC2S, CC3S, CC4S, IC1F, IC2F, IC3F, IC4F, OC1CE, OC1M, OC1PE, OC2CE, OC2M, OC2PE, OC3CE, OC3M, OC3PE, OC4CE, OC4M, OC4PE, UCE, UGCE, UGAP, UGSEL, URES, URST, USCE, UTCE, UTCC, UTCC2, UTCC3, UTCC4, UTIC, UTIF, UTIE, UTIP, UTPE, UTSEL, UTSS, UTTRG, UT_BKIN, UT_BKIN2, UT_BKIN3, UT_BKIN4, UT_CAPTURE1, UT_CAPTURE2, UT_CAPTURE3, UT_CAPTURE4, UT_CLKI, UT_CLKO, UT_ETRSEL, UT_MODE10X, UT_MODE2X, UT_MODE4X, UT_MODE8X, UT_POLARITY1, UT_POLARITY2, UT_POLARITY3, UT_POLARITY4, UT_SRCSEL, UT_TI1, UT_TI2, UT_TI3, UT_TI4, CC1S, CC2S, CC3S, CC4S, IC1F, IC2F, IC3F, IC4F, OC1CE, OC1M, OC","CC1S, CC2S, CC3S, CC4S, IC1F, IC2F, IC3F, IC4F, OC1CE, OC1M, OC1PE, OC2CE, OC2M, OC2PE, OC3CE, OC3M, OC3PE, OC4CE, OC4M, OC4PE, UCE, UDIS, URS, DTRS, DTLS, DTBS, DTLS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS, DTBS","CC1S, CC2S, CC3S, CC4S, IC1F, IC2F, IC3F, IC4F, OC1CE, OC1M, OC1PE, OC2CE, OC2M, OC2PE, OC3CE, OC3M, OC3PE, OC4CE, OC4M, OC4PE, UCE, UGCE, UGAP, UGSEL, URES, URST, USCE, UTCE, UTCC, UTCC2, UTCC3, UTCC4, UTIC, UTIF, UTIE, UTIP, UTPE, UTSEL, UTSS, UTTRG, UT_BKIN, UT_BKIN2, UT_BKIN3, UT_BKIN4, UT_CAPTURE1, UT_CAPTURE2, UT_CAPTURE3, UT_CAPTURE4, UT_CLKI, UT_CLKO, UT_ETRSEL, UT_MODE10X, UT_MODE2X, UT_MODE4X, UT_MODE8X, UT_POLARITY1, UT_POLARITY2, UT_POLARITY3, UT_POLARITY4, UT_SRCSEL, UT_TI1, UT_TI2, UT_TI3, UT_TI4, CC1S, CC2S, CC3S, CC4S, IC1F, IC2F, IC3F, IC4F, OC1CE, OC1M, OC1PE, OC2CE, OC2M, OC2PE, OC3CE, OC3M, OC3PE, OC4CE, OC4M, OC4PE, UCE, UGCE, UGAP, UGSEL, URES, URST, USCE, UTCE, UTCC, UTCC2, UTCC3, UTCC4, UTIC, UTIF, UTIE, UTIP, UTPE, UTSEL, UTSS, UTTRG, UT_BKIN, UT_BKIN2, UT_BKIN3, UT_BKIN4, UT_CAPTURE1, UT_CAPTURE2, UT_CAPTURE3, UT_CAPTURE4, UT_CLKI, UT_CLKO, UT_ETRSEL, UT_MODE10X, UT_MODE2X, UT_MODE4X, UT_MODE8X, UT_POLARITY1, UT_POLARITY2, UT_POLARITY3, UT_POLARITY4, UT_SRCSEL, UT_TI1, UT_TI2, UT_TI3, UT_TI4, CC1S, CC2S, CC3S, CC4S, IC1F, IC2F, IC3F, IC4F, OC1CE, OC1M, OC",0.5771347,0.5771347,0.5199998,0.5199998,0.5771347,False,True,0.020512820512820513,0.022727272727272707,0.7755677700042725,0.40043082966115373,Fail,0.5199998,False,True,0.02777777777777778,0.028258887876025485,0.8004936575889587,0.4030425386933296,Fail,0.5771347,False,True,0.020512820512820513,0.022727272727272707,0.7755677700042725,0.40043082966115373,Fail,0.5199998,False,True,0.02777777777777778,0.028258887876025485,0.8004936575889587,0.4030425386933296,Fail
stm32g030,What is the bit_offset of HTIE field from DMA_CCR4 register from DMA peripheral for STM32G030 microcontroller?,2,19,12,19,12,0.45777643,0.45777643,0.6423191,0.6423191,0.45777643,False,False,0.0,0.0,0.9994795918464661,0.17281076014041902,Fail,0.6423191,True,False,0.0,0.5,0.9993382096290588,0.5070166856050491,Partial,0.45777643,False,False,0.0,0.0,0.9994795918464661,0.17281076014041902,Fail,0.6423191,True,False,0.0,0.5,0.9993382096290588,0.5070166856050491,Partial
stm32g030,What is the bit_offset of MT field from RTC_DR register from RTC peripheral for STM32G030 microcontroller?,12,12,21,12,21,1.0000001,1.0000001,0.6948294,0.6948294,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,0.6948294,False,False,0.0,0.0,0.9996758699417114,0.18469285070896146,Fail,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,0.6948294,False,False,0.0,0.0,0.9996758699417114,0.18469285070896146,Fail
stm32g030,What is the description of OC3FE field from CCMR2_Input register from TIM1 peripheral for STM32G030 microcontroller?,"Output compare 3 fast
              enable",Output Compare 3 fast enable,Output Compare 3 fast enable,Output Compare 3 fast enable,Output Compare 3 fast enable,1.0,1.0,1.0,1.0,1.0,True,True,1.0,0.6428571428571428,0.8252678513526917,0.955933034845761,Pass,1.0,True,True,1.0,0.6428571428571428,0.8252678513526917,0.955933034845761,Pass,1.0,True,True,1.0,0.6428571428571428,0.8252678513526917,0.955933034845761,Pass,1.0,True,True,1.0,0.6428571428571428,0.8252678513526917,0.955933034845761,Pass
stm32g030,What is the bit_offset of WDU field from RTC_DR register from RTC peripheral for STM32G030 microcontroller?,13,0,0,0,0,0.34174216,0.34174216,0.34174216,0.34174216,0.34174216,False,False,0.0,0.0,0.9777044653892517,0.16374277770519258,Fail,0.34174216,False,False,0.0,0.0,0.9777044653892517,0.16374277770519258,Fail,0.34174216,False,False,0.0,0.0,0.9777044653892517,0.16374277770519258,Fail,0.34174216,False,False,0.0,0.0,0.9777044653892517,0.16374277770519258,Fail
stm32g030,What is the bit_width of TIMOUTCF field from ICR register from I2C2 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the description of TIM6EN field from APBENR1 register from RCC peripheral for STM32G030 microcontroller?,TIM6 timer clock enable,USART6 clock enable(1),USART6 clock enable(1) Set and cleared by software. 0: Disable 1: Enable,USART6 clock enable(1),USART6 clock enable(1) Set and cleared by software. 0: Disable 1: Enable,0.61735237,0.61735237,0.5147941,0.5147941,0.61735237,False,True,0.28571428571428575,0.4347826086956522,0.9177711009979248,0.4974152710497009,Fail,0.5147941,False,True,0.25,0.19444444444444442,0.8859759569168091,0.4683583213223351,Fail,0.61735237,False,True,0.28571428571428575,0.4347826086956522,0.9177711009979248,0.4974152710497009,Fail,0.5147941,False,True,0.25,0.19444444444444442,0.8859759569168091,0.4683583213223351,Fail
stm32g030,What is the bit_offset of OVRIE field from ADC_IER register from ADC peripheral for STM32G030 microcontroller?,4,15,15,15,15,0.58196014,0.58196014,0.58196014,0.58196014,0.58196014,False,False,0.0,0.0,0.999275267124176,0.17898929715156553,Fail,0.58196014,False,False,0.0,0.0,0.999275267124176,0.17898929715156553,Fail,0.58196014,False,False,0.0,0.0,0.999275267124176,0.17898929715156553,Fail,0.58196014,False,False,0.0,0.0,0.999275267124176,0.17898929715156553,Fail
stm32g030,What is the description of SPI1EN field from APBENR2 register from RCC peripheral for STM32G030 microcontroller?,SPI1 clock enable,SPI1 timer clock enable(1),SPI1 clock enable(1),SPI1 timer clock enable(1),SPI1 clock enable(1),0.91592884,0.91592884,0.9822546,0.9822546,0.91592884,False,True,0.5714285714285715,0.6538461538461539,0.9514541625976562,0.5854925883995309,Partial,0.9822546,True,True,0.6666666666666666,0.85,0.9538307189941406,0.9180206724007924,Pass,0.91592884,False,True,0.5714285714285715,0.6538461538461539,0.9514541625976562,0.5854925883995309,Partial,0.9822546,True,True,0.6666666666666666,0.85,0.9538307189941406,0.9180206724007924,Pass
stm32g030,What is the bit_width of RMVF field from CSR register from RCC peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_offset of OC1FE field from CCMR1_Output register from TIM16 peripheral for STM32G030 microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass
stm32g030,What is the description of CC1S field from CCMR1_Input register from TIM17 peripheral for STM32G030 microcontroller?,"Capture/Compare 1
              selection","CC1 channel is configured as input, IC1 is mapped on TI2. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)",CC1S[1:0]: Capture/Compare 1 selection,"CC1 channel is configured as input, IC1 is mapped on TI2. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)",CC1S[1:0]: Capture/Compare 1 selection,0.14428085,0.14428085,0.81965643,0.81965643,0.14428085,False,False,0.0,0.18125000000000002,0.7280691266059875,0.12548691153526306,Fail,0.81965643,True,True,0.8571428571428571,0.3902439024390244,0.7729412913322449,0.8978647818341073,Pass,0.14428085,False,False,0.0,0.18125000000000002,0.7280691266059875,0.12548691153526306,Fail,0.81965643,True,True,0.8571428571428571,0.3902439024390244,0.7729412913322449,0.8978647818341073,Pass
stm32g030,What is the bit_offset of PU6 field from PUCRA register from PWR peripheral for STM32G030 microcontroller?,6,26,22,26,22,0.6453868,0.6453868,0.53998387,0.53998387,0.6453868,True,False,0.0,0.5,0.9988842606544495,0.5071019798517227,Partial,0.53998387,False,False,0.0,0.0,0.9986390471458435,0.17679505050182343,Fail,0.6453868,True,False,0.0,0.5,0.9988842606544495,0.5071019798517227,Partial,0.53998387,False,False,0.0,0.0,0.9986390471458435,0.17679505050182343,Fail
stm32g030,What is the bit_width of USART1SEL field from CCIPR register from RCC peripheral for STM32G030 microcontroller?,2,0x58,16,0x58,16,0.40545076,0.40545076,0.5123863,0.5123863,0.40545076,False,False,0.0,0.0,0.8505301475524902,0.14785206019878386,Fail,0.5123863,False,False,0.0,0.0,0.9994017481803894,0.17552957832813265,Fail,0.40545076,False,False,0.0,0.0,0.8505301475524902,0.14785206019878386,Fail,0.5123863,False,False,0.0,0.0,0.9994017481803894,0.17552957832813265,Fail
stm32g030,What is the bit_offset of OC2FE field from CCMR1_Input register from TIM1 peripheral for STM32G030 microcontroller?,10,10,14,10,14,1.0,1.0,0.61063015,0.61063015,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.61063015,False,False,0.0,0.5,0.9997443556785583,0.20549316108226776,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.61063015,False,False,0.0,0.5,0.9997443556785583,0.20549316108226776,Fail
stm32g030,What is the description of OC4M field from CCMR2_Output register from TIM3 peripheral for STM32G030 microcontroller?,Output compare 4 mode,Output Compare 4 mode,Output Compare 4 mode,Output Compare 4 mode,Output Compare 4 mode,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,0.9523809523809523,0.9876944422721863,0.9957732258808045,Pass,1.0000002,True,True,1.0,0.9523809523809523,0.9876944422721863,0.9957732258808045,Pass,1.0000002,True,True,1.0,0.9523809523809523,0.9876944422721863,0.9957732258808045,Pass,1.0000002,True,True,1.0,0.9523809523809523,0.9876944422721863,0.9957732258808045,Pass
stm32g030,What is the bit_width of OC2PE field from CCMR1_Output register from TIM2 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_offset of IM12 field from IMR1 register from EXTI peripheral for STM32G030 microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass
stm32g030,List all the fields of AF1 register from TIM17 peripheral for STM32G030 microcontroller.,"BKINE, BKCMP1E, BKCMP2E, BKDFBK1E, BKINP, BKCMP1P, BKCMP2P","ETI0, ETI1, ETI2, ETI3, ETI4, ETI5, ETI6, ETI7, ETI8, ETI9, ETI10, ETI11, ETI12, ETI13, ETI14, ETI15, ETIF0, ETIF1, ETIF2, ETIF3, ETIF4, ETIF5, ETIF6, ETIF7, ETIF8, ETIF9, ETIF10, ETIF11, ETIF12, ETIF13, ETIF14, ETIF15, ETIF0P, ETIF1P, ETIF2P, ETIF3P, ETIF4P, ETIF5P, ETIF6P, ETIF7P, ETIF8P, ETIF9P, ETIF10P, ETIF11P, ETIF12P, ETIF13P, ETIF14P, ETIF15P, ETIF0F, ETIF1F, ETIF2F, ETIF3F, ETIF4F, ETIF5F, ETIF6F, ETIF7F, ETIF8F, ETIF9F, ETIF10F, ETIF11F, ETIF12F, ETIF13F, ETIF14F, ETIF15F, ETIF0NP, ETIF1NP, ETIF2NP, ETIF3NP, ETIF4NP, ETIF5NP, ETIF6NP, ETIF7NP, ETIF8NP, ETIF9NP, ETIF10NP, ETIF11NP, ETIF12NP, ETIF13NP, ETIF14NP, ETIF15NP, ETIF0P, ETIF1P, ETIF2P, ETIF3P, ETIF4P, ETIF5P, ETIF6P, ETIF7P, ETIF8P, ETIF9P, ETIF10P, ETIF11P, ETIF12P, ETIF13P, ETIF14P, ETIF15P, ETIF0F, ETIF1F, ETIF2F, ETIF3F, ETIF4F, ETIF5F, ETIF6F, ETIF7F, ETIF8F, ETIF9F, ETIF10F, ETIF11F, ETIF12F, ETIF13F, ETIF14F, ETIF15F, ETIF0NP, ETIF1NP, ETIF2NP, ETIF3NP, ETIF4NP, ETIF5NP, ETIF6NP, ETIF7NP, ETIF8NP, ETIF9NP, ETIF10NP, ETIF11NP, ETIF12NP, ETIF13NP, ETIF14NP, ETIF15NP,","TIM17_AF1_0, TIM17_AF1_1, TIM17_AF1_2, TIM17_AF1_3, TIM17_AF1_4, TIM17_AF1_5, TIM17_AF1_6, TIM17_AF1_7, TIM17_AF1_8, TIM17_AF1_9, TIM17_AF1_10, TIM17_AF1_11, TIM17_AF1_12, TIM17_AF1_13, TIM17_AF1_14, TIM17_AF1_15, TIM17_AF1_16, TIM17_AF1_17, TIM17_AF1_18, TIM17_AF1_19, TIM17_AF1_20, TIM17_AF1_21, TIM17_AF1_22, TIM17_AF1_23, TIM17_AF1_24, TIM17_AF1_25, TIM17_AF1_26, TIM17_AF1_27, TIM17_AF1_28, TIM17_AF1_29, TIM17_AF1_30, TIM17_AF1_31, TIM17_AF1_32, TIM17_AF1_33, TIM17_AF1_34, TIM17_AF1_35, TIM17_AF1_36, TIM17_AF1_37, TIM17_AF1_38, TIM17_AF1_39, TIM17_AF1_40, TIM17_AF1_41, TIM17_AF1_42, TIM17_AF1_43, TIM17_AF1_44, TIM17_AF1_45, TIM17_AF1_46, TIM17_AF1_47, TIM17_AF1_48, TIM17_AF1_49, TIM17_AF1_50, TIM17_AF1_51, TIM17_AF1_52, TIM17_AF1_53, TIM17_AF1_54, TIM17_AF1_55, TIM17_AF1_56, TIM17_AF1_57, TIM17_AF1_58, TIM17_AF1_59, TIM17_AF1_60, TIM17_AF1_61, TIM17_AF1_62, TIM17_AF1_63, TIM17_AF1_64, TIM17_AF1_65, TIM17_AF1_66, TIM17_AF1_67, TIM17_AF1_68, TIM17_AF1_69, TIM17_AF1_","ETI0, ETI1, ETI2, ETI3, ETI4, ETI5, ETI6, ETI7, ETI8, ETI9, ETI10, ETI11, ETI12, ETI13, ETI14, ETI15, ETIF0, ETIF1, ETIF2, ETIF3, ETIF4, ETIF5, ETIF6, ETIF7, ETIF8, ETIF9, ETIF10, ETIF11, ETIF12, ETIF13, ETIF14, ETIF15, ETIF0P, ETIF1P, ETIF2P, ETIF3P, ETIF4P, ETIF5P, ETIF6P, ETIF7P, ETIF8P, ETIF9P, ETIF10P, ETIF11P, ETIF12P, ETIF13P, ETIF14P, ETIF15P, ETIF0F, ETIF1F, ETIF2F, ETIF3F, ETIF4F, ETIF5F, ETIF6F, ETIF7F, ETIF8F, ETIF9F, ETIF10F, ETIF11F, ETIF12F, ETIF13F, ETIF14F, ETIF15F, ETIF0NP, ETIF1NP, ETIF2NP, ETIF3NP, ETIF4NP, ETIF5NP, ETIF6NP, ETIF7NP, ETIF8NP, ETIF9NP, ETIF10NP, ETIF11NP, ETIF12NP, ETIF13NP, ETIF14NP, ETIF15NP, ETIF0P, ETIF1P, ETIF2P, ETIF3P, ETIF4P, ETIF5P, ETIF6P, ETIF7P, ETIF8P, ETIF9P, ETIF10P, ETIF11P, ETIF12P, ETIF13P, ETIF14P, ETIF15P, ETIF0F, ETIF1F, ETIF2F, ETIF3F, ETIF4F, ETIF5F, ETIF6F, ETIF7F, ETIF8F, ETIF9F, ETIF10F, ETIF11F, ETIF12F, ETIF13F, ETIF14F, ETIF15F, ETIF0NP, ETIF1NP, ETIF2NP, ETIF3NP, ETIF4NP, ETIF5NP, ETIF6NP, ETIF7NP, ETIF8NP, ETIF9NP, ETIF10NP, ETIF11NP, ETIF12NP, ETIF13NP, ETIF14NP, ETIF15NP,","TIM17_AF1_0, TIM17_AF1_1, TIM17_AF1_2, TIM17_AF1_3, TIM17_AF1_4, TIM17_AF1_5, TIM17_AF1_6, TIM17_AF1_7, TIM17_AF1_8, TIM17_AF1_9, TIM17_AF1_10, TIM17_AF1_11, TIM17_AF1_12, TIM17_AF1_13, TIM17_AF1_14, TIM17_AF1_15, TIM17_AF1_16, TIM17_AF1_17, TIM17_AF1_18, TIM17_AF1_19, TIM17_AF1_20, TIM17_AF1_21, TIM17_AF1_22, TIM17_AF1_23, TIM17_AF1_24, TIM17_AF1_25, TIM17_AF1_26, TIM17_AF1_27, TIM17_AF1_28, TIM17_AF1_29, TIM17_AF1_30, TIM17_AF1_31, TIM17_AF1_32, TIM17_AF1_33, TIM17_AF1_34, TIM17_AF1_35, TIM17_AF1_36, TIM17_AF1_37, TIM17_AF1_38, TIM17_AF1_39, TIM17_AF1_40, TIM17_AF1_41, TIM17_AF1_42, TIM17_AF1_43, TIM17_AF1_44, TIM17_AF1_45, TIM17_AF1_46, TIM17_AF1_47, TIM17_AF1_48, TIM17_AF1_49, TIM17_AF1_50, TIM17_AF1_51, TIM17_AF1_52, TIM17_AF1_53, TIM17_AF1_54, TIM17_AF1_55, TIM17_AF1_56, TIM17_AF1_57, TIM17_AF1_58, TIM17_AF1_59, TIM17_AF1_60, TIM17_AF1_61, TIM17_AF1_62, TIM17_AF1_63, TIM17_AF1_64, TIM17_AF1_65, TIM17_AF1_66, TIM17_AF1_67, TIM17_AF1_68, TIM17_AF1_69, TIM17_AF1_",0.3497521,0.3497521,0.39587754,0.39587754,0.3497521,False,True,0.0,0.03127962085308056,0.7666631937026978,0.3840510650141544,Fail,0.39587754,False,True,0.0,0.024489795918367308,0.7367256283760071,0.38152721105789655,Fail,0.3497521,False,True,0.0,0.03127962085308056,0.7666631937026978,0.3840510650141544,Fail,0.39587754,False,True,0.0,0.024489795918367308,0.7367256283760071,0.38152721105789655,Fail
stm32g030,What is the bit_offset of UESM field from CR1 register from USART1 peripheral for STM32G030 microcontroller?,1,10: HSI16,17,10: HSI16,17,0.37572694,0.37572694,0.460397,0.460397,0.37572694,True,False,0.0,0.11111111111111116,0.8634148836135864,0.4538541350099775,Fail,0.460397,True,False,0.0,0.5,0.9994932413101196,0.4979438364505768,Fail,0.37572694,True,False,0.0,0.11111111111111116,0.8634148836135864,0.4538541350099775,Fail,0.460397,True,False,0.0,0.5,0.9994932413101196,0.4979438364505768,Fail
stm32g030,What is the description of PU5 field from PUCRF register from PWR peripheral for STM32G030 microcontroller?,"Port F pull-up bit y
              (y=0..15)",PU5: Port F pull-up bit y (y = 5 to 15)(1),Pull-up bit y (y = 0 to 15),PU5: Port F pull-up bit y (y = 5 to 15)(1),Pull-up bit y (y = 0 to 15),0.8049079,0.8049079,0.8364533,0.8364533,0.8049079,False,False,0.5882352941176471,0.5227272727272727,0.8402037620544434,0.31005938266687855,Fail,0.8364533,False,True,0.42857142857142855,0.4772727272727273,0.8549055457115173,0.5296364198644441,Partial,0.8049079,False,False,0.5882352941176471,0.5227272727272727,0.8402037620544434,0.31005938266687855,Fail,0.8364533,False,True,0.42857142857142855,0.4772727272727273,0.8549055457115173,0.5296364198644441,Partial
stm32g030,What is the bit_width of EXTI8_15 field from EXTICR4 register from EXTI peripheral for STM32G030 microcontroller?,8,16,4,16,4,0.70901346,0.70901346,0.7573589,0.7573589,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail,0.7573589,False,False,0.0,0.0,0.9991792440414429,0.1877448320388794,Fail,0.70901346,False,False,0.0,0.0,0.9996927976608276,0.18540459275245666,Fail,0.7573589,False,False,0.0,0.0,0.9991792440414429,0.1877448320388794,Fail
stm32g030,What is the description of NBYTES field from CR2 register from I2C1 peripheral for STM32G030 microcontroller?,Number of bytes,15:0 NBYTES[15:0]: Number of bytes,Number of bytes,15:0 NBYTES[15:0]: Number of bytes,Number of bytes,0.740422,0.740422,1.0,1.0,0.740422,True,True,0.7499999999999999,0.4411764705882353,0.8441091179847717,0.8856962917482153,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,0.740422,True,True,0.7499999999999999,0.4411764705882353,0.8441091179847717,0.8856962917482153,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass
stm32g030,What is the description of PEC field from PECR register from I2C1 peripheral for STM32G030 microcontroller?,"Packet error checking
              register",PEC[7:0] Packet error checking register,PEC[7:0] Packet error checking register,PEC[7:0] Packet error checking register,PEC[7:0] Packet error checking register,0.7163123,0.7163123,0.7163123,0.7163123,0.7163123,True,True,0.888888888888889,0.4772727272727273,0.7641974091529846,0.9020866399762608,Pass,0.7163123,True,True,0.888888888888889,0.4772727272727273,0.7641974091529846,0.9020866399762608,Pass,0.7163123,True,True,0.888888888888889,0.4772727272727273,0.7641974091529846,0.9020866399762608,Pass,0.7163123,True,True,0.888888888888889,0.4772727272727273,0.7641974091529846,0.9020866399762608,Pass
stm32g030,What is the description of CNT register from TIM17 peripheral for STM32G030 microcontroller?,counter,417,TIM17 counter (TIM17_CNT),417,TIM17 counter (TIM17_CNT),0.2969237,0.2969237,0.50246716,0.50246716,0.2969237,False,True,0.0,0.0,0.9970477819442749,0.41440335214138035,Fail,0.50246716,True,True,0.5,0.28,0.8168862462043762,0.8116562947034835,Pass,0.2969237,False,True,0.0,0.0,0.9970477819442749,0.41440335214138035,Fail,0.50246716,True,True,0.5,0.28,0.8168862462043762,0.8116562947034835,Pass
stm32g030,What is the description of OVRIE field from ADC_IER register from ADC peripheral for STM32G030 microcontroller?,"Overrun interrupt enable
This bit is set and cleared by software to enable/disable the overrun interrupt.
Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).",Overrun interrupt enable,Overrun interrupt enable,Overrun interrupt enable,Overrun interrupt enable,0.6146735,0.6146735,0.6146735,0.6146735,0.6146735,False,False,0.13953488372093023,0.10126582278481011,0.8690657019615173,0.1940637979422873,Fail,0.6146735,False,False,0.13953488372093023,0.10126582278481011,0.8690657019615173,0.1940637979422873,Fail,0.6146735,False,False,0.13953488372093023,0.10126582278481011,0.8690657019615173,0.1940637979422873,Fail,0.6146735,False,False,0.13953488372093023,0.10126582278481011,0.8690657019615173,0.1940637979422873,Fail
stm32g030,List all the fields of TAMP_SCR register from TAMP peripheral for STM32G030 microcontroller.,"CTAMP1F, CTAMP2F, CTAMP3F, CITAMP3F, CITAMP4F, CITAMP5F, CITAMP6F","CCIF, CCIS, COF, MASKCC1, MASKCC2, MASKCC3, MASKCC4, DIRCHG, TAMPON, TAMPPRSSEL, TAMPTS, TAMPFLT, TAMPRE, TAMPCLKPRESC, TAMPREP, TAMPREFE, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT","SU, SPOL, TS, ECK, CKD, TSEN, TSENSE, TSENSO, TSENSOE, TSENSOI, TSENSOIE, TSENSOII, TSENSOIII, TSENSOIV, TSENSOIVE, TSENSOIVI, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSEN","CCIF, CCIS, COF, MASKCC1, MASKCC2, MASKCC3, MASKCC4, DIRCHG, TAMPON, TAMPPRSSEL, TAMPTS, TAMPFLT, TAMPRE, TAMPCLKPRESC, TAMPREP, TAMPREFE, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT, TAMPFLT","SU, SPOL, TS, ECK, CKD, TSEN, TSENSE, TSENSO, TSENSOE, TSENSOI, TSENSOIE, TSENSOII, TSENSOIII, TSENSOIV, TSENSOIVE, TSENSOIVI, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSENSOIVIE, TSEN",0.416273,0.416273,0.32027897,0.32027897,0.416273,False,True,0.0,0.035532994923857864,0.7959559559822083,0.3919836930363311,Fail,0.32027897,False,True,0.0,0.018362662586074996,0.7383177876472473,0.3776797498957565,Fail,0.416273,False,True,0.0,0.035532994923857864,0.7959559559822083,0.3919836930363311,Fail,0.32027897,False,True,0.0,0.018362662586074996,0.7383177876472473,0.3776797498957565,Fail
stm32g030,What is the description of SMP1 field from ADC_SMPR register from ADC peripheral for STM32G030 microcontroller?,"Sampling time selection 1
These bits are written by software to select the sampling time that applies to all channels.
Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).",SMP1[2:0]: Sampling time selection 1,SMP1[2:0]: Sampling time selection 1,SMP1[2:0]: Sampling time selection 1,SMP1[2:0]: Sampling time selection 1,0.6166783,0.6166783,0.6166783,0.6166783,0.6166783,False,True,0.18181818181818182,0.11158798283261806,0.8357146978378296,0.44813415505692594,Fail,0.6166783,False,True,0.18181818181818182,0.11158798283261806,0.8357146978378296,0.44813415505692594,Fail,0.6166783,False,True,0.18181818181818182,0.11158798283261806,0.8357146978378296,0.44813415505692594,Fail,0.6166783,False,True,0.18181818181818182,0.11158798283261806,0.8357146978378296,0.44813415505692594,Fail
stm32g030,What is the bit_offset of IM19 field from IMR1 register from EXTI peripheral for STM32G030 microcontroller?,19,19,19,19,19,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass,1.0,True,True,1.0,1.0,1.0000003576278687,1.0000000536441804,Pass
stm32g030,What is the bit_offset of RPIF7 field from RPR1 register from EXTI peripheral for STM32G030 microcontroller?,7,7,7,7,7,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass,1.0000001,True,True,1.0,1.0,1.0,1.0000000059604646,Pass
stm32g030,What is the bit_offset of PU10 field from PUCRA register from PWR peripheral for STM32G030 microcontroller?,10,10,10,10,10,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the address_offset of CSR register from RCC peripheral for STM32G030 microcontroller?,0x60,0x20,0x04,0x20,0x04,0.7510613,0.7510613,0.70800596,0.70800596,0.7510613,False,False,0.0,0.75,0.9702847599983215,0.22059578001499175,Fail,0.70800596,False,False,0.0,0.5,0.9215234518051147,0.1986288160085678,Fail,0.7510613,False,False,0.0,0.75,0.9702847599983215,0.22059578001499175,Fail,0.70800596,False,False,0.0,0.5,0.9215234518051147,0.1986288160085678,Fail
stm32g030,What is the size of EGR register from TIM1 peripheral for STM32G030 microcontroller?,32,16,4,16,4,0.69824684,0.69824684,0.6150483,0.6150483,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.6150483,False,False,0.0,0.0,0.999030351638794,0.18060696721076963,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.6150483,False,False,0.0,0.0,0.999030351638794,0.18060696721076963,Fail
stm32g030,What is the bit_offset of SMBDEN field from CR1 register from I2C1 peripheral for STM32G030 microcontroller?,21,12,10,12,10,0.6948294,0.6948294,0.5172647,0.5172647,0.6948294,False,False,0.0,0.0,0.9996758699417114,0.18469285070896146,Fail,0.5172647,False,False,0.0,0.0,0.9995413422584534,0.17579443752765656,Fail,0.6948294,False,False,0.0,0.0,0.9996758699417114,0.18469285070896146,Fail,0.5172647,False,False,0.0,0.0,0.9995413422584534,0.17579443752765656,Fail
stm32g030,What is the bit_width of TIM1RST field from APBRSTR2 register from RCC peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,List all the fields of APBSMENR2 register from RCC peripheral for STM32G030 microcontroller.,"SYSCFGSMEN, TIM1SMEN, SPI1SMEN, USART1SMEN, TIM14SMEN, TIM15SMEN, TIM16SMEN, TIM17SMEN, ADCSMEN","ETHEN, USBEN, CAN1EN, CAN0EN, I2C2EN, I2C1EN, I2C0EN, USART2EN, USART3EN, USART1EN, USART6EN, USART5EN, TIM7EN, TIM6EN, TIM4EN, TIM3EN, RMIIEN, LCDEN, QSPIEN, FSMCEN, TIM22EN, TIM20EN, TIM17EN, TIM16EN, TIM15EN, TIM14EN, TIM13EN, TIM12EN, TIM11EN, TIM10EN, TIM9EN, TIM8EN, TIM7EN, TIM6EN, TIM5EN, TIM4EN, TIM3EN, TIM2EN, TIM1EN, TIM0EN, UART7EN, UART6EN, UART5EN, UART4EN, UART3EN, UART2EN, UART1EN, UART0EN, I2C3EN, I2C1EN, I2C0EN, USART2EN, USART1EN, USART0EN, SPI2EN, SPI1EN, SPI0EN, TIM22EN, TIM20EN, TIM17EN, TIM16EN, TIM15EN, TIM14EN, TIM13EN, TIM12EN, TIM11EN, TIM10EN, TIM9EN, TIM8EN, TIM7EN, TIM6EN, TIM5EN, TIM4EN, TIM3EN, TIM2EN, TIM1EN, TIM0EN, UART7EN, UART6EN, UART5EN, UART4EN, UART3EN, UART2EN, UART1EN, UART0EN, I2C3EN, I2C1EN, I2C0EN, USART2EN, USART1EN, USART0EN, SPI2EN, SPI1EN, SPI0EN, TIM22EN, TIM20EN, TIM17EN, TIM16EN, TIM15EN, TIM14EN, TIM13EN, TIM12EN, TIM11EN, TIM10EN, TIM9EN, TIM8EN, TIM7EN, TIM6EN, TIM5EN, TIM4EN, TIM3EN, TIM2EN, TIM1EN, TIM0EN, UART7EN, UART6EN, UART5EN, UART4EN, UART3EN, UART2EN, UART1EN, UART0EN, I2C3EN, I2C1EN, I2C0EN, USART2EN, USART1EN, USART0EN, SPI2EN, SPI1EN, SPI0EN, TIM22EN, TIM20EN, TIM17EN, TIM16EN, TIM15EN, TIM14EN, TIM13EN, TIM12EN, TIM11EN, TIM10EN, TIM9EN, TIM8EN, TIM7EN,","I2C1EN, I2C2EN, I2C3EN, UART4EN, UART5EN, UART7EN, UART8EN, USART1EN, USART2EN, USART3EN, USART6EN, USART7EN, USART8EN, TIM1EN, TIM2EN, TIM3EN, TIM4EN, TIM5EN, TIM6EN, TIM7EN, TIM8EN, TIM9EN, TIM10EN, TIM11EN, TIM12EN, TIM13EN, TIM14EN, TIM15EN, TIM16EN, TIM17EN, TIM18EN, TIM19EN, TIM20EN, TIM21EN, TIM22EN, TIM23EN, TIM24EN, TIM25EN, TIM26EN, TIM27EN, TIM28EN, TIM29EN, TIM30EN, TIM31EN, TIM32EN, TIM33EN, TIM34EN, TIM35EN, TIM36EN, TIM37EN, TIM38EN, TIM39EN, TIM40EN, TIM41EN, TIM42EN, TIM43EN, TIM44EN, TIM45EN, TIM46EN, TIM47EN, TIM48EN, TIM49EN, TIM50EN, TIM51EN, TIM52EN, TIM53EN, TIM54EN, TIM55EN, TIM56EN, TIM57EN, TIM58EN, TIM59EN, TIM60EN, TIM61EN, TIM62EN, TIM63EN, TIM64EN, TIM72EN, TIM73EN, TIM74EN, TIM75EN, TIM76EN, TIM77EN, TIM78EN, TIM79EN, TIM80EN, TIM81EN, TIM82EN, TIM83EN, TIM84EN, TIM85EN, TIM86EN, TIM87EN, TIM88EN, TIM89EN, TIM90EN, TIM91EN, TIM92EN, TIM93EN, TIM94EN, TIM95EN, TIM96EN, TIM97EN, TIM98EN, TIM99EN, TIM100EN, TIM101EN, TIM102EN, TIM103EN, TIM104EN, TIM105EN, TIM106EN, TIM107EN, TIM108EN, TIM109EN, TIM110EN, TIM111EN, TIM112EN, TIM113EN, TIM114EN, TIM115EN, TIM116EN, TIM117EN, TIM118EN, TIM119EN, TIM120EN, TIM121EN, TIM1","ETHEN, USBEN, CAN1EN, CAN0EN, I2C2EN, I2C1EN, I2C0EN, USART2EN, USART3EN, USART1EN, USART6EN, USART5EN, TIM7EN, TIM6EN, TIM4EN, TIM3EN, RMIIEN, LCDEN, QSPIEN, FSMCEN, TIM22EN, TIM20EN, TIM17EN, TIM16EN, TIM15EN, TIM14EN, TIM13EN, TIM12EN, TIM11EN, TIM10EN, TIM9EN, TIM8EN, TIM7EN, TIM6EN, TIM5EN, TIM4EN, TIM3EN, TIM2EN, TIM1EN, TIM0EN, UART7EN, UART6EN, UART5EN, UART4EN, UART3EN, UART2EN, UART1EN, UART0EN, I2C3EN, I2C1EN, I2C0EN, USART2EN, USART1EN, USART0EN, SPI2EN, SPI1EN, SPI0EN, TIM22EN, TIM20EN, TIM17EN, TIM16EN, TIM15EN, TIM14EN, TIM13EN, TIM12EN, TIM11EN, TIM10EN, TIM9EN, TIM8EN, TIM7EN, TIM6EN, TIM5EN, TIM4EN, TIM3EN, TIM2EN, TIM1EN, TIM0EN, UART7EN, UART6EN, UART5EN, UART4EN, UART3EN, UART2EN, UART1EN, UART0EN, I2C3EN, I2C1EN, I2C0EN, USART2EN, USART1EN, USART0EN, SPI2EN, SPI1EN, SPI0EN, TIM22EN, TIM20EN, TIM17EN, TIM16EN, TIM15EN, TIM14EN, TIM13EN, TIM12EN, TIM11EN, TIM10EN, TIM9EN, TIM8EN, TIM7EN, TIM6EN, TIM5EN, TIM4EN, TIM3EN, TIM2EN, TIM1EN, TIM0EN, UART7EN, UART6EN, UART5EN, UART4EN, UART3EN, UART2EN, UART1EN, UART0EN, I2C3EN, I2C1EN, I2C0EN, USART2EN, USART1EN, USART0EN, SPI2EN, SPI1EN, SPI0EN, TIM22EN, TIM20EN, TIM17EN, TIM16EN, TIM15EN, TIM14EN, TIM13EN, TIM12EN, TIM11EN, TIM10EN, TIM9EN, TIM8EN, TIM7EN,","I2C1EN, I2C2EN, I2C3EN, UART4EN, UART5EN, UART7EN, UART8EN, USART1EN, USART2EN, USART3EN, USART6EN, USART7EN, USART8EN, TIM1EN, TIM2EN, TIM3EN, TIM4EN, TIM5EN, TIM6EN, TIM7EN, TIM8EN, TIM9EN, TIM10EN, TIM11EN, TIM12EN, TIM13EN, TIM14EN, TIM15EN, TIM16EN, TIM17EN, TIM18EN, TIM19EN, TIM20EN, TIM21EN, TIM22EN, TIM23EN, TIM24EN, TIM25EN, TIM26EN, TIM27EN, TIM28EN, TIM29EN, TIM30EN, TIM31EN, TIM32EN, TIM33EN, TIM34EN, TIM35EN, TIM36EN, TIM37EN, TIM38EN, TIM39EN, TIM40EN, TIM41EN, TIM42EN, TIM43EN, TIM44EN, TIM45EN, TIM46EN, TIM47EN, TIM48EN, TIM49EN, TIM50EN, TIM51EN, TIM52EN, TIM53EN, TIM54EN, TIM55EN, TIM56EN, TIM57EN, TIM58EN, TIM59EN, TIM60EN, TIM61EN, TIM62EN, TIM63EN, TIM64EN, TIM72EN, TIM73EN, TIM74EN, TIM75EN, TIM76EN, TIM77EN, TIM78EN, TIM79EN, TIM80EN, TIM81EN, TIM82EN, TIM83EN, TIM84EN, TIM85EN, TIM86EN, TIM87EN, TIM88EN, TIM89EN, TIM90EN, TIM91EN, TIM92EN, TIM93EN, TIM94EN, TIM95EN, TIM96EN, TIM97EN, TIM98EN, TIM99EN, TIM100EN, TIM101EN, TIM102EN, TIM103EN, TIM104EN, TIM105EN, TIM106EN, TIM107EN, TIM108EN, TIM109EN, TIM110EN, TIM111EN, TIM112EN, TIM113EN, TIM114EN, TIM115EN, TIM116EN, TIM117EN, TIM118EN, TIM119EN, TIM120EN, TIM121EN, TIM1",0.65652794,0.65652794,0.6463549,0.6463549,0.65652794,False,True,0.0,0.06774193548387097,0.8065046668052673,0.40718919361791306,Fail,0.6463549,False,True,0.0,0.06362854686156494,0.819374144077301,0.40840529464025077,Fail,0.65652794,False,True,0.0,0.06774193548387097,0.8065046668052673,0.40718919361791306,Fail,0.6463549,False,True,0.0,0.06362854686156494,0.819374144077301,0.40840529464025077,Fail
stm32g030,What is the description of TIMINGR register from I2C2 peripheral for STM32G030 microcontroller?,Timing register,I2C timing register (I2C_TIMINGR),I2C timing register (I2C_TIMINGR),I2C timing register (I2C_TIMINGR),I2C timing register (I2C_TIMINGR),0.7444701,0.7444701,0.7444701,0.7444701,0.7444701,True,True,0.6666666666666666,0.4242424242424242,0.8275226950645447,0.8658973647789523,Pass,0.7444701,True,True,0.6666666666666666,0.4242424242424242,0.8275226950645447,0.8658973647789523,Pass,0.7444701,True,True,0.6666666666666666,0.4242424242424242,0.8275226950645447,0.8658973647789523,Pass,0.7444701,True,True,0.6666666666666666,0.4242424242424242,0.8275226950645447,0.8658973647789523,Pass
stm32g030,List all the fields of DMA_CCR1 register from DMA peripheral for STM32G030 microcontroller.,"EN, TCIE, HTIE, TEIE, DIR, CIRC, PINC, MINC, PSIZE, MSIZE, PL, MEM2MEM","CC1P, CC1NP, CC2P, CC2NP, CC3P, CC3NP, IC1F, ICP, OSSI, OSSIP, OSSIPM, OSSIL, OSSILM, OSSIC, OSSICM, OSSICPM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, O","CC1, CC2, CC3, CC4, IC1F, IC2F, IC3F, IC4F, OC1CE, OC2CE, OC3CE, OC4CE, UCP, COIST, COSEL, NID, EXTFILT, FILTER, FSEL, PRSSEL, IC12EN, IC12SRC, IC12FSEL, IC12PRS, IC12POL, IC12NBAS, IC12NCE, IC12NE, IC12CPOL, IC12CPOL, IC12NCE, IC12NE, IC12CPOL, IC12NCE, IC12NE, IC12CPOL, IC12NCE, IC12NE, CC1P, CC1NP, CC2P, CC2NP, CC3P, CC3NP, CC4P, CC4NP, IC1F, IC2F, IC3F, IC4F, OC1CE, OC2CE, OC3CE, OC4CE, UCP, COIST, COSEL, NID, EXTFILT, FILTER, FSEL, PRSSEL, IC12EN, IC12SRC, IC12FSEL, IC12PRS, IC12POL, IC12NBAS, IC12NCE, IC12NE, IC12CPOL, IC12NCE, IC12NE, CC1P, CC1NP, CC2P, CC2NP, CC3P, CC3NP, CC4P, CC4NP, IC1F, IC2F, IC3F, IC4F, OC1CE, OC2CE, OC3CE, OC4CE, UCP, COIST, COSEL, NID, EXTFILT, FILTER, FSEL, PRSSEL, IC12EN, IC12SRC, IC12FSEL, IC12PRS, IC12POL, IC12NBAS, IC12NCE, IC12NE, IC12CPOL, IC12NCE, IC12NE, CC1P, CC1NP, CC2P, CC2NP, CC3P, CC3NP, CC4P, CC4NP, IC1F, IC2F, IC3F, IC4F, OC1CE, OC2CE, OC3CE, OC4CE, UCP, COIST, COSEL, NID, EXTFILT, FILTER, FSEL, PRSSEL, IC12EN, IC12SRC, IC12FSEL, IC12PRS, IC12POL, IC12NBAS, IC12NCE, IC12NE, IC12CPOL, IC12NCE, IC12NE, CC1P, CC1NP, CC2P, CC2NP, CC3P, CC3NP, CC4P, CC4NP, IC1F, IC2F, IC3F, IC4F, OC1CE, OC2CE, OC3CE, OC4CE, UCP, COIST, COSEL, NID, EXTFILT, FILTER, FSEL, PRS","CC1P, CC1NP, CC2P, CC2NP, CC3P, CC3NP, IC1F, ICP, OSSI, OSSIP, OSSIPM, OSSIL, OSSILM, OSSIC, OSSICM, OSSICPM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, OSSICLM, O","CC1, CC2, CC3, CC4, IC1F, IC2F, IC3F, IC4F, OC1CE, OC2CE, OC3CE, OC4CE, UCP, COIST, COSEL, NID, EXTFILT, FILTER, FSEL, PRSSEL, IC12EN, IC12SRC, IC12FSEL, IC12PRS, IC12POL, IC12NBAS, IC12NCE, IC12NE, IC12CPOL, IC12CPOL, IC12NCE, IC12NE, IC12CPOL, IC12NCE, IC12NE, IC12CPOL, IC12NCE, IC12NE, CC1P, CC1NP, CC2P, CC2NP, CC3P, CC3NP, CC4P, CC4NP, IC1F, IC2F, IC3F, IC4F, OC1CE, OC2CE, OC3CE, OC4CE, UCP, COIST, COSEL, NID, EXTFILT, FILTER, FSEL, PRSSEL, IC12EN, IC12SRC, IC12FSEL, IC12PRS, IC12POL, IC12NBAS, IC12NCE, IC12NE, IC12CPOL, IC12NCE, IC12NE, CC1P, CC1NP, CC2P, CC2NP, CC3P, CC3NP, CC4P, CC4NP, IC1F, IC2F, IC3F, IC4F, OC1CE, OC2CE, OC3CE, OC4CE, UCP, COIST, COSEL, NID, EXTFILT, FILTER, FSEL, PRSSEL, IC12EN, IC12SRC, IC12FSEL, IC12PRS, IC12POL, IC12NBAS, IC12NCE, IC12NE, IC12CPOL, IC12NCE, IC12NE, CC1P, CC1NP, CC2P, CC2NP, CC3P, CC3NP, CC4P, CC4NP, IC1F, IC2F, IC3F, IC4F, OC1CE, OC2CE, OC3CE, OC4CE, UCP, COIST, COSEL, NID, EXTFILT, FILTER, FSEL, PRSSEL, IC12EN, IC12SRC, IC12FSEL, IC12PRS, IC12POL, IC12NBAS, IC12NCE, IC12NE, IC12CPOL, IC12NCE, IC12NE, CC1P, CC1NP, CC2P, CC2NP, CC3P, CC3NP, CC4P, CC4NP, IC1F, IC2F, IC3F, IC4F, OC1CE, OC2CE, OC3CE, OC4CE, UCP, COIST, COSEL, NID, EXTFILT, FILTER, FSEL, PRS",0.52506876,0.52506876,0.4585026,0.4585026,0.52506876,False,True,0.0,0.03355215171407733,0.7480589151382446,0.3901398828523512,Fail,0.4585026,False,True,0.0,0.05008210180623973,0.7554709315299988,0.38874987435262576,Fail,0.52506876,False,True,0.0,0.03355215171407733,0.7480589151382446,0.3901398828523512,Fail,0.4585026,False,True,0.0,0.05008210180623973,0.7554709315299988,0.38874987435262576,Fail
stm32g030,What is the bit_offset of WWDG_SW field from OPTR register from FLASH peripheral for STM32G030 microcontroller?,19,0x0000 0001,0,0x0000 0001,0,0.19269839,0.19269839,0.3951269,0.3951269,0.19269839,False,False,0.0,0.0,0.8138401508331299,0.13171094208955764,Fail,0.3951269,False,False,0.0,0.0,0.977853000164032,0.16643429547548294,Fail,0.19269839,False,False,0.0,0.0,0.8138401508331299,0.13171094208955764,Fail,0.3951269,False,False,0.0,0.0,0.977853000164032,0.16643429547548294,Fail
stm32g030,What is the bit_width of HSERDYF field from CIFR register from RCC peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the description of CCR1 register from TIM16 peripheral for STM32G030 microcontroller?,capture/compare register 1,0x04 TIM16_CCR1 . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e,CC1_DTR register from TIM16 peripheral for STM32G030 microcontroller.,0x04 TIM16_CCR1 . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e,CC1_DTR register from TIM16 peripheral for STM32G030 microcontroller.,0.11653982,0.11653982,0.38237667,0.38237667,0.11653982,False,False,0.0,0.004590163934426239,0.6700146794319153,0.10655870116294407,Fail,0.38237667,False,False,0.18181818181818182,0.17391304347826086,0.8271288871765137,0.18824745515589658,Fail,0.11653982,False,False,0.0,0.004590163934426239,0.6700146794319153,0.10655870116294407,Fail,0.38237667,False,False,0.18181818181818182,0.17391304347826086,0.8271288871765137,0.18824745515589658,Fail
stm32g030,What is the bit_offset of ODR2 field from ODR register from GPIOB peripheral for STM32G030 microcontroller?,2,0x04,2,0x04,2,0.38367867,0.38367867,1.0000002,1.0000002,0.38367867,False,False,0.0,0.0,0.8401088118553162,0.1452002555131912,Fail,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,0.38367867,False,False,0.0,0.0,0.8401088118553162,0.1452002555131912,Fail,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass
stm32g030,What is the bit_offset of MODER10 field from MODER register from GPIOC peripheral for STM32G030 microcontroller?,20,10,10,10,10,0.67962354,0.67962354,0.67962354,0.67962354,0.67962354,False,False,0.0,0.5,0.9993488788604736,0.20888350903987882,Fail,0.67962354,False,False,0.0,0.5,0.9993489384651184,0.20888351798057556,Fail,0.67962354,False,False,0.0,0.5,0.9993488788604736,0.20888350903987882,Fail,0.67962354,False,False,0.0,0.5,0.9993489384651184,0.20888351798057556,Fail
stm32g030,What is the bit_width of IDR13 field from IDR register from GPIOA peripheral for STM32G030 microcontroller?,1,15,1,15,1,0.48225844,0.48225844,1.0,1.0,0.48225844,True,False,0.0,0.5,0.9993878602981567,0.4990211009979248,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.48225844,True,False,0.0,0.5,0.9993878602981567,0.4990211009979248,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_offset of LCK6 field from LCKR register from GPIOA peripheral for STM32G030 microcontroller?,6,0x20,22,0x20,22,0.37308192,0.37308192,0.53998387,0.53998387,0.37308192,False,False,0.0,0.0,0.8532618284225464,0.14664337038993833,Fail,0.53998387,False,False,0.0,0.0,0.9986390471458435,0.17679505050182343,Fail,0.37308192,False,False,0.0,0.0,0.8532618284225464,0.14664337038993833,Fail,0.53998387,False,False,0.0,0.0,0.9986390471458435,0.17679505050182343,Fail
stm32g030,What is the description of TXDATA field from TXDR register from I2C2 peripheral for STM32G030 microcontroller?,8-bit transmit data,TXDATA,TXDATA,TXDATA,TXDATA,0.32984716,0.32984716,0.32984716,0.32984716,0.32984716,False,False,0.0,0.0,0.831233561038971,0.14117739200592042,Fail,0.32984716,False,False,0.0,0.0,0.831233561038971,0.14117739200592042,Fail,0.32984716,False,False,0.0,0.0,0.831233561038971,0.14117739200592042,Fail,0.32984716,False,False,0.0,0.0,0.831233561038971,0.14117739200592042,Fail
stm32g030,What is the bit_offset of BKP field from TAMP_BKP4R register from TAMP peripheral for STM32G030 microcontroller?,0,24,24,24,24,0.43377078,0.43377078,0.43377078,0.43377078,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail
stm32g030,What is the bit_offset of CC4P field from CCER register from TIM2 peripheral for STM32G030 microcontroller?,13,20,12,20,12,0.6077718,0.6077718,0.82327294,0.82327294,0.6077718,False,False,0.0,0.0,0.9995036721229553,0.18031414151191713,Fail,0.82327294,False,False,0.0,0.5,0.9997640252113342,0.21612825095653532,Fail,0.6077718,False,False,0.0,0.0,0.9995036721229553,0.18031414151191713,Fail,0.82327294,False,False,0.0,0.5,0.9997640252113342,0.21612825095653532,Fail
stm32g030,What is the bit_width of DMA1EN field from AHBENR register from RCC peripheral for STM32G030 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.49268645,False,False,0.0,0.0,0.9991353750228882,0.17450462877750397,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_width of IM5 field from IMR1 register from EXTI peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_width of FRXTH field from CR2 register from SPI2 peripheral for STM32G030 microcontroller?,1,12,4,12,4,0.58160675,0.58160675,0.768664,0.768664,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the bit_width of B2IF field from SR register from TIM1 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the address_offset of PUCRD register from PWR peripheral for STM32G030 microcontroller?,0x38,0x40,0x40,0x40,0x40,0.8165592,0.8165592,0.8165592,0.8165592,0.8165592,False,False,0.0,0.5,0.9716248512268066,0.21157168745994567,Fail,0.8165592,False,False,0.0,0.5,0.9716249108314514,0.21157169640064238,Fail,0.8165592,False,False,0.0,0.5,0.9716248512268066,0.21157168745994567,Fail,0.8165592,False,False,0.0,0.5,0.9716249108314514,0.21157169640064238,Fail
stm32g030,What is the bit_width of SIG_ID field from RG1CR register from DMAMUX peripheral for STM32G030 microcontroller?,5,4,4,4,4,0.804348,0.804348,0.804348,0.804348,0.804348,False,False,0.0,0.0,0.9993915557861328,0.19012613296508787,Fail,0.804348,False,False,0.0,0.0,0.999391496181488,0.19012612402439116,Fail,0.804348,False,False,0.0,0.0,0.9993915557861328,0.19012613296508787,Fail,0.804348,False,False,0.0,0.0,0.999391496181488,0.19012612402439116,Fail
stm32g030,What is the bit_offset of CHTIF6 field from DMA_IFCR register from DMA peripheral for STM32G030 microcontroller?,22,20,20,20,20,0.76032686,0.76032686,0.76032686,0.76032686,0.76032686,False,False,0.0,0.5,0.9992078542709351,0.2128975212574005,Fail,0.76032686,False,False,0.0,0.5,0.9992079734802246,0.21289753913879392,Fail,0.76032686,False,False,0.0,0.5,0.9992078542709351,0.2128975212574005,Fail,0.76032686,False,False,0.0,0.5,0.9992079734802246,0.21289753913879392,Fail
stm32g030,What is the bit_width of PU0 field from PUCRE register from PWR peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_offset of CC4S field from CCMR2_Output register from TIM1 peripheral for STM32G030 microcontroller?,8,10: CC4S[1:0]: Capture/Compare 4 selection,10,10: CC4S[1:0]: Capture/Compare 4 selection,10,0.1355252,0.1355252,0.70526737,0.70526737,0.1355252,False,False,0.0,0.0,0.8231916427612305,0.13025500625371933,Fail,0.70526737,False,False,0.0,0.0,0.9998614192008972,0.18524258136749266,Fail,0.1355252,False,False,0.0,0.0,0.8231916427612305,0.13025500625371933,Fail,0.70526737,False,False,0.0,0.0,0.9998614192008972,0.18524258136749266,Fail
stm32g030,What is the description of EWIF field from SR register from WWDG peripheral for STM32G030 microcontroller?,"Early wakeup interrupt
              flag",EWIF: Early wakeup interrupt,Early wakeup interrupt,EWIF: Early wakeup interrupt,Early wakeup interrupt,0.7936342,0.7936342,0.88186014,0.88186014,0.7936342,False,True,0.75,0.3902439024390244,0.7742833495140076,0.575336406361766,Partial,0.88186014,False,True,0.8571428571428571,0.5365853658536586,0.8134163618087769,0.6143633008418599,Partial,0.7936342,False,True,0.75,0.3902439024390244,0.7742833495140076,0.575336406361766,Partial,0.88186014,False,True,0.8571428571428571,0.5365853658536586,0.8134163618087769,0.6143633008418599,Partial
stm32g030,What is the description of OA1EN field from OAR1 register from I2C1 peripheral for STM32G030 microcontroller?,Own Address 1 enable,Own Address 1 enable,Own Address 1 enable,Own Address 1 enable,Own Address 1 enable,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass
stm32g030,List all the fields of OPTR register from FLASH peripheral for STM32G030 microcontroller.,"RDP, nRST_STOP, nRST_STDBY, IDWG_SW, IWDG_STOP, IWDG_STDBY, WWDG_SW, nSWAP_BANK, DUAL_BANK, RAM_PARITY_CHECK, nBOOT_SEL, nBOOT1, nBOOT0",0x40 TIM1_CCR4 CCR4[15:O] Reselva1ue O O 0 0 O 0 0 O O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0,"ERASE, READDIS, FREADDIS, FPROGDIS, FWDIS, RDPRG, RDINST, RDSERR, RDSERR1, RDSERR2, RDSERR3, RDSERR4, RDSERR5, RDSERR6, RDSERR7, RDSERR8, RDSERR9, RDSERR10, RDSERR11, RDSERR12, RDSERR13, RDSERR14, RDSERR15, RDSERR16, RDSERR17, RDSERR18, RDSERR19, RDSERR20, RDSERR21, RDSERR22, RDSERR23, RDSERR24, RDSERR25, RDSERR26, RDSERR27, RDSERR28, RDSERR29, RDSERR30, RDSERR31, RDSERR32, RDSERR33, RDSERR34, RDSERR35, RDSERR36, RDSERR37, RDSERR38, RDSERR39, RDSERR40, RDSERR41, RDSERR42, RDSERR43, RDSERR44, RDSERR45, RDSERR46, RDSERR47, RDSERR48, RDSERR49, RDSERR50, RDSERR51, RDSERR52, RDSERR53, RDSERR54, RDSERR55, RDSERR56, RDSERR57, RDSERR58, RDSERR59, RDSERR60, RDSERR61, RDSERR62, RDSERR63, RDSERR64, RDSERR65, RDSERR66, RDSERR67, RDSERR68, RDSERR69, RDSERR70, RDSERR71, RDSERR72, RDSERR73, RDSERR74, RDSERR75, RDSERR76, RDSERR77, RDSERR78, RDSERR79, RDSERR80, RDSERR81, RDSERR82, RDSERR83, RDSERR84, RDSERR85, RDSERR86, RDSERR87, RDSERR88, RDSERR89, RDSERR90, RDSERR91, RDSERR92, RDSERR93, RDSERR94, RDSERR95, RDSERR96, RDSERR97, RDSERR98, RDSERR99, RDSERR100, RDSERR101, RDSERR102, RDSERR103, RDSERR104, RDSERR105, R",0x40 TIM1_CCR4 CCR4[15:O] Reselva1ue O O 0 0 O 0 0 O O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0,"ERASE, READDIS, FREADDIS, FPROGDIS, FWDIS, RDPRG, RDINST, RDSERR, RDSERR1, RDSERR2, RDSERR3, RDSERR4, RDSERR5, RDSERR6, RDSERR7, RDSERR8, RDSERR9, RDSERR10, RDSERR11, RDSERR12, RDSERR13, RDSERR14, RDSERR15, RDSERR16, RDSERR17, RDSERR18, RDSERR19, RDSERR20, RDSERR21, RDSERR22, RDSERR23, RDSERR24, RDSERR25, RDSERR26, RDSERR27, RDSERR28, RDSERR29, RDSERR30, RDSERR31, RDSERR32, RDSERR33, RDSERR34, RDSERR35, RDSERR36, RDSERR37, RDSERR38, RDSERR39, RDSERR40, RDSERR41, RDSERR42, RDSERR43, RDSERR44, RDSERR45, RDSERR46, RDSERR47, RDSERR48, RDSERR49, RDSERR50, RDSERR51, RDSERR52, RDSERR53, RDSERR54, RDSERR55, RDSERR56, RDSERR57, RDSERR58, RDSERR59, RDSERR60, RDSERR61, RDSERR62, RDSERR63, RDSERR64, RDSERR65, RDSERR66, RDSERR67, RDSERR68, RDSERR69, RDSERR70, RDSERR71, RDSERR72, RDSERR73, RDSERR74, RDSERR75, RDSERR76, RDSERR77, RDSERR78, RDSERR79, RDSERR80, RDSERR81, RDSERR82, RDSERR83, RDSERR84, RDSERR85, RDSERR86, RDSERR87, RDSERR88, RDSERR89, RDSERR90, RDSERR91, RDSERR92, RDSERR93, RDSERR94, RDSERR95, RDSERR96, RDSERR97, RDSERR98, RDSERR99, RDSERR100, RDSERR101, RDSERR102, RDSERR103, RDSERR104, RDSERR105, R",0.3644457,0.3644457,0.59309196,0.59309196,0.3644457,False,True,0.0,0.023706896551724088,0.7187635898590088,0.3772221676234541,Fail,0.59309196,False,True,0.0,0.047576301615798955,0.7465563416481018,0.3940168645640892,Fail,0.3644457,False,True,0.0,0.023706896551724088,0.7187635898590088,0.3772221676234541,Fail,0.59309196,False,True,0.0,0.047576301615798955,0.7465563416481018,0.3940168645640892,Fail
stm32g030,What is the description of LCK5 field from LCKR register from GPIOC peripheral for STM32G030 microcontroller?,"Port x lock bit y (y=
              0..15)",LCK5 Lock Key,Lock Register 5,LCK5 Lock Key,Lock Register 5,0.29104796,0.29104796,0.354842,0.354842,0.29104796,False,False,0.2,0.1428571428571429,0.7312639355659485,0.17138484550373895,Fail,0.354842,False,False,0.2,0.1428571428571429,0.7428267598152161,0.1763089714731489,Fail,0.29104796,False,False,0.2,0.1428571428571429,0.7312639355659485,0.17138484550373895,Fail,0.354842,False,False,0.2,0.1428571428571429,0.7428267598152161,0.1763089714731489,Fail
stm32g030,What is the bit_offset of LCK6 field from LCKR register from GPIOB peripheral for STM32G030 microcontroller?,6,0x40,6,0x40,6,0.31131834,0.31131834,1.0000001,1.0000001,0.31131834,False,False,0.0,0.0,0.859902024269104,0.14455122053623198,Fail,1.0000001,True,True,1.0,1.0,0.9999994039535522,0.9999999165534974,Pass,0.31131834,False,False,0.0,0.0,0.859902024269104,0.14455122053623198,Fail,1.0000001,True,True,1.0,1.0,0.9999994039535522,0.9999999165534974,Pass
stm32g030,What is the bit_width of PU12 field from PUCRE register from PWR peripheral for STM32G030 microcontroller?,1,12,4,12,4,0.58160675,0.58160675,0.768664,0.768664,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,0.58160675,True,False,0.0,0.5,0.9994515776634216,0.5039980739355087,Partial,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the description of MODER10 field from MODER register from GPIOA peripheral for STM32G030 microcontroller?,"Port x configuration bits (y =
              0..15)",Alternate function mode,Output type,Alternate function mode,Output type,0.13767302,0.13767302,0.1898157,0.1898157,0.13767302,False,False,0.0,0.13725490196078427,0.7641015648841858,0.12836163084880978,Fail,0.1898157,False,False,0.0,0.11764705882352944,0.7605674862861633,0.1294582608868094,Fail,0.13767302,False,False,0.0,0.13725490196078427,0.7641015648841858,0.12836163084880978,Fail,0.1898157,False,False,0.0,0.11764705882352944,0.7605674862861633,0.1294582608868094,Fail
stm32g030,What is the bit_offset of TCIF4 field from DMA_ISR register from DMA peripheral for STM32G030 microcontroller?,13,22,23,22,23,0.666481,0.666481,0.70463085,0.70463085,0.666481,False,False,0.0,0.0,0.9996393322944641,0.18326995074748992,Fail,0.70463085,False,False,0.0,0.5,0.9996355175971985,0.21017687022686005,Fail,0.666481,False,False,0.0,0.0,0.9996393322944641,0.18326995074748992,Fail,0.70463085,False,False,0.0,0.5,0.9996355175971985,0.21017687022686005,Fail
stm32g030,What is the bit_width of IDR12 field from IDR register from GPIOA peripheral for STM32G030 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail
stm32g030,What is the bit_width of OA1_8_9 field from OAR1 register from I2C1 peripheral for STM32G030 microcontroller?,2,8,1,8,1,0.6382933,0.6382933,0.80541563,0.80541563,0.6382933,False,False,0.0,0.0,0.9991875290870667,0.18179279565811157,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.6382933,False,False,0.0,0.0,0.9991875290870667,0.18179279565811157,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32g030,What is the description of PUPDR10 field from PUPDR register from GPIOA peripheral for STM32G030 microcontroller?,"Port x configuration bits (y =
              0..15)",GPIO alternate function low register (GPIOx_AFRL) (x = A to F) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Pull-up/Pull-down on GPIO_10 pin/Port A Select bit. 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down,GPIO alternate function low register (GPIOx_AFRL) (x = A to F) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Pull-up/Pull-down on GPIO_10 pin/Port A Select bit. 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down selected 0b10: Pull-up selected 0b11: Reserved 0b00: No pull-up/pull-down selected 0b01: Pull-down,0.25890902,0.25890902,0.3068396,0.3068396,0.25890902,False,False,0.0026212319790301438,0.019329896907216537,0.7411162853240967,0.1256036348821619,Fail,0.3068396,False,False,0.0,0.021339656194428014,0.6747270822525024,0.11761802441280977,Fail,0.25890902,False,False,0.0026212319790301438,0.019329896907216537,0.7411162853240967,0.1256036348821619,Fail,0.3068396,False,False,0.0,0.021339656194428014,0.6747270822525024,0.11761802441280977,Fail
stm32g030,What is the address_offset of CR3 register from USART1 peripheral for STM32G030 microcontroller?,0x8,0x58,0x10,0x58,0x10,0.7713909,0.7713909,0.77820575,0.77820575,0.7713909,False,False,0.0,0.75,0.9432603120803833,0.2175585925579071,Fail,0.77820575,False,False,0.0,0.5,0.9573887586593628,0.2075186014175415,Fail,0.7713909,False,False,0.0,0.75,0.9432603120803833,0.2175585925579071,Fail,0.77820575,False,False,0.0,0.5,0.9573887586593628,0.2075186014175415,Fail
stm32g030,What is the size of C2CR register from DMAMUX peripheral for STM32G030 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32g030,What is the bit_width of TIM4 field from ITLINE16 register from SYSCFG peripheral for STM32G030 microcontroller?,1,1,4,1,4,1.0,1.0,0.768664,0.768664,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the bit_offset of RXFTCFG field from CR3 register from USART2 peripheral for STM32G030 microcontroller?,25,0x0c,12,0x0c,12,0.17159158,0.17159158,0.61874545,0.61874545,0.17159158,False,False,0.0,0.0,0.7993576526641846,0.12848322689533234,Fail,0.61874545,False,False,0.0,0.0,0.9996739625930786,0.18088836669921876,Fail,0.17159158,False,False,0.0,0.0,0.7993576526641846,0.12848322689533234,Fail,0.61874545,False,False,0.0,0.0,0.9996739625930786,0.18088836669921876,Fail
stm32g030,What is the size of ACR register from FLASH peripheral for STM32G030 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32g030,What is the bit_width of DU field from RTC_ALRMBR register from RTC peripheral for STM32G030 microcontroller?,4,16,4,16,4,0.63828933,0.63828933,1.0,1.0,0.63828933,False,False,0.0,0.0,0.999462366104126,0.18183382153511046,Fail,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,0.63828933,False,False,0.0,0.0,0.999462366104126,0.18183382153511046,Fail,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass
stm32g030,What is the bit_offset of CCR1 field from CCR1 register from TIM14 peripheral for STM32G030 microcontroller?,0,0x0000000c,0,0x0000000c,0,0.57968175,0.57968175,1.0000001,1.0000001,0.57968175,True,False,0.0,0.09999999999999998,0.7937260270118713,0.4530429917573929,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,0.57968175,True,False,0.0,0.09999999999999998,0.7937260270118713,0.4530429917573929,Fail,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass
stm32g030,What is the bit_offset of DMA1_CH7 field from ITLINE11 register from SYSCFG peripheral for STM32G030 microcontroller?,4,31,3,31,3,0.5472037,0.5472037,0.8587829,0.8587829,0.5472037,False,False,0.0,0.0,0.9995427131652832,0.1772915929555893,Fail,0.8587829,False,False,0.0,0.0,0.9998159408569336,0.1929115355014801,Fail,0.5472037,False,False,0.0,0.0,0.9995427131652832,0.1772915929555893,Fail,0.8587829,False,False,0.0,0.0,0.9998159408569336,0.1929115355014801,Fail
stm32g030,What is the size of BSRR register from GPIOF peripheral for STM32G030 microcontroller?,32,187,32,187,32,0.46637973,0.46637973,0.9999999,0.9999999,0.46637973,False,False,0.0,0.0,0.9993549585342407,0.1732222303748131,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.46637973,False,False,0.0,0.0,0.9993549585342407,0.1732222303748131,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32g030,What is the description of CTCIF2 field from DMA_IFCR register from DMA peripheral for STM32G030 microcontroller?,transfer complete flag clear for channel 2,Transfer Complete Interrupt Flag 2 Set.,Transfer Complete Interrupt Flag 2 (TC) Set.,Transfer Complete Interrupt Flag 2 Set.,Transfer Complete Interrupt Flag 2 (TC) Set.,0.6666098,0.6666098,0.6291827,0.6291827,0.6666098,False,True,0.6153846153846153,0.4285714285714286,0.9087886214256287,0.5641542789045271,Partial,0.6291827,False,True,0.5714285714285714,0.40909090909090906,0.8929468989372253,0.550141429397967,Partial,0.6666098,False,True,0.6153846153846153,0.4285714285714286,0.9087886214256287,0.5641542789045271,Partial,0.6291827,False,True,0.5714285714285714,0.40909090909090906,0.8929468989372253,0.550141429397967,Partial
stm32g030,What is the bit_offset of EXTSEL field from ADC_CFGR1 register from ADC peripheral for STM32G030 microcontroller?,6,20,12,20,12,0.6261145,0.6261145,0.76992726,0.76992726,0.6261145,False,False,0.0,0.0,0.9992361068725586,0.1811911404132843,Fail,0.76992726,False,False,0.0,0.0,0.99932461977005,0.18839505612850188,Fail,0.6261145,False,False,0.0,0.0,0.9992361068725586,0.1811911404132843,Fail,0.76992726,False,False,0.0,0.0,0.99932461977005,0.18839505612850188,Fail
stm32g030,What is the bit_offset of OT2 field from OTYPER register from GPIOD peripheral for STM32G030 microcontroller?,2,20,20,20,20,0.541844,0.541844,0.541844,0.541844,0.541844,True,False,0.0,0.5,0.9990719556808472,0.5019529938697814,Partial,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial,0.541844,True,False,0.0,0.5,0.9990719556808472,0.5019529938697814,Partial,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial
stm32g030,What is the description of PUPDR8 field from PUPDR register from GPIOA peripheral for STM32G030 microcontroller?,"Port x configuration bits (y =
              0..15)",Port A GPIO port pull-up/pull-down register 8 bit access to peripheral bit 8 of PUPDR register from GPIOA peripheral for STM32G030 microcontroller.,Port x configuration I/O pin y (y = 15 to 0),Port A GPIO port pull-up/pull-down register 8 bit access to peripheral bit 8 of PUPDR register from GPIOA peripheral for STM32G030 microcontroller.,Port x configuration I/O pin y (y = 15 to 0),0.30374512,0.30374512,0.81306416,0.81306416,0.30374512,False,False,0.06896551724137931,0.19047619047619047,0.7399016618728638,0.14948941829120388,Fail,0.81306416,False,True,0.5555555555555556,0.5882352941176471,0.8097332119941711,0.552636065514259,Partial,0.30374512,False,False,0.06896551724137931,0.19047619047619047,0.7399016618728638,0.14948941829120388,Fail,0.81306416,False,True,0.5555555555555556,0.5882352941176471,0.8097332119941711,0.552636065514259,Partial
stm32g030,List all the fields of RTC_CALR register from RTC peripheral for STM32G030 microcontroller.,"CALM, CALW16, CALW8, CALP",23 RTC_CALPRD PRD 15:0] Reselva1ue 0 O 0 0 O 0 0 O O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O,"S, M, L, E, D, W, DT, DU, HT, HU, MNT, MNU, MASKSS, SS, PRS, TS, TI1, TI2, TI3, TI4, TI5, TI6, TI7, TI8, TI9, TI10, TI11, TI12, TI13, TI14, TI15, TI16, TI17, TI18, TI19, TI20, TI21, TI22, TI23, TI24, TI25, TI26, TI27, TI28, TI29, TI30, TI31, TI32, TI33, TI34, TI35, TI36, TI37, TI38, TI39, TI40, TI41, TI42, TI43, TI44, TI45, TI46, TI47, TI48, TI49, TI50, TI51, TI52, TI53, TI54, TI55, TI56, TI57, TI58, TI59, TI60, TI61, TI62, TI63, TI64, TI65, TI66, TI67, TI68, TI69, TI70, TI71, TI72, TI73, TI74, TI75, TI76, TI77, TI78, TI79, TI80, TI81, TI82, TI83, TI84, TI85, TI86, TI87, TI88, TI89, TI90, TI91, TI92, TI93, TI94, TI95, TI96, TI97, TI98, TI99, TI100, TI101, TI102, TI103, TI104, TI105, TI106, TI107, TI108, TI109, TI110, TI111, TI112, TI113, TI114, TI115, TI116, TI117, TI118, TI119, TI120, TI121, TI122, TI123, TI124, TI125, TI126, TI127, TI128, TI129, TI130, TI131, TI132, TI133, TI134, TI135, TI136, TI137, TI138, TI139,",23 RTC_CALPRD PRD 15:0] Reselva1ue 0 O 0 0 O 0 0 O O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O,"S, M, L, E, D, W, DT, DU, HT, HU, MNT, MNU, MASKSS, SS, PRS, TS, TI1, TI2, TI3, TI4, TI5, TI6, TI7, TI8, TI9, TI10, TI11, TI12, TI13, TI14, TI15, TI16, TI17, TI18, TI19, TI20, TI21, TI22, TI23, TI24, TI25, TI26, TI27, TI28, TI29, TI30, TI31, TI32, TI33, TI34, TI35, TI36, TI37, TI38, TI39, TI40, TI41, TI42, TI43, TI44, TI45, TI46, TI47, TI48, TI49, TI50, TI51, TI52, TI53, TI54, TI55, TI56, TI57, TI58, TI59, TI60, TI61, TI62, TI63, TI64, TI65, TI66, TI67, TI68, TI69, TI70, TI71, TI72, TI73, TI74, TI75, TI76, TI77, TI78, TI79, TI80, TI81, TI82, TI83, TI84, TI85, TI86, TI87, TI88, TI89, TI90, TI91, TI92, TI93, TI94, TI95, TI96, TI97, TI98, TI99, TI100, TI101, TI102, TI103, TI104, TI105, TI106, TI107, TI108, TI109, TI110, TI111, TI112, TI113, TI114, TI115, TI116, TI117, TI118, TI119, TI120, TI121, TI122, TI123, TI124, TI125, TI126, TI127, TI128, TI129, TI130, TI131, TI132, TI133, TI134, TI135, TI136, TI137, TI138, TI139,",0.22340044,0.22340044,0.33677393,0.33677393,0.22340044,False,True,0.0,0.007543103448275912,0.7043958306312561,0.36720655195671936,Fail,0.33677393,False,True,0.0,0.012917115177610294,0.7628152370452881,0.3819068379146804,Fail,0.22340044,False,True,0.0,0.007543103448275912,0.7043958306312561,0.36720655195671936,Fail,0.33677393,False,True,0.0,0.012917115177610294,0.7628152370452881,0.3819068379146804,Fail
stm32g030,What is the bit_offset of BR5 field from BRR register from GPIOC peripheral for STM32G030 microcontroller?,5,5,5,5,5,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass,1.0000001,True,True,1.0,1.0,0.9999998211860657,0.9999999791383744,Pass
stm32g030,What is the bit_offset of BR14 field from BSRR register from GPIOB peripheral for STM32G030 microcontroller?,30,14,14,14,14,0.6175989,0.6175989,0.6175989,0.6175989,0.6175989,False,False,0.0,0.0,0.9986275434494019,0.18067407608032227,Fail,0.6175989,False,False,0.0,0.0,0.9986275434494019,0.18067407608032227,Fail,0.6175989,False,False,0.0,0.0,0.9986275434494019,0.18067407608032227,Fail,0.6175989,False,False,0.0,0.0,0.9986275434494019,0.18067407608032227,Fail
stm32g030,What is the address_offset of AFRH register from GPIOF peripheral for STM32G030 microcontroller?,0x24,0x24,0x18,0x24,0x18,1.0000002,1.0000002,0.77958417,0.77958417,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,0.77958417,False,False,0.0,0.5,0.9739487767219543,0.21007152497768403,Fail,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,0.77958417,False,False,0.0,0.5,0.9739487767219543,0.21007152497768403,Fail
stm32g030,What is the bit_offset of HT field from RTC_ALRMBR register from RTC peripheral for STM32G030 microcontroller?,20,12,12,12,12,0.7165746,0.7165746,0.7165746,0.7165746,0.7165746,False,False,0.0,0.0,0.999528169631958,0.18575795590877534,Fail,0.7165746,False,False,0.0,0.0,0.9995283484458923,0.18575798273086547,Fail,0.7165746,False,False,0.0,0.0,0.999528169631958,0.18575795590877534,Fail,0.7165746,False,False,0.0,0.0,0.9995283484458923,0.18575798273086547,Fail
stm32g030,What is the description of OSPEEDR5 field from OSPEEDR register from GPIOC peripheral for STM32G030 microcontroller?,"Port x configuration bits (y =
              0..15)",Output speed of I/O pin 5.,Output speed of I/O pin 5.,Output speed of I/O pin 5.,Output speed of I/O pin 5.,0.23029697,0.23029697,0.23029697,0.23029697,0.23029697,False,False,0.0,0.196078431372549,0.7662376761436462,0.13625442146086225,Fail,0.23029697,False,False,0.0,0.196078431372549,0.7662376761436462,0.13625442146086225,Fail,0.23029697,False,False,0.0,0.196078431372549,0.7662376761436462,0.13625442146086225,Fail,0.23029697,False,False,0.0,0.196078431372549,0.7662376761436462,0.13625442146086225,Fail
stm32g030,What is the bit_width of TXDMAEN field from CR1 register from I2C1 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_offset of CTCIF5 field from DMA_IFCR register from DMA peripheral for STM32G030 microcontroller?,17,29,29,29,29,0.6517888,0.6517888,0.6517888,0.6517888,0.6517888,False,False,0.0,0.0,0.9992507696151733,0.18247705399990083,Fail,0.6517888,False,False,0.0,0.0,0.9992507100105286,0.1824770450592041,Fail,0.6517888,False,False,0.0,0.0,0.9992507696151733,0.18247705399990083,Fail,0.6517888,False,False,0.0,0.0,0.9992507100105286,0.1824770450592041,Fail
stm32g030,What is the description of GPOL field from RG0CR register from DMAMUX peripheral for STM32G030 microcontroller?,"DMA request generator trigger event type
              selection Defines the trigger event on the selected
              DMA request trigger input",DMA request generator trigger polarity,DMA request generator trigger polarity,DMA request generator trigger polarity,DMA request generator trigger polarity,0.58922696,0.58922696,0.58922696,0.58922696,0.58922696,False,True,0.3478260869565218,0.23972602739726023,0.7936515212059021,0.48006059499884596,Fail,0.58922696,False,True,0.3478260869565218,0.23972602739726023,0.7936515212059021,0.48006059499884596,Fail,0.58922696,False,True,0.3478260869565218,0.23972602739726023,0.7936515212059021,0.48006059499884596,Fail,0.58922696,False,True,0.3478260869565218,0.23972602739726023,0.7936515212059021,0.48006059499884596,Fail
stm32g030,What is the bit_offset of CPHA field from CR1 register from SPI1 peripheral for STM32G030 microcontroller?,0,12,11,12,11,0.43830746,0.43830746,0.43881,0.43881,0.43830746,False,False,0.0,0.0,0.9780372381210327,0.16862095892429352,Fail,0.43881,False,False,0.0,0.0,0.9778263568878174,0.1686144530773163,Fail,0.43830746,False,False,0.0,0.0,0.9780372381210327,0.16862095892429352,Fail,0.43881,False,False,0.0,0.0,0.9778263568878174,0.1686144530773163,Fail
stm32g030,What is the description of EM2 field from EMR1 register from EXTI peripheral for STM32G030 microcontroller?,"CPU wakeup with event mask on event
              input",EM2 CPU wakeup with event generation mask on line 2,EM2 CPU wakeup with event generation mask on line 2,EM2 CPU wakeup with event generation mask on line 2,EM2 CPU wakeup with event generation mask on line 2,0.8007097,0.8007097,0.8007097,0.8007097,0.8007097,False,True,0.6666666666666665,0.4727272727272728,0.8072547316551208,0.5680933929392786,Partial,0.8007097,False,True,0.6666666666666665,0.4727272727272728,0.8072547316551208,0.5680933929392786,Partial,0.8007097,False,True,0.6666666666666665,0.4727272727272728,0.8072547316551208,0.5680933929392786,Partial,0.8007097,False,True,0.6666666666666665,0.4727272727272728,0.8072547316551208,0.5680933929392786,Partial
stm32g030,What is the bit_offset of PD4 field from PDCRA register from PWR peripheral for STM32G030 microcontroller?,4,4,4,4,4,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass
stm32g030,List all the fields of KEYR register from FLASH peripheral for STM32G030 microcontroller.,KEYR,KEYR,KEYR,KEYR,KEYR,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999997615814209,0.9999999701976777,Pass,1.0000001,True,True,1.0,1.0,0.9999997615814209,0.9999999701976777,Pass,1.0000001,True,True,1.0,1.0,0.9999997615814209,0.9999999701976777,Pass,1.0000001,True,True,1.0,1.0,0.9999997615814209,0.9999999701976777,Pass
stm32g030,What is the bit_offset of ITAMP3MF field from TAMP_MISR register from TAMP peripheral for STM32G030 microcontroller?,18,21,20,21,20,0.8332211,0.8332211,0.72139347,0.72139347,0.8332211,False,False,0.0,0.0,0.9993554353713989,0.19156436920166015,Fail,0.72139347,False,False,0.0,0.0,0.9991730451583862,0.18594563007354736,Fail,0.8332211,False,False,0.0,0.0,0.9993554353713989,0.19156436920166015,Fail,0.72139347,False,False,0.0,0.0,0.9991730451583862,0.18594563007354736,Fail
stm32g030,What is the size of CCMR1_Input register from TIM17 peripheral for STM32G030 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32g030,What is the bit_width of EWUP6 field from CR3 register from PWR peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_width of IC3F field from CCMR2_Input register from TIM2 peripheral for STM32G030 microcontroller?,4,4,4,4,4,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass
stm32g030,What is the description of ADDRCF field from ICR register from I2C2 peripheral for STM32G030 microcontroller?,Address Matched flag clear,Address match clear flag (slave mode),Address match clear flag (slave mode),Address match clear flag (slave mode),Address match clear flag (slave mode),0.7932943,0.7932943,0.7932943,0.7932943,0.7932943,False,True,0.6,0.5675675675675675,0.8701320290565491,0.5685628982653489,Partial,0.7932943,False,True,0.6,0.5675675675675675,0.8701320290565491,0.5685628982653489,Partial,0.7932943,False,True,0.6,0.5675675675675675,0.8701320290565491,0.5685628982653489,Partial,0.7932943,False,True,0.6,0.5675675675675675,0.8701320290565491,0.5685628982653489,Partial
stm32g030,What is the description of RL field from RLR register from IWDG peripheral for STM32G030 microcontroller?,"Watchdog counter reload
              value",0x0000 0FFF (reset by Standby mode),Reload value,0x0000 0FFF (reset by Standby mode),Reload value,0.2723083,0.2723083,0.6298709,0.6298709,0.2723083,False,True,0.0,0.13953488372093026,0.7471266388893127,0.3826611545196799,Fail,0.6298709,False,True,0.6666666666666666,0.2558139534883721,0.7930326461791992,0.5465724725131841,Partial,0.2723083,False,True,0.0,0.13953488372093026,0.7471266388893127,0.3826611545196799,Fail,0.6298709,False,True,0.6666666666666666,0.2558139534883721,0.7930326461791992,0.5465724725131841,Partial
stm32g030,What is the bit_width of OSPEEDR0 field from OSPEEDR register from GPIOD peripheral for STM32G030 microcontroller?,2,1,4,1,4,0.80541563,0.80541563,0.8337252,0.8337252,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.8337252,False,False,0.0,0.0,0.9999340772628784,0.1916763722896576,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.8337252,False,False,0.0,0.0,0.9999340772628784,0.1916763722896576,Fail
stm32g030,What is the description of OT3 field from OTYPER register from GPIOA peripheral for STM32G030 microcontroller?,"Port x configuration bits (y =
              0..15)",Output type (push- pull or open-drain),Output type 3 selection for OT3 pin/port.,Output type (push- pull or open-drain),Output type 3 selection for OT3 pin/port.,0.10787351,0.10787351,0.32503843,0.32503843,0.10787351,False,False,0.0,0.17647058823529416,0.7512459754943848,0.1269041010781246,Fail,0.32503843,False,False,0.0,0.1568627450980392,0.7634710669517517,0.13861571895141225,Fail,0.10787351,False,False,0.0,0.17647058823529416,0.7512459754943848,0.1269041010781246,Fail,0.32503843,False,False,0.0,0.1568627450980392,0.7634710669517517,0.13861571895141225,Fail
stm32g030,What is the description of UIF field from SR register from TIM2 peripheral for STM32G030 microcontroller?,Update interrupt flag,UIF status bit remapping,UIF status bit,UIF status bit remapping,UIF status bit,0.28329653,0.28329653,0.2638783,0.2638783,0.28329653,False,True,0.0,0.25,0.8360013365745544,0.4020650267601013,Fail,0.2638783,False,True,0.0,0.23809523809523814,0.8423988819122314,0.40145850848583947,Fail,0.28329653,False,True,0.0,0.25,0.8360013365745544,0.4020650267601013,Fail,0.2638783,False,True,0.0,0.23809523809523814,0.8423988819122314,0.40145850848583947,Fail
stm32g030,What is the description of WUCF field from ICR register from USART2 peripheral for STM32G030 microcontroller?,"Wakeup from Stop mode clear
              flag",Wakeup from low-power mode clear flag,Wakeup from low-power mode clear flag,Wakeup from low-power mode clear flag,Wakeup from low-power mode clear flag,0.845959,0.845959,0.845959,0.845959,0.845959,False,True,0.8333333333333334,0.5217391304347826,0.8302221894264221,0.6095849019893701,Partial,0.845959,False,True,0.8333333333333334,0.5217391304347826,0.8302221894264221,0.6095849019893701,Partial,0.845959,False,True,0.8333333333333334,0.5217391304347826,0.8302221894264221,0.6095849019893701,Partial,0.845959,False,True,0.8333333333333334,0.5217391304347826,0.8302221894264221,0.6095849019893701,Partial
stm32g030,What is the bit_width of GIF6 field from DMA_ISR register from DMA peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,List all the registers of EXTI peripheral for STM32G030 microcontroller.,"RTSR1, FTSR1, SWIER1, RPR1, FPR1, EXTICR1, EXTICR2, EXTICR3, EXTICR4, IMR1, EMR1","EXTI_FTSR1, EXTI_FTSR2, EXTI_FTSR3, EXTI_FTSR4, EXTI_FTSR5, EXTI_FTSR6, EXTI_FTSR7, EXTI_FTSR8, EXTI_FTSR9, EXTI_FTSR10, EXTI_FTSR11, EXTI_FTSR12, EXTI_FTSR13, EXTI_FTSR14, EXTI_FTSR15, EXTI_FTSR16, EXTI_FTSR17, EXTI_FTSR18, EXTI_FTSR19, EXTI_FTSR20, EXTI_FTSR21, EXTI_FTSR22, EXTI_FTSR23, EXTI_FTSR24, EXTI_FTSR25, EXTI_FTSR26, EXTI_FTSR27, EXTI_FTSR28, EXTI_FTSR29, EXTI_FTSR30, EXTI_FTSR31, EXTI_FTSR32, EXTI_FTSR33, EXTI_FTSR34, EXTI_FTSR35, EXTI_FTSR36, EXTI_FTSR37, EXTI_FTSR38, EXTI_FTSR39, EXTI_FTSR40, EXTI_FTSR41, EXTI_FTSR42, EXTI_FTSR43, EXTI_FTSR44, EXTI_FTSR45, EXTI_FTSR46, EXTI_FTSR47, EXTI_FTSR48, EXTI_FTSR49, EXTI_FTSR50, EXTI_FTSR51, EXTI_FTSR52, EXTI_FTSR53, EXTI_FTSR54, EXTI_FTSR55, EXTI_FTSR56, EXTI_FTSR57, EXTI_FTSR58, EXTI_FTSR59, EXTI_FTSR60, EXTI_FTSR61, EXTI_FTSR62, EXTI_FTSR63, EXTI_FTSR64, EXTI_FTSR65, EXTI_FTSR66, EXTI_FTSR67, EXTI_FTSR68, EXTI_FTSR69, EXTI_FTSR70, EXTI_FTSR71, EXTI_FTSR72, EXTI_FTSR73, EXTI_FTSR74, EXTI_FTSR75, EXTI_FTSR76, EXTI_FTSR77, EXTI_FTSR78, EXTI_FTSR79, EXTI_FTSR80, EXTI_FTSR81, EXTI_FTSR82, EXTI_FTSR83, EXTI_FTSR84, EXTI_FTSR85, EXTI_FTSR86, EXTI_FTSR87, EXTI_FTSR88, EXTI_FTSR89, EXTI_FTSR90, EXTI_FTSR91, EXTI_FTSR92, EXTI_FTSR93, EXTI_FTSR94, EXTI_FTSR95, EXTI_FTSR96, EXTI_FTSR97, EX","EXTI_IMR1, EXTI_EMR1, EXTI_FTSR1, EXTI_RTSR1, EXTI_SWIER1, EXTI_CFGR1, EXTI_CFGR2, EXTI_IER1, EXTI_ECLR1, EXTI_FPR1, EXTI_FMR1, EXTI_FCR1, EXTI_FCSR1, EXTI_FSELR1, EXTI_FSCMR1, EXTI_FSCMR2, EXTI_FSCMR3, EXTI_FSCMR4, EXTI_FSCMR5, EXTI_FSCMR6, EXTI_FSCMR7, EXTI_FSCMR8, EXTI_FSCMR9, EXTI_FSCMR10, EXTI_FSCMR11, EXTI_FSCMR12, EXTI_FSCMR13, EXTI_FSCMR14, EXTI_FSCMR15, EXTI_FSCMR16, EXTI_FSCMR17, EXTI_FSCMR18, EXTI_FSCMR19, EXTI_FSCMR20, EXTI_FSCMR21, EXTI_FSCMR22, EXTI_FSCMR23, EXTI_FSCMR24, EXTI_FSCMR25, EXTI_FSCMR26, EXTI_FSCMR27, EXTI_FSCMR28, EXTI_FSCMR29, EXTI_FSCMR30, EXTI_FSCMR31, EXTI_FSCMR32, EXTI_FSCMR33, EXTI_FSCMR34, EXTI_FSCMR35, EXTI_FSCMR36, EXTI_FSCMR37, EXTI_FSCMR38, EXTI_FSCMR39, EXTI_FSCMR40, EXTI_FSCMR41, EXTI_FSCMR42, EXTI_FSCMR43, EXTI_FSCMR44, EXTI_FSCMR45, EXTI_FSCMR46, EXTI_FSCMR47, EXTI_FSCMR48, EXTI_FSCMR49, EXTI_FSCMR50, EXTI_FSCMR51, EXTI_FSCMR52, EXTI_FSCMR53, EXTI_FSCMR54, EXTI_FSCMR55, EXTI_FSCMR56, EXTI_FSCMR57, EXTI_FSCMR58, EXTI_FSCMR59, EXTI_FSCMR60, EXTI_FSCMR61, EXTI_FSCMR62, EXTI_FSCMR63, EXTI_FSCMR64, EXTI_FSCMR65, EXTI_FSCMR66, EXTI_FSCMR67, EXTI_FSCMR68, EXTI_FSCMR69, EXTI_FSCMR70, EXTI_FSCMR71, EXTI_FSCMR72, EXTI_FSCMR73, EXTI_FSCMR74, EXTI_FSCMR75,","EXTI_FTSR1, EXTI_FTSR2, EXTI_FTSR3, EXTI_FTSR4, EXTI_FTSR5, EXTI_FTSR6, EXTI_FTSR7, EXTI_FTSR8, EXTI_FTSR9, EXTI_FTSR10, EXTI_FTSR11, EXTI_FTSR12, EXTI_FTSR13, EXTI_FTSR14, EXTI_FTSR15, EXTI_FTSR16, EXTI_FTSR17, EXTI_FTSR18, EXTI_FTSR19, EXTI_FTSR20, EXTI_FTSR21, EXTI_FTSR22, EXTI_FTSR23, EXTI_FTSR24, EXTI_FTSR25, EXTI_FTSR26, EXTI_FTSR27, EXTI_FTSR28, EXTI_FTSR29, EXTI_FTSR30, EXTI_FTSR31, EXTI_FTSR32, EXTI_FTSR33, EXTI_FTSR34, EXTI_FTSR35, EXTI_FTSR36, EXTI_FTSR37, EXTI_FTSR38, EXTI_FTSR39, EXTI_FTSR40, EXTI_FTSR41, EXTI_FTSR42, EXTI_FTSR43, EXTI_FTSR44, EXTI_FTSR45, EXTI_FTSR46, EXTI_FTSR47, EXTI_FTSR48, EXTI_FTSR49, EXTI_FTSR50, EXTI_FTSR51, EXTI_FTSR52, EXTI_FTSR53, EXTI_FTSR54, EXTI_FTSR55, EXTI_FTSR56, EXTI_FTSR57, EXTI_FTSR58, EXTI_FTSR59, EXTI_FTSR60, EXTI_FTSR61, EXTI_FTSR62, EXTI_FTSR63, EXTI_FTSR64, EXTI_FTSR65, EXTI_FTSR66, EXTI_FTSR67, EXTI_FTSR68, EXTI_FTSR69, EXTI_FTSR70, EXTI_FTSR71, EXTI_FTSR72, EXTI_FTSR73, EXTI_FTSR74, EXTI_FTSR75, EXTI_FTSR76, EXTI_FTSR77, EXTI_FTSR78, EXTI_FTSR79, EXTI_FTSR80, EXTI_FTSR81, EXTI_FTSR82, EXTI_FTSR83, EXTI_FTSR84, EXTI_FTSR85, EXTI_FTSR86, EXTI_FTSR87, EXTI_FTSR88, EXTI_FTSR89, EXTI_FTSR90, EXTI_FTSR91, EXTI_FTSR92, EXTI_FTSR93, EXTI_FTSR94, EXTI_FTSR95, EXTI_FTSR96, EXTI_FTSR97, EX","EXTI_IMR1, EXTI_EMR1, EXTI_FTSR1, EXTI_RTSR1, EXTI_SWIER1, EXTI_CFGR1, EXTI_CFGR2, EXTI_IER1, EXTI_ECLR1, EXTI_FPR1, EXTI_FMR1, EXTI_FCR1, EXTI_FCSR1, EXTI_FSELR1, EXTI_FSCMR1, EXTI_FSCMR2, EXTI_FSCMR3, EXTI_FSCMR4, EXTI_FSCMR5, EXTI_FSCMR6, EXTI_FSCMR7, EXTI_FSCMR8, EXTI_FSCMR9, EXTI_FSCMR10, EXTI_FSCMR11, EXTI_FSCMR12, EXTI_FSCMR13, EXTI_FSCMR14, EXTI_FSCMR15, EXTI_FSCMR16, EXTI_FSCMR17, EXTI_FSCMR18, EXTI_FSCMR19, EXTI_FSCMR20, EXTI_FSCMR21, EXTI_FSCMR22, EXTI_FSCMR23, EXTI_FSCMR24, EXTI_FSCMR25, EXTI_FSCMR26, EXTI_FSCMR27, EXTI_FSCMR28, EXTI_FSCMR29, EXTI_FSCMR30, EXTI_FSCMR31, EXTI_FSCMR32, EXTI_FSCMR33, EXTI_FSCMR34, EXTI_FSCMR35, EXTI_FSCMR36, EXTI_FSCMR37, EXTI_FSCMR38, EXTI_FSCMR39, EXTI_FSCMR40, EXTI_FSCMR41, EXTI_FSCMR42, EXTI_FSCMR43, EXTI_FSCMR44, EXTI_FSCMR45, EXTI_FSCMR46, EXTI_FSCMR47, EXTI_FSCMR48, EXTI_FSCMR49, EXTI_FSCMR50, EXTI_FSCMR51, EXTI_FSCMR52, EXTI_FSCMR53, EXTI_FSCMR54, EXTI_FSCMR55, EXTI_FSCMR56, EXTI_FSCMR57, EXTI_FSCMR58, EXTI_FSCMR59, EXTI_FSCMR60, EXTI_FSCMR61, EXTI_FSCMR62, EXTI_FSCMR63, EXTI_FSCMR64, EXTI_FSCMR65, EXTI_FSCMR66, EXTI_FSCMR67, EXTI_FSCMR68, EXTI_FSCMR69, EXTI_FSCMR70, EXTI_FSCMR71, EXTI_FSCMR72, EXTI_FSCMR73, EXTI_FSCMR74, EXTI_FSCMR75,",0.6248985,0.6248985,0.68405926,0.68405926,0.6248985,False,True,0.0,0.05661881977671457,0.7855286598205566,0.40190516462641657,Fail,0.68405926,False,True,0.0,0.06478405315614622,0.8158568143844604,0.4098206879292612,Fail,0.6248985,False,True,0.0,0.05661881977671457,0.7855286598205566,0.40190516462641657,Fail,0.68405926,False,True,0.0,0.06478405315614622,0.8158568143844604,0.4098206879292612,Fail
stm32g030,What is the bit_width of AWD3CH1 field from ADC_AWD3CR register from ADC peripheral for STM32G030 microcontroller?,1,18,17,18,17,0.43743575,0.43743575,0.460397,0.460397,0.43743575,True,False,0.0,0.5,0.9990977048873901,0.49673644304275516,Fail,0.460397,True,False,0.0,0.5,0.9994932413101196,0.4979438364505768,Fail,0.43743575,True,False,0.0,0.5,0.9990977048873901,0.49673644304275516,Fail,0.460397,True,False,0.0,0.5,0.9994932413101196,0.4979438364505768,Fail
stm32g030,What is the description of ADDM7 field from CR2 register from USART1 peripheral for STM32G030 microcontroller?,"7-bit Address Detection/4-bit Address
              Detection",7-bit Address Detection Mode Select.,Addition Mode 7 Selection,7-bit Address Detection Mode Select.,Addition Mode 7 Selection,0.8030466,0.8030466,0.23259437,0.23259437,0.8030466,False,False,0.6,0.5081967213114754,0.8355685472488403,0.31089744735936653,Fail,0.23259437,False,False,0.0,0.3114754098360656,0.7745141386985779,0.14338060983868894,Fail,0.8030466,False,False,0.6,0.5081967213114754,0.8355685472488403,0.31089744735936653,Fail,0.23259437,False,False,0.0,0.3114754098360656,0.7745141386985779,0.14338060983868894,Fail
stm32g030,What is the bit_width of TEIE field from DMA_CCR4 register from DMA peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the address_offset of APB_FZ1 register from DBG peripheral for STM32G030 microcontroller?,0x8,0x08,0x18,0x08,0x18,0.9500388,0.9500388,0.8242874,0.8242874,0.9500388,False,False,0.0,0.75,0.9420706629753113,0.2263125389814377,Fail,0.8242874,False,False,0.0,0.75,0.9463591575622559,0.22066824436187743,Fail,0.9500388,False,False,0.0,0.75,0.9420706629753113,0.2263125389814377,Fail,0.8242874,False,False,0.0,0.75,0.9463591575622559,0.22066824436187743,Fail
stm32g030,What is the bit_offset of RPIF2 field from RPR1 register from EXTI peripheral for STM32G030 microcontroller?,2,0x088,20,0x088,20,0.34294352,0.34294352,0.541844,0.541844,0.34294352,False,False,0.0,0.0,0.8401691913604736,0.14317255467176437,Fail,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial,0.34294352,False,False,0.0,0.0,0.8401691913604736,0.14317255467176437,Fail,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial
stm32g030,What is the size of BRR register from GPIOA peripheral for STM32G030 microcontroller?,32,187,17,187,17,0.46637973,0.46637973,0.6060696,0.6060696,0.46637973,False,False,0.0,0.0,0.9993549585342407,0.1732222303748131,Fail,0.6060696,False,False,0.0,0.0,0.9995986819267273,0.18024328351020813,Fail,0.46637973,False,False,0.0,0.0,0.9993549585342407,0.1732222303748131,Fail,0.6060696,False,False,0.0,0.0,0.9995986819267273,0.18024328351020813,Fail
stm32g030,What is the bit_width of PUPDR5 field from PUPDR register from GPIOB peripheral for STM32G030 microcontroller?,2,16,4,16,4,0.5123863,0.5123863,0.8337252,0.8337252,0.5123863,False,False,0.0,0.0,0.9994017481803894,0.17552957832813265,Fail,0.8337252,False,False,0.0,0.0,0.9999340772628784,0.1916763722896576,Fail,0.5123863,False,False,0.0,0.0,0.9994017481803894,0.17552957832813265,Fail,0.8337252,False,False,0.0,0.0,0.9999340772628784,0.1916763722896576,Fail
stm32g030,What is the bit_offset of RTO field from RTOR register from USART1 peripheral for STM32G030 microcontroller?,0,23,23,23,23,0.34699517,0.34699517,0.34699517,0.34699517,0.34699517,False,False,0.0,0.0,0.9772354960441589,0.16393508315086364,Fail,0.34699517,False,False,0.0,0.0,0.9772354960441589,0.16393508315086364,Fail,0.34699517,False,False,0.0,0.0,0.9772354960441589,0.16393508315086364,Fail,0.34699517,False,False,0.0,0.0,0.9772354960441589,0.16393508315086364,Fail
stm32g030,What is the description of PUPDR0 field from PUPDR register from GPIOD peripheral for STM32G030 microcontroller?,"Port x configuration bits (y =
              0..15)",Pull-up/pull-down on GPIO0/PortD Pin 0/PortD Pin 0 I/O Control Field,Pull-up/pull-down control register 0,Pull-up/pull-down on GPIO0/PortD Pin 0/PortD Pin 0 I/O Control Field,Pull-up/pull-down control register 0,0.26593053,0.26593053,0.16409151,0.16409151,0.26593053,False,False,0.0,0.16176470588235292,0.7434801459312439,0.13290678385426016,Fail,0.16409151,False,False,0.0,0.13725490196078427,0.7479099631309509,0.12725381519572407,Fail,0.26593053,False,False,0.0,0.16176470588235292,0.7434801459312439,0.13290678385426016,Fail,0.16409151,False,False,0.0,0.13725490196078427,0.7479099631309509,0.12725381519572407,Fail
stm32g030,What is the description of TCBGTIE field from CR3 register from USART1 peripheral for STM32G030 microcontroller?,"Tr Complete before guard time, interrupt
              enable",Transmission Complete Interrupt Enable,Transmission Complete Interrupt Enable,Transmission Complete Interrupt Enable,Transmission Complete Interrupt Enable,0.63784015,0.63784015,0.63784015,0.63784015,0.63784015,False,True,0.5454545454545454,0.360655737704918,0.8034864664077759,0.5295386735266615,Partial,0.63784015,False,True,0.5454545454545454,0.360655737704918,0.8034864664077759,0.5295386735266615,Partial,0.63784015,False,True,0.5454545454545454,0.360655737704918,0.8034864664077759,0.5295386735266615,Partial,0.63784015,False,True,0.5454545454545454,0.360655737704918,0.8034864664077759,0.5295386735266615,Partial
stm32g030,What is the bit_offset of TIM1RST field from APBRSTR2 register from RCC peripheral for STM32G030 microcontroller?,11,1,1,1,1,0.58286226,0.58286226,0.58286226,0.58286226,0.58286226,False,False,0.0,0.5,0.999365508556366,0.20404793918132783,Fail,0.58286226,False,False,0.0,0.5,0.999365508556366,0.20404793918132783,Fail,0.58286226,False,False,0.0,0.5,0.999365508556366,0.20404793918132783,Fail,0.58286226,False,False,0.0,0.5,0.999365508556366,0.20404793918132783,Fail
stm32g030,What is the bit_width of PECBYTE field from CR2 register from I2C2 peripheral for STM32G030 microcontroller?,1,1,4,1,4,1.0,1.0,0.768664,0.768664,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,List all the fields of ISR register from I2C2 peripheral for STM32G030 microcontroller.,"ADDCODE, DIR, BUSY, ALERT, TIMEOUT, PECERR, OVR, ARLO, BERR, TCR, TC, STOPF, NACKF, ADDR, RXNE, TXIS, TXE","RXDATAV, TXDATAV, ADDR, STOP, RXOVERRUN, TXUNDERRUN, ARBLOST, BUSY, MSMODECH, SMBALERT, SMBTO, SMBPEC, SMBPE, SMBGENC, SMBACKDTC, SMBALT, SMBDET, SMBHOSTL, SMBHOSTH, SMBUSY, SMBPDISC, SMBSENS, SMBTENC, SMBTDISC, SMBTENS, SMBTDS, SMBTSS, SMBTFC, SMBTFENC, SMBTFE, SMBTFPEC, SMBTFPE, SMBTFPES, SMBTFPSS, SMBTFPFC, SMBTFPFS, SMBTFPFT, SMBTFPFTC, SMBTFPFS, SMBTFPFTS, SMBTFPFTT, SMBTFPFTTC, SMBTFPFTSS, SMBTFPFTTS, SMBTFPFTTT, SMBTFPFTTTC, SMBTFPFTSSS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS,","RXDATAV, TXDATAV, ADDR, STOP, RXRDY, TXRDY, TXBL, BUSY, ARBLOST, SCL_LOW, SCL_HIGH, SDA_STORE, SDA_READY, TXC, TXFIFOEMPTY, TXFIFONEMPTY, TXFIFOFULL, TXFIFOHALFEMPTY, TXFIFOHALFFULL, TXFIFOFULLNEMPTY, TXFIFOFULLONEMPTY, TXFIFOFULLTWOEMPTY, TXFIFOFULLTHREEEMPTY, TXFIFOFULLFOUREMPTY, TXFIFOFULLFIVEEMPTY, TXFIFOFULLSIXEMPTY, TXFIFOFULLSEVENEMPTY, TXFIFOFULLSOEIGHTEMPTY, TXFIFOFULLSONEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, T","RXDATAV, TXDATAV, ADDR, STOP, RXOVERRUN, TXUNDERRUN, ARBLOST, BUSY, MSMODECH, SMBALERT, SMBTO, SMBPEC, SMBPE, SMBGENC, SMBACKDTC, SMBALT, SMBDET, SMBHOSTL, SMBHOSTH, SMBUSY, SMBPDISC, SMBSENS, SMBTENC, SMBTDISC, SMBTENS, SMBTDS, SMBTSS, SMBTFC, SMBTFENC, SMBTFE, SMBTFPEC, SMBTFPE, SMBTFPES, SMBTFPSS, SMBTFPFC, SMBTFPFS, SMBTFPFT, SMBTFPFTC, SMBTFPFS, SMBTFPFTS, SMBTFPFTT, SMBTFPFTTC, SMBTFPFTSS, SMBTFPFTTS, SMBTFPFTTT, SMBTFPFTTTC, SMBTFPFTSSS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS, SMBTFPFTTTS,","RXDATAV, TXDATAV, ADDR, STOP, RXRDY, TXRDY, TXBL, BUSY, ARBLOST, SCL_LOW, SCL_HIGH, SDA_STORE, SDA_READY, TXC, TXFIFOEMPTY, TXFIFONEMPTY, TXFIFOFULL, TXFIFOHALFEMPTY, TXFIFOHALFFULL, TXFIFOFULLNEMPTY, TXFIFOFULLONEMPTY, TXFIFOFULLTWOEMPTY, TXFIFOFULLTHREEEMPTY, TXFIFOFULLFOUREMPTY, TXFIFOFULLFIVEEMPTY, TXFIFOFULLSIXEMPTY, TXFIFOFULLSEVENEMPTY, TXFIFOFULLSOEIGHTEMPTY, TXFIFOFULLSONEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, TXFIFOFULLSOLEMPTY, T",0.5393297,0.5393297,0.61851263,0.61851263,0.5393297,False,True,0.031496062992125984,0.05682715074980271,0.769227147102356,0.40149112758239514,Fail,0.61851263,False,True,0.04166666666666667,0.05908096280087527,0.757614016532898,0.4058551154764441,Fail,0.5393297,False,True,0.031496062992125984,0.05682715074980271,0.769227147102356,0.40149112758239514,Fail,0.61851263,False,True,0.04166666666666667,0.05908096280087527,0.757614016532898,0.4058551154764441,Fail
stm32g030,What is the description of IDR0 field from IDR register from GPIOD peripheral for STM32G030 microcontroller?,"Port input data (y =
              0..15)",GPIO port input data register (GPIOx_IDR) (x = A to F),Input data register (GPIOx_IDR) (x = A to F),GPIO port input data register (GPIOx_IDR) (x = A to F),Input data register (GPIOx_IDR) (x = A to F),0.40588093,0.40588093,0.27941692,0.27941692,0.40588093,False,False,0.4705882352941177,0.38888888888888884,0.7878339886665344,0.2520312362052257,Fail,0.27941692,False,False,0.4,0.2272727272727273,0.7852833867073059,0.2231269903074611,Fail,0.40588093,False,False,0.4705882352941177,0.38888888888888884,0.7878339886665344,0.2520312362052257,Fail,0.27941692,False,False,0.4,0.2272727272727273,0.7852833867073059,0.2231269903074611,Fail
stm32g030,What is the bit_width of NACKCF field from ICR register from I2C2 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_offset of BR2 field from BRR register from GPIOD peripheral for STM32G030 microcontroller?,2,28,2,28,2,0.55663043,0.55663043,1.0000002,1.0000002,0.55663043,True,False,0.0,0.5,0.9984862208366394,0.5026044547557831,Partial,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,0.55663043,True,False,0.0,0.5,0.9984862208366394,0.5026044547557831,Partial,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32g030,What is the address_offset of CR2 register from I2C2 peripheral for STM32G030 microcontroller?,0x4,0x1c,0x18,0x1c,0x18,0.6853528,0.6853528,0.74449617,0.74449617,0.6853528,False,False,0.0,0.5,0.8445215225219727,0.18594586849212646,Fail,0.74449617,False,False,0.0,0.5,0.9175524115562439,0.19985767006874083,Fail,0.6853528,False,False,0.0,0.5,0.8445215225219727,0.18594586849212646,Fail,0.74449617,False,False,0.0,0.5,0.9175524115562439,0.19985767006874083,Fail
stm32g030,What is the bit_offset of DMAREQ_ID field from C0CR register from DMAMUX peripheral for STM32G030 microcontroller?,0,4:0,18,4:0,18,0.5809815,0.5809815,0.37322813,0.37322813,0.5809815,True,True,0.0,0.33333333333333337,0.8580148220062256,0.7244179646174114,Pass,0.37322813,False,False,0.0,0.0,0.9767440557479858,0.16517301499843598,Fail,0.5809815,True,True,0.0,0.33333333333333337,0.8580148220062256,0.7244179646174114,Pass,0.37322813,False,False,0.0,0.0,0.9767440557479858,0.16517301499843598,Fail
stm32g030,What is the bit_width of WUCF field from ICR register from USART2 peripheral for STM32G030 microcontroller?,1,10,1,10,1,0.61559385,0.61559385,1.0,1.0,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_offset of AFSEL10 field from AFRH register from GPIOB peripheral for STM32G030 microcontroller?,8,10,10,10,10,0.70526737,0.70526737,0.70526737,0.70526737,0.70526737,False,False,0.0,0.0,0.9998614192008972,0.18524258136749266,Fail,0.70526737,False,False,0.0,0.0,0.9998614192008972,0.18524258136749266,Fail,0.70526737,False,False,0.0,0.0,0.9998614192008972,0.18524258136749266,Fail,0.70526737,False,False,0.0,0.0,0.9998614192008972,0.18524258136749266,Fail
stm32g030,What is the bit_width of BR1 field from BRR register from GPIOC peripheral for STM32G030 microcontroller?,1,1,4,1,4,1.0,1.0,0.768664,0.768664,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the bit_width of PD13 field from PDCRB register from PWR peripheral for STM32G030 microcontroller?,1,13,4,13,4,0.46641022,0.46641022,0.768664,0.768664,0.46641022,True,False,0.0,0.5,0.9992619752883911,0.4982098072767258,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,0.46641022,True,False,0.0,0.5,0.9992619752883911,0.4982098072767258,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the bit_offset of PU10 field from PUCRC register from PWR peripheral for STM32G030 microcontroller?,10,10,10,10,10,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_offset of BR2 field from BRR register from GPIOF peripheral for STM32G030 microcontroller?,2,28,2,28,2,0.55663043,0.55663043,1.0000002,1.0000002,0.55663043,True,False,0.0,0.5,0.9984862208366394,0.5026044547557831,Partial,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,0.55663043,True,False,0.0,0.5,0.9984862208366394,0.5026044547557831,Partial,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32g030,What is the description of CC1S field from CCMR1_Output register from TIM14 peripheral for STM32G030 microcontroller?,CC1S,CC1S[1:0]: Capture/Compare 1 selection,CC1S[1:0]: Capture/Compare 1 selection,CC1S[1:0]: Capture/Compare 1 selection,CC1S[1:0]: Capture/Compare 1 selection,0.48604333,0.48604333,0.48604333,0.48604333,0.48604333,True,True,0.0,0.10526315789473684,0.8879218697547913,0.7127536050583188,Pass,0.48604333,True,True,0.0,0.10526315789473684,0.8879218697547913,0.7127536050583188,Pass,0.48604333,True,True,0.0,0.10526315789473684,0.8879218697547913,0.7127536050583188,Pass,0.48604333,True,True,0.0,0.10526315789473684,0.8879218697547913,0.7127536050583188,Pass
stm32g030,What is the description of REACK field from ISR register from USART2 peripheral for STM32G030 microcontroller?,REACK,"REACK received, clear to send next character",Re-transmit acknowledledge received,"REACK received, clear to send next character",Re-transmit acknowledledge received,0.5966429,0.5966429,0.15551032,0.15551032,0.5966429,True,True,0.25,0.11363636363636365,0.8641159534454346,0.7651313567703422,Pass,0.15551032,False,True,0.0,0.02857142857142858,0.8121803402900696,0.3810311385350568,Fail,0.5966429,True,True,0.25,0.11363636363636365,0.8641159534454346,0.7651313567703422,Pass,0.15551032,False,True,0.0,0.02857142857142858,0.8121803402900696,0.3810311385350568,Fail
stm32g030,What is the bit_offset of PU10 field from PUCRF register from PWR peripheral for STM32G030 microcontroller?,10,10,10,10,10,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the description of PD4 field from PDCRB register from PWR peripheral for STM32G030 microcontroller?,"Port B pull-down bit y
              (y=0..15)",Port E pull-down bit y (y = 0 to 15)(1),Port F pull-down bit y (y = 0 to 13)(1),Port E pull-down bit y (y = 0 to 15)(1),Port F pull-down bit y (y = 0 to 13)(1),0.86367,0.86367,0.7823235,0.7823235,0.86367,False,True,0.5,0.6304347826086957,0.8561920523643494,0.5531340465597484,Partial,0.7823235,False,False,0.5,0.6304347826086957,0.8564972281455994,0.2991124973348949,Fail,0.86367,False,True,0.5,0.6304347826086957,0.8561920523643494,0.5531340465597484,Partial,0.7823235,False,False,0.5,0.6304347826086957,0.8564972281455994,0.2991124973348949,Fail
stm32g030,What is the bit_offset of CTSOVF field from RTC_SCR register from RTC peripheral for STM32G030 microcontroller?,4,5,24,5,24,0.804348,0.804348,0.67227113,0.67227113,0.804348,False,False,0.0,0.0,0.9993913769721985,0.19012610614299774,Fail,0.67227113,True,False,0.0,0.5,0.9996681213378906,0.5085637748241425,Partial,0.804348,False,False,0.0,0.0,0.9993913769721985,0.19012610614299774,Fail,0.67227113,True,False,0.0,0.5,0.9996681213378906,0.5085637748241425,Partial
stm32g030,What is the address_offset of BRR register from USART2 peripheral for STM32G030 microcontroller?,0xc,0x0c,0x0c,0x0c,0x0c,0.94442093,0.94442093,0.94442093,0.94442093,0.94442093,False,False,0.0,0.75,0.856560230255127,0.21320508122444154,Fail,0.94442093,False,False,0.0,0.75,0.856560230255127,0.21320508122444154,Fail,0.94442093,False,False,0.0,0.75,0.856560230255127,0.21320508122444154,Fail,0.94442093,False,False,0.0,0.75,0.856560230255127,0.21320508122444154,Fail
stm32g030,What is the description of TXEIE field from CR2 register from SPI1 peripheral for STM32G030 microcontroller?,"Tx buffer empty interrupt
              enable",Tx buffer empty interrupt enable,Tx buffer empty interrupt enable,Tx buffer empty interrupt enable,Tx buffer empty interrupt enable,1.0,1.0,1.0,1.0,1.0,True,True,1.0,0.6956521739130435,0.8322546482086182,0.959620805926945,Pass,1.0,True,True,1.0,0.6956521739130435,0.8322546482086182,0.959620805926945,Pass,1.0,True,True,1.0,0.6956521739130435,0.8322546482086182,0.959620805926945,Pass,1.0,True,True,1.0,0.6956521739130435,0.8322546482086182,0.959620805926945,Pass
stm32g030,What is the description of CCUS field from CR2 register from TIM16 peripheral for STM32G030 microcontroller?,"Capture/compare control update
              selection",CCU S/ Output compare update control,CCU S Selection,CCU S/ Output compare update control,CCU S Selection,0.6605128,0.6605128,0.2018897,0.2018897,0.6605128,False,True,0.4,0.2777777777777778,0.7815499901771545,0.4941470276647144,Fail,0.2018897,False,True,0.28571428571428575,0.20370370370370372,0.7510259747505188,0.44007642322747165,Fail,0.6605128,False,True,0.4,0.2777777777777778,0.7815499901771545,0.4941470276647144,Fail,0.2018897,False,True,0.28571428571428575,0.20370370370370372,0.7510259747505188,0.44007642322747165,Fail
stm32g030,What is the bit_offset of BKP field from TAMP_BKP2R register from TAMP peripheral for STM32G030 microcontroller?,0,24,24,24,24,0.43377078,0.43377078,0.43377078,0.43377078,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail
stm32g030,What is the bit_offset of AWD3CH18 field from ADC_AWD3CR register from ADC peripheral for STM32G030 microcontroller?,18,18,18,18,18,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999999403953552,0.9999999910593034,Pass,1.0,True,True,1.0,1.0,0.9999999403953552,0.9999999910593034,Pass,1.0,True,True,1.0,1.0,0.9999999403953552,0.9999999910593034,Pass,1.0,True,True,1.0,1.0,0.9999999403953552,0.9999999910593034,Pass
stm32g030,What is the bit_width of SADD field from CR2 register from I2C1 peripheral for STM32G030 microcontroller?,10,12,12,12,12,0.68204635,0.68204635,0.68204635,0.68204635,0.68204635,False,False,0.0,0.5,0.9998580813407898,0.20908102989196778,Fail,0.68204635,False,False,0.0,0.5,0.9998580813407898,0.20908102989196778,Fail,0.68204635,False,False,0.0,0.5,0.9998580813407898,0.20908102989196778,Fail,0.68204635,False,False,0.0,0.5,0.9998580813407898,0.20908102989196778,Fail
stm32g030,What is the bit_width of BR15 field from BSRR register from GPIOF peripheral for STM32G030 microcontroller?,1,1,4,1,4,1.0,1.0,0.768664,0.768664,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the bit_offset of PUPDR2 field from PUPDR register from GPIOF peripheral for STM32G030 microcontroller?,4,0x20,0x28,0x20,0x28,0.38144735,0.38144735,0.44647497,0.44647497,0.38144735,False,False,0.0,0.0,0.853385329246521,0.1470801666378975,Fail,0.44647497,False,False,0.0,0.0,0.8480441570281982,0.14953037202358246,Fail,0.38144735,False,False,0.0,0.0,0.853385329246521,0.1470801666378975,Fail,0.44647497,False,False,0.0,0.0,0.8480441570281982,0.14953037202358246,Fail
stm32g030,List all the fields of AFRH register from GPIOA peripheral for STM32G030 microcontroller.,"AFSEL15, AFSEL14, AFSEL13, AFSEL12, AFSEL11, AFSEL10, AFSEL9, AFSEL8","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17","AFRH0, AFRH1, AFRH2, AFRH3, AFRH4, AFRH5, AFRH6, AFRH7, AFRH8, AFRH9, AFRH10, AFRH11, AFRH12, AFRH13, AFRH14, AFRH15, AFRH16, AFRH17, AFRH18, AFRH19, AFRH20, AFRH21, AFRH22, AFRH23, AFRH24, AFRH25, AFRH26, AFRH27, AFRH28, AFRH29, AFRH30, AFRH31, AFRH32, AFRH33, AFRH34, AFRH35, AFRH36, AFRH37, AFRH38, AFRH39, AFRH40, AFRH41, AFRH42, AFRH43, AFRH44, AFRH45, AFRH46, AFRH47, AFRH48, AFRH49, AFRH50, AFRH51, AFRH52, AFRH53, AFRH54, AFRH55, AFRH56, AFRH57, AFRH58, AFRH59, AFRH60, AFRH61, AFRH62, AFRH63, AFRH64, AFRH65, AFRH66, AFRH67, AFRH68, AFRH69, AFRH70, AFRH71, AFRH72, AFRH73, AFRH74, AFRH75, AFRH76, AFRH77, AFRH78, AFRH79, AFRH80, AFRH81, AFRH82, AFRH83, AFRH84, AFRH85, AFRH86, AFRH87, AFRH88, AFRH89, AFRH90, AFRH91, AFRH92, AFRH93, AFRH94, AFRH95, AFRH96, AFRH97, AFRH98, AFRH99, AFRH100, AFRH101, AFRH102, AFRH103, AFRH104, AFRH105, AFRH106, AFRH107, AFRH108, AFRH109, AFRH110, AFRH111, AFRH112, AFRH113, AFRH114, AFRH115, AFRH116, AFRH117, AFRH118, AFRH119, AFRH120, AFRH121, AFRH122, AFRH123, AFRH124, AFRH","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17","AFRH0, AFRH1, AFRH2, AFRH3, AFRH4, AFRH5, AFRH6, AFRH7, AFRH8, AFRH9, AFRH10, AFRH11, AFRH12, AFRH13, AFRH14, AFRH15, AFRH16, AFRH17, AFRH18, AFRH19, AFRH20, AFRH21, AFRH22, AFRH23, AFRH24, AFRH25, AFRH26, AFRH27, AFRH28, AFRH29, AFRH30, AFRH31, AFRH32, AFRH33, AFRH34, AFRH35, AFRH36, AFRH37, AFRH38, AFRH39, AFRH40, AFRH41, AFRH42, AFRH43, AFRH44, AFRH45, AFRH46, AFRH47, AFRH48, AFRH49, AFRH50, AFRH51, AFRH52, AFRH53, AFRH54, AFRH55, AFRH56, AFRH57, AFRH58, AFRH59, AFRH60, AFRH61, AFRH62, AFRH63, AFRH64, AFRH65, AFRH66, AFRH67, AFRH68, AFRH69, AFRH70, AFRH71, AFRH72, AFRH73, AFRH74, AFRH75, AFRH76, AFRH77, AFRH78, AFRH79, AFRH80, AFRH81, AFRH82, AFRH83, AFRH84, AFRH85, AFRH86, AFRH87, AFRH88, AFRH89, AFRH90, AFRH91, AFRH92, AFRH93, AFRH94, AFRH95, AFRH96, AFRH97, AFRH98, AFRH99, AFRH100, AFRH101, AFRH102, AFRH103, AFRH104, AFRH105, AFRH106, AFRH107, AFRH108, AFRH109, AFRH110, AFRH111, AFRH112, AFRH113, AFRH114, AFRH115, AFRH116, AFRH117, AFRH118, AFRH119, AFRH120, AFRH121, AFRH122, AFRH123, AFRH124, AFRH",0.3286732,0.3286732,0.6206628,0.6206628,0.3286732,False,True,0.0,0.03650586701434155,0.7654317021369934,0.3830737093572822,Fail,0.6206628,False,True,0.0,0.04317958783120701,0.8129006028175354,0.40512721023510434,Fail,0.3286732,False,True,0.0,0.03650586701434155,0.7654317021369934,0.3830737093572822,Fail,0.6206628,False,True,0.0,0.04317958783120701,0.8129006028175354,0.40512721023510434,Fail
stm32g030,What is the description of TCIF4 field from DMA_ISR register from DMA peripheral for STM32G030 microcontroller?,transfer complete (TC) flag for channel 4,TCIF4 flag 501,Transfer Complete Interrupt Flag 4 501,TCIF4 flag 501,Transfer Complete Interrupt Flag 4 501,0.54527605,0.54527605,0.64222515,0.64222515,0.54527605,False,False,0.2,0.14634146341463417,0.8609614372253418,0.20372509104449577,Fail,0.64222515,False,True,0.6153846153846153,0.41463414634146345,0.8817411661148071,0.5581810626258994,Partial,0.54527605,False,False,0.2,0.14634146341463417,0.8609614372253418,0.20372509104449577,Fail,0.64222515,False,True,0.6153846153846153,0.41463414634146345,0.8817411661148071,0.5581810626258994,Partial
stm32g030,What is the size of CRCPR register from SPI1 peripheral for STM32G030 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail
stm32g030,What is the description of ST field from RTC_ALRMBR register from RTC peripheral for STM32G030 microcontroller?,Second tens in BCD format,60/989,Second tens in BCD format,60/989,Second tens in BCD format,0.20664564,0.20664564,1.0,1.0,0.20664564,False,True,0.0,0.0,0.8183163404464722,0.3830797329545021,Fail,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass,0.20664564,False,True,0.0,0.0,0.8183163404464722,0.3830797329545021,Fail,1.0,True,True,1.0,1.0,1.000000238418579,1.000000035762787,Pass
stm32g030,What is the bit_offset of CHSEL17 field from ADC_CHSELR_0 register from ADC peripheral for STM32G030 microcontroller?,17,17,17,17,17,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,1.0000003576278687,1.0000000596046448,Pass,1.0000001,True,True,1.0,1.0,1.0000003576278687,1.0000000596046448,Pass,1.0000001,True,True,1.0,1.0,1.0000003576278687,1.0000000596046448,Pass,1.0000001,True,True,1.0,1.0,1.0000003576278687,1.0000000596046448,Pass
stm32g030,What is the description of USART3RST field from APBRSTR1 register from RCC peripheral for STM32G030 microcontroller?,USART3 reset,Reset USART3 timer,Reset USART3 timer,Reset USART3 timer,Reset USART3 timer,0.8159864,0.8159864,0.8159864,0.8159864,0.8159864,False,True,0.8,0.4444444444444444,0.9192577004432678,0.6109101970328226,Partial,0.8159864,False,True,0.8,0.4444444444444444,0.9192577004432678,0.6109101970328226,Partial,0.8159864,False,True,0.8,0.4444444444444444,0.9192577004432678,0.6109101970328226,Partial,0.8159864,False,True,0.8,0.4444444444444444,0.9192577004432678,0.6109101970328226,Partial
stm32g030,What is the address_offset of ICR register from USART1 peripheral for STM32G030 microcontroller?,0x20,0x1c,0x20,0x1c,0x20,0.6981796,0.6981796,1.0000001,1.0000001,0.6981796,False,False,0.0,0.5,0.8615525364875793,0.18914186060428617,Fail,1.0000001,True,True,1.0,1.0,0.9999997615814209,0.9999999701976777,Pass,0.6981796,False,False,0.0,0.5,0.8615525364875793,0.18914186060428617,Fail,1.0000001,True,True,1.0,1.0,0.9999997615814209,0.9999999701976777,Pass
stm32g030,What is the bit_width of OSPEEDR15 field from OSPEEDR register from GPIOB peripheral for STM32G030 microcontroller?,2,16,4,16,4,0.5123863,0.5123863,0.8337252,0.8337252,0.5123863,False,False,0.0,0.0,0.9994017481803894,0.17552957832813265,Fail,0.8337252,False,False,0.0,0.0,0.9999340772628784,0.1916763722896576,Fail,0.5123863,False,False,0.0,0.0,0.9994017481803894,0.17552957832813265,Fail,0.8337252,False,False,0.0,0.0,0.9999340772628784,0.1916763722896576,Fail
stm32g030,What is the bit_width of EOBIE field from CR1 register from USART2 peripheral for STM32G030 microcontroller?,1,28,1,28,1,0.47213537,0.47213537,1.0,1.0,0.47213537,False,False,0.0,0.0,0.9986168742179871,0.17339929938316345,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.47213537,False,False,0.0,0.0,0.9986168742179871,0.17339929938316345,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the description of ITAMP6MF field from TAMP_MISR register from TAMP peripheral for STM32G030 microcontroller?,"ST manufacturer readout tamper interrupt masked flag
This flag is set by hardware when the internal tamper 6 interrupt is raised.",ITAMP6F: ST manufacturer readout tamper detection flag,ITAMP6F: ST manufacturer readout tamper detection flag,ITAMP6F: ST manufacturer readout tamper detection flag,ITAMP6F: ST manufacturer readout tamper detection flag,0.65787005,0.65787005,0.65787005,0.65787005,0.65787005,False,False,0.35714285714285715,0.24031007751937983,0.8652807474136353,0.24612969012883548,Fail,0.65787005,False,False,0.35714285714285715,0.24031007751937983,0.8652807474136353,0.24612969012883548,Fail,0.65787005,False,False,0.35714285714285715,0.24031007751937983,0.8652807474136353,0.24612969012883548,Fail,0.65787005,False,False,0.35714285714285715,0.24031007751937983,0.8652807474136353,0.24612969012883548,Fail
stm32g030,What is the description of PD13 field from PDCRB register from PWR peripheral for STM32G030 microcontroller?,"Port B pull-down bit y
              (y=0..15)",Port F pull-down bit y (y = 0 to 13)(1),Port F pull-down bit y (y = 0 to 13)(1),Port F pull-down bit y (y = 0 to 13)(1),Port F pull-down bit y (y = 0 to 13)(1),0.7823235,0.7823235,0.7823235,0.7823235,0.7823235,False,False,0.5,0.6304347826086957,0.8564972281455994,0.2991124973348949,Fail,0.7823235,False,False,0.5,0.6304347826086957,0.8564972281455994,0.2991124973348949,Fail,0.7823235,False,False,0.5,0.6304347826086957,0.8564972281455994,0.2991124973348949,Fail,0.7823235,False,False,0.5,0.6304347826086957,0.8564972281455994,0.2991124973348949,Fail
stm32g030,What is the description of SBKF field from ISR register from USART2 peripheral for STM32G030 microcontroller?,SBKF,1/4 FIFO transmission level,1/4 FIFO transmission level,1/4 FIFO transmission level,1/4 FIFO transmission level,0.13095078,0.13095078,0.13095078,0.13095078,0.13095078,False,True,0.0,0.03703703703703709,0.8049614429473877,0.3791436072300981,Fail,0.13095078,False,True,0.0,0.03703703703703709,0.8049614429473877,0.3791436072300981,Fail,0.13095078,False,True,0.0,0.03703703703703709,0.8049614429473877,0.3791436072300981,Fail,0.13095078,False,True,0.0,0.03703703703703709,0.8049614429473877,0.3791436072300981,Fail
stm32g030,What is the base address of SYSCFG peripheral for STM32G030 microcontroller?,0x40010000,0x4001 0000,0x4001 0000,0x4001 0000,0x4001 0000,0.9313457,0.9313457,0.9313457,0.9313457,0.9313457,True,False,0.0,0.9090909090909091,0.9142428040504456,0.5291582511229949,Partial,0.9313457,True,False,0.0,0.9090909090909091,0.9142428636550903,0.5291582600636916,Partial,0.9313457,True,False,0.0,0.9090909090909091,0.9142428040504456,0.5291582511229949,Partial,0.9313457,True,False,0.0,0.9090909090909091,0.9142428636550903,0.5291582600636916,Partial
stm32g030,What is the bit_width of LSERDYIE field from CIER register from RCC peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,List all the fields of SR register from TIM2 peripheral for STM32G030 microcontroller.,"CC4OF, CC3OF, CC2OF, CC1OF, TIF, CC4IF, CC3IF, CC2IF, CC1IF, UIF","TIF, CC1IF, CC2IF, CC3IF, CC4IF, UIF, CMSIF, CAP0IF, CAP1IF, CAP2IF, CAP3IF, CAP4IF, OVIF, MCEIF0, MCEIF1, TRGIF0, TRGIF1, CC1OF, CC2OF, CC3OF, CC4OF, DIRCHG, MASKF, O20F, FLTPRIV, FLTN0F, FLTN1F, FLTN2F, FLTN3F, FPE, FPI, FPF, FPG, FPH, FPIF, FPFOF, FPEMPTY, FPCH0F, FPCH1F, FPCH2F, FPCH3F, FPCH4F, FPCH5F, FPCH6F, FPCH7F, FPCH8F, FPCH9F, FPCH10F, FPCH11F, FPCH12F, FPCH13F, FPCH14F, FPCH15F, FPCH16F, FPCH17F, FPCH18F, FPCH19F, FPCH20F, FPCH21F, FPCH22F, FPCH23F, FPCH24F, FPCH25F, FPCH26F, FPCH27F, FPCH28F, FPCH29F, FPCH30F, FPCH31F, FPCH32F, FPCH33F, FPCH34F, FPCH35F, FPCH36F, FPCH37F, FPCH38F, FPCH39F, FPCH40F, FPCH41F, FPCH42F, FPCH43F, FPCH44F, FPCH45F, FPCH46F, FPCH47F, FPCH48F, FPCH49F, FPCH50F, FPCH51F, FPCH52F, FPCH53F, FPCH54F, FPCH55F, FPCH56F, FPCH57F, FPCH58F, FPCH59F, FPCH60F, FPCH61F, FPCH62F, FPCH63F, FPCH64F, FPCH65F, FPCH66F, FPCH67F, FPCH68F, FPCH69F, FPCH70F, FPCH71F, FPCH72F, FPCH73F, FPCH74F, FPCH75F, FPCH76F, FPCH77F, FPCH78F, FPCH79F, FPCH80F, FPCH81F, FPCH82F, FPCH83F, FPCH84F, FPCH85F, FPCH86F, FPCH8","SU, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF","TIF, CC1IF, CC2IF, CC3IF, CC4IF, UIF, CMSIF, CAP0IF, CAP1IF, CAP2IF, CAP3IF, CAP4IF, OVIF, MCEIF0, MCEIF1, TRGIF0, TRGIF1, CC1OF, CC2OF, CC3OF, CC4OF, DIRCHG, MASKF, O20F, FLTPRIV, FLTN0F, FLTN1F, FLTN2F, FLTN3F, FPE, FPI, FPF, FPG, FPH, FPIF, FPFOF, FPEMPTY, FPCH0F, FPCH1F, FPCH2F, FPCH3F, FPCH4F, FPCH5F, FPCH6F, FPCH7F, FPCH8F, FPCH9F, FPCH10F, FPCH11F, FPCH12F, FPCH13F, FPCH14F, FPCH15F, FPCH16F, FPCH17F, FPCH18F, FPCH19F, FPCH20F, FPCH21F, FPCH22F, FPCH23F, FPCH24F, FPCH25F, FPCH26F, FPCH27F, FPCH28F, FPCH29F, FPCH30F, FPCH31F, FPCH32F, FPCH33F, FPCH34F, FPCH35F, FPCH36F, FPCH37F, FPCH38F, FPCH39F, FPCH40F, FPCH41F, FPCH42F, FPCH43F, FPCH44F, FPCH45F, FPCH46F, FPCH47F, FPCH48F, FPCH49F, FPCH50F, FPCH51F, FPCH52F, FPCH53F, FPCH54F, FPCH55F, FPCH56F, FPCH57F, FPCH58F, FPCH59F, FPCH60F, FPCH61F, FPCH62F, FPCH63F, FPCH64F, FPCH65F, FPCH66F, FPCH67F, FPCH68F, FPCH69F, FPCH70F, FPCH71F, FPCH72F, FPCH73F, FPCH74F, FPCH75F, FPCH76F, FPCH77F, FPCH78F, FPCH79F, FPCH80F, FPCH81F, FPCH82F, FPCH83F, FPCH84F, FPCH85F, FPCH86F, FPCH8","SU, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF, CC4IF, COMIF, TIF, CC1OF, CC2OF, CC3OF, CC4OF, COM, TIF, CC1IF, CC2IF, CC3IF",0.73324853,0.73324853,0.73028415,0.73028415,0.73324853,False,True,0.13333333333333333,0.05394990366088637,0.8198261857032776,0.4390005162961221,Fail,0.73028415,False,True,0.08,0.04525862068965514,0.8254005908966064,0.42858722738973026,Fail,0.73324853,False,True,0.13333333333333333,0.05394990366088637,0.8198261857032776,0.4390005162961221,Fail,0.73028415,False,True,0.08,0.04525862068965514,0.8254005908966064,0.42858722738973026,Fail
stm32g030,What is the bit_width of AWD2CH18 field from ADC_AWD2CR register from ADC peripheral for STM32G030 microcontroller?,1,18,18,18,18,0.43743575,0.43743575,0.43743575,0.43743575,0.43743575,True,False,0.0,0.5,0.9990977048873901,0.49673644304275516,Fail,0.43743575,True,False,0.0,0.5,0.9990977048873901,0.49673644304275516,Fail,0.43743575,True,False,0.0,0.5,0.9990977048873901,0.49673644304275516,Fail,0.43743575,True,False,0.0,0.5,0.9990977048873901,0.49673644304275516,Fail
stm32g030,What is the description of TEIF5 field from DMA_ISR register from DMA peripheral for STM32G030 microcontroller?,transfer error (TE) flag for channel 5,TEIF5 DMA channel 5 transfer error interrupt flag set. Cleared by writing 1 to TEIF5 field in DMA_IFCR register. 0x0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 00,TEI5 Interrupt Flag Set by DMA.,TEIF5 DMA channel 5 transfer error interrupt flag set. Cleared by writing 1 to TEIF5 field in DMA_IFCR register. 0x0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 00,TEI5 Interrupt Flag Set by DMA.,0.620173,0.620173,0.4251446,0.4251446,0.620173,False,True,0.05780346820809248,0.031877213695395534,0.7306829690933228,0.4037656485627622,Fail,0.4251446,False,False,0.15384615384615383,0.23684210526315785,0.8616929650306702,0.1931225114264469,Fail,0.620173,False,True,0.05780346820809248,0.031877213695395534,0.7306829690933228,0.4037656485627622,Fail,0.4251446,False,False,0.15384615384615383,0.23684210526315785,0.8616929650306702,0.1931225114264469,Fail
stm32g030,What is the bit_width of ARPE field from CR1 register from TIM2 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_width of CC1IF field from SR register from TIM1 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the size of OR1 register from TIM3 peripheral for STM32G030 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32g030,What is the bit_offset of RXDMAEN field from CR1 register from I2C2 peripheral for STM32G030 microcontroller?,15,20,18,20,18,0.71835333,0.71835333,0.80835736,0.80835736,0.71835333,False,False,0.0,0.0,0.9995572566986084,0.18585125505924224,Fail,0.80835736,False,False,0.0,0.5,0.9996269941329956,0.21536191701889038,Fail,0.71835333,False,False,0.0,0.0,0.9995572566986084,0.18585125505924224,Fail,0.80835736,False,False,0.0,0.5,0.9996269941329956,0.21536191701889038,Fail
stm32g030,What is the bit_width of SMPSEL14 field from ADC_SMPR register from ADC peripheral for STM32G030 microcontroller?,1,10,4,10,4,0.61559385,0.61559385,0.768664,0.768664,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the size of CCR5 register from TIM1 peripheral for STM32G030 microcontroller?,32,16,32,16,32,0.69824684,0.69824684,0.9999999,0.9999999,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32g030,What is the description of DTG field from BDTR register from TIM1 peripheral for STM32G030 microcontroller?,Dead-time generator setup,DTG[7:0]: Dead-time generator setup,DTG[7:0]: Dead-time generator setup,DTG[7:0]: Dead-time generator setup,DTG[7:0]: Dead-time generator setup,0.8535142,0.8535142,0.8535142,0.8535142,0.8535142,True,True,0.8571428571428571,0.7142857142857143,0.8780478835105896,0.9315257493938719,Pass,0.8535142,True,True,0.8571428571428571,0.7142857142857143,0.8780478835105896,0.9315257493938719,Pass,0.8535142,True,True,0.8571428571428571,0.7142857142857143,0.8780478835105896,0.9315257493938719,Pass,0.8535142,True,True,0.8571428571428571,0.7142857142857143,0.8780478835105896,0.9315257493938719,Pass
stm32g030,What is the bit_width of SOIE field from C0CR register from DMAMUX peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_offset of USART2EN field from APBENR1 register from RCC peripheral for STM32G030 microcontroller?,17,0x02,0,0x02,0,0.13488232,0.13488232,0.32794923,0.32794923,0.13488232,False,False,0.0,0.0,0.856681227684021,0.13524629995226858,Fail,0.32794923,False,False,0.0,0.0,0.9782930612564087,0.16314142048358918,Fail,0.13488232,False,False,0.0,0.0,0.856681227684021,0.13524629995226858,Fail,0.32794923,False,False,0.0,0.0,0.9782930612564087,0.16314142048358918,Fail
stm32g030,What is the bit_width of CTAMP2F field from TAMP_SCR register from TAMP peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_width of AWD3CH17 field from ADC_AWD3CR register from ADC peripheral for STM32G030 microcontroller?,1,"AWD3CH17, 17, 18, 19, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 19",17,"AWD3CH17, 17, 18, 19, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 19",17,0.23184024,0.23184024,0.460397,0.460397,0.23184024,True,False,0.0,0.0012987012987012436,0.7093059420585632,0.4180528382724755,Fail,0.460397,True,False,0.0,0.5,0.9994932413101196,0.4979438364505768,Fail,0.23184024,True,False,0.0,0.0012987012987012436,0.7093059420585632,0.4180528382724755,Fail,0.460397,True,False,0.0,0.5,0.9994932413101196,0.4979438364505768,Fail
stm32g030,What is the bit_offset of TIM14EN field from APBENR2 register from RCC peripheral for STM32G030 microcontroller?,15,1,15,1,15,0.48225844,0.48225844,0.9999998,0.9999998,0.48225844,False,False,0.0,0.5,0.9993878602981567,0.1990211009979248,Fail,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass,0.48225844,False,False,0.0,0.5,0.9993878602981567,0.1990211009979248,Fail,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass
stm32g030,What is the bit_width of CKD field from CR1 register from TIM3 peripheral for STM32G030 microcontroller?,2,2,4,2,4,1.0000002,1.0000002,0.8337252,0.8337252,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,0.8337252,False,False,0.0,0.0,0.9999340772628784,0.1916763722896576,Fail,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,0.8337252,False,False,0.0,0.0,0.9999340772628784,0.1916763722896576,Fail
stm32g030,List all the fields of CIER register from RCC peripheral for STM32G030 microcontroller.,"LSIRDYIE, LSERDYIE, HSIRDYIE, HSERDYIE, PLLSYSRDYIE","EI, EO, ET, EW, ETRIGS, ETRIGE, ETRIGW, ETRIGEI, ETRIGWE, ETRIGWW, ETRIGWW, ETRIGWEI, ETRIGWEO, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWE","ERIE, EOIE, EOPIE, EOAIE, ETIE, ETIF, ETRIE, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, E","EI, EO, ET, EW, ETRIGS, ETRIGE, ETRIGW, ETRIGEI, ETRIGWE, ETRIGWW, ETRIGWW, ETRIGWEI, ETRIGWEO, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWEE, ETRIGWE","ERIE, EOIE, EOPIE, EOAIE, ETIE, ETIF, ETRIE, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, ETIF, E",0.31246325,0.31246325,0.25395095,0.25395095,0.31246325,False,True,0.0,0.021995286724273422,0.7291626334190369,0.37609732203589397,Fail,0.25395095,False,True,0.0,0.020000000000000018,0.7380697131156921,0.3744080046415329,Fail,0.31246325,False,True,0.0,0.021995286724273422,0.7291626334190369,0.37609732203589397,Fail,0.25395095,False,True,0.0,0.020000000000000018,0.7380697131156921,0.3744080046415329,Fail
stm32g030,What is the bit_offset of RELOAD field from CR2 register from I2C1 peripheral for STM32G030 microcontroller?,24,0x10,0,0x10,0,0.26419872,0.26419872,0.43377078,0.43377078,0.26419872,False,False,0.0,0.0,0.8627630472183228,0.1426243931055069,Fail,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail,0.26419872,False,False,0.0,0.0,0.8627630472183228,0.1426243931055069,Fail,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail
stm32g030,What is the description of OC1PE field from CCMR1_Output register from TIM14 peripheral for STM32G030 microcontroller?,OC1PE,Output Compare 1 preload enable,Output Compare 1 preload enable,Output Compare 1 preload enable,Output Compare 1 preload enable,0.09562381,0.09562381,0.09562381,0.09562381,0.09562381,False,True,0.0,0.09677419354838712,0.8301532864570618,0.3841428933244559,Fail,0.09562381,False,True,0.0,0.09677419354838712,0.8301532864570618,0.3841428933244559,Fail,0.09562381,False,True,0.0,0.09677419354838712,0.8301532864570618,0.3841428933244559,Fail,0.09562381,False,True,0.0,0.09677419354838712,0.8301532864570618,0.3841428933244559,Fail
stm32g030,What is the description of TAMP_SR register from TAMP peripheral for STM32G030 microcontroller?,TAMP status register ,TAMP status register (TAMP_SR),TAMP status register (TAMP_SR),TAMP status register (TAMP_SR),TAMP status register (TAMP_SR),0.9481325,0.9481325,0.9481325,0.9481325,0.9481325,True,True,0.8571428571428571,0.7,0.9214338064193726,0.942050268139158,Pass,0.9481325,True,True,0.8571428571428571,0.7,0.9214338064193726,0.942050268139158,Pass,0.9481325,True,True,0.8571428571428571,0.7,0.9214338064193726,0.942050268139158,Pass,0.9481325,True,True,0.8571428571428571,0.7,0.9214338064193726,0.942050268139158,Pass
stm32g030,What is the bit_width of GE field from RG3CR register from DMAMUX peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_width of AFSEL9 field from AFRH register from GPIOB peripheral for STM32G030 microcontroller?,4,4,4,4,4,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass
stm32g030,What is the bit_width of LOCK field from BDTR register from TIM1 peripheral for STM32G030 microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32g030,What is the description of BR14 field from BRR register from GPIOA peripheral for STM32G030 microcontroller?,Port Reset bit,GPIO_BR14 Bit Reset State Writing 0x00000000 to BRR[15:0] has no effect on ODR[15:0] Writing 0x00000001 to BRR[15:0] resets ODR[15:0] Writing 0x00000001 to BRR[15:0] sets ODR[15:0] Writing 0x00000000 to BRR[15:0] has no effect on ODR[15:0] GPIO_BR14 Bit Reset State Writing 0x00000000 to BRR[15:0] has no effect on ODR[15:0] Writing 0x00000001 to BRR[15:0] resets ODR[15:0] Writing 0x00000001 to BRR[15:0] sets ODR[15:0] Writing 0x00000000 to BRR[15:0] has no effect on ODR[15:0] GPIO_BR14 Bit Reset State Writing 0x00000000 to BRR[15:0] has no effect on ODR[15:0] Writing 0x00000001 to BRR[15:0] resets ODR[15:0] Writing 0x00000001 to BRR[15:0] sets ODR[15:0] Writing 0x00000000 to BRR[15:0] has no effect on ODR[15:0] GPIO_BR14 Bit Reset State Writing 0x00000000 to BRR[15:0] has no effect on ODR[15:0] Writing 0x00000001 to BRR[15:0] resets ODR[15:0] Writing 0x00000001 to BRR[15:0] sets ODR[15:0] Writing 0x00000000 to BRR[15:0] has no effect on ODR[15:0] GPIO_BR14 Bit Reset State Writing 0x00000000 to BRR[15:0] has no effect on ODR[15:0] Writing 0x00000001 to BRR[15:0] resets ODR[15:0] Writing 0x00000001 to BRR[15:0] sets ODR[15:0] Writing 0x00000000 to BRR[15:0] has no effect on ODR[15:0] GPIO_BR14 Bit Reset State Writing 0x00000000 to BRR[15:0] has no effect on ODR[15:0] Writing 0x00000001 to BRR[15:0] resets ODR[15:0] Writing 0,"GPIO port bit reset bit 14 (1 = Reset, 0 = No effect)",GPIO_BR14 Bit Reset State Writing 0x00000000 to BRR[15:0] has no effect on ODR[15:0] Writing 0x00000001 to BRR[15:0] resets ODR[15:0] Writing 0x00000001 to BRR[15:0] sets ODR[15:0] Writing 0x00000000 to BRR[15:0] has no effect on ODR[15:0] GPIO_BR14 Bit Reset State Writing 0x00000000 to BRR[15:0] has no effect on ODR[15:0] Writing 0x00000001 to BRR[15:0] resets ODR[15:0] Writing 0x00000001 to BRR[15:0] sets ODR[15:0] Writing 0x00000000 to BRR[15:0] has no effect on ODR[15:0] GPIO_BR14 Bit Reset State Writing 0x00000000 to BRR[15:0] has no effect on ODR[15:0] Writing 0x00000001 to BRR[15:0] resets ODR[15:0] Writing 0x00000001 to BRR[15:0] sets ODR[15:0] Writing 0x00000000 to BRR[15:0] has no effect on ODR[15:0] GPIO_BR14 Bit Reset State Writing 0x00000000 to BRR[15:0] has no effect on ODR[15:0] Writing 0x00000001 to BRR[15:0] resets ODR[15:0] Writing 0x00000001 to BRR[15:0] sets ODR[15:0] Writing 0x00000000 to BRR[15:0] has no effect on ODR[15:0] GPIO_BR14 Bit Reset State Writing 0x00000000 to BRR[15:0] has no effect on ODR[15:0] Writing 0x00000001 to BRR[15:0] resets ODR[15:0] Writing 0x00000001 to BRR[15:0] sets ODR[15:0] Writing 0x00000000 to BRR[15:0] has no effect on ODR[15:0] GPIO_BR14 Bit Reset State Writing 0x00000000 to BRR[15:0] has no effect on ODR[15:0] Writing 0x00000001 to BRR[15:0] resets ODR[15:0] Writing 0,"GPIO port bit reset bit 14 (1 = Reset, 0 = No effect)",0.3944937,0.3944937,0.77516395,0.77516395,0.3944937,False,True,0.020618556701030927,0.00967982129560685,0.7340524196624756,0.38444025030804746,Fail,0.77516395,False,True,0.375,0.24528301886792447,0.8617328405380249,0.505282274450896,Partial,0.3944937,False,True,0.020618556701030927,0.00967982129560685,0.7340524196624756,0.38444025030804746,Fail,0.77516395,False,True,0.375,0.24528301886792447,0.8617328405380249,0.505282274450896,Partial
stm32g030,What is the bit_offset of ARLOCF field from ICR register from I2C1 peripheral for STM32G030 microcontroller?,9,10,20,10,20,0.826007,0.826007,0.57320404,0.57320404,0.826007,False,False,0.0,0.0,0.9998026490211487,0.19127074778079986,Fail,0.57320404,False,False,0.0,0.0,0.9993061423301697,0.17855612337589263,Fail,0.826007,False,False,0.0,0.0,0.9998026490211487,0.19127074778079986,Fail,0.57320404,False,False,0.0,0.0,0.9993061423301697,0.17855612337589263,Fail
stm32g030,What is the bit_width of IC1PSC field from CCMR1_Input register from TIM16 peripheral for STM32G030 microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32g030,What is the description of CWUTF field from RTC_SCR register from RTC peripheral for STM32G030 microcontroller?,"Clear wakeup timer flag
Writing 1 in this bit clears the WUTF bit in the RTC_SR register.",Counter wrap underflow flag,Counter wrap underflow flag,Counter wrap underflow flag,Counter wrap underflow flag,0.18875992,0.18875992,0.18875992,0.18875992,0.18875992,False,False,0.09523809523809523,0.1460674157303371,0.8641056418418884,0.16540483225948224,Fail,0.18875992,False,False,0.09523809523809523,0.1460674157303371,0.8641056418418884,0.16540483225948224,Fail,0.18875992,False,False,0.09523809523809523,0.1460674157303371,0.8641056418418884,0.16540483225948224,Fail,0.18875992,False,False,0.09523809523809523,0.1460674157303371,0.8641056418418884,0.16540483225948224,Fail
stm32g030,What is the bit_offset of BR12 field from BRR register from GPIOD peripheral for STM32G030 microcontroller?,12,28,12,28,12,0.61369216,0.61369216,1.0000001,1.0000001,0.61369216,False,False,0.0,0.0,0.9996288418769836,0.18062893450260165,Fail,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,0.61369216,False,False,0.0,0.0,0.9996288418769836,0.18062893450260165,Fail,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass
stm32g030,List all the fields of ARR register from TIM2 peripheral for STM32G030 microcontroller.,"ARR_H, ARR_L","ARR15:O, ARR14:O, ARR13:O, ARR12:O, ARR11:O, ARR10:O, ARR9:O, ARR8:O, ARR7:O, ARR6:O, ARR5:O, ARR4:O, ARR3:O, ARR2:O, ARR1:O, ARR0:O, ARR15:O, ARR14:O, ARR13:O, ARR12:O, ARR11:O, ARR10:O, ARR9:O, ARR8:O, ARR7:O, ARR6:O, ARR5:O, ARR4:O, ARR3:O, ARR2:O, ARR1:O, ARR0:O, ARR15:O, ARR14:O, ARR13:O, ARR12:O, ARR11:O, ARR10:O, ARR9:O, ARR8:O, ARR7:O, ARR6:O, ARR5:O, ARR4:O, ARR3:O, ARR2:O, ARR1:O, ARR0:O, ARR15:O, ARR14:O, ARR13:O, ARR12:O, ARR11:O, ARR10:O, ARR9:O, ARR8:O, ARR7:O, ARR6:O, ARR5:O, ARR4:O, ARR3:O, ARR2:O, ARR1:O, ARR0:O, ARR15:O, ARR14:O, ARR13:O, ARR12:O, ARR11:O, ARR10:O, ARR9:O, ARR8:O, ARR7:O, ARR6:O, ARR5:O, ARR4:O, ARR3:O, ARR2:O, ARR1:O, ARR0:O, ARR15:O, ARR14:O, ARR13:O, ARR12:O, ARR11:O, ARR10:O, ARR9:O, ARR8:O, ARR7:O, ARR6:O, ARR5:O, ARR4:O, ARR3:O, ARR2:O, ARR1:O, ARR0:O, ARR15:O, ARR14:O, ARR13:O, ARR12:O, ARR11:O, ARR10:O, ARR9:O, ARR8:O, ARR7:O, ARR6:O, ARR5:O, ARR4:O, ARR3:O, ARR2:O, ARR1:O, ARR0:O, ARR15:O, ARR14:O, ARR13:O, ARR12:O, ARR11:O, ARR10:O, ARR9:O, ARR8:O,","ARR, SU, SCE, ECE, ETP, ETRG, ECOM, CCPOL, CCUS, COIST, CCLR, CCEN, CCMOD, CCPRE, CCPREP, CCPREB, CCPREBP, CCPREB2N, CCPREB2NP, CCPREB2N2N, CCPREB2N2NP, CCPREB2N2N2N, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPRE","ARR15:O, ARR14:O, ARR13:O, ARR12:O, ARR11:O, ARR10:O, ARR9:O, ARR8:O, ARR7:O, ARR6:O, ARR5:O, ARR4:O, ARR3:O, ARR2:O, ARR1:O, ARR0:O, ARR15:O, ARR14:O, ARR13:O, ARR12:O, ARR11:O, ARR10:O, ARR9:O, ARR8:O, ARR7:O, ARR6:O, ARR5:O, ARR4:O, ARR3:O, ARR2:O, ARR1:O, ARR0:O, ARR15:O, ARR14:O, ARR13:O, ARR12:O, ARR11:O, ARR10:O, ARR9:O, ARR8:O, ARR7:O, ARR6:O, ARR5:O, ARR4:O, ARR3:O, ARR2:O, ARR1:O, ARR0:O, ARR15:O, ARR14:O, ARR13:O, ARR12:O, ARR11:O, ARR10:O, ARR9:O, ARR8:O, ARR7:O, ARR6:O, ARR5:O, ARR4:O, ARR3:O, ARR2:O, ARR1:O, ARR0:O, ARR15:O, ARR14:O, ARR13:O, ARR12:O, ARR11:O, ARR10:O, ARR9:O, ARR8:O, ARR7:O, ARR6:O, ARR5:O, ARR4:O, ARR3:O, ARR2:O, ARR1:O, ARR0:O, ARR15:O, ARR14:O, ARR13:O, ARR12:O, ARR11:O, ARR10:O, ARR9:O, ARR8:O, ARR7:O, ARR6:O, ARR5:O, ARR4:O, ARR3:O, ARR2:O, ARR1:O, ARR0:O, ARR15:O, ARR14:O, ARR13:O, ARR12:O, ARR11:O, ARR10:O, ARR9:O, ARR8:O, ARR7:O, ARR6:O, ARR5:O, ARR4:O, ARR3:O, ARR2:O, ARR1:O, ARR0:O, ARR15:O, ARR14:O, ARR13:O, ARR12:O, ARR11:O, ARR10:O, ARR9:O, ARR8:O,","ARR, SU, SCE, ECE, ETP, ETRG, ECOM, CCPOL, CCUS, COIST, CCLR, CCEN, CCMOD, CCPRE, CCPREP, CCPREB, CCPREBP, CCPREB2N, CCPREB2NP, CCPREB2N2N, CCPREB2N2NP, CCPREB2N2N2N, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPREB2N2N2NP, CCPRE",0.58012724,0.58012724,0.33818686,0.33818686,0.58012724,False,True,0.0,0.00794438927507446,0.7687979340553284,0.3947232715334177,Fail,0.33818686,False,True,0.0,0.006529850746268662,0.7436748147010803,0.3787870577467022,Fail,0.58012724,False,True,0.0,0.00794438927507446,0.7687979340553284,0.3947232715334177,Fail,0.33818686,False,True,0.0,0.006529850746268662,0.7436748147010803,0.3787870577467022,Fail
stm32g030,What is the bit_offset of BKCMP2E field from AF1 register from TIM17 peripheral for STM32G030 microcontroller?,2,28,20,28,20,0.55663043,0.55663043,0.541844,0.541844,0.55663043,True,False,0.0,0.5,0.9984862208366394,0.5026044547557831,Partial,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial,0.55663043,True,False,0.0,0.5,0.9984862208366394,0.5026044547557831,Partial,0.541844,True,False,0.0,0.5,0.9990720152854919,0.5019530028104782,Partial
stm32g030,What is the description of SWI4 field from SWIER1 register from EXTI peripheral for STM32G030 microcontroller?,Software rising edge event trigger on line,EXTI_SWIER1 Reselvalue O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 0x004 EXTI_SWIER1 Reselvalue O 0 0 O 0 0 O 0 0 0x008 EXTI_SWIER1 Reselvalue O 0 0 O 0 0 O 0 0 0x00c EXTI_SWIER1 Reselvalue O 0 0 O 0 0 O 0 0 0x010 _Ox014- EXTI_SWIER1 Reselvalue O 0 0 O 0 0 O 0 0 0x05c Reserved 0x060 EXTI_EXTICR1 EXT\3[7:0] EXTI1[7:0] XTIO[7:0] Resetvalue O 0 O 0 0 O 0 O 0 0 0x064 EXTI_EXTICR2 EXT\7[7:0] EXTI5[7:0] XTI4[7;0] Reseivalue O 0 O 0 0 O 0 O 0 0 0x068 EXTI_EXTICR3 EXTI11[7:0] EXTI10[7:0] EXTI9[7:0] XTI8[7:0],EXTI_SWIER1 SWI4 Resetvalue O 0 O 0 O 0 O 0 O 0 O 0 O 0 O 0 O 0 O 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0,EXTI_SWIER1 Reselvalue O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 0x004 EXTI_SWIER1 Reselvalue O 0 0 O 0 0 O 0 0 0x008 EXTI_SWIER1 Reselvalue O 0 0 O 0 0 O 0 0 0x00c EXTI_SWIER1 Reselvalue O 0 0 O 0 0 O 0 0 0x010 _Ox014- EXTI_SWIER1 Reselvalue O 0 0 O 0 0 O 0 0 0x05c Reserved 0x060 EXTI_EXTICR1 EXT\3[7:0] EXTI1[7:0] XTIO[7:0] Resetvalue O 0 O 0 0 O 0 O 0 0 0x064 EXTI_EXTICR2 EXT\7[7:0] EXTI5[7:0] XTI4[7;0] Reseivalue O 0 O 0 0 O 0 O 0 0 0x068 EXTI_EXTICR3 EXTI11[7:0] EXTI10[7:0] EXTI9[7:0] XTI8[7:0],EXTI_SWIER1 SWI4 Resetvalue O 0 O 0 O 0 O 0 O 0 O 0 O 0 O 0 O 0 O 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0 O 0 0,0.0014550379,0.0014550379,0.07314408,0.07314408,0.0014550379,False,True,0.0,0.04024144869215296,0.7324965000152588,0.36195929932962706,Fail,0.07314408,False,True,0.0,0.01067235859124871,0.672948956489563,0.35513316531573186,Fail,0.0014550379,False,True,0.0,0.04024144869215296,0.7324965000152588,0.36195929932962706,Fail,0.07314408,False,True,0.0,0.01067235859124871,0.672948956489563,0.35513316531573186,Fail
stm32g030,What is the bit_width of ALERTEN field from CR1 register from I2C1 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_width of SBKF field from ISR register from USART1 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the description of ODR12 field from ODR register from GPIOB peripheral for STM32G030 microcontroller?,"Port output data (y =
              0..15)",Port Output Data Register 12 of GPIOB Port for STM32G030xx microcontroller.,Port output data register (ODR12),Port Output Data Register 12 of GPIOB Port for STM32G030xx microcontroller.,Port output data register (ODR12),0.33365047,0.33365047,0.47096163,0.47096163,0.33365047,False,False,0.3529411764705882,0.29333333333333333,0.7492711544036865,0.2143280986103357,Fail,0.47096163,False,False,0.5454545454545454,0.47619047619047616,0.7617489695549011,0.2707108598508876,Fail,0.33365047,False,False,0.3529411764705882,0.29333333333333333,0.7492711544036865,0.2143280986103357,Fail,0.47096163,False,False,0.5454545454545454,0.47619047619047616,0.7617489695549011,0.2707108598508876,Fail
stm32g030,What is the bit_width of LOCK field from BDTR register from TIM16 peripheral for STM32G030 microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass
stm32g030,What is the bit_width of OVR field from ISR register from I2C1 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the description of BR3 field from BRR register from GPIOA peripheral for STM32G030 microcontroller?,Port Reset bit,GPIO_ODR3 Set bit of ODR register from GPIOA peripheral for STM32G030 microcontroller.,GPIO port bit reset bit 3 (x = A to F),GPIO_ODR3 Set bit of ODR register from GPIOA peripheral for STM32G030 microcontroller.,GPIO port bit reset bit 3 (x = A to F),0.30551785,0.30551785,0.71471226,0.71471226,0.30551785,False,True,0.13333333333333333,0.11627906976744184,0.8225888609886169,0.4211448419186496,Fail,0.71471226,False,True,0.42857142857142855,0.3421052631578947,0.8658134937286377,0.5184271860391574,Partial,0.30551785,False,True,0.13333333333333333,0.11627906976744184,0.8225888609886169,0.4211448419186496,Fail,0.71471226,False,True,0.42857142857142855,0.3421052631578947,0.8658134937286377,0.5184271860391574,Partial
stm32g030,What is the size of RCR register from TIM16 peripheral for STM32G030 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32g030,What is the description of GPIOAEN field from IOPENR register from RCC peripheral for STM32G030 microcontroller?,"I/O port A clock enable during Sleep
              mode",GPIOA clock enable.,GPIOA clock enable.,GPIOA clock enable.,GPIOA clock enable.,0.511703,0.511703,0.511703,0.511703,0.511703,False,True,0.18181818181818182,0.2545454545454545,0.8040593862533569,0.4452849677476016,Fail,0.511703,False,True,0.18181818181818182,0.2545454545454545,0.8040593862533569,0.4452849677476016,Fail,0.511703,False,True,0.18181818181818182,0.2545454545454545,0.8040593862533569,0.4452849677476016,Fail,0.511703,False,True,0.18181818181818182,0.2545454545454545,0.8040593862533569,0.4452849677476016,Fail
stm32g030,What is the bit_offset of ERRIE field from CR2 register from SPI1 peripheral for STM32G030 microcontroller?,5,15,ERRIE,15,ERRIE,0.6658839,0.6658839,0.2286394,0.2286394,0.6658839,True,False,0.0,0.5,0.999780535697937,0.5082612752914429,Partial,0.2286394,False,False,0.0,0.0,0.8405941724777222,0.13752109557390213,Fail,0.6658839,True,False,0.0,0.5,0.999780535697937,0.5082612752914429,Partial,0.2286394,False,False,0.0,0.0,0.8405941724777222,0.13752109557390213,Fail
stm32g030,What is the description of TCIE field from CR1 register from I2C2 peripheral for STM32G030 microcontroller?,"Transfer Complete interrupt
              enable",Transfer Complete interrupt enable,Transfer Complete interrupt enable,Transfer Complete interrupt enable,Transfer Complete interrupt enable,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,0.7083333333333333,0.7847902774810791,0.9531352202097575,Pass,1.0000002,True,True,1.0,0.7083333333333333,0.7847902774810791,0.9531352202097575,Pass,1.0000002,True,True,1.0,0.7083333333333333,0.7847902774810791,0.9531352202097575,Pass,1.0000002,True,True,1.0,0.7083333333333333,0.7847902774810791,0.9531352202097575,Pass
stm32g030,What is the description of ITAMP4F field from TAMP_SR register from TAMP peripheral for STM32G030 microcontroller?,"HSE monitoring tamper detection flag
This flag is set by hardware when a tamper detection event is detected on the internal tamper 4.",Clear ITAMP4 detection flag,Clear ITAMP4 detection flag,Clear ITAMP4 detection flag,Clear ITAMP4 detection flag,0.43056917,0.43056917,0.43056917,0.43056917,0.43056917,False,False,0.14814814814814817,0.13533834586466165,0.8733353018760681,0.18892530079954883,Fail,0.43056917,False,False,0.14814814814814817,0.13533834586466165,0.8733353018760681,0.18892530079954883,Fail,0.43056917,False,False,0.14814814814814817,0.13533834586466165,0.8733353018760681,0.18892530079954883,Fail,0.43056917,False,False,0.14814814814814817,0.13533834586466165,0.8733353018760681,0.18892530079954883,Fail
stm32g030,What is the bit_width of TIMOUTEN field from TIMEOUTR register from I2C2 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the address_offset of CR register from DBG peripheral for STM32G030 microcontroller?,0x4,0x04,0x04,0x04,0x04,0.9548875,0.9548875,0.9548875,0.9548875,0.9548875,False,False,0.0,0.75,0.8974823951721191,0.2198667347431183,Fail,0.9548875,False,False,0.0,0.75,0.8974823355674744,0.2198667258024216,Fail,0.9548875,False,False,0.0,0.75,0.8974823951721191,0.2198667347431183,Fail,0.9548875,False,False,0.0,0.75,0.8974823355674744,0.2198667258024216,Fail
stm32g030,What is the bit_width of OSPEEDR1 field from OSPEEDR register from GPIOB peripheral for STM32G030 microcontroller?,2,16,4,16,4,0.5123863,0.5123863,0.8337252,0.8337252,0.5123863,False,False,0.0,0.0,0.9994018077850342,0.17552958726882933,Fail,0.8337252,False,False,0.0,0.0,0.9999339580535889,0.19167635440826414,Fail,0.5123863,False,False,0.0,0.0,0.9994018077850342,0.17552958726882933,Fail,0.8337252,False,False,0.0,0.0,0.9999339580535889,0.19167635440826414,Fail
stm32g030,What is the bit_offset of MSK2 field from RTC_ALRMBR register from RTC peripheral for STM32G030 microcontroller?,15,0x10,16,0x10,16,0.27346385,0.27346385,0.8802326,0.8802326,0.27346385,False,False,0.0,0.25,0.8618033528327942,0.15544369518756868,Fail,0.8802326,False,False,0.0,0.5,0.9997539520263672,0.21897472143173216,Fail,0.27346385,False,False,0.0,0.25,0.8618033528327942,0.15544369518756868,Fail,0.8802326,False,False,0.0,0.5,0.9997539520263672,0.21897472143173216,Fail
stm32g030,What is the description of EM9 field from EMR1 register from EXTI peripheral for STM32G030 microcontroller?,"CPU wakeup with event mask on event
              input",CPU wakeup with event generation mask on line 9,CPU wakeup with event generation mask on line 9,CPU wakeup with event generation mask on line 9,CPU wakeup with event generation mask on line 9,0.8906733,0.8906733,0.8906733,0.8906733,0.8906733,False,True,0.7058823529411765,0.5454545454545454,0.8313591480255127,0.5876867340529028,Partial,0.8906733,False,True,0.7058823529411765,0.5454545454545454,0.8313591480255127,0.5876867340529028,Partial,0.8906733,False,True,0.7058823529411765,0.5454545454545454,0.8313591480255127,0.5876867340529028,Partial,0.8906733,False,True,0.7058823529411765,0.5454545454545454,0.8313591480255127,0.5876867340529028,Partial
stm32g030,What is the bit_offset of AFSEL5 field from AFRL register from GPIOC peripheral for STM32G030 microcontroller?,20,20,20,20,20,0.99999994,0.99999994,0.99999994,0.99999994,0.99999994,True,True,1.0,1.0,1.0000001192092896,1.0000000149011612,Pass,0.99999994,True,True,1.0,1.0,1.0000001192092896,1.0000000149011612,Pass,0.99999994,True,True,1.0,1.0,1.0000001192092896,1.0000000149011612,Pass,0.99999994,True,True,1.0,1.0,1.0000001192092896,1.0000000149011612,Pass
stm32g030,What is the bit_width of ARPE field from CR1 register from TIM16 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the description of DMA_CNDTR6 register from DMA peripheral for STM32G030 microcontroller?,DMA channel x configuration register,0x00000000,16.4.22 DMA channel CNDTR6 register,0x00000000,16.4.22 DMA channel CNDTR6 register,0.17515123,0.17515123,0.6641326,0.6641326,0.17515123,False,True,0.0,0.02777777777777779,0.7908794283866882,0.3787783645921283,Fail,0.6641326,False,True,0.6,0.36111111111111116,0.8662737011909485,0.5512032404873107,Partial,0.17515123,False,True,0.0,0.02777777777777779,0.7908794283866882,0.3787783645921283,Fail,0.6641326,False,True,0.6,0.36111111111111116,0.8662737011909485,0.5512032404873107,Partial
stm32g030,What is the bit_width of BYPSHAD field from RTC_CR register from RTC peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the size of ITLINE22 register from SYSCFG peripheral for STM32G030 microcontroller?,32,0x4001 0000,32,0x4001 0000,32,0.23774025,0.23774025,0.9999999,0.9999999,0.23774025,False,False,0.0,0.0,0.7917159199714661,0.1306444004178047,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.23774025,False,False,0.0,0.0,0.7917159199714661,0.1306444004178047,Fail,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32g030,What is the bit_width of BR8 field from BSRR register from GPIOA peripheral for STM32G030 microcontroller?,1,16,4,16,4,0.4854614,0.4854614,0.768664,0.768664,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the description of TIM14 field from ITLINE19 register from SYSCFG peripheral for STM32G030 microcontroller?,TIM14,TIM14 EUIE EOCI ETIF ETRI ETRS EDIR EUIF EUIS EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF,TIM14 Interrupt Line Enable,TIM14 EUIE EOCI ETIF ETRI ETRS EDIR EUIF EUIS EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF EUIF,TIM14 Interrupt Line Enable,0.2251486,0.2251486,0.46801475,0.46801475,0.2251486,True,True,0.007782101167315175,0.00390625,0.6851298213005066,0.6657786360945452,Partial,0.46801475,True,True,0.4,0.18518518518518523,0.8906362056732178,0.7962554274554607,Pass,0.2251486,True,True,0.007782101167315175,0.00390625,0.6851298213005066,0.6657786360945452,Partial,0.46801475,True,True,0.4,0.18518518518518523,0.8906362056732178,0.7962554274554607,Pass
stm32g030,What is the description of B2G field from EGR register from TIM1 peripheral for STM32G030 microcontroller?,Break 2 generation,Break 2 generation,Break 2 generation,Break 2 generation,Break 2 generation,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000005960464478,1.0000000894069672,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000005960464478,1.0000000894069672,Pass
stm32g030,What is the bit_width of IDR7 field from IDR register from GPIOA peripheral for STM32G030 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_offset of EIE field from CR3 register from USART1 peripheral for STM32G030 microcontroller?,0,0x01,25,0x01,25,0.666072,0.666072,0.4119104,0.4119104,0.666072,True,False,0.0,0.25,0.8344687223434448,0.4709739089012146,Fail,0.4119104,False,False,0.0,0.0,0.9763755798339844,0.16705185770988465,Fail,0.666072,True,False,0.0,0.25,0.8344687223434448,0.4709739089012146,Fail,0.4119104,False,False,0.0,0.0,0.9763755798339844,0.16705185770988465,Fail
stm32g030,What is the description of TCIF6 field from DMA_ISR register from DMA peripheral for STM32G030 microcontroller?,transfer complete (TC) flag for channel 6,DMA1 channel 6 interrupt request pending(1),DMA1 channel 6 transfer complete flag set,DMA1 channel 6 interrupt request pending(1),DMA1 channel 6 transfer complete flag set,0.3218463,0.3218463,0.72667277,0.72667277,0.3218463,False,True,0.30769230769230765,0.11627906976744184,0.8683410882949829,0.46369589358728136,Fail,0.72667277,False,True,0.7142857142857143,0.2195121951219512,0.8731780052185059,0.5711430918256581,Partial,0.3218463,False,True,0.30769230769230765,0.11627906976744184,0.8683410882949829,0.46369589358728136,Fail,0.72667277,False,True,0.7142857142857143,0.2195121951219512,0.8731780052185059,0.5711430918256581,Partial
stm32g030,What is the description of BKP field from BDTR register from TIM17 peripheral for STM32G030 microcontroller?,Break polarity,BRK polarity,BKP polarity,BRK polarity,BKP polarity,0.67240673,0.67240673,0.5888873,0.5888873,0.67240673,False,True,0.5,0.7142857142857143,0.9321927428245544,0.5591635337897709,Partial,0.5888873,False,True,0.5,0.7142857142857143,0.9076010584831238,0.5512988082000186,Partial,0.67240673,False,True,0.5,0.7142857142857143,0.9321927428245544,0.5591635337897709,Partial,0.5888873,False,True,0.5,0.7142857142857143,0.9076010584831238,0.5512988082000186,Partial
stm32g030,What is the bit_width of BKINP field from AF1 register from TIM1 peripheral for STM32G030 microcontroller?,1,10,4,10,4,0.61559385,0.61559385,0.768664,0.768664,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,0.61559385,True,False,0.0,0.5,0.9992113709449768,0.5056613981723785,Partial,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the bit_offset of PU2 field from PUCRF register from PWR peripheral for STM32G030 microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass,1.0000002,True,True,1.0,1.0,1.0,1.000000011920929,Pass,1.0000002,True,True,1.0,1.0,1.0000001192092896,1.0000000298023224,Pass
stm32g030,What is the bit_offset of GPIOBEN field from IOPENR register from RCC peripheral for STM32G030 microcontroller?,1,0x10,0x10,0x10,0x10,0.39627868,0.39627868,0.39627868,0.39627868,0.39627868,True,False,0.0,0.25,0.8644620776176453,0.4619832456111908,Fail,0.39627868,True,False,0.0,0.25,0.8644620776176453,0.4619832456111908,Fail,0.39627868,True,False,0.0,0.25,0.8644620776176453,0.4619832456111908,Fail,0.39627868,True,False,0.0,0.25,0.8644620776176453,0.4619832456111908,Fail
stm32g030,What is the bit_offset of PUPDR7 field from PUPDR register from GPIOD peripheral for STM32G030 microcontroller?,14,27,23,27,23,0.7147802,0.7147802,0.6669005,0.6669005,0.7147802,False,False,0.0,0.0,0.9995665550231934,0.1856739938259125,Fail,0.6669005,False,False,0.0,0.0,0.9994997978210449,0.18326999545097353,Fail,0.7147802,False,False,0.0,0.0,0.9995665550231934,0.1856739938259125,Fail,0.6669005,False,False,0.0,0.0,0.9994997978210449,0.18326999545097353,Fail
stm32g030,What is the bit_width of LCK10 field from LCKR register from GPIOB peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the description of OC1FE field from CCMR1_Output register from TIM1 peripheral for STM32G030 microcontroller?,"Output Compare 1 fast
              enable",Output Compare 1 fast enable,Output Compare 1 fast enable,Output Compare 1 fast enable,Output Compare 1 fast enable,1.0,1.0,1.0,1.0,1.0,True,True,1.0,0.6666666666666667,0.8309187889099121,0.9579711516698202,Pass,1.0,True,True,1.0,0.6666666666666667,0.8309188485145569,0.9579711606105169,Pass,1.0,True,True,1.0,0.6666666666666667,0.8309187889099121,0.9579711516698202,Pass,1.0,True,True,1.0,0.6666666666666667,0.8309188485145569,0.9579711606105169,Pass
stm32g030,What is the description of GNBREQ field from RG0CR register from DMAMUX peripheral for STM32G030 microcontroller?,"Number of DMA requests to generate
              Defines the number of DMA requests generated after a
              trigger event, then stop generating. The actual
              number of generated DMA requests is GNBREQ+1. Note:
              This field can only be written when GE bit is
              reset.",GNBREQ[4:0]: Number of DMA requests to be generated (minus 1),Number of DMA requests to be generated (minus 1),GNBREQ[4:0]: Number of DMA requests to be generated (minus 1),Number of DMA requests to be generated (minus 1),0.83425736,0.83425736,0.79348993,0.79348993,0.83425736,False,True,0.2745098039215686,0.1387096774193548,0.7871013879776001,0.4716155210655751,Fail,0.79348993,False,True,0.27999999999999997,0.14516129032258063,0.7875721454620361,0.47106838298613024,Fail,0.83425736,False,True,0.2745098039215686,0.1387096774193548,0.7871013879776001,0.4716155210655751,Fail,0.79348993,False,True,0.27999999999999997,0.14516129032258063,0.7875721454620361,0.47106838298613024,Fail
stm32g030,What is the bit_width of BERRCF field from ICR register from I2C2 peripheral for STM32G030 microcontroller?,1,1,4,1,4,1.0,1.0,0.768664,0.768664,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the bit_offset of FECF field from ICR register from USART1 peripheral for STM32G030 microcontroller?,1,0x1,0,0x1,0,0.5762217,0.5762217,0.6215927,0.6215927,0.5762217,True,False,0.0,0.33333333333333337,0.8582988977432251,0.474222586552302,Fail,0.6215927,False,False,0.0,0.0,0.98036128282547,0.17813382744789122,Fail,0.5762217,True,False,0.0,0.33333333333333337,0.8582988977432251,0.474222586552302,Fail,0.6215927,False,False,0.0,0.0,0.98036128282547,0.17813382744789122,Fail
stm32g030,What is the description of CC3DE field from DIER register from TIM3 peripheral for STM32G030 microcontroller?,"Capture/Compare 3 DMA request
              enable",Output Compare 3 disable event,CC3DE,Output Compare 3 disable event,CC3DE,0.36059025,0.36059025,0.08789137,0.08789137,0.36059025,False,True,0.20000000000000004,0.30000000000000004,0.797792375087738,0.44269836872816093,Fail,0.08789137,False,False,0.0,0.07999999999999996,0.7470153570175171,0.12044687205553055,Fail,0.36059025,False,True,0.20000000000000004,0.30000000000000004,0.797792375087738,0.44269836872816093,Fail,0.08789137,False,False,0.0,0.07999999999999996,0.7470153570175171,0.12044687205553055,Fail
stm32g030,What is the bit_width of AWD2CH13 field from ADC_AWD2CR register from ADC peripheral for STM32G030 microcontroller?,1,13,13,13,13,0.46641022,0.46641022,0.46641022,0.46641022,0.46641022,True,False,0.0,0.5,0.9992619752883911,0.4982098072767258,Fail,0.46641022,True,False,0.0,0.5,0.9992619752883911,0.4982098072767258,Fail,0.46641022,True,False,0.0,0.5,0.9992619752883911,0.4982098072767258,Fail,0.46641022,True,False,0.0,0.5,0.9992619752883911,0.4982098072767258,Fail
stm32g030,What is the bit_width of URS field from CR1 register from TIM17 peripheral for STM32G030 microcontroller?,1,2,2,2,2,0.80541563,0.80541563,0.80541563,0.80541563,0.80541563,False,False,0.0,0.0,0.9997974038124084,0.19024039208889007,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail,0.80541563,False,False,0.0,0.0,0.9997974038124084,0.19024039208889007,Fail,0.80541563,False,False,0.0,0.0,0.9997974634170532,0.19024040102958678,Fail
stm32g030,What is the bit_offset of CC1IE field from DIER register from TIM3 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_width of UDRCF field from ICR register from USART1 peripheral for STM32G030 microcontroller?,1,16,4,16,4,0.4854614,0.4854614,0.768664,0.768664,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the bit_width of BKDFBK1E field from AF1 register from TIM16 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_offset of OC4M_3 field from CCMR2_Output register from TIM3 peripheral for STM32G030 microcontroller?,24,10,12,10,12,0.5860137,0.5860137,0.7608589,0.7608589,0.5860137,False,False,0.0,0.0,0.9993184208869934,0.17919844686985015,Fail,0.7608589,False,False,0.0,0.0,0.999561071395874,0.18797710537910461,Fail,0.5860137,False,False,0.0,0.0,0.9993184208869934,0.17919844686985015,Fail,0.7608589,False,False,0.0,0.0,0.999561071395874,0.18797710537910461,Fail
stm32g030,What is the bit_width of MODER4 field from MODER register from GPIOF peripheral for STM32G030 microcontroller?,2,32,16,32,16,0.56588167,0.56588167,0.5123863,0.5123863,0.56588167,True,False,0.0,0.5,0.9990290403366089,0.5031484395265579,Partial,0.5123863,False,False,0.0,0.0,0.9994018077850342,0.17552958726882933,Fail,0.56588167,True,False,0.0,0.5,0.9990290403366089,0.5031484395265579,Partial,0.5123863,False,False,0.0,0.0,0.9994018077850342,0.17552958726882933,Fail
stm32g030,What is the description of CIRC field from DMA_CCR5 register from DMA peripheral for STM32G030 microcontroller?,"circular mode
Note: this bit is set and cleared by software.
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN=1).",1-DMACIRC Enable,Circular mode enable,1-DMACIRC Enable,Circular mode enable,0.17159139,0.17159139,0.59137845,0.59137845,0.17159139,False,True,0.0,0.04519774011299438,0.8151950836181641,0.38311871885832416,Fail,0.59137845,False,False,0.10810810810810811,0.10734463276836159,0.8352516293525696,0.18184552018260897,Fail,0.17159139,False,True,0.0,0.04519774011299438,0.8151950836181641,0.38311871885832416,Fail,0.59137845,False,False,0.10810810810810811,0.10734463276836159,0.8352516293525696,0.18184552018260897,Fail
stm32g030,What is the bit_offset of TXIS field from ISR register from I2C1 peripheral for STM32G030 microcontroller?,1,0x1c,24,0x1c,24,0.44378138,0.44378138,0.526642,0.526642,0.44378138,True,False,0.0,0.25,0.8095230460166931,0.45611752569675446,Fail,0.526642,False,False,0.0,0.0,0.9995709657669067,0.17626774609088897,Fail,0.44378138,True,False,0.0,0.25,0.8095230460166931,0.45611752569675446,Fail,0.526642,False,False,0.0,0.0,0.9995709657669067,0.17626774609088897,Fail
stm32g030,What is the bit_offset of ODR10 field from ODR register from GPIOD peripheral for STM32G030 microcontroller?,10,10,10,10,10,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the description of WP1 field from CR4 register from PWR peripheral for STM32G030 microcontroller?,Wakeup pin WKUP1 polarity,Write protection bit 1.,Write protection 1 enable,Write protection bit 1.,Write protection 1 enable,0.069523446,0.069523446,0.090898775,0.090898775,0.069523446,False,True,0.0,0.16000000000000003,0.8390383124351501,0.3873319191783667,Fail,0.090898775,False,True,0.0,0.16000000000000003,0.8339674472808838,0.3876400558203459,Fail,0.069523446,False,True,0.0,0.16000000000000003,0.8390383124351501,0.3873319191783667,Fail,0.090898775,False,True,0.0,0.16000000000000003,0.8339674472808838,0.3876400558203459,Fail
stm32g030,What is the bit_width of BR4 field from BRR register from GPIOA peripheral for STM32G030 microcontroller?,1,16,4,16,4,0.4854614,0.4854614,0.768664,0.768664,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the description of MODER1 field from MODER register from GPIOF peripheral for STM32G030 microcontroller?,"Port x configuration bits (y =
              0..15)",GPIO port mode register (GPIOx_MODER) (x = A to F),GPIO port mode register (GPIOx_MODER) (x = A to F),GPIO port mode register (GPIOx_MODER) (x = A to F),GPIO port mode register (GPIOx_MODER) (x = A to F),0.38954148,0.38954148,0.38954148,0.38954148,0.38954148,False,False,0.23529411764705882,0.17647058823529416,0.7903689742088318,0.19391477292074877,Fail,0.38954148,False,False,0.23529411764705882,0.17647058823529416,0.790368914604187,0.19391476398005206,Fail,0.38954148,False,False,0.23529411764705882,0.17647058823529416,0.7903689742088318,0.19391477292074877,Fail,0.38954148,False,False,0.23529411764705882,0.17647058823529416,0.790368914604187,0.19391476398005206,Fail
stm32g030,What is the bit_offset of WVU field from SR register from IWDG peripheral for STM32G030 microcontroller?,2,11,17,11,17,0.5840522,0.5840522,0.45890102,0.45890102,0.5840522,False,False,0.0,0.0,0.9992951154708862,0.17909687757492065,Fail,0.45890102,False,False,0.0,0.0,0.9991430044174194,0.172816501557827,Fail,0.5840522,False,False,0.0,0.0,0.9992951154708862,0.17909687757492065,Fail,0.45890102,False,False,0.0,0.0,0.9991430044174194,0.172816501557827,Fail
stm32g030,What is the description of BR10 field from BSRR register from GPIOB peripheral for STM32G030 microcontroller?,"Port x reset bit y (y =
              0..15)",BR10 bit reset register (GPIOx_BRR) (x = A to F),GPIO Port Reset 10 Bit Set/Reset Register (GPIOB_BRR) (x = A to F),BR10 bit reset register (GPIOx_BRR) (x = A to F),GPIO Port Reset 10 Bit Set/Reset Register (GPIOB_BRR) (x = A to F),0.40172368,0.40172368,0.5590916,0.5590916,0.40172368,False,False,0.33333333333333326,0.33333333333333337,0.7834047079086304,0.22093022366364795,Fail,0.5590916,False,False,0.380952380952381,0.28787878787878785,0.7742893695831299,0.23468240240177551,Fail,0.40172368,False,False,0.33333333333333326,0.33333333333333337,0.7834047079086304,0.22093022366364795,Fail,0.5590916,False,False,0.380952380952381,0.28787878787878785,0.7742893695831299,0.23468240240177551,Fail
stm32g030,What is the bit_width of PU5 field from PUCRB register from PWR peripheral for STM32G030 microcontroller?,1,15,4,15,4,0.48225844,0.48225844,0.768664,0.768664,0.48225844,True,False,0.0,0.5,0.9993878602981567,0.4990211009979248,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,0.48225844,True,False,0.0,0.5,0.9993878602981567,0.4990211009979248,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the bit_width of NACK field from CR2 register from I2C2 peripheral for STM32G030 microcontroller?,1,1,4,1,4,1.0,1.0,0.768664,0.768664,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the description of NBREQ field from C2CR register from DMAMUX peripheral for STM32G030 microcontroller?,"Number of DMA requests to forward
              Defines the number of DMA requests forwarded before
              output event is generated. In synchronous mode, it
              also defines the number of DMA requests to forward
              after a synchronization event, then stop forwarding.
              The actual number of DMA requests forwarded is
              NBREQ+1. Note: This field can only be written when
              both SE and EGE bits are reset.","4-0 65 %: ""oJ m ""aJ w DMAREQ ID , Resetvalue 0000000000000 00 00000 exozc DMAMUX c2ch * SYNC |D4-0 f ' 4-0 65 ' %: ""oJ m uJ 8 DMAREQ ID * ggg Resetvalue 0000000000000 00 0000000 Reserved oxoao DMAMUXCSR g ES$EEE$E$$EE  8 8 8 8 8 8 8 8 8 8 Resetvalue 0 O O O 0 0 0 0 O O O O 0x084 DMAMUKCFR 8 U $Ecwvxmmvmmro LLLLLLLLLLLLLLLLLLLLLLLL 8 8 U U 8 U 8 U 8 U 8 8 U U 8 U 8 U 8 8 U U O&(ii' Resetvalue 0 O O O 0 0 0 0 O O O O Reserved 0x100 DMAMUXRGOCR 4 GNBREQ[4:O] g; 61 SIGJD",4-0 NBREQ[4:0],"4-0 65 %: ""oJ m ""aJ w DMAREQ ID , Resetvalue 0000000000000 00 00000 exozc DMAMUX c2ch * SYNC |D4-0 f ' 4-0 65 ' %: ""oJ m uJ 8 DMAREQ ID * ggg Resetvalue 0000000000000 00 0000000 Reserved oxoao DMAMUXCSR g ES$EEE$E$$EE  8 8 8 8 8 8 8 8 8 8 Resetvalue 0 O O O 0 0 0 0 O O O O 0x084 DMAMUKCFR 8 U $Ecwvxmmvmmro LLLLLLLLLLLLLLLLLLLLLLLL 8 8 U U 8 U 8 U 8 U 8 8 U U 8 U 8 U 8 8 U U O&(ii' Resetvalue 0 O O O 0 0 0 0 O O O O Reserved 0x100 DMAMUXRGOCR 4 GNBREQ[4:O] g; 61 SIGJD",4-0 NBREQ[4:0],0.29237023,0.29237023,0.3561508,0.3561508,0.29237023,False,False,0.0,0.14553014553014554,0.7191218733787537,0.12976329978129472,Fail,0.3561508,False,False,0.0,0.014957264957264904,0.7190101146697998,0.12640692074584145,Fail,0.29237023,False,False,0.0,0.14553014553014554,0.7191218733787537,0.12976329978129472,Fail,0.3561508,False,False,0.0,0.014957264957264904,0.7190101146697998,0.12640692074584145,Fail
stm32g030,What is the description of ITAMP3IE field from TAMP_IER register from TAMP peripheral for STM32G030 microcontroller?,Internal tamper 3 interrupt enable: LSE monitoring,ITAMP3 IE ITAMP3 detection interrupt enable.,ITAMP3 IE,ITAMP3 IE ITAMP3 detection interrupt enable.,ITAMP3 IE,0.5297679,0.5297679,0.05788444,0.05788444,0.5297679,False,False,0.15384615384615383,0.21999999999999997,0.8813706636428833,0.20046322386081403,Fail,0.05788444,False,False,0.0,0.07999999999999996,0.8416732549667358,0.13314521023631096,Fail,0.5297679,False,False,0.15384615384615383,0.21999999999999997,0.8813706636428833,0.20046322386081403,Fail,0.05788444,False,False,0.0,0.07999999999999996,0.8416732549667358,0.13314521023631096,Fail
stm32g030,What is the description of HSIRDYC field from CICR register from RCC peripheral for STM32G030 microcontroller?,HSI ready interrupt clear,HSIRDYC: HSI clock ready interrupt clear,HSI Ready Interrupt Clear,HSIRDYC: HSI clock ready interrupt clear,HSI Ready Interrupt Clear,0.87402225,0.87402225,1.0000001,1.0000001,0.87402225,False,True,0.8,0.625,0.9017966985702515,0.6202206170558929,Partial,1.0000001,True,True,1.0,0.88,0.9467957615852356,0.9860193701982499,Pass,0.87402225,False,True,0.8,0.625,0.9017966985702515,0.6202206170558929,Partial,1.0000001,True,True,1.0,0.88,0.9467957615852356,0.9860193701982499,Pass
stm32g030,What is the bit_width of PUPDR14 field from PUPDR register from GPIOD peripheral for STM32G030 microcontroller?,2,15,4,15,4,0.51618814,0.51618814,0.8337252,0.8337252,0.51618814,False,False,0.0,0.0,0.9991148710250854,0.1756766378879547,Fail,0.8337252,False,False,0.0,0.0,0.9999339580535889,0.19167635440826414,Fail,0.51618814,False,False,0.0,0.0,0.9991148710250854,0.1756766378879547,Fail,0.8337252,False,False,0.0,0.0,0.9999339580535889,0.19167635440826414,Fail
stm32g030,What is the bit_width of BKCMP1P field from AF1 register from TIM1 peripheral for STM32G030 microcontroller?,1,1,4,1,4,1.0,1.0,0.768664,0.768664,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the description of CTSIF field from ISR register from USART1 peripheral for STM32G030 microcontroller?,CTSIF,CTS interrupt flag,CTS interrupt flag,CTS interrupt flag,CTS interrupt flag,0.46348616,0.46348616,0.46348616,0.46348616,0.46348616,False,True,0.0,0.16666666666666663,0.8680874705314636,0.41172076215346654,Fail,0.46348616,False,True,0.0,0.16666666666666663,0.8680871725082397,0.41172071744998295,Fail,0.46348616,False,True,0.0,0.16666666666666663,0.8680874705314636,0.41172076215346654,Fail,0.46348616,False,True,0.0,0.16666666666666663,0.8680871725082397,0.41172071744998295,Fail
stm32g030,What is the bit_width of OC2M_3 field from CCMR1_Output register from TIM3 peripheral for STM32G030 microcontroller?,1,3,4,3,4,0.790561,0.790561,0.768664,0.768664,0.790561,False,False,0.0,0.0,0.9996644258499146,0.18947771489620208,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,0.790561,False,False,0.0,0.0,0.9996644258499146,0.18947771489620208,Fail,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail
stm32g030,What is the bit_offset of OIE field from RG0CR register from DMAMUX peripheral for STM32G030 microcontroller?,8,0x20,0,0x20,0,0.41964573,0.41964573,0.5250482,0.5250482,0.41964573,False,False,0.0,0.0,0.8525878190994263,0.14887045919895173,Fail,0.5250482,False,False,0.0,0.0,0.9768399000167847,0.17277839481830598,Fail,0.41964573,False,False,0.0,0.0,0.8525878190994263,0.14887045919895173,Fail,0.5250482,False,False,0.0,0.0,0.9768399000167847,0.17277839481830598,Fail
stm32g030,What is the bit_offset of BKP field from TAMP_BKP3R register from TAMP peripheral for STM32G030 microcontroller?,0,24,24,24,24,0.43377078,0.43377078,0.43377078,0.43377078,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail,0.43377078,False,False,0.0,0.0,0.9782774448394775,0.16843015551567075,Fail
stm32g030,What is the bit_width of PD15 field from PDCRB register from PWR peripheral for STM32G030 microcontroller?,1,15,15,15,15,0.48225844,0.48225844,0.48225844,0.48225844,0.48225844,True,False,0.0,0.5,0.9993878602981567,0.4990211009979248,Fail,0.48225844,True,False,0.0,0.5,0.9993878602981567,0.4990211009979248,Fail,0.48225844,True,False,0.0,0.5,0.9993878602981567,0.4990211009979248,Fail,0.48225844,True,False,0.0,0.5,0.9993878602981567,0.4990211009979248,Fail
stm32g030,What is the size of CCR2 register from TIM3 peripheral for STM32G030 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail,0.69824684,False,False,0.0,0.0,0.9997668266296387,0.18487736582756042,Fail
stm32g030,What is the bit_offset of PD8 field from PDCRE register from PWR peripheral for STM32G030 microcontroller?,8,8,8,8,8,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass
stm32g030,What is the bit_offset of OT3 field from OTYPER register from GPIOB peripheral for STM32G030 microcontroller?,3,3,3,3,3,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass,1.0000001,True,True,1.0,1.0,1.0000005960464478,1.0000000953674317,Pass
stm32g030,What is the bit_width of TCIE field from DMA_CCR2 register from DMA peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the description of CCMR1_Input register from TIM17 peripheral for STM32G030 microcontroller?,"capture/compare mode register 1 (input
          mode)",CCMR1_IN register from TIM17 peripheral for STM32G030 microcontroller.,CCMR1_IN register from TIM17 peripheral for STM32G030 microcontroller.,CCMR1_IN register from TIM17 peripheral for STM32G030 microcontroller.,CCMR1_IN register from TIM17 peripheral for STM32G030 microcontroller.,0.38962498,0.38962498,0.38962498,0.38962498,0.38962498,False,False,0.14285714285714288,0.19999999999999996,0.777968168258667,0.17474790296384268,Fail,0.38962498,False,False,0.14285714285714288,0.19999999999999996,0.777968168258667,0.17474790296384268,Fail,0.38962498,False,False,0.14285714285714288,0.19999999999999996,0.777968168258667,0.17474790296384268,Fail,0.38962498,False,False,0.14285714285714288,0.19999999999999996,0.777968168258667,0.17474790296384268,Fail
stm32g030,What is the description of WP2 field from CR4 register from PWR peripheral for STM32G030 microcontroller?,Wakeup pin WKUP2 polarity,Write Protect,Write Protection Enable 0: Write protection disabled 1: Write protection enabled,Write Protect,Write Protection Enable 0: Write protection disabled 1: Write protection enabled,-0.03918269,-0.03918269,0.06614671,0.06614671,-0.03918269,False,True,0.0,0.19999999999999996,0.8248152136802673,0.38176314759999513,Fail,0.06614671,False,True,0.0,0.16249999999999998,0.7953395247459412,0.38073326416313646,Fail,-0.03918269,False,True,0.0,0.19999999999999996,0.8248152136802673,0.38176314759999513,Fail,0.06614671,False,True,0.0,0.16249999999999998,0.7953395247459412,0.38073326416313646,Fail
stm32g030,What is the bit_offset of FT6 field from FTSR1 register from EXTI peripheral for STM32G030 microcontroller?,6,266,6,266,6,0.47918665,0.47918665,1.0000001,1.0000001,0.47918665,True,False,0.0,0.33333333333333337,0.9972848296165466,0.49021872381369275,Fail,1.0000001,True,True,1.0,1.0,0.9999994039535522,0.9999999165534974,Pass,0.47918665,True,False,0.0,0.33333333333333337,0.9972848296165466,0.49021872381369275,Fail,1.0000001,True,True,1.0,1.0,0.9999994039535522,0.9999999165534974,Pass
stm32g030,What is the bit_width of I2SMOD field from I2SCFGR register from SPI2 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_offset of DBG_TIM1_STOP field from APB_FZ2 register from DBG peripheral for STM32G030 microcontroller?,11,20,20,20,20,0.6532858,0.6532858,0.6532858,0.6532858,0.6532858,False,False,0.0,0.0,0.9992685317993164,0.18255456984043122,Fail,0.6532858,False,False,0.0,0.0,0.9992685317993164,0.18255456984043122,Fail,0.6532858,False,False,0.0,0.0,0.9992685317993164,0.18255456984043122,Fail,0.6532858,False,False,0.0,0.0,0.9992685317993164,0.18255456984043122,Fail
stm32g030,What is the description of ODR12 field from ODR register from GPIOC peripheral for STM32G030 microcontroller?,"Port output data (y =
              0..15)",Port output data register (ODRx) (x = A to F),Port output data register (ODRx),Port output data register (ODRx) (x = A to F),Port output data register (ODRx),0.46037644,0.46037644,0.46390885,0.46390885,0.46037644,False,False,0.5,0.48888888888888893,0.7880260944366455,0.26566718068387773,Fail,0.46390885,False,False,0.5454545454545454,0.45238095238095233,0.748188316822052,0.2671336467905994,Fail,0.46037644,False,False,0.5,0.48888888888888893,0.7880260944366455,0.26566718068387773,Fail,0.46390885,False,False,0.5454545454545454,0.45238095238095233,0.748188316822052,0.2671336467905994,Fail
stm32g030,What is the bit_width of MINC field from DMA_CCR6 register from DMA peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_width of OC2CE field from CCMR1_Input register from TIM1 peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_width of WP3 field from CR4 register from PWR peripheral for STM32G030 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_width of OT13 field from OTYPER register from GPIOF peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the description of TIMOUTCF field from ICR register from I2C2 peripheral for STM32G030 microcontroller?,"Timeout detection flag
              clear",TIMOUTCF: TIMOUT output clear flag,TIMOUTCF: TIMOUT output circuitry clock selection,TIMOUTCF: TIMOUT output clear flag,TIMOUTCF: TIMOUT output circuitry clock selection,0.5031753,0.5031753,0.33760718,0.33760718,0.5031753,False,True,0.4444444444444445,0.1428571428571429,0.7577884197235107,0.48485877490232865,Fail,0.33760718,False,True,0.0,0.1428571428571429,0.7458749413490295,0.3859044571008001,Fail,0.5031753,False,True,0.4444444444444445,0.1428571428571429,0.7577884197235107,0.48485877490232865,Fail,0.33760718,False,True,0.0,0.1428571428571429,0.7458749413490295,0.3859044571008001,Fail
stm32g030,What is the bit_width of HT field from RTC_TR register from RTC peripheral for STM32G030 microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32g030,What is the bit_offset of EWUP6 field from CR3 register from PWR peripheral for STM32G030 microcontroller?,5,26,26,26,26,0.5261706,0.5261706,0.5261706,0.5261706,0.5261706,False,False,0.0,0.0,0.9996622800827026,0.17625787258148193,Fail,0.5261706,False,False,0.0,0.0,0.9996622800827026,0.17625787258148193,Fail,0.5261706,False,False,0.0,0.0,0.9996622800827026,0.17625787258148193,Fail,0.5261706,False,False,0.0,0.0,0.9996622800827026,0.17625787258148193,Fail
stm32g030,What is the description of PD1 field from PDCRD register from PWR peripheral for STM32G030 microcontroller?,"Port D pull-down bit y
              (y=0..15)",Port D pull-down bit y (y = 0 to 15)(1),PD1: Port D pull-down bit y (y = 0 to 15)(1),Port D pull-down bit y (y = 0 to 15)(1),PD1: Port D pull-down bit y (y = 0 to 15)(1),0.95130193,0.95130193,0.85892624,0.85892624,0.95130193,False,True,0.625,0.6521739130434783,0.864016056060791,0.5847762006780376,Partial,0.85892624,False,True,0.5882352941176471,0.5434782608695652,0.8475351929664612,0.5648975626434513,Partial,0.95130193,False,True,0.625,0.6521739130434783,0.864016056060791,0.5847762006780376,Partial,0.85892624,False,True,0.5882352941176471,0.5434782608695652,0.8475351929664612,0.5648975626434513,Partial
stm32g030,What is the description of LCK14 field from LCKR register from GPIOC peripheral for STM32G030 microcontroller?,"Port x lock bit y (y=
              0..15)",LCK14 Lock bit 14.,Unlock PF14 Pin State.,LCK14 Lock bit 14.,Unlock PF14 Pin State.,0.4123288,0.4123288,0.312001,0.312001,0.4123288,False,False,0.36363636363636365,0.23809523809523814,0.7647504806518555,0.2199610472048,Fail,0.312001,False,False,0.0,0.19047619047619047,0.7600247859954834,0.13912757691882904,Fail,0.4123288,False,False,0.36363636363636365,0.23809523809523814,0.7647504806518555,0.2199610472048,Fail,0.312001,False,False,0.0,0.19047619047619047,0.7600247859954834,0.13912757691882904,Fail
stm32g030,What is the description of BK2ID field from BDTR register from TIM1 peripheral for STM32G030 microcontroller?,Break2 bidirectional,BK2ID: BRK2 input divider,BK2ID: BRK2 input detection,BK2ID: BRK2 input divider,BK2ID: BRK2 input detection,0.20405287,0.20405287,0.18116558,0.18116558,0.20405287,False,True,0.0,0.19999999999999996,0.8444837331771851,0.3968752032518387,Fail,0.18116558,False,True,0.0,0.2962962962962963,0.8410001993179321,0.40002312351156166,Fail,0.20405287,False,True,0.0,0.19999999999999996,0.8444837331771851,0.3968752032518387,Fail,0.18116558,False,True,0.0,0.2962962962962963,0.8410001993179321,0.40002312351156166,Fail
stm32g030,What is the description of APBRSTR2 register from RCC peripheral for STM32G030 microcontroller?,"APB peripheral reset register
          2",0x00000000,Peripheral reset register 2 (RCC_APBRSTR2),0x00000000,Peripheral reset register 2 (RCC_APBRSTR2),0.16247047,0.16247047,0.8390531,0.8390531,0.16247047,False,False,0.0,0.0,0.7465721368789673,0.12010934427380562,Fail,0.8390531,False,True,0.8000000000000002,0.5476190476190477,0.7973711490631104,0.5989392794597717,Partial,0.16247047,False,False,0.0,0.0,0.7465721368789673,0.12010934427380562,Fail,0.8390531,False,True,0.8000000000000002,0.5476190476190477,0.7973711490631104,0.5989392794597717,Partial
stm32g030,What is the bit_offset of AWD3CH12 field from ADC_AWD3CR register from ADC peripheral for STM32G030 microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass,1.0000001,True,True,1.0,1.0,0.9999995827674866,0.9999999433755875,Pass
stm32g030,What is the bit_width of RPIF9 field from RPR1 register from EXTI peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_offset of ICRST field from ACR register from FLASH peripheral for STM32G030 microcontroller?,11,0x10,0x00000004,0x10,0x00000004,0.45033145,0.45033145,0.23518214,0.23518214,0.45033145,False,False,0.0,0.25,0.8623188138008118,0.16436439454555513,Fail,0.23518214,False,False,0.0,0.0,0.8026319146156311,0.13215389400720595,Fail,0.45033145,False,False,0.0,0.25,0.8623188138008118,0.16436439454555513,Fail,0.23518214,False,False,0.0,0.0,0.8026319146156311,0.13215389400720595,Fail
stm32g030,What is the bit_width of PUPDR13 field from PUPDR register from GPIOD peripheral for STM32G030 microcontroller?,2,13,4,13,4,0.5000989,0.5000989,0.8337252,0.8337252,0.5000989,False,False,0.0,0.0,0.9989390969276428,0.17484580874443054,Fail,0.8337252,False,False,0.0,0.0,0.9999340772628784,0.1916763722896576,Fail,0.5000989,False,False,0.0,0.0,0.9989390969276428,0.17484580874443054,Fail,0.8337252,False,False,0.0,0.0,0.9999340772628784,0.1916763722896576,Fail
stm32g030,What is the size of DMA_CCR7 register from DMA peripheral for STM32G030 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass,0.9999999,True,True,1.0,1.0,1.0000001192092896,1.000000011920929,Pass
stm32g030,What is the bit_width of AFSEL0 field from AFRL register from GPIOB peripheral for STM32G030 microcontroller?,4,1,4,1,4,0.768664,0.768664,1.0,1.0,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass,0.768664,False,False,0.0,0.0,0.9998270869255066,0.1884072631597519,Fail,1.0,True,True,1.0,1.0,0.9999998807907104,0.9999999821186066,Pass
stm32g030,List all the fields of CCMR1_Input register from TIM17 peripheral for STM32G030 microcontroller.,"IC1F, IC1PSC, CC1S","CC1SEL, CC1P, CC1NE, CC1NP, CC1SW, CC2SEL, CC2P, CC2NE, CC2NP, CC2SW, CC3SEL, CC3P, CC3NE, CC3NP, CC3SW, ICEDGE, OC1CE, OC1M, OC2CE, OC2M, OC3CE, OC3M, DTRSAMPLE, DTFCEN, DTFC, DTRPAU, DTRPPRESCALE, DTRP, DTRPINC, DTRPMODE, DTRPSEL, DTRPOL, DTRPEN, DTRP, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP","CC1SEL, CC1P, CC1NE, CC1NP, CC1SW, CC2SEL, CC2P, CC2NE, CC2NP, CC2SW, CC3SEL, CC3P, CC3NE, CC3NP, CC3SW, IC1F, ICE1, IC1PSC, IC2F, ICE2, IC2PSC, IC3F, ICE3, IC3PSC, OC1CE, OC1M, OC1PE, OC1FE, OC2CE, OC2M, OC2PE, OC2FE, OC3CE, OC3M, OC3PE, OC3FE, DTRS, DTEN, DTIC, DTRPRS, DTFILT, DTFC, DTINC, DTDEC, DTCKSEL, DTCKEN, DTCKP, DTCKPSC, DTCKSW, DTMODE, DTRUN, DTICB, DTICP, DTICPSC, DTICPE, DTICFE, DTFILTB, DTFILTP, DTFILTPSC, DTFILTPE, DTFILTFE, DTRUNB, DTRUNP, DTRUNPSC, DTRUNPE, DTRUNFE, DTMODEB, DTMODEP, DTMODEPSC, DTMODEPE, DTMODEFE, DTRUNCB, DTRUNCP, DTRUNCPSC, DTRUNCPE, DTRUNCFE, DTICCB, DTICCP, DTICCPSC, DTICCPE, DTICCFE, DTFILTCB, DTFILTCP, DTFILTCPSC, DTFILTCPE, DTFILTCFE, DTRUNCBP, DTRUNCPS, DTRUNCPSC, DTRUNCPPE, DTRUNCPFE, DTMODEBP, DTMODEPP, DTMODEPPSC, DTMODEPPE, DTMODEPFE, DTRUNCBPS, DTRUNCPSS, DTRUNCPSCP, DTRUNCPSPE, DTRUNCPSFE, DTICCBP, DTICCPS, DTICCPSCP, DTICCPPE, DTICCFEP, DTFILTCBP, DTFILTCPS, DTFILTCPSCP, DTFILTCPPE, DTFILTCFEP, DTRUNCBPSC, DTRUNCPSSC, DTRUNCPSCPC, DTRUNCPSPEC, DTRUNCPSFEC, DTMODEBPSC, DTMODEPPSCC, DTMODEPPEPC, DTMODEPFEPC, DTRUNCBPSCP, DTRUNCPSSCPC, DTRUNCPSPECPC, DTRUNCPSFECPC, DTICCBPSC, DTICCPSCPC, DTICCPPEPC, DTICCFEPPC, DTFILTCBPSC, DTFILTCPSCPC, DTFILTCPPEPC, DTFILTCFEPPC, DTRUNCBPSCPSC, DTRUNCPSSCPSC,","CC1SEL, CC1P, CC1NE, CC1NP, CC1SW, CC2SEL, CC2P, CC2NE, CC2NP, CC2SW, CC3SEL, CC3P, CC3NE, CC3NP, CC3SW, ICEDGE, OC1CE, OC1M, OC2CE, OC2M, OC3CE, OC3M, DTRSAMPLE, DTFCEN, DTFC, DTRPAU, DTRPPRESCALE, DTRP, DTRPINC, DTRPMODE, DTRPSEL, DTRPOL, DTRPEN, DTRP, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP, DTINNE, DTINNP, DTINSW, DTINSEL, DTINP","CC1SEL, CC1P, CC1NE, CC1NP, CC1SW, CC2SEL, CC2P, CC2NE, CC2NP, CC2SW, CC3SEL, CC3P, CC3NE, CC3NP, CC3SW, IC1F, ICE1, IC1PSC, IC2F, ICE2, IC2PSC, IC3F, ICE3, IC3PSC, OC1CE, OC1M, OC1PE, OC1FE, OC2CE, OC2M, OC2PE, OC2FE, OC3CE, OC3M, OC3PE, OC3FE, DTRS, DTEN, DTIC, DTRPRS, DTFILT, DTFC, DTINC, DTDEC, DTCKSEL, DTCKEN, DTCKP, DTCKPSC, DTCKSW, DTMODE, DTRUN, DTICB, DTICP, DTICPSC, DTICPE, DTICFE, DTFILTB, DTFILTP, DTFILTPSC, DTFILTPE, DTFILTFE, DTRUNB, DTRUNP, DTRUNPSC, DTRUNPE, DTRUNFE, DTMODEB, DTMODEP, DTMODEPSC, DTMODEPE, DTMODEFE, DTRUNCB, DTRUNCP, DTRUNCPSC, DTRUNCPE, DTRUNCFE, DTICCB, DTICCP, DTICCPSC, DTICCPE, DTICCFE, DTFILTCB, DTFILTCP, DTFILTCPSC, DTFILTCPE, DTFILTCFE, DTRUNCBP, DTRUNCPS, DTRUNCPSC, DTRUNCPPE, DTRUNCPFE, DTMODEBP, DTMODEPP, DTMODEPPSC, DTMODEPPE, DTMODEPFE, DTRUNCBPS, DTRUNCPSS, DTRUNCPSCP, DTRUNCPSPE, DTRUNCPSFE, DTICCBP, DTICCPS, DTICCPSCP, DTICCPPE, DTICCFEP, DTFILTCBP, DTFILTCPS, DTFILTCPSCP, DTFILTCPPE, DTFILTCFEP, DTRUNCBPSC, DTRUNCPSSC, DTRUNCPSCPC, DTRUNCPSPEC, DTRUNCPSFEC, DTMODEBPSC, DTMODEPPSCC, DTMODEPPEPC, DTMODEPFEPC, DTRUNCBPSCP, DTRUNCPSSCPC, DTRUNCPSPECPC, DTRUNCPSFECPC, DTICCBPSC, DTICCPSCPC, DTICCPPEPC, DTICCFEPPC, DTFILTCBPSC, DTFILTCPSCPC, DTFILTCPPEPC, DTFILTCFEPPC, DTRUNCBPSCPSC, DTRUNCPSSCPSC,",0.29102588,0.29102588,0.42167956,0.42167956,0.29102588,False,True,0.0,0.012615643397813292,0.767583429813385,0.3803195904918435,Fail,0.42167956,False,True,0.029197080291970802,0.01429706115965057,0.782776415348053,0.3950547092370737,Fail,0.29102588,False,True,0.0,0.012615643397813292,0.767583429813385,0.3803195904918435,Fail,0.42167956,False,True,0.029197080291970802,0.01429706115965057,0.782776415348053,0.3950547092370737,Fail
stm32g030,What is the bit_width of USBSEL field from CCIPR2 register from RCC peripheral for STM32G030 microcontroller?,2,00: PCLK,2,00: PCLK,2,0.23253626,0.23253626,1.0000002,1.0000002,0.23253626,False,False,0.0,0.0,0.8653239607810974,0.1414254069328308,Fail,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass,0.23253626,False,False,0.0,0.0,0.8653239607810974,0.1414254069328308,Fail,1.0000002,True,True,1.0,1.0,1.000000238418579,1.0000000476837159,Pass
stm32g030,What is the bit_offset of TS field from SMCR register from TIM2 peripheral for STM32G030 microcontroller?,4,19,19,19,19,0.4707443,0.4707443,0.4707443,0.4707443,0.4707443,False,False,0.0,0.0,0.9994840025901794,0.17345981597900392,Fail,0.4707443,False,False,0.0,0.0,0.9994840025901794,0.17345981597900392,Fail,0.4707443,False,False,0.0,0.0,0.9994840025901794,0.17345981597900392,Fail,0.4707443,False,False,0.0,0.0,0.9994840025901794,0.17345981597900392,Fail
stm32g030,What is the description of TEIF2 field from DMA_ISR register from DMA peripheral for STM32G030 microcontroller?,transfer error (TE) flag for channel 2,Transfer error (TE) flag for channel 2,Transfer error (TE) flag for channel 2,Transfer error (TE) flag for channel 2,Transfer error (TE) flag for channel 2,1.0,1.0,1.0,1.0,1.0,True,True,1.0,0.9736842105263158,0.9997091293334961,0.9986405799263403,Pass,1.0,True,True,1.0,0.9736842105263158,0.9997091293334961,0.9986405799263403,Pass,1.0,True,True,1.0,0.9736842105263158,0.9997091293334961,0.9986405799263403,Pass,1.0,True,True,1.0,0.9736842105263158,0.9997091293334961,0.9986405799263403,Pass
stm32g030,What is the bit_width of GPIOESMEN field from IOPSMENR register from RCC peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_width of TSMF field from RTC_MISR register from RTC peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_offset of PUPDR12 field from PUPDR register from GPIOC peripheral for STM32G030 microcontroller?,24,12,12,12,12,0.7608589,0.7608589,0.7608589,0.7608589,0.7608589,False,False,0.0,0.0,0.999561071395874,0.18797710537910461,Fail,0.7608589,False,False,0.0,0.0,0.999561071395874,0.18797710537910461,Fail,0.7608589,False,False,0.0,0.0,0.999561071395874,0.18797710537910461,Fail,0.7608589,False,False,0.0,0.0,0.999561071395874,0.18797710537910461,Fail
stm32g030,What is the bit_width of ITAMP4E field from TAMP_CR1 register from TAMP peripheral for STM32G030 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the description of BSY1 field from SR register from FLASH peripheral for STM32G030 microcontroller?,BSY1,Busy,Busy,Busy,Busy,0.218219,0.218219,0.218219,0.218219,0.218219,False,True,0.0,0.25,0.83631831407547,0.3988586969673633,Fail,0.218219,False,True,0.0,0.25,0.83631831407547,0.3988586969673633,Fail,0.218219,False,True,0.0,0.25,0.83631831407547,0.3988586969673633,Fail,0.218219,False,True,0.0,0.25,0.83631831407547,0.3988586969673633,Fail
stm32g030,What is the description of TXE field from ISR register from USART1 peripheral for STM32G030 microcontroller?,TXE,Transmit data register empty (transmitters),Transmit data register empty (transmitters),Transmit data register empty (transmitters),Transmit data register empty (transmitters),0.14599745,0.14599745,0.14599745,0.14599745,0.14599745,False,True,0.0,0.023255813953488413,0.8186877369880676,0.381265823733668,Fail,0.14599745,False,True,0.0,0.023255813953488413,0.8186877369880676,0.381265823733668,Fail,0.14599745,False,True,0.0,0.023255813953488413,0.8186877369880676,0.381265823733668,Fail,0.14599745,False,True,0.0,0.023255813953488413,0.8186877369880676,0.381265823733668,Fail
stm32g030,What is the description of PD0 field from PDCRF register from PWR peripheral for STM32G030 microcontroller?,"Port F pull-down bit y
              (y=0..15)",Port F pull-down bit y (y = 0 to 15)(1),Port F pull-down bit y (y = 0 to 15)(1),Port F pull-down bit y (y = 0 to 15)(1),Port F pull-down bit y (y = 0 to 15)(1),0.9499482,0.9499482,0.9499482,0.9499482,0.9499482,False,True,0.625,0.6521739130434783,0.8637021780014038,0.5846614319345226,Partial,0.9499482,False,True,0.625,0.6521739130434783,0.8637021780014038,0.5846614319345226,Partial,0.9499482,False,True,0.625,0.6521739130434783,0.8637021780014038,0.5846614319345226,Partial,0.9499482,False,True,0.625,0.6521739130434783,0.8637021780014038,0.5846614319345226,Partial
stm32g030,What is the bit_offset of RT15 field from RTSR1 register from EXTI peripheral for STM32G030 microcontroller?,15,15,15,15,15,0.9999998,0.9999998,0.9999998,0.9999998,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass,0.9999998,True,True,1.0,1.0,0.9999995827674866,0.9999999284744263,Pass
stm32g030,What is the description of APB_FZ1 register from DBG peripheral for STM32G030 microcontroller?,"Debug MCU APB1 freeze
          register1",Debug options in Standby modemode.,0x00000000,Debug options in Standby modemode.,0x00000000,0.33557427,0.33557427,0.18763477,0.18763477,0.33557427,False,True,0.20000000000000004,0.24390243902439024,0.7776846885681152,0.43562653870117374,Fail,0.18763477,False,True,0.0,0.0,0.7545128464698792,0.37255866527557374,Fail,0.33557427,False,True,0.20000000000000004,0.24390243902439024,0.7776846885681152,0.43562653870117374,Fail,0.18763477,False,True,0.0,0.0,0.7545128464698792,0.37255866527557374,Fail
stm32g030,What is the bit_offset of USART5EN field from APBENR1 register from RCC peripheral for STM32G030 microcontroller?,8,8,18,8,18,1.0,1.0,0.61774623,0.61774623,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,0.61774623,True,False,0.0,0.5,0.9998879432678223,0.5058705031871795,Partial,1.0,True,True,1.0,1.0,0.9999997615814209,0.9999999642372133,Pass,0.61774623,True,False,0.0,0.5,0.9998879432678223,0.5058705031871795,Partial
stm32g030,What is the bit_offset of TAINV field from CR2 register from USART1 peripheral for STM32G030 microcontroller?,18,10,10,10,10,0.46608192,0.46608192,0.46608192,0.46608192,0.46608192,False,False,0.0,0.5,0.999849796295166,0.19828156530857086,Fail,0.46608192,False,False,0.0,0.5,0.999849796295166,0.19828156530857086,Fail,0.46608192,False,False,0.0,0.5,0.999849796295166,0.19828156530857086,Fail,0.46608192,False,False,0.0,0.5,0.999849796295166,0.19828156530857086,Fail
stm32g030,What is the description of TG field from EGR register from TIM2 peripheral for STM32G030 microcontroller?,Trigger generation,Trigger generation,Trigger generation,Trigger generation,Trigger generation,1.0,1.0,1.0,1.0,1.0,True,True,1.0,1.0,0.9999998211860657,0.9999999731779099,Pass,1.0,True,True,1.0,1.0,0.9999998211860657,0.9999999731779099,Pass,1.0,True,True,1.0,1.0,0.9999998211860657,0.9999999731779099,Pass,1.0,True,True,1.0,1.0,0.9999998211860657,0.9999999731779099,Pass
stm32g030,List all the fields of ADC_SMPR register from ADC peripheral for STM32G030 microcontroller.,"SMP1, SMP2, SMPSEL0, SMPSEL1, SMPSEL2, SMPSEL3, SMPSEL4, SMPSEL5, SMPSEL6, SMPSEL7, SMPSEL8, SMPSEL9, SMPSEL10, SMPSEL11, SMPSEL12, SMPSEL13, SMPSEL14, SMPSEL15, SMPSEL16, SMPSEL17, SMPSEL18","SMPR1, SMPR2, SMPR3, SMPR4, SMPR5, SMPR6, SMPR7, SMPR8, SMPR9, SMPR10, SMPR11, SMPR12, SMPR13, SMPR14, SMPR15, SMPR16, SMPR17, SMPR18, SMPR19, SMPR20, SMPR21, SMPR22, SMPR23, SMPR24, SMPR25, SMPR26, SMPR27, SMPR28, SMPR29, SMPR30, SMPR31, SMPR32, SMPR33, SMPR34, SMPR35, SMPR36, SMPR37, SMPR38, SMPR39, SMPR40, SMPR41, SMPR42, SMPR43, SMPR44, SMPR45, SMPR46, SMPR47, SMPR48, SMPR49, SMPR50, SMPR51, SMPR52, SMPR53, SMPR54, SMPR55, SMPR56, SMPR57, SMPR58, SMPR59, SMPR60, SMPR61, SMPR62, SMPR63, SMPR64, SMPR65, SMPR66, SMPR67, SMPR68, SMPR69, SMPR70, SMPR71, SMPR72, SMPR73, SMPR74, SMPR75, SMPR76, SMPR77, SMPR78, SMPR79, SMPR80, SMPR81, SMPR82, SMPR83, SMPR84, SMPR85, SMPR86, SMPR87, SMPR88, SMPR89, SMPR90, SMPR91, SMPR92, SMPR93, SMPR94, SMPR95, SMPR96, SMPR97, SMPR98, SMPR99, SMPR100, SMPR101, SMPR102, SMPR103, SMPR104, SMPR105, SMPR106, SMPR107, SMPR108, SMPR109, SMPR110, SMPR111, SMPR112, SMPR113, SMPR114, SMPR115, SMPR116, SMPR117, SMPR118, SMPR119, SMPR120, SMPR121, SMPR122, SMPR123, SMPR124, SMPR125, S","SMPR1, SMPR2, SMPR3, SMPR4, SMPR5, SMPR6, SMPR7, SMPR8, SMPR9, SMPR10, SMPR11, SMPR12, SMPR13, SMPR14, SMPR15, SMPR16, SMPR17, SMPR18, SMPR19, SMPR20, SMPR21, SMPR22, SMPR23, SMPR24, SMPR25, SMPR26, SMPR27, SMPR28, SMPR29, SMPR30, SMPR31, SMPR32, SMPR33, SMPR34, SMPR35, SMPR36, SMPR37, SMPR38, SMPR39, SMPR40, SMPR41, SMPR42, SMPR43, SMPR44, SMPR45, SMPR46, SMPR47, SMPR48, SMPR49, SMPR50, SMPR51, SMPR52, SMPR53, SMPR54, SMPR55, SMPR56, SMPR57, SMPR58, SMPR59, SMPR60, SMPR61, SMPR62, SMPR63, SMPR64, SMPR65, SMPR66, SMPR67, SMPR68, SMPR69, SMPR70, SMPR71, SMPR72, SMPR73, SMPR74, SMPR75, SMPR76, SMPR77, SMPR78, SMPR79, SMPR80, SMPR81, SMPR82, SMPR83, SMPR84, SMPR85, SMPR86, SMPR87, SMPR88, SMPR89, SMPR90, SMPR91, SMPR92, SMPR93, SMPR94, SMPR95, SMPR96, SMPR97, SMPR98, SMPR99, SMPR100, SMPR101, SMPR102, SMPR103, SMPR104, SMPR105, SMPR106, SMPR107, SMPR108, SMPR109, SMPR110, SMPR111, SMPR112, SMPR113, SMPR114, SMPR115, SMPR116, SMPR117, SMPR118, SMPR119, SMPR120, SMPR121, SMPR122, SMPR123, SMPR124, SMPR125, S","SMPR1, SMPR2, SMPR3, SMPR4, SMPR5, SMPR6, SMPR7, SMPR8, SMPR9, SMPR10, SMPR11, SMPR12, SMPR13, SMPR14, SMPR15, SMPR16, SMPR17, SMPR18, SMPR19, SMPR20, SMPR21, SMPR22, SMPR23, SMPR24, SMPR25, SMPR26, SMPR27, SMPR28, SMPR29, SMPR30, SMPR31, SMPR32, SMPR33, SMPR34, SMPR35, SMPR36, SMPR37, SMPR38, SMPR39, SMPR40, SMPR41, SMPR42, SMPR43, SMPR44, SMPR45, SMPR46, SMPR47, SMPR48, SMPR49, SMPR50, SMPR51, SMPR52, SMPR53, SMPR54, SMPR55, SMPR56, SMPR57, SMPR58, SMPR59, SMPR60, SMPR61, SMPR62, SMPR63, SMPR64, SMPR65, SMPR66, SMPR67, SMPR68, SMPR69, SMPR70, SMPR71, SMPR72, SMPR73, SMPR74, SMPR75, SMPR76, SMPR77, SMPR78, SMPR79, SMPR80, SMPR81, SMPR82, SMPR83, SMPR84, SMPR85, SMPR86, SMPR87, SMPR88, SMPR89, SMPR90, SMPR91, SMPR92, SMPR93, SMPR94, SMPR95, SMPR96, SMPR97, SMPR98, SMPR99, SMPR100, SMPR101, SMPR102, SMPR103, SMPR104, SMPR105, SMPR106, SMPR107, SMPR108, SMPR109, SMPR110, SMPR111, SMPR112, SMPR113, SMPR114, SMPR115, SMPR116, SMPR117, SMPR118, SMPR119, SMPR120, SMPR121, SMPR122, SMPR123, SMPR124, SMPR125, S","SMPR1, SMPR2, SMPR3, SMPR4, SMPR5, SMPR6, SMPR7, SMPR8, SMPR9, SMPR10, SMPR11, SMPR12, SMPR13, SMPR14, SMPR15, SMPR16, SMPR17, SMPR18, SMPR19, SMPR20, SMPR21, SMPR22, SMPR23, SMPR24, SMPR25, SMPR26, SMPR27, SMPR28, SMPR29, SMPR30, SMPR31, SMPR32, SMPR33, SMPR34, SMPR35, SMPR36, SMPR37, SMPR38, SMPR39, SMPR40, SMPR41, SMPR42, SMPR43, SMPR44, SMPR45, SMPR46, SMPR47, SMPR48, SMPR49, SMPR50, SMPR51, SMPR52, SMPR53, SMPR54, SMPR55, SMPR56, SMPR57, SMPR58, SMPR59, SMPR60, SMPR61, SMPR62, SMPR63, SMPR64, SMPR65, SMPR66, SMPR67, SMPR68, SMPR69, SMPR70, SMPR71, SMPR72, SMPR73, SMPR74, SMPR75, SMPR76, SMPR77, SMPR78, SMPR79, SMPR80, SMPR81, SMPR82, SMPR83, SMPR84, SMPR85, SMPR86, SMPR87, SMPR88, SMPR89, SMPR90, SMPR91, SMPR92, SMPR93, SMPR94, SMPR95, SMPR96, SMPR97, SMPR98, SMPR99, SMPR100, SMPR101, SMPR102, SMPR103, SMPR104, SMPR105, SMPR106, SMPR107, SMPR108, SMPR109, SMPR110, SMPR111, SMPR112, SMPR113, SMPR114, SMPR115, SMPR116, SMPR117, SMPR118, SMPR119, SMPR120, SMPR121, SMPR122, SMPR123, SMPR124, SMPR125, S",0.70096207,0.70096207,0.70096207,0.70096207,0.70096207,False,True,0.0,0.14341846758349708,0.8520952463150024,0.42003331365894475,Fail,0.70096207,False,True,0.0,0.14341846758349708,0.8520952463150024,0.42003331365894475,Fail,0.70096207,False,True,0.0,0.14341846758349708,0.8520952463150024,0.42003331365894475,Fail,0.70096207,False,True,0.0,0.14341846758349708,0.8520952463150024,0.42003331365894475,Fail
stm32g030,What is the bit_offset of IOCREF_CLR field from OR1 register from TIM2 peripheral for STM32G030 microcontroller?,0,0x0000 0001,0x10,0x0000 0001,0x10,0.55090237,0.55090237,0.6226061,0.6226061,0.55090237,True,False,0.0,0.09090909090909094,0.8127056360244751,0.453996418281035,Fail,0.6226061,True,False,0.0,0.25,0.8527620434761047,0.47154461145401,Fail,0.55090237,True,False,0.0,0.09090909090909094,0.8127056360244751,0.453996418281035,Fail,0.6226061,True,False,0.0,0.25,0.8527620434761047,0.47154461145401,Fail
stm32g030,What is the bit_offset of BKCMP2P field from AF1 register from TIM17 peripheral for STM32G030 microcontroller?,11,30,29,30,29,0.64668334,0.64668334,0.5257001,0.5257001,0.64668334,False,False,0.0,0.0,0.9982520341873169,0.18207197189331054,Fail,0.5257001,False,False,0.0,0.0,0.9996344447135925,0.17623017132282257,Fail,0.64668334,False,False,0.0,0.0,0.9982520341873169,0.18207197189331054,Fail,0.5257001,False,False,0.0,0.0,0.9996344447135925,0.17623017132282257,Fail
stm32g030,What is the bit_width of RT0 field from RTSR1 register from EXTI peripheral for STM32G030 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass,0.4854614,True,False,0.0,0.5,0.999596893787384,0.49921260476112367,Fail,1.0,True,True,1.0,1.0,1.0000004768371582,1.0000000715255737,Pass
stm32g030,What is the bit_offset of OSPEEDR12 field from OSPEEDR register from GPIOD peripheral for STM32G030 microcontroller?,24,12,12,12,12,0.7608589,0.7608589,0.7608589,0.7608589,0.7608589,False,False,0.0,0.0,0.999561071395874,0.18797710537910461,Fail,0.7608589,False,False,0.0,0.0,0.999561071395874,0.18797710537910461,Fail,0.7608589,False,False,0.0,0.0,0.999561071395874,0.18797710537910461,Fail,0.7608589,False,False,0.0,0.0,0.999561071395874,0.18797710537910461,Fail
stm32g030,What is the description of FRF field from CR2 register from SPI1 peripheral for STM32G030 microcontroller?,Frame format,Frame format error interrupt enable,Frame format error,Frame format error interrupt enable,Frame format error,0.55597675,0.55597675,0.8029268,0.8029268,0.55597675,True,True,0.5714285714285715,0.34285714285714286,0.8819006681442261,0.8415125090735299,Pass,0.8029268,True,True,0.8,0.6666666666666667,0.9151018261909485,0.9207449462016425,Pass,0.55597675,True,True,0.5714285714285715,0.34285714285714286,0.8819006681442261,0.8415125090735299,Pass,0.8029268,True,True,0.8,0.6666666666666667,0.9151018261909485,0.9207449462016425,Pass
stm32g030,What is the description of OSPEEDR0 field from OSPEEDR register from GPIOB peripheral for STM32G030 microcontroller?,"Port x configuration bits (y =
              0..15)",Output speed of I/O pin 0.,Output speed of I/O 0,Output speed of I/O pin 0.,Output speed of I/O 0,0.2313487,0.2313487,0.17309353,0.17309353,0.2313487,False,False,0.0,0.21568627450980393,0.7671433687210083,0.1374232537021824,Fail,0.17309353,False,False,0.0,0.17647058823529416,0.7574476003646851,0.13109534584424073,Fail,0.2313487,False,False,0.0,0.21568627450980393,0.7671433687210083,0.1374232537021824,Fail,0.17309353,False,False,0.0,0.17647058823529416,0.7574476003646851,0.13109534584424073,Fail
stm32g030,What is the bit_offset of TAMPFREQ field from TAMP_FLTCR register from TAMP peripheral for STM32G030 microcontroller?,0,0,0,0,0,1.0000001,1.0000001,1.0000001,1.0000001,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass,1.0000001,True,True,1.0,1.0,0.9999999403953552,0.9999999970197678,Pass
stm32g030,What is the description of VREFEN field from ADC_CCR register from ADC peripheral for STM32G030 microcontroller?,"VREFINT enable
This bit is set and cleared by software to enable/disable the VREFINT.
Note: Software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).",VREF+ enable,VREF+ enable,VREF+ enable,VREF+ enable,0.55624944,0.55624944,0.55624944,0.55624944,0.55624944,False,False,0.058823529411764705,0.056122448979591844,0.8239743709564209,0.16597945596061262,Fail,0.55624944,False,False,0.058823529411764705,0.056122448979591844,0.8239743709564209,0.16597945596061262,Fail,0.55624944,False,False,0.058823529411764705,0.056122448979591844,0.8239743709564209,0.16597945596061262,Fail,0.55624944,False,False,0.058823529411764705,0.056122448979591844,0.8239743709564209,0.16597945596061262,Fail
stm32g030,What is the description of IR_POL field from CFGR1 register from SYSCFG peripheral for STM32G030 microcontroller?,"IR output polarity
              selection",Output of IRTIM (IR_OUT) is inverted.,IR output polarity selection,Output of IRTIM (IR_OUT) is inverted.,IR output polarity selection,0.55775934,0.55775934,0.9999999,0.9999999,0.55775934,False,True,0.2,0.2857142857142857,0.7701458930969238,0.44769556547914235,Fail,0.9999999,True,True,1.0,0.6666666666666667,0.8160111904144287,0.9557350059350331,Pass,0.55775934,False,True,0.2,0.2857142857142857,0.7701458930969238,0.44769556547914235,Fail,0.9999999,True,True,1.0,0.6666666666666667,0.8160111904144287,0.9557350059350331,Pass
