/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [20:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [13:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire [13:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_39z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  reg [11:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [23:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [21:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = ~(celloutsig_0_25z | celloutsig_0_5z[8]);
  assign celloutsig_0_10z = celloutsig_0_1z ^ celloutsig_0_0z[5];
  assign celloutsig_1_1z = in_data[155:140] > { in_data[176:167], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_21z = { celloutsig_0_8z[22:19], celloutsig_0_4z, celloutsig_0_2z[1], celloutsig_0_14z } > { in_data[6:2], celloutsig_0_4z, celloutsig_0_2z[1] };
  assign celloutsig_1_0z = in_data[114] & ~(in_data[125]);
  assign celloutsig_1_9z = celloutsig_1_0z & ~(celloutsig_1_2z);
  assign celloutsig_1_18z = celloutsig_1_6z[19] & ~(celloutsig_1_2z);
  assign celloutsig_1_6z = { in_data[148:143], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z } % { 1'h1, in_data[173:153] };
  assign celloutsig_1_16z = celloutsig_1_12z[7:3] % { 1'h1, celloutsig_1_15z[3:0] };
  assign celloutsig_0_8z = { celloutsig_0_5z[11:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } % { 1'h1, in_data[81:64], celloutsig_0_2z[1], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_39z = celloutsig_0_12z ? celloutsig_0_31z[5:2] : celloutsig_0_11z[14:11];
  assign celloutsig_0_4z = { celloutsig_0_0z[4:1], celloutsig_0_2z, celloutsig_0_0z } != in_data[20:6];
  assign celloutsig_0_25z = { celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_14z } != { celloutsig_0_7z[1:0], celloutsig_0_16z };
  assign celloutsig_1_2z = celloutsig_1_1z & celloutsig_1_0z;
  assign celloutsig_1_10z = celloutsig_1_7z & in_data[122];
  assign celloutsig_0_14z = celloutsig_0_5z[5] & celloutsig_0_1z;
  assign celloutsig_0_16z = celloutsig_0_5z[6] & celloutsig_0_12z;
  assign celloutsig_0_1z = | in_data[55:40];
  assign celloutsig_1_3z = { in_data[146:144], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } << { in_data[128:120], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_12z = celloutsig_1_6z[19:11] << { celloutsig_1_6z[16:9], celloutsig_1_9z };
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_2z[1], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z[1], celloutsig_0_6z } << { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_1_15z = { in_data[131:129], celloutsig_1_10z, celloutsig_1_2z } <<< { celloutsig_1_6z[18:16], celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_0_6z = { in_data[7:4], celloutsig_0_1z } <<< celloutsig_0_0z[6:2];
  assign celloutsig_0_9z = celloutsig_0_5z[11:2] <<< { celloutsig_0_6z[3:0], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_23z = celloutsig_0_0z[4:1] <<< { celloutsig_0_11z[14:13], celloutsig_0_4z, celloutsig_0_22z };
  assign celloutsig_0_0z = in_data[64:58] - in_data[81:75];
  assign celloutsig_0_31z = { celloutsig_0_6z[4:3], celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_30z } - { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_15z = { in_data[29:28], celloutsig_0_9z, celloutsig_0_2z[1] } - { celloutsig_0_11z[18:10], celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_15z[12:5], celloutsig_0_6z, celloutsig_0_1z } ~^ { celloutsig_0_15z[11:0], celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_2z = celloutsig_0_0z[3:0] ~^ in_data[33:30];
  assign celloutsig_0_30z = celloutsig_0_23z[2:0] ~^ celloutsig_0_5z[10:8];
  assign celloutsig_1_19z = { celloutsig_1_16z[3:1], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } ^ celloutsig_1_6z[8:3];
  assign celloutsig_0_7z = celloutsig_0_5z[5:3] ^ celloutsig_0_6z[2:0];
  assign celloutsig_0_12z = ~((celloutsig_0_11z[18] & celloutsig_0_11z[19]) | celloutsig_0_9z[6]);
  assign celloutsig_0_22z = ~((celloutsig_0_17z[9] & in_data[62]) | celloutsig_0_5z[2]);
  always_latch
    if (clkin_data[0]) celloutsig_0_5z = 12'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_5z = in_data[24:13];
  assign celloutsig_1_5z = ~((celloutsig_1_0z & celloutsig_1_3z[6]) | (celloutsig_1_3z[4] & celloutsig_1_1z));
  assign celloutsig_1_7z = ~((celloutsig_1_1z & celloutsig_1_5z) | (celloutsig_1_2z & in_data[98]));
  assign celloutsig_0_26z = ~((celloutsig_0_1z & celloutsig_0_9z[0]) | (celloutsig_0_12z & celloutsig_0_8z[2]));
  assign { out_data[128], out_data[101:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
