\hypertarget{group___r_c_c___p_l_l___clock___source}{\section{P\-L\-L Clock Source}
\label{group___r_c_c___p_l_l___clock___source}\index{P\-L\-L Clock Source@{P\-L\-L Clock Source}}
}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{R\-C\-C\-\_\-\-P\-L\-L\-S\-O\-U\-R\-C\-E\-\_\-\-H\-S\-I}~\hyperlink{group___peripheral___registers___bits___definition_ga915304a210fe2681353f5c201b66fb6b}{R\-C\-C\-\_\-\-C\-F\-G\-R\-\_\-\-P\-L\-L\-S\-R\-C\-\_\-\-H\-S\-I}
\item 
\#define \hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{R\-C\-C\-\_\-\-P\-L\-L\-S\-O\-U\-R\-C\-E\-\_\-\-H\-S\-E}~\hyperlink{group___peripheral___registers___bits___definition_ga5fd58409765f79b08b2b5d86a2c322f4}{R\-C\-C\-\_\-\-C\-F\-G\-R\-\_\-\-P\-L\-L\-S\-R\-C\-\_\-\-H\-S\-E}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\hypertarget{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{\index{P\-L\-L Clock Source@{P\-L\-L Clock Source}!R\-C\-C\-\_\-\-P\-L\-L\-S\-O\-U\-R\-C\-E\-\_\-\-H\-S\-E@{R\-C\-C\-\_\-\-P\-L\-L\-S\-O\-U\-R\-C\-E\-\_\-\-H\-S\-E}}
\index{R\-C\-C\-\_\-\-P\-L\-L\-S\-O\-U\-R\-C\-E\-\_\-\-H\-S\-E@{R\-C\-C\-\_\-\-P\-L\-L\-S\-O\-U\-R\-C\-E\-\_\-\-H\-S\-E}!PLL Clock Source@{P\-L\-L Clock Source}}
\subsubsection[{R\-C\-C\-\_\-\-P\-L\-L\-S\-O\-U\-R\-C\-E\-\_\-\-H\-S\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\-C\-C\-\_\-\-P\-L\-L\-S\-O\-U\-R\-C\-E\-\_\-\-H\-S\-E~{\bf R\-C\-C\-\_\-\-C\-F\-G\-R\-\_\-\-P\-L\-L\-S\-R\-C\-\_\-\-H\-S\-E}}}\label{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}
H\-S\-E clock selected as P\-L\-L entry clock source \hypertarget{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{\index{P\-L\-L Clock Source@{P\-L\-L Clock Source}!R\-C\-C\-\_\-\-P\-L\-L\-S\-O\-U\-R\-C\-E\-\_\-\-H\-S\-I@{R\-C\-C\-\_\-\-P\-L\-L\-S\-O\-U\-R\-C\-E\-\_\-\-H\-S\-I}}
\index{R\-C\-C\-\_\-\-P\-L\-L\-S\-O\-U\-R\-C\-E\-\_\-\-H\-S\-I@{R\-C\-C\-\_\-\-P\-L\-L\-S\-O\-U\-R\-C\-E\-\_\-\-H\-S\-I}!PLL Clock Source@{P\-L\-L Clock Source}}
\subsubsection[{R\-C\-C\-\_\-\-P\-L\-L\-S\-O\-U\-R\-C\-E\-\_\-\-H\-S\-I}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\-C\-C\-\_\-\-P\-L\-L\-S\-O\-U\-R\-C\-E\-\_\-\-H\-S\-I~{\bf R\-C\-C\-\_\-\-C\-F\-G\-R\-\_\-\-P\-L\-L\-S\-R\-C\-\_\-\-H\-S\-I}}}\label{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}
H\-S\-I clock selected as P\-L\-L entry clock source 