<?xml version="1.0" encoding="utf-8"?>
<component instance_name="clock" name="clockmeas" num="0" version="1.0">
    <description>
		measure a low frequency clock entry
    </description>
    <generics>
        <generic destination="both" match="\d+" name="id" public="true" type="natural" value="2" />
        <generic destination="fpga" match="\d+" name="wb_size" public="false" type="natural" value="16" />
    </generics>
    <hdl_files>
        <hdl_file filename="hdl/clockmeasurement.vhd" istop="1" scope="all" />
    </hdl_files>
    <interfaces>
        <interface class="GLS" name="clock">
            <ports>
                <port dir="in" name="low_clock" size="1" type="EXPORT"/>
            </ports>
        </interface>
        <interface class="CLK_RST" name="candr">
            <ports>
                <port dir="in" name="gls_reset" size="1" type="RST"/>
                <port dir="in" name="gls_clk" size="1" type="CLK"/>
            </ports>
        </interface>
        <interface bus="wishbone16" class="SLAVE" clockandreset="candr" name="swb16">
            <registers base="0x0">
                <register name="id" offset="0x00" rows="1" size="16" />
                <register name="wb_reg" offset="0x01" rows="1" size="16" />
            </registers>
            <ports>
                <port dir="in" name="wbs_add" size="1" type="ADR"/>
                <port dir="in" name="wbs_writedata" size="16" type="DAT_I"/>
                <port dir="out" name="wbs_readdata" size="16" type="DAT_O"/>
                <port dir="in" name="wbs_strobe" size="1" type="STB"/>
                <port dir="in" name="wbs_cycle" size="1" type="CYC"/>
                <port dir="in" name="wbs_write" size="1" type="WE"/>
                <port dir="out" name="wbs_ack" size="1" type="ACK"/>
            </ports>
        </interface>
    </interfaces>
</component>
