#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue May  1 08:09:27 2018
# Process ID: 6572
# Current directory: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2856 C:\Users\jal02005\Documents\fixed_micro\Micronaut\jw_display_code\zedboard.xpr
# Log file: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/vivado.log
# Journal file: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.xpr
INFO: [Project 1-313] Project file moved from 'C:/devspace/school/Micronaut/jw_display_code' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 866.688 ; gain = 127.996
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248470544
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1477.504 ; gain = 606.477
set_property PROGRAM.FILE {C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
add_files -norecurse {C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/tb_imgproc_schedule.v C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/block_classify.v C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/tb_imgproc.v C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/tb_euclid.v C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/euclid_px_diff.v C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/fg_classify.v C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule_row.v}
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  {C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/tb_imgproc_schedule.v C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/tb_imgproc.v C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/tb_euclid.v}]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/blk_mem_gen_0_synth_1

reset_run blk_mem_logo_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/blk_mem_logo_synth_1

reset_run blk_mem_redcross_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/blk_mem_redcross_synth_1

reset_run blk_mem_bluecross_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/blk_mem_bluecross_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_bluenocross'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_bluenocross, cache-ID = ba777d93fd694dcf; cache size = 9.221 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_logo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_redcross'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_bluecross'...
[Tue May  1 08:14:27 2018] Launched blk_mem_gen_0_synth_1, blk_mem_logo_synth_1, blk_mem_redcross_synth_1, blk_mem_bluecross_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_0_synth_1: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/blk_mem_gen_0_synth_1/runme.log
blk_mem_logo_synth_1: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/blk_mem_logo_synth_1/runme.log
blk_mem_redcross_synth_1: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/blk_mem_redcross_synth_1/runme.log
blk_mem_bluecross_synth_1: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/blk_mem_bluecross_synth_1/runme.log
synth_1: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 08:14:27 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1606.199 ; gain = 6.816
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
[Tue May  1 08:26:16 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 08:26:16 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property top tb_imgproc_schedule [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_imgproc_schedule' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluecross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluecrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluenocross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluenocrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/background.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_logo.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/cidarlogo.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_redcross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/redcrossing.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_imgproc_schedule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/tb_imgproc_schedule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_imgproc_schedule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_imgproc_schedule_behav xil_defaultlib.tb_imgproc_schedule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tb_imgproc_schedule
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_imgproc_schedule_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/xsim.dir/tb_imgproc_schedule_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/xsim.dir/tb_imgproc_schedule_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May  1 08:34:59 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May  1 08:34:59 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_imgproc_schedule_behav -key {Behavioral:sim_1:Functional:tb_imgproc_schedule} -tclbatch {tb_imgproc_schedule.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_imgproc_schedule.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_imgproc_schedule_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1751.766 ; gain = 14.316
set_property top tb_imgproc [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_imgproc' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluecross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluecrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluenocross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluenocrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/background.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_logo.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/cidarlogo.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_redcross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/redcrossing.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_imgproc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/euclid_px_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module euclid_px_diff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/fg_classify.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module px_classify
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imgproc_scheduled
ERROR: [VRFC 10-91] buffer_cnt is not declared [C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v:53]
ERROR: [VRFC 10-2787] module imgproc_scheduled ignored due to previous errors [C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top tb_imgproc_schedule [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top tb_imgproc [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_imgproc' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluecross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluecrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluenocross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluenocrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/background.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_logo.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/cidarlogo.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_redcross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/redcrossing.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_imgproc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/euclid_px_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module euclid_px_diff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/fg_classify.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module px_classify
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imgproc_scheduled
ERROR: [VRFC 10-91] buffer_cnt is not declared [C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v:53]
ERROR: [VRFC 10-2787] module imgproc_scheduled ignored due to previous errors [C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_imgproc' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluecross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluecrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluenocross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluenocrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/background.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_logo.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/cidarlogo.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_redcross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/redcrossing.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_imgproc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/euclid_px_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module euclid_px_diff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/fg_classify.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module px_classify
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imgproc_scheduled
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/tb_imgproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_imgproc
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_imgproc_behav xil_defaultlib.tb_imgproc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 8 for port threshold [C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.euclid_px_diff
Compiling module xil_defaultlib.px_classify
Compiling module xil_defaultlib.imgproc_scheduled_default
Compiling module xil_defaultlib.tb_imgproc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_imgproc_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/xsim.dir/tb_imgproc_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/xsim.dir/tb_imgproc_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May  1 08:41:21 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May  1 08:41:21 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_imgproc_behav -key {Behavioral:sim_1:Functional:tb_imgproc} -tclbatch {tb_imgproc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_imgproc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_imgproc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1777.469 ; gain = 12.902
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_redcross/blk_mem_redcross.dcp' for cell 'mem/frame0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.dcp' for cell 'mem/frame1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluecross/blk_mem_bluecross.dcp' for cell 'mem/frame2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_logo/blk_mem_logo.dcp' for cell 'mem/outFrame'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'mem/refFrame'
INFO: [Netlist 29-17] Analyzing 351 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard_master_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard_master_constraints.xdc:367]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard_master_constraints.xdc:367]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard_master_constraints.xdc:372]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard_master_constraints.xdc:372]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard_master_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 2 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2240.352 ; gain = 459.949
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/synth/timing/xsim/tb_imgproc_time_synth.v"
write_verilog: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2309.547 ; gain = 60.816
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/synth/timing/xsim/tb_imgproc_time_synth.sdf"
write_sdf: Time (s): cpu = 00:01:21 ; elapsed = 00:01:17 . Memory (MB): peak = 2701.559 ; gain = 392.012
INFO: [SIM-utils-36] Netlist generated:C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/synth/timing/xsim/tb_imgproc_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/synth/timing/xsim/tb_imgproc_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_imgproc' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/synth/timing/xsim/blk_mem_bluecross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/synth/timing/xsim/bluecrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/synth/timing/xsim/blk_mem_bluenocross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/synth/timing/xsim/bluenocrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/synth/timing/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/synth/timing/xsim/background.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/synth/timing/xsim/blk_mem_logo.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/synth/timing/xsim/cidarlogo.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/synth/timing/xsim/blk_mem_redcross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/synth/timing/xsim/redcrossing.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_imgproc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/synth/timing/xsim/tb_imgproc_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDCP_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module LDCP_HD1
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_logo
INFO: [VRFC 10-311] analyzing module blk_mem_redcross
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-311] analyzing module imgproc_scheduled
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module px_classify
INFO: [VRFC 10-311] analyzing module px_classify_0
INFO: [VRFC 10-311] analyzing module px_classify_1
INFO: [VRFC 10-311] analyzing module px_classify_10
INFO: [VRFC 10-311] analyzing module px_classify_11
INFO: [VRFC 10-311] analyzing module px_classify_12
INFO: [VRFC 10-311] analyzing module px_classify_13
INFO: [VRFC 10-311] analyzing module px_classify_14
INFO: [VRFC 10-311] analyzing module px_classify_2
INFO: [VRFC 10-311] analyzing module px_classify_3
INFO: [VRFC 10-311] analyzing module px_classify_4
INFO: [VRFC 10-311] analyzing module px_classify_5
INFO: [VRFC 10-311] analyzing module px_classify_6
INFO: [VRFC 10-311] analyzing module px_classify_7
INFO: [VRFC 10-311] analyzing module px_classify_8
INFO: [VRFC 10-311] analyzing module px_classify_9
INFO: [VRFC 10-311] analyzing module vga_controller_640_60
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__bindec
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__bindec_0
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross__blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__bindec
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__bindec_0
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross__blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__bindec
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__bindec_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module blk_mem_logo__bindec
INFO: [VRFC 10-311] analyzing module blk_mem_logo__bindec_0
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module blk_mem_logo__blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__bindec
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__bindec_0
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module blk_mem_redcross__blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/euclid_px_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module euclid_px_diff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/fg_classify.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module px_classify
WARNING: [VRFC 10-2845] overwriting previous definition of module px_classify [C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/fg_classify.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imgproc_scheduled
WARNING: [VRFC 10-2845] overwriting previous definition of module imgproc_scheduled [C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/tb_imgproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_imgproc
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2701.559 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/synth/timing/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_imgproc_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_imgproc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 8 for port threshold [C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.euclid_px_diff
Compiling module xil_defaultlib.px_classify
Compiling module xil_defaultlib.imgproc_scheduled_default
Compiling module xil_defaultlib.tb_imgproc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_imgproc_time_synth

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/synth/timing/xsim/xsim.dir/tb_imgproc_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/synth/timing/xsim/xsim.dir/tb_imgproc_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May  1 08:45:19 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May  1 08:45:19 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_imgproc_time_synth -key {Post-Synthesis:sim_1:Timing:tb_imgproc} -tclbatch {tb_imgproc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_imgproc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_imgproc_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:02:10 ; elapsed = 00:02:19 . Memory (MB): peak = 2707.969 ; gain = 927.566
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 08:51:01 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 08:51:01 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 09:01:22 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 09:01:22 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 09:02:12 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 09:02:13 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 09:03:07 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 09:03:07 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 09:04:01 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 09:04:02 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 351 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2973.883 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2973.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 2 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3035.016 ; gain = 267.602
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 09:12:03 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 09:12:03 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property top main_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
generate_target Simulation [get_files C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluecross/blk_mem_bluecross.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_bluecross'...
export_ip_user_files -of_objects [get_files C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluecross/blk_mem_bluecross.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluecross/blk_mem_bluecross.xci] -directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.ip_user_files -ipstatic_source_dir C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/modelsim} {questa=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/questa} {riviera=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/riviera} {activehdl=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_bluenocross'...
export_ip_user_files -of_objects [get_files C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci] -directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.ip_user_files -ipstatic_source_dir C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/modelsim} {questa=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/questa} {riviera=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/riviera} {activehdl=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_redcross/blk_mem_redcross.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_redcross'...
export_ip_user_files -of_objects [get_files C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_redcross/blk_mem_redcross.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_redcross/blk_mem_redcross.xci] -directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.ip_user_files -ipstatic_source_dir C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/modelsim} {questa=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/questa} {riviera=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/riviera} {activehdl=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
export_ip_user_files -of_objects [get_files C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.ip_user_files -ipstatic_source_dir C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/modelsim} {questa=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/questa} {riviera=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/riviera} {activehdl=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_logo/blk_mem_logo.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_logo'...
export_ip_user_files -of_objects [get_files C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_logo/blk_mem_logo.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_logo/blk_mem_logo.xci] -directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.ip_user_files -ipstatic_source_dir C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/modelsim} {questa=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/questa} {riviera=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/riviera} {activehdl=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluecross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluecrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluenocross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluenocrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/background.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_logo.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/cidarlogo.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_redcross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/redcrossing.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluecross/sim/blk_mem_bluecross.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/sim/blk_mem_bluenocross.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_redcross/sim/blk_mem_redcross.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_redcross
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_logo/sim/blk_mem_logo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_logo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/VGAcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller_640_60
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_char
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/euclid_px_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module euclid_px_diff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/fg_classify.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module px_classify
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imgproc_scheduled
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sim_1/new/main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_test_behav xil_defaultlib.main_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 11 for port hcounter [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/main.v:87]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 11 for port vcounter [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/main.v:88]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_row [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:78]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_col [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:79]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:50]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port wea [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port web [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:57]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addrb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:58]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dinb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port wea [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:66]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dina [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port web [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:72]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addrb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dinb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:74]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:80]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:81]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dina [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:86]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port web [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:87]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addrb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dinb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:95]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dina [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:101]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port web [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:102]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addrb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:103]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dinb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:104]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:110]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:111]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dina [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:113]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:116]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port web [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:117]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addrb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:118]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dinb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:119]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 8 for port threshold [C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vga_controller_640_60
Compiling module xil_defaultlib.disp_char
Compiling module xil_defaultlib.display
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_logo
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_redcross
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_bluenocross
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_bluecross
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.euclid_px_diff
Compiling module xil_defaultlib.px_classify
Compiling module xil_defaultlib.imgproc_scheduled_default
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_test_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/xsim.dir/main_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/xsim.dir/main_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May  1 09:21:15 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May  1 09:21:15 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3182.086 ; gain = 0.039
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_test_behav -key {Behavioral:sim_1:Functional:main_test} -tclbatch {main_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source main_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File char.list referenced on C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v at line 64 cannot be opened for reading. Please ensure that this file is available in the current working directory.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module main_test.uut.mem.refFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module main_test.uut.mem.frame0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module main_test.uut.mem.frame1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module main_test.uut.mem.frame2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 15000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3193.148 ; gain = 11.102
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluecross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluecrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluenocross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluenocrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/background.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_logo.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/cidarlogo.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_redcross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/redcrossing.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sim_1/new/main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_test_behav xil_defaultlib.main_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 11 for port hcounter [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/main.v:87]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 11 for port vcounter [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/main.v:88]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_row [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:78]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_col [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:79]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:50]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port wea [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port web [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:57]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addrb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:58]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dinb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port wea [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:66]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dina [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port web [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:72]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addrb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dinb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:74]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:80]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:81]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dina [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:86]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port web [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:87]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addrb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dinb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:95]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dina [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:101]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port web [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:102]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addrb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:103]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dinb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:104]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:110]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:111]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dina [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:113]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:116]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port web [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:117]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addrb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:118]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dinb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:119]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 8 for port threshold [C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vga_controller_640_60
Compiling module xil_defaultlib.disp_char
Compiling module xil_defaultlib.display
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_logo
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_redcross
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_bluenocross
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_bluecross
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.euclid_px_diff
Compiling module xil_defaultlib.px_classify
Compiling module xil_defaultlib.imgproc_scheduled_default
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_test_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3354.438 ; gain = 0.039
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_test_behav -key {Behavioral:sim_1:Functional:main_test} -tclbatch {main_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source main_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File char.list referenced on C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v at line 64 cannot be opened for reading. Please ensure that this file is available in the current working directory.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module main_test.uut.mem.refFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module main_test.uut.mem.frame0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module main_test.uut.mem.frame1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module main_test.uut.mem.frame2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 15000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 3366.617 ; gain = 12.867
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluecross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluecrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluenocross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluenocrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/background.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_logo.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/cidarlogo.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_redcross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/redcrossing.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluecross/sim/blk_mem_bluecross.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/sim/blk_mem_bluenocross.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_redcross/sim/blk_mem_redcross.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_redcross
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_logo/sim/blk_mem_logo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_logo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/VGAcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller_640_60
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_char
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/euclid_px_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module euclid_px_diff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/fg_classify.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module px_classify
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imgproc_scheduled
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sim_1/new/main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_test_behav xil_defaultlib.main_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 11 for port hcounter [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/main.v:89]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 11 for port vcounter [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/main.v:90]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_row [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:78]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_col [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:79]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:50]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port wea [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port web [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:57]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addrb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:58]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dinb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port wea [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:66]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dina [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port web [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:72]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addrb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dinb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:74]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:80]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:81]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dina [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:86]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port web [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:87]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addrb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dinb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:95]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dina [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:101]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port web [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:102]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addrb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:103]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dinb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:104]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:110]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:111]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dina [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:113]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:116]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port web [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:117]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addrb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:118]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dinb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:119]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 8 for port threshold [C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vga_controller_640_60
Compiling module xil_defaultlib.disp_char
Compiling module xil_defaultlib.display
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_logo
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_redcross
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_bluenocross
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_bluecross
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.euclid_px_diff
Compiling module xil_defaultlib.px_classify
Compiling module xil_defaultlib.imgproc_scheduled_default
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_test_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3367.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_test_behav -key {Behavioral:sim_1:Functional:main_test} -tclbatch {main_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source main_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File char.list referenced on C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v at line 64 cannot be opened for reading. Please ensure that this file is available in the current working directory.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module main_test.uut.mem.refFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module main_test.uut.mem.frame0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module main_test.uut.mem.frame1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module main_test.uut.mem.frame2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 15000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.367 ; gain = 1.320
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 09:49:14 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 09:49:14 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 09:55:22 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 09:55:22 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248470544
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9}] [get_ips blk_mem_logo]
generate_target all [get_files  C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_logo/blk_mem_logo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_logo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_logo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_logo'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_logo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_logo'...
catch { config_ip_cache -export [get_ips -all blk_mem_logo] }
export_ip_user_files -of_objects [get_files C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_logo/blk_mem_logo.xci] -no_script -sync -force -quiet
reset_run blk_mem_logo_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/blk_mem_logo_synth_1

launch_runs -jobs 8 blk_mem_logo_synth_1
[Tue May  1 11:10:25 2018] Launched blk_mem_logo_synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/blk_mem_logo_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_logo/blk_mem_logo.xci] -directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.ip_user_files -ipstatic_source_dir C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/modelsim} {questa=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/questa} {riviera=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/riviera} {activehdl=C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 11:13:48 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 11:13:48 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248470544
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 11:23:13 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 11:23:13 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 11:24:38 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 11:24:38 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 11:34:42 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 11:34:42 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 11:35:45 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 11:35:45 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 11:46:08 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 11:46:08 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 11:53:16 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 11:53:17 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 12:02:39 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 12:02:39 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 13:34:18 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 13:34:18 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 13:37:16 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 13:37:16 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 13:41:11 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 13:41:11 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 13:43:59 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 13:43:59 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property top tb_imgproc [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_imgproc' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluecross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluecrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluenocross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluenocrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/background.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_logo.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/cidarlogo.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_redcross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/redcrossing.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_imgproc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/euclid_px_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module euclid_px_diff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/fg_classify.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module px_classify
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imgproc_scheduled
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/tb_imgproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_imgproc
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_imgproc_behav xil_defaultlib.tb_imgproc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.euclid_px_diff
Compiling module xil_defaultlib.px_classify
Compiling module xil_defaultlib.imgproc_scheduled_default
Compiling module xil_defaultlib.tb_imgproc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_imgproc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_imgproc_behav -key {Behavioral:sim_1:Functional:tb_imgproc} -tclbatch {tb_imgproc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_imgproc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_imgproc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3937.887 ; gain = 3.281
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_imgproc' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluecross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluecrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluenocross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluenocrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/background.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_logo.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/cidarlogo.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_redcross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/redcrossing.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_imgproc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/euclid_px_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module euclid_px_diff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/fg_classify.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module px_classify
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imgproc_scheduled
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/tb_imgproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_imgproc
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_imgproc_behav xil_defaultlib.tb_imgproc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.euclid_px_diff
Compiling module xil_defaultlib.px_classify
Compiling module xil_defaultlib.imgproc_scheduled_default
Compiling module xil_defaultlib.tb_imgproc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_imgproc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_imgproc_behav -key {Behavioral:sim_1:Functional:tb_imgproc} -tclbatch {tb_imgproc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_imgproc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_imgproc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3940.270 ; gain = 2.383
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_imgproc' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluecross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluecrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluenocross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluenocrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/background.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_logo.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/cidarlogo.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_redcross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/redcrossing.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_imgproc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/euclid_px_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module euclid_px_diff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/fg_classify.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module px_classify
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imgproc_scheduled
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/tb_imgproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_imgproc
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_imgproc_behav xil_defaultlib.tb_imgproc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.euclid_px_diff
Compiling module xil_defaultlib.px_classify
Compiling module xil_defaultlib.imgproc_scheduled_default
Compiling module xil_defaultlib.tb_imgproc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_imgproc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_imgproc_behav -key {Behavioral:sim_1:Functional:tb_imgproc} -tclbatch {tb_imgproc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_imgproc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_imgproc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3941.367 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 13:59:26 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 13:59:26 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 14:09:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 14:09:43 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 14:20:49 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 14:20:49 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 14:29:14 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 14:29:14 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_imgproc' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluecross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluecrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluenocross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluenocrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/background.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_logo.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/cidarlogo.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_redcross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/redcrossing.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_imgproc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/euclid_px_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module euclid_px_diff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/fg_classify.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module px_classify
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imgproc_scheduled
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/tb_imgproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_imgproc
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_imgproc_behav xil_defaultlib.tb_imgproc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.euclid_px_diff
Compiling module xil_defaultlib.px_classify
Compiling module xil_defaultlib.imgproc_scheduled_default
Compiling module xil_defaultlib.tb_imgproc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_imgproc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_imgproc_behav -key {Behavioral:sim_1:Functional:tb_imgproc} -tclbatch {tb_imgproc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_imgproc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_imgproc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 4192.703 ; gain = 2.734
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top main_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluecross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluecrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluenocross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluenocrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/background.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_logo.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/cidarlogo.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_redcross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/redcrossing.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sim_1/new/main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_test_behav xil_defaultlib.main_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port readBlockAddress on this module [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sim_1/new/main_test.v:46]
ERROR: [VRFC 10-2063] Module <vga_controller_640_60> not found while processing module instance <vga> [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/main.v:85]
ERROR: [VRFC 10-2063] Module <display> not found while processing module instance <disp> [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/main.v:94]
ERROR: [VRFC 10-2063] Module <Memory> not found while processing module instance <mem> [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/main.v:112]
ERROR: [VRFC 10-2063] Module <imgproc_scheduled> not found while processing module instance <imgproc> [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/main.v:127]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_sim simulation_3
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluecross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluecrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluenocross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluenocrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/background.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_logo.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/cidarlogo.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_redcross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/redcrossing.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sim_1/new/main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_test_behav xil_defaultlib.main_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port readBlockAddress on this module [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sim_1/new/main_test.v:46]
ERROR: [VRFC 10-2063] Module <vga_controller_640_60> not found while processing module instance <vga> [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/main.v:85]
ERROR: [VRFC 10-2063] Module <display> not found while processing module instance <disp> [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/main.v:94]
ERROR: [VRFC 10-2063] Module <Memory> not found while processing module instance <mem> [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/main.v:112]
ERROR: [VRFC 10-2063] Module <imgproc_scheduled> not found while processing module instance <imgproc> [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/main.v:127]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluecross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluecrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluenocross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluenocrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/background.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_logo.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/cidarlogo.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_redcross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/redcrossing.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluecross/sim/blk_mem_bluecross.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_bluecross
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/sim/blk_mem_bluenocross.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_bluenocross
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_redcross/sim/blk_mem_redcross.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_redcross
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_logo/sim/blk_mem_logo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_logo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/VGAcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller_640_60
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_char
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/euclid_px_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module euclid_px_diff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/fg_classify.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module px_classify
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imgproc_scheduled
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sim_1/new/main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_test_behav xil_defaultlib.main_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 11 for port hcounter [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/main.v:87]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 11 for port vcounter [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/main.v:88]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_row [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:78]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_col [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:79]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:50]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port web [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:57]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addrb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:58]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dinb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port wea [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:66]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dina [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port web [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:72]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addrb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dinb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:74]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:80]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:81]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dina [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:86]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port web [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:87]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addrb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dinb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:95]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dina [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:101]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port web [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:102]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addrb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:103]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dinb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:104]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:110]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:111]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dina [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:113]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:116]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port web [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:117]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addrb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:118]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port dinb [C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vga_controller_640_60
Compiling module xil_defaultlib.disp_char
Compiling module xil_defaultlib.display
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_logo
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_redcross
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_bluenocross
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_bluecross
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.euclid_px_diff
Compiling module xil_defaultlib.px_classify
Compiling module xil_defaultlib.imgproc_scheduled_default
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_test_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4211.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_test_behav -key {Behavioral:sim_1:Functional:main_test} -tclbatch {main_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source main_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File char.list referenced on C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v at line 64 cannot be opened for reading. Please ensure that this file is available in the current working directory.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module main_test.uut.mem.refFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module main_test.uut.mem.frame0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module main_test.uut.mem.frame1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module main_test.uut.mem.frame2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 5000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 15000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 25000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 35000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 45000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 55000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 65000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 75000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 85000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 95000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 105000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 115000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 125000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 135000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 145000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 155000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 165000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 175000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 185000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 195000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 205000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 215000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 225000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 235000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 245000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 255000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 265000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 275000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 285000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 295000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 305000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 315000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 325000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 335000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 345000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 355000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 365000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 375000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 385000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 395000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 405000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 415000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 425000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 435000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 445000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 455000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 465000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 475000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 485000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 495000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 505000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 515000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 525000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 535000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 545000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 555000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 565000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 575000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 585000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 595000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 605000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 615000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 645000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 655000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 665000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 675000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 685000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 695000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 705000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 715000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 725000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 735000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 745000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 755000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 765000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 775000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 785000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 795000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 805000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 815000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 825000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 835000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 845000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 855000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 865000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 875000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 885000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 895000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 905000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 915000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 925000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 935000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 945000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 955000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 965000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 975000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 985000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_1 collision detected at time: 995000, Instance: main_test.uut.mem.outFrame.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 4211.883 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 14:46:11 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 14:46:12 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May  1 14:50:48 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
set_property top tb_imgproc [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_10
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_imgproc' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluecross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluecrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluenocross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluenocrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/background.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_logo.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/cidarlogo.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_redcross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/redcrossing.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_imgproc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/euclid_px_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module euclid_px_diff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/fg_classify.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module px_classify
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imgproc_scheduled
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/tb_imgproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_imgproc
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_imgproc_behav xil_defaultlib.tb_imgproc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.euclid_px_diff
Compiling module xil_defaultlib.px_classify
Compiling module xil_defaultlib.imgproc_scheduled_default
Compiling module xil_defaultlib.tb_imgproc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_imgproc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_imgproc_behav -key {Behavioral:sim_1:Functional:tb_imgproc} -tclbatch {tb_imgproc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_imgproc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_imgproc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 4215.410 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_imgproc' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluecross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluecrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluenocross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluenocrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/background.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_logo.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/cidarlogo.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_redcross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/redcrossing.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_imgproc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/euclid_px_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module euclid_px_diff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/fg_classify.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module px_classify
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imgproc_scheduled
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/tb_imgproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_imgproc
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_imgproc_behav xil_defaultlib.tb_imgproc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.euclid_px_diff
Compiling module xil_defaultlib.px_classify
Compiling module xil_defaultlib.imgproc_scheduled_default
Compiling module xil_defaultlib.tb_imgproc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_imgproc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_imgproc_behav -key {Behavioral:sim_1:Functional:tb_imgproc} -tclbatch {tb_imgproc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_imgproc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_imgproc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4215.410 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_imgproc' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluecross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluecrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluenocross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluenocrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/background.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_logo.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/cidarlogo.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_redcross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/redcrossing.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_imgproc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/euclid_px_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module euclid_px_diff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/fg_classify.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module px_classify
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imgproc_scheduled
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/tb_imgproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_imgproc
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_imgproc_behav xil_defaultlib.tb_imgproc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.euclid_px_diff
Compiling module xil_defaultlib.px_classify
Compiling module xil_defaultlib.imgproc_scheduled_default
Compiling module xil_defaultlib.tb_imgproc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_imgproc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_imgproc_behav -key {Behavioral:sim_1:Functional:tb_imgproc} -tclbatch {tb_imgproc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_imgproc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_imgproc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4217.016 ; gain = 1.605
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_imgproc' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluecross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluecrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluenocross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluenocrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/background.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_logo.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/cidarlogo.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_redcross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/redcrossing.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_imgproc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/euclid_px_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module euclid_px_diff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/fg_classify.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module px_classify
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imgproc_scheduled
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/tb_imgproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_imgproc
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_imgproc_behav xil_defaultlib.tb_imgproc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.euclid_px_diff
Compiling module xil_defaultlib.px_classify
Compiling module xil_defaultlib.imgproc_scheduled_default
Compiling module xil_defaultlib.tb_imgproc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_imgproc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_imgproc_behav -key {Behavioral:sim_1:Functional:tb_imgproc} -tclbatch {tb_imgproc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_imgproc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_imgproc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 4218.301 ; gain = 1.172
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_imgproc' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluecross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluecrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_bluenocross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/bluenocrossing.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/background.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_logo.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/cidarlogo.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/blk_mem_redcross.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim/redcrossing.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_imgproc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/euclid_px_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module euclid_px_diff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/fg_classify.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module px_classify
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/imgproc_schedule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imgproc_scheduled
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jal02005/Documents/fixed_micro/Micronaut/img_processing_code/tb_imgproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_imgproc
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_imgproc_behav xil_defaultlib.tb_imgproc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.euclid_px_diff
Compiling module xil_defaultlib.px_classify
Compiling module xil_defaultlib.imgproc_scheduled_default
Compiling module xil_defaultlib.tb_imgproc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_imgproc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_imgproc_behav -key {Behavioral:sim_1:Functional:tb_imgproc} -tclbatch {tb_imgproc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_imgproc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_imgproc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4220.453 ; gain = 2.152
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May  1 15:03:43 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May  1 15:06:39 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May  1 15:12:21 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May  1 15:12:50 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
set_property top main [current_fileset]
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 15:14:50 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 15:14:50 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 15:16:34 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 15:16:34 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_bluenocross/blk_mem_bluenocross.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May  1 15:23:18 2018] Launched synth_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Tue May  1 15:23:18 2018] Launched impl_1...
Run output will be captured here: C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/jal02005/Documents/fixed_micro/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
