Running: D:\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/cyy/Desktop/lab7/Mux4to1b4_sch/Mux4to1b4_Mux4to1b4_sch_tb_isim_beh.exe -prj C:/Users/cyy/Desktop/lab7/Mux4to1b4_sch/Mux4to1b4_Mux4to1b4_sch_tb_beh.prj work.Mux4to1b4_Mux4to1b4_sch_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/cyy/Desktop/lab7/Mux4to1b4_sch/Mux4to1b4.vf" into library work
Analyzing Verilog file "C:/Users/cyy/Desktop/lab7/Mux4to1b4_sch/Mux4to1b4_test.v" into library work
Analyzing Verilog file "D:/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160008 KB
Fuse CPU Usage: 218 ms
Compiling module INV
Compiling module AND2
Compiling module OR4
Compiling module Mux4to1b4
Compiling module Mux4to1b4_Mux4to1b4_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
ERROR:Simulator:861 - Failed to link the design
