/**
 * @cond
 ***********************************************************************************************************************
 *
 * Copyright (c) 2018, Infineon Technologies AG
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without modification,are permitted provided that the
 * following conditions are met:
 *
 *   Redistributions of source code must retain the above copyright notice, this list of conditions and the  following
 *   disclaimer.
 *
 *   Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the
 *   following disclaimer in the documentation and/or other materials provided with the distribution.
 *
 *   Neither the name of the copyright holders nor the names of its contributors may be used to endorse or promote
 *   products derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
 * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT  OF THE
 * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 **********************************************************************************************************************/
#ifndef ADC1_DEFINES_H
#define ADC1_DEFINES_H

/* XML Version 0.2.1 */
#define ADC1_XML_VERSION (00201)

#define ADC1_CALEN (0x0u) /*decimal 0*/

#define ADC1_CHCFG0 (0x240000u) /*decimal 2359296*/

#define ADC1_CHCFG0_REPCH (0x1u) /*decimal 1*/

#define ADC1_CHCFG1 (0x240000u) /*decimal 2359296*/

#define ADC1_CHCFG10 (0x240000u) /*decimal 2359296*/

#define ADC1_CHCFG10_REPCH (0x1u) /*decimal 1*/

#define ADC1_CHCFG11 (0x240000u) /*decimal 2359296*/

#define ADC1_CHCFG11_REPCH (0x1u) /*decimal 1*/

#define ADC1_CHCFG12 (0x240000u) /*decimal 2359296*/

#define ADC1_CHCFG12_REPCH (0x1u) /*decimal 1*/

#define ADC1_CHCFG13 (0x240000u) /*decimal 2359296*/

#define ADC1_CHCFG13_REPCH (0x1u) /*decimal 1*/

#define ADC1_CHCFG14 (0x240000u) /*decimal 2359296*/

#define ADC1_CHCFG14_REPCH (0x1u) /*decimal 1*/

#define ADC1_CHCFG15 (0x240000u) /*decimal 2359296*/

#define ADC1_CHCFG15_REPCH (0x1u) /*decimal 1*/

#define ADC1_CHCFG16 (0x240000u) /*decimal 2359296*/

#define ADC1_CHCFG16_REPCH (0x1u) /*decimal 1*/

#define ADC1_CHCFG17 (0x240000u) /*decimal 2359296*/

#define ADC1_CHCFG17_REPCH (0x1u) /*decimal 1*/

#define ADC1_CHCFG18 (0x240000u) /*decimal 2359296*/

#define ADC1_CHCFG18_REPCH (0x1u) /*decimal 1*/

#define ADC1_CHCFG19 (0x240000u) /*decimal 2359296*/

#define ADC1_CHCFG19_REPCH (0x1u) /*decimal 1*/

#define ADC1_CHCFG1_REPCH (0x1u) /*decimal 1*/

#define ADC1_CHCFG2 (0x240000u) /*decimal 2359296*/

#define ADC1_CHCFG2_REPCH (0x1u) /*decimal 1*/

#define ADC1_CHCFG3 (0x240000u) /*decimal 2359296*/

#define ADC1_CHCFG3_REPCH (0x1u) /*decimal 1*/

#define ADC1_CHCFG4 (0x240000u) /*decimal 2359296*/

#define ADC1_CHCFG4_REPCH (0x1u) /*decimal 1*/

#define ADC1_CHCFG5 (0x240000u) /*decimal 2359296*/

#define ADC1_CHCFG5_REPCH (0x1u) /*decimal 1*/

#define ADC1_CHCFG6 (0x240000u) /*decimal 2359296*/

#define ADC1_CHCFG6_REPCH (0x1u) /*decimal 1*/

#define ADC1_CHCFG7 (0x240000u) /*decimal 2359296*/

#define ADC1_CHCFG7_REPCH (0x1u) /*decimal 1*/

#define ADC1_CHCFG8 (0x240000u) /*decimal 2359296*/

#define ADC1_CHCFG8_REPCH (0x1u) /*decimal 1*/

#define ADC1_CHCFG9 (0x240000u) /*decimal 2359296*/

#define ADC1_CHCFG9_REPCH (0x1u) /*decimal 1*/

#define ADC1_CLKCON (0x0u) /*decimal 0*/

#define ADC1_CLK_EDIT (0x3Cu) /*decimal 60*/

#define ADC1_CMPCFG0 (0x0u) /*decimal 0*/

#define ADC1_CMPCFG0_INSEL (0x0u) /*decimal 0*/

#define ADC1_CMPCFG1 (0x0u) /*decimal 0*/

#define ADC1_CMPCFG1_INSEL (0x0u) /*decimal 0*/

#define ADC1_CMPCFG2 (0x0u) /*decimal 0*/

#define ADC1_CMPCFG2_INSEL (0x0u) /*decimal 0*/

#define ADC1_CMPCFG3 (0x0u) /*decimal 0*/

#define ADC1_CMPCFG3_INSEL (0x0u) /*decimal 0*/

#define ADC1_CONVCFG0 (0x30u) /*decimal 48*/

#define ADC1_CONVCFG1 (0x30u) /*decimal 48*/

#define ADC1_CONVCFG2 (0x30u) /*decimal 48*/

#define ADC1_CONVCFG3 (0x30u) /*decimal 48*/

#define ADC1_FILTCFG (0x0u) /*decimal 0*/

#define ADC1_GLOBCONF (0x1u) /*decimal 1*/

#define ADC1_SQCFG0 (0x8000u) /*decimal 32768*/

#define ADC1_SQCFG1 (0x8000u) /*decimal 32768*/

#define ADC1_SQCFG2 (0x8000u) /*decimal 32768*/

#define ADC1_SQCFG3 (0x8000u) /*decimal 32768*/

#define ADC1_SQSLOT0 (0x0u) /*decimal 0*/

#define ADC1_SQSLOT1 (0x0u) /*decimal 0*/

#define ADC1_SQSLOT2 (0x0u) /*decimal 0*/

#define ADC1_SQSLOT3 (0x0u) /*decimal 0*/

#define ARVG_VAREF_CTRL (0x1u) /*decimal 1*/

#endif /* ADC1_DEFINES_H */
