
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000061                       # Number of seconds simulated
sim_ticks                                    61427000                       # Number of ticks simulated
final_tick                                   61427000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  17544                       # Simulator instruction rate (inst/s)
host_op_rate                                    32927                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               39157174                       # Simulator tick rate (ticks/s)
host_mem_usage                                 786708                       # Number of bytes of host memory used
host_seconds                                     1.57                       # Real time elapsed on the host
sim_insts                                       27521                       # Number of instructions simulated
sim_ops                                         51653                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     61427000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           31680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           30208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              61888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        31680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31680                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 967                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          515734123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          491770720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1007504843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     515734123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        515734123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         515734123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         491770720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1007504843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         967                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       967                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  61888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   61888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      61343000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   967                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    286.622010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.699789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.453861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           76     36.36%     36.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           57     27.27%     63.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           16      7.66%     71.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      8.13%     79.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      4.78%     84.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      2.39%     86.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      3.83%     90.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.44%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           17      8.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          209                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     15975000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                34106250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4835000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16520.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35270.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1007.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1007.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      750                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      63436.40                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   318780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3941280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              7166610                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               800160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        19572660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy          270720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy               37015290                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            602.584999                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             43478250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1890500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN       704500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      14115250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     42896750                       # Time in different power states
system.mem_ctrls_1.actEnergy                   906780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   474375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2963100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              5810010                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                98400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        18661230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         2882400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               36098775                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            587.664727                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             48383250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE        47500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      7504750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      11128500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     40926250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     61427000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   21404                       # Number of BP lookups
system.cpu.branchPred.condPredicted             21404                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2568                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                17286                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1593                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                297                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           17286                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               3652                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            13634                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1489                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     61427000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED     61427000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     61427000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   35                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        61427000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           122855                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              30815                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          93530                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       21404                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               5245                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         55087                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5283                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   44                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           611                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     11266                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   970                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              89309                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.960082                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.223061                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    62350     69.81%     69.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1219      1.36%     71.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1219      1.36%     72.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1252      1.40%     73.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     2514      2.81%     76.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1488      1.67%     78.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1433      1.60%     80.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     1126      1.26%     81.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    16708     18.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                89309                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.174222                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.761304                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    27173                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 37150                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     19878                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  2467                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2641                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 156980                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2641                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    28885                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   26103                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2923                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     20180                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  8577                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 146299                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   185                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   1196                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    319                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   6424                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              169404                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                366998                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           213876                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               878                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 60705                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   108699                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 59                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      7191                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                16429                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                7147                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               124                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               46                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     125070                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  54                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     99031                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               521                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           73471                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       113105                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             19                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         89309                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.108858                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.051493                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               63480     71.08%     71.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4391      4.92%     76.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3720      4.17%     80.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                3614      4.05%     84.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                4062      4.55%     88.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3718      4.16%     92.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                3640      4.08%     96.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1792      2.01%     99.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 892      1.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           89309                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1180     84.95%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    133      9.58%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    76      5.47%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1730      1.75%      1.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 78370     79.14%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   44      0.04%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 312      0.32%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                13371     13.50%     94.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5159      5.21%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              42      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  99031                       # Type of FU issued
system.cpu.iq.rate                           0.806080                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        1389                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014026                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             288469                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            197969                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        89909                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 812                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                658                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          404                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  98284                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     406                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              687                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         9893                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         4095                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            79                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2641                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   14425                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4411                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              125124                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               174                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 16429                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 7147                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 54                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     51                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4333                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             34                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            519                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2775                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3294                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 93310                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 12278                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5721                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        16979                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     9953                       # Number of branches executed
system.cpu.iew.exec_stores                       4701                       # Number of stores executed
system.cpu.iew.exec_rate                     0.759513                       # Inst execution rate
system.cpu.iew.wb_sent                          91638                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         90313                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     65260                       # num instructions producing a value
system.cpu.iew.wb_consumers                    103722                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.735119                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.629182                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           73470                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              35                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2610                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        77958                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.662575                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.700201                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        62106     79.67%     79.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         5355      6.87%     86.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2170      2.78%     89.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2861      3.67%     92.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1590      2.04%     95.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          843      1.08%     96.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          561      0.72%     96.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          342      0.44%     97.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         2130      2.73%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        77958                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                27521                       # Number of instructions committed
system.cpu.commit.committedOps                  51653                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           9588                       # Number of memory references committed
system.cpu.commit.loads                          6536                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       6989                       # Number of branches committed
system.cpu.commit.fp_insts                        304                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     50912                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  486                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          541      1.05%      1.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            41267     79.89%     80.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              27      0.05%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            230      0.45%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            6504     12.59%     94.03% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           3052      5.91%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           32      0.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             51653                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  2130                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       200951                       # The number of ROB reads
system.cpu.rob.rob_writes                      261846                       # The number of ROB writes
system.cpu.timesIdled                             275                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           33546                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       27521                       # Number of Instructions Simulated
system.cpu.committedOps                         51653                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.464046                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.464046                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.224012                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.224012                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   121153                       # number of integer regfile reads
system.cpu.int_regfile_writes                   74950                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       679                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      320                       # number of floating regfile writes
system.cpu.cc_regfile_reads                     45329                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    29043                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   41514                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     61427000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                15                       # number of replacements
system.cpu.dcache.tags.tagsinuse           252.989609                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               13454                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               475                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.324211                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   252.989609                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.247060                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.247060                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          406                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.449219                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             29093                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            29093                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     61427000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        10586                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           10586                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         2868                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2868                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         13454                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            13454                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        13454                       # number of overall hits
system.cpu.dcache.overall_hits::total           13454                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          668                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           668                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          187                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          187                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          855                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            855                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          855                       # number of overall misses
system.cpu.dcache.overall_misses::total           855                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     54045000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     54045000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     16316000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     16316000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     70361000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     70361000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     70361000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     70361000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        11254                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        11254                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         3055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        14309                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        14309                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        14309                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        14309                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.059357                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059357                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.061211                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061211                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.059753                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.059753                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.059753                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.059753                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 80905.688623                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80905.688623                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 87251.336898                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87251.336898                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 82293.567251                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82293.567251                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 82293.567251                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82293.567251                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2390                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          109                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    88.518519                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          109                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          377                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          377                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          380                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          380                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          291                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          291                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          184                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          184                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          475                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          475                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          475                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          475                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     26669500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26669500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     15988500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15988500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     42658000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     42658000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     42658000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     42658000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.025857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.060229                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.060229                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.033196                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033196                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.033196                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033196                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 91647.766323                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91647.766323                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 86894.021739                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86894.021739                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 89806.315789                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89806.315789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 89806.315789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89806.315789                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     61427000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     61427000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     61427000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               151                       # number of replacements
system.cpu.icache.tags.tagsinuse           280.717260                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               10428                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               553                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.857143                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.717260                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.548276                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.548276                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          349                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             23085                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            23085                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     61427000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        10428                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           10428                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         10428                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            10428                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        10428                       # number of overall hits
system.cpu.icache.overall_hits::total           10428                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          838                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           838                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          838                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            838                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          838                       # number of overall misses
system.cpu.icache.overall_misses::total           838                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     59451499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59451499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     59451499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59451499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     59451499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59451499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        11266                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        11266                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        11266                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        11266                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        11266                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        11266                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.074383                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.074383                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.074383                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.074383                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.074383                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.074383                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 70944.509547                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70944.509547                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 70944.509547                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70944.509547                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 70944.509547                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70944.509547                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          135                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           45                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          151                       # number of writebacks
system.cpu.icache.writebacks::total               151                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          285                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          285                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          285                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          285                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          285                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          285                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          553                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          553                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          553                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          553                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          553                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          553                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     43096999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43096999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     43096999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43096999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     43096999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43096999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.049086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.049086                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049086                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.049086                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049086                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77933.090416                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77933.090416                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77933.090416                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77933.090416                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77933.090416                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77933.090416                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     61427000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     61427000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     61427000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   570.443395                       # Cycle average of tags in use
system.l2.tags.total_refs                         225                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       967                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.232678                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        315.794377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        254.649018                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.009637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.007771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.017409                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           967                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          865                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.029510                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     10503                       # Number of tag accesses
system.l2.tags.data_accesses                    10503                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED     61427000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks            3                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                3                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          149                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              149                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::cpu.inst              58                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 58                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    58                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     3                       # number of demand (read+write) hits
system.l2.demand_hits::total                       61                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   58                       # number of overall hits
system.l2.overall_hits::cpu.data                    3                       # number of overall hits
system.l2.overall_hits::total                      61                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 184                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              495                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          288                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             288                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 495                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 472                       # number of demand (read+write) misses
system.l2.demand_misses::total                    967                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                495                       # number of overall misses
system.l2.overall_misses::cpu.data                472                       # number of overall misses
system.l2.overall_misses::total                   967                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     15710000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      15710000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     41651000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41651000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     26193500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     26193500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      41651000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      41903500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         83554500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     41651000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     41903500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        83554500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks            3                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            3                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          149                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          149                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          553                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            553                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          291                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           291                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               553                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               475                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1028                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              553                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              475                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1028                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.895118                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.895118                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.989691                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.989691                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.895118                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.993684                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.940661                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.895118                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.993684                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.940661                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 85380.434783                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85380.434783                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 84143.434343                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84143.434343                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 90949.652778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90949.652778                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 84143.434343                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 88778.601695                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86405.894519                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 84143.434343                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 88778.601695                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86405.894519                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            184                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          495                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          495                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          288                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          288                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               967                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              967                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     13870000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     13870000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     36701000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36701000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     23313500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     23313500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     36701000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     37183500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     73884500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     36701000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     37183500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     73884500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.895118                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.895118                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.989691                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.989691                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.895118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.993684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.940661                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.895118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.993684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.940661                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75380.434783                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75380.434783                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 74143.434343                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74143.434343                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 80949.652778                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80949.652778                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 74143.434343                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 78778.601695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76405.894519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 74143.434343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 78778.601695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76405.894519                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           967                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     61427000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                783                       # Transaction distribution
system.membus.trans_dist::ReadExReq               184                       # Transaction distribution
system.membus.trans_dist::ReadExResp              184                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           783                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        61888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        61888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   61888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               967                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     967    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 967                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1183500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5131000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         1194                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          167                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     61427000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               844                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          151                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              184                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             184                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           553                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          291                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        45056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        30592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  75648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1028                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002918                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053969                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1025     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1028                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             751000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            829500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            712500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
