[
  {
    "author": [
      {
        "family": "Abadir",
        "given": "M.S."
      },
      {
        "family": "Breuer",
        "given": "M.A."
      }
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "56–68"
    ],
    "title": [
      "'A Knowledege-Based System for Designing Testable VLSI Chips.'"
    ],
    "type": "article-journal",
    "volume": [
      "2-4, Aug"
    ]
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Breuer",
        "given": "M.A."
      }
    ],
    "container-title": [
      "Trans IEEE C-29"
    ],
    "date": [
      "1980"
    ],
    "pages": [
      "451–60"
    ],
    "title": [
      "'Multiple Fault Diagnosis on Combinational Circuits Based on an Effect-Cause Analysis.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Breuer",
        "given": "M.A."
      },
      {
        "family": "Friedman",
        "given": "A.D."
      }
    ],
    "date": [
      "1990"
    ],
    "note": [
      "An excellent book, intended for postgraduates. Assumes quite a lot."
    ],
    "publisher": [
      "Computer Science Press"
    ],
    "title": [
      "Digital Systems Testing and Testable Design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Breuer",
        "given": "M.A."
      },
      {
        "family": "Kumar",
        "given": "K."
      },
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Kulikowski",
        "given": "J.J."
      },
      {
        "family": "Menon",
        "given": "P.R."
      },
      {
        "family": "Miller",
        "given": "D.T."
      }
    ],
    "container-title": [
      "Nth DAC",
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1977",
      "1986"
    ],
    "note": [
      "Rudimentary state machine modelling.",
      "Very good - covers a lot of ideas."
    ],
    "pages": [
      "128–37",
      "43–54"
    ],
    "title": [
      "'Concurrent Fault Simulation and Functional Level Modelling.'",
      "'SMART and FAST; Test Generation for VLSI Scan-Design Circuits.'"
    ],
    "type": "article-journal",
    "volume": [
      "3-4, Aug"
    ]
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Levendel",
        "given": "Y.H."
      },
      {
        "family": "Menon",
        "given": "P.R."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-2"
    ],
    "date": [
      "1983"
    ],
    "note": [
      "A bit old but some useful ideas."
    ],
    "pages": [
      "82–94"
    ],
    "title": [
      "'A Logic Simulation Machine.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Menon",
        "given": "P.R."
      },
      {
        "family": "Miller",
        "given": "D.T."
      }
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "83–92"
    ],
    "title": [
      "'Critical Path Tracing - an Alternative to Fault Simulation.'"
    ],
    "type": "article-journal",
    "volume": [
      "1-1, Feb"
    ]
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Menon",
        "given": "P.R."
      }
    ],
    "container-title": [
      "Trans IEEE C-34"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "658–63"
    ],
    "title": [
      "'A Practical Approach to Fault Simulation and Test Generation for Bridging Faults.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Rajan",
        "given": "K.B."
      },
      {
        "family": "Miller",
        "given": "D.T."
      }
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "DAC"
    ],
    "note": [
      "Finds multiple tests for each sequential state. Very useful for circuits not fully scan designed."
    ],
    "pages": [
      "22–5"
    ],
    "title": [
      "'FREEZE!: A New Approach for Testing Sequential Circuits.'"
    ],
    "type": null,
    "volume": []
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "V.K."
      },
      {
        "family": "Fung",
        "given": "A.S.F."
      }
    ],
    "container-title": [
      "Trans IEEE C-30"
    ],
    "date": [
      "1981"
    ],
    "note": [
      "Mainly for fan-out free circuits, but interesting. Circuits not large by 1990 standards."
    ],
    "pages": [
      "855–65"
    ],
    "title": [
      "'Multiple Fault Testing of Large Circuits by Single Fault Test Sets.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "P."
      },
      {
        "family": "Dally",
        "given": "W.J."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-9"
    ],
    "date": [
      "1990"
    ],
    "note": [
      "Extensions to MARS (see below)."
    ],
    "pages": [
      "19–29"
    ],
    "title": [
      "'A Hardware Logic Simulation System.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "P."
      },
      {
        "family": "Dally",
        "given": "W.J."
      },
      {
        "family": "Ezzat",
        "given": "A.K."
      },
      {
        "family": "Fischer",
        "given": "W.C."
      },
      {
        "family": "Jagadish",
        "given": "H.V."
      },
      {
        "family": "Krishnakumar",
        "given": "A.S."
      }
    ],
    "container-title": [
      "'Architecture and Design of the MARS Hardware Accelerator.' 24th DAC"
    ],
    "date": [
      "1987",
      "1987",
      "Oct"
    ],
    "pages": [
      "101–7",
      "4–5,",
      "28–36"
    ],
    "publisher": [
      "Also IEEE Design and Test of Computers"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Agrawal",
        "given": "P."
      },
      {
        "family": "Dally",
        "given": "W.J."
      },
      {
        "family": "Tutundjian",
        "given": "R."
      }
    ],
    "container-title": [
      "'Algorithms for Accuracy Enhancement in a Hardware Logic Simulator.' 26th DAC"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "645–8"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Antreich",
        "given": "K.J."
      },
      {
        "family": "Schulz",
        "given": "M.H."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-6"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "704–12"
    ],
    "title": [
      "'Accelerated Fault Simulation and Fault Grading in Combinational Circuits.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Armstrong",
        "given": "D.B."
      }
    ],
    "container-title": [
      "Trans IEEE C-21"
    ],
    "date": [
      "1972"
    ],
    "title": [
      "'A Deductive Method for Simulating Faults in Logic Circuits.'"
    ],
    "type": "article-journal",
    "volume": [
      "464^71"
    ]
  },
  {
    "author": [
      {
        "family": "Armstrong",
        "given": "J.R."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-3"
    ],
    "date": [
      "1984"
    ],
    "note": [
      "Good ideas. Also fault modelling."
    ],
    "pages": [
      "288–97"
    ],
    "title": [
      "'Chip-Level Modeling of LSI Devices.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Barrett",
        "given": "G."
      }
    ],
    "date": [
      "1987"
    ],
    "genre": [
      "Tech Mono. PRG-58."
    ],
    "publisher": [
      "University of Oxford"
    ],
    "title": [
      "'Formal Methods Applied to Floating Point Number Systems.'"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Baschiera",
        "given": "D."
      },
      {
        "family": "Coutois",
        "given": "B."
      }
    ],
    "container-title": [
      "VLSI Design"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "58–62"
    ],
    "title": [
      "'Testing CMOS - a Challenge.'"
    ],
    "type": "article-journal",
    "volume": [
      "5, Oct"
    ]
  },
  {
    "author": [
      {
        "family": "Becker",
        "given": "B."
      },
      {
        "family": "Hahn",
        "given": "R."
      },
      {
        "family": "Kreiger",
        "given": "R."
      },
      {
        "family": "Sparmann",
        "given": "U."
      }
    ],
    "container-title": [
      "ED AC"
    ],
    "date": [
      "1991"
    ],
    "note": [
      "Speed-up of PPSFP."
    ],
    "pages": [
      "497–502"
    ],
    "title": [
      "'Structure Based Methods for Parallel Pattern Fault Simulation in Combinational Circuits.'"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "Beece",
        "given": "D.K."
      },
      {
        "family": "Deibert",
        "given": "G."
      },
      {
        "family": "Papp",
        "given": "G."
      },
      {
        "family": "Villante",
        "given": "F."
      }
    ],
    "container-title": [
      "'The IBM Engineering Verification Engine (EVE).' 25th DAC"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "218–24"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Benkoski",
        "given": "J."
      },
      {
        "family": "Stewart",
        "given": "R.B."
      }
    ],
    "container-title": [
      "ED AC"
    ],
    "date": [
      "1991"
    ],
    "note": [
      "From SGS-Thompson."
    ],
    "pages": [
      "256–60"
    ],
    "title": [
      "'TATTOO: An Industrial Timing Analyser with False Path Elimination and Test Pattern Generation.'"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "Benkoski",
        "given": "J."
      },
      {
        "family": "Strojwas",
        "given": "A.J."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-6"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "1039–52"
    ],
    "title": [
      "'A New Approach to Hierarchical and Statistical Timing Simulations.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bennetts",
        "given": "R.G."
      }
    ],
    "date": [
      "1984"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "'Design of Testable Logic Circuits.'"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Blank",
        "given": "T."
      }
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1984"
    ],
    "note": [
      "A bit old now but covers some good things."
    ],
    "pages": [
      "21–39"
    ],
    "title": [
      "'A Survey of Hardware Accelerators used in Computer Aided Design.'"
    ],
    "type": "article-journal",
    "volume": [
      "1-3, Aug"
    ]
  },
  {
    "author": [
      {
        "family": "Bolender",
        "given": "E."
      },
      {
        "family": "Lipp",
        "given": "H.M."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "McMullen",
        "given": "C.T."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A.L."
      }
    ],
    "container-title": [
      "'Logic Minimization Algorithms for VLSI Synthesis.'",
      "ED AC"
    ],
    "date": [
      "1992",
      "1984"
    ],
    "note": [
      "Circuit replicated for every fan-out; all delays transferred to the circuit inputs. Not applicable to asymetric delays."
    ],
    "pages": [
      "383–7"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "'Timing Verification: A New Understanding of False Paths.'"
    ],
    "type": "article-journal",
    "volume": [
      "92"
    ]
  },
  {
    "author": [
      {
        "family": "Breuer",
        "given": "M.A."
      },
      {
        "family": "Friedman",
        "given": "A.D."
      }
    ],
    "container-title": [
      "Trans IEEE C-29"
    ],
    "date": [
      "1980",
      "Very useful"
    ],
    "note": [
      "Examples of D-drive and justification for 74194 shift register and 74190 counter."
    ],
    "pages": [
      "223–35"
    ],
    "title": [
      "'Fundamental Level Primitives in Test Generation.'",
      "Use of vector sequences of input, output and internal states for high level primitives"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R.E."
      }
    ],
    "container-title": [
      "Trans IEEE C-33"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "160–77"
    ],
    "title": [
      "'A Switch-Level Model and Simulator for MOS Digital Systems.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R.E."
      },
      {
        "family": "Beatty",
        "given": "D."
      },
      {
        "family": "Brace",
        "given": "K."
      },
      {
        "family": "Cho",
        "given": "K."
      },
      {
        "family": "Scheffler",
        "given": "T."
      }
    ],
    "container-title": [
      "24th DAC"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "9–16"
    ],
    "title": [
      "'COSMOS: A Compiled Simulator for MOS Circuits.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Camurati",
        "given": "P."
      },
      {
        "family": "Prinetto",
        "given": "P."
      }
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "8–19"
    ],
    "title": [
      "'Formal Verification of Hardware Correctness: Introduction and Survey of Current Research.'"
    ],
    "type": "article-journal",
    "volume": [
      "21-7"
    ]
  },
  {
    "author": [
      {
        "family": "References/output",
        "given": "model specification Cha"
      },
      {
        "family": "W.",
        "given": "C."
      },
      {
        "family": "Donath",
        "given": "W.E."
      },
      {
        "family": "Ozgiiner",
        "given": "F."
      }
    ],
    "citation-number": [
      "262"
    ],
    "container-title": [
      "Trans IEEE C-27"
    ],
    "date": [
      "1978"
    ],
    "note": [
      "Modification to Muth (1976). Slow on small circuits. Clear example. Limited to primitive gates."
    ],
    "pages": [
      "193–200"
    ],
    "title": [
      "'9-V (valued) Algorithm for Test Pattern Generation of Combinational Digital Circuits.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Chakravarty",
        "given": "S."
      }
    ],
    "container-title": [
      "ED AC"
    ],
    "date": [
      "1992"
    ],
    "note": [
      "Gates classified so can easily get the required stuck open tests in over 70% of cases."
    ],
    "pages": [
      "416–20"
    ],
    "title": [
      "'Heuristics for Computing Robust Tests for Stuck-Open Faults from Stuck-At Tests.'",
      "'Robust' means not affected by circuit delays. Fault collapsing cannot be used - may lose robustness"
    ],
    "type": "article-journal",
    "volume": [
      "92"
    ]
  },
  {
    "author": [
      {
        "family": "Chamberlain",
        "given": "R.D."
      },
      {
        "family": "Franklin",
        "given": "M.A."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-5"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "405–12"
    ],
    "title": [
      "'Collecting Data About Logic Simulation.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Chandra",
        "given": "S.J."
      },
      {
        "family": "Patel",
        "given": "J.H."
      }
    ],
    "container-title": [
      "24th DAC"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "495–501"
    ],
    "title": [
      "'A Hierarchical Approach to Test Generation.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Chandra",
        "given": "S.J."
      },
      {
        "family": "Patel",
        "given": "J.H."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-8"
    ],
    "date": [
      "1989"
    ],
    "note": [
      "Comparison of several testability measures on sample circuits."
    ],
    "pages": [
      "93–7"
    ],
    "title": [
      "'Experimental Evaluation of Testability Measures for Test Generation.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Chappell",
        "given": "S.G."
      },
      {
        "family": "Elmendorf",
        "given": "C.H."
      },
      {
        "family": "Schmidt",
        "given": "L.D."
      }
    ],
    "container-title": [
      "BSTJ"
    ],
    "date": [
      "1974"
    ],
    "note": [
      "Review of six simulators in the LAMP system at Bell Labs. Interesting figures. Other papers on LAMP in the same issue are of interest."
    ],
    "pages": [
      "1451–76"
    ],
    "title": [
      "LAMP': Logic Circuit Simulators.'"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "W.-T."
      }
    ],
    "container-title": [
      "25th DAC"
    ],
    "date": [
      "1988"
    ],
    "note": [
      "Review of five- and nine-value algorithms."
    ],
    "pages": [
      "96–101"
    ],
    "title": [
      "'SPLIT Circuit Model for Test Generation.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "W.-T."
      },
      {
        "family": "Yu",
        "given": "M.-L."
      }
    ],
    "container-title": [
      "26th DAC"
    ],
    "date": [
      "1989"
    ],
    "note": [
      "Variation on concurrent."
    ],
    "pages": [
      "424–8"
    ],
    "title": [
      "'Differential Fault Simulation - a Fast Method Using Minimal Memory.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Cherry",
        "given": "J.J."
      }
    ],
    "container-title": [
      "25th DAC"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "148–53"
    ],
    "title": [
      "'Pearl: A CMOS Timing Analyser.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "K."
      },
      {
        "family": "Hwang",
        "given": "S.Y."
      },
      {
        "family": "Blank",
        "given": "T."
      }
    ],
    "container-title": [
      "25th DAC"
    ],
    "date": [
      "1988"
    ],
    "note": [
      "An alternative approach to simulation."
    ],
    "pages": [
      "501–5"
    ],
    "title": [
      "'Incremental-in-Time Algorithm for Digital Simulation.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Cirit",
        "given": "M.A."
      }
    ],
    "container-title": [
      "25th DAC"
    ],
    "date": [
      "1988"
    ],
    "note": [
      "Another assessment of CY and OY with switch level in mind. Could probably be extended to gate level."
    ],
    "pages": [
      "587–90"
    ],
    "title": [
      "'Switch Level Random Pattern Testability Analysis.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Coelho",
        "given": "D.R."
      }
    ],
    "container-title": [
      "Cohn, A.: 'A Proof of Correctness of the VIPER Microprocessor -the First Level.'",
      "VLSI Des"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "42–51"
    ],
    "publisher": [
      "Report of University of Cambridge Computer Lab"
    ],
    "title": [
      "'Behavioural Simulation of LSI and VLSI Circuits.'",
      "Refers to hierarchical and behavioural simulation and why"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "d'Abreau",
        "given": "M.A."
      },
      {
        "family": "Thompson",
        "given": "E.W."
      }
    ],
    "container-title": [
      "'An Accurate Functional Level Concurrent Fault Simulator.' 17th DAC"
    ],
    "date": [
      "1980"
    ],
    "pages": [
      "210–17"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Demba",
        "given": "S."
      },
      {
        "family": "Ulrich",
        "given": "E."
      },
      {
        "family": "Lentz",
        "given": "K.P."
      },
      {
        "family": "Giramma",
        "given": "D."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-9"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "621–8"
    ],
    "title": [
      "'Experiences with Concurrent Fault Simulation of Diagnostic Programs.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Denneau",
        "given": "M.M."
      }
    ],
    "container-title": [
      "19th DAC"
    ],
    "date": [
      "1982"
    ],
    "note": [
      "See also Pfister (1982) and Kronstadt (1982)."
    ],
    "pages": [
      "55–9"
    ],
    "title": [
      "'The Yorktown Simulation Engine.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Denneau",
        "given": "M.M."
      },
      {
        "family": "Kronstadt",
        "given": "E."
      },
      {
        "family": "Pfister",
        "given": "G."
      }
    ],
    "container-title": [
      "Computer Aided Design"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "123–30"
    ],
    "title": [
      "'Design and Implementation of a Software Simulation Engine.'"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Dervisoglu",
        "given": "B.I."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-9, 612-20. (Scan design of a real machine - the Apollo DN10000"
    ],
    "date": [
      "1990"
    ],
    "note": [
      "Eight ports per board, pseudo-random pattern generator and signature compactors. < 10% overhead."
    ],
    "title": [
      "'Application of Scan Hardware and Software for Debug Diagnostics in a Workstation Environment.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Deutsch",
        "given": "S."
      },
      {
        "family": "Lhotak",
        "given": "E."
      }
    ],
    "container-title": [
      "High Performance Systems"
    ],
    "date": [
      "1990",
      "June"
    ],
    "note": [
      "Racal-Redac hardware modeller - also for fault simulation."
    ],
    "pages": [
      "41–5"
    ],
    "title": [
      "'Concurrent Hardware Modelling Speeds Simulation.'"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "container-title": [
      "27th DAC"
    ],
    "date": [
      "1990"
    ],
    "note": [
      "Two-level circuits extended by hierarchy. Useful ideas."
    ],
    "pages": [
      "221–7"
    ],
    "title": [
      "'Synthesis and Optimisation Procedures for Robustly Delay-Fault Testable Combinational Logic Circuits.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Du",
        "given": "D.H.C."
      },
      {
        "family": "Yen",
        "given": "S.H.C."
      },
      {
        "family": "Ghanta",
        "given": "S."
      }
    ],
    "container-title": [
      "'On the General False Path Problem in Timing Analysis.' 26th DAC"
    ],
    "date": [
      "1989"
    ],
    "note": [
      "Examples of static analysis giving incorrect false paths."
    ],
    "pages": [
      "555–60"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Elziq",
        "given": "Y.M."
      }
    ],
    "container-title": [
      "18th DAC"
    ],
    "date": [
      "1981"
    ],
    "pages": [
      "347–54"
    ],
    "title": [
      "'Automatic Test Generation for Stuck-Open Faults in CMOS VLSI.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Evanczuk",
        "given": "S."
      }
    ],
    "container-title": [
      "High Performance Systems"
    ],
    "date": [
      "1989"
    ],
    "note": [
      "Description of IEEE 1149.1 Boundary Scan standard."
    ],
    "pages": [
      "52–60"
    ],
    "title": [
      "'IEEE 1149.1; A Designer's Reference.'"
    ],
    "type": "article-journal",
    "volume": [
      "Aug"
    ]
  },
  {
    "author": [
      {
        "family": "Fazakerly",
        "given": "W.B."
      },
      {
        "family": "Smith",
        "given": "R.P."
      }
    ],
    "date": [
      "1988"
    ],
    "publisher": [
      "VLSI Systems Design, Semicustom Design Guide"
    ],
    "title": [
      "'Advanced Modeling Techniques for Logic Simulation.'"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Freeman",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE J SSC"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "421–7"
    ],
    "title": [
      "'Test Generation for Data-Path Logic - the F-path Method.'"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Fuchs",
        "given": "K."
      },
      {
        "family": "Fink",
        "given": "F."
      },
      {
        "family": "Schulz",
        "given": "M.H."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-10"
    ],
    "date": [
      "1991"
    ],
    "note": [
      "Good explanation of robust/non-robust tests."
    ],
    "pages": [
      "1323–35"
    ],
    "title": [
      "'DYNAMITE: An Efficient Automatic Test Pattern Generation System for Path Delay Faults.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Fujiwara",
        "given": "H."
      },
      {
        "family": "Shimono",
        "given": "T."
      }
    ],
    "container-title": [
      "Trans IEEE C-32"
    ],
    "date": [
      "1983"
    ],
    "note": [
      "Description of FAN."
    ],
    "pages": [
      "1137–44"
    ],
    "title": [
      "'On the Acceleration of Test Generation Algorithms.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Gai",
        "given": "S."
      },
      {
        "family": "Montessoro",
        "given": "P.L."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-10"
    ],
    "date": [
      "1991"
    ],
    "note": [
      "Recommends fault dropping every few tests and shows that it is cost effective."
    ],
    "pages": [
      "968–71"
    ],
    "title": [
      "'The Fault Dropping Problem in Concurrent Event-Driven Simulation.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Gai",
        "given": "S."
      },
      {
        "family": "Montessoro",
        "given": "P.L."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-7"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "1005–16"
    ],
    "title": [
      "'MOZART: A Concurrent Multilevel Simulator.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Gai",
        "given": "S."
      },
      {
        "family": "Somenzi",
        "given": "F."
      },
      {
        "family": "Ulrich",
        "given": "E."
      }
    ],
    "container-title": [
      "'Advances in Concurrent Multilevel Simulation.' Trans IEEE CAD-6"
    ],
    "date": [
      "1987"
    ],
    "note": [
      "In MOZART."
    ],
    "pages": [
      "1006–12"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Gaiotti",
        "given": "S."
      },
      {
        "family": "Dagenais",
        "given": "M.R."
      },
      {
        "family": "Rumin",
        "given": "N.C."
      }
    ],
    "container-title": [
      "26th DAC"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "491–6"
    ],
    "title": [
      "'Worst-case Delay Estimation of Transistor Groups.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Gheewala",
        "given": "T."
      }
    ],
    "date": [
      "1989"
    ],
    "note": [
      "Quotes 26 faults for two-input CMOS gate and 150 for a flip-flop."
    ],
    "title": [
      "'Cross check: A Cell Based VLSI Testability Solution.' 26th DAC, 706-9. (Small blocks of logic with many test points connected through a small pass transistor. Thus uses only 5% of chip area and loading effect is small"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ghosh",
        "given": "A."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "container-title": [
      "Trans. IEEE CAD-10"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "652–67"
    ],
    "title": [
      "'Test Generation and Verification for Highly Sequential Circuits.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Gielen",
        "given": "G."
      },
      {
        "family": "Liu",
        "given": "E."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Gray",
        "given": "P."
      }
    ],
    "container-title": [
      "ED AC"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "464–8"
    ],
    "title": [
      "'Analog Behavioural Models for Simulation and Synthesis of Mixed-Signal Systems.'"
    ],
    "type": "article-journal",
    "volume": [
      "92"
    ]
  },
  {
    "author": [
      {
        "family": "Goel",
        "given": "P."
      }
    ],
    "container-title": [
      "Trans IEEE C-30"
    ],
    "date": [
      "1981"
    ],
    "pages": [
      "215–22"
    ],
    "title": [
      "'An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits.'"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "264"
    ],
    "genre": [
      "References/output, model specification"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Goel",
        "given": "P."
      },
      {
        "family": "Lichaa",
        "given": "H."
      },
      {
        "family": "Rosser",
        "given": "T.E."
      },
      {
        "family": "Stroh",
        "given": "T.J."
      },
      {
        "family": "Eichelberger",
        "given": "T.J."
      }
    ],
    "container-title": [
      "'LSSD Fault Simulation Using Conjunctive Combinational and Sequential Methods.' Proc IEEE Test Symposium"
    ],
    "date": [
      "1980"
    ],
    "pages": [
      "371–6"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goldstein",
        "given": "L.H."
      }
    ],
    "container-title": [
      "Trans IEEE CAS-26"
    ],
    "date": [
      "1979"
    ],
    "note": [
      "SCOAP again, but comparison of two methods of calculating CY and OY."
    ],
    "pages": [
      "685–93"
    ],
    "title": [
      "'Controllability/Observability Analysis of Digital Circuits.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Goldstein",
        "given": "L.H."
      },
      {
        "family": "Thigpen",
        "given": "E.L."
      }
    ],
    "container-title": [
      "'SCOAP: Sandia Controllability/Observability Analysis Program.' 17th DAC"
    ],
    "date": [
      "1980"
    ],
    "pages": [
      "190–6"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Gosling",
        "given": "J.B."
      }
    ],
    "date": [
      "1985"
    ],
    "publisher": [
      "Edward Arnold (now Hodder"
    ],
    "title": [
      "'Digital Timing Circuits.'"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Greer",
        "given": "D.L."
      }
    ],
    "container-title": [
      "VLSI Design"
    ],
    "date": [
      "1987"
    ],
    "issue": [
      "v."
    ],
    "pages": [
      "40–57"
    ],
    "title": [
      "The Quick Simulator Benchmark.'"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Hajjar",
        "given": "A."
      },
      {
        "family": "Marbot",
        "given": "R."
      },
      {
        "family": "Greiner",
        "given": "A."
      },
      {
        "family": "Kiani",
        "given": "P."
      }
    ],
    "container-title": [
      "ED AC"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "261–5"
    ],
    "title": [
      "TAS: An Accurate Timing Analyser for CMOS VLSI.'"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "Harding",
        "given": "W."
      }
    ],
    "container-title": [
      "Computer Design"
    ],
    "date": [
      "1989",
      "Aug"
    ],
    "note": [
      "Excellent article covering need for high level and system simulation as well as gate level."
    ],
    "pages": [
      "70–84"
    ],
    "title": [
      "'System Simulation Assures that Chips Play Together.'"
    ],
    "type": "article-journal",
    "volume": [
      "1st"
    ]
  },
  {
    "author": [
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-5"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "274–83"
    ],
    "title": [
      "'Digital Simulation with Multiple Logic Values.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hitchcock",
        "given": "R.B."
      }
    ],
    "container-title": [
      "19th DAC"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "594–604"
    ],
    "title": [
      "'Timing Verification and the Timing Analysis Program.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hitchcock",
        "given": "R.B."
      },
      {
        "family": "Smith",
        "given": "G.L."
      },
      {
        "family": "Cheng",
        "given": "D.D."
      }
    ],
    "container-title": [
      "IBM J. Res and Devt"
    ],
    "date": [
      "1982"
    ],
    "note": [
      "Finds all problems except those due to engineers! Good paper.) HITIME Reference Manual, GENRAD, Fareham, Hants, UK."
    ],
    "pages": [
      "100–05"
    ],
    "title": [
      "'Timing Analysis of Computer Hardware.'"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Hodge",
        "given": "S."
      }
    ],
    "container-title": [
      "Electronic Product Design"
    ],
    "date": [
      "1990"
    ],
    "note": [
      "Several very vital statements."
    ],
    "pages": [
      "33–6"
    ],
    "title": [
      "'Simultaneous Engineering and EDA Tools.'"
    ],
    "type": "article-journal",
    "volume": [
      "Feb"
    ]
  },
  {
    "author": [
      {
        "family": "Hollingworth",
        "given": "P."
      }
    ],
    "container-title": [
      "IEE Review"
    ],
    "date": [
      "1991"
    ],
    "note": [
      "Good introduction at a low technical level."
    ],
    "pages": [
      "139–42"
    ],
    "title": [
      "'The rise of VHDL: 1076 and All That.'"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Hughes",
        "given": "J.L.A."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-7"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "100–08"
    ],
    "title": [
      "'Multiple Fault Detection Using Single Fault Test Sets.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Illman",
        "given": "R."
      },
      {
        "family": "Clarke",
        "given": "S."
      }
    ],
    "container-title": [
      "Apr"
    ],
    "date": [
      "1990"
    ],
    "note": [
      "A real application of BIST, with some useful data."
    ],
    "title": [
      "'Built-in Self Test of the Macrolan Chip.' IEEE Design and Test of Computers, 7-2"
    ],
    "type": "article-journal",
    "volume": [
      "29^0"
    ]
  },
  {
    "author": [
      {
        "family": "Ishiura",
        "given": "N."
      },
      {
        "family": "Takahashi",
        "given": "M."
      },
      {
        "family": "Yajima",
        "given": "S."
      }
    ],
    "container-title": [
      "26th DAC"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "497–502"
    ],
    "title": [
      "'Time-Symbolic Simulation for Accurate Timing Verification of Asynchronous Behaviour of Logic Circuits.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Jain",
        "given": "S.K."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "container-title": [
      "'STAFAN: An Alternative to Fault Simulation.' 21st DAC"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "18–23"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Jouppi",
        "given": "N.P."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-6"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "650–65"
    ],
    "title": [
      "'Timing Analysis and Performance Improvement of MOS VLSI Designs.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Ju",
        "given": "Y.-C."
      },
      {
        "family": "Saleh",
        "given": "R.A."
      }
    ],
    "container-title": [
      "28th DAC"
    ],
    "date": [
      "1991"
    ],
    "note": [
      "Getting rid of false paths; paths in order of non-increasing delay."
    ],
    "pages": [
      "541–6"
    ],
    "title": [
      "'Incremental Techniques for Identification of Statically Sensitizable Critical Paths.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kaul",
        "given": "S."
      },
      {
        "family": "Jacobson",
        "given": "N."
      },
      {
        "family": "Livnat",
        "given": "I."
      }
    ],
    "container-title": [
      "VLSI System Design"
    ],
    "date": [
      "1988"
    ],
    "note": [
      "Excellent paper giving much good philosophy on simulation as well as a description of the Gigalogician."
    ],
    "pages": [
      "64–71"
    ],
    "title": [
      "'Multiprocessor Accelerator for Mixed-Level Simulation.'"
    ],
    "type": "article-journal",
    "volume": [
      "9, May"
    ]
  },
  {
    "author": [
      {
        "family": "Keller",
        "given": "B.L."
      },
      {
        "family": "Carlson",
        "given": "D.P."
      },
      {
        "family": "Maloney",
        "given": "W.B."
      }
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "21–34"
    ],
    "title": [
      "'The Compiled Logic Simulator.'"
    ],
    "type": "article-journal",
    "volume": [
      "8-1, Mar"
    ]
  },
  {
    "author": [
      {
        "family": "Kelly",
        "given": "N.F."
      },
      {
        "family": "Heideman",
        "given": "W.P."
      },
      {
        "family": "Papamarcos",
        "given": "M.S."
      }
    ],
    "container-title": [
      "High Performance Systems"
    ],
    "date": [
      "1989",
      "April"
    ],
    "pages": [
      "24–40"
    ],
    "title": [
      "'Hardware Modeler Spans Multiple Environments.'"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Levendel",
        "given": "Y.L."
      },
      {
        "family": "Menon",
        "given": "P.R."
      },
      {
        "family": "Miller",
        "given": "C.E."
      }
    ],
    "container-title": [
      "BSTJ"
    ],
    "date": [
      "1981"
    ],
    "pages": [
      "1271–87"
    ],
    "title": [
      "'Accurate Logic Simulation Models for TTL Totempole and MOS Gates and Tristate Devices.'"
    ],
    "type": "article-journal",
    "volume": [
      "60"
    ]
  },
  {
    "author": [
      {
        "family": "Kirkland",
        "given": "T."
      },
      {
        "family": "Flores",
        "given": "V."
      }
    ],
    "container-title": [
      "International Electronics"
    ],
    "date": [
      "1983"
    ],
    "note": [
      "Calculates CY/OY/TY on an actual circuit; demonstrates how to improve testability. Simply put and helpful."
    ],
    "pages": [
      "210–24"
    ],
    "title": [
      "'Software Checks Testability and Generates Tests of VLSI Design.'"
    ],
    "type": "article-journal",
    "volume": [
      "56"
    ]
  },
  {
    "author": [
      {
        "family": "Kirkland",
        "given": "T."
      },
      {
        "family": "Mercer",
        "given": "M.R."
      }
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1988"
    ],
    "note": [
      "Review of D-algorithm, PODEM and FAN"
    ],
    "pages": [
      "43–55"
    ],
    "title": [
      "'Algorithms for Automatic Test Pattern Generation.'"
    ],
    "type": "article-journal",
    "volume": [
      "5-3, June"
    ]
  },
  {
    "author": [
      {
        "family": "Knapp",
        "given": "D.W."
      },
      {
        "family": "Winslett",
        "given": "M."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-11"
    ],
    "date": [
      "1992"
    ],
    "note": [
      "Formal methods; Claims to point to repairs to a design that does not meet the specification."
    ],
    "pages": [
      "158–84"
    ],
    "title": [
      "'A Prescriptive Formal Model for Data-Path Hardware.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kodandapani",
        "given": "K.L."
      },
      {
        "family": "Pradhan",
        "given": "D.K."
      }
    ],
    "container-title": [
      "Trans IEEE C-29"
    ],
    "date": [
      "1980"
    ],
    "pages": [
      "55–9"
    ],
    "title": [
      "'Undetectability of Bridging Faults and Validity of Stuck-at Fault Test Sets.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Koike",
        "given": "N."
      },
      {
        "family": "Ohmori",
        "given": "K."
      },
      {
        "family": "Sasaki",
        "given": "T."
      }
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "61–73"
    ],
    "title": [
      "'HAL: A High Speed Logic Simulation Machine.'"
    ],
    "type": "article-journal",
    "volume": [
      "2-5, Oct"
    ]
  },
  {
    "author": [
      {
        "family": "Kronstadt",
        "given": "E."
      },
      {
        "family": "Pfister",
        "given": "G."
      }
    ],
    "container-title": [
      "19th DAC"
    ],
    "date": [
      "1982"
    ],
    "note": [
      "See also Pfister (1982) and Denneau (1982)."
    ],
    "pages": [
      "60–4"
    ],
    "title": [
      "'Software Support for the Yorktown Simulation Engine.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Landman",
        "given": "B.S."
      },
      {
        "family": "Russo",
        "given": "R.I."
      }
    ],
    "container-title": [
      "Trans IEEE C-20"
    ],
    "date": [
      "1971"
    ],
    "pages": [
      "1469–79"
    ],
    "title": [
      "'On a Pin Versus Block Relationship for Partitions of Logic Graphs.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "H.K."
      },
      {
        "family": "Ha",
        "given": "D.S."
      },
      {
        "family": "Kim",
        "given": "K."
      }
    ],
    "container-title": [
      "26th DAC"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "345–50"
    ],
    "title": [
      "'Test Pattern Generation for Stuck-Open Faults Using Stuck-at Test Sets in CMOS Combinational Circuits.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Lesser",
        "given": "J.D."
      },
      {
        "family": "Shedletsky",
        "given": "J.J."
      }
    ],
    "container-title": [
      "Trans IEEE C-29"
    ],
    "date": [
      "1980"
    ],
    "pages": [
      "235–48"
    ],
    "title": [
      "'An Experimental Delay Test Generator for LSI Logic'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Levendel",
        "given": "Y.H."
      },
      {
        "family": "Menon",
        "given": "P.R."
      }
    ],
    "container-title": [
      "Trans IEEE C-31"
    ],
    "date": [
      "1982"
    ],
    "note": [
      "Propagation D-cubes for several high level functions and attempts to formalise."
    ],
    "pages": [
      "577–88"
    ],
    "title": [
      "'Test Generation Algorithms for Computer Hardware Description Languages.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Levendel",
        "given": "Y.H."
      },
      {
        "family": "Menon",
        "given": "P.R."
      }
    ],
    "container-title": [
      "BSTJ"
    ],
    "date": [
      "1981"
    ],
    "note": [
      "Useful review of methods of fault simulation."
    ],
    "pages": [
      "2235–58"
    ],
    "title": [
      "'Fault Simulation Methods -Extensions and Comparison.'"
    ],
    "type": "article-journal",
    "volume": [
      "60"
    ]
  },
  {
    "author": [
      {
        "family": "Lewis",
        "given": "D.M."
      }
    ],
    "container-title": [
      "Trans IEEE"
    ],
    "date": [
      "1991"
    ],
    "note": [
      "Some interest, but in the end unit delay nullifies the strength of the event driven approach."
    ],
    "pages": [
      "726–37"
    ],
    "title": [
      "'A Hierarchical Compiled Code Event-Driven Logic Simulator.'"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-10"
    ]
  },
  {
    "author": [
      {
        "family": "Lewis",
        "given": "D.M."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-11"
    ],
    "date": [
      "1992"
    ],
    "note": [
      "AWESIM III."
    ],
    "pages": [
      "555–65"
    ],
    "title": [
      "'A Compiled-Code Hardware Accelerator for Circuit Simulation.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "W.N."
      },
      {
        "family": "Reddy",
        "given": "S.M."
      },
      {
        "family": "Sahni",
        "given": "S."
      },
      {
        "family": "Lioy",
        "given": "A.",
        "particle": "model specification"
      }
    ],
    "container-title": [
      "'Advanced Fault Collapsing/ IEEE Design and Test of Computers, 9-1, Mar"
    ],
    "date": [
      "1988",
      "1992"
    ],
    "note": [
      "Derives a formal method of fault collapsing to be used before any test generation."
    ],
    "pages": [
      "64–71"
    ],
    "title": [
      "'On Path Selection in Combinational Logic Circuits.' 25th DAC, 142-7. (Paths selected for delay testing. For any edge in graph, select longest path including that edge.) 266 References/output"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Lo",
        "given": "C.-Y."
      },
      {
        "family": "Nham",
        "given": "H.N."
      },
      {
        "family": "Bose",
        "given": "A.K."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-6"
    ],
    "date": [
      "1987"
    ],
    "note": [
      "Concurrent simulation applied to switch level. Good example."
    ],
    "pages": [
      "232–40"
    ],
    "title": [
      "'Algorithms for an Advanced Fault Simulation System in MOTIS.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Maly",
        "given": "W."
      }
    ],
    "container-title": [
      "24th DAC"
    ],
    "date": [
      "1987"
    ],
    "note": [
      "Relates to sources of faults in silicon."
    ],
    "pages": [
      "173–80"
    ],
    "title": [
      "'Realistic Fault Modelling for VLSI Testing.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Markowitz",
        "given": "R."
      },
      {
        "family": "Wild",
        "given": "A."
      }
    ],
    "container-title": [
      "ED AC"
    ],
    "date": [
      "1992"
    ],
    "note": [
      "Notes that even metal wires at 1 um are resistive. 'Synthesis' in the title seems irrelevant."
    ],
    "pages": [
      "97–101"
    ],
    "title": [
      "'Accurate Delay Models for ECL Logic Synthesis.'"
    ],
    "type": "article-journal",
    "volume": [
      "92"
    ]
  },
  {
    "author": [
      {
        "family": "Maurer",
        "given": "P.M."
      }
    ],
    "date": [
      "1991"
    ],
    "note": [
      "uses flattened models for blocks, not high level models."
    ],
    "title": [
      "'Scheduling Blocks for Hierarchical Complied Simulation of Combinational Circuits.' Trans IEEE, CAD-10, 184-92. (Hierarchy reduces size of code in LCC. Balance against longer simulation time due to more complex evaluation, i.e"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1985"
    ],
    "note": [
      "Useful overview; lot of references."
    ],
    "pages": [
      "21–8"
    ],
    "title": [
      "'Built-in Self-Test Techniques.'"
    ],
    "type": "article-journal",
    "volume": [
      "2-2, April"
    ]
  },
  {
    "author": [
      {
        "family": "McGeer",
        "given": "P.C."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      }
    ],
    "container-title": [
      "26th DAC"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "561–7"
    ],
    "title": [
      "'Efficient Algorithms for Computing the Longest Viable Path in a Combinational Network.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "McWilliams",
        "given": "T.M."
      }
    ],
    "container-title": [
      "'Verification of Timing Constraints on Large Digital Systems,' 17th DAC"
    ],
    "date": [
      "1980"
    ],
    "pages": [
      "139–47"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Moorby",
        "given": "P.R."
      }
    ],
    "container-title": [
      "ICC AD"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "101–2"
    ],
    "title": [
      "'Fault Simulation Using Parallel Value Lists.'"
    ],
    "type": "article-journal",
    "volume": [
      "83"
    ]
  },
  {
    "author": [
      {
        "family": "Murray",
        "given": "B.T."
      },
      {
        "family": "Hayes",
        "given": "J.P."
      }
    ],
    "container-title": [
      "Trans IEEE"
    ],
    "date": [
      "1990"
    ],
    "note": [
      "Calculates CY and OY for modules of a more complex type than in this text."
    ],
    "pages": [
      "594–603"
    ],
    "title": [
      "'Hierarchical Test Generation Using Precomputed Tests for Modules.'"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-9"
    ]
  },
  {
    "author": [
      {
        "family": "Muth",
        "given": "P."
      }
    ],
    "container-title": [
      "Trans IEEE C-25"
    ],
    "date": [
      "1976"
    ],
    "pages": [
      "630–6"
    ],
    "title": [
      "'A Nine-Valued Circuit model for Test generation.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Najm",
        "given": "F.N."
      },
      {
        "family": "Hajj",
        "given": "I.N."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-9"
    ],
    "date": [
      "1990"
    ],
    "note": [
      "Very comprehensive cover of MOS faults."
    ],
    "pages": [
      "995–1001"
    ],
    "title": [
      "'The Complexity of Fault Detection in MOS VLSI Circuits.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Niermann",
        "given": "T."
      },
      {
        "family": "Patel",
        "given": "J.H."
      }
    ],
    "container-title": [
      "ED AC"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "214–18"
    ],
    "title": [
      "'HITEC: A Test Generation Package for Sequential Circuits.'"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "Nishida",
        "given": "T."
      },
      {
        "family": "Miyamoto",
        "given": "S."
      },
      {
        "family": "Kozawa",
        "given": "T."
      },
      {
        "family": "Satoh",
        "given": "K."
      }
    ],
    "container-title": [
      "Trans IEEE"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "392–402"
    ],
    "title": [
      "'RFSIM: Reduced fault Simulator.'"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-6"
    ]
  },
  {
    "author": [
      {
        "family": "Noujain",
        "given": "S.E."
      }
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "757"
    ],
    "title": [
      "'A Structural Approach to Test Vector Generation.'"
    ],
    "type": null,
    "volume": [
      "ICCD"
    ]
  },
  {
    "author": [
      {
        "family": "Ousterhout",
        "given": "J.K."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-4"
    ],
    "date": [
      "1985"
    ],
    "note": [
      "CRYSTAL."
    ],
    "pages": [
      "336–49"
    ],
    "title": [
      "'A Switch-Level Timing Verifier for Digital MOS VLSI.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Perremans",
        "given": "S."
      },
      {
        "family": "Claesen",
        "given": "L."
      },
      {
        "family": "Man",
        "given": "H.",
        "particle": "de"
      }
    ],
    "container-title": [
      "26th DAC"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "568–73"
    ],
    "title": [
      "'Static Timing Analysis of Dynamically Sensitizable Paths.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Perry",
        "given": "D.L."
      }
    ],
    "date": [
      "1991"
    ],
    "publisher": [
      "'VHDL' McGraw Hill"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Pfister",
        "given": "G.F."
      }
    ],
    "container-title": [
      "19th DAC"
    ],
    "date": [
      "1982"
    ],
    "note": [
      "See also Denneau (1982) and Kronstadt (1982)."
    ],
    "pages": [
      "51–4"
    ],
    "title": [
      "'The Yorktown Simulation Engine: Introduction.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Putzolu",
        "given": "G.P."
      },
      {
        "family": "Roth",
        "given": "J.P."
      }
    ],
    "container-title": [
      "Trans IEEE C-20"
    ],
    "date": [
      "1971"
    ],
    "note": [
      "Good paper, but doesn't guarantee test if one exists."
    ],
    "pages": [
      "639–47"
    ],
    "title": [
      "'A Heuristic Algorithm for the Testing of Asynchronous Circuits.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Rajsuman",
        "given": "R."
      },
      {
        "family": "Jayasumana",
        "given": "A.P."
      },
      {
        "family": "Malaiya",
        "given": "Y.K."
      }
    ],
    "container-title": [
      "26th DAC"
    ],
    "date": [
      "1989"
    ],
    "note": [
      "Notes effect of glitches on two-test patterns for stuck open faults."
    ],
    "pages": [
      "714–17"
    ],
    "title": [
      "'CMOS Stuck-Open Fault Detection Using Single Test Patterns.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Reddy",
        "given": "M.K."
      },
      {
        "family": "Reddy",
        "given": "S.M."
      }
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1986"
    ],
    "note": [
      "How to design testableflip-flopsand latches."
    ],
    "pages": [
      "17–26"
    ],
    "title": [
      "'Detecting FET Stuck-Open Faults in CMOS Latches and Flip-flops.'"
    ],
    "type": "article-journal",
    "volume": [
      "3-5, Oct"
    ]
  },
  {
    "author": [
      {
        "family": "Reddy",
        "given": "S.M."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      },
      {
        "family": "Jain",
        "given": "S.K."
      }
    ],
    "container-title": [
      "21st DAC, 504^9"
    ],
    "date": [
      "1984"
    ],
    "note": [
      "Models n and p FETs separately and handles stuck-open, stuck closed."
    ],
    "title": [
      "'A Gate Level Model for CMOS Combinational Logic Circuits with Application to Fault Detection.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Rezac",
        "given": "R.R."
      },
      {
        "family": "Smith",
        "given": "L.T."
      }
    ],
    "date": [
      "1984"
    ],
    "note": [
      "Useful early view on use of Zycad. See Smith (1986)."
    ],
    "pages": [
      "457–61"
    ],
    "title": [
      "'Methodology for and Results from the use of a Hardware Logic Simulation Engine.'"
    ],
    "type": null,
    "volume": [
      "ICCD"
    ]
  },
  {
    "author": [
      {
        "family": "Rogers",
        "given": "W.A."
      },
      {
        "family": "Guzolek",
        "given": "J.F."
      },
      {
        "family": "Abraham",
        "given": "J.A."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-6"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "848–62"
    ],
    "title": [
      "'Concurrent Hierarchical Fault Simulation: A Performance Model and Two Optimizations.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Roth",
        "given": "J.P."
      }
    ],
    "container-title": [
      "IBM J Res and Devt"
    ],
    "date": [
      "1966"
    ],
    "pages": [
      "278–91"
    ],
    "title": [
      "'Diagnosis of Automata Failures: A Calculus and a Method.'"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Rumsey",
        "given": "M."
      },
      {
        "family": "Sackett",
        "given": "J."
      }
    ],
    "container-title": [
      "26th DAC"
    ],
    "date": [
      "1989"
    ],
    "note": [
      "Behavioural models in analogue, including FFTs."
    ],
    "pages": [
      "618–21"
    ],
    "title": [
      "'An ASIC Methodology for Mixed Analogue-Digital Simulation.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Runyan",
        "given": "S."
      }
    ],
    "container-title": [
      "High Performance Systems"
    ],
    "date": [
      "1989"
    ],
    "note": [
      "Useful view of Montage -genuine mixed level simulator."
    ],
    "pages": [
      "26–43"
    ],
    "title": [
      "'Mixed Signal Design: Mounting the Barrier.'"
    ],
    "type": "article-journal",
    "volume": [
      "May"
    ]
  },
  {
    "author": [
      {
        "family": "Russell",
        "given": "G."
      },
      {
        "family": "Sayers",
        "given": "I."
      }
    ],
    "date": [
      "1989"
    ],
    "note": [
      "Good book, especially on design for test, but not hot on simulation."
    ],
    "title": [
      "Advanced Simulation and Test Methodologies for VLSI Design, van Nostrand Reinhold"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Sakallah",
        "given": "K.A."
      },
      {
        "family": "Director",
        "given": "S.W."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-4"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "668–84"
    ],
    "title": [
      "'Samson2: An Event Driven VLSI Circuit Simulator.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sarfert",
        "given": "T.M."
      },
      {
        "family": "Markgraf",
        "given": "R.G."
      },
      {
        "family": "Schulz",
        "given": "M.H."
      },
      {
        "family": "Trischler",
        "given": "E."
      }
    ],
    "container-title": [
      "'A Hierarchical Test Pattern Generation System Based on High-Level Primitives.' Trans IEEE CAD-11"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "34–44"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Savir",
        "given": "J."
      }
    ],
    "container-title": [
      "Trans IEEE C-32"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "1198–200"
    ],
    "title": [
      "'Good Controllability and Observability do not Guarantee Good Testability.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Schultz",
        "given": "M.H."
      },
      {
        "family": "Trischler",
        "given": "E."
      },
      {
        "family": "Sarfert",
        "given": "T.H."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-7"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "126–37"
    ],
    "title": [
      "'SOCRATES: A Highly Efficient Automatic Test Pattern Generator.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Schulz",
        "given": "M.H."
      },
      {
        "family": "Fink",
        "given": "M.H."
      },
      {
        "family": "Fuchs",
        "given": "K."
      }
    ],
    "container-title": [
      "'Parallel Pattern Fault Simulation of Path Delay Faults.' 26th DAC"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "357–63"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Shen",
        "given": "J.P."
      },
      {
        "family": "Hirschhorn",
        "given": "D."
      }
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1987"
    ],
    "note": [
      "Guest Editorial)."
    ],
    "pages": [
      "15–16"
    ],
    "title": [
      "'Switch Level Techniques.'"
    ],
    "type": "article-journal",
    "volume": [
      "4-4, Aug"
    ]
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "L.T."
      },
      {
        "family": "Rezac",
        "given": "R.R."
      }
    ],
    "container-title": [
      "Int Test Conf 224-8"
    ],
    "date": [
      "1984"
    ],
    "note": [
      "See Rezac and Smith (1984)."
    ],
    "title": [
      "'Methodology for and Results from the use of a Hardware Logic Simulation Engine for Fault Simulation.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "R.J."
      }
    ],
    "container-title": [
      "23rd DAC"
    ],
    "date": [
      "1986"
    ],
    "note": [
      "Multiple processor simulation. Useful paper."
    ],
    "pages": [
      "2–12"
    ],
    "title": [
      "'Fundamentals of Parallel Logic Simulation.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "S.P."
      },
      {
        "family": "Mercer",
        "given": "M.R."
      },
      {
        "family": "Brock",
        "given": "B."
      }
    ],
    "container-title": [
      "'Demand Driven Simulation: BACKSIM.' 24th DAC"
    ],
    "date": [
      "1987"
    ],
    "note": [
      "An alternative simulation method."
    ],
    "pages": [
      "181–7"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Somenzi",
        "given": "F."
      },
      {
        "family": "Gai",
        "given": "S."
      },
      {
        "family": "Mezzalama",
        "given": "M."
      },
      {
        "family": "Prinetto",
        "given": "P."
      }
    ],
    "date": [
      "1985"
    ],
    "genre": [
      "Trans IEEE 268 References/output, model specification C-34,"
    ],
    "note": [
      "Useful. D-algorithm applied to PLAs. Use of CY and OY."
    ],
    "pages": [
      "85–90"
    ],
    "title": [
      "'Testing Strategy and Techniques for Macro-Based Circuits.'"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Son",
        "given": "K."
      }
    ],
    "container-title": [
      "VLSI Syst. Des"
    ],
    "date": [
      "1985"
    ],
    "note": [
      "HILO algorithm."
    ],
    "pages": [
      "36–43"
    ],
    "title": [
      "'Fault Simulation with the Parallel Value List Algorithm.'"
    ],
    "type": "article-journal",
    "volume": [
      "6 Dec"
    ]
  },
  {
    "author": [
      {
        "family": "Soule",
        "given": "L."
      },
      {
        "family": "Blank",
        "given": "T."
      }
    ],
    "container-title": [
      "'Parallel Logic Simulation on General Purpose Machines,' 25th DAC"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "166–71"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sparmann",
        "given": "U."
      }
    ],
    "container-title": [
      "ED AC"
    ],
    "date": [
      "1992"
    ],
    "note": [
      "Insertion of test functions and cost of testing."
    ],
    "pages": [
      "355–60"
    ],
    "title": [
      "'Derivation of High Quality Tests for Large Heterogeneous Circuits: Floating Point Options.'"
    ],
    "type": "article-journal",
    "volume": [
      "92"
    ]
  },
  {
    "author": [
      {
        "family": "Stroud",
        "given": "C.E."
      }
    ],
    "container-title": [
      "25th DAC"
    ],
    "date": [
      "1988"
    ],
    "note": [
      "System BIST for diagnostic purposes as opposed to for test only. Signatures give diagnostic information."
    ],
    "pages": [
      "3–8"
    ],
    "title": [
      "'An Automated BIST Approach for General Sequential Logic Synthesis.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sutlieff",
        "given": "C."
      }
    ],
    "container-title": [
      "IEE Review"
    ],
    "date": [
      "1991"
    ],
    "note": [
      "Good general introduction to problems and approach, with little technical detail. Good starter."
    ],
    "pages": [
      "27–31"
    ],
    "title": [
      "'Testing Time for ASICs.'"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Szygenda",
        "given": "S.A."
      },
      {
        "family": "Thompson",
        "given": "E.W."
      }
    ],
    "date": [
      "1975"
    ],
    "note": [
      "Computer, 8-3, March, 24—49 (Two papers."
    ],
    "title": [
      "'Digital Logic Simulation in a Time-Based, Table Driven Environment.'"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Takamatsu",
        "given": "Y."
      },
      {
        "family": "Kinoshita",
        "given": "K."
      }
    ],
    "container-title": [
      "Trans IEEE CAD-8"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "966–72"
    ],
    "title": [
      "'CONT: A Concurrent Test Generation System.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Takamine",
        "given": "Y."
      },
      {
        "family": "Miyamoto",
        "given": "S."
      },
      {
        "family": "Nagashima",
        "given": "S."
      },
      {
        "family": "Miyoshi",
        "given": "M."
      },
      {
        "family": "Kawube",
        "given": "S."
      }
    ],
    "container-title": [
      "25th DAC"
    ],
    "date": [
      "1988"
    ],
    "note": [
      "Claims suppression of 60% of total events."
    ],
    "pages": [
      "716–19"
    ],
    "title": [
      "'Clock Event Suppression Algorithm of VELVET and its Application to the S-820 Development.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Ulrich",
        "given": "E."
      }
    ],
    "container-title": [
      "17th DAC"
    ],
    "date": [
      "1980"
    ],
    "pages": [
      "560–63"
    ],
    "title": [
      "'Table Look-up Techniques for Fast and Flexible Digital Logic Simulation.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Ulrich",
        "given": "E.G."
      },
      {
        "family": "Baker",
        "given": "T."
      },
      {
        "family": "Williams",
        "given": "L.R."
      }
    ],
    "container-title": [
      "9th DAC"
    ],
    "date": [
      "1972"
    ],
    "note": [
      "Original paper on concurrent fault simulation."
    ],
    "pages": [
      "111–15"
    ],
    "title": [
      "'Fault-Test Analysis Techniques Based on a Logic Simulation.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Ulrich",
        "given": "E.G."
      },
      {
        "family": "Baker",
        "given": "T."
      }
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1974",
      "1972"
    ],
    "note": [
      "Good explanation - use with Ulrich et al."
    ],
    "pages": [
      "39–44"
    ],
    "title": [
      "'Concurrent Simulation of Nearly Identical Digital Networks.'"
    ],
    "type": "article-journal",
    "volume": [
      "7-4, Apr"
    ]
  },
  {
    "author": [
      {
        "family": "Ulrich",
        "given": "E."
      },
      {
        "family": "Suetsugu",
        "given": "I."
      }
    ],
    "container-title": [
      "VLSI Syst. Des"
    ],
    "date": [
      "1986"
    ],
    "note": [
      "Excellent review of event driven and fault simulation. Not technical."
    ],
    "pages": [
      "68–81"
    ],
    "title": [
      "'Techniques for Logic and Fault Simulation.'"
    ],
    "type": "article-journal",
    "volume": [
      "7, Oct"
    ]
  },
  {
    "author": [
      {
        "family": "Vellandi",
        "given": "B."
      },
      {
        "family": "Lightner",
        "given": "M."
      }
    ],
    "container-title": [
      "ED AC"
    ],
    "date": [
      "1992"
    ],
    "note": [
      "Asserts need to treat event processing as part of parallel system."
    ],
    "pages": [
      "81–7"
    ],
    "title": [
      "'Parallelism Extraction and Program Restructuring of VHDL for Parallel Simulation.'"
    ],
    "type": "article-journal",
    "volume": [
      "92"
    ]
  },
  {
    "author": [
      {
        "family": "Verhallen",
        "given": "Th J.W."
      },
      {
        "family": "Goor",
        "given": "A.J.",
        "particle": "van de"
      }
    ],
    "container-title": [
      "ED AC"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "350–4"
    ],
    "title": [
      "'Functional Testing of Modern Microprocessors.'"
    ],
    "type": "article-journal",
    "volume": [
      "92"
    ]
  },
  {
    "container-title": [
      "'VHDL Language Reference Manual.' IEEE Standard 1076-1987"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Visweswariah",
        "given": "C."
      },
      {
        "family": "Chadha",
        "given": "R."
      },
      {
        "family": "Chen",
        "given": "C.-F."
      }
    ],
    "container-title": [
      "25th DAC"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "376–82"
    ],
    "title": [
      "'Model Development and Verification for High Level Analogue Blocks.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Waicukauski",
        "given": "J.A."
      },
      {
        "family": "Eichelberger",
        "given": "E.B."
      },
      {
        "family": "Forlenza",
        "given": "D.O."
      },
      {
        "family": "Lindbloom",
        "given": "E."
      },
      {
        "family": "McCarthy",
        "given": "T."
      }
    ],
    "container-title": [
      "VLSI Design"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "20–32"
    ],
    "title": [
      "'Fault Simulation for Structured VLSI.'"
    ],
    "type": "article-journal",
    "volume": [
      "6, Dec"
    ]
  },
  {
    "author": [
      {
        "family": "Waicukauski",
        "given": "J.A."
      },
      {
        "family": "Lindbloom",
        "given": "E."
      },
      {
        "family": "Rosen",
        "given": "B.K."
      },
      {
        "family": "Iyengar",
        "given": "V.S."
      }
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1987"
    ],
    "note": [
      "Delay fault testing."
    ],
    "pages": [
      "32–8"
    ],
    "title": [
      "'Transition Fault Simulation.'"
    ],
    "type": "article-journal",
    "volume": [
      "4-2, Apr"
    ]
  },
  {
    "author": [
      {
        "family": "Wallace",
        "given": "D.E."
      },
      {
        "family": "Sequin",
        "given": "C.H."
      }
    ],
    "container-title": [
      "'ATV: An Abstract Timing Verifier.' 25th DAC"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "154–9"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L.-T."
      },
      {
        "family": "Hoover",
        "given": "N.E."
      },
      {
        "family": "Porter",
        "given": "E.H."
      },
      {
        "family": "Zasio",
        "given": "J.J."
      }
    ],
    "container-title": [
      "24th DAC"
    ],
    "date": [
      "1987"
    ],
    "note": [
      "Three approaches to LCC with advantages and disadvantages."
    ],
    "pages": [
      "2–8"
    ],
    "title": [
      "'SSIM: A Software Levelized Compiled-Code Simulator.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "J.-F."
      },
      {
        "family": "Kuo",
        "given": "T.-Y."
      },
      {
        "family": "Lee",
        "given": "J.-Y."
      }
    ],
    "container-title": [
      "26th DAC"
    ],
    "date": [
      "1989"
    ],
    "note": [
      "Fairly obvious theorems on avoiding hazards."
    ],
    "pages": [
      "726–9"
    ],
    "title": [
      "'A New Approach to Derive Robust Tests for Stuck-Open Faults in CMOS Combinational Logic Circuits.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Whetsel",
        "given": "L."
      }
    ],
    "container-title": [
      "Texas Instruments Technical Journal"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "48–59"
    ],
    "title": [
      "'A standard Test Bus and Boundary Scan Architecture.'"
    ],
    "type": "article-journal",
    "volume": [
      "July/August"
    ]
  },
  {
    "author": [
      {
        "family": "Widdoes",
        "given": "L.C."
      },
      {
        "family": "Harding",
        "given": "W.C."
      }
    ],
    "container-title": [
      "Electronic Design, Mar"
    ],
    "date": [
      "1984"
    ],
    "note": [
      "Realchip in VALID SCALD System. Good review of reasons for hardware modelling, even when ignoring breadboard section."
    ],
    "title": [
      "'CAE station uses Real Chips to Simulate VLSI-Based Systems.'"
    ],
    "type": "article-journal",
    "volume": [
      "22nd"
    ]
  },
  {
    "author": [
      {
        "family": "Widdoes",
        "given": "L.C."
      },
      {
        "family": "Stump",
        "given": "H."
      }
    ],
    "container-title": [
      "VLSI Design"
    ],
    "date": [
      "1988",
      "July"
    ],
    "note": [
      "Compares structural, behavioural and hardware modelling."
    ],
    "pages": [
      "98"
    ],
    "title": [
      "'Hardware Modelling.'"
    ],
    "type": "article-journal",
    "volume": [
      "9",
      "30-8"
    ]
  },
  {
    "author": [
      {
        "family": "Williams",
        "given": "T.W."
      },
      {
        "family": "Brown",
        "given": "N.C."
      }
    ],
    "container-title": [
      "Trans IEEE"
    ],
    "date": [
      "1981"
    ],
    "pages": [
      "987–8"
    ],
    "title": [
      "'Defect Level as a Function of Fault Coverage.'"
    ],
    "type": "article-journal",
    "volume": [
      "C-30"
    ]
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "K.E."
      },
      {
        "family": "Franklin",
        "given": "M.A."
      },
      {
        "family": "Chamberlain",
        "given": "R.D."
      },
      {
        "family": "Shing",
        "given": "B.L."
      }
    ],
    "container-title": [
      "'Statistics on Logic Simulation.' 23rd DAC"
    ],
    "date": [
      "1986"
    ],
    "note": [
      "Indicates the proportion of time spent in each of the phases of event driven simulation."
    ],
    "pages": [
      "13–19"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Wunderlich",
        "given": "H.-J."
      }
    ],
    "container-title": [
      "24th DAC"
    ],
    "date": [
      "1987"
    ],
    "note": [
      "Contains some interesting statistics on size of random pattern test sets."
    ],
    "pages": [
      "392–8"
    ],
    "title": [
      "'On Computing Optimised Input Probabilities for Random Test.'"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "H.G."
      },
      {
        "family": "Holburn",
        "given": "D.M."
      }
    ],
    "container-title": [
      "ED AC"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Index"
    ],
    "pages": [
      "266–70"
    ],
    "title": [
      "'A Hierarchical Approach to Timing Verification in CMOS VLSI Design.'"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  }
]
