<stg><name>positAdd</name>


<trans_list>

<trans id="259" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:0 %y_mantissa3_val_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %y_mantissa3_val

]]></Node>
<StgValue><ssdm name="y_mantissa3_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1 %y_exponent2_val_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %y_exponent2_val

]]></Node>
<StgValue><ssdm name="y_exponent2_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2 %y_regime1_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %y_regime1_val

]]></Node>
<StgValue><ssdm name="y_regime1_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3 %y_isZero_val_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %y_isZero_val

]]></Node>
<StgValue><ssdm name="y_isZero_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4 %y_sign_val_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %y_sign_val

]]></Node>
<StgValue><ssdm name="y_sign_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:5 %x_mantissa3_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %x_mantissa3

]]></Node>
<StgValue><ssdm name="x_mantissa3_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6 %x_exponent2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %x_exponent2

]]></Node>
<StgValue><ssdm name="x_exponent2_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:7 %x_regime1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %x_regime1

]]></Node>
<StgValue><ssdm name="x_regime1_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:8 %x_isZero_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %x_isZero

]]></Node>
<StgValue><ssdm name="x_isZero_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:9 %x_sign_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %x_sign

]]></Node>
<StgValue><ssdm name="x_sign_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:10 %icmp_ln541 = icmp_sgt  i6 %x_regime1_read, i6 %y_regime1_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln541"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:11 %sext_ln546 = sext i6 %x_regime1_read

]]></Node>
<StgValue><ssdm name="sext_ln546"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="1">
<![CDATA[
entry_ifconv:12 %zext_ln546 = zext i1 %x_exponent2_read

]]></Node>
<StgValue><ssdm name="zext_ln546"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:13 %sf_x = add i7 %sext_ln546, i7 %zext_ln546

]]></Node>
<StgValue><ssdm name="sf_x"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:14 %sext_ln547 = sext i6 %y_regime1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln547"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="1">
<![CDATA[
entry_ifconv:15 %zext_ln547 = zext i1 %y_exponent2_val_read

]]></Node>
<StgValue><ssdm name="zext_ln547"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:16 %sf_y = add i7 %sext_ln547, i7 %zext_ln547

]]></Node>
<StgValue><ssdm name="sf_y"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:17 %icmp_ln541_1 = icmp_eq  i6 %x_regime1_read, i6 %y_regime1_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln541_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:18 %xor_ln541 = xor i1 %y_exponent2_val_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln541"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:19 %and_ln541 = and i1 %icmp_ln541_1, i1 %x_exponent2_read

]]></Node>
<StgValue><ssdm name="and_ln541"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:20 %and_ln541_1 = and i1 %and_ln541, i1 %xor_ln541

]]></Node>
<StgValue><ssdm name="and_ln541_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:21 %xor_ln542 = xor i1 %x_exponent2_read, i1 %y_exponent2_val_read

]]></Node>
<StgValue><ssdm name="xor_ln542"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:22 %xor_ln542_1 = xor i1 %xor_ln542, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln542_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:23 %and_ln542 = and i1 %icmp_ln541_1, i1 %xor_ln542_1

]]></Node>
<StgValue><ssdm name="and_ln542"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:24 %icmp_ln542 = icmp_ult  i30 %x_mantissa3_read, i30 %y_mantissa3_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln542"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:25 %xor_ln542_2 = xor i1 %icmp_ln542, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln542_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:26 %and_ln542_1 = and i1 %and_ln542, i1 %xor_ln542_2

]]></Node>
<StgValue><ssdm name="and_ln542_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:27 %or_ln542 = or i1 %and_ln541_1, i1 %and_ln542_1

]]></Node>
<StgValue><ssdm name="or_ln542"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:28 %or_ln542_1 = or i1 %or_ln542, i1 %icmp_ln541

]]></Node>
<StgValue><ssdm name="or_ln542_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry_ifconv:29 %empty = select i1 %or_ln542_1, i30 %x_mantissa3_read, i30 %y_mantissa3_val_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="30">
<![CDATA[
entry_ifconv:30 %p_cast = zext i30 %empty

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:31 %empty_74 = select i1 %or_ln542_1, i7 %sf_x, i7 %sf_y

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:32 %empty_75 = select i1 %or_ln542_1, i1 %x_sign_read, i1 %y_sign_val_read

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:33 %empty_76 = select i1 %or_ln542_1, i7 %sf_y, i7 %sf_x

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry_ifconv:34 %mS = select i1 %or_ln542_1, i30 %y_mantissa3_val_read, i30 %x_mantissa3_read

]]></Node>
<StgValue><ssdm name="mS"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:35 %diff = sub i7 %empty_74, i7 %empty_76

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
entry_ifconv:36 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %diff, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="30">
<![CDATA[
entry_ifconv:37 %zext_ln558 = zext i30 %mS

]]></Node>
<StgValue><ssdm name="zext_ln558"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:38 %sub_ln558 = sub i7 0, i7 %diff

]]></Node>
<StgValue><ssdm name="sub_ln558"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="7">
<![CDATA[
entry_ifconv:39 %zext_ln558_1 = zext i7 %sub_ln558

]]></Node>
<StgValue><ssdm name="zext_ln558_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:40 %shl_ln558 = shl i32 %zext_ln558, i32 %zext_ln558_1

]]></Node>
<StgValue><ssdm name="shl_ln558"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="7">
<![CDATA[
entry_ifconv:41 %zext_ln558_2 = zext i7 %diff

]]></Node>
<StgValue><ssdm name="zext_ln558_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:42 %lshr_ln558 = lshr i32 %zext_ln558, i32 %zext_ln558_2

]]></Node>
<StgValue><ssdm name="lshr_ln558"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="32">
<![CDATA[
entry_ifconv:43 %trunc_ln558 = trunc i32 %shl_ln558

]]></Node>
<StgValue><ssdm name="trunc_ln558"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="31" op_0_bw="32">
<![CDATA[
entry_ifconv:44 %trunc_ln558_1 = trunc i32 %lshr_ln558

]]></Node>
<StgValue><ssdm name="trunc_ln558_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry_ifconv:45 %mS_1 = select i1 %tmp, i31 %trunc_ln558, i31 %trunc_ln558_1

]]></Node>
<StgValue><ssdm name="mS_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:46 %xor_ln559 = xor i1 %x_sign_read, i1 %y_sign_val_read

]]></Node>
<StgValue><ssdm name="xor_ln559"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:47 %mantissa = sub i31 %p_cast, i31 %mS_1

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:48 %mantissa_19 = add i31 %mS_1, i31 %p_cast

]]></Node>
<StgValue><ssdm name="mantissa_19"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="7">
<![CDATA[
entry_ifconv:216 %trunc_ln568 = trunc i7 %empty_74

]]></Node>
<StgValue><ssdm name="trunc_ln568"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:218 %icmp_ln601 = icmp_eq  i30 %x_mantissa3_read, i30 %y_mantissa3_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln601"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:219 %and_ln601 = and i1 %icmp_ln601, i1 %xor_ln559

]]></Node>
<StgValue><ssdm name="and_ln601"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:220 %and_ln601_1 = and i1 %and_ln601, i1 %and_ln542

]]></Node>
<StgValue><ssdm name="and_ln601_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:223 %and_ln611 = and i1 %y_isZero_val_read, i1 %x_exponent2_read

]]></Node>
<StgValue><ssdm name="and_ln611"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:224 %select_ln611_2 = select i1 %y_isZero_val_read, i1 %x_sign_read, i1 %empty_75

]]></Node>
<StgValue><ssdm name="select_ln611_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:225 %and_ln601_2 = and i1 %y_isZero_val_read, i1 %x_isZero_read

]]></Node>
<StgValue><ssdm name="and_ln601_2"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:226 %isZero = or i1 %and_ln601_2, i1 %and_ln601_1

]]></Node>
<StgValue><ssdm name="isZero"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:227 %or_ln605 = or i1 %and_ln601_1, i1 %y_isZero_val_read

]]></Node>
<StgValue><ssdm name="or_ln605"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:228 %xor_ln605 = xor i1 %or_ln605, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln605"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:229 %and_ln605 = and i1 %x_isZero_read, i1 %xor_ln605

]]></Node>
<StgValue><ssdm name="and_ln605"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:233 %sel_tmp1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %isZero, i1 %and_ln605

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="2" op_6_bw="1" op_7_bw="1" op_8_bw="2">
<![CDATA[
entry_ifconv:234 %exponent = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 0, i2 1, i1 %y_exponent2_val_read, i2 0, i1 %and_ln611, i1 0, i2 %sel_tmp1

]]></Node>
<StgValue><ssdm name="exponent"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="2" op_6_bw="1" op_7_bw="1" op_8_bw="2">
<![CDATA[
entry_ifconv:235 %sign = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 %empty_75, i2 1, i1 %y_sign_val_read, i2 0, i1 %select_ln611_2, i1 0, i2 %sel_tmp1

]]></Node>
<StgValue><ssdm name="sign"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="72" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry_ifconv:49 %mantissa_23 = select i1 %xor_ln559, i31 %mantissa, i31 %mantissa_19

]]></Node>
<StgValue><ssdm name="mantissa_23"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:50 %flag = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 30

]]></Node>
<StgValue><ssdm name="flag"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:51 %count = xor i1 %flag, i1 1

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="1">
<![CDATA[
entry_ifconv:52 %zext_ln97 = zext i1 %count

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:53 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 29

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry_ifconv:54 %count_1 = select i1 %flag, i2 %zext_ln97, i2 2

]]></Node>
<StgValue><ssdm name="count_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry_ifconv:55 %count_2 = select i1 %tmp_16, i2 %zext_ln97, i2 %count_1

]]></Node>
<StgValue><ssdm name="count_2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:56 %flag_1 = or i1 %flag, i1 %tmp_16

]]></Node>
<StgValue><ssdm name="flag_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:57 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 28

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:58 %add_ln101 = add i2 %count_2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry_ifconv:59 %count_3 = select i1 %flag_1, i2 %count_2, i2 %add_ln101

]]></Node>
<StgValue><ssdm name="count_3"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry_ifconv:60 %count_4 = select i1 %tmp_17, i2 %count_2, i2 %count_3

]]></Node>
<StgValue><ssdm name="count_4"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="2">
<![CDATA[
entry_ifconv:61 %zext_ln98 = zext i2 %count_4

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:62 %flag_2 = or i1 %tmp_17, i1 %flag_1

]]></Node>
<StgValue><ssdm name="flag_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:63 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 27

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:64 %add_ln101_1 = add i3 %zext_ln98, i3 1

]]></Node>
<StgValue><ssdm name="add_ln101_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry_ifconv:65 %count_5 = select i1 %flag_2, i3 %zext_ln98, i3 %add_ln101_1

]]></Node>
<StgValue><ssdm name="count_5"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry_ifconv:66 %count_6 = select i1 %tmp_18, i3 %zext_ln98, i3 %count_5

]]></Node>
<StgValue><ssdm name="count_6"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:67 %flag_3 = or i1 %tmp_18, i1 %flag_2

]]></Node>
<StgValue><ssdm name="flag_3"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:68 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 26

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:69 %add_ln101_2 = add i3 %count_6, i3 1

]]></Node>
<StgValue><ssdm name="add_ln101_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry_ifconv:70 %count_7 = select i1 %flag_3, i3 %count_6, i3 %add_ln101_2

]]></Node>
<StgValue><ssdm name="count_7"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry_ifconv:71 %count_8 = select i1 %tmp_19, i3 %count_6, i3 %count_7

]]></Node>
<StgValue><ssdm name="count_8"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:72 %flag_4 = or i1 %tmp_19, i1 %flag_3

]]></Node>
<StgValue><ssdm name="flag_4"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:73 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:74 %add_ln101_3 = add i3 %count_8, i3 1

]]></Node>
<StgValue><ssdm name="add_ln101_3"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry_ifconv:75 %count_9 = select i1 %flag_4, i3 %count_8, i3 %add_ln101_3

]]></Node>
<StgValue><ssdm name="count_9"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry_ifconv:76 %count_10 = select i1 %tmp_20, i3 %count_8, i3 %count_9

]]></Node>
<StgValue><ssdm name="count_10"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:77 %flag_5 = or i1 %tmp_20, i1 %flag_4

]]></Node>
<StgValue><ssdm name="flag_5"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:78 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 24

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:79 %add_ln101_4 = add i3 %count_10, i3 1

]]></Node>
<StgValue><ssdm name="add_ln101_4"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry_ifconv:80 %count_11 = select i1 %flag_5, i3 %count_10, i3 %add_ln101_4

]]></Node>
<StgValue><ssdm name="count_11"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry_ifconv:81 %count_12 = select i1 %tmp_21, i3 %count_10, i3 %count_11

]]></Node>
<StgValue><ssdm name="count_12"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="3">
<![CDATA[
entry_ifconv:82 %zext_ln98_1 = zext i3 %count_12

]]></Node>
<StgValue><ssdm name="zext_ln98_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:83 %flag_6 = or i1 %tmp_21, i1 %flag_5

]]></Node>
<StgValue><ssdm name="flag_6"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:84 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 23

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:85 %add_ln101_5 = add i4 %zext_ln98_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln101_5"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry_ifconv:86 %count_13 = select i1 %flag_6, i4 %zext_ln98_1, i4 %add_ln101_5

]]></Node>
<StgValue><ssdm name="count_13"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry_ifconv:87 %count_14 = select i1 %tmp_22, i4 %zext_ln98_1, i4 %count_13

]]></Node>
<StgValue><ssdm name="count_14"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:88 %flag_7 = or i1 %tmp_22, i1 %flag_6

]]></Node>
<StgValue><ssdm name="flag_7"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:89 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:94 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 21

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:99 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 20

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:104 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 19

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:109 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 18

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:114 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 17

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:119 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 16

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:125 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 15

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:130 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 14

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:135 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 13

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:140 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 12

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:145 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 11

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:150 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 10

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:155 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 9

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:160 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 8

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:165 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 7

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:170 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 6

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:175 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 5

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:180 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 4

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:185 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 3

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:190 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 2

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:195 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 1

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="134" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_7" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:90 %add_ln101_6 = add i4 %count_14, i4 1

]]></Node>
<StgValue><ssdm name="add_ln101_6"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry_ifconv:91 %count_15 = select i1 %flag_7, i4 %count_14, i4 %add_ln101_6

]]></Node>
<StgValue><ssdm name="count_15"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry_ifconv:92 %count_16 = select i1 %tmp_23, i4 %count_14, i4 %count_15

]]></Node>
<StgValue><ssdm name="count_16"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:93 %flag_8 = or i1 %tmp_23, i1 %flag_7

]]></Node>
<StgValue><ssdm name="flag_8"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:95 %add_ln101_7 = add i4 %count_16, i4 1

]]></Node>
<StgValue><ssdm name="add_ln101_7"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry_ifconv:96 %count_17 = select i1 %flag_8, i4 %count_16, i4 %add_ln101_7

]]></Node>
<StgValue><ssdm name="count_17"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry_ifconv:97 %count_18 = select i1 %tmp_24, i4 %count_16, i4 %count_17

]]></Node>
<StgValue><ssdm name="count_18"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:98 %flag_9 = or i1 %tmp_24, i1 %flag_8

]]></Node>
<StgValue><ssdm name="flag_9"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:100 %add_ln101_8 = add i4 %count_18, i4 1

]]></Node>
<StgValue><ssdm name="add_ln101_8"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry_ifconv:101 %count_19 = select i1 %flag_9, i4 %count_18, i4 %add_ln101_8

]]></Node>
<StgValue><ssdm name="count_19"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry_ifconv:102 %count_20 = select i1 %tmp_25, i4 %count_18, i4 %count_19

]]></Node>
<StgValue><ssdm name="count_20"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:103 %flag_10 = or i1 %tmp_25, i1 %flag_9

]]></Node>
<StgValue><ssdm name="flag_10"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:105 %add_ln101_9 = add i4 %count_20, i4 1

]]></Node>
<StgValue><ssdm name="add_ln101_9"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry_ifconv:106 %count_21 = select i1 %flag_10, i4 %count_20, i4 %add_ln101_9

]]></Node>
<StgValue><ssdm name="count_21"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry_ifconv:107 %count_22 = select i1 %tmp_26, i4 %count_20, i4 %count_21

]]></Node>
<StgValue><ssdm name="count_22"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:108 %flag_11 = or i1 %tmp_26, i1 %flag_10

]]></Node>
<StgValue><ssdm name="flag_11"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:110 %add_ln101_10 = add i4 %count_22, i4 1

]]></Node>
<StgValue><ssdm name="add_ln101_10"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry_ifconv:111 %count_23 = select i1 %flag_11, i4 %count_22, i4 %add_ln101_10

]]></Node>
<StgValue><ssdm name="count_23"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry_ifconv:112 %count_24 = select i1 %tmp_27, i4 %count_22, i4 %count_23

]]></Node>
<StgValue><ssdm name="count_24"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:113 %flag_12 = or i1 %tmp_27, i1 %flag_11

]]></Node>
<StgValue><ssdm name="flag_12"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="154" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_12" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:115 %add_ln101_11 = add i4 %count_24, i4 1

]]></Node>
<StgValue><ssdm name="add_ln101_11"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry_ifconv:116 %count_25 = select i1 %flag_12, i4 %count_24, i4 %add_ln101_11

]]></Node>
<StgValue><ssdm name="count_25"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry_ifconv:117 %count_26 = select i1 %tmp_28, i4 %count_24, i4 %count_25

]]></Node>
<StgValue><ssdm name="count_26"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:118 %flag_13 = or i1 %tmp_28, i1 %flag_12

]]></Node>
<StgValue><ssdm name="flag_13"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:120 %add_ln101_12 = add i4 %count_26, i4 1

]]></Node>
<StgValue><ssdm name="add_ln101_12"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry_ifconv:121 %count_27 = select i1 %flag_13, i4 %count_26, i4 %add_ln101_12

]]></Node>
<StgValue><ssdm name="count_27"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry_ifconv:122 %count_28 = select i1 %tmp_29, i4 %count_26, i4 %count_27

]]></Node>
<StgValue><ssdm name="count_28"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="4">
<![CDATA[
entry_ifconv:123 %zext_ln98_2 = zext i4 %count_28

]]></Node>
<StgValue><ssdm name="zext_ln98_2"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:124 %flag_14 = or i1 %tmp_29, i1 %flag_13

]]></Node>
<StgValue><ssdm name="flag_14"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:126 %add_ln101_13 = add i5 %zext_ln98_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln101_13"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:127 %count_29 = select i1 %flag_14, i5 %zext_ln98_2, i5 %add_ln101_13

]]></Node>
<StgValue><ssdm name="count_29"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:128 %count_30 = select i1 %tmp_30, i5 %zext_ln98_2, i5 %count_29

]]></Node>
<StgValue><ssdm name="count_30"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:129 %flag_15 = or i1 %tmp_30, i1 %flag_14

]]></Node>
<StgValue><ssdm name="flag_15"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:131 %add_ln101_14 = add i5 %count_30, i5 1

]]></Node>
<StgValue><ssdm name="add_ln101_14"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:132 %count_31 = select i1 %flag_15, i5 %count_30, i5 %add_ln101_14

]]></Node>
<StgValue><ssdm name="count_31"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:133 %count_32 = select i1 %tmp_31, i5 %count_30, i5 %count_31

]]></Node>
<StgValue><ssdm name="count_32"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:134 %flag_16 = or i1 %tmp_31, i1 %flag_15

]]></Node>
<StgValue><ssdm name="flag_16"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:136 %add_ln101_15 = add i5 %count_32, i5 1

]]></Node>
<StgValue><ssdm name="add_ln101_15"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:137 %count_33 = select i1 %flag_16, i5 %count_32, i5 %add_ln101_15

]]></Node>
<StgValue><ssdm name="count_33"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:138 %count_34 = select i1 %tmp_32, i5 %count_32, i5 %count_33

]]></Node>
<StgValue><ssdm name="count_34"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:139 %flag_17 = or i1 %tmp_32, i1 %flag_16

]]></Node>
<StgValue><ssdm name="flag_17"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="175" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_17" val="0"/>
<literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:141 %add_ln101_16 = add i5 %count_34, i5 1

]]></Node>
<StgValue><ssdm name="add_ln101_16"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:142 %count_35 = select i1 %flag_17, i5 %count_34, i5 %add_ln101_16

]]></Node>
<StgValue><ssdm name="count_35"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:143 %count_36 = select i1 %tmp_33, i5 %count_34, i5 %count_35

]]></Node>
<StgValue><ssdm name="count_36"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:144 %flag_18 = or i1 %tmp_33, i1 %flag_17

]]></Node>
<StgValue><ssdm name="flag_18"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:146 %add_ln101_17 = add i5 %count_36, i5 1

]]></Node>
<StgValue><ssdm name="add_ln101_17"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:147 %count_37 = select i1 %flag_18, i5 %count_36, i5 %add_ln101_17

]]></Node>
<StgValue><ssdm name="count_37"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:148 %count_38 = select i1 %tmp_34, i5 %count_36, i5 %count_37

]]></Node>
<StgValue><ssdm name="count_38"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:149 %flag_19 = or i1 %tmp_34, i1 %flag_18

]]></Node>
<StgValue><ssdm name="flag_19"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:151 %add_ln101_18 = add i5 %count_38, i5 1

]]></Node>
<StgValue><ssdm name="add_ln101_18"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:152 %count_39 = select i1 %flag_19, i5 %count_38, i5 %add_ln101_18

]]></Node>
<StgValue><ssdm name="count_39"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:153 %count_40 = select i1 %tmp_35, i5 %count_38, i5 %count_39

]]></Node>
<StgValue><ssdm name="count_40"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:154 %flag_20 = or i1 %tmp_35, i1 %flag_19

]]></Node>
<StgValue><ssdm name="flag_20"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:156 %add_ln101_19 = add i5 %count_40, i5 1

]]></Node>
<StgValue><ssdm name="add_ln101_19"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:157 %count_41 = select i1 %flag_20, i5 %count_40, i5 %add_ln101_19

]]></Node>
<StgValue><ssdm name="count_41"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:158 %count_42 = select i1 %tmp_36, i5 %count_40, i5 %count_41

]]></Node>
<StgValue><ssdm name="count_42"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:159 %flag_21 = or i1 %tmp_36, i1 %flag_20

]]></Node>
<StgValue><ssdm name="flag_21"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:161 %add_ln101_20 = add i5 %count_42, i5 1

]]></Node>
<StgValue><ssdm name="add_ln101_20"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:162 %count_43 = select i1 %flag_21, i5 %count_42, i5 %add_ln101_20

]]></Node>
<StgValue><ssdm name="count_43"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:163 %count_44 = select i1 %tmp_37, i5 %count_42, i5 %count_43

]]></Node>
<StgValue><ssdm name="count_44"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:164 %flag_22 = or i1 %tmp_37, i1 %flag_21

]]></Node>
<StgValue><ssdm name="flag_22"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="195" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_22" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:166 %add_ln101_21 = add i5 %count_44, i5 1

]]></Node>
<StgValue><ssdm name="add_ln101_21"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:167 %count_45 = select i1 %flag_22, i5 %count_44, i5 %add_ln101_21

]]></Node>
<StgValue><ssdm name="count_45"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:168 %count_46 = select i1 %tmp_38, i5 %count_44, i5 %count_45

]]></Node>
<StgValue><ssdm name="count_46"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:169 %flag_23 = or i1 %tmp_38, i1 %flag_22

]]></Node>
<StgValue><ssdm name="flag_23"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:171 %add_ln101_22 = add i5 %count_46, i5 1

]]></Node>
<StgValue><ssdm name="add_ln101_22"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:172 %count_47 = select i1 %flag_23, i5 %count_46, i5 %add_ln101_22

]]></Node>
<StgValue><ssdm name="count_47"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:173 %count_48 = select i1 %tmp_39, i5 %count_46, i5 %count_47

]]></Node>
<StgValue><ssdm name="count_48"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:174 %flag_24 = or i1 %tmp_39, i1 %flag_23

]]></Node>
<StgValue><ssdm name="flag_24"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:176 %add_ln101_23 = add i5 %count_48, i5 1

]]></Node>
<StgValue><ssdm name="add_ln101_23"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:177 %count_49 = select i1 %flag_24, i5 %count_48, i5 %add_ln101_23

]]></Node>
<StgValue><ssdm name="count_49"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:178 %count_50 = select i1 %tmp_40, i5 %count_48, i5 %count_49

]]></Node>
<StgValue><ssdm name="count_50"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:179 %flag_25 = or i1 %tmp_40, i1 %flag_24

]]></Node>
<StgValue><ssdm name="flag_25"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:181 %add_ln101_24 = add i5 %count_50, i5 1

]]></Node>
<StgValue><ssdm name="add_ln101_24"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:182 %count_51 = select i1 %flag_25, i5 %count_50, i5 %add_ln101_24

]]></Node>
<StgValue><ssdm name="count_51"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:183 %count_52 = select i1 %tmp_41, i5 %count_50, i5 %count_51

]]></Node>
<StgValue><ssdm name="count_52"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:184 %flag_26 = or i1 %tmp_41, i1 %flag_25

]]></Node>
<StgValue><ssdm name="flag_26"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:186 %add_ln101_25 = add i5 %count_52, i5 1

]]></Node>
<StgValue><ssdm name="add_ln101_25"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:187 %count_53 = select i1 %flag_26, i5 %count_52, i5 %add_ln101_25

]]></Node>
<StgValue><ssdm name="count_53"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:188 %count_54 = select i1 %tmp_42, i5 %count_52, i5 %count_53

]]></Node>
<StgValue><ssdm name="count_54"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:189 %flag_27 = or i1 %tmp_42, i1 %flag_26

]]></Node>
<StgValue><ssdm name="flag_27"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="215" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_27" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:191 %add_ln101_26 = add i5 %count_54, i5 1

]]></Node>
<StgValue><ssdm name="add_ln101_26"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:192 %count_55 = select i1 %flag_27, i5 %count_54, i5 %add_ln101_26

]]></Node>
<StgValue><ssdm name="count_55"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:193 %count_56 = select i1 %tmp_43, i5 %count_54, i5 %count_55

]]></Node>
<StgValue><ssdm name="count_56"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:194 %flag_28 = or i1 %tmp_43, i1 %flag_27

]]></Node>
<StgValue><ssdm name="flag_28"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:196 %add_ln101_27 = add i5 %count_56, i5 1

]]></Node>
<StgValue><ssdm name="add_ln101_27"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:197 %count_57 = select i1 %flag_28, i5 %count_56, i5 %add_ln101_27

]]></Node>
<StgValue><ssdm name="count_57"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:198 %count_58 = select i1 %tmp_44, i5 %count_56, i5 %count_57

]]></Node>
<StgValue><ssdm name="count_58"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:199 %flag_29 = or i1 %tmp_44, i1 %flag_28

]]></Node>
<StgValue><ssdm name="flag_29"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="31">
<![CDATA[
entry_ifconv:200 %trunc_ln100 = trunc i31 %mantissa_23

]]></Node>
<StgValue><ssdm name="trunc_ln100"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:201 %add_ln101_28 = add i5 %count_58, i5 1

]]></Node>
<StgValue><ssdm name="add_ln101_28"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:202 %count_59 = select i1 %flag_29, i5 %count_58, i5 %add_ln101_28

]]></Node>
<StgValue><ssdm name="count_59"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:203 %count_60 = select i1 %trunc_ln100, i5 %count_58, i5 %count_59

]]></Node>
<StgValue><ssdm name="count_60"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="5">
<![CDATA[
entry_ifconv:204 %zext_ln98_3 = zext i5 %count_60

]]></Node>
<StgValue><ssdm name="zext_ln98_3"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:205 %SA = add i6 %zext_ln98_3, i6 63

]]></Node>
<StgValue><ssdm name="SA"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="y_isZero_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="6">
<![CDATA[
entry_ifconv:206 %sext_ln529 = sext i6 %SA

]]></Node>
<StgValue><ssdm name="sext_ln529"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="y_isZero_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:207 %icmp_ln567 = icmp_ne  i5 %count_60, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln567"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="y_isZero_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:208 %zext_ln567 = zext i31 %mantissa_23

]]></Node>
<StgValue><ssdm name="zext_ln567"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="y_isZero_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:209 %shl_ln567 = shl i32 %zext_ln567, i32 %sext_ln529

]]></Node>
<StgValue><ssdm name="shl_ln567"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="y_isZero_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:210 %sub_ln567 = sub i6 1, i6 %zext_ln98_3

]]></Node>
<StgValue><ssdm name="sub_ln567"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="y_isZero_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="6">
<![CDATA[
entry_ifconv:211 %sext_ln567 = sext i6 %sub_ln567

]]></Node>
<StgValue><ssdm name="sext_ln567"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="y_isZero_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:212 %lshr_ln567 = lshr i32 %zext_ln567, i32 %sext_ln567

]]></Node>
<StgValue><ssdm name="lshr_ln567"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="y_isZero_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="30" op_0_bw="32">
<![CDATA[
entry_ifconv:213 %trunc_ln594 = trunc i32 %shl_ln567

]]></Node>
<StgValue><ssdm name="trunc_ln594"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="y_isZero_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="30" op_0_bw="32">
<![CDATA[
entry_ifconv:214 %trunc_ln594_1 = trunc i32 %lshr_ln567

]]></Node>
<StgValue><ssdm name="trunc_ln594_1"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="y_isZero_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry_ifconv:215 %mantissa_21 = select i1 %icmp_ln567, i30 %trunc_ln594, i30 %trunc_ln594_1

]]></Node>
<StgValue><ssdm name="mantissa_21"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="y_isZero_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:217 %regime = sub i6 %trunc_ln568, i6 %SA

]]></Node>
<StgValue><ssdm name="regime"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry_ifconv:221 %select_ln611 = select i1 %y_isZero_val_read, i30 %x_mantissa3_read, i30 %mantissa_21

]]></Node>
<StgValue><ssdm name="select_ln611"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:222 %select_ln611_1 = select i1 %y_isZero_val_read, i6 %x_regime1_read, i6 %regime

]]></Node>
<StgValue><ssdm name="select_ln611_1"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
entry_ifconv:230 %sel_tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %isZero, i1 %and_ln605, i1 0

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="6" op_3_bw="3" op_4_bw="6" op_5_bw="3" op_6_bw="6" op_7_bw="6" op_8_bw="3">
<![CDATA[
entry_ifconv:232 %regime_13 = sparsemux i6 @_ssdm_op_SparseMux.ap_auto.3i6.i6.i3, i3 4, i6 0, i3 2, i6 %y_regime1_val_read, i3 0, i6 %select_ln611_1, i6 0, i3 %sel_tmp

]]></Node>
<StgValue><ssdm name="regime_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="244" st_id="8" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="30" op_0_bw="30" op_1_bw="3" op_2_bw="30" op_3_bw="3" op_4_bw="30" op_5_bw="3" op_6_bw="30" op_7_bw="30" op_8_bw="3">
<![CDATA[
entry_ifconv:231 %mantissa_24 = sparsemux i30 @_ssdm_op_SparseMux.ap_auto.3i30.i30.i3, i3 4, i30 0, i3 2, i30 %y_mantissa3_val_read, i3 0, i30 %select_ln611, i30 0, i3 %sel_tmp

]]></Node>
<StgValue><ssdm name="mantissa_24"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="39" op_0_bw="39" op_1_bw="1">
<![CDATA[
entry_ifconv:236 %newret = insertvalue i39 <undef>, i1 %sign

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="39" op_0_bw="39" op_1_bw="1">
<![CDATA[
entry_ifconv:237 %newret2 = insertvalue i39 %newret, i1 %isZero

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="39" op_0_bw="39" op_1_bw="6">
<![CDATA[
entry_ifconv:238 %newret4 = insertvalue i39 %newret2, i6 %regime_13

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="39" op_0_bw="39" op_1_bw="1">
<![CDATA[
entry_ifconv:239 %newret6 = insertvalue i39 %newret4, i1 %exponent

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="39" op_0_bw="39" op_1_bw="30">
<![CDATA[
entry_ifconv:240 %newret8 = insertvalue i39 %newret6, i30 %mantissa_24

]]></Node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="39">
<![CDATA[
entry_ifconv:241 %ret_ln542 = ret i39 %newret8

]]></Node>
<StgValue><ssdm name="ret_ln542"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
