
/root/projects/compiled/non_crypto/stripped/intel_lmbench.git_lat_sem_3eeda1d6_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	b538b9a8 	ldrlt	fp, [r8, #-2472]!	; 0xfffff658
   4:	68084605 	stmdavs	r8, {r0, r2, r9, sl, lr}
   8:	b930460c 	ldmdblt	r0!, {r2, r3, r9, sl, lr}
   c:	68602200 	stmdavs	r0!, {r9, sp}^
  10:	e8bd4611 	pop	{r0, r4, r9, sl, lr}
  14:	f7ff4038 			; <UNDEFINED> instruction: 0xf7ff4038
  18:	2109bffe 	strdcs	fp, [r9, -lr]
  1c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  20:	462a6820 	strtmi	r6, [sl], -r0, lsr #16
  24:	f7ff4629 			; <UNDEFINED> instruction: 0xf7ff4629
  28:	6025fffe 	strdvs	pc, [r5], -lr	; <UNPREDICTABLE>
  2c:	4770e7ee 	ldrbmi	lr, [r0, -lr, ror #15]!
  30:	2201b570 	andcs	fp, r1, #112, 10	; 0x1c000000
  34:	b0842600 	addlt	r2, r4, r0, lsl #12
  38:	f6cf2301 			; <UNDEFINED> instruction: 0xf6cf2301
  3c:	460473ff 			; <UNDEFINED> instruction: 0x460473ff
  40:	9202460d 	andls	r4, r2, #13631488	; 0xd00000
  44:	e9cd4a14 	stmib	sp, {r2, r4, r9, fp, lr}^
  48:	466e3600 	strbtmi	r3, [lr], -r0, lsl #12
  4c:	447a4b13 	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
  50:	681b58d3 	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
  54:	f04f9303 			; <UNDEFINED> instruction: 0xf04f9303
  58:	b1740300 	cmnlt	r4, r0, lsl #6
  5c:	22026868 	andcs	r6, r2, #104, 16	; 0x680000
  60:	3c014631 	stccc	6, cr4, [r1], {49}	; 0x31
  64:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  68:	daf62800 	ble	0xffd8a070
  6c:	4478480c 	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
  70:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  74:	f7ff2001 			; <UNDEFINED> instruction: 0xf7ff2001
  78:	4a0afffe 	bmi	0x2c0078
  7c:	447a4b07 	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
  80:	681a58d3 	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
  84:	405a9b03 	subsmi	r9, sl, r3, lsl #22
  88:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
  8c:	b004d101 	andlt	sp, r4, r1, lsl #2
  90:	f7ffbd70 			; <UNDEFINED> instruction: 0xf7ffbd70
  94:	bf00fffe 	svclt	0x0000fffe
  98:	00000046 	andeq	r0, r0, r6, asr #32
  9c:	00000000 	andeq	r0, r0, r0
  a0:	0000002e 	andeq	r0, r0, lr, lsr #32
  a4:	00000022 	andeq	r0, r0, r2, lsr #32
  a8:	2501b500 	strcs	fp, [r1, #-1280]	; 0xfffffb00
  ac:	b0854918 	addlt	r4, r5, r8, lsl r9
  b0:	44794b18 	ldrbtmi	r4, [r9], #-2840	; 0xfffff4e8
  b4:	462a466e 	strtmi	r4, [sl], -lr, ror #12
  b8:	f8ad4604 			; <UNDEFINED> instruction: 0xf8ad4604
  bc:	f8cd5000 			; <UNDEFINED> instruction: 0xf8cd5000
  c0:	58cb5002 	stmiapl	fp, {r1, ip, lr}^
  c4:	681b4631 	ldmdavs	fp, {r0, r4, r5, r9, sl, lr}
  c8:	f04f9303 			; <UNDEFINED> instruction: 0xf04f9303
  cc:	f7ff0300 			; <UNDEFINED> instruction: 0xf7ff0300
  d0:	2800fffe 	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  d4:	2300db15 	movwcs	sp, #2837	; 0xb15
  d8:	73fff6cf 	mvnsvc	pc, #217055232	; 0xcf00000
  dc:	3280f44f 	addcc	pc, r0, #1325400064	; 0x4f000000
  e0:	e9cd9502 	stmib	sp, {r1, r8, sl, ip, pc}^
  e4:	22023200 	andcs	r3, r2, #0, 4
  e8:	46204631 			; <UNDEFINED> instruction: 0x46204631
  ec:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  f0:	daf82800 	ble	0xffe0a0f8
  f4:	44784808 	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
  f8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  fc:	f7ff2001 			; <UNDEFINED> instruction: 0xf7ff2001
 100:	4806fffe 	stmdami	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 104:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 108:	4628fffe 	qsub8mi	pc, r8, lr	; <UNPREDICTABLE>
 10c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 110:	0000005a 	andeq	r0, r0, sl, asr r0
 114:	00000000 	andeq	r0, r0, r0
 118:	0000001e 	andeq	r0, r0, lr, lsl r0
 11c:	00000014 	andeq	r0, r0, r4, lsl r0
 120:	4e1cb570 	mrcmi	5, 0, fp, cr12, cr0, {3}
 124:	b100447e 	tstlt	r0, lr, ror r4
 128:	460dbd70 			; <UNDEFINED> instruction: 0x460dbd70
 12c:	f44f4604 	vst1.8	{d20-d22}, [pc], r4
 130:	210262f0 	strdcs	r6, [r2, -r0]
 134:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 138:	22104623 	andscs	r4, r0, #36700160	; 0x2300000
 13c:	60684621 	rsbvs	r4, r8, r1, lsr #12
 140:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 144:	22104623 	andscs	r4, r0, #36700160	; 0x2300000
 148:	68682101 	stmdavs	r8!, {r0, r8, sp}^
 14c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 150:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 154:	46212201 	strtmi	r2, [r1], -r1, lsl #4
 158:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 15c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 160:	60281c43 	eorvs	r1, r8, r3, asr #24
 164:	480cd105 	stmdami	ip, {r0, r2, r8, ip, lr, pc}
 168:	4070e8bd 	ldrhtmi	lr, [r0], #-141	; 0xffffff73
 16c:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 170:	2800bffe 	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}
 174:	4b09d1d8 	blmi	0x2748dc
 178:	58f1200f 	ldmpl	r1!, {r0, r1, r2, r3, sp}^
 17c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 180:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 184:	46112201 	ldrmi	r2, [r1], -r1, lsl #4
 188:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 18c:	f7ff6868 			; <UNDEFINED> instruction: 0xf7ff6868
 190:	bf00fffe 	svclt	0x0000fffe
 194:	0000006c 	andeq	r0, r0, ip, rrx
 198:	00000028 	andeq	r0, r0, r8, lsr #32
 19c:	00000000 	andeq	r0, r0, r0

Disassembly of section .text.startup:

00000000 <.text.startup>:
   0:	4b4a4a49 	blmi	0x129292c
   4:	e92d447a 	push	{r1, r3, r4, r5, r6, sl, lr}
   8:	4e494ff0 	mcrmi	15, 2, r4, cr9, cr0, {7}
   c:	f8dfb08b 			; <UNDEFINED> instruction: 0xf8dfb08b
  10:	58d3b124 	ldmpl	r3, {r2, r5, r8, ip, sp, pc}^
  14:	460d4604 	strmi	r4, [sp], -r4, lsl #12
  18:	0a0bf04f 	beq	0x2fc15c
  1c:	9309681b 	movwls	r6, #38939	; 0x981b
  20:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
  24:	f04f4b44 			; <UNDEFINED> instruction: 0xf04f4b44
  28:	447e0900 	ldrbtmi	r0, [lr], #-2304	; 0xfffff700
  2c:	270144fb 			; <UNDEFINED> instruction: 0x270144fb
  30:	8108f8df 	ldrdhi	pc, [r8, -pc]
  34:	9305447b 	movwls	r4, #21627	; 0x547b
  38:	463244f8 			; <UNDEFINED> instruction: 0x463244f8
  3c:	46204629 	strtmi	r4, [r0], -r9, lsr #12
  40:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  44:	d0111c43 	andsle	r1, r1, r3, asr #24
  48:	d0532850 	subsle	r2, r3, r0, asr r8
  4c:	d0472857 	suble	r2, r7, r7, asr r8
  50:	d03b284e 	eorsle	r2, fp, lr, asr #16
  54:	4629465a 			; <UNDEFINED> instruction: 0x4629465a
  58:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
  5c:	4632fffe 	shsub8mi	pc, r2, lr	; <UNPREDICTABLE>
  60:	46204629 	strtmi	r4, [r0], -r9, lsr #12
  64:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  68:	d1ed1c43 	mvnle	r1, r3, asr #24
  6c:	f8584b34 			; <UNDEFINED> instruction: 0xf8584b34
  70:	681b3003 	ldmdavs	fp, {r0, r1, ip, sp}
  74:	db4d42a3 	blle	0x1350b08
  78:	ab074a32 	blge	0x1d2948
  7c:	24004932 	strcs	r4, [r0], #-2354	; 0xfffff6ce
  80:	447a4832 	ldrbtmi	r4, [sl], #-2098	; 0xfffff7ce
  84:	e9cd4479 	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
  88:	4478a302 	ldrbtmi	sl, [r8], #-770	; 0xfffffcfe
  8c:	7900e9cd 	stmdbvc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
  90:	2340f244 	movtcs	pc, #580	; 0x244	; <UNPREDICTABLE>
  94:	030ff2c0 	movweq	pc, #62144	; 0xf2c0	; <UNPREDICTABLE>
  98:	f7ff9407 			; <UNDEFINED> instruction: 0xf7ff9407
  9c:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
  a0:	1802fffe 	stmdane	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  a4:	eb41482a 	bl	0x1052154
  a8:	44780301 	ldrbtmi	r0, [r8], #-769	; 0xfffffcff
  ac:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  b0:	4b1e4a28 	blmi	0x792958
  b4:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
  b8:	9b09681a 	blls	0x25a128
  bc:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
  c0:	d12e0300 			; <UNDEFINED> instruction: 0xd12e0300
  c4:	b00b4620 	andlt	r4, fp, r0, lsr #12
  c8:	8ff0e8bd 	svchi	0x00f0e8bd
  cc:	220a4b22 	andcs	r4, sl, #34816	; 0x8800
  d0:	f8582100 			; <UNDEFINED> instruction: 0xf8582100
  d4:	68183003 	ldmdavs	r8, {r0, r1, ip, sp}
  d8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  dc:	e7ac4682 	str	r4, [ip, r2, lsl #13]!
  e0:	220a4b1d 	andcs	r4, sl, #29696	; 0x7400
  e4:	f8582100 			; <UNDEFINED> instruction: 0xf8582100
  e8:	68183003 	ldmdavs	r8, {r0, r1, ip, sp}
  ec:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  f0:	e7a24681 	str	r4, [r2, r1, lsl #13]!
  f4:	220a4b18 	andcs	r4, sl, #24, 22	; 0x6000
  f8:	f8582100 			; <UNDEFINED> instruction: 0xf8582100
  fc:	68183003 	ldmdavs	r8, {r0, r1, ip, sp}
 100:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 104:	dc981e07 	ldcle	14, cr1, [r8], {7}
 108:	46299a05 	strtmi	r9, [r9], -r5, lsl #20
 10c:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
 110:	e792fffe 			; <UNDEFINED> instruction: 0xe792fffe
 114:	46294a11 			; <UNDEFINED> instruction: 0x46294a11
 118:	447a4620 	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
 11c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 120:	f7ffe7aa 			; <UNDEFINED> instruction: 0xf7ffe7aa
 124:	bf00fffe 	svclt	0x0000fffe
 128:	00000120 	andeq	r0, r0, r0, lsr #2
 12c:	00000000 	andeq	r0, r0, r0
 130:	00000102 	andeq	r0, r0, r2, lsl #2
 134:	00000104 	andeq	r0, r0, r4, lsl #2
 138:	00000100 	andeq	r0, r0, r0, lsl #2
 13c:	00000100 	andeq	r0, r0, r0, lsl #2
 140:	00000000 	andeq	r0, r0, r0
 144:	000000be 	strheq	r0, [r0], -lr
 148:	000000c0 	andeq	r0, r0, r0, asr #1
 14c:	000000be 	strheq	r0, [r0], -lr
 150:	000000a2 	andeq	r0, r0, r2, lsr #1
 154:	0000009c 	muleq	r0, ip, r0
 158:	00000000 	andeq	r0, r0, r0
 15c:	0000003e 	andeq	r0, r0, lr, lsr r0
