DECL|LMS9DS0_MFD_MASK_CTRL_REG4_XM_P2_INT1|macro|LMS9DS0_MFD_MASK_CTRL_REG4_XM_P2_INT1
DECL|LMS9DS0_MFD_SHIFT_ACT_DUR_ACTD|macro|LMS9DS0_MFD_SHIFT_ACT_DUR_ACTD
DECL|LMS9DS0_MFD_SHIFT_CLICK_SRC_DC|macro|LMS9DS0_MFD_SHIFT_CLICK_SRC_DC
DECL|LMS9DS0_MFD_SHIFT_FIFO_SRC_REG_EMPTY|macro|LMS9DS0_MFD_SHIFT_FIFO_SRC_REG_EMPTY
DECL|LMS9DS0_MFD_SHIFT_FIFO_SRC_REG_WTM|macro|LMS9DS0_MFD_SHIFT_FIFO_SRC_REG_WTM
DECL|LMS9DS0_MFD_SHIFT_INT_GEN_1_DURATION_D|macro|LMS9DS0_MFD_SHIFT_INT_GEN_1_DURATION_D
DECL|LMS9DS0_MFD_SHIFT_TIME_LIMIT_TLI|macro|LMS9DS0_MFD_SHIFT_TIME_LIMIT_TLI
DECL|LMS9Ds0_MFD_SHIFT_INT_GEN_2_REG_XLIE|macro|LMS9Ds0_MFD_SHIFT_INT_GEN_2_REG_XLIE
DECL|LSM9DS0_MFD_ACCEL_DEFAULT_AODR|macro|LSM9DS0_MFD_ACCEL_DEFAULT_AODR
DECL|LSM9DS0_MFD_ACCEL_DEFAULT_AODR|macro|LSM9DS0_MFD_ACCEL_DEFAULT_AODR
DECL|LSM9DS0_MFD_ACCEL_DEFAULT_AODR|macro|LSM9DS0_MFD_ACCEL_DEFAULT_AODR
DECL|LSM9DS0_MFD_ACCEL_DEFAULT_AODR|macro|LSM9DS0_MFD_ACCEL_DEFAULT_AODR
DECL|LSM9DS0_MFD_ACCEL_DEFAULT_AODR|macro|LSM9DS0_MFD_ACCEL_DEFAULT_AODR
DECL|LSM9DS0_MFD_ACCEL_DEFAULT_AODR|macro|LSM9DS0_MFD_ACCEL_DEFAULT_AODR
DECL|LSM9DS0_MFD_ACCEL_DEFAULT_AODR|macro|LSM9DS0_MFD_ACCEL_DEFAULT_AODR
DECL|LSM9DS0_MFD_ACCEL_DEFAULT_AODR|macro|LSM9DS0_MFD_ACCEL_DEFAULT_AODR
DECL|LSM9DS0_MFD_ACCEL_DEFAULT_AODR|macro|LSM9DS0_MFD_ACCEL_DEFAULT_AODR
DECL|LSM9DS0_MFD_ACCEL_DEFAULT_AODR|macro|LSM9DS0_MFD_ACCEL_DEFAULT_AODR
DECL|LSM9DS0_MFD_ACCEL_DEFAULT_AODR|macro|LSM9DS0_MFD_ACCEL_DEFAULT_AODR
DECL|LSM9DS0_MFD_ACCEL_DEFAULT_FS|macro|LSM9DS0_MFD_ACCEL_DEFAULT_FS
DECL|LSM9DS0_MFD_ACCEL_DEFAULT_FS|macro|LSM9DS0_MFD_ACCEL_DEFAULT_FS
DECL|LSM9DS0_MFD_ACCEL_DEFAULT_FS|macro|LSM9DS0_MFD_ACCEL_DEFAULT_FS
DECL|LSM9DS0_MFD_ACCEL_DEFAULT_FS|macro|LSM9DS0_MFD_ACCEL_DEFAULT_FS
DECL|LSM9DS0_MFD_ACCEL_DEFAULT_FS|macro|LSM9DS0_MFD_ACCEL_DEFAULT_FS
DECL|LSM9DS0_MFD_ACCEL_DISABLED|macro|LSM9DS0_MFD_ACCEL_DISABLED
DECL|LSM9DS0_MFD_ACCEL_DISABLED|macro|LSM9DS0_MFD_ACCEL_DISABLED
DECL|LSM9DS0_MFD_ACCEL_DISABLED|macro|LSM9DS0_MFD_ACCEL_DISABLED
DECL|LSM9DS0_MFD_ACCEL_ENABLE_X|macro|LSM9DS0_MFD_ACCEL_ENABLE_X
DECL|LSM9DS0_MFD_ACCEL_ENABLE_X|macro|LSM9DS0_MFD_ACCEL_ENABLE_X
DECL|LSM9DS0_MFD_ACCEL_ENABLE_Y|macro|LSM9DS0_MFD_ACCEL_ENABLE_Y
DECL|LSM9DS0_MFD_ACCEL_ENABLE_Y|macro|LSM9DS0_MFD_ACCEL_ENABLE_Y
DECL|LSM9DS0_MFD_ACCEL_ENABLE_Z|macro|LSM9DS0_MFD_ACCEL_ENABLE_Z
DECL|LSM9DS0_MFD_ACCEL_ENABLE_Z|macro|LSM9DS0_MFD_ACCEL_ENABLE_Z
DECL|LSM9DS0_MFD_ACCEL_FORCE_MAX_MODR_50|macro|LSM9DS0_MFD_ACCEL_FORCE_MAX_MODR_50
DECL|LSM9DS0_MFD_ACCEL_FORCE_MAX_MODR_50|macro|LSM9DS0_MFD_ACCEL_FORCE_MAX_MODR_50
DECL|LSM9DS0_MFD_ACCEL_FORCE_MAX_MODR_50|macro|LSM9DS0_MFD_ACCEL_FORCE_MAX_MODR_50
DECL|LSM9DS0_MFD_ACCEL_FORCE_MAX_MODR_50|macro|LSM9DS0_MFD_ACCEL_FORCE_MAX_MODR_50
DECL|LSM9DS0_MFD_ACCEL_FORCE_MAX_MODR_50|macro|LSM9DS0_MFD_ACCEL_FORCE_MAX_MODR_50
DECL|LSM9DS0_MFD_ATTR_SET_ACCEL|macro|LSM9DS0_MFD_ATTR_SET_ACCEL
DECL|LSM9DS0_MFD_ATTR_SET_ACCEL|macro|LSM9DS0_MFD_ATTR_SET_ACCEL
DECL|LSM9DS0_MFD_ATTR_SET_MAGN|macro|LSM9DS0_MFD_ATTR_SET_MAGN
DECL|LSM9DS0_MFD_ATTR_SET_MAGN|macro|LSM9DS0_MFD_ATTR_SET_MAGN
DECL|LSM9DS0_MFD_ATTR_SET|macro|LSM9DS0_MFD_ATTR_SET
DECL|LSM9DS0_MFD_I2C_ADDR|macro|LSM9DS0_MFD_I2C_ADDR
DECL|LSM9DS0_MFD_MAGN_DEFAULT_FS|macro|LSM9DS0_MFD_MAGN_DEFAULT_FS
DECL|LSM9DS0_MFD_MAGN_DEFAULT_FS|macro|LSM9DS0_MFD_MAGN_DEFAULT_FS
DECL|LSM9DS0_MFD_MAGN_DEFAULT_FS|macro|LSM9DS0_MFD_MAGN_DEFAULT_FS
DECL|LSM9DS0_MFD_MAGN_DEFAULT_FS|macro|LSM9DS0_MFD_MAGN_DEFAULT_FS
DECL|LSM9DS0_MFD_MAGN_DEFAULT_M_ODR|macro|LSM9DS0_MFD_MAGN_DEFAULT_M_ODR
DECL|LSM9DS0_MFD_MAGN_DEFAULT_M_ODR|macro|LSM9DS0_MFD_MAGN_DEFAULT_M_ODR
DECL|LSM9DS0_MFD_MAGN_DEFAULT_M_ODR|macro|LSM9DS0_MFD_MAGN_DEFAULT_M_ODR
DECL|LSM9DS0_MFD_MAGN_DEFAULT_M_ODR|macro|LSM9DS0_MFD_MAGN_DEFAULT_M_ODR
DECL|LSM9DS0_MFD_MAGN_DEFAULT_M_ODR|macro|LSM9DS0_MFD_MAGN_DEFAULT_M_ODR
DECL|LSM9DS0_MFD_MAGN_DEFAULT_M_ODR|macro|LSM9DS0_MFD_MAGN_DEFAULT_M_ODR
DECL|LSM9DS0_MFD_MAGN_DEFAULT_M_ODR|macro|LSM9DS0_MFD_MAGN_DEFAULT_M_ODR
DECL|LSM9DS0_MFD_MAGN_DISABLED|macro|LSM9DS0_MFD_MAGN_DISABLED
DECL|LSM9DS0_MFD_MASK_ACT_DUR_ACTD|macro|LSM9DS0_MFD_MASK_ACT_DUR_ACTD
DECL|LSM9DS0_MFD_MASK_ACT_THS_ACTHS|macro|LSM9DS0_MFD_MASK_ACT_THS_ACTHS
DECL|LSM9DS0_MFD_MASK_CLICK_CFG_XD|macro|LSM9DS0_MFD_MASK_CLICK_CFG_XD
DECL|LSM9DS0_MFD_MASK_CLICK_CFG_XS|macro|LSM9DS0_MFD_MASK_CLICK_CFG_XS
DECL|LSM9DS0_MFD_MASK_CLICK_CFG_YD|macro|LSM9DS0_MFD_MASK_CLICK_CFG_YD
DECL|LSM9DS0_MFD_MASK_CLICK_CFG_YS|macro|LSM9DS0_MFD_MASK_CLICK_CFG_YS
DECL|LSM9DS0_MFD_MASK_CLICK_CFG_ZD|macro|LSM9DS0_MFD_MASK_CLICK_CFG_ZD
DECL|LSM9DS0_MFD_MASK_CLICK_CFG_ZS|macro|LSM9DS0_MFD_MASK_CLICK_CFG_ZS
DECL|LSM9DS0_MFD_MASK_CLICK_SRC_DC|macro|LSM9DS0_MFD_MASK_CLICK_SRC_DC
DECL|LSM9DS0_MFD_MASK_CLICK_SRC_IA|macro|LSM9DS0_MFD_MASK_CLICK_SRC_IA
DECL|LSM9DS0_MFD_MASK_CLICK_SRC_SC|macro|LSM9DS0_MFD_MASK_CLICK_SRC_SC
DECL|LSM9DS0_MFD_MASK_CLICK_SRC_S|macro|LSM9DS0_MFD_MASK_CLICK_SRC_S
DECL|LSM9DS0_MFD_MASK_CLICK_SRC_X|macro|LSM9DS0_MFD_MASK_CLICK_SRC_X
DECL|LSM9DS0_MFD_MASK_CLICK_SRC_Y|macro|LSM9DS0_MFD_MASK_CLICK_SRC_Y
DECL|LSM9DS0_MFD_MASK_CLICK_SRC_Z|macro|LSM9DS0_MFD_MASK_CLICK_SRC_Z
DECL|LSM9DS0_MFD_MASK_CLICK_THS_THS|macro|LSM9DS0_MFD_MASK_CLICK_THS_THS
DECL|LSM9DS0_MFD_MASK_CTRL_REG0_XM_BOOT|macro|LSM9DS0_MFD_MASK_CTRL_REG0_XM_BOOT
DECL|LSM9DS0_MFD_MASK_CTRL_REG0_XM_FIFO_EN|macro|LSM9DS0_MFD_MASK_CTRL_REG0_XM_FIFO_EN
DECL|LSM9DS0_MFD_MASK_CTRL_REG0_XM_HPIS1|macro|LSM9DS0_MFD_MASK_CTRL_REG0_XM_HPIS1
DECL|LSM9DS0_MFD_MASK_CTRL_REG0_XM_HPIS2|macro|LSM9DS0_MFD_MASK_CTRL_REG0_XM_HPIS2
DECL|LSM9DS0_MFD_MASK_CTRL_REG0_XM_HP_C|macro|LSM9DS0_MFD_MASK_CTRL_REG0_XM_HP_C
DECL|LSM9DS0_MFD_MASK_CTRL_REG0_XM_WTM_EN|macro|LSM9DS0_MFD_MASK_CTRL_REG0_XM_WTM_EN
DECL|LSM9DS0_MFD_MASK_CTRL_REG1_XM_AODR|macro|LSM9DS0_MFD_MASK_CTRL_REG1_XM_AODR
DECL|LSM9DS0_MFD_MASK_CTRL_REG1_XM_AXEN|macro|LSM9DS0_MFD_MASK_CTRL_REG1_XM_AXEN
DECL|LSM9DS0_MFD_MASK_CTRL_REG1_XM_AYEN|macro|LSM9DS0_MFD_MASK_CTRL_REG1_XM_AYEN
DECL|LSM9DS0_MFD_MASK_CTRL_REG1_XM_AZEN|macro|LSM9DS0_MFD_MASK_CTRL_REG1_XM_AZEN
DECL|LSM9DS0_MFD_MASK_CTRL_REG1_XM_BDU|macro|LSM9DS0_MFD_MASK_CTRL_REG1_XM_BDU
DECL|LSM9DS0_MFD_MASK_CTRL_REG2_XM_ABW|macro|LSM9DS0_MFD_MASK_CTRL_REG2_XM_ABW
DECL|LSM9DS0_MFD_MASK_CTRL_REG2_XM_AFS|macro|LSM9DS0_MFD_MASK_CTRL_REG2_XM_AFS
DECL|LSM9DS0_MFD_MASK_CTRL_REG2_XM_AST|macro|LSM9DS0_MFD_MASK_CTRL_REG2_XM_AST
DECL|LSM9DS0_MFD_MASK_CTRL_REG2_XM_SIM|macro|LSM9DS0_MFD_MASK_CTRL_REG2_XM_SIM
DECL|LSM9DS0_MFD_MASK_CTRL_REG3_XM_P1_BOOT|macro|LSM9DS0_MFD_MASK_CTRL_REG3_XM_P1_BOOT
DECL|LSM9DS0_MFD_MASK_CTRL_REG3_XM_P1_DRDYA|macro|LSM9DS0_MFD_MASK_CTRL_REG3_XM_P1_DRDYA
DECL|LSM9DS0_MFD_MASK_CTRL_REG3_XM_P1_DRDYM|macro|LSM9DS0_MFD_MASK_CTRL_REG3_XM_P1_DRDYM
DECL|LSM9DS0_MFD_MASK_CTRL_REG3_XM_P1_EMPTY|macro|LSM9DS0_MFD_MASK_CTRL_REG3_XM_P1_EMPTY
DECL|LSM9DS0_MFD_MASK_CTRL_REG3_XM_P1_INT1|macro|LSM9DS0_MFD_MASK_CTRL_REG3_XM_P1_INT1
DECL|LSM9DS0_MFD_MASK_CTRL_REG3_XM_P1_INT2|macro|LSM9DS0_MFD_MASK_CTRL_REG3_XM_P1_INT2
DECL|LSM9DS0_MFD_MASK_CTRL_REG3_XM_P1_INTM|macro|LSM9DS0_MFD_MASK_CTRL_REG3_XM_P1_INTM
DECL|LSM9DS0_MFD_MASK_CTRL_REG3_XM_P1_TAP|macro|LSM9DS0_MFD_MASK_CTRL_REG3_XM_P1_TAP
DECL|LSM9DS0_MFD_MASK_CTRL_REG4_XM_P2_DRDYA|macro|LSM9DS0_MFD_MASK_CTRL_REG4_XM_P2_DRDYA
DECL|LSM9DS0_MFD_MASK_CTRL_REG4_XM_P2_DRDYM|macro|LSM9DS0_MFD_MASK_CTRL_REG4_XM_P2_DRDYM
DECL|LSM9DS0_MFD_MASK_CTRL_REG4_XM_P2_INT2|macro|LSM9DS0_MFD_MASK_CTRL_REG4_XM_P2_INT2
DECL|LSM9DS0_MFD_MASK_CTRL_REG4_XM_P2_INTM|macro|LSM9DS0_MFD_MASK_CTRL_REG4_XM_P2_INTM
DECL|LSM9DS0_MFD_MASK_CTRL_REG4_XM_P2_OVR|macro|LSM9DS0_MFD_MASK_CTRL_REG4_XM_P2_OVR
DECL|LSM9DS0_MFD_MASK_CTRL_REG4_XM_P2_TAP|macro|LSM9DS0_MFD_MASK_CTRL_REG4_XM_P2_TAP
DECL|LSM9DS0_MFD_MASK_CTRL_REG4_XM_P2_WTM|macro|LSM9DS0_MFD_MASK_CTRL_REG4_XM_P2_WTM
DECL|LSM9DS0_MFD_MASK_CTRL_REG5_XM_LIR1|macro|LSM9DS0_MFD_MASK_CTRL_REG5_XM_LIR1
DECL|LSM9DS0_MFD_MASK_CTRL_REG5_XM_LIR2|macro|LSM9DS0_MFD_MASK_CTRL_REG5_XM_LIR2
DECL|LSM9DS0_MFD_MASK_CTRL_REG5_XM_M_ODR|macro|LSM9DS0_MFD_MASK_CTRL_REG5_XM_M_ODR
DECL|LSM9DS0_MFD_MASK_CTRL_REG5_XM_M_RES|macro|LSM9DS0_MFD_MASK_CTRL_REG5_XM_M_RES
DECL|LSM9DS0_MFD_MASK_CTRL_REG5_XM_TEMP_EN|macro|LSM9DS0_MFD_MASK_CTRL_REG5_XM_TEMP_EN
DECL|LSM9DS0_MFD_MASK_CTRL_REG6_XM_MFS|macro|LSM9DS0_MFD_MASK_CTRL_REG6_XM_MFS
DECL|LSM9DS0_MFD_MASK_CTRL_REG7_XM_AFDS|macro|LSM9DS0_MFD_MASK_CTRL_REG7_XM_AFDS
DECL|LSM9DS0_MFD_MASK_CTRL_REG7_XM_AHPM|macro|LSM9DS0_MFD_MASK_CTRL_REG7_XM_AHPM
DECL|LSM9DS0_MFD_MASK_CTRL_REG7_XM_MD|macro|LSM9DS0_MFD_MASK_CTRL_REG7_XM_MD
DECL|LSM9DS0_MFD_MASK_CTRL_REG7_XM_MLP|macro|LSM9DS0_MFD_MASK_CTRL_REG7_XM_MLP
DECL|LSM9DS0_MFD_MASK_FIFO_CTRL_REG_FM|macro|LSM9DS0_MFD_MASK_FIFO_CTRL_REG_FM
DECL|LSM9DS0_MFD_MASK_FIFO_CTRL_REG_FTH|macro|LSM9DS0_MFD_MASK_FIFO_CTRL_REG_FTH
DECL|LSM9DS0_MFD_MASK_FIFO_SRC_REG_EMPTY|macro|LSM9DS0_MFD_MASK_FIFO_SRC_REG_EMPTY
DECL|LSM9DS0_MFD_MASK_FIFO_SRC_REG_FSS|macro|LSM9DS0_MFD_MASK_FIFO_SRC_REG_FSS
DECL|LSM9DS0_MFD_MASK_FIFO_SRC_REG_OVRN|macro|LSM9DS0_MFD_MASK_FIFO_SRC_REG_OVRN
DECL|LSM9DS0_MFD_MASK_FIFO_SRC_REG_WTM|macro|LSM9DS0_MFD_MASK_FIFO_SRC_REG_WTM
DECL|LSM9DS0_MFD_MASK_INT_CTRL_REG_M_4D|macro|LSM9DS0_MFD_MASK_INT_CTRL_REG_M_4D
DECL|LSM9DS0_MFD_MASK_INT_CTRL_REG_M_IEA|macro|LSM9DS0_MFD_MASK_INT_CTRL_REG_M_IEA
DECL|LSM9DS0_MFD_MASK_INT_CTRL_REG_M_IEL|macro|LSM9DS0_MFD_MASK_INT_CTRL_REG_M_IEL
DECL|LSM9DS0_MFD_MASK_INT_CTRL_REG_M_MIEN|macro|LSM9DS0_MFD_MASK_INT_CTRL_REG_M_MIEN
DECL|LSM9DS0_MFD_MASK_INT_CTRL_REG_M_PP_OD|macro|LSM9DS0_MFD_MASK_INT_CTRL_REG_M_PP_OD
DECL|LSM9DS0_MFD_MASK_INT_CTRL_REG_M_XMIEN|macro|LSM9DS0_MFD_MASK_INT_CTRL_REG_M_XMIEN
DECL|LSM9DS0_MFD_MASK_INT_CTRL_REG_M_YMIEN|macro|LSM9DS0_MFD_MASK_INT_CTRL_REG_M_YMIEN
DECL|LSM9DS0_MFD_MASK_INT_CTRL_REG_M_ZMIEN|macro|LSM9DS0_MFD_MASK_INT_CTRL_REG_M_ZMIEN
DECL|LSM9DS0_MFD_MASK_INT_GEN_1_DURATION_D|macro|LSM9DS0_MFD_MASK_INT_GEN_1_DURATION_D
DECL|LSM9DS0_MFD_MASK_INT_GEN_1_REG_6D|macro|LSM9DS0_MFD_MASK_INT_GEN_1_REG_6D
DECL|LSM9DS0_MFD_MASK_INT_GEN_1_REG_AOI|macro|LSM9DS0_MFD_MASK_INT_GEN_1_REG_AOI
DECL|LSM9DS0_MFD_MASK_INT_GEN_1_REG_XHIE|macro|LSM9DS0_MFD_MASK_INT_GEN_1_REG_XHIE
DECL|LSM9DS0_MFD_MASK_INT_GEN_1_REG_XLIE|macro|LSM9DS0_MFD_MASK_INT_GEN_1_REG_XLIE
DECL|LSM9DS0_MFD_MASK_INT_GEN_1_REG_YHIE|macro|LSM9DS0_MFD_MASK_INT_GEN_1_REG_YHIE
DECL|LSM9DS0_MFD_MASK_INT_GEN_1_REG_YLIE|macro|LSM9DS0_MFD_MASK_INT_GEN_1_REG_YLIE
DECL|LSM9DS0_MFD_MASK_INT_GEN_1_REG_ZHIE|macro|LSM9DS0_MFD_MASK_INT_GEN_1_REG_ZHIE
DECL|LSM9DS0_MFD_MASK_INT_GEN_1_REG_ZLIE|macro|LSM9DS0_MFD_MASK_INT_GEN_1_REG_ZLIE
DECL|LSM9DS0_MFD_MASK_INT_GEN_1_SRC_IA|macro|LSM9DS0_MFD_MASK_INT_GEN_1_SRC_IA
DECL|LSM9DS0_MFD_MASK_INT_GEN_1_SRC_XH|macro|LSM9DS0_MFD_MASK_INT_GEN_1_SRC_XH
DECL|LSM9DS0_MFD_MASK_INT_GEN_1_SRC_XL|macro|LSM9DS0_MFD_MASK_INT_GEN_1_SRC_XL
DECL|LSM9DS0_MFD_MASK_INT_GEN_1_SRC_YH|macro|LSM9DS0_MFD_MASK_INT_GEN_1_SRC_YH
DECL|LSM9DS0_MFD_MASK_INT_GEN_1_SRC_YL|macro|LSM9DS0_MFD_MASK_INT_GEN_1_SRC_YL
DECL|LSM9DS0_MFD_MASK_INT_GEN_1_SRC_ZH|macro|LSM9DS0_MFD_MASK_INT_GEN_1_SRC_ZH
DECL|LSM9DS0_MFD_MASK_INT_GEN_1_SRC_ZL|macro|LSM9DS0_MFD_MASK_INT_GEN_1_SRC_ZL
DECL|LSM9DS0_MFD_MASK_INT_GEN_1_THS_THS|macro|LSM9DS0_MFD_MASK_INT_GEN_1_THS_THS
DECL|LSM9DS0_MFD_MASK_INT_GEN_2_DURATION_D|macro|LSM9DS0_MFD_MASK_INT_GEN_2_DURATION_D
DECL|LSM9DS0_MFD_MASK_INT_GEN_2_REG_6D|macro|LSM9DS0_MFD_MASK_INT_GEN_2_REG_6D
DECL|LSM9DS0_MFD_MASK_INT_GEN_2_REG_AOI|macro|LSM9DS0_MFD_MASK_INT_GEN_2_REG_AOI
DECL|LSM9DS0_MFD_MASK_INT_GEN_2_REG_XHIE|macro|LSM9DS0_MFD_MASK_INT_GEN_2_REG_XHIE
DECL|LSM9DS0_MFD_MASK_INT_GEN_2_REG_XLIE|macro|LSM9DS0_MFD_MASK_INT_GEN_2_REG_XLIE
DECL|LSM9DS0_MFD_MASK_INT_GEN_2_REG_YHIE|macro|LSM9DS0_MFD_MASK_INT_GEN_2_REG_YHIE
DECL|LSM9DS0_MFD_MASK_INT_GEN_2_REG_YLIE|macro|LSM9DS0_MFD_MASK_INT_GEN_2_REG_YLIE
DECL|LSM9DS0_MFD_MASK_INT_GEN_2_REG_ZHIE|macro|LSM9DS0_MFD_MASK_INT_GEN_2_REG_ZHIE
DECL|LSM9DS0_MFD_MASK_INT_GEN_2_REG_ZLIE|macro|LSM9DS0_MFD_MASK_INT_GEN_2_REG_ZLIE
DECL|LSM9DS0_MFD_MASK_INT_GEN_2_SRC_IA|macro|LSM9DS0_MFD_MASK_INT_GEN_2_SRC_IA
DECL|LSM9DS0_MFD_MASK_INT_GEN_2_SRC_XH|macro|LSM9DS0_MFD_MASK_INT_GEN_2_SRC_XH
DECL|LSM9DS0_MFD_MASK_INT_GEN_2_SRC_XL|macro|LSM9DS0_MFD_MASK_INT_GEN_2_SRC_XL
DECL|LSM9DS0_MFD_MASK_INT_GEN_2_SRC_YH|macro|LSM9DS0_MFD_MASK_INT_GEN_2_SRC_YH
DECL|LSM9DS0_MFD_MASK_INT_GEN_2_SRC_YL|macro|LSM9DS0_MFD_MASK_INT_GEN_2_SRC_YL
DECL|LSM9DS0_MFD_MASK_INT_GEN_2_SRC_ZH|macro|LSM9DS0_MFD_MASK_INT_GEN_2_SRC_ZH
DECL|LSM9DS0_MFD_MASK_INT_GEN_2_SRC_ZL|macro|LSM9DS0_MFD_MASK_INT_GEN_2_SRC_ZL
DECL|LSM9DS0_MFD_MASK_INT_GEN_2_THS_THS|macro|LSM9DS0_MFD_MASK_INT_GEN_2_THS_THS
DECL|LSM9DS0_MFD_MASK_INT_SRC_REG_M_MINT|macro|LSM9DS0_MFD_MASK_INT_SRC_REG_M_MINT
DECL|LSM9DS0_MFD_MASK_INT_SRC_REG_M_MROI|macro|LSM9DS0_MFD_MASK_INT_SRC_REG_M_MROI
DECL|LSM9DS0_MFD_MASK_INT_SRC_REG_M_M_NTH_X|macro|LSM9DS0_MFD_MASK_INT_SRC_REG_M_M_NTH_X
DECL|LSM9DS0_MFD_MASK_INT_SRC_REG_M_M_NTH_Y|macro|LSM9DS0_MFD_MASK_INT_SRC_REG_M_M_NTH_Y
DECL|LSM9DS0_MFD_MASK_INT_SRC_REG_M_M_NTH_Z|macro|LSM9DS0_MFD_MASK_INT_SRC_REG_M_M_NTH_Z
DECL|LSM9DS0_MFD_MASK_INT_SRC_REG_M_M_PTH_X|macro|LSM9DS0_MFD_MASK_INT_SRC_REG_M_M_PTH_X
DECL|LSM9DS0_MFD_MASK_INT_SRC_REG_M_M_PTH_Y|macro|LSM9DS0_MFD_MASK_INT_SRC_REG_M_M_PTH_Y
DECL|LSM9DS0_MFD_MASK_INT_SRC_REG_M_M_PTH_Z|macro|LSM9DS0_MFD_MASK_INT_SRC_REG_M_M_PTH_Z
DECL|LSM9DS0_MFD_MASK_STATUS_REG_A_XADA|macro|LSM9DS0_MFD_MASK_STATUS_REG_A_XADA
DECL|LSM9DS0_MFD_MASK_STATUS_REG_A_XAOR|macro|LSM9DS0_MFD_MASK_STATUS_REG_A_XAOR
DECL|LSM9DS0_MFD_MASK_STATUS_REG_A_YADA|macro|LSM9DS0_MFD_MASK_STATUS_REG_A_YADA
DECL|LSM9DS0_MFD_MASK_STATUS_REG_A_YAOR|macro|LSM9DS0_MFD_MASK_STATUS_REG_A_YAOR
DECL|LSM9DS0_MFD_MASK_STATUS_REG_A_ZADA|macro|LSM9DS0_MFD_MASK_STATUS_REG_A_ZADA
DECL|LSM9DS0_MFD_MASK_STATUS_REG_A_ZAOR|macro|LSM9DS0_MFD_MASK_STATUS_REG_A_ZAOR
DECL|LSM9DS0_MFD_MASK_STATUS_REG_A_ZYXADA|macro|LSM9DS0_MFD_MASK_STATUS_REG_A_ZYXADA
DECL|LSM9DS0_MFD_MASK_STATUS_REG_A_ZYXAOR|macro|LSM9DS0_MFD_MASK_STATUS_REG_A_ZYXAOR
DECL|LSM9DS0_MFD_MASK_STATUS_REG_M_XMDA|macro|LSM9DS0_MFD_MASK_STATUS_REG_M_XMDA
DECL|LSM9DS0_MFD_MASK_STATUS_REG_M_XMOR|macro|LSM9DS0_MFD_MASK_STATUS_REG_M_XMOR
DECL|LSM9DS0_MFD_MASK_STATUS_REG_M_YMDA|macro|LSM9DS0_MFD_MASK_STATUS_REG_M_YMDA
DECL|LSM9DS0_MFD_MASK_STATUS_REG_M_YMOR|macro|LSM9DS0_MFD_MASK_STATUS_REG_M_YMOR
DECL|LSM9DS0_MFD_MASK_STATUS_REG_M_ZMDA|macro|LSM9DS0_MFD_MASK_STATUS_REG_M_ZMDA
DECL|LSM9DS0_MFD_MASK_STATUS_REG_M_ZMOR|macro|LSM9DS0_MFD_MASK_STATUS_REG_M_ZMOR
DECL|LSM9DS0_MFD_MASK_STATUS_REG_M_ZYXMDA|macro|LSM9DS0_MFD_MASK_STATUS_REG_M_ZYXMDA
DECL|LSM9DS0_MFD_MASK_STATUS_REG_M_ZYXMOR|macro|LSM9DS0_MFD_MASK_STATUS_REG_M_ZYXMOR
DECL|LSM9DS0_MFD_MASK_TIME_LATENCY_TLA|macro|LSM9DS0_MFD_MASK_TIME_LATENCY_TLA
DECL|LSM9DS0_MFD_MASK_TIME_LIMIT_TLI|macro|LSM9DS0_MFD_MASK_TIME_LIMIT_TLI
DECL|LSM9DS0_MFD_MASK_TIME_WINDOW_TW|macro|LSM9DS0_MFD_MASK_TIME_WINDOW_TW
DECL|LSM9DS0_MFD_REG_ACT_DUR|macro|LSM9DS0_MFD_REG_ACT_DUR
DECL|LSM9DS0_MFD_REG_ACT_THS|macro|LSM9DS0_MFD_REG_ACT_THS
DECL|LSM9DS0_MFD_REG_CLICK_CFG|macro|LSM9DS0_MFD_REG_CLICK_CFG
DECL|LSM9DS0_MFD_REG_CLICK_SRC|macro|LSM9DS0_MFD_REG_CLICK_SRC
DECL|LSM9DS0_MFD_REG_CLICK_THS|macro|LSM9DS0_MFD_REG_CLICK_THS
DECL|LSM9DS0_MFD_REG_CTRL_REG0_XM|macro|LSM9DS0_MFD_REG_CTRL_REG0_XM
DECL|LSM9DS0_MFD_REG_CTRL_REG1_XM|macro|LSM9DS0_MFD_REG_CTRL_REG1_XM
DECL|LSM9DS0_MFD_REG_CTRL_REG2_XM|macro|LSM9DS0_MFD_REG_CTRL_REG2_XM
DECL|LSM9DS0_MFD_REG_CTRL_REG3_XM|macro|LSM9DS0_MFD_REG_CTRL_REG3_XM
DECL|LSM9DS0_MFD_REG_CTRL_REG4_XM|macro|LSM9DS0_MFD_REG_CTRL_REG4_XM
DECL|LSM9DS0_MFD_REG_CTRL_REG5_XM|macro|LSM9DS0_MFD_REG_CTRL_REG5_XM
DECL|LSM9DS0_MFD_REG_CTRL_REG6_XM|macro|LSM9DS0_MFD_REG_CTRL_REG6_XM
DECL|LSM9DS0_MFD_REG_CTRL_REG7_XM|macro|LSM9DS0_MFD_REG_CTRL_REG7_XM
DECL|LSM9DS0_MFD_REG_FIFO_CTRL_REG|macro|LSM9DS0_MFD_REG_FIFO_CTRL_REG
DECL|LSM9DS0_MFD_REG_FIFO_SRC_REG|macro|LSM9DS0_MFD_REG_FIFO_SRC_REG
DECL|LSM9DS0_MFD_REG_INT_CTRL_REG_M|macro|LSM9DS0_MFD_REG_INT_CTRL_REG_M
DECL|LSM9DS0_MFD_REG_INT_GEN_1_DURATION|macro|LSM9DS0_MFD_REG_INT_GEN_1_DURATION
DECL|LSM9DS0_MFD_REG_INT_GEN_1_REG|macro|LSM9DS0_MFD_REG_INT_GEN_1_REG
DECL|LSM9DS0_MFD_REG_INT_GEN_1_SRC|macro|LSM9DS0_MFD_REG_INT_GEN_1_SRC
DECL|LSM9DS0_MFD_REG_INT_GEN_1_THS|macro|LSM9DS0_MFD_REG_INT_GEN_1_THS
DECL|LSM9DS0_MFD_REG_INT_GEN_2_DURATION|macro|LSM9DS0_MFD_REG_INT_GEN_2_DURATION
DECL|LSM9DS0_MFD_REG_INT_GEN_2_REG|macro|LSM9DS0_MFD_REG_INT_GEN_2_REG
DECL|LSM9DS0_MFD_REG_INT_GEN_2_SRC|macro|LSM9DS0_MFD_REG_INT_GEN_2_SRC
DECL|LSM9DS0_MFD_REG_INT_GEN_2_THS|macro|LSM9DS0_MFD_REG_INT_GEN_2_THS
DECL|LSM9DS0_MFD_REG_INT_SRC_REG_M|macro|LSM9DS0_MFD_REG_INT_SRC_REG_M
DECL|LSM9DS0_MFD_REG_INT_THS_H_M|macro|LSM9DS0_MFD_REG_INT_THS_H_M
DECL|LSM9DS0_MFD_REG_INT_THS_L_M|macro|LSM9DS0_MFD_REG_INT_THS_L_M
DECL|LSM9DS0_MFD_REG_OFFSET_X_H_M|macro|LSM9DS0_MFD_REG_OFFSET_X_H_M
DECL|LSM9DS0_MFD_REG_OFFSET_X_L_M|macro|LSM9DS0_MFD_REG_OFFSET_X_L_M
DECL|LSM9DS0_MFD_REG_OFFSET_Y_H_M|macro|LSM9DS0_MFD_REG_OFFSET_Y_H_M
DECL|LSM9DS0_MFD_REG_OFFSET_Y_L_M|macro|LSM9DS0_MFD_REG_OFFSET_Y_L_M
DECL|LSM9DS0_MFD_REG_OFFSET_Z_H_M|macro|LSM9DS0_MFD_REG_OFFSET_Z_H_M
DECL|LSM9DS0_MFD_REG_OFFSET_Z_L_M|macro|LSM9DS0_MFD_REG_OFFSET_Z_L_M
DECL|LSM9DS0_MFD_REG_OUT_TEMP_H_XM|macro|LSM9DS0_MFD_REG_OUT_TEMP_H_XM
DECL|LSM9DS0_MFD_REG_OUT_TEMP_L_XM|macro|LSM9DS0_MFD_REG_OUT_TEMP_L_XM
DECL|LSM9DS0_MFD_REG_OUT_X_H_A|macro|LSM9DS0_MFD_REG_OUT_X_H_A
DECL|LSM9DS0_MFD_REG_OUT_X_H_M|macro|LSM9DS0_MFD_REG_OUT_X_H_M
DECL|LSM9DS0_MFD_REG_OUT_X_L_A|macro|LSM9DS0_MFD_REG_OUT_X_L_A
DECL|LSM9DS0_MFD_REG_OUT_X_L_M|macro|LSM9DS0_MFD_REG_OUT_X_L_M
DECL|LSM9DS0_MFD_REG_OUT_Y_H_A|macro|LSM9DS0_MFD_REG_OUT_Y_H_A
DECL|LSM9DS0_MFD_REG_OUT_Y_H_M|macro|LSM9DS0_MFD_REG_OUT_Y_H_M
DECL|LSM9DS0_MFD_REG_OUT_Y_L_A|macro|LSM9DS0_MFD_REG_OUT_Y_L_A
DECL|LSM9DS0_MFD_REG_OUT_Y_L_M|macro|LSM9DS0_MFD_REG_OUT_Y_L_M
DECL|LSM9DS0_MFD_REG_OUT_Z_H_A|macro|LSM9DS0_MFD_REG_OUT_Z_H_A
DECL|LSM9DS0_MFD_REG_OUT_Z_H_M|macro|LSM9DS0_MFD_REG_OUT_Z_H_M
DECL|LSM9DS0_MFD_REG_OUT_Z_L_A|macro|LSM9DS0_MFD_REG_OUT_Z_L_A
DECL|LSM9DS0_MFD_REG_OUT_Z_L_M|macro|LSM9DS0_MFD_REG_OUT_Z_L_M
DECL|LSM9DS0_MFD_REG_REFERENCE_X|macro|LSM9DS0_MFD_REG_REFERENCE_X
DECL|LSM9DS0_MFD_REG_REFERENCE_Y|macro|LSM9DS0_MFD_REG_REFERENCE_Y
DECL|LSM9DS0_MFD_REG_REFERENCE_Z|macro|LSM9DS0_MFD_REG_REFERENCE_Z
DECL|LSM9DS0_MFD_REG_STATUS_REG_A|macro|LSM9DS0_MFD_REG_STATUS_REG_A
DECL|LSM9DS0_MFD_REG_STATUS_REG_M|macro|LSM9DS0_MFD_REG_STATUS_REG_M
DECL|LSM9DS0_MFD_REG_TIME_LATENCY|macro|LSM9DS0_MFD_REG_TIME_LATENCY
DECL|LSM9DS0_MFD_REG_TIME_LIMIT|macro|LSM9DS0_MFD_REG_TIME_LIMIT
DECL|LSM9DS0_MFD_REG_TIME_WINDOW|macro|LSM9DS0_MFD_REG_TIME_WINDOW
DECL|LSM9DS0_MFD_REG_WHO_AM_I_XM|macro|LSM9DS0_MFD_REG_WHO_AM_I_XM
DECL|LSM9DS0_MFD_SHIFT_ACT_THS_ACTHS|macro|LSM9DS0_MFD_SHIFT_ACT_THS_ACTHS
DECL|LSM9DS0_MFD_SHIFT_CLICK_CFG_XD|macro|LSM9DS0_MFD_SHIFT_CLICK_CFG_XD
DECL|LSM9DS0_MFD_SHIFT_CLICK_CFG_XS|macro|LSM9DS0_MFD_SHIFT_CLICK_CFG_XS
DECL|LSM9DS0_MFD_SHIFT_CLICK_CFG_YD|macro|LSM9DS0_MFD_SHIFT_CLICK_CFG_YD
DECL|LSM9DS0_MFD_SHIFT_CLICK_CFG_YS|macro|LSM9DS0_MFD_SHIFT_CLICK_CFG_YS
DECL|LSM9DS0_MFD_SHIFT_CLICK_CFG_ZD|macro|LSM9DS0_MFD_SHIFT_CLICK_CFG_ZD
DECL|LSM9DS0_MFD_SHIFT_CLICK_CFG_ZS|macro|LSM9DS0_MFD_SHIFT_CLICK_CFG_ZS
DECL|LSM9DS0_MFD_SHIFT_CLICK_SRC_IA|macro|LSM9DS0_MFD_SHIFT_CLICK_SRC_IA
DECL|LSM9DS0_MFD_SHIFT_CLICK_SRC_SC|macro|LSM9DS0_MFD_SHIFT_CLICK_SRC_SC
DECL|LSM9DS0_MFD_SHIFT_CLICK_SRC_S|macro|LSM9DS0_MFD_SHIFT_CLICK_SRC_S
DECL|LSM9DS0_MFD_SHIFT_CLICK_SRC_X|macro|LSM9DS0_MFD_SHIFT_CLICK_SRC_X
DECL|LSM9DS0_MFD_SHIFT_CLICK_SRC_Y|macro|LSM9DS0_MFD_SHIFT_CLICK_SRC_Y
DECL|LSM9DS0_MFD_SHIFT_CLICK_SRC_Z|macro|LSM9DS0_MFD_SHIFT_CLICK_SRC_Z
DECL|LSM9DS0_MFD_SHIFT_CLICK_THS_THS|macro|LSM9DS0_MFD_SHIFT_CLICK_THS_THS
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG0_XM_BOOT|macro|LSM9DS0_MFD_SHIFT_CTRL_REG0_XM_BOOT
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG0_XM_FIFO_EN|macro|LSM9DS0_MFD_SHIFT_CTRL_REG0_XM_FIFO_EN
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG0_XM_HPIS1|macro|LSM9DS0_MFD_SHIFT_CTRL_REG0_XM_HPIS1
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG0_XM_HPIS2|macro|LSM9DS0_MFD_SHIFT_CTRL_REG0_XM_HPIS2
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG0_XM_HP_C|macro|LSM9DS0_MFD_SHIFT_CTRL_REG0_XM_HP_C
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG0_XM_WTM_EN|macro|LSM9DS0_MFD_SHIFT_CTRL_REG0_XM_WTM_EN
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG1_XM_AODR|macro|LSM9DS0_MFD_SHIFT_CTRL_REG1_XM_AODR
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG1_XM_AXEN|macro|LSM9DS0_MFD_SHIFT_CTRL_REG1_XM_AXEN
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG1_XM_AYEN|macro|LSM9DS0_MFD_SHIFT_CTRL_REG1_XM_AYEN
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG1_XM_AZEN|macro|LSM9DS0_MFD_SHIFT_CTRL_REG1_XM_AZEN
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG1_XM_BDU|macro|LSM9DS0_MFD_SHIFT_CTRL_REG1_XM_BDU
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG2_XM_ABW|macro|LSM9DS0_MFD_SHIFT_CTRL_REG2_XM_ABW
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG2_XM_AFS|macro|LSM9DS0_MFD_SHIFT_CTRL_REG2_XM_AFS
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG2_XM_AST|macro|LSM9DS0_MFD_SHIFT_CTRL_REG2_XM_AST
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG2_XM_SIM|macro|LSM9DS0_MFD_SHIFT_CTRL_REG2_XM_SIM
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG3_XM_P1_BOOT|macro|LSM9DS0_MFD_SHIFT_CTRL_REG3_XM_P1_BOOT
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG3_XM_P1_DRDYA|macro|LSM9DS0_MFD_SHIFT_CTRL_REG3_XM_P1_DRDYA
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG3_XM_P1_DRDYM|macro|LSM9DS0_MFD_SHIFT_CTRL_REG3_XM_P1_DRDYM
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG3_XM_P1_EMPTY|macro|LSM9DS0_MFD_SHIFT_CTRL_REG3_XM_P1_EMPTY
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG3_XM_P1_INT1|macro|LSM9DS0_MFD_SHIFT_CTRL_REG3_XM_P1_INT1
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG3_XM_P1_INT2|macro|LSM9DS0_MFD_SHIFT_CTRL_REG3_XM_P1_INT2
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG3_XM_P1_INTM|macro|LSM9DS0_MFD_SHIFT_CTRL_REG3_XM_P1_INTM
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG3_XM_P1_TAP|macro|LSM9DS0_MFD_SHIFT_CTRL_REG3_XM_P1_TAP
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG4_XM_P2_DRDYA|macro|LSM9DS0_MFD_SHIFT_CTRL_REG4_XM_P2_DRDYA
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG4_XM_P2_DRDYM|macro|LSM9DS0_MFD_SHIFT_CTRL_REG4_XM_P2_DRDYM
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG4_XM_P2_INT1|macro|LSM9DS0_MFD_SHIFT_CTRL_REG4_XM_P2_INT1
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG4_XM_P2_INT2|macro|LSM9DS0_MFD_SHIFT_CTRL_REG4_XM_P2_INT2
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG4_XM_P2_INTM|macro|LSM9DS0_MFD_SHIFT_CTRL_REG4_XM_P2_INTM
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG4_XM_P2_OVR|macro|LSM9DS0_MFD_SHIFT_CTRL_REG4_XM_P2_OVR
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG4_XM_P2_TAP|macro|LSM9DS0_MFD_SHIFT_CTRL_REG4_XM_P2_TAP
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG4_XM_P2_WTM|macro|LSM9DS0_MFD_SHIFT_CTRL_REG4_XM_P2_WTM
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG5_XM_LIR1|macro|LSM9DS0_MFD_SHIFT_CTRL_REG5_XM_LIR1
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG5_XM_LIR2|macro|LSM9DS0_MFD_SHIFT_CTRL_REG5_XM_LIR2
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG5_XM_M_ODR|macro|LSM9DS0_MFD_SHIFT_CTRL_REG5_XM_M_ODR
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG5_XM_M_RES|macro|LSM9DS0_MFD_SHIFT_CTRL_REG5_XM_M_RES
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG5_XM_TEMP_EN|macro|LSM9DS0_MFD_SHIFT_CTRL_REG5_XM_TEMP_EN
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG6_XM_MFS|macro|LSM9DS0_MFD_SHIFT_CTRL_REG6_XM_MFS
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG7_XM_AFDS|macro|LSM9DS0_MFD_SHIFT_CTRL_REG7_XM_AFDS
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG7_XM_AHPM|macro|LSM9DS0_MFD_SHIFT_CTRL_REG7_XM_AHPM
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG7_XM_MD|macro|LSM9DS0_MFD_SHIFT_CTRL_REG7_XM_MD
DECL|LSM9DS0_MFD_SHIFT_CTRL_REG7_XM_MLP|macro|LSM9DS0_MFD_SHIFT_CTRL_REG7_XM_MLP
DECL|LSM9DS0_MFD_SHIFT_FIFO_CTRL_REG_FM|macro|LSM9DS0_MFD_SHIFT_FIFO_CTRL_REG_FM
DECL|LSM9DS0_MFD_SHIFT_FIFO_CTRL_REG_FTH|macro|LSM9DS0_MFD_SHIFT_FIFO_CTRL_REG_FTH
DECL|LSM9DS0_MFD_SHIFT_FIFO_SRC_REG_FSS|macro|LSM9DS0_MFD_SHIFT_FIFO_SRC_REG_FSS
DECL|LSM9DS0_MFD_SHIFT_FIFO_SRC_REG_OVRN|macro|LSM9DS0_MFD_SHIFT_FIFO_SRC_REG_OVRN
DECL|LSM9DS0_MFD_SHIFT_INT_CTRL_REG_M_4D|macro|LSM9DS0_MFD_SHIFT_INT_CTRL_REG_M_4D
DECL|LSM9DS0_MFD_SHIFT_INT_CTRL_REG_M_IEA|macro|LSM9DS0_MFD_SHIFT_INT_CTRL_REG_M_IEA
DECL|LSM9DS0_MFD_SHIFT_INT_CTRL_REG_M_IEL|macro|LSM9DS0_MFD_SHIFT_INT_CTRL_REG_M_IEL
DECL|LSM9DS0_MFD_SHIFT_INT_CTRL_REG_M_MIEN|macro|LSM9DS0_MFD_SHIFT_INT_CTRL_REG_M_MIEN
DECL|LSM9DS0_MFD_SHIFT_INT_CTRL_REG_M_PP_OD|macro|LSM9DS0_MFD_SHIFT_INT_CTRL_REG_M_PP_OD
DECL|LSM9DS0_MFD_SHIFT_INT_CTRL_REG_M_XMIEN|macro|LSM9DS0_MFD_SHIFT_INT_CTRL_REG_M_XMIEN
DECL|LSM9DS0_MFD_SHIFT_INT_CTRL_REG_M_YMIEN|macro|LSM9DS0_MFD_SHIFT_INT_CTRL_REG_M_YMIEN
DECL|LSM9DS0_MFD_SHIFT_INT_CTRL_REG_M_ZMIEN|macro|LSM9DS0_MFD_SHIFT_INT_CTRL_REG_M_ZMIEN
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_1_REG_6D|macro|LSM9DS0_MFD_SHIFT_INT_GEN_1_REG_6D
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_1_REG_AOI|macro|LSM9DS0_MFD_SHIFT_INT_GEN_1_REG_AOI
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_1_REG_XHIE|macro|LSM9DS0_MFD_SHIFT_INT_GEN_1_REG_XHIE
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_1_REG_XLIE|macro|LSM9DS0_MFD_SHIFT_INT_GEN_1_REG_XLIE
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_1_REG_YHIE|macro|LSM9DS0_MFD_SHIFT_INT_GEN_1_REG_YHIE
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_1_REG_YLIE|macro|LSM9DS0_MFD_SHIFT_INT_GEN_1_REG_YLIE
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_1_REG_ZHIE|macro|LSM9DS0_MFD_SHIFT_INT_GEN_1_REG_ZHIE
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_1_REG_ZLIE|macro|LSM9DS0_MFD_SHIFT_INT_GEN_1_REG_ZLIE
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_1_SRC_IA|macro|LSM9DS0_MFD_SHIFT_INT_GEN_1_SRC_IA
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_1_SRC_XH|macro|LSM9DS0_MFD_SHIFT_INT_GEN_1_SRC_XH
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_1_SRC_XL|macro|LSM9DS0_MFD_SHIFT_INT_GEN_1_SRC_XL
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_1_SRC_YH|macro|LSM9DS0_MFD_SHIFT_INT_GEN_1_SRC_YH
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_1_SRC_YL|macro|LSM9DS0_MFD_SHIFT_INT_GEN_1_SRC_YL
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_1_SRC_ZH|macro|LSM9DS0_MFD_SHIFT_INT_GEN_1_SRC_ZH
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_1_SRC_ZL|macro|LSM9DS0_MFD_SHIFT_INT_GEN_1_SRC_ZL
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_1_THS_THS|macro|LSM9DS0_MFD_SHIFT_INT_GEN_1_THS_THS
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_2_DURATION_D|macro|LSM9DS0_MFD_SHIFT_INT_GEN_2_DURATION_D
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_2_REG_6D|macro|LSM9DS0_MFD_SHIFT_INT_GEN_2_REG_6D
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_2_REG_AOI|macro|LSM9DS0_MFD_SHIFT_INT_GEN_2_REG_AOI
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_2_REG_XHIE|macro|LSM9DS0_MFD_SHIFT_INT_GEN_2_REG_XHIE
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_2_REG_YHIE|macro|LSM9DS0_MFD_SHIFT_INT_GEN_2_REG_YHIE
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_2_REG_YLIE|macro|LSM9DS0_MFD_SHIFT_INT_GEN_2_REG_YLIE
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_2_REG_ZHIE|macro|LSM9DS0_MFD_SHIFT_INT_GEN_2_REG_ZHIE
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_2_REG_ZLIE|macro|LSM9DS0_MFD_SHIFT_INT_GEN_2_REG_ZLIE
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_2_SRC_IA|macro|LSM9DS0_MFD_SHIFT_INT_GEN_2_SRC_IA
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_2_SRC_XH|macro|LSM9DS0_MFD_SHIFT_INT_GEN_2_SRC_XH
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_2_SRC_XL|macro|LSM9DS0_MFD_SHIFT_INT_GEN_2_SRC_XL
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_2_SRC_YH|macro|LSM9DS0_MFD_SHIFT_INT_GEN_2_SRC_YH
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_2_SRC_YL|macro|LSM9DS0_MFD_SHIFT_INT_GEN_2_SRC_YL
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_2_SRC_ZH|macro|LSM9DS0_MFD_SHIFT_INT_GEN_2_SRC_ZH
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_2_SRC_ZL|macro|LSM9DS0_MFD_SHIFT_INT_GEN_2_SRC_ZL
DECL|LSM9DS0_MFD_SHIFT_INT_GEN_2_THS_THS|macro|LSM9DS0_MFD_SHIFT_INT_GEN_2_THS_THS
DECL|LSM9DS0_MFD_SHIFT_INT_SRC_REG_M_MINT|macro|LSM9DS0_MFD_SHIFT_INT_SRC_REG_M_MINT
DECL|LSM9DS0_MFD_SHIFT_INT_SRC_REG_M_MROI|macro|LSM9DS0_MFD_SHIFT_INT_SRC_REG_M_MROI
DECL|LSM9DS0_MFD_SHIFT_INT_SRC_REG_M_M_NTH_X|macro|LSM9DS0_MFD_SHIFT_INT_SRC_REG_M_M_NTH_X
DECL|LSM9DS0_MFD_SHIFT_INT_SRC_REG_M_M_NTH_Y|macro|LSM9DS0_MFD_SHIFT_INT_SRC_REG_M_M_NTH_Y
DECL|LSM9DS0_MFD_SHIFT_INT_SRC_REG_M_M_NTH_Z|macro|LSM9DS0_MFD_SHIFT_INT_SRC_REG_M_M_NTH_Z
DECL|LSM9DS0_MFD_SHIFT_INT_SRC_REG_M_M_PTH_X|macro|LSM9DS0_MFD_SHIFT_INT_SRC_REG_M_M_PTH_X
DECL|LSM9DS0_MFD_SHIFT_INT_SRC_REG_M_M_PTH_Y|macro|LSM9DS0_MFD_SHIFT_INT_SRC_REG_M_M_PTH_Y
DECL|LSM9DS0_MFD_SHIFT_INT_SRC_REG_M_M_PTH_Z|macro|LSM9DS0_MFD_SHIFT_INT_SRC_REG_M_M_PTH_Z
DECL|LSM9DS0_MFD_SHIFT_STATUS_REG_A_XADA|macro|LSM9DS0_MFD_SHIFT_STATUS_REG_A_XADA
DECL|LSM9DS0_MFD_SHIFT_STATUS_REG_A_XAOR|macro|LSM9DS0_MFD_SHIFT_STATUS_REG_A_XAOR
DECL|LSM9DS0_MFD_SHIFT_STATUS_REG_A_YADA|macro|LSM9DS0_MFD_SHIFT_STATUS_REG_A_YADA
DECL|LSM9DS0_MFD_SHIFT_STATUS_REG_A_YAOR|macro|LSM9DS0_MFD_SHIFT_STATUS_REG_A_YAOR
DECL|LSM9DS0_MFD_SHIFT_STATUS_REG_A_ZADA|macro|LSM9DS0_MFD_SHIFT_STATUS_REG_A_ZADA
DECL|LSM9DS0_MFD_SHIFT_STATUS_REG_A_ZAOR|macro|LSM9DS0_MFD_SHIFT_STATUS_REG_A_ZAOR
DECL|LSM9DS0_MFD_SHIFT_STATUS_REG_A_ZYXADA|macro|LSM9DS0_MFD_SHIFT_STATUS_REG_A_ZYXADA
DECL|LSM9DS0_MFD_SHIFT_STATUS_REG_A_ZYXAOR|macro|LSM9DS0_MFD_SHIFT_STATUS_REG_A_ZYXAOR
DECL|LSM9DS0_MFD_SHIFT_STATUS_REG_M_XMOR|macro|LSM9DS0_MFD_SHIFT_STATUS_REG_M_XMOR
DECL|LSM9DS0_MFD_SHIFT_STATUS_REG_M_YMDA|macro|LSM9DS0_MFD_SHIFT_STATUS_REG_M_YMDA
DECL|LSM9DS0_MFD_SHIFT_STATUS_REG_M_YMOR|macro|LSM9DS0_MFD_SHIFT_STATUS_REG_M_YMOR
DECL|LSM9DS0_MFD_SHIFT_STATUS_REG_M_ZMDA|macro|LSM9DS0_MFD_SHIFT_STATUS_REG_M_ZMDA
DECL|LSM9DS0_MFD_SHIFT_STATUS_REG_M_ZMOR|macro|LSM9DS0_MFD_SHIFT_STATUS_REG_M_ZMOR
DECL|LSM9DS0_MFD_SHIFT_STATUS_REG_M_ZYXMDA|macro|LSM9DS0_MFD_SHIFT_STATUS_REG_M_ZYXMDA
DECL|LSM9DS0_MFD_SHIFT_STATUS_REG_M_ZYXMOR|macro|LSM9DS0_MFD_SHIFT_STATUS_REG_M_ZYXMOR
DECL|LSM9DS0_MFD_SHIFT_STATUS_REG_XMDA|macro|LSM9DS0_MFD_SHIFT_STATUS_REG_XMDA
DECL|LSM9DS0_MFD_SHIFT_TIME_LATENCY_TLA|macro|LSM9DS0_MFD_SHIFT_TIME_LATENCY_TLA
DECL|LSM9DS0_MFD_SHIFT_TIME_WINDOW_TW|macro|LSM9DS0_MFD_SHIFT_TIME_WINDOW_TW
DECL|LSM9DS0_MFD_TEMP_DISABLED|macro|LSM9DS0_MFD_TEMP_DISABLED
DECL|LSM9DS0_MFD_VAL_WHO_AM_I_XM|macro|LSM9DS0_MFD_VAL_WHO_AM_I_XM
DECL|SYS_LOG_DOMAIN|macro|SYS_LOG_DOMAIN
DECL|SYS_LOG_LEVEL|macro|SYS_LOG_LEVEL
DECL|__SENSOR_LSM9DS0_MFD_H__|macro|__SENSOR_LSM9DS0_MFD_H__
DECL|accel_fs|member|uint8_t accel_fs, sample_accel_fs;
DECL|i2c_master_dev_name|member|char *i2c_master_dev_name;
DECL|i2c_master|member|struct device *i2c_master;
DECL|i2c_slave_addr|member|uint16_t i2c_slave_addr;
DECL|lsm9ds0_mfd_config|struct|struct lsm9ds0_mfd_config {
DECL|lsm9ds0_mfd_data|struct|struct lsm9ds0_mfd_data {
DECL|magn_fs|member|uint8_t magn_fs, sample_magn_fs;
DECL|sample_accel_fs|member|uint8_t accel_fs, sample_accel_fs;
DECL|sample_accel_x|member|int sample_accel_x, sample_accel_y, sample_accel_z;
DECL|sample_accel_y|member|int sample_accel_x, sample_accel_y, sample_accel_z;
DECL|sample_accel_z|member|int sample_accel_x, sample_accel_y, sample_accel_z;
DECL|sample_magn_fs|member|uint8_t magn_fs, sample_magn_fs;
DECL|sample_magn_x|member|int sample_magn_x, sample_magn_y, sample_magn_z;
DECL|sample_magn_y|member|int sample_magn_x, sample_magn_y, sample_magn_z;
DECL|sample_magn_z|member|int sample_magn_x, sample_magn_y, sample_magn_z;
DECL|sample_temp|member|int sample_temp;
