
---------- Begin Simulation Statistics ----------
final_tick                               2542192450500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 229871                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   229869                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.27                       # Real time elapsed on the host
host_tick_rate                              666989616                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198564                       # Number of instructions simulated
sim_ops                                       4198564                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012183                       # Number of seconds simulated
sim_ticks                                 12182605500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             48.750440                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  371219                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               761468                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2698                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            116139                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            952030                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30818                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          226580                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           195762                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1159303                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72129                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30326                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198564                       # Number of instructions committed
system.cpu.committedOps                       4198564                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.799931                       # CPI: cycles per instruction
system.cpu.discardedOps                        317238                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619940                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1480935                       # DTB hits
system.cpu.dtb.data_misses                       8481                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417910                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876277                       # DTB read hits
system.cpu.dtb.read_misses                       7614                       # DTB read misses
system.cpu.dtb.write_accesses                  202030                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604658                       # DTB write hits
system.cpu.dtb.write_misses                       867                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18273                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3702225                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1169681                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           689010                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17099646                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172416                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  992104                       # ITB accesses
system.cpu.itb.fetch_acv                          455                       # ITB acv
system.cpu.itb.fetch_hits                      986270                       # ITB hits
system.cpu.itb.fetch_misses                      5834                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11226480500     92.12%     92.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9301000      0.08%     92.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19657000      0.16%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               931543500      7.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12186982000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8209409000     67.36%     67.36% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3977573000     32.64%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24351383                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85435      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542935     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839955     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592964     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198564                       # Class of committed instruction
system.cpu.quiesceCycles                        13828                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7251737                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          429                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158382                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318370                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22871450                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22871450                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22871450                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22871450                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117289.487179                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117289.487179                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117289.487179                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117289.487179                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13109483                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13109483                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13109483                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13109483                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67228.117949                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67228.117949                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67228.117949                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67228.117949                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22521953                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22521953                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117301.838542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117301.838542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12909986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12909986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67239.510417                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67239.510417                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.297868                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539680334000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.297868                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206117                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206117                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130943                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34892                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88896                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34573                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28964                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28964                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89487                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41351                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11412480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11412480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6722105                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18145849                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160217                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002684                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051737                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159787     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     430      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160217                       # Request fanout histogram
system.membus.reqLayer0.occupancy              350500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836846036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378324000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474543000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5723136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4499840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10222976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5723136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5723136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34892                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34892                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469779310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369365978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             839145288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469779310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469779310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183301347                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183301347                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183301347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469779310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369365978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1022446635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000197944250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7477                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7477                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414487                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114115                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159735                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123577                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159735                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123577                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10365                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2057                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5788                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2040529250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4841216750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13660.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32410.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105725                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81865                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159735                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123577                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.160840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.024697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.549292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35357     42.46%     42.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24757     29.73%     72.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10048     12.07%     84.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4791      5.75%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2489      2.99%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1462      1.76%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          950      1.14%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          552      0.66%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2857      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83263                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.976194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.402738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.639102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1350     18.06%     18.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5640     75.43%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           311      4.16%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            76      1.02%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            32      0.43%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            27      0.36%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           21      0.28%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            5      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.09%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7477                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.249298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.232692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.769895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6678     89.31%     89.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               84      1.12%     90.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              449      6.01%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              194      2.59%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               64      0.86%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7477                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9559680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  663360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7775744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10223040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7908928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    839.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12182603500                       # Total gap between requests
system.mem_ctrls.avgGap                      43000.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5091136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4468544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7775744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417902065.366887211800                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366797069.805798113346                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638266091.765016913414                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89425                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70310                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123577                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2585387750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2255829000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299010208250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28911.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32084.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2419626.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319943400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170023590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569821980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314974800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     961296960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5332770090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        187367040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7856197860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.870086                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    434342750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11341622750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274647240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145959495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496679820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319234320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     961296960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5259077640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        249423840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7706319315                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.567419                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    595899750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11180065750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1013450                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              135500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12175405500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1712654                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1712654                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1712654                       # number of overall hits
system.cpu.icache.overall_hits::total         1712654                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89487                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89487                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89487                       # number of overall misses
system.cpu.icache.overall_misses::total         89487                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5513382500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5513382500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5513382500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5513382500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1802141                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1802141                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1802141                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1802141                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049656                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049656                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049656                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049656                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61610.988188                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61610.988188                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61610.988188                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61610.988188                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88896                       # number of writebacks
system.cpu.icache.writebacks::total             88896                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89487                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89487                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89487                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89487                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5423896500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5423896500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5423896500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5423896500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049656                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049656                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049656                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049656                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60610.999363                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60610.999363                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60610.999363                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60610.999363                       # average overall mshr miss latency
system.cpu.icache.replacements                  88896                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1712654                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1712654                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89487                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89487                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5513382500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5513382500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1802141                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1802141                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049656                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049656                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61610.988188                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61610.988188                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89487                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89487                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5423896500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5423896500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049656                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049656                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60610.999363                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60610.999363                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.831840                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1764606                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88974                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.832828                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.831840                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          349                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3693768                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3693768                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1337828                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1337828                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1337828                       # number of overall hits
system.cpu.dcache.overall_hits::total         1337828                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106075                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106075                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106075                       # number of overall misses
system.cpu.dcache.overall_misses::total        106075                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6791372500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6791372500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6791372500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6791372500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1443903                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1443903                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1443903                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1443903                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073464                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073464                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073464                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073464                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64024.251709                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64024.251709                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64024.251709                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64024.251709                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34716                       # number of writebacks
system.cpu.dcache.writebacks::total             34716                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36627                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36627                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36627                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36627                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69448                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69448                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69448                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69448                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4417802500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4417802500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4417802500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4417802500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048097                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048097                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048097                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048097                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63613.099009                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63613.099009                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63613.099009                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63613.099009                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103853.365385                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103853.365385                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69286                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       806537                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          806537                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49640                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49640                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3329144000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3329144000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       856177                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       856177                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057979                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057979                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67065.753425                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67065.753425                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9169                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9169                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40471                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40471                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2704500500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2704500500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66825.640582                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66825.640582                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531291                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531291                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56435                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56435                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3462228500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3462228500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61348.958979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61348.958979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28977                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28977                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1713302000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1713302000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049304                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049304                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59126.272561                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59126.272561                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10309                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10309                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          879                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          879                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63826000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63826000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078566                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078566                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72612.059158                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72612.059158                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          879                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          879                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62947000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62947000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078566                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078566                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71612.059158                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71612.059158                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542192450500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.363926                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1399263                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69286                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.195465                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.363926                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3002736                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3002736                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2956176793500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 339945                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748928                       # Number of bytes of host memory used
host_op_rate                                   339945                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1503.83                       # Real time elapsed on the host
host_tick_rate                              273748078                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511219593                       # Number of instructions simulated
sim_ops                                     511219593                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.411671                       # Number of seconds simulated
sim_ticks                                411670744000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.132257                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                24881839                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             38202022                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5906                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3333600                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          38526442                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             129672                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          940010                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           810338                       # Number of indirect misses.
system.cpu.branchPred.lookups                47944174                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  934231                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        84964                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506281771                       # Number of instructions committed
system.cpu.committedOps                     506281771                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.625161                       # CPI: cycles per instruction
system.cpu.discardedOps                      10696246                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                110051503                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    112979930                       # DTB hits
system.cpu.dtb.data_misses                      44723                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 94541523                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     96162285                       # DTB read hits
system.cpu.dtb.read_misses                      42324                       # DTB read misses
system.cpu.dtb.write_accesses                15509980                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16817645                       # DTB write hits
system.cpu.dtb.write_misses                      2399                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           182405707                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          241703246                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         113963178                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         21345168                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       113862562                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.615324                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               100195185                       # ITB accesses
system.cpu.itb.fetch_acv                          489                       # ITB acv
system.cpu.itb.fetch_hits                    98958443                       # ITB hits
system.cpu.itb.fetch_misses                   1236742                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   334      0.89%      0.89% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21582     57.60%     58.52% # number of callpals executed
system.cpu.kern.callpal::rdps                    1536      4.10%     62.62% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.62% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.62% # number of callpals executed
system.cpu.kern.callpal::rti                     2194      5.86%     68.48% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.37%     70.85% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.86% # number of callpals executed
system.cpu.kern.callpal::rdunique               10917     29.14%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37469                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44886                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      366                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8279     34.02%     34.02% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.56%     34.58% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     422      1.73%     36.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15497     63.68%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                24335                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8262     48.36%     48.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.80%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      422      2.47%     51.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8262     48.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17083                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             399683809000     97.09%     97.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               251607000      0.06%     97.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               404352500      0.10%     97.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             11333056500      2.75%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         411672825000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997947                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.533135                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.701993                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2016                      
system.cpu.kern.mode_good::user                  2014                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2524                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2014                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.798732                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887715                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33078229000      8.04%      8.04% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         378515901000     91.95%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             78695000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      334                       # number of times the context was actually changed
system.cpu.numCycles                        822789334                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       366                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154297      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220623787     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712932      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608386     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62914024     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12748042      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429231      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045803      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               193641      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506281771                       # Class of committed instruction
system.cpu.quiesceCycles                       552154                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       708926772                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          312                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1107042                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2213740                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8441454115                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8441454115                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8441454115                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8441454115                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117961.656698                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117961.656698                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117961.656698                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117961.656698                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           337                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    7                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    48.142857                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4859279249                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4859279249                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4859279249                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4859279249                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67904.015441                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67904.015441                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67904.015441                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67904.015441                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23239127                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23239127                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115617.547264                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115617.547264                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13189127                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13189127                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65617.547264                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65617.547264                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8418214988                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8418214988                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117968.259361                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117968.259361                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4846090122                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4846090122                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67910.455746                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67910.455746                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             822557                       # Transaction distribution
system.membus.trans_dist::WriteReq               2875                       # Transaction distribution
system.membus.trans_dist::WriteResp              2875                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311339                       # Transaction distribution
system.membus.trans_dist::WritebackClean       591267                       # Transaction distribution
system.membus.trans_dist::CleanEvict           204094                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               56                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214853                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214853                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         591268                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        229220                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1773802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1773802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1331672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1341560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3258484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     75682176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     75682176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43766464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43778256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               124027472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1111701                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000278                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016670                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1111392     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     309      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1111701                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9124500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5958800754                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1126878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2384502000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3128822500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37841088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28407808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           66248896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37841088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37841088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19925696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19925696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          591267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          443872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1035139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311339                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311339                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          91920761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          69006138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             160926898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     91920761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91920761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       48402021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             48402021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       48402021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         91920761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         69006138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            209328919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    899780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    545340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    439177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001345454500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54749                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54749                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2849850                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             847613                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1035139                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     902550                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1035139                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   902550                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50622                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2770                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             57008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             53300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             50011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             61124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            109324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             51065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            110223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            66195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            61127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            56607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             52332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             68100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            106039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             47310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            108825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            50299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39366                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12116826750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4922585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30576520500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12307.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31057.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       283                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   725181                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  689982                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1035139                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               902550                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  940090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  50473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  54244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  54601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  54733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  55239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  55882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    979                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       469131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.062731                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.578882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.596136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       172098     36.68%     36.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       147233     31.38%     68.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        51247     10.92%     78.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25586      5.45%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14866      3.17%     87.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9020      1.92%     89.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7160      1.53%     91.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4720      1.01%     92.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37201      7.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       469131                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.982265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.222927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.627494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50758     92.71%     92.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3359      6.14%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           447      0.82%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           70      0.13%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           64      0.12%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           12      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            7      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            7      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54749                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.434565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.409488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.948853                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43633     79.70%     79.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1322      2.41%     82.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8149     14.88%     97.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              946      1.73%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              410      0.75%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              176      0.32%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               62      0.11%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               20      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54749                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               63009088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3239808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                57585664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                66248896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             57763200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       153.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       139.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    160.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    140.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  411670744000                       # Total gap between requests
system.mem_ctrls.avgGap                     212454.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34901760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28107328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     57585664                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 84780763.531741276383                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 68276233.882677853107                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 139882818.585719078779                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       591267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       443872                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       902550                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16860603500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13715917000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9831031571250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28516.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30900.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10892506.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1725123960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            916898565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3535192500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2296110960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32497246080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     106691066130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      68238645600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       215900283795                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.448936                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 176271499500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13746720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 221658223500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1624864080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            863612970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3494837220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2401147800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32497246080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     112059240060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      63718005120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       216658953330                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        526.291840                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 164483198000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13746720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 233446334250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74235                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74235                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1606                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9888                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  153010                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11792                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1738500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7013000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372705115                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5627000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1453000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              117000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 732                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283229.903227                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          366    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    413691543000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    101525852                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        101525852                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    101525852                       # number of overall hits
system.cpu.icache.overall_hits::total       101525852                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       591268                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         591268                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       591268                       # number of overall misses
system.cpu.icache.overall_misses::total        591268                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  36540335500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  36540335500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  36540335500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  36540335500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    102117120                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    102117120                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    102117120                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    102117120                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005790                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005790                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005790                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005790                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61799.954505                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61799.954505                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61799.954505                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61799.954505                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       591267                       # number of writebacks
system.cpu.icache.writebacks::total            591267                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       591268                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       591268                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       591268                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       591268                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35949067500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35949067500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35949067500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35949067500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005790                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005790                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005790                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005790                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60799.954505                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60799.954505                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60799.954505                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60799.954505                       # average overall mshr miss latency
system.cpu.icache.replacements                 591267                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    101525852                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       101525852                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       591268                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        591268                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  36540335500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  36540335500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    102117120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    102117120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005790                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005790                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61799.954505                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61799.954505                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       591268                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       591268                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35949067500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35949067500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005790                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005790                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60799.954505                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60799.954505                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999972                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           102167009                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            591267                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            172.793356                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999972                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         204825508                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        204825508                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    111893057                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        111893057                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    111893057                       # number of overall hits
system.cpu.dcache.overall_hits::total       111893057                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       643763                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         643763                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       643763                       # number of overall misses
system.cpu.dcache.overall_misses::total        643763                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39433879000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39433879000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39433879000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39433879000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    112536820                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    112536820                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    112536820                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    112536820                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005720                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005720                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005720                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005720                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61255.274068                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61255.274068                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61255.274068                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61255.274068                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       239979                       # number of writebacks
system.cpu.dcache.writebacks::total            239979                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       201695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       201695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       201695                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       201695                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       442068                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       442068                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       442068                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       442068                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4944                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4944                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27595738500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27595738500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27595738500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27595738500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373403000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373403000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003928                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003928                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003928                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003928                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62424.193789                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62424.193789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62424.193789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62424.193789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75526.496764                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75526.496764                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 443872                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     95551557                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        95551557                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       252931                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        252931                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16369447500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16369447500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     95804488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     95804488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002640                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002640                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64719.024161                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64719.024161                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25763                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25763                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       227168                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       227168                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14669664000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14669664000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373403000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373403000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002371                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002371                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64576.278349                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64576.278349                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180475.108748                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180475.108748                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16341500                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16341500                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       390832                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       390832                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23064431500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23064431500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16732332                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16732332                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023358                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023358                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59013.672115                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59013.672115                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       175932                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       175932                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214900                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214900                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2875                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2875                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12926074500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12926074500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012843                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012843                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60149.253141                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60149.253141                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49744                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49744                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1863                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1863                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    140507000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    140507000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.036100                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.036100                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75419.753086                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75419.753086                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1860                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1860                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    138480000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    138480000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.036042                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.036042                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74451.612903                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74451.612903                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 413984343000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           106738489                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            443872                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            240.471327                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          697                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          123                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         225723002                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        225723002                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2968216366500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               16473644                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748928                       # Number of bytes of host memory used
host_op_rate                                 16473584                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    31.62                       # Real time elapsed on the host
host_tick_rate                              380802710                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520833464                       # Number of instructions simulated
sim_ops                                     520833464                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012040                       # Number of seconds simulated
sim_ticks                                 12039573000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.281023                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  839222                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1019946                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                552                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             31502                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1042693                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              16700                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          128402                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           111702                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1118677                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   28079                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8815                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9613871                       # Number of instructions committed
system.cpu.committedOps                       9613871                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.504625                       # CPI: cycles per instruction
system.cpu.discardedOps                         91116                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1629012                       # DTB accesses
system.cpu.dtb.data_acv                            33                       # DTB access violations
system.cpu.dtb.data_hits                      1974783                       # DTB hits
system.cpu.dtb.data_misses                       2003                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   842791                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                      1022699                       # DTB read hits
system.cpu.dtb.read_misses                       1423                       # DTB read misses
system.cpu.dtb.write_accesses                  786221                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      952084                       # DTB write hits
system.cpu.dtb.write_misses                       580                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             3002255                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4930781                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1100321                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           978025                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8276430                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.399261                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2465574                       # ITB accesses
system.cpu.itb.fetch_acv                          162                       # ITB acv
system.cpu.itb.fetch_hits                     2464414                       # ITB hits
system.cpu.itb.fetch_misses                      1160                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.24%      3.24% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.16%      3.41% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3199     87.88%     91.29% # number of callpals executed
system.cpu.kern.callpal::rdps                      31      0.85%     92.14% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.17% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.20% # number of callpals executed
system.cpu.kern.callpal::rti                      224      6.15%     98.35% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.10%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3640                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5610                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1603     46.59%     46.59% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.17%     46.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.35%     47.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1820     52.89%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3441                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1601     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.37%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1601     49.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3220                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11461904000     95.22%     95.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9478000      0.08%     95.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                15740000      0.13%     95.43% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               550509000      4.57%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12037631000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998752                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.879670                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.935774                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 214                      
system.cpu.kern.mode_good::user                   214                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               342                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 214                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.625731                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.769784                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2676898000     22.24%     22.24% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9360733000     77.76%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         24079146                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33261      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4584447     47.69%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9387      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.59%     78.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 265263      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941388      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                33997      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9613871                       # Class of committed instruction
system.cpu.tickCycles                        15802716                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           84                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87722                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        175440                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32618                       # Transaction distribution
system.membus.trans_dist::WriteReq                 91                       # Transaction distribution
system.membus.trans_dist::WriteResp                91                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57043                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21519                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9152                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55270                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55270                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21529                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10926                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        64569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        64569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       199100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 263669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2754560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2754560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7887232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7887656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10642216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                7                       # Total snoops (count)
system.membus.snoopTraffic                        448                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87982                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000955                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030884                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87898     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                      84      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               87982                       # Request fanout histogram
system.membus.reqLayer0.occupancy              385500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           517016500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350719500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          114191500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1377344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4236480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5613824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1377344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1377344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3650752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3650752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57043                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57043                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         114401399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         351879589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             466280989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    114401399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        114401399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      303229359                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            303229359                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      303229359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        114401399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        351879589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            769510347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     78147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     19173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     66087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000473956500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4559                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4559                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              248262                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73694                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87717                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78510                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87717                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78510                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2457                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   363                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4553                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    833307750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  426300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2431932750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9773.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28523.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70677                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   63187                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87717                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78510                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29544                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    353.940969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.550014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.378112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9521     32.23%     32.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7196     24.36%     56.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3284     11.12%     67.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1547      5.24%     72.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          838      2.84%     75.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1219      4.13%     79.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          452      1.53%     81.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          425      1.44%     82.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5062     17.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29544                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4559                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.701908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.093146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.403199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               9      0.20%      0.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            397      8.71%      8.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3887     85.26%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           160      3.51%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            38      0.83%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            26      0.57%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            15      0.33%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             5      0.11%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             6      0.13%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.09%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.04%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.02%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4559                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4559                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.141478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.110623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.026604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1989     43.63%     43.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      0.72%     44.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2465     54.07%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               55      1.21%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.29%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4559                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5456640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  157248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5001472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5613888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5024640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       453.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       415.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    466.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    417.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12039576000                       # Total gap between requests
system.mem_ctrls.avgGap                      72428.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1227072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4229568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5001472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 101919893.670647621155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 351305482.345594823360                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 415419384.059550940990                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21522                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66195                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78510                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    631649250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1800283500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 289558835500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29349.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27196.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3688177.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            116660460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             62006505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           323184960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          209191500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     950233440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4599587640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        749859360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7010723865                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.306687                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1890156500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    401960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9747456500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             94283700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             50112975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           285571440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          198741060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     950233440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4525693980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        812085600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6916722195                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.498962                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2052180750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    401960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9585432250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  91                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 91                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                36000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              421000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              304500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               45000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12039573000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2765537                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2765537                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2765537                       # number of overall hits
system.cpu.icache.overall_hits::total         2765537                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21528                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21528                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21528                       # number of overall misses
system.cpu.icache.overall_misses::total         21528                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1337601000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1337601000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1337601000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1337601000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2787065                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2787065                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2787065                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2787065                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007724                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007724                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007724                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007724                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62133.082497                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62133.082497                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62133.082497                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62133.082497                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21519                       # number of writebacks
system.cpu.icache.writebacks::total             21519                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21528                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21528                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21528                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21528                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1316073000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1316073000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1316073000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1316073000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007724                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007724                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007724                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007724                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61133.082497                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61133.082497                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61133.082497                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61133.082497                       # average overall mshr miss latency
system.cpu.icache.replacements                  21519                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2765537                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2765537                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21528                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21528                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1337601000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1337601000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2787065                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2787065                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007724                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007724                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62133.082497                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62133.082497                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21528                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21528                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1316073000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1316073000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61133.082497                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61133.082497                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.992647                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2793863                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             22040                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            126.763294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.992647                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5595658                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5595658                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1836783                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1836783                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1836783                       # number of overall hits
system.cpu.dcache.overall_hits::total         1836783                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122649                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122649                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122649                       # number of overall misses
system.cpu.dcache.overall_misses::total        122649                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7072332500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7072332500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7072332500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7072332500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1959432                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1959432                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1959432                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1959432                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062594                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062594                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062594                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062594                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57663.189264                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57663.189264                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57663.189264                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57663.189264                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57043                       # number of writebacks
system.cpu.dcache.writebacks::total             57043                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56772                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56772                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56772                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56772                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65877                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65877                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3876873000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3876873000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3876873000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3876873000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35878500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35878500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033620                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033620                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033620                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033620                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58850.175327                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58850.175327                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58850.175327                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58850.175327                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 140150.390625                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 140150.390625                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66195                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1000665                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1000665                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12813                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12813                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    857343500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    857343500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1013478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1013478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012643                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012643                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66912.003434                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66912.003434                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10606                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10606                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    711347500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    711347500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35878500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35878500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010465                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010465                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67070.290402                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67070.290402                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217445.454545                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217445.454545                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       836118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         836118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6214989000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6214989000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       945954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       945954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116111                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116111                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56584.261991                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56584.261991                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54565                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54565                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55271                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55271                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3165525500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3165525500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058429                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058429                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57272.810335                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57272.810335                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4502                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4502                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          320                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          320                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     22979000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     22979000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.066363                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.066363                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71809.375000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71809.375000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          320                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          320                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     22659000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22659000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.066363                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.066363                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70809.375000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70809.375000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4771                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4771                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4771                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4771                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12039573000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7644274                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67219                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            113.721924                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          859                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4004245                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4004245                       # Number of data accesses

---------- End Simulation Statistics   ----------
