US	US	PRP	0
20070001945	20070001945	CD	0
A1	A1	CD	0
20070104	20070104	CD	0
US	US	NNP	0
11427242	11427242	CD	0
20060628	20060628	CD	0
11	11	CD	0
JP	JP	NNP	B-NP
2005-194600	2005-194600	CD	0
20050704	20050704	CD	0
20060101	20060101	CD	0
A	A	DT	0
G	G	NNP	0
09	09	CD	0
G	G	NNP	0
3	3	CD	0
36	36	CD	0
F	F	NN	0
I	I	PRP	0
20070104	20070104	CD	0
US	US	NNP	0
B	B	NNP	B-NP
H	H	NNP	I-NP
US	US	NNP	0
345087000	345087000	CD	0
DISPLAY	DISPLAY	NNP	B-NP
DEVICE	DEVICE	NNP	I-NP
AND	AND	CC	0
DRIVING	DRIVING	NNP	B-NP
METHOD	METHOD	NNP	I-NP
THEREOF	THEREOF	NNP	0
YOSHIDA	YOSHIDA	NNP	B-NP
Yasunori	Yasunori	NNPS	I-NP
c	c	SYM	B-NP
/	/	NN	I-NP
o	o	NN	I-NP
Semiconductor	Semiconductor	NNP	I-NP
Energy	Energy	NNP	I-NP
Laboratory	Laboratory	NNP	I-NP
Co.	Co.	NNP	0
,	,	,	0
Ltd.	Ltd.	NNP	0
398	398	CD	0
,	,	,	0
Hase	Hase	NNP	B-NP
Atsugi-shi	Atsugi-shi	NNP	I-NP
,	,	,	0
Kanagawa-ken	Kanagawa-ken	NNP	B-NP
243-0036	243-0036	NNP	0
JP	JP	NNP	B-NP
c	c	SYM	B-NP
/	/	NN	I-NP
o	o	NN	I-NP
Semiconductor	Semiconductor	NNP	I-NP
Energy	Energy	NNP	I-NP
Laboratory	Laboratory	NNP	I-NP
Co.	Co.	NNP	0
,	,	,	0
Ltd.	Ltd.	NNP	0
398	398	CD	0
,	,	,	0
Hase	Hase	NNP	B-NP
Atsugi-shi	Atsugi-shi	NNP	I-NP
,	,	,	0
Kanagawa-ken	Kanagawa-ken	NNP	B-NP
243-0036	243-0036	NNP	0
JP	JP	NNP	B-NP
c	c	SYM	B-NP
/	/	NN	I-NP
o	o	NN	I-NP
Semiconductor	Semiconductor	NNP	I-NP
Energy	Energy	NNP	I-NP
Laboratory	Laboratory	NNP	I-NP
Co.	Co.	NNP	0
,	,	,	0
Ltd.	Ltd.	NNP	0
398	398	CD	0
,	,	,	0
Hase	Hase	NNP	B-NP
Atsugi-shi	Atsugi-shi	NNP	I-NP
,	,	,	0
Kanagawa-ken	Kanagawa-ken	NNP	B-NP
243-0036	243-0036	NNP	0
JP	JP	NNP	B-NP
P.O.	P.O.	NNP	B-NP
BOX	BOX	NNP	0
1022	1022	CD	0
MINNEAPOLIS	MINNEAPOLIS	NNP	B-NP
MN	MN	NNP	I-NP
55440-1022	55440-1022	NNP	0
US	US	NNP	0
398	398	LS	0
,	,	,	0
Hase	Hase	NNP	B-NP
Atsugi-shi	Atsugi-shi	NNP	I-NP
JP	JP	NNP	I-NP
In	In	IN	0
an	an	DT	0
EL	EL	NNP	B-NP
display	display	NN	I-NP
device	device	NN	I-NP
which	which	WDT	0
performs	performs	VBZ	0
area	area	NN	B-NP
grayscale	grayscale	NN	I-NP
display	display	NN	I-NP
,	,	,	0
image	image	NN	B-NP
quality	quality	NN	I-NP
is	is	VBZ	0
improved	improved	VBN	0
and	and	CC	0
stabilized	stabilized	VBD	0
.	.	.	0
A	A	DT	0
plurality	plurality	NN	0
of	of	IN	0
subpixels	subpixels	VBG	0
each	each	DT	0
having	having	VBG	0
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
which	which	WDT	0
emit	emit	JJ	0
light	light	NN	0
of	of	IN	0
approximately	approximately	RB	0
the	the	DT	0
same	same	JJ	0
color	color	NN	0
and	and	CC	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
monitor	monitor	NN	B-NP
pixels	pixels	VBD	0
each	each	DT	0
having	having	VBG	0
the	the	DT	0
same	same	JJ	0
number	number	NN	0
of	of	IN	0
subpixel	subpixel	NN	B-NP
as	as	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
are	are	VBP	0
provided	provided	VBN	0
.	.	.	0
The	The	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
in	in	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
pixel	pixel	NN	I-NP
is	is	VBZ	0
manufactured	manufactured	VBN	0
at	at	IN	0
the	the	DT	0
same	same	JJ	0
time	time	NN	0
as	as	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
in	in	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
in	in	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
pixel	pixel	NN	I-NP
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
different	different	JJ	0
constant	constant	JJ	0
current	current	JJ	0
source	source	NN	0
in	in	IN	0
each	each	DT	0
subpixel	subpixel	NN	B-NP
.	.	.	0
A	A	DT	0
circuit	circuit	NN	0
for	for	IN	0
changing	changing	VBG	0
a	a	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
in	in	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
for	for	IN	0
each	each	DT	0
subpixel	subpixel	NN	B-NP
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
a	a	DT	0
potential	potential	JJ	B-NP
change	change	NN	I-NP
of	of	IN	0
the	the	DT	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
of	of	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
pixel	pixel	NN	I-NP
,	,	,	0
thereby	thereby	RB	0
the	the	DT	0
aforementioned	aforementioned	JJ	B-NP
purpose	purpose	NN	I-NP
are	are	VBP	0
achieved	achieved	VBN	0
.	.	.	0
1	1	LS	0
.	.	.	0
Field	Field	NN	0
of	of	IN	0
the	the	DT	0
Invention	Invention	NNPS	0
The	The	DT	0
invention	invention	NN	0
relates	relates	VBZ	0
to	to	TO	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
having	having	VBG	0
a	a	DT	0
pixel	pixel	NN	B-NP
including	including	VBG	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
and	and	CC	0
a	a	DT	0
driving	driving	NN	B-NP
method	method	NN	I-NP
thereof	thereof	NN	0
.	.	.	0
2	2	LS	0
.	.	.	0
Description	Description	NN	0
of	of	IN	0
the	the	DT	0
Related	Related	NNP	0
Art	Art	NNP	0
A	A	DT	0
flat	flat	JJ	0
type	type	NN	B-NP
display	display	NN	I-NP
device	device	NN	I-NP
having	having	VBG	0
a	a	DT	0
pixel	pixel	NN	B-NP
including	including	VBG	0
an	an	DT	0
electroluminescence	electroluminescence	JJ	B-NP
element	element	NN	I-NP
(	(	-LRB-	0
hereinafter	hereinafter	VBN	0
also	also	RB	0
referred	referred	VBN	0
to	to	TO	0
as	as	IN	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
)	)	-RRB-	0
has	has	VBZ	0
been	been	VBN	0
developed	developed	VBN	0
.	.	.	0
This	This	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
is	is	VBZ	0
said	said	VBN	0
to	to	TO	0
have	have	VB	0
a	a	DT	0
wider	wider	JJR	0
viewing	viewing	JJ	0
angle	angle	NN	0
than	than	IN	0
a	a	DT	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
display	display	NN	I-NP
device	device	NN	I-NP
as	as	IN	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
in	in	IN	0
a	a	DT	0
pixel	pixel	JJ	0
emits	emits	JJ	0
light	light	NN	0
by	by	IN	0
itself	itself	PRP	0
despite	despite	IN	0
that	that	IN	0
a	a	DT	0
screen	screen	NN	0
has	has	VBZ	0
a	a	DT	0
flat	flat	JJ	0
shape	shape	NN	0
.	.	.	0
Further	Further	RB	0
,	,	,	0
an	an	DT	0
advantage	advantage	NN	0
of	of	IN	0
this	this	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
in	in	IN	0
that	that	WDT	0
it	it	PRP	0
can	can	MD	0
be	be	VB	0
thinner	thinner	JJR	0
and	and	CC	0
lighter	lighter	JJR	0
than	than	IN	0
a	a	DT	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
display	display	NN	I-NP
device	device	NN	I-NP
is	is	VBZ	0
attracting	attracting	VBG	B-NP
attention	attention	NN	I-NP
.	.	.	0
In	In	IN	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
a	a	DT	0
pixel	pixel	NN	B-NP
is	is	VBZ	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
,	,	,	0
an	an	DT	0
analog	analog	JJ	0
grayscale	grayscale	JJ	B-NP
method	method	NN	I-NP
to	to	TO	0
control	control	VB	0
a	a	DT	0
current	current	JJ	0
value	value	NN	0
or	or	CC	0
a	a	DT	0
voltage	voltage	JJ	B-NP
level	level	NN	I-NP
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
is	is	VBZ	0
known	known	VBN	0
as	as	IN	0
a	a	DT	0
method	method	NN	0
for	for	IN	0
controlling	controlling	VBG	0
the	the	DT	0
pixel	pixel	NN	B-NP
luminance	luminance	NN	I-NP
(	(	-LRB-	0
for	for	IN	0
example	example	NN	0
,	,	,	0
see	see	VB	0
Patent	Patent	NNP	0
Document	Document	NNP	0
1	1	CD	0
)	)	-RRB-	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
a	a	DT	0
time	time	NN	B-NP
grayscale	grayscale	NN	I-NP
method	method	NN	I-NP
to	to	TO	0
control	control	VB	0
light	light	JJ	0
emission	emission	NN	B-NP
time	time	NN	I-NP
of	of	IN	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
is	is	VBZ	0
known	known	VBN	0
(	(	-LRB-	0
for	for	IN	0
example	example	NN	0
,	,	,	0
see	see	VB	0
Patent	Patent	NNP	0
Document	Document	NNP	0
2	2	CD	0
)	)	-RRB-	0
.	.	.	0
Besides	Besides	RB	0
,	,	,	0
an	an	DT	0
area	area	NN	B-NP
grayscale	grayscale	NN	I-NP
method	method	NN	I-NP
to	to	TO	0
divide	divide	CD	0
one	one	CD	0
pixel	pixel	NN	B-NP
into	into	IN	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
regions	regions	NNS	0
and	and	CC	0
control	control	VB	0
a	a	DT	0
light	light	JJ	0
emission	emission	NN	B-NP
state	state	NN	I-NP
of	of	IN	0
each	each	DT	0
divided	divided	JJ	0
pixel	pixel	NN	B-NP
is	is	VBZ	0
known	known	VBN	0
(	(	-LRB-	0
for	for	IN	0
example	example	NN	0
,	,	,	0
see	see	VB	0
Patent	Patent	NNP	0
Document	Document	NNP	0
3	3	CD	0
)	)	-RRB-	0
.	.	.	0
[	[	-LRB-	0
Patent	Patent	NNP	0
Document	Document	NNP	0
1	1	CD	0
]	]	-RRB-	0
Japanese	Japanese	NNP	0
Patent	Patent	NNP	0
Laid-Open	Laid-Open	NNP	0
No.	No.	NNP	0
2003-288055	2003-288055	FW	0
[	[	-LRB-	0
Patent	Patent	NNP	0
Document	Document	NNP	0
2	2	CD	0
]	]	-RRB-	0
Japanese	Japanese	NNP	0
Patent	Patent	NNP	0
Laid-Open	Laid-Open	NNP	0
No.	No.	NNP	0
2002-123219	2002-123219	FW	0
[	[	-LRB-	0
Patent	Patent	NNP	0
Document	Document	NNP	0
3	3	CD	0
]	]	-RRB-	0
Japanese	Japanese	NNP	0
Patent	Patent	NNP	0
Laid-Open	Laid-Open	NNP	0
No.	No.	NNP	0
2001-184015	2001-184015	FW	0
However	However	RB	0
,	,	,	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
has	has	VBZ	0
a	a	DT	0
problem	problem	NN	0
in	in	IN	0
that	that	IN	0
its	its	PRP$	0
luminance	luminance	JJ	B-NP
change	change	NN	I-NP
by	by	IN	0
a	a	DT	0
temperature	temperature	NN	B-NP
change	change	NN	I-NP
or	or	CC	0
passage	passage	NN	0
of	of	IN	0
light	light	JJ	0
emission	emission	NN	B-NP
time	time	NN	I-NP
.	.	.	0
Such	Such	JJ	0
luminance	luminance	NN	B-NP
deterioration	deterioration	NN	I-NP
is	is	VBZ	0
considered	considered	VBN	0
an	an	DT	0
issue	issue	NN	0
to	to	TO	0
be	be	VB	0
solved	solved	VBN	0
since	since	IN	0
it	it	PRP	0
appears	appears	VBZ	0
notably	notably	RB	0
as	as	IN	0
image	image	NN	B-NP
quality	quality	NN	I-NP
deterioration	deterioration	NN	I-NP
in	in	IN	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
which	which	WDT	0
employs	employs	VBZ	0
an	an	DT	0
area	area	NN	B-NP
grayscale	grayscale	NN	I-NP
method	method	NN	I-NP
.	.	.	0
In	In	IN	0
view	view	NN	0
of	of	IN	0
this	this	DT	0
,	,	,	0
the	the	DT	0
invention	invention	NN	0
improves	improves	VBZ	0
and	and	CC	0
stabilizes	stabilizes	JJ	0
display	display	NN	B-NP
device	device	NN	I-NP
image	image	NN	I-NP
quality	quality	NN	I-NP
which	which	WDT	0
performs	performs	VBZ	0
area	area	NN	B-NP
grayscale	grayscale	NN	I-NP
display	display	NN	I-NP
by	by	IN	0
using	using	VBG	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
.	.	.	0
The	The	DT	0
point	point	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
is	is	VBZ	0
that	that	IN	0
a	a	DT	0
portion	portion	NN	0
of	of	IN	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
having	having	VBG	0
a	a	DT	0
pixel	pixel	NN	B-NP
including	including	VBG	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
is	is	VBZ	0
provided	provided	VBN	0
with	with	IN	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
having	having	VBG	0
the	the	DT	0
same	same	JJ	0
configuration	configuration	NN	B-NP
as	as	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
so	so	RB	0
as	as	RB	0
to	to	TO	0
function	function	VB	0
as	as	IN	0
a	a	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
,	,	,	0
thereby	thereby	RB	0
a	a	DT	0
voltage	voltage	NN	0
or	or	CC	0
a	a	DT	0
current	current	JJ	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
is	is	VBZ	0
corrected	corrected	VBN	0
in	in	IN	0
consideration	consideration	NN	B-NP
of	of	IN	0
a	a	DT	0
change	change	NN	0
of	of	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
.	.	.	0
The	The	DT	0
invention	invention	NN	0
provides	provides	VBZ	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
including	including	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
monitor	monitor	JJ	B-NP
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
,	,	,	0
a	a	DT	0
monitor	monitor	NN	B-NP
line	line	NN	I-NP
for	for	IN	0
monitoring	monitoring	VBG	0
a	a	DT	0
change	change	NN	0
in	in	IN	0
potential	potential	JJ	0
of	of	IN	0
an	an	DT	0
electrode	electrode	NN	0
included	included	VBD	0
in	in	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
monitor	monitor	JJ	B-NP
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
,	,	,	0
and	and	CC	0
a	a	DT	0
unit	unit	NN	0
for	for	IN	0
electrically	electrically	RB	0
blocking	blocking	VBG	0
a	a	DT	0
current	current	JJ	0
supply	supply	NN	0
to	to	TO	0
a	a	DT	0
shorted	shorted	NNS	0
monitor	monitor	VBP	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
through	through	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
line	line	NN	I-NP
when	when	WRB	0
any	any	DT	0
of	of	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
monitor	monitor	JJ	B-NP
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
is	is	VBZ	0
shorted	shorted	VBN	0
.	.	.	0
The	The	DT	0
invention	invention	NN	0
provides	provides	VBZ	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
having	having	VBG	0
a	a	DT	0
display	display	NN	0
pixel	pixel	VBZ	0
including	including	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
subpixel	subpixel	NN	B-NP
including	including	VBG	0
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
with	with	IN	0
approximately	approximately	RB	0
the	the	DT	0
same	same	JJ	0
light	light	JJ	0
emission	emission	NN	B-NP
color	color	NN	I-NP
,	,	,	0
and	and	CC	0
a	a	DT	0
monitor	monitor	NN	B-NP
pixel	pixel	NN	I-NP
with	with	IN	0
the	the	DT	0
same	same	JJ	0
configuration	configuration	NN	B-NP
as	as	IN	0
the	the	DT	0
display	display	NN	B-NP
pixel	pixel	NN	I-NP
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
preferable	preferable	VBN	0
that	that	IN	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
provided	provided	VBN	0
in	in	IN	0
this	this	DT	0
pixel	pixel	NN	B-NP
and	and	CC	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
provided	provided	VBN	0
in	in	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
pixel	pixel	RB	0
be	be	VB	0
formed	formed	VBN	0
simultaneously	simultaneously	RB	0
in	in	IN	0
a	a	DT	0
manufacturing	manufacturing	NN	B-NP
step	step	NN	I-NP
and	and	CC	0
have	have	VB	0
the	the	DT	0
same	same	JJ	0
configuration	configuration	NN	B-NP
.	.	.	0
The	The	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
of	of	IN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
in	in	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
pixel	pixel	NN	I-NP
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
different	different	JJ	0
constant	constant	JJ	0
current	current	JJ	0
sources	sources	NNS	0
.	.	.	0
The	The	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
includes	includes	VBZ	0
a	a	DT	0
differential	differential	JJ	B-NP
amplifier	amplifier	JJ	I-NP
circuit	circuit	NN	I-NP
which	which	WDT	0
changes	changes	VBZ	0
a	a	DT	0
potential	potential	NN	0
applied	applied	VBD	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
in	in	IN	0
the	the	DT	0
display	display	NN	B-NP
pixel	pixel	NN	I-NP
for	for	IN	0
each	each	DT	0
subpixel	subpixel	NN	B-NP
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
a	a	DT	0
potential	potential	JJ	B-NP
change	change	NN	I-NP
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
in	in	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
pixel	pixel	NN	I-NP
for	for	IN	0
each	each	DT	0
subpixel	subpixel	NN	B-NP
.	.	.	0
By	By	IN	0
providing	providing	VBG	0
a	a	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
with	with	IN	0
the	the	DT	0
same	same	JJ	0
configuration	configuration	NN	B-NP
as	as	IN	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
provided	provided	VBN	0
in	in	IN	0
a	a	DT	0
pixel	pixel	NN	B-NP
,	,	,	0
luminance	luminance	JJ	B-NP
variation	variation	NN	I-NP
caused	caused	VBN	0
by	by	IN	0
a	a	DT	0
change	change	NN	0
in	in	IN	0
an	an	DT	0
environmental	environmental	JJ	B-NP
temperature	temperature	NN	I-NP
or	or	CC	0
deterioration	deterioration	NN	B-NP
with	with	IN	0
time	time	NN	0
can	can	MD	0
be	be	VB	0
suppressed	suppressed	VBN	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
image	image	NN	B-NP
quality	quality	NN	I-NP
can	can	MD	0
be	be	VB	0
improved	improved	VBN	0
or	or	CC	0
stabilized	stabilized	VBD	0
.	.	.	0
FIG.	FIG.	CD	0
1	1	CD	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
2	2	CD	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
3	3	CD	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
an	an	DT	0
equivalent	equivalent	JJ	0
circuit	circuit	NN	0
of	of	IN	0
a	a	DT	0
pixel	pixel	NN	B-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
4	4	CD	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
a	a	DT	0
layout	layout	NN	0
of	of	IN	0
a	a	DT	0
pixel	pixel	NN	B-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
5	5	CD	0
is	is	VBZ	0
a	a	DT	0
view	view	NN	0
showing	showing	VBG	0
a	a	DT	0
cross	cross	JJ	0
section	section	NN	0
of	of	IN	0
a	a	DT	0
pixel	pixel	NN	B-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIGS.	FIGS.	NNP	0
6A	6A	NNP	0
and	and	CC	0
6B	6B	NNP	0
are	are	VBP	0
views	views	NNS	0
showing	showing	VBG	0
a	a	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIGS.	FIGS.	NNP	0
7A	7A	NNP	0
and	and	CC	0
7B	7B	NN	0
are	are	VBP	0
views	views	NNS	0
showing	showing	VBG	0
a	a	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIGS.	FIGS.	NNP	0
8A	8A	NNP	0
and	and	CC	0
8B	8B	NNP	0
are	are	VBP	0
views	views	NNS	0
showing	showing	VBG	0
a	a	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIGS.	FIGS.	NNP	0
9A	9A	NNP	0
and	and	CC	0
9B	9B	NNP	0
are	are	VBP	0
timing	timing	VBG	0
charts	charts	NNS	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
10	10	CD	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
an	an	DT	0
equivalent	equivalent	JJ	0
circuit	circuit	NN	0
of	of	IN	0
a	a	DT	0
pixel	pixel	NN	B-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIGS.	FIGS.	NNP	0
11A	11A	NNP	0
to	to	TO	0
11C	11C	CD	0
are	are	VBP	0
diagrams	diagrams	VBN	0
showing	showing	VBG	0
equivalent	equivalent	JJ	0
circuits	circuits	NNS	0
of	of	IN	0
a	a	DT	0
pixel	pixel	NN	B-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
12	12	CD	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
an	an	DT	0
equivalent	equivalent	JJ	0
circuit	circuit	NN	0
of	of	IN	0
a	a	DT	0
pixel	pixel	NN	B-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
13	13	CD	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
a	a	DT	0
panel	panel	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
14	14	CD	0
is	is	VBZ	0
a	a	DT	0
timing	timing	NN	0
chart	chart	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIGS.	FIGS.	NNP	0
15A	15A	NNP	0
and	and	CC	0
15B	15B	NNP	0
are	are	VBP	0
timing	timing	VBG	0
charts	charts	NNS	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIGS.	FIGS.	NNP	0
16A	16A	NNP	0
to	to	TO	0
16F	16F	CD	0
are	are	VBP	0
views	views	NNS	0
showing	showing	VBG	0
electronic	electronic	JJ	B-NP
device	device	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIGS.	FIGS.	NNP	0
17A	17A	NNP	0
to	to	TO	0
17C	17C	CD	0
are	are	VBP	0
views	views	NNS	0
display	display	NN	B-NP
device	device	NN	I-NP
showing	showing	VBG	I-NP
example	example	NN	I-NP
to	to	TO	0
which	which	WDT	0
the	the	DT	0
invention	invention	NN	0
can	can	MD	0
be	be	VB	0
applied	applied	VBN	0
.	.	.	0
FIGS.	FIGS.	NNP	0
18A	18A	NNP	0
and	and	CC	0
18B	18B	NNP	0
are	are	VBP	0
views	views	NNS	0
display	display	NN	B-NP
device	device	NN	I-NP
showing	showing	VBG	I-NP
example	example	NN	I-NP
to	to	TO	0
which	which	WDT	0
the	the	DT	0
invention	invention	NN	0
can	can	MD	0
be	be	VB	0
applied	applied	VBN	0
.	.	.	0
FIGS.	FIGS.	NNP	0
19A	19A	NNP	0
and	and	CC	0
19B	19B	NNP	0
are	are	VBP	0
views	views	NNS	0
display	display	NN	B-NP
device	device	NN	I-NP
showing	showing	VBG	I-NP
example	example	NN	I-NP
to	to	TO	0
which	which	WDT	0
the	the	DT	0
invention	invention	NN	0
can	can	MD	0
be	be	VB	0
applied	applied	VBN	0
.	.	.	0
FIGS.	FIGS.	NNP	0
20A	20A	NNP	0
and	and	CC	0
20B	20B	NNP	0
are	are	VBP	0
views	views	NNS	0
display	display	NN	B-NP
device	device	NN	I-NP
showing	showing	VBG	I-NP
example	example	NN	I-NP
to	to	TO	0
which	which	WDT	0
the	the	DT	0
invention	invention	NN	0
can	can	MD	0
be	be	VB	0
applied	applied	VBN	0
.	.	.	0
FIG.	FIG.	CD	0
21	21	CD	0
is	is	VBZ	0
a	a	DT	0
view	view	NN	0
showing	showing	VBG	0
an	an	DT	0
example	example	NN	0
of	of	IN	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
to	to	TO	0
which	which	WDT	0
the	the	DT	0
invention	invention	NN	0
can	can	MD	0
be	be	VB	0
applied	applied	VBN	0
.	.	.	0
FIGS.	FIGS.	NNP	0
22A	22A	NNP	0
to	to	TO	0
22E	22E	CD	0
are	are	VBP	0
views	views	NNS	0
display	display	NN	B-NP
device	device	NN	I-NP
showing	showing	VBG	I-NP
example	example	NN	I-NP
to	to	TO	0
which	which	WDT	0
the	the	DT	0
invention	invention	NN	0
can	can	MD	0
be	be	VB	0
applied	applied	VBN	0
.	.	.	0
FIGS.	FIGS.	NNP	0
23A	23A	NNP	0
and	and	CC	0
23B	23B	NNP	0
are	are	VBP	0
diagrams	diagrams	VBN	0
showing	showing	VBG	0
equivalent	equivalent	JJ	0
circuits	circuits	NNS	0
of	of	IN	0
a	a	DT	0
pixel	pixel	NN	B-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIGS.	FIGS.	NNP	0
24A	24A	NNP	0
and	and	CC	0
24B	24B	NNP	0
are	are	VBP	0
diagrams	diagrams	VBN	0
showing	showing	VBG	0
equivalent	equivalent	JJ	0
circuits	circuits	NNS	0
of	of	IN	0
a	a	DT	0
pixel	pixel	NN	B-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIGS.	FIGS.	NNP	0
25A	25A	NNP	0
and	and	CC	0
25B	25B	NNP	0
are	are	VBP	0
diagrams	diagrams	VBN	0
showing	showing	VBG	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIGS.	FIGS.	NNP	0
26A	26A	NNP	0
and	and	CC	0
26B	26B	NNP	0
are	are	VBP	0
diagrams	diagrams	VBN	0
showing	showing	VBG	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
27	27	CD	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
28	28	CD	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
a	a	DT	0
suitable	suitable	JJ	0
pixel	pixel	JJ	B-NP
configuration	configuration	NN	I-NP
for	for	IN	0
applying	applying	VBG	0
a	a	DT	0
negative	negative	JJ	B-NP
voltage	voltage	NN	I-NP
to	to	TO	0
a	a	DT	0
gate	gate	NN	0
of	of	IN	0
a	a	DT	0
driving	driving	NN	0
transistor	transistor	NN	0
.	.	.	0
FIG.	FIG.	CD	0
29	29	CD	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
a	a	DT	0
display	display	NN	B-NP
panel	panel	NN	I-NP
configuration	configuration	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
30	30	CD	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
a	a	DT	0
subpixel	subpixel	NN	B-NP
configuration	configuration	NN	I-NP
in	in	IN	0
a	a	DT	0
display	display	NN	B-NP
panel	panel	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
31	31	CD	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
a	a	DT	0
subpixel	subpixel	NN	B-NP
configuration	configuration	NN	I-NP
in	in	IN	0
a	a	DT	0
display	display	NN	B-NP
panel	panel	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
32	32	CD	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
a	a	DT	0
structure	structure	NN	0
of	of	IN	0
a	a	DT	0
vapor	vapor	JJ	B-NP
deposition	deposition	JJ	I-NP
apparatus	apparatus	NN	I-NP
for	for	IN	0
forming	forming	VBG	0
an	an	DT	0
EL	EL	NNP	B-NP
layer	layer	NN	I-NP
.	.	.	0
FIG.	FIG.	CD	0
33	33	CD	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
a	a	DT	0
structure	structure	NN	0
of	of	IN	0
a	a	DT	0
vapor	vapor	JJ	B-NP
deposition	deposition	JJ	I-NP
apparatus	apparatus	NN	I-NP
for	for	IN	0
forming	forming	VBG	0
an	an	DT	0
EL	EL	NNP	B-NP
layer	layer	NN	I-NP
.	.	.	0
Although	Although	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
will	will	MD	0
be	be	VB	0
fully	fully	RB	0
described	described	VBN	0
by	by	IN	0
way	way	NN	0
of	of	IN	0
embodiment	embodiment	JJ	0
mode	mode	NN	B-NP
with	with	IN	0
reference	reference	NN	0
to	to	TO	0
the	the	DT	0
accompanying	accompanying	JJ	0
drawings	drawings	NNS	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
understood	understood	VBN	0
that	that	IN	0
various	various	JJ	0
changes	changes	NNS	0
and	and	CC	0
modification	modification	NN	B-NP
will	will	MD	0
be	be	VB	0
apparent	apparent	JJ	0
to	to	TO	0
those	those	DT	0
skilled	skilled	JJ	0
in	in	IN	0
the	the	DT	0
art	art	NN	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
unless	unless	IN	0
such	such	JJ	0
changes	changes	NNS	0
and	and	CC	0
modification	modification	NN	B-NP
depart	depart	VBP	0
from	from	IN	0
the	the	DT	0
scope	scope	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
,	,	,	0
they	they	PRP	0
should	should	MD	0
be	be	VB	0
construed	construed	VBN	0
as	as	IN	0
being	being	VBG	0
included	included	VBN	0
therein	therein	RB	0
.	.	.	0
Note	Note	NN	0
that	that	IN	0
identical	identical	JJ	0
portions	portions	NNS	0
in	in	IN	0
embodiment	embodiment	JJ	0
mode	mode	NN	B-NP
are	are	VBP	0
denoted	denoted	VBN	0
by	by	IN	0
the	the	DT	0
same	same	JJ	0
reference	reference	NN	B-NP
numeral	numeral	JJ	I-NP
and	and	CC	0
detailed	detailed	JJ	0
description	description	NN	B-NP
thereof	thereof	RB	0
are	are	VBP	0
omitted	omitted	VBN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
in	in	IN	0
the	the	DT	0
specification	specification	NN	B-NP
that	that	IN	0
connected	connected	JJ	0
elements	elements	NNS	0
are	are	VBP	0
electrically	electrically	RB	0
connected	connected	VBN	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
connected	connected	JJ	0
elements	elements	NNS	0
may	may	MD	0
have	have	VB	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
element	element	NN	I-NP
,	,	,	0
a	a	DT	0
switching	switching	JJ	0
element	element	NN	0
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
between	between	IN	0
them	them	PRP	0
.	.	.	0
In	In	IN	0
this	this	DT	0
specification	specification	NN	B-NP
,	,	,	0
a	a	DT	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
a	a	DT	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
of	of	IN	0
a	a	DT	0
transistor	transistor	NNS	0
are	are	VBP	0
thus	thus	RB	0
called	called	VBN	0
for	for	IN	0
convenience	convenience	NN	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
distinguish	distinguish	VB	0
electrodes	electrodes	JJ	0
other	other	JJ	0
than	than	IN	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
in	in	IN	0
the	the	DT	0
configuration	configuration	NN	B-NP
of	of	IN	0
the	the	DT	0
transistor	transistor	NN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
invention	invention	NN	0
,	,	,	0
in	in	IN	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
the	the	DT	0
conductivity	conductivity	NN	B-NP
of	of	IN	0
a	a	DT	0
transistor	transistor	NN	0
is	is	VBZ	0
not	not	RB	0
limited	limited	VBN	0
,	,	,	0
the	the	DT	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
the	the	DT	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
are	are	VBP	0
changed	changed	VBN	0
in	in	IN	0
name	name	NN	0
depending	depending	VBG	0
on	on	IN	0
the	the	DT	0
conductivity	conductivity	NN	B-NP
of	of	IN	0
the	the	DT	0
transistor	transistor	NN	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
a	a	DT	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
or	or	CC	0
a	a	DT	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
is	is	VBZ	0
described	described	VBN	0
as	as	IN	0
one	one	CD	0
electrode	electrode	NNS	0
or	or	CC	0
the	the	DT	0
other	other	JJ	0
electrode	electrode	NN	0
in	in	IN	0
some	some	DT	0
cases	cases	NNS	0
.	.	.	0
In	In	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
a	a	DT	0
configuration	configuration	NN	B-NP
of	of	IN	0
a	a	DT	0
panel	panel	NN	0
including	including	VBG	0
a	a	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
is	is	VBZ	0
described	described	VBN	0
with	with	IN	0
reference	reference	NN	0
to	to	TO	0
the	the	DT	0
drawings	drawings	NNS	0
.	.	.	0
FIG.	FIG.	CD	0
1	1	CD	0
shows	shows	NNS	0
a	a	DT	0
configuration	configuration	NN	B-NP
of	of	IN	0
a	a	DT	0
panel	panel	NN	0
including	including	VBG	0
a	a	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
40	40	CD	0
,	,	,	0
a	a	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
43	43	CD	0
,	,	,	0
a	a	DT	0
first	first	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
41	41	CD	0
,	,	,	0
a	a	DT	0
second	second	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
42	42	CD	0
,	,	,	0
and	and	CC	0
a	a	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
64	64	CD	0
.	.	.	0
This	This	DT	0
panel	panel	NN	0
is	is	VBZ	0
formed	formed	VBN	0
using	using	VBG	0
an	an	DT	0
insulating	insulating	JJ	0
substrate	substrate	NN	0
20	20	CD	0
.	.	.	0
The	The	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
40	40	CD	0
includes	includes	VBZ	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
pixel	pixel	NN	B-NP
10	10	CD	0
.	.	.	0
Each	Each	DT	0
pixel	pixel	NN	B-NP
includes	includes	VBZ	0
a	a	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
a	a	DT	0
first	first	JJ	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
which	which	WDT	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
has	has	VBZ	0
a	a	DT	0
function	function	NN	0
to	to	TO	0
control	control	VB	0
a	a	DT	0
current	current	JJ	0
supply	supply	NN	0
.	.	.	0
The	The	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
18	18	CD	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
each	each	DT	0
pixel	pixel	NN	B-NP
may	may	MD	0
include	include	VB	0
a	a	DT	0
second	second	JJ	0
driving	driving	NN	0
transistor	transistor	VBD	0
114	114	CD	0
and	and	CC	0
a	a	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
14	14	CD	0
which	which	WDT	0
are	are	VBP	0
connected	connected	VBN	0
in	in	IN	0
the	the	DT	0
same	same	JJ	0
way	way	NN	0
as	as	IN	0
the	the	DT	0
first	first	JJ	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
and	and	CC	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
.	.	.	0
The	The	DT	0
second	second	JJ	0
driving	driving	NN	0
transistor	transistor	VBD	0
114	114	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
14	14	CD	0
may	may	MD	0
be	be	VB	0
connected	connected	VBN	0
in	in	IN	0
parallel	parallel	JJ	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
and	and	CC	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
with	with	IN	0
a	a	DT	0
common	common	JJ	0
power	power	NN	B-NP
source	source	NN	I-NP
.	.	.	0
Here	Here	RB	0
,	,	,	0
the	the	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
14	14	CD	0
may	may	MD	0
have	have	VB	0
a	a	DT	0
configuration	configuration	NN	B-NP
in	in	IN	0
which	which	WDT	0
two	two	CD	0
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
with	with	IN	0
equivalent	equivalent	NN	0
or	or	CC	0
almost	almost	RB	0
equivalent	equivalent	JJ	0
functions	functions	NNS	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
are	are	VBP	0
connected	connected	VBN	0
in	in	IN	0
parallel	parallel	NN	B-NP
as	as	IN	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
1	1	CD	0
.	.	.	0
However	However	RB	0
,	,	,	0
the	the	DT	0
invention	invention	NN	0
is	is	VBZ	0
not	not	RB	0
limited	limited	VBN	0
to	to	TO	0
this	this	DT	0
and	and	CC	0
one	one	CD	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
may	may	MD	0
be	be	VB	0
provided	provided	VBN	0
such	such	JJ	0
as	as	IN	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
.	.	.	0
Further	Further	RB	0
,	,	,	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
of	of	IN	0
three	three	CD	0
or	or	CC	0
more	more	JJR	0
may	may	MD	0
be	be	VB	0
connected	connected	VBN	0
in	in	IN	0
parallel	parallel	JJ	0
or	or	CC	0
the	the	DT	0
functions	functions	NNS	0
of	of	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
may	may	MD	0
not	not	RB	0
be	be	VB	0
equivalent	equivalent	JJ	0
to	to	TO	0
one	one	CD	0
another	another	DT	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
as	as	IN	0
the	the	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
14	14	CD	0
may	may	MD	0
have	have	VB	0
a	a	DT	0
different	different	JJ	0
light	light	JJ	0
emission	emission	NN	B-NP
area	area	NN	I-NP
from	from	IN	0
that	that	DT	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
to	to	TO	0
say	say	VB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
required	required	VBN	0
in	in	IN	0
one	one	CD	0
pixel	pixel	NN	B-NP
that	that	IN	0
the	the	DT	0
second	second	JJ	0
driving	driving	NN	0
transistor	transistor	VBD	0
114	114	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
14	14	CD	0
are	are	VBP	0
connected	connected	VBN	0
in	in	IN	0
parallel	parallel	JJ	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
and	and	CC	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
that	that	IN	0
a	a	DT	0
more	more	RBR	0
specific	specific	JJ	0
configuration	configuration	NN	B-NP
of	of	IN	0
the	the	DT	0
pixel	pixel	JJ	0
10	10	CD	0
is	is	VBZ	0
described	described	VBN	0
in	in	IN	0
the	the	DT	0
following	following	JJ	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
as	as	IN	0
an	an	DT	0
example	example	NN	0
.	.	.	0
The	The	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
64	64	CD	0
includes	includes	VBZ	0
a	a	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
,	,	,	0
a	a	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
,	,	,	0
and	and	CC	0
a	a	DT	0
first	first	JJ	0
inverter	inverter	NN	B-NP
112	112	CD	0
.	.	.	0
The	The	DT	0
first	first	JJ	0
inverter	inverter	NN	B-NP
112	112	CD	0
has	has	VBZ	0
an	an	DT	0
output	output	NN	B-NP
terminal	terminal	NN	I-NP
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
.	.	.	0
An	An	DT	0
input	input	NN	B-NP
terminal	terminal	NN	I-NP
of	of	IN	0
the	the	DT	0
first	first	JJ	0
inverter	inverter	NN	B-NP
112	112	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
one	one	CD	0
of	of	IN	0
a	a	DT	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
a	a	DT	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
of	of	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
and	and	CC	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
.	.	.	0
A	A	DT	0
constant	constant	JJ	0
current	current	JJ	0
source	source	NN	0
105	105	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
through	through	IN	0
a	a	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
113	113	CD	0
.	.	.	0
Other	Other	JJ	B-NP
monitor	monitor	NN	I-NP
controlling	controlling	VBG	0
transistors	transistors	NNS	0
in	in	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
64	64	CD	0
each	each	DT	0
has	has	VBZ	0
a	a	DT	0
function	function	NN	0
to	to	TO	0
control	control	VB	0
a	a	DT	0
current	current	JJ	0
supply	supply	NN	0
from	from	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
113	113	CD	0
to	to	TO	0
each	each	DT	0
of	of	IN	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
monitor	monitor	JJ	B-NP
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
.	.	.	0
The	The	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
113	113	CD	0
which	which	WDT	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
electrodes	electrodes	VB	0
of	of	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
monitor	monitor	JJ	B-NP
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
can	can	MD	0
have	have	VB	0
a	a	DT	0
function	function	NN	0
to	to	TO	0
monitor	monitor	VB	0
a	a	DT	0
change	change	NN	0
in	in	IN	0
potential	potential	JJ	0
of	of	IN	0
the	the	DT	0
electrodes	electrodes	NNS	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
the	the	DT	0
constant	constant	JJ	0
current	current	JJ	0
source	source	NN	0
105	105	CD	0
is	is	VBZ	0
only	only	RB	0
required	required	VBN	0
to	to	TO	0
have	have	VB	0
a	a	DT	0
function	function	NN	0
to	to	TO	0
supply	supply	VB	0
a	a	DT	0
constant	constant	JJ	0
current	current	JJ	0
to	to	TO	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
113	113	CD	0
.	.	.	0
Further	Further	RB	0
,	,	,	0
the	the	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
64	64	CD	0
may	may	MD	0
have	have	VB	0
a	a	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
115	115	CD	0
,	,	,	0
a	a	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
and	and	CC	0
a	a	DT	0
second	second	JJ	0
inverter	inverter	NN	B-NP
116	116	CD	0
which	which	WDT	0
are	are	VBP	0
connected	connected	VBN	0
in	in	IN	0
parallel	parallel	JJ	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
first	first	JJ	0
inverter	inverter	NN	B-NP
112	112	CD	0
,	,	,	0
with	with	IN	0
a	a	DT	0
common	common	JJ	0
power	power	NN	B-NP
source	source	NN	I-NP
similarly	similarly	RB	0
to	to	TO	0
the	the	DT	0
pixel	pixel	JJ	0
10	10	CD	0
.	.	.	0
The	The	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
same	same	JJ	0
step	step	NN	0
with	with	IN	0
the	the	DT	0
same	same	JJ	0
conditions	conditions	NNS	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
have	have	VB	0
the	the	DT	0
same	same	JJ	0
configuration	configuration	NN	B-NP
as	as	IN	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
have	have	VBP	0
the	the	DT	0
same	same	JJ	0
or	or	CC	0
almost	almost	RB	0
the	the	DT	0
same	same	JJ	0
characteristics	characteristics	NNS	0
against	against	IN	0
a	a	DT	0
change	change	NN	0
in	in	IN	0
an	an	DT	0
environmental	environmental	JJ	B-NP
temperature	temperature	NN	I-NP
and	and	CC	0
deterioration	deterioration	NN	B-NP
with	with	IN	0
time	time	NN	0
.	.	.	0
The	The	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
18	18	CD	0
.	.	.	0
Here	Here	RB	0
,	,	,	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
have	have	VBP	0
the	the	DT	0
same	same	JJ	0
potentials	potentials	NN	0
;	;	:	0
therefore	therefore	RB	0
,	,	,	0
they	they	PRP	0
are	are	VBP	0
expressed	expressed	VBN	0
as	as	IN	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
18	18	CD	0
with	with	IN	0
the	the	DT	0
same	same	JJ	0
reference	reference	NN	B-NP
numeral	numeral	NN	I-NP
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
in	in	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
that	that	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
has	has	VBZ	0
p-channel	p-channel	JJ	B-NP
conductivity	conductivity	NN	I-NP
,	,	,	0
however	however	RB	0
,	,	,	0
the	the	DT	0
invention	invention	NN	0
is	is	VBZ	0
not	not	RB	0
limited	limited	VBN	0
to	to	TO	0
this	this	DT	0
and	and	CC	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
may	may	MD	0
have	have	VB	0
an	an	DT	0
n-channel	n-channel	JJ	B-NP
conductivity	conductivity	NN	I-NP
as	as	IN	0
well	well	RB	0
.	.	.	0
In	In	IN	0
that	that	DT	0
case	case	NN	0
,	,	,	0
a	a	DT	0
circuit	circuit	NN	B-NP
configuration	configuration	NN	I-NP
in	in	IN	0
the	the	DT	0
periphery	periphery	NN	0
is	is	VBZ	0
appropriately	appropriately	RB	0
changed	changed	VBN	0
.	.	.	0
The	The	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
,	,	,	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
115	115	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
inverter	inverter	NN	B-NP
116	116	CD	0
are	are	VBP	0
similar	similar	JJ	0
to	to	TO	0
the	the	DT	0
aforementioned	aforementioned	NN	0
.	.	.	0
The	The	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
same	same	JJ	0
step	step	NN	0
with	with	IN	0
the	the	DT	0
same	same	JJ	0
conditions	conditions	NNS	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
have	have	VB	0
the	the	DT	0
same	same	JJ	0
configuration	configuration	NN	B-NP
as	as	IN	0
the	the	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
14	14	CD	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
14	14	CD	0
have	have	VBP	0
the	the	DT	0
same	same	JJ	0
or	or	CC	0
almost	almost	RB	0
the	the	DT	0
same	same	JJ	0
characteristics	characteristics	NNS	0
against	against	IN	0
a	a	DT	0
change	change	NN	0
in	in	IN	0
an	an	DT	0
environmental	environmental	JJ	B-NP
temperature	temperature	NN	I-NP
and	and	CC	0
deterioration	deterioration	NN	B-NP
with	with	IN	0
time	time	NN	0
.	.	.	0
The	The	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
18	18	CD	0
.	.	.	0
Here	Here	RB	0
,	,	,	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
14	14	CD	0
and	and	CC	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
have	have	VBP	0
the	the	DT	0
same	same	JJ	0
potentials	potentials	NN	0
;	;	:	0
therefore	therefore	RB	0
,	,	,	0
they	they	PRP	0
are	are	VBP	0
expressed	expressed	VBN	0
as	as	IN	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
18	18	CD	0
with	with	IN	0
the	the	DT	0
same	same	JJ	0
reference	reference	NN	B-NP
numeral	numeral	NN	I-NP
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
in	in	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
that	that	IN	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
115	115	CD	0
has	has	VBZ	0
p-channel	p-channel	JJ	B-NP
conductivity	conductivity	NN	I-NP
,	,	,	0
however	however	RB	0
,	,	,	0
the	the	DT	0
invention	invention	NN	0
is	is	VBZ	0
not	not	RB	0
limited	limited	VBN	0
to	to	TO	0
this	this	DT	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
115	115	CD	0
may	may	MD	0
have	have	VB	0
an	an	DT	0
n-channel	n-channel	JJ	B-NP
conductivity	conductivity	NN	I-NP
as	as	IN	0
well	well	RB	0
.	.	.	0
In	In	IN	0
that	that	DT	0
case	case	NN	0
,	,	,	0
a	a	DT	0
circuit	circuit	NN	B-NP
configuration	configuration	NN	I-NP
in	in	IN	0
the	the	DT	0
periphery	periphery	NN	0
is	is	VBZ	0
appropriately	appropriately	RB	0
changed	changed	VBN	0
.	.	.	0
A	A	DT	0
position	position	NN	0
to	to	TO	0
provide	provide	VB	0
the	the	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
64	64	CD	0
is	is	VBZ	0
not	not	RB	0
limited	limited	VBN	0
,	,	,	0
and	and	CC	0
it	it	PRP	0
may	may	MD	0
be	be	VB	0
provided	provided	VBN	0
between	between	IN	0
the	the	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
43	43	CD	0
and	and	CC	0
the	the	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
40	40	CD	0
or	or	CC	0
between	between	IN	0
the	the	DT	0
first	first	JJ	0
or	or	CC	0
the	the	DT	0
second	second	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
41	41	CD	0
or	or	CC	0
42	42	CD	0
and	and	CC	0
the	the	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
40	40	CD	0
.	.	.	0
A	A	DT	0
buffer	buffer	NN	B-NP
amplifier	amplifier	NN	I-NP
circuit	circuit	NN	I-NP
110	110	CD	0
is	is	VBZ	0
provided	provided	VBN	0
between	between	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
64	64	CD	0
and	and	CC	0
the	the	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
40	40	CD	0
.	.	.	0
The	The	DT	0
buffer	buffer	NN	B-NP
amplifier	amplifier	NN	I-NP
circuit	circuit	NN	I-NP
has	has	VBZ	0
such	such	JJ	0
features	features	NNS	0
that	that	IN	0
an	an	DT	0
input	input	NN	0
and	and	CC	0
an	an	DT	0
output	output	NN	B-NP
have	have	VBP	0
the	the	DT	0
same	same	JJ	0
potentials	potentials	NN	0
,	,	,	0
with	with	IN	0
high	high	JJ	0
input	input	NN	B-NP
impedanca	impedanca	NN	I-NP
and	and	CC	0
high	high	JJ	0
output	output	NN	B-NP
current	current	JJ	0
capacitance	capacitance	NN	B-NP
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
a	a	DT	0
circuit	circuit	NN	B-NP
configuration	configuration	NN	I-NP
can	can	MD	0
be	be	VB	0
appropriately	appropriately	RB	0
determined	determined	VBN	0
as	as	IN	0
long	long	JJ	0
as	as	IN	0
the	the	DT	0
circuit	circuit	NN	0
has	has	VBZ	0
such	such	JJ	0
features	features	NNS	0
.	.	.	0
In	In	IN	0
such	such	PDT	0
a	a	DT	0
configuration	configuration	NN	B-NP
,	,	,	0
the	the	DT	0
buffer	buffer	NN	B-NP
amplifier	amplifier	NN	I-NP
circuit	circuit	NN	I-NP
has	has	VBZ	0
a	a	DT	0
function	function	NN	0
to	to	TO	0
change	change	VB	0
a	a	DT	0
voltage	voltage	NN	0
applied	applied	VBD	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
14	14	CD	0
included	included	VBD	0
in	in	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
40	40	CD	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
a	a	DT	0
change	change	NN	0
in	in	IN	0
potential	potential	JJ	0
of	of	IN	0
one	one	CD	0
electrode	electrode	NN	0
of	of	IN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
.	.	.	0
In	In	IN	0
such	such	PDT	0
a	a	DT	0
configuration	configuration	NN	B-NP
,	,	,	0
the	the	DT	0
constant	constant	JJ	0
current	current	JJ	0
source	source	NN	0
105	105	CD	0
and	and	CC	0
the	the	DT	0
buffer	buffer	NN	B-NP
amplifier	amplifier	NN	I-NP
circuit	circuit	NN	I-NP
110	110	CD	0
in	in	IN	0
a	a	DT	0
control	control	NN	B-NP
circuit	circuit	NN	I-NP
100	100	CD	0
may	may	MD	0
be	be	VB	0
provided	provided	VBN	0
over	over	IN	0
the	the	DT	0
same	same	JJ	0
insulating	insulating	NN	0
substrate	substrate	VBD	0
20	20	CD	0
or	or	CC	0
different	different	JJ	0
substrates	substrates	NN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
aforementioned	aforementioned	JJ	B-NP
configuration	configuration	NN	I-NP
,	,	,	0
a	a	DT	0
constant	constant	JJ	0
current	current	NN	0
is	is	VBZ	0
supplied	supplied	VBN	0
from	from	IN	0
the	the	DT	0
constant	constant	JJ	0
current	current	JJ	0
source	source	NN	0
105	105	CD	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
.	.	.	0
When	When	WRB	0
an	an	DT	0
environmental	environmental	JJ	B-NP
temperature	temperature	NN	I-NP
change	change	NN	I-NP
or	or	CC	0
deterioration	deterioration	NN	B-NP
with	with	IN	0
time	time	NN	0
occurs	occurs	VBZ	0
in	in	IN	0
such	such	PDT	0
a	a	DT	0
state	state	NN	0
,	,	,	0
the	the	DT	0
resistance	resistance	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
change	change	NN	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
when	when	WRB	0
deterioration	deterioration	NN	B-NP
with	with	IN	0
time	time	NN	0
occurs	occurs	VBZ	0
,	,	,	0
the	the	DT	0
resistance	resistance	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
increase	increase	NN	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
potential	potential	JJ	B-NP
difference	difference	NN	I-NP
between	between	IN	0
opposite	opposite	JJ	0
ends	ends	NNS	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
change	change	NN	0
since	since	IN	0
current	current	JJ	0
values	values	NNS	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
are	are	VBP	0
constant	constant	JJ	0
.	.	.	0
In	In	IN	0
specific	specific	JJ	0
,	,	,	0
potential	potential	JJ	B-NP
difference	difference	NN	I-NP
between	between	IN	0
opposite	opposite	JJ	0
electrodes	electrodes	NNS	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
change	change	NN	0
.	.	.	0
At	At	IN	0
this	this	DT	0
time	time	NN	0
,	,	,	0
a	a	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
electrode	electrode	NN	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
18	18	CD	0
is	is	VBZ	0
fixed	fixed	VBN	B-NP
,	,	,	0
therefore	therefore	RB	0
,	,	,	0
a	a	DT	0
potential	potential	NN	0
of	of	IN	0
an	an	DT	0
electrode	electrode	NN	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
constant	constant	JJ	0
current	current	JJ	0
source	source	NN	0
105	105	CD	0
changes	changes	NNS	0
.	.	.	0
This	This	DT	0
change	change	NN	0
in	in	IN	0
potential	potential	JJ	0
of	of	IN	0
the	the	DT	0
electrode	electrode	NN	0
is	is	VBZ	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
buffer	buffer	NN	B-NP
amplifier	amplifier	NN	I-NP
circuit	circuit	NN	I-NP
110	110	CD	0
through	through	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
113	113	CD	0
.	.	.	0
In	In	IN	0
other	other	JJ	0
words	words	NNS	0
,	,	,	0
a	a	DT	0
change	change	NN	0
in	in	IN	0
potential	potential	JJ	0
of	of	IN	0
the	the	DT	0
aforementioned	aforementioned	JJ	B-NP
electrode	electrode	NN	I-NP
is	is	VBZ	0
inputted	inputted	VBN	0
to	to	TO	0
the	the	DT	0
buffer	buffer	NN	B-NP
amplifier	amplifier	NN	I-NP
circuit	circuit	NN	I-NP
input	input	NN	I-NP
terminal	terminal	NN	I-NP
110	110	CD	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
a	a	DT	0
potential	potential	JJ	B-NP
outputted	outputted	NN	I-NP
from	from	IN	0
the	the	DT	0
buffer	buffer	NN	B-NP
amplifier	amplifier	NN	I-NP
circuit	circuit	NN	I-NP
output	output	NN	I-NP
terminal	terminal	NN	I-NP
110	110	CD	0
is	is	VBZ	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
14	14	CD	0
through	through	IN	0
the	the	DT	0
first	first	JJ	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
driving	driving	NN	0
transistor	transistor	VBD	0
114	114	CD	0
.	.	.	0
In	In	IN	0
specific	specific	JJ	0
,	,	,	0
the	the	DT	0
outputted	outputted	JJ	B-NP
potential	potential	NN	I-NP
is	is	VBZ	0
given	given	VBN	0
as	as	IN	0
a	a	DT	0
potential	potential	NN	0
of	of	IN	0
one	one	CD	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
14	14	CD	0
.	.	.	0
In	In	IN	0
this	this	DT	0
manner	manner	NN	0
,	,	,	0
changes	changes	NNS	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
caused	caused	VBN	0
by	by	IN	0
an	an	DT	0
environmental	environmental	JJ	B-NP
temperature	temperature	NN	I-NP
change	change	NN	I-NP
and	and	CC	0
deterioration	deterioration	NN	B-NP
with	with	IN	0
time	time	NN	0
are	are	VBP	0
fed	fed	VBN	0
back	back	RP	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
14	14	CD	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
14	14	CD	0
can	can	MD	0
emit	emit	VB	0
light	light	NN	0
at	at	IN	0
luminance	luminance	NN	B-NP
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
the	the	DT	0
environmental	environmental	JJ	B-NP
temperature	temperature	NN	I-NP
change	change	NN	I-NP
and	and	CC	0
deterioration	deterioration	NN	B-NP
with	with	IN	0
time	time	NN	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
which	which	WDT	0
can	can	MD	0
perform	perform	VB	0
display	display	VB	0
independent	independent	JJ	0
of	of	IN	0
an	an	DT	0
environmental	environmental	JJ	B-NP
temperature	temperature	NN	I-NP
change	change	NN	I-NP
and	and	CC	0
deterioration	deterioration	NN	B-NP
with	with	IN	0
time	time	NN	0
can	can	MD	0
be	be	VB	0
provided	provided	VBN	0
.	.	.	0
Further	Further	RB	0
,	,	,	0
as	as	IN	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
are	are	VBP	0
provided	provided	VBN	0
,	,	,	0
these	these	DT	0
potential	potential	JJ	B-NP
change	change	NN	I-NP
can	can	MD	0
be	be	VB	0
averaged	averaged	VBN	0
and	and	CC	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
14	14	CD	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
in	in	IN	0
the	the	DT	0
invention	invention	NN	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
preferable	preferable	VBN	0
to	to	TO	0
provide	provide	VB	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
since	since	IN	0
potential	potential	JJ	B-NP
change	change	NN	I-NP
can	can	MD	0
be	be	VB	0
averaged	averaged	VBN	0
.	.	.	0
Further	Further	RB	0
,	,	,	0
by	by	IN	0
providing	providing	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
,	,	,	0
one	one	PRP	0
monitor	monitor	VBP	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
can	can	MD	0
be	be	VB	0
a	a	DT	0
substitute	substitute	NN	0
for	for	IN	0
a	a	DT	0
shorted	shorted	NNS	0
monitor	monitor	VBP	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
preferable	preferable	VBN	0
to	to	TO	0
provide	provide	VB	0
the	the	DT	0
first	first	JJ	0
inverter	inverter	NN	B-NP
112	112	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
inverter	inverter	NN	B-NP
116	116	CD	0
in	in	IN	0
addition	addition	NN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
115	115	CD	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
respectively	respectively	RB	0
.	.	.	0
These	These	DT	0
inverter	inverter	NN	B-NP
are	are	VBP	0
provided	provided	VBN	0
in	in	IN	0
consideration	consideration	NN	B-NP
of	of	IN	0
an	an	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
operation	operation	NN	I-NP
defect	defect	NN	I-NP
64	64	CD	0
caused	caused	VBN	0
by	by	IN	0
a	a	DT	0
defect	defect	NN	0
(	(	-LRB-	0
including	including	VBG	0
an	an	DT	0
initial	initial	JJ	0
defect	defect	NN	0
or	or	CC	0
a	a	DT	0
defect	defect	NN	0
occurring	occurring	VBG	0
with	with	IN	0
time	time	NN	0
)	)	-RRB-	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
in	in	IN	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
the	the	DT	0
constant	constant	JJ	0
current	current	JJ	0
source	source	NN	0
105	105	CD	0
and	and	CC	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
115	115	CD	0
are	are	VBP	0
connected	connected	VBN	0
without	without	IN	0
any	any	DT	0
other	other	JJ	0
transistors	transistors	NNS	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
,	,	,	0
an	an	DT	0
anode	anode	NN	B-NP
and	and	CC	0
a	a	DT	0
cathode	cathode	NN	0
of	of	IN	0
a	a	DT	0
certain	certain	JJ	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
a	a	DT	0
certain	certain	JJ	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
are	are	VBP	0
shorted	shorted	NNS	0
(	(	-LRB-	0
short-circuit	short-circuit	NNP	0
)	)	-RRB-	0
among	among	IN	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
monitor	monitor	JJ	B-NP
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
due	due	JJ	0
to	to	TO	0
a	a	DT	0
defect	defect	NN	0
in	in	IN	0
a	a	DT	0
manufacturing	manufacturing	NN	B-NP
step	step	NN	I-NP
or	or	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
Then	Then	RB	0
,	,	,	0
a	a	DT	0
current	current	JJ	0
supplied	supplied	NN	0
from	from	IN	0
the	the	DT	0
constant	constant	JJ	0
current	current	JJ	0
source	source	NN	0
105	105	CD	0
is	is	VBZ	0
supplied	supplied	VBN	0
more	more	RBR	0
to	to	TO	0
the	the	DT	0
shorted	shorted	NN	0
first	first	RB	0
monitor	monitor	VB	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
66	66	CD	0
and	and	CC	0
the	the	DT	0
shorted	shorted	JJ	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
through	through	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
113	113	CD	0
.	.	.	0
As	As	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
monitor	monitor	JJ	B-NP
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
are	are	VBP	0
connected	connected	VBN	0
in	in	IN	0
parallel	parallel	NN	B-NP
,	,	,	0
if	if	IN	0
more	more	JJR	0
current	current	NN	0
is	is	VBZ	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
shorted	shorted	NN	0
first	first	RB	0
monitor	monitor	VB	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
66	66	CD	0
and	and	CC	0
the	the	DT	0
shorted	shorted	JJ	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
,	,	,	0
a	a	DT	0
predetermined	predetermined	JJ	0
constant	constant	JJ	0
current	current	NN	0
is	is	VBZ	0
not	not	RB	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
other	other	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
an	an	DT	0
appropriate	appropriate	JJ	0
potential	potential	JJ	B-NP
change	change	NN	I-NP
of	of	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
cannot	cannot	NNS	0
be	be	VB	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
14	14	CD	0
.	.	.	0
A	A	DT	0
short-circuit	short-circuit	JJ	0
of	of	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
means	means	VBZ	0
that	that	IN	0
an	an	DT	0
anode	anode	NN	B-NP
and	and	CC	0
a	a	DT	0
cathode	cathode	NN	0
of	of	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
have	have	VBP	0
the	the	DT	0
same	same	JJ	0
potentials	potentials	NN	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
a	a	DT	0
short-circuit	short-circuit	NN	0
could	could	MD	0
occur	occur	VB	0
due	due	JJ	0
to	to	TO	0
a	a	DT	0
dust	dust	NN	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
between	between	IN	0
an	an	DT	0
anode	anode	NN	B-NP
and	and	CC	0
a	a	DT	0
cathode	cathode	NN	0
in	in	IN	0
the	the	DT	0
manufacturing	manufacturing	NN	B-NP
step	step	NN	I-NP
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
in	in	IN	0
addition	addition	NN	0
to	to	TO	0
the	the	DT	0
short-circuit	short-circuit	JJ	0
between	between	IN	0
the	the	DT	0
anode	anode	NN	B-NP
and	and	CC	0
the	the	DT	0
cathode	cathode	NN	0
,	,	,	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
could	could	MD	0
be	be	VB	0
shorted	shorted	JJ	0
due	due	JJ	0
to	to	TO	0
a	a	DT	0
short-circuit	short-circuit	JJ	0
between	between	IN	0
a	a	DT	0
scan	scan	JJ	0
line	line	NN	0
and	and	CC	0
an	an	DT	0
anode	anode	NN	B-NP
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
In	In	IN	0
view	view	NN	0
of	of	IN	0
this	this	DT	0
,	,	,	0
in	in	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
inverter	inverter	NN	B-NP
112	112	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
inverter	inverter	NN	B-NP
116	116	CD	0
are	are	VBP	0
provided	provided	VBN	0
in	in	IN	0
addition	addition	NN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
115	115	CD	0
.	.	.	0
The	The	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
115	115	CD	0
block	block	NN	0
a	a	DT	0
current	current	JJ	0
supply	supply	NN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
prevent	prevent	VB	0
a	a	DT	0
large	large	JJ	0
amount	amount	NN	0
of	of	IN	0
current	current	JJ	0
supply	supply	NN	0
due	due	JJ	0
to	to	TO	0
a	a	DT	0
short-circuit	short-circuit	JJ	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
as	as	IN	0
described	described	VBN	0
above	above	IN	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
a	a	DT	0
shorted	shorted	NNS	0
monitor	monitor	VBP	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
and	and	CC	0
a	a	DT	0
monitor	monitor	NN	B-NP
line	line	NN	I-NP
are	are	VBP	0
electrically	electrically	RB	0
cut	cut	VB	0
off	off	RP	0
.	.	.	0
The	The	DT	0
first	first	JJ	0
inverter	inverter	NN	B-NP
112	112	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
inverter	inverter	NN	B-NP
116	116	CD	0
have	have	VBP	0
a	a	DT	0
function	function	NN	0
to	to	TO	0
output	output	VB	B-NP
a	a	DT	0
potential	potential	JJ	0
to	to	TO	0
turn	turn	VB	0
off	off	RP	0
a	a	DT	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	NN	0
when	when	WRB	0
any	any	DT	0
of	of	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
monitor	monitor	JJ	B-NP
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
is	is	VBZ	0
shorted	shorted	VBN	0
.	.	.	0
In	In	IN	0
addition	addition	NN	B-NP
,	,	,	0
the	the	DT	0
first	first	JJ	0
inverter	inverter	NN	B-NP
112	112	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
inverter	inverter	NN	B-NP
116	116	CD	0
have	have	VBP	0
a	a	DT	0
function	function	NN	0
to	to	TO	0
turn	turn	VB	0
on	on	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	NN	0
when	when	WRB	0
none	none	NN	0
of	of	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
monitor	monitor	JJ	B-NP
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
is	is	VBZ	0
shorted	shorted	VBN	0
.	.	.	0
A	A	DT	0
specific	specific	JJ	0
operation	operation	NN	0
of	of	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
64	64	CD	0
is	is	VBZ	0
described	described	VBN	0
with	with	IN	0
reference	reference	NN	0
to	to	TO	0
FIGS.	FIGS.	CD	0
6A	6A	CD	0
and	and	CC	0
6B	6B	NNP	0
.	.	.	0
As	As	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
6A	6A	CD	0
,	,	,	0
when	when	WRB	0
an	an	DT	0
electrode	electrode	NN	0
on	on	IN	0
a	a	DT	0
high	high	JJ	0
potential	potential	JJ	B-NP
side	side	NN	I-NP
of	of	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
is	is	VBZ	0
an	an	DT	0
anode	anode	JJ	0
electrode	electrode	JJ	0
66a	66a	NN	0
and	and	CC	0
an	an	DT	0
electrode	electrode	NN	0
on	on	IN	0
a	a	DT	0
low	low	JJ	0
potential	potential	JJ	B-NP
side	side	NN	I-NP
is	is	VBZ	0
a	a	DT	0
cathode	cathode	JJ	0
electrode	electrode	JJ	0
66c	66c	NN	0
,	,	,	0
the	the	DT	0
anode	anode	JJ	0
electrode	electrode	JJ	0
66a	66a	NN	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
an	an	DT	0
input	input	NN	B-NP
terminal	terminal	NN	I-NP
of	of	IN	0
the	the	DT	0
first	first	JJ	0
inverter	inverter	NN	B-NP
112	112	CD	0
and	and	CC	0
the	the	DT	0
cathode	cathode	JJ	0
electrode	electrode	JJ	0
66c	66c	NN	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
18	18	CD	0
and	and	CC	0
has	has	VBZ	0
a	a	DT	0
fixed	fixed	JJ	0
potential	potential	NN	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
when	when	WRB	0
an	an	DT	0
anode	anode	NN	B-NP
and	and	CC	0
a	a	DT	0
cathode	cathode	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
are	are	VBP	0
shorted	shorted	VBN	0
,	,	,	0
a	a	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
anode	anode	JJ	0
electrode	electrode	JJ	0
66a	66a	NN	0
becomes	becomes	VBZ	0
close	close	RB	0
to	to	TO	0
that	that	DT	0
of	of	IN	0
the	the	DT	0
cathode	cathode	JJ	0
electrode	electrode	JJ	0
66c	66c	NN	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
a	a	DT	0
low	low	JJ	0
potential	potential	JJ	B-NP
close	close	NN	I-NP
to	to	TO	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
cathode	cathode	JJ	0
electrode	electrode	JJ	0
66c	66c	NN	0
is	is	VBZ	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
inverter	inverter	NN	B-NP
112	112	CD	0
,	,	,	0
therefore	therefore	RB	0
,	,	,	0
a	a	DT	0
p-channel	p-channel	JJ	B-NP
transistor	transistor	NN	I-NP
112p	112p	VBP	0
included	included	VBN	0
in	in	IN	0
the	the	DT	0
first	first	JJ	0
inverter	inverter	NN	B-NP
112	112	CD	0
is	is	VBZ	0
turned	turned	VBN	0
on	on	RP	0
.	.	.	0
Then	Then	RB	0
,	,	,	0
a	a	DT	0
potential	potential	JJ	0
(	(	-LRB-	0
Va	Va	NNP	0
)	)	-RRB-	0
on	on	IN	0
a	a	DT	0
high	high	JJ	0
potential	potential	JJ	B-NP
side	side	NN	I-NP
is	is	VBZ	0
outputted	outputted	VBN	0
from	from	IN	0
the	the	DT	0
first	first	JJ	0
inverter	inverter	NN	B-NP
112	112	CD	0
and	and	CC	0
applied	applied	VBN	0
as	as	IN	0
a	a	DT	0
gate	gate	NN	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
the	the	DT	0
potential	potential	JJ	B-NP
inputted	inputted	NN	I-NP
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
becomes	becomes	VBZ	0
Va	Va	NNP	0
and	and	CC	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
is	is	VBZ	0
turned	turned	VBN	0
off	off	RP	0
.	.	.	0
Similarly	Similarly	RB	0
,	,	,	0
when	when	WRB	0
an	an	DT	0
electrode	electrode	NN	0
on	on	IN	0
a	a	DT	0
high	high	JJ	0
potential	potential	JJ	B-NP
side	side	NN	I-NP
of	of	IN	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
is	is	VBZ	0
an	an	DT	0
anode	anode	JJ	0
electrode	electrode	JJ	0
166a	166a	NN	0
and	and	CC	0
an	an	DT	0
electrode	electrode	NN	0
on	on	IN	0
a	a	DT	0
low	low	JJ	0
potential	potential	JJ	B-NP
side	side	NN	I-NP
is	is	VBZ	0
a	a	DT	0
cathode	cathode	JJ	0
electrode	electrode	JJ	0
166c	166c	NN	0
,	,	,	0
the	the	DT	0
anode	anode	JJ	0
electrode	electrode	JJ	0
166a	166a	NN	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
an	an	DT	0
input	input	NN	B-NP
terminal	terminal	NN	I-NP
of	of	IN	0
the	the	DT	0
second	second	JJ	0
inverter	inverter	NN	B-NP
116	116	CD	0
and	and	CC	0
the	the	DT	0
cathode	cathode	JJ	0
electrode	electrode	JJ	0
166c	166c	NN	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
18	18	CD	0
and	and	CC	0
has	has	VBZ	0
a	a	DT	0
fixed	fixed	JJ	0
potential	potential	NN	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
when	when	WRB	0
an	an	DT	0
anode	anode	NN	B-NP
and	and	CC	0
a	a	DT	0
cathode	cathode	NN	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
are	are	VBP	0
shorted	shorted	VBN	0
,	,	,	0
a	a	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
anode	anode	JJ	0
electrode	electrode	JJ	0
166a	166a	NN	0
becomes	becomes	VBZ	0
close	close	RB	0
to	to	TO	0
that	that	DT	0
of	of	IN	0
the	the	DT	0
cathode	cathode	JJ	0
electrode	electrode	JJ	0
166c	166c	NN	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
a	a	DT	0
low	low	JJ	0
potential	potential	JJ	B-NP
close	close	NN	I-NP
to	to	TO	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
cathode	cathode	JJ	0
electrode	electrode	JJ	0
166c	166c	NN	0
is	is	VBZ	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
second	second	JJ	0
inverter	inverter	NN	B-NP
116	116	CD	0
,	,	,	0
therefore	therefore	RB	0
,	,	,	0
a	a	DT	0
p-channel	p-channel	JJ	B-NP
transistor	transistor	NN	I-NP
116p	116p	VBP	0
included	included	VBN	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
inverter	inverter	NN	B-NP
116	116	CD	0
is	is	VBZ	0
turned	turned	VBN	0
on	on	RP	0
.	.	.	0
Then	Then	RB	0
,	,	,	0
a	a	DT	0
potential	potential	JJ	0
(	(	-LRB-	0
Va	Va	NNP	0
)	)	-RRB-	0
on	on	IN	0
a	a	DT	0
high	high	JJ	0
potential	potential	JJ	B-NP
side	side	NN	I-NP
is	is	VBZ	0
outputted	outputted	VBN	0
from	from	IN	0
the	the	DT	0
second	second	JJ	0
inverter	inverter	NN	B-NP
116	116	CD	0
and	and	CC	0
applied	applied	VBN	0
as	as	IN	0
a	a	DT	0
gate	gate	NN	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
115	115	CD	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
the	the	DT	0
potential	potential	JJ	B-NP
inputted	inputted	NN	I-NP
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
115	115	CD	0
becomes	becomes	VBZ	0
Va	Va	NNP	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
115	115	CD	0
is	is	VBZ	0
turned	turned	VBN	0
off	off	RP	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
that	that	IN	0
VDD	VDD	NNP	B-NP
to	to	TO	0
be	be	VB	0
a	a	DT	0
high	high	JJ	0
potential	potential	NN	0
(	(	-LRB-	0
High	High	NNP	0
)	)	-RRB-	0
is	is	VBZ	0
set	set	VBN	0
equal	equal	JJ	0
to	to	TO	0
or	or	CC	0
higher	higher	JJR	0
than	than	IN	0
an	an	DT	0
anode	anode	JJ	B-NP
potential	potential	NN	I-NP
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
a	a	DT	0
low	low	JJ	0
potential	potential	NN	0
(	(	-LRB-	0
Low	Low	NNP	0
)	)	-RRB-	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
inverter	inverter	NN	B-NP
112	112	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
inverter	inverter	NN	B-NP
116	116	CD	0
,	,	,	0
a	a	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
18	18	CD	0
,	,	,	0
a	a	DT	0
potential	potential	NN	0
on	on	IN	0
a	a	DT	0
low	low	JJ	0
side	side	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
113	113	CD	0
,	,	,	0
and	and	CC	0
a	a	DT	0
potential	potential	NN	0
on	on	IN	0
a	a	DT	0
low	low	JJ	0
side	side	NN	0
applied	applied	VBD	0
to	to	TO	0
Va	Va	NNP	0
can	can	MD	0
be	be	VB	0
all	all	DT	0
set	set	VBN	0
equal	equal	JJ	0
.	.	.	0
In	In	IN	0
general	general	JJ	0
,	,	,	0
the	the	DT	0
low	low	JJ	0
side	side	NN	B-NP
potential	potential	NN	I-NP
is	is	VBZ	0
set	set	VBN	0
at	at	IN	0
ground	ground	NN	0
.	.	.	0
However	However	RB	0
,	,	,	0
the	the	DT	0
invention	invention	NN	0
is	is	VBZ	0
not	not	RB	0
limited	limited	VBN	0
to	to	TO	0
this	this	DT	0
and	and	CC	0
the	the	DT	0
low	low	JJ	0
side	side	NN	B-NP
potential	potential	NN	I-NP
may	may	MD	0
be	be	VB	0
determined	determined	VBN	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
have	have	VB	0
a	a	DT	0
predetermined	predetermined	JJ	0
potential	potential	JJ	B-NP
difference	difference	NN	I-NP
from	from	IN	0
a	a	DT	0
high	high	JJ	0
side	side	NN	B-NP
potential	potential	NN	I-NP
.	.	.	0
The	The	DT	0
predetermined	predetermined	JJ	0
potential	potential	JJ	B-NP
difference	difference	NN	I-NP
may	may	MD	0
be	be	VB	0
determined	determined	VBN	0
depending	depending	VBG	0
on	on	IN	0
a	a	DT	0
current	current	JJ	0
,	,	,	0
a	a	DT	0
voltage	voltage	NN	0
,	,	,	0
luminance	luminance	JJ	B-NP
characteristic	characteristic	JJ	I-NP
of	of	IN	0
a	a	DT	0
light	light	JJ	0
emission	emission	NN	B-NP
material	material	NN	I-NP
or	or	CC	0
the	the	DT	0
specification	specification	NN	B-NP
of	of	IN	0
a	a	DT	0
device	device	NN	0
.	.	.	0
Here	Here	RB	0
,	,	,	0
an	an	DT	0
order	order	NN	0
to	to	TO	0
supply	supply	VB	0
a	a	DT	0
constant	constant	JJ	0
current	current	JJ	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
is	is	VBZ	0
required	required	VBN	0
to	to	TO	0
be	be	VB	0
paid	paid	VBN	0
attention	attention	NN	0
to	to	TO	0
.	.	.	0
A	A	DT	0
constant	constant	JJ	0
current	current	NN	0
is	is	VBZ	0
required	required	VBN	0
to	to	TO	0
start	start	VB	0
to	to	TO	0
be	be	VB	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
113	113	CD	0
when	when	WRB	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
115	115	CD	0
are	are	VBP	0
on	on	RP	0
.	.	.	0
In	In	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
as	as	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
6B	6B	CD	0
,	,	,	0
a	a	DT	0
current	current	JJ	0
starts	starts	NNS	0
to	to	TO	0
be	be	VB	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
113	113	CD	0
with	with	IN	0
Va	Va	NNP	0
remaining	remaining	VBG	0
Low	Low	NNP	0
.	.	.	0
After	After	IN	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
113	113	CD	0
is	is	VBZ	0
saturated	saturated	VBN	0
,	,	,	0
Va	Va	NNP	0
is	is	VBZ	0
set	set	VBN	0
to	to	TO	0
be	be	VB	0
VDD	VDD	NNP	B-NP
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
a	a	DT	0
capacitor	capacitor	NN	B-NP
and	and	CC	0
parasitic	parasitic	NNS	0
capacitance	capacitance	VBP	0
attached	attached	VBN	0
to	to	TO	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
113	113	CD	0
can	can	MD	0
be	be	VB	0
charged	charged	VBN	0
even	even	RB	0
when	when	WRB	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
115	115	CD	0
are	are	VBP	0
on	on	RP	0
.	.	.	0
Meanwhile	Meanwhile	RB	0
,	,	,	0
in	in	IN	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
are	are	VBP	0
not	not	RB	0
shorted	shorted	JJ	0
,	,	,	0
potentials	potentials	VBG	0
of	of	IN	0
the	the	DT	0
anode	anode	JJ	0
electrode	electrode	JJ	0
66a	66a	NN	0
and	and	CC	0
the	the	DT	0
anode	anode	JJ	0
electrode	electrode	NNS	0
166a	166a	RB	0
are	are	VBP	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
inverter	inverter	NN	B-NP
112	112	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
inverter	inverter	NN	B-NP
116	116	CD	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
n-channel	n-channel	JJ	B-NP
transistor	transistor	NN	I-NP
112n	112n	NN	0
and	and	CC	0
116n	116n	NNP	0
are	are	VBP	0
turned	turned	VBN	0
on	on	RP	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
a	a	DT	0
potential	potential	NN	0
on	on	IN	0
a	a	DT	0
low	low	JJ	0
potential	potential	JJ	B-NP
side	side	NN	I-NP
is	is	VBZ	0
outputted	outputted	VBN	0
from	from	IN	0
the	the	DT	0
first	first	JJ	0
inverter	inverter	NN	B-NP
112	112	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
inverter	inverter	NN	B-NP
116	116	CD	0
,	,	,	0
thereby	thereby	RB	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
115	115	CD	0
are	are	VBP	0
turned	turned	VBN	0
on	on	RP	0
.	.	.	0
In	In	IN	0
this	this	DT	0
manner	manner	NN	0
,	,	,	0
a	a	DT	0
current	current	JJ	0
supply	supply	NN	0
from	from	IN	0
the	the	DT	0
constant	constant	JJ	0
current	current	JJ	0
source	source	NN	0
105	105	CD	0
to	to	TO	0
a	a	DT	0
shorted	shorted	NNS	0
monitor	monitor	VBP	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
can	can	MD	0
be	be	VB	0
blocked	blocked	VBN	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
when	when	WRB	0
a	a	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
is	is	VBZ	0
shorted	shorted	VBN	0
in	in	IN	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
there	there	EX	0
are	are	VBP	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
monitor	monitor	JJ	B-NP
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
,	,	,	0
by	by	IN	0
blocking	blocking	VBG	0
a	a	DT	0
current	current	JJ	0
supply	supply	NN	0
to	to	TO	0
the	the	DT	0
shorted	shorted	NNS	0
monitor	monitor	VBP	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
,	,	,	0
a	a	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
potential	potential	JJ	I-NP
change	change	NN	I-NP
113	113	CD	0
can	can	MD	0
be	be	VB	0
suppressed	suppressed	VBN	0
to	to	TO	0
be	be	VB	0
the	the	DT	0
least	least	JJS	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
an	an	DT	0
appropriate	appropriate	JJ	0
potential	potential	JJ	B-NP
change	change	NN	I-NP
of	of	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
can	can	MD	0
be	be	VB	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
14	14	CD	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
in	in	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
that	that	IN	0
the	the	DT	0
constant	constant	JJ	0
current	current	JJ	0
source	source	NN	0
105	105	CD	0
is	is	VBZ	0
only	only	RB	0
required	required	VBN	0
to	to	TO	0
be	be	VB	0
a	a	DT	0
circuit	circuit	NN	0
which	which	WDT	0
can	can	MD	0
supply	supply	VB	0
a	a	DT	0
constant	constant	JJ	0
current	current	JJ	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
the	the	DT	0
constant	constant	JJ	0
current	current	JJ	0
source	source	NN	0
105	105	CD	0
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
transistor	transistor	NN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
a	a	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
64	64	CD	0
includes	includes	VBZ	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
monitor	monitor	JJ	B-NP
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
,	,	,	0
monitor	monitor	VBP	0
controlling	controlling	VBG	0
transistors	transistors	NNS	0
,	,	,	0
and	and	CC	0
inverter	inverter	NN	B-NP
;	;	:	0
however	however	RB	0
,	,	,	0
the	the	DT	0
invention	invention	NN	0
is	is	VBZ	0
not	not	RB	0
limited	limited	VBN	0
to	to	TO	0
this	this	DT	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
the	the	DT	0
inverter	inverter	NN	B-NP
may	may	MD	0
be	be	VB	0
any	any	DT	0
circuit	circuit	NN	0
which	which	WDT	0
has	has	VBZ	0
a	a	DT	0
function	function	NN	0
to	to	TO	0
block	block	VB	0
a	a	DT	0
current	current	JJ	0
supply	supply	NN	0
to	to	TO	0
a	a	DT	0
shorted	shorted	NNS	0
monitor	monitor	VBP	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
through	through	IN	0
a	a	DT	0
monitor	monitor	NN	B-NP
line	line	NN	I-NP
when	when	WRB	0
detecting	detecting	VBG	0
a	a	DT	0
short-circuit	short-circuit	JJ	0
of	of	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
.	.	.	0
In	In	IN	0
specific	specific	JJ	0
,	,	,	0
a	a	DT	0
function	function	NN	0
to	to	TO	0
turn	turn	VB	0
off	off	RP	0
the	the	DT	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	NN	0
for	for	IN	0
blocking	blocking	VBG	0
a	a	DT	0
current	current	JJ	0
supply	supply	NN	0
to	to	TO	0
the	the	DT	0
shorted	shorted	NNS	0
monitor	monitor	VBP	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
is	is	VBZ	0
only	only	RB	0
required	required	VBN	0
.	.	.	0
Further	Further	RB	0
,	,	,	0
in	in	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
monitor	monitor	JJ	B-NP
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
are	are	VBP	0
used	used	VBN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
even	even	RB	0
when	when	WRB	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
element	element	NN	I-NP
generates	generates	VBZ	0
an	an	DT	0
operation	operation	NN	B-NP
defect	defect	NN	I-NP
,	,	,	0
other	other	JJ	0
operating	operating	NN	B-NP
monitor	monitor	NN	I-NP
element	element	NN	I-NP
can	can	MD	0
monitor	monitor	VB	0
characteristics	characteristics	JJ	B-NP
change	change	NN	I-NP
of	of	IN	0
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
due	due	JJ	0
to	to	TO	0
an	an	DT	0
environmental	environmental	JJ	B-NP
temperature	temperature	NN	I-NP
change	change	NN	I-NP
and	and	CC	0
deterioration	deterioration	NN	B-NP
with	with	IN	0
time	time	NN	0
;	;	:	0
thereby	thereby	RB	0
the	the	DT	0
luminance	luminance	NN	B-NP
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
in	in	IN	0
the	the	DT	0
pixel	pixel	JJ	0
10	10	CD	0
can	can	MD	0
be	be	VB	0
corrected	corrected	VBN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
the	the	DT	0
buffer	buffer	NN	B-NP
amplifier	amplifier	NN	I-NP
circuit	circuit	NN	I-NP
110	110	CD	0
is	is	VBZ	0
provided	provided	VBN	0
for	for	IN	0
preventing	preventing	VBG	0
a	a	DT	0
potential	potential	JJ	B-NP
change	change	NN	I-NP
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
another	another	DT	0
circuit	circuit	NN	0
capable	capable	NN	0
of	of	IN	0
preventing	preventing	VBG	0
a	a	DT	0
potential	potential	JJ	B-NP
change	change	NN	I-NP
may	may	MD	0
be	be	VB	0
used	used	VBN	0
instead	instead	RB	0
of	of	IN	0
the	the	DT	0
buffer	buffer	NN	B-NP
amplifier	amplifier	NN	I-NP
circuit	circuit	NN	I-NP
110	110	CD	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
in	in	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
providing	providing	VBG	0
a	a	DT	0
circuit	circuit	NN	0
for	for	IN	0
preventing	preventing	VBG	0
a	a	DT	0
potential	potential	JJ	B-NP
change	change	NN	I-NP
between	between	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
14	14	CD	0
when	when	WRB	0
applying	applying	VBG	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
one	one	CD	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
14	14	CD	0
respectively	respectively	RB	0
,	,	,	0
such	such	PDT	0
a	a	DT	0
circuit	circuit	NN	0
is	is	VBZ	0
not	not	RB	0
limited	limited	VBN	0
to	to	TO	0
the	the	DT	0
buffer	buffer	NN	B-NP
amplifier	amplifier	NN	I-NP
circuit	circuit	NN	I-NP
110	110	CD	0
and	and	CC	0
a	a	DT	0
circuit	circuit	NN	0
with	with	IN	0
any	any	DT	0
configuration	configuration	JJ	B-NP
such	such	JJ	0
as	as	IN	0
an	an	DT	0
operational	operational	JJ	B-NP
amplifier	amplifier	JJ	I-NP
circuit	circuit	NN	I-NP
may	may	MD	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
Here	Here	RB	0
,	,	,	0
in	in	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
other	other	JJ	0
circuit	circuit	NN	B-NP
configuration	configuration	NN	I-NP
are	are	VBP	0
described	described	VBN	0
with	with	IN	0
reference	reference	NN	0
to	to	TO	0
FIG.	FIG.	CD	0
2	2	CD	0
.	.	.	0
A	A	DT	0
circuit	circuit	NN	B-NP
configuration	configuration	VBZ	I-NP
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
has	has	VBZ	0
the	the	DT	0
same	same	JJ	0
arrangement	arrangement	NN	0
of	of	IN	0
elements	elements	NNS	0
in	in	IN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
pixels	pixels	JJ	0
10	10	CD	0
and	and	CC	0
the	the	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
64	64	CD	0
as	as	IN	0
that	that	DT	0
in	in	IN	0
FIG.	FIG.	CD	0
1	1	CD	0
,	,	,	0
however	however	RB	0
,	,	,	0
a	a	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
is	is	VBZ	0
connected	connected	VBN	0
differently	differently	RB	0
from	from	IN	0
FIG.	FIG.	CD	0
1	1	CD	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
a	a	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
117	117	CD	0
is	is	VBZ	0
provided	provided	VBN	0
in	in	IN	0
addition	addition	NN	0
to	to	TO	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
113	113	CD	0
which	which	WDT	0
is	is	VBZ	0
used	used	VBN	0
in	in	IN	0
common	common	JJ	0
in	in	IN	0
FIG.	FIG.	CD	0
1	1	CD	0
so	so	RB	0
that	that	IN	0
each	each	DT	0
subpixel	subpixel	NN	B-NP
can	can	MD	0
be	be	VB	0
driven	driven	VBN	0
with	with	IN	0
an	an	DT	0
independent	independent	JJ	0
power	power	NN	B-NP
source	source	NN	I-NP
.	.	.	0
In	In	IN	0
this	this	DT	0
manner	manner	NN	0
,	,	,	0
in	in	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
a	a	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
may	may	MD	0
be	be	VB	0
independently	independently	RB	0
connected	connected	VBN	0
for	for	IN	0
each	each	DT	0
subpixel	subpixel	NN	B-NP
.	.	.	0
In	In	IN	0
that	that	DT	0
case	case	NN	0
,	,	,	0
each	each	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
may	may	MD	0
independently	independently	RB	0
have	have	VB	0
the	the	DT	0
constant	constant	JJ	0
current	current	JJ	0
source	source	NN	0
105	105	CD	0
and	and	CC	0
the	the	DT	0
buffer	buffer	NN	B-NP
amplifier	amplifier	NN	I-NP
circuit	circuit	NN	I-NP
110	110	CD	0
.	.	.	0
In	In	IN	0
this	this	DT	0
manner	manner	NN	0
,	,	,	0
providing	providing	VBG	0
a	a	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
constant	constant	JJ	0
current	current	JJ	0
source	source	NN	0
105	105	CD	0
and	and	CC	0
the	the	DT	0
buffer	buffer	NN	B-NP
amplifier	amplifier	NN	I-NP
circuit	circuit	NN	I-NP
110	110	CD	0
in	in	IN	0
a	a	DT	0
control	control	NN	B-NP
circuit	circuit	NN	I-NP
200	200	CD	0
,	,	,	0
which	which	WDT	0
are	are	VBP	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
in	in	IN	0
each	each	DT	0
subpixel	subpixel	NN	B-NP
is	is	VBZ	0
advantageous	advantageous	VBN	0
in	in	IN	0
that	that	IN	0
a	a	DT	0
current	current	JJ	0
value	value	NN	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
monitor	monitor	NN	B-NP
element	element	NN	I-NP
can	can	MD	0
be	be	VB	0
set	set	VBN	0
for	for	IN	0
each	each	DT	0
subpixel	subpixel	NN	B-NP
,	,	,	0
thereby	thereby	RB	0
the	the	DT	0
precision	precision	NN	0
of	of	IN	0
correction	correction	NN	0
can	can	MD	0
be	be	VB	0
improved	improved	VBN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
performing	performing	VBG	0
an	an	DT	0
area	area	NN	B-NP
grayscale	grayscale	NN	I-NP
display	display	NN	I-NP
by	by	IN	0
using	using	VBG	0
a	a	DT	0
subpixel	subpixel	NN	B-NP
as	as	IN	0
described	described	VBN	0
in	in	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
characteristics	characteristics	NNS	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
14	14	CD	0
can	can	MD	0
be	be	VB	0
set	set	VBN	0
different	different	JJ	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
when	when	WRB	0
the	the	DT	0
luminance	luminance	NN	B-NP
of	of	IN	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
of	of	IN	0
one	one	CD	0
subpixel	subpixel	NN	B-NP
becomes	becomes	VBZ	0
twice	twice	RB	0
as	as	IN	0
high	high	JJ	0
as	as	IN	0
the	the	DT	0
other	other	JJ	0
subpixel	subpixel	NN	B-NP
in	in	IN	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
the	the	DT	0
same	same	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
applied	applied	VBN	0
to	to	TO	0
the	the	DT	0
both	both	DT	0
subpixel	subpixel	NN	B-NP
,	,	,	0
four	four	CD	0
grayscale	grayscale	NN	B-NP
with	with	IN	0
a	a	DT	0
luminance	luminance	JJ	B-NP
ratio	ratio	NN	I-NP
of	of	IN	0
0	0	CD	0
,	,	,	0
1	1	CD	0
,	,	,	0
2	2	CD	0
,	,	,	0
and	and	CC	0
3	3	CD	0
can	can	MD	0
be	be	VB	0
displayed	displayed	VBN	0
without	without	IN	0
changing	changing	VBG	0
a	a	DT	0
driving	driving	NN	B-NP
voltage	voltage	NN	I-NP
or	or	CC	0
a	a	DT	0
light	light	JJ	0
emission	emission	NN	B-NP
duty	duty	NN	I-NP
.	.	.	0
In	In	IN	0
this	this	DT	0
manner	manner	NN	0
,	,	,	0
when	when	WRB	0
the	the	DT	0
characteristics	characteristics	NN	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
in	in	IN	0
each	each	DT	0
subpixel	subpixel	NN	B-NP
are	are	VBP	0
different	different	JJ	0
,	,	,	0
the	the	DT	0
characteristics	characteristics	NNS	0
do	do	VBP	0
not	not	RB	0
always	always	RB	0
change	change	VB	0
in	in	IN	0
the	the	DT	0
same	same	JJ	0
way	way	NN	0
by	by	IN	0
deterioration	deterioration	NN	B-NP
and	and	CC	0
temperature	temperature	NN	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
the	the	DT	0
change	change	NN	0
in	in	IN	0
characteristics	characteristics	NNS	0
of	of	IN	0
a	a	DT	0
combination	combination	NN	0
of	of	IN	0
elements	elements	NNS	0
with	with	IN	0
different	different	JJ	0
characteristics	characteristics	NNS	0
become	become	VBP	0
quite	quite	RB	0
complicated	complicated	VBN	0
.	.	.	0
In	In	IN	0
order	order	NN	0
to	to	TO	0
perform	perform	VB	0
correction	correction	NN	0
more	more	RBR	0
accurately	accurately	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
effective	effective	JJ	0
to	to	TO	0
group	group	NN	B-NP
element	element	NN	I-NP
with	with	IN	0
similar	similar	JJ	0
characteristics	characteristics	NNS	0
.	.	.	0
More	More	RBR	0
accurate	accurate	JJ	0
correction	correction	NN	0
can	can	MD	0
be	be	VB	0
achieved	achieved	VBN	0
when	when	WRB	0
a	a	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
constant	constant	JJ	0
current	current	JJ	0
source	source	NN	0
105	105	CD	0
and	and	CC	0
the	the	DT	0
buffer	buffer	NN	B-NP
amplifier	amplifier	NN	I-NP
circuit	circuit	NN	I-NP
110	110	CD	0
connected	connected	JJ	0
thereto	thereto	NNS	0
are	are	VBP	0
provided	provided	VBN	0
in	in	IN	0
each	each	DT	0
subpixel	subpixel	NN	B-NP
and	and	CC	0
the	the	DT	0
characteristics	characteristics	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
166	166	CD	0
are	are	VBP	0
the	the	DT	0
same	same	JJ	0
as	as	IN	0
those	those	DT	0
of	of	IN	0
the	the	DT	0
pixel	pixel	JJ	0
10	10	CD	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
in	in	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
that	that	IN	0
two	two	CD	0
subpixel	subpixel	NN	B-NP
are	are	VBP	0
provided	provided	VBN	0
,	,	,	0
however	however	RB	0
,	,	,	0
the	the	DT	0
number	number	NN	0
of	of	IN	0
subpixel	subpixel	NN	B-NP
is	is	VBZ	0
not	not	RB	0
limited	limited	VBN	0
to	to	TO	0
this	this	DT	0
.	.	.	0
Any	Any	DT	0
number	number	NN	0
of	of	IN	0
subpixel	subpixel	NN	B-NP
may	may	MD	0
be	be	VB	0
provided	provided	VBN	0
as	as	IN	0
long	long	JJ	0
as	as	IN	0
they	they	PRP	0
are	are	VBP	0
connected	connected	VBN	0
in	in	IN	0
parallel	parallel	NN	B-NP
.	.	.	0
In	In	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
description	description	NN	0
is	is	VBZ	0
made	made	VBN	0
of	of	IN	0
a	a	DT	0
circuit	circuit	NN	B-NP
configuration	configuration	NN	I-NP
and	and	CC	0
an	an	DT	0
operation	operation	NN	0
to	to	TO	0
turn	turn	VB	0
off	off	RP	0
a	a	DT	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	NN	0
when	when	WRB	0
a	a	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
is	is	VBZ	0
shorted	shorted	VBN	0
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
different	different	JJ	0
from	from	IN	0
the	the	DT	0
aforementioned	aforementioned	JJ	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
that	that	IN	0
a	a	DT	0
pixel	pixel	JJ	B-NP
circuit	circuit	NN	I-NP
including	including	VBG	0
a	a	DT	0
subpixel	subpixel	NN	B-NP
is	is	VBZ	0
described	described	VBN	0
in	in	IN	0
Embodiment	Embodiment	NNP	0
Mode	Mode	NNP	0
1	1	CD	0
,	,	,	0
however	however	RB	0
,	,	,	0
in	in	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
description	description	NN	0
is	is	VBZ	0
made	made	VBN	0
of	of	IN	0
a	a	DT	0
circuit	circuit	NN	B-NP
configuration	configuration	NN	I-NP
to	to	TO	0
turn	turn	VB	0
off	off	RP	0
a	a	DT	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	NN	0
when	when	WRB	0
a	a	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
provided	provided	VBN	0
in	in	IN	0
each	each	DT	0
subpixel	subpixel	NN	B-NP
is	is	VBZ	0
shorted	shorted	VBN	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
description	description	NN	0
is	is	VBZ	0
made	made	VBN	0
for	for	IN	0
each	each	DT	0
subpixel	subpixel	NN	B-NP
and	and	CC	0
description	description	NN	0
will	will	MD	0
not	not	RB	0
be	be	VB	0
repeated	repeated	VBN	0
.	.	.	0
The	The	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
64	64	CD	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
7A	7A	NN	0
includes	includes	VBZ	0
a	a	DT	0
p-channel	p-channel	JJ	B-NP
first	first	JJ	0
transistor	transistor	NN	0
80	80	CD	0
,	,	,	0
an	an	DT	0
n-channel	n-channel	JJ	B-NP
second	second	JJ	0
transistor	transistor	NN	0
81	81	CD	0
connected	connected	VBN	0
in	in	IN	0
parallel	parallel	JJ	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
transistor	transistor	NN	0
80	80	CD	0
with	with	IN	0
a	a	DT	0
common	common	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
,	,	,	0
and	and	CC	0
an	an	DT	0
n-channel	n-channel	JJ	B-NP
third	third	JJ	0
transistor	transistor	NN	0
82	82	CD	0
connected	connected	VBN	0
in	in	IN	0
series	series	NN	0
to	to	TO	0
the	the	DT	0
second	second	JJ	0
transistor	transistor	NN	0
81	81	CD	0
.	.	.	0
The	The	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
gate	gate	VB	0
electrodes	electrodes	NNS	0
of	of	IN	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
transistors	transistors	NN	0
80	80	CD	0
and	and	CC	0
81	81	CD	0
.	.	.	0
A	A	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
a	a	DT	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
an	an	DT	0
electrode	electrode	NN	0
to	to	TO	0
which	which	WDT	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
transistors	transistors	NN	0
80	80	CD	0
and	and	CC	0
81	81	CD	0
are	are	VBP	0
connected	connected	VBN	0
.	.	.	0
Other	Other	JJ	0
configurations	configurations	NNS	0
are	are	VBP	0
similar	similar	JJ	0
to	to	TO	0
the	the	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
64	64	CD	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
6A	6A	CD	0
,	,	,	0
however	however	RB	0
,	,	,	0
only	only	RB	0
a	a	DT	0
subpixel	subpixel	NN	B-NP
including	including	VBG	0
the	the	DT	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
and	and	CC	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
is	is	VBZ	0
shown	shown	VBN	0
.	.	.	0
Further	Further	RB	0
,	,	,	0
a	a	DT	0
potential	potential	NN	0
on	on	IN	0
a	a	DT	0
high	high	JJ	0
potential	potential	JJ	B-NP
side	side	NN	I-NP
of	of	IN	0
the	the	DT	0
first	first	JJ	0
p-channel	p-channel	JJ	B-NP
transistor	transistor	NN	I-NP
80	80	CD	0
is	is	VBZ	0
set	set	VBN	0
at	at	IN	0
Va	Va	NNP	0
and	and	CC	0
a	a	DT	0
potential	potential	NN	0
of	of	IN	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
n-channel	n-channel	JJ	B-NP
third	third	JJ	0
transistor	transistor	NN	0
82	82	CD	0
is	is	VBZ	0
set	set	VBN	0
at	at	IN	0
Vb	Vb	NNP	B-NP
.	.	.	0
Then	Then	RB	0
,	,	,	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
113	113	CD	0
and	and	CC	0
the	the	DT	0
potentials	potentials	NN	0
of	of	IN	0
Va	Va	NNP	0
and	and	CC	0
Vb	Vb	NNP	B-NP
are	are	VBP	0
operated	operated	VBN	0
as	as	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
7B	7B	NN	0
.	.	.	0
First	First	NNP	0
,	,	,	0
the	the	DT	0
capacitor	capacitor	NN	B-NP
and	and	CC	0
the	the	DT	0
parasitic	parasitic	JJ	B-NP
capacitanca	capacitanca	NN	I-NP
attached	attached	VBN	0
to	to	TO	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
113	113	CD	0
are	are	VBP	0
completely	completely	RB	0
charged	charged	VBN	0
.	.	.	0
After	After	IN	0
that	that	DT	0
,	,	,	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
Va	Va	NNP	0
is	is	VBZ	0
set	set	VBN	0
High	High	NNP	0
.	.	.	0
In	In	IN	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
is	is	VBZ	0
shorted	shorted	VBN	0
,	,	,	0
a	a	DT	0
potential	potential	NN	0
of	of	IN	0
an	an	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
anode	anode	NN	I-NP
66	66	CD	0
,	,	,	0
that	that	WDT	0
is	is	VBZ	0
a	a	DT	0
potential	potential	NN	0
of	of	IN	0
a	a	DT	0
node	node	JJ	B-NP
D	D	NNP	I-NP
is	is	VBZ	0
decreased	decreased	VBN	0
almost	almost	RB	0
as	as	IN	0
low	low	JJ	0
as	as	IN	0
that	that	DT	0
of	of	IN	0
a	a	DT	0
cathode	cathode	NN	0
of	of	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
.	.	.	0
Then	Then	RB	0
,	,	,	0
a	a	DT	0
low	low	JJ	0
potential	potential	NN	0
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
Low	Low	NNP	0
is	is	VBZ	0
inputted	inputted	VBN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrodes	electrodes	NNS	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
transistors	transistors	NN	0
80	80	CD	0
and	and	CC	0
81	81	CD	0
,	,	,	0
thereby	thereby	RB	0
the	the	DT	0
n-channel	n-channel	JJ	B-NP
second	second	JJ	0
transistor	transistor	NN	0
81	81	CD	0
is	is	VBZ	0
turned	turned	VBN	0
off	off	RP	0
and	and	CC	0
the	the	DT	0
p-channel	p-channel	JJ	B-NP
first	first	JJ	0
transistor	transistor	NN	0
80	80	CD	0
is	is	VBZ	0
turned	turned	VBN	0
on	on	RP	0
.	.	.	0
Then	Then	RB	0
,	,	,	0
a	a	DT	0
high	high	JJ	0
side	side	NN	B-NP
potential	potential	NN	I-NP
of	of	IN	0
a	a	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
transistor	transistor	NN	0
80	80	CD	0
is	is	VBZ	0
inputted	inputted	VBN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
,	,	,	0
thereby	thereby	RB	0
the	the	DT	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
is	is	VBZ	0
turned	turned	VBN	0
off	off	RP	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
a	a	DT	0
current	current	JJ	0
from	from	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
113	113	CD	0
is	is	VBZ	0
not	not	RB	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
shorted	shorted	NNS	0
monitor	monitor	VBP	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
66	66	CD	0
.	.	.	0
At	At	IN	0
this	this	DT	0
time	time	NN	0
,	,	,	0
when	when	WRB	0
a	a	DT	0
shorted	shorted	JJ	0
state	state	NN	0
is	is	VBZ	0
slight	slight	JJ	0
and	and	CC	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
anode	anode	NN	B-NP
is	is	VBZ	0
slightly	slightly	RB	0
decreased	decreased	VBN	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
sometimes	sometimes	RB	0
hard	hard	JJ	0
to	to	TO	0
control	control	VB	0
either	either	RB	0
the	the	DT	0
first	first	JJ	0
or	or	CC	0
second	second	JJ	0
transistor	transistor	NN	0
80	80	CD	0
or	or	CC	0
81	81	CD	0
to	to	TO	0
be	be	VB	0
turned	turned	VBN	0
on	on	IN	0
or	or	CC	0
off	off	RB	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
Vb	Vb	NNP	B-NP
is	is	VBZ	0
supplied	supplied	VBN	0
to	to	TO	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
third	third	JJ	0
transistor	transistor	NN	0
82	82	CD	0
as	as	IN	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
7B	7B	NN	0
.	.	.	0
In	In	IN	0
other	other	JJ	0
words	words	NNS	0
,	,	,	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
Vb	Vb	NNP	B-NP
is	is	VBZ	0
set	set	VBN	0
Low	Low	NNP	0
while	while	IN	0
Va	Va	NNP	0
is	is	VBZ	0
High	High	NNP	0
as	as	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
7B	7B	NN	0
.	.	.	0
Then	Then	RB	0
,	,	,	0
the	the	DT	0
n-channel	n-channel	JJ	B-NP
third	third	JJ	0
transistor	transistor	NN	0
82	82	CD	0
is	is	VBZ	0
turned	turned	VBN	0
off	off	RP	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
when	when	WRB	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
anode	anode	NN	B-NP
is	is	VBZ	0
a	a	DT	0
potential	potential	JJ	B-NP
lower	lower	JJR	I-NP
than	than	IN	0
VDD	VDD	NNP	B-NP
by	by	IN	0
a	a	DT	0
threshold	threshold	NN	B-NP
voltage	voltage	NN	I-NP
of	of	IN	0
the	the	DT	0
first	first	JJ	0
transistor	transistor	NN	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
transistor	transistor	NN	0
80	80	CD	0
can	can	MD	0
be	be	VB	0
turned	turned	VBN	0
on	on	IN	0
and	and	CC	0
the	the	DT	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
can	can	MD	0
be	be	VB	0
turned	turned	VBN	0
off	off	RP	0
.	.	.	0
By	By	IN	0
controlling	controlling	VBG	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
Vb	Vb	NNP	B-NP
in	in	IN	0
this	this	DT	0
manner	manner	NN	0
,	,	,	0
the	the	DT	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
can	can	MD	0
be	be	VB	0
accurately	accurately	RB	0
turned	turned	VBN	0
off	off	RP	0
even	even	RB	0
in	in	IN	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
anode	anode	NN	B-NP
is	is	VBZ	0
slightly	slightly	RB	0
decreased	decreased	VBN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
that	that	IN	0
when	when	WRB	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
operates	operates	VBZ	0
normally	normally	RB	0
,	,	,	0
Vb	Vb	NNP	B-NP
is	is	VBZ	0
controlled	controlled	VBN	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
is	is	VBZ	0
turned	turned	VBN	0
on	on	RP	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
anode	anode	NN	B-NP
becomes	becomes	VBZ	0
almost	almost	RB	0
the	the	DT	0
same	same	JJ	0
as	as	IN	0
the	the	DT	0
high	high	JJ	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
113	113	CD	0
;	;	:	0
therefore	therefore	RB	0
,	,	,	0
the	the	DT	0
second	second	JJ	0
transistor	transistor	NN	0
81	81	CD	0
is	is	VBZ	0
turned	turned	VBN	0
on	on	RP	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
a	a	DT	0
low	low	JJ	0
potential	potential	NN	0
is	is	VBZ	0
applied	applied	VBN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
,	,	,	0
and	and	CC	0
it	it	PRP	0
is	is	VBZ	0
turned	turned	VBN	0
on	on	RP	0
.	.	.	0
As	As	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
8A	8A	CD	0
,	,	,	0
a	a	DT	0
p-channel	p-channel	JJ	B-NP
first	first	JJ	0
transistor	transistor	NN	0
83	83	CD	0
,	,	,	0
a	a	DT	0
p-channel	p-channel	JJ	B-NP
second	second	JJ	0
transistor	transistor	NN	0
84	84	CD	0
connected	connected	VBN	0
in	in	IN	0
series	series	NN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
transistor	transistor	NN	0
83	83	CD	0
,	,	,	0
an	an	DT	0
n-channel	n-channel	JJ	B-NP
third	third	JJ	0
transistor	transistor	NN	0
85	85	CD	0
having	having	VBG	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
in	in	IN	0
common	common	JJ	0
with	with	IN	0
the	the	DT	0
second	second	JJ	0
transistor	transistor	NN	0
84	84	CD	0
,	,	,	0
and	and	CC	0
an	an	DT	0
n-channel	n-channel	JJ	B-NP
fourth	fourth	JJ	0
transistor	transistor	NN	0
86	86	CD	0
connected	connected	VBN	0
in	in	IN	0
parallel	parallel	JJ	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
transistor	transistor	NN	0
83	83	CD	0
with	with	IN	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
in	in	IN	0
common	common	JJ	0
are	are	VBP	0
provided	provided	VBN	0
.	.	.	0
The	The	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
gate	gate	VB	0
electrodes	electrodes	NNS	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
and	and	CC	0
third	third	JJ	0
transistors	transistors	NN	0
84	84	CD	0
and	and	CC	0
85	85	CD	0
.	.	.	0
The	The	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
an	an	DT	0
electrode	electrode	NN	0
to	to	TO	0
which	which	WDT	0
the	the	DT	0
second	second	JJ	0
and	and	CC	0
third	third	JJ	0
transistors	transistors	NN	0
84	84	CD	0
and	and	CC	0
85	85	CD	0
are	are	VBP	0
connected	connected	VBN	0
.	.	.	0
Further	Further	RB	0
,	,	,	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
one	one	CD	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
fourth	fourth	JJ	0
transistor	transistor	NN	0
86	86	CD	0
.	.	.	0
Other	Other	JJ	0
configurations	configurations	NNS	0
are	are	VBP	0
similar	similar	JJ	0
to	to	TO	0
the	the	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
64	64	CD	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
6A	6A	CD	0
.	.	.	0
First	First	NNP	0
,	,	,	0
the	the	DT	0
capacitor	capacitor	NN	B-NP
and	and	CC	0
the	the	DT	0
parasitic	parasitic	JJ	B-NP
capacitanca	capacitanca	NN	I-NP
attached	attached	VBN	0
to	to	TO	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
113	113	CD	0
are	are	VBP	0
completely	completely	RB	0
charged	charged	VBN	0
.	.	.	0
After	After	IN	0
that	that	DT	0
,	,	,	0
a	a	DT	0
potential	potential	NN	0
of	of	IN	0
Ve	Ve	NNP	0
is	is	VBZ	0
set	set	VBN	0
Low	Low	NNP	0
.	.	.	0
In	In	IN	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
is	is	VBZ	0
shorted	shorted	VBN	0
,	,	,	0
a	a	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
anode	anode	NN	I-NP
66	66	CD	0
,	,	,	0
that	that	WDT	0
is	is	VBZ	0
a	a	DT	0
potential	potential	NN	0
of	of	IN	0
a	a	DT	0
node	node	JJ	B-NP
D	D	NNP	I-NP
is	is	VBZ	0
decreased	decreased	VBN	0
almost	almost	RB	0
as	as	IN	0
low	low	JJ	0
as	as	IN	0
that	that	DT	0
of	of	IN	0
the	the	DT	0
cathode	cathode	NN	0
of	of	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
.	.	.	0
Then	Then	RB	0
,	,	,	0
a	a	DT	0
low	low	JJ	0
potential	potential	NN	0
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
Low	Low	NNP	0
is	is	VBZ	0
inputted	inputted	VBN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrodes	electrodes	NNS	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
and	and	CC	0
third	third	JJ	0
transistors	transistors	NN	0
84	84	CD	0
and	and	CC	0
85	85	CD	0
,	,	,	0
thereby	thereby	RB	0
the	the	DT	0
n-channel	n-channel	JJ	B-NP
third	third	JJ	0
transistor	transistor	NN	0
85	85	CD	0
is	is	VBZ	0
turned	turned	VBN	0
off	off	RP	0
and	and	CC	0
the	the	DT	0
p-channel	p-channel	JJ	B-NP
second	second	JJ	0
transistor	transistor	NN	0
84	84	CD	0
is	is	VBZ	0
turned	turned	VBN	0
on	on	RP	0
.	.	.	0
When	When	WRB	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
Ve	Ve	NNP	0
is	is	VBZ	0
set	set	VBN	0
Low	Low	NNP	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
transistor	transistor	NN	0
83	83	CD	0
is	is	VBZ	0
turned	turned	VBN	0
on	on	IN	0
and	and	CC	0
the	the	DT	0
fourth	fourth	JJ	0
transistor	transistor	NN	0
86	86	CD	0
is	is	VBZ	0
turned	turned	VBN	0
off	off	RP	0
.	.	.	0
Then	Then	RB	0
,	,	,	0
a	a	DT	0
high	high	JJ	0
side	side	NN	B-NP
potential	potential	NN	I-NP
of	of	IN	0
a	a	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
transistor	transistor	NN	0
is	is	VBZ	0
inputted	inputted	VBN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
through	through	IN	0
the	the	DT	0
second	second	JJ	0
transistor	transistor	NN	0
84	84	CD	0
,	,	,	0
thereby	thereby	RB	0
the	the	DT	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
is	is	VBZ	0
turned	turned	VBN	0
off	off	RP	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
a	a	DT	0
current	current	JJ	0
from	from	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
113	113	CD	0
is	is	VBZ	0
not	not	RB	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
shorted	shorted	NNS	0
monitor	monitor	VBP	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
66	66	CD	0
.	.	.	0
By	By	IN	0
controlling	controlling	VBG	0
the	the	DT	0
voltage	voltage	JJ	0
Ve	Ve	NNS	0
of	of	IN	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
in	in	IN	0
this	this	DT	0
manner	manner	NN	0
,	,	,	0
the	the	DT	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
can	can	MD	0
be	be	VB	0
accurately	accurately	RB	0
turned	turned	VBN	0
off	off	RP	0
.	.	.	0
A	A	DT	0
reverse	reverse	JJ	B-NP
bias	bias	NN	I-NP
voltage	voltage	NN	I-NP
can	can	MD	0
be	be	VB	0
applied	applied	VBN	0
to	to	TO	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
and	and	CC	0
a	a	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
.	.	.	0
In	In	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
description	description	NN	0
is	is	VBZ	0
made	made	VBN	0
of	of	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
applying	applying	VBG	0
a	a	DT	0
reverse	reverse	JJ	B-NP
bias	bias	NN	I-NP
voltage	voltage	NN	I-NP
.	.	.	0
When	When	WRB	0
a	a	DT	0
voltage	voltage	NN	0
applied	applied	VBD	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
emit	emit	JJ	0
light	light	NN	0
is	is	VBZ	0
called	called	VBN	0
a	a	DT	0
forward	forward	JJ	0
voltage	voltage	NN	0
,	,	,	0
a	a	DT	0
reverse	reverse	JJ	B-NP
bias	bias	NN	I-NP
voltage	voltage	NN	I-NP
is	is	VBZ	0
a	a	DT	0
voltage	voltage	NN	0
obtained	obtained	VBN	0
by	by	IN	0
inverting	inverting	VBG	0
a	a	DT	0
high	high	JJ	0
side	side	NN	B-NP
potential	potential	NN	I-NP
and	and	CC	0
a	a	DT	0
low	low	JJ	0
side	side	NN	B-NP
potential	potential	NN	I-NP
of	of	IN	0
the	the	DT	0
forward	forward	JJ	0
voltage	voltage	NN	0
.	.	.	0
In	In	IN	0
specific	specific	JJ	0
,	,	,	0
in	in	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
,	,	,	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
113	113	CD	0
is	is	VBZ	0
set	set	VBN	0
lower	lower	JJR	0
than	than	IN	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
18	18	CD	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
invert	invert	VB	0
the	the	DT	0
potentials	potentials	NN	0
of	of	IN	0
the	the	DT	0
anode	anode	JJ	0
electrode	electrode	JJ	0
66a	66a	NN	0
and	and	CC	0
the	the	DT	0
cathode	cathode	JJ	0
electrode	electrode	JJ	0
66c	66c	NN	0
.	.	.	0
In	In	IN	0
specific	specific	JJ	0
,	,	,	0
as	as	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
14	14	CD	0
,	,	,	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
anode	anode	FW	0
electrode	electrode	FW	0
66a	66a	FW	0
(	(	-LRB-	0
anode	anode	JJ	B-NP
potential	potential	NN	I-NP
:	:	:	0
Va	Va	NNP	0
)	)	-RRB-	0
and	and	CC	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
cathode	cathode	FW	0
electrode	electrode	FW	0
66c	66c	FW	0
(	(	-LRB-	0
cathode	cathode	JJ	0
potential	potential	NN	0
:	:	:	0
Vc	Vc	LS	B-NP
)	)	-RRB-	0
are	are	VBP	0
set	set	VBN	0
at	at	IN	0
Low	Low	NNP	0
potentials	potentials	NN	0
.	.	.	0
At	At	IN	0
this	this	DT	0
time	time	NN	0
,	,	,	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
113	113	CD	0
(	(	-LRB-	0
V113	V113	NNP	B-NP
)	)	-RRB-	0
is	is	VBZ	0
inverted	inverted	VBN	0
at	at	IN	0
the	the	DT	0
same	same	JJ	0
time	time	NN	0
.	.	.	0
A	A	DT	0
period	period	NN	0
in	in	IN	0
which	which	WDT	0
the	the	DT	0
anode	anode	JJ	B-NP
potential	potential	NN	I-NP
and	and	CC	0
the	the	DT	0
cathode	cathode	JJ	0
potential	potential	NN	0
are	are	VBP	0
inverted	inverted	RB	0
is	is	VBZ	0
called	called	VBN	0
a	a	DT	0
applying	applying	VBG	B-NP
period	period	NN	I-NP
reverse	reverse	JJ	I-NP
bias	bias	NN	I-NP
voltage	voltage	VBZ	I-NP
.	.	.	0
Then	Then	RB	0
,	,	,	0
the	the	DT	0
cathode	cathode	JJ	0
potential	potential	NN	0
is	is	VBZ	0
brought	brought	VBN	0
back	back	RP	0
after	after	IN	0
a	a	DT	0
predetermined	predetermined	JJ	0
applying	applying	VBG	B-NP
period	period	NN	I-NP
pass	pass	NN	I-NP
reverse	reverse	JJ	I-NP
bias	bias	NN	I-NP
voltage	voltage	VBZ	I-NP
and	and	CC	0
a	a	DT	0
certain	certain	JJ	0
current	current	NN	0
is	is	VBZ	0
supplied	supplied	VBN	0
through	through	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
113	113	CD	0
,	,	,	0
thereby	thereby	RB	0
charging	charging	VBG	0
is	is	VBZ	0
completed	completed	VBN	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
after	after	IN	0
the	the	DT	0
voltage	voltage	NN	0
is	is	VBZ	0
saturated	saturated	VBN	0
,	,	,	0
the	the	DT	0
potential	potential	NN	0
is	is	VBZ	0
brought	brought	VBN	0
back	back	RP	0
.	.	.	0
At	At	IN	0
this	this	DT	0
time	time	NN	0
,	,	,	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
113	113	CD	0
is	is	VBZ	0
brought	brought	VBN	0
back	back	RP	0
in	in	IN	0
a	a	DT	0
curved	curved	JJ	0
shape	shape	NN	0
because	because	IN	0
a	a	DT	0
constant	constant	JJ	0
current	current	NN	0
is	is	VBZ	0
used	used	VBN	0
for	for	IN	0
charging	charging	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
and	and	CC	0
further	further	RBR	0
the	the	DT	0
parasitic	parasitic	JJ	B-NP
capacitance	capacitance	NN	I-NP
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
preferable	preferable	VBN	0
to	to	TO	0
invert	invert	VB	0
an	an	DT	0
potential	potential	JJ	B-NP
prior	prior	JJ	I-NP
anode	anode	JJ	I-NP
to	to	TO	0
inverting	inverting	VB	0
a	a	DT	0
cathode	cathode	JJ	0
potential	potential	NN	0
.	.	.	0
Then	Then	RB	0
,	,	,	0
after	after	IN	0
a	a	DT	0
predetermined	predetermined	JJ	0
applying	applying	VBG	B-NP
period	period	NN	I-NP
reverse	reverse	JJ	I-NP
bias	bias	NN	I-NP
voltage	voltage	VBZ	I-NP
passes	passes	VBZ	0
,	,	,	0
the	the	DT	0
anode	anode	JJ	B-NP
potential	potential	NN	I-NP
is	is	VBZ	0
brought	brought	VBN	0
back	back	RP	0
and	and	CC	0
then	then	RB	0
the	the	DT	0
cathode	cathode	JJ	0
potential	potential	NN	0
is	is	VBZ	0
brought	brought	VBN	0
back	back	RP	0
.	.	.	0
At	At	IN	0
the	the	DT	0
same	same	JJ	0
time	time	NN	0
as	as	IN	0
when	when	WRB	0
the	the	DT	0
anode	anode	JJ	B-NP
potential	potential	NN	I-NP
is	is	VBZ	0
inverted	inverted	VBN	0
,	,	,	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
113	113	CD	0
is	is	VBZ	0
charged	charged	VBN	0
to	to	TO	0
be	be	VB	0
High	High	NNP	0
.	.	.	0
In	In	IN	0
this	this	DT	0
applying	applying	VBG	B-NP
period	period	NN	I-NP
reverse	reverse	JJ	I-NP
bias	bias	NN	I-NP
voltage	voltage	VBZ	I-NP
,	,	,	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
and	and	CC	0
the	the	DT	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
are	are	VBP	0
required	required	VBN	0
to	to	TO	0
be	be	VB	0
turned	turned	VBN	0
on	on	RP	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
of	of	IN	0
applying	applying	VBG	0
a	a	DT	0
reverse	reverse	JJ	B-NP
bias	bias	NN	I-NP
voltage	voltage	NN	I-NP
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
,	,	,	0
defective	defective	JJ	B-NP
state	state	NN	I-NP
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
can	can	MD	0
be	be	VB	0
improved	improved	VBN	0
,	,	,	0
which	which	WDT	0
leads	leads	VBZ	0
to	to	TO	0
improved	improved	JJ	0
reliability	reliability	NN	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
an	an	DT	0
initial	initial	JJ	0
defect	defect	NN	0
may	may	MD	0
occur	occur	VB	0
in	in	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
in	in	IN	0
that	that	IN	0
an	an	DT	0
anode	anode	NN	B-NP
and	and	CC	0
a	a	DT	0
cathode	cathode	NNS	0
are	are	VBP	0
shorted	shorted	JJ	0
due	due	JJ	0
to	to	TO	0
a	a	DT	0
foreign	foreign	JJ	0
substance	substance	NN	0
,	,	,	0
a	a	DT	0
pinhole	pinhole	NN	B-NP
caused	caused	VBN	0
by	by	IN	0
a	a	DT	0
anode	anode	NN	B-NP
minute	minute	NN	I-NP
projection	projection	NN	I-NP
or	or	CC	0
the	the	DT	0
cathode	cathode	NN	0
or	or	CC	0
unevenne	unevenne	NN	B-NP
of	of	IN	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
layer	layer	NN	0
.	.	.	0
Such	Such	PDT	0
an	an	DT	0
initial	initial	JJ	0
defect	defect	NN	0
prevents	prevents	VBZ	0
light	light	JJ	0
emission	emission	NN	0
and	and	CC	0
non-light	non-light	JJ	B-NP
emission	emission	NN	I-NP
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
signals	signals	NNS	0
,	,	,	0
and	and	CC	0
most	most	JJS	0
of	of	IN	0
the	the	DT	0
current	current	JJ	0
flows	flows	NNS	0
to	to	TO	0
the	the	DT	0
shorted	shorted	JJ	0
element	element	NN	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
display	display	NN	0
of	of	IN	0
an	an	DT	0
image	image	NN	0
cannot	cannot	RB	0
be	be	VB	0
performed	performed	VBN	0
favorably	favorably	RB	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
this	this	DT	0
defect	defect	NN	0
may	may	MD	0
occur	occur	VB	0
in	in	IN	0
an	an	DT	0
arbitrary	arbitrary	JJ	0
pixel	pixel	NN	B-NP
.	.	.	0
When	When	WRB	0
a	a	DT	0
reverse	reverse	JJ	B-NP
bias	bias	NN	I-NP
voltage	voltage	NN	I-NP
is	is	VBZ	0
applied	applied	VBN	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
as	as	IN	0
in	in	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
a	a	DT	0
current	current	JJ	0
flows	flows	NNS	0
locally	locally	RB	0
to	to	TO	0
a	a	DT	0
shorted	shorted	JJ	0
portion	portion	NN	0
,	,	,	0
thereby	thereby	RB	0
the	the	DT	0
shorted	shorted	JJ	0
portion	portion	NN	0
generates	generates	VBZ	0
heat	heat	NN	0
and	and	CC	0
can	can	MD	0
be	be	VB	0
oxidized	oxidized	NN	B-NP
or	or	CC	0
carbonized	carbonized	NN	0
.	.	.	0
Consequently	Consequently	RB	0
,	,	,	0
the	the	DT	0
shorted	shorted	JJ	0
portion	portion	NN	0
can	can	MD	0
be	be	VB	0
insulated	insulated	VBN	0
.	.	.	0
A	A	DT	0
current	current	JJ	0
flows	flows	NNS	0
to	to	TO	0
other	other	JJ	0
regions	regions	NNS	0
than	than	IN	0
the	the	DT	0
insulated	insulated	JJ	0
portion	portion	NN	0
,	,	,	0
and	and	CC	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
can	can	MD	0
operate	operate	VB	0
normally	normally	RB	0
.	.	.	0
By	By	IN	0
applying	applying	VBG	0
a	a	DT	0
reverse	reverse	JJ	B-NP
bias	bias	NN	I-NP
voltage	voltage	NN	I-NP
in	in	IN	0
this	this	DT	0
manner	manner	NN	0
,	,	,	0
an	an	DT	0
initial	initial	JJ	0
defect	defect	NN	0
can	can	MD	0
be	be	VB	0
fixed	fixed	VBN	B-NP
if	if	IN	0
generated	generated	VBN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
that	that	IN	0
such	such	PDT	0
a	a	DT	0
short-circuit	short-circuit	JJ	B-NP
portion	portion	NN	I-NP
is	is	VBZ	0
preferably	preferably	RB	0
insulated	insulated	VBN	0
before	before	IN	0
shipment	shipment	NN	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
not	not	RB	0
only	only	RB	0
an	an	DT	0
initial	initial	JJ	0
defect	defect	NN	0
,	,	,	0
but	but	CC	0
an	an	DT	0
anode	anode	NN	B-NP
and	and	CC	0
a	a	DT	0
cathode	cathode	NN	0
may	may	MD	0
be	be	VB	0
newly	newly	RB	0
shorted	shorted	VBN	0
as	as	IN	0
time	time	NN	0
passes	passes	VBZ	0
.	.	.	0
Such	Such	PDT	0
a	a	DT	0
defect	defect	NN	0
is	is	VBZ	0
also	also	RB	0
called	called	VBD	0
a	a	DT	0
progressive	progressive	JJ	B-NP
defect	defect	NN	I-NP
.	.	.	0
In	In	IN	0
view	view	NN	0
of	of	IN	0
this	this	DT	0
,	,	,	0
as	as	RB	0
in	in	IN	0
this	this	DT	0
invention	invention	NN	0
,	,	,	0
a	a	DT	0
reverse	reverse	JJ	B-NP
bias	bias	NN	I-NP
voltage	voltage	NN	I-NP
is	is	VBZ	0
applied	applied	VBN	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
regularly	regularly	NNS	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
a	a	DT	0
progressive	progressive	JJ	B-NP
defect	defect	NN	I-NP
can	can	MD	0
be	be	VB	0
fixed	fixed	VBN	B-NP
if	if	IN	0
generated	generated	VBN	0
.	.	.	0
Thus	Thus	RB	0
,	,	,	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
can	can	MD	0
operate	operate	VB	0
normally	normally	RB	0
.	.	.	0
In	In	IN	0
addition	addition	NN	B-NP
,	,	,	0
by	by	IN	0
applying	applying	VBG	0
a	a	DT	0
reverse	reverse	JJ	B-NP
bias	bias	NN	I-NP
voltage	voltage	NN	I-NP
,	,	,	0
image	image	NN	B-NP
sticking	sticking	NN	I-NP
can	can	MD	0
be	be	VB	0
prevented	prevented	VBN	0
.	.	.	0
Image	Image	NN	B-NP
sticking	sticking	NN	I-NP
is	is	VBZ	0
caused	caused	VBN	0
by	by	IN	0
the	the	DT	0
deterioration	deterioration	NN	B-NP
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
.	.	.	0
The	The	DT	0
deterioration	deterioration	NN	B-NP
can	can	MD	0
be	be	VB	0
lowered	lowered	VBN	0
by	by	IN	0
applying	applying	VBG	0
a	a	DT	0
reverse	reverse	JJ	B-NP
bias	bias	NN	I-NP
voltage	voltage	NN	I-NP
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
image	image	NN	B-NP
sticking	sticking	NN	I-NP
can	can	MD	0
be	be	VB	0
prevented	prevented	VBN	0
.	.	.	0
In	In	IN	0
general	general	JJ	0
,	,	,	0
the	the	DT	0
deterioration	deterioration	NN	B-NP
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
progresses	progresses	NN	0
at	at	IN	0
a	a	DT	0
faster	faster	JJR	0
rate	rate	NN	0
in	in	IN	0
the	the	DT	0
initial	initial	JJ	0
period	period	NN	0
,	,	,	0
and	and	CC	0
the	the	DT	0
progress	progress	NN	B-NP
rate	rate	NN	I-NP
thereof	thereof	NN	0
decreases	decreases	NNS	0
with	with	IN	0
time	time	NN	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
in	in	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
which	which	WDT	0
have	have	VBP	0
already	already	RB	0
deteriorated	deteriorated	VBN	0
in	in	IN	0
a	a	DT	0
pixel	pixel	NN	B-NP
,	,	,	0
further	further	JJ	0
deterioration	deterioration	NN	B-NP
hardly	hardly	RB	0
occurs	occurs	VBZ	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
variations	variations	NNS	0
are	are	VBP	0
generated	generated	VBN	0
in	in	IN	0
each	each	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
.	.	.	0
In	In	IN	0
view	view	NN	0
of	of	IN	0
this	this	DT	0
,	,	,	0
all	all	PDT	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
13	13	CD	0
and	and	CC	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
may	may	MD	0
emit	emit	VB	0
light	light	NN	0
before	before	IN	0
shipment	shipment	NN	0
,	,	,	0
when	when	WRB	0
displaying	displaying	VBG	0
no	no	DT	0
image	image	NN	0
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
By	By	IN	0
generating	generating	VBG	B-NP
deterioration	deterioration	NN	I-NP
in	in	IN	0
a	a	DT	0
pixel	pixel	NN	B-NP
which	which	WDT	0
has	has	VBZ	0
not	not	RB	0
deteriorated	deteriorated	VBN	0
in	in	IN	0
this	this	DT	0
manner	manner	NN	0
,	,	,	0
the	the	DT	0
deterioration	deterioration	NN	B-NP
level	level	JJ	I-NP
of	of	IN	0
all	all	PDT	0
the	the	DT	0
pixel	pixel	NN	B-NP
can	can	MD	0
be	be	VB	0
averaged	averaged	VBN	0
.	.	.	0
As	As	RB	0
described	described	VBN	0
above	above	IN	0
,	,	,	0
a	a	DT	0
structure	structure	NN	0
of	of	IN	0
lighting	lighting	VBG	0
all	all	DT	0
pixel	pixel	NN	B-NP
may	may	MD	0
be	be	VB	0
provided	provided	VBN	0
in	in	IN	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
.	.	.	0
In	In	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
examples	examples	NNS	0
of	of	IN	0
a	a	DT	0
pixel	pixel	JJ	B-NP
circuit	circuit	NN	I-NP
and	and	CC	0
configuration	configuration	NN	B-NP
are	are	VBP	0
described	described	VBN	0
.	.	.	0
FIG.	FIG.	CD	0
3	3	CD	0
shows	shows	NNS	0
a	a	DT	0
pixel	pixel	JJ	B-NP
circuit	circuit	NN	I-NP
which	which	WDT	0
can	can	MD	0
be	be	VB	0
applied	applied	VBN	0
to	to	TO	0
a	a	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
40	40	CD	0
,	,	,	0
a	a	DT	0
data	data	NN	B-NP
line	line	NN	I-NP
Sx	Sx	NNP	I-NP
,	,	,	0
a	a	DT	0
gate	gate	NN	B-NP
line	line	NN	I-NP
Gy	Gy	NNP	I-NP
,	,	,	0
and	and	CC	0
a	a	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
Vx	Vx	NN	I-NP
are	are	VBP	0
provided	provided	VBN	0
in	in	IN	0
matrix	matrix	NN	B-NP
,	,	,	0
in	in	IN	0
which	which	WDT	0
pixels	pixels	VBD	0
10	10	CD	0
are	are	VBP	0
provided	provided	VBN	0
at	at	IN	0
intersection	intersection	NN	B-NP
thereof	thereof	NN	0
.	.	.	0
The	The	DT	0
pixel	pixel	JJ	0
10	10	CD	0
includes	includes	VBZ	0
a	a	DT	0
switching	switching	VBG	B-NP
transistor	transistor	CD	I-NP
11	11	CD	0
,	,	,	0
a	a	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
,	,	,	0
a	a	DT	0
capacitor	capacitor	JJ	0
16	16	CD	0
,	,	,	0
and	and	CC	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
.	.	.	0
Connections	Connections	NNS	0
in	in	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
are	are	VBP	0
described	described	VBN	0
.	.	.	0
The	The	DT	0
switching	switching	VBG	B-NP
transistor	transistor	CD	I-NP
11	11	CD	0
is	is	VBZ	0
provided	provided	VBN	0
at	at	IN	0
an	an	DT	0
data	data	NN	B-NP
line	line	NN	I-NP
sx	sx	NN	I-NP
intersection	intersection	NN	I-NP
and	and	CC	0
the	the	DT	0
gate	gate	NN	B-NP
line	line	NN	I-NP
Gy	Gy	NNP	I-NP
.	.	.	0
One	One	CD	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
switching	switching	VBG	B-NP
transistor	transistor	CD	I-NP
11	11	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
Sx	Sx	NNP	I-NP
and	and	CC	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
switching	switching	VBG	B-NP
transistor	transistor	CD	I-NP
11	11	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	B-NP
line	line	NN	I-NP
Gy	Gy	NNP	I-NP
.	.	.	0
One	One	CD	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
Vx	Vx	NNP	I-NP
and	and	CC	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	VBZ	0
thereof	thereof	RB	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
other	other	JJ	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
switching	switching	VBG	B-NP
transistor	transistor	CD	I-NP
11	11	CD	0
.	.	.	0
A	A	DT	0
capacitor	capacitor	JJ	0
16	16	CD	0
is	is	VBZ	0
provided	provided	VBN	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
hold	hold	VB	0
a	a	DT	0
gate-source	gate-source	JJ	B-NP
voltage	voltage	NN	I-NP
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
.	.	.	0
In	In	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
the	the	DT	0
capacitor	capacitor	JJ	0
16	16	CD	0
has	has	VBZ	0
one	one	CD	0
electrode	electrode	NNS	0
connected	connected	VBN	0
to	to	TO	0
Vx	Vx	NNP	B-NP
and	and	CC	0
the	the	DT	0
other	other	JJ	0
electrode	electrode	NNS	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
that	that	IN	0
the	the	DT	0
capacitor	capacitor	JJ	0
16	16	CD	0
is	is	VBZ	0
not	not	RB	0
required	required	VBN	0
to	to	TO	0
be	be	VB	0
provided	provided	VBN	0
in	in	IN	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
the	the	DT	0
gate	gate	NN	B-NP
capacitance	capacitance	NN	I-NP
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
is	is	VBZ	0
large	large	JJ	0
and	and	CC	0
there	there	EX	0
is	is	VBZ	0
few	few	JJ	0
leak	leak	JJ	0
current	current	JJ	0
.	.	.	0
The	The	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
other	other	JJ	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
.	.	.	0
A	A	DT	0
driving	driving	NN	B-NP
method	method	NN	I-NP
of	of	IN	0
such	such	PDT	0
a	a	DT	0
pixel	pixel	NN	B-NP
is	is	VBZ	0
described	described	VBN	0
.	.	.	0
First	First	NNP	0
,	,	,	0
when	when	WRB	0
the	the	DT	0
switching	switching	VBG	B-NP
transistor	transistor	CD	I-NP
11	11	CD	0
is	is	VBZ	0
turned	turned	VBN	0
on	on	IN	0
,	,	,	0
a	a	DT	0
video	video	JJ	B-NP
signal	signal	NN	I-NP
is	is	VBZ	0
inputted	inputted	VBN	0
from	from	IN	0
the	the	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
Sx	Sx	NNP	I-NP
.	.	.	0
A	A	DT	0
charge	charge	NN	0
is	is	VBZ	0
accumulated	accumulated	VBN	0
in	in	IN	0
the	the	DT	0
capacitor	capacitor	JJ	0
16	16	CD	0
based	based	VBN	0
on	on	IN	0
the	the	DT	0
video	video	JJ	B-NP
signal	signal	NN	I-NP
.	.	.	0
When	When	WRB	0
the	the	DT	0
charge	charge	NN	0
accumulated	accumulated	VBN	0
in	in	IN	0
the	the	DT	0
capacitor	capacitor	JJ	0
16	16	CD	0
becomes	becomes	VBZ	0
higher	higher	JJR	0
than	than	IN	0
a	a	DT	0
gate-source	gate-source	JJ	B-NP
voltage	voltage	NN	I-NP
(	(	-LRB-	0
vg	vg	NN	B-NP
)	)	-RRB-	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
,	,	,	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
is	is	VBZ	0
turned	turned	VBN	0
on	on	RP	0
.	.	.	0
Then	Then	RB	0
,	,	,	0
a	a	DT	0
current	current	JJ	0
is	is	VBZ	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
it	it	PRP	0
emits	emits	VBP	0
light	light	JJ	0
.	.	.	0
At	At	IN	0
this	this	DT	0
time	time	NN	0
,	,	,	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
can	can	MD	0
operate	operate	VB	0
in	in	IN	0
a	a	DT	0
linear	linear	JJ	0
region	region	NN	0
or	or	CC	0
a	a	DT	0
saturation	saturation	JJ	B-NP
region	region	NN	I-NP
.	.	.	0
In	In	IN	0
the	the	DT	0
saturation	saturation	JJ	B-NP
region	region	NN	I-NP
,	,	,	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
can	can	MD	0
supply	supply	VB	0
a	a	DT	0
constant	constant	JJ	0
current	current	JJ	0
.	.	.	0
In	In	IN	0
the	the	DT	0
linear	linear	JJ	0
region	region	NN	0
,	,	,	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
can	can	MD	0
operate	operate	VB	0
at	at	IN	0
a	a	DT	0
low	low	JJ	0
voltage	voltage	NN	0
;	;	:	0
thereby	thereby	RB	0
low	low	JJ	0
power	power	NN	B-NP
consumption	consumption	NN	I-NP
can	can	MD	0
be	be	VB	0
achieved	achieved	VBN	0
.	.	.	0
Hereinafter	Hereinafter	NNP	0
,	,	,	0
a	a	DT	0
pixel	pixel	NN	B-NP
driving	driving	NN	I-NP
method	method	NN	I-NP
is	is	VBZ	0
described	described	VBN	0
with	with	IN	0
reference	reference	NN	0
to	to	TO	0
a	a	DT	0
timing	timing	NN	0
chart	chart	NN	0
.	.	.	0
FIG.	FIG.	NNP	0
9A	9A	NNP	0
is	is	VBZ	0
a	a	DT	0
timing	timing	NN	0
chart	chart	NN	0
of	of	IN	0
one	one	CD	0
frame	frame	NN	0
period	period	NN	0
in	in	IN	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
an	an	DT	0
image	image	NN	0
is	is	VBZ	0
rewritten	rewritten	VBN	0
60	60	CD	0
frames	frames	NNS	0
a	a	DT	0
second	second	JJ	0
.	.	.	0
A	A	DT	0
longitudinal	longitudinal	JJ	B-NP
axis	axis	NN	I-NP
indicates	indicates	VBZ	0
a	a	DT	0
scan	scan	JJ	0
line	line	NN	0
(	(	-LRB-	0
first	first	JJ	0
to	to	TO	0
last	last	JJ	0
rows	rows	NNS	0
)	)	-RRB-	0
and	and	CC	0
a	a	DT	0
horizontal	horizontal	JJ	B-NP
axis	axis	NN	I-NP
indicates	indicates	VBZ	0
time	time	NN	0
in	in	IN	0
the	the	DT	0
timing	timing	NN	0
chart	chart	NN	0
.	.	.	0
One	One	CD	0
frame	frame	NN	0
period	period	NN	0
includes	includes	VBZ	0
m	m	JJ	0
(	(	-LRB-	0
m	m	NN	0
is	is	VBZ	0
a	a	DT	0
natural	natural	JJ	0
number	number	NN	0
of	of	IN	0
2	2	CD	0
or	or	CC	0
larger	larger	JJR	0
)	)	-RRB-	0
sf1	sf1	NN	B-NP
subframe	subframe	NN	I-NP
period	period	NN	I-NP
,	,	,	0
SF2	SF2	NNP	B-NP
,	,	,	0
.	.	NNP	0
.	.	NNP	0
.	.	NNP	0
,	,	,	0
and	and	CC	0
SFm	SFm	JJ	0
.	.	.	0
The	The	DT	0
m	m	FW	0
sf1	sf1	NN	B-NP
subframe	subframe	NN	I-NP
period	period	NN	I-NP
,	,	,	0
SF2	SF2	NNP	B-NP
,	,	,	0
.	.	NNP	0
.	.	NNP	0
.	.	NNP	0
,	,	,	0
and	and	CC	0
SFm	SFm	JJ	B-NP
each	each	DT	0
has	has	VBZ	0
writing	writing	VBG	0
operation	operation	NN	0
periods	periods	NNS	0
Ta1	Ta1	RB	0
,	,	,	0
Ta2	Ta2	NNP	B-NP
,	,	,	0
.	.	NNP	0
.	.	NNP	0
.	.	NNP	0
,	,	,	0
and	and	CC	0
Tam	Tam	NNP	0
,	,	,	0
display	display	NN	B-NP
period	period	NN	I-NP
(	(	-LRB-	0
light	light	JJ	0
emission	emission	NN	B-NP
period	period	NN	I-NP
)	)	-RRB-	0
Ts1	Ts1	NNP	B-NP
,	,	,	0
Ts2	Ts2	NNP	B-NP
,	,	,	0
.	.	NNP	0
.	.	NNP	0
.	.	NNP	0
,	,	,	0
and	and	CC	0
Tsm	Tsm	NNP	B-NP
,	,	,	0
and	and	CC	0
a	a	DT	0
applying	applying	VBG	B-NP
period	period	NN	I-NP
reverse	reverse	JJ	I-NP
bias	bias	NN	I-NP
voltage	voltage	VBZ	I-NP
.	.	.	0
In	In	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
as	as	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
9A	9A	CD	0
,	,	,	0
one	one	CD	0
frame	frame	NN	0
period	period	NN	0
includes	includes	VBZ	0
subframe	subframe	JJ	B-NP
period	period	NN	I-NP
SF1	SF1	RB	0
,	,	,	0
SF2	SF2	NNP	B-NP
,	,	,	0
and	and	CC	0
SF3	SF3	NNP	B-NP
and	and	CC	0
a	a	DT	0
applying	applying	VBG	B-NP
period	period	NN	I-NP
reverse	reverse	JJ	I-NP
bias	bias	NN	I-NP
voltage	voltage	VBZ	I-NP
(	(	-LRB-	0
RB	RB	NNP	B-NP
)	)	-RRB-	0
.	.	.	0
In	In	IN	0
each	each	DT	0
subframe	subframe	JJ	B-NP
period	period	NN	I-NP
,	,	,	0
the	the	DT	0
writing	writing	NN	0
operation	operation	NN	0
periods	periods	NNS	0
Ta1	Ta1	VBP	0
to	to	TO	0
Ta3	Ta3	CD	B-NP
are	are	VBP	0
sequentially	sequentially	VBN	0
performed	performed	VBN	0
,	,	,	0
which	which	WDT	0
are	are	VBP	0
followed	followed	VBN	0
by	by	IN	0
the	the	DT	0
display	display	NN	B-NP
period	period	NN	I-NP
Ts1	Ts1	VBP	0
to	to	TO	0
Ts3	Ts3	CD	B-NP
respectively	respectively	RB	0
.	.	.	0
A	A	DT	0
timing	timing	NN	0
chart	chart	NN	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	NNP	0
9B	9B	NNP	0
includes	includes	VBZ	0
a	a	DT	0
writing	writing	NN	0
operation	operation	NN	0
period	period	NN	0
,	,	,	0
a	a	DT	0
display	display	NN	B-NP
period	period	NN	I-NP
,	,	,	0
and	and	CC	0
a	a	DT	0
applying	applying	VBG	B-NP
period	period	NN	I-NP
reverse	reverse	JJ	I-NP
bias	bias	NN	I-NP
voltage	voltage	VBZ	I-NP
of	of	IN	0
a	a	DT	0
certain	certain	JJ	0
row	row	NN	0
(	(	-LRB-	0
i-th	i-th	JJ	B-NP
row	row	NN	I-NP
)	)	-RRB-	0
.	.	.	0
After	After	IN	0
the	the	DT	0
writing	writing	NN	0
operation	operation	NN	0
period	period	NN	0
and	and	CC	0
the	the	DT	0
display	display	NN	B-NP
period	period	NN	I-NP
are	are	VBP	0
alternately	alternately	VBN	0
performed	performed	VBN	0
,	,	,	0
the	the	DT	0
applying	applying	VBG	B-NP
period	period	NN	I-NP
start	start	NN	I-NP
reverse	reverse	JJ	I-NP
bias	bias	NN	I-NP
voltage	voltage	VBZ	I-NP
.	.	.	0
The	The	DT	0
period	period	NN	0
including	including	VBG	0
the	the	DT	0
writing	writing	NN	0
operation	operation	NN	0
period	period	NN	0
and	and	CC	0
the	the	DT	0
display	display	NN	B-NP
period	period	NN	I-NP
becomes	becomes	VBZ	0
a	a	DT	0
forward	forward	RB	0
voltage	voltage	VBP	0
applying	applying	VBG	B-NP
period	period	NN	I-NP
.	.	.	0
The	The	DT	0
writing	writing	NN	0
operation	operation	NN	0
period	period	NN	0
Ta	Ta	NNP	0
can	can	MD	0
be	be	VB	0
divided	divided	VBN	0
into	into	IN	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
operation	operation	NN	B-NP
period	period	NN	I-NP
.	.	.	0
In	In	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
the	the	DT	0
writing	writing	NN	0
operation	operation	NN	0
period	period	NN	0
Ta	Ta	NNP	0
is	is	VBZ	0
divided	divided	VBN	0
into	into	IN	0
two	two	CD	0
operation	operation	NN	B-NP
period	period	NN	I-NP
,	,	,	0
in	in	IN	0
which	which	WDT	0
an	an	DT	0
erasing	erasing	JJ	0
operation	operation	NN	0
is	is	VBZ	0
performed	performed	VBN	0
in	in	IN	0
one	one	CD	0
period	period	NN	0
and	and	CC	0
a	a	DT	0
writing	writing	NN	0
operation	operation	NN	0
is	is	VBZ	0
performed	performed	VBN	0
in	in	IN	0
the	the	DT	0
other	other	JJ	0
period	period	NN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
manner	manner	NN	0
,	,	,	0
a	a	DT	0
WE	WE	NNP	B-NP
(	(	-LRB-	0
Write	Write	NNP	B-NP
Erase	Erase	NNP	I-NP
)	)	-RRB-	0
signal	signal	NN	0
is	is	VBZ	0
inputted	inputted	VBN	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
provide	provide	VB	0
an	an	DT	0
erasing	erasing	JJ	0
operation	operation	NN	0
and	and	CC	0
a	a	DT	0
writing	writing	NN	0
operation	operation	NN	0
.	.	.	0
Other	Other	JJ	0
erasing	erasing	JJ	0
operations	operations	NNS	0
and	and	CC	0
writing	writing	VBG	0
operations	operations	NNS	0
,	,	,	0
and	and	CC	0
signals	signals	NNS	0
are	are	VBP	0
specifically	specifically	RB	0
described	described	VBN	0
in	in	IN	0
the	the	DT	0
following	following	JJ	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
right	right	RB	0
before	before	IN	0
the	the	DT	0
applying	applying	VBG	B-NP
period	period	NN	I-NP
reverse	reverse	JJ	I-NP
bias	bias	NN	I-NP
voltage	voltage	VBZ	I-NP
,	,	,	0
a	a	DT	0
period	period	NN	0
to	to	TO	0
simultaneously	simultaneously	RB	0
turn	turn	VB	0
on	on	IN	0
the	the	DT	0
switching	switching	JJ	0
transistors	transistors	NNS	0
in	in	IN	0
all	all	DT	0
pixel	pixel	NN	B-NP
,	,	,	0
that	that	WDT	0
is	is	VBZ	0
a	a	DT	0
period	period	NN	0
(	(	-LRB-	0
On	On	IN	0
period	period	NN	0
)	)	-RRB-	0
to	to	TO	0
turn	turn	VB	0
on	on	IN	0
all	all	DT	0
scan	scan	JJ	0
lines	lines	NNS	0
is	is	VBZ	0
provided	provided	VBN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
preferable	preferable	VBN	0
to	to	TO	0
provide	provide	VB	0
a	a	DT	0
period	period	NN	0
to	to	TO	0
simultaneously	simultaneously	RB	0
turn	turn	VB	0
off	off	RP	0
the	the	DT	0
switching	switching	JJ	0
transistors	transistors	NNS	0
in	in	IN	0
all	all	DT	0
pixel	pixel	NN	B-NP
,	,	,	0
that	that	WDT	0
is	is	VBZ	0
a	a	DT	0
period	period	NN	0
(	(	-LRB-	0
Off	Off	NNP	0
period	period	NN	0
)	)	-RRB-	0
to	to	TO	0
turn	turn	VB	0
off	off	RP	0
all	all	DT	0
scan	scan	JJ	0
lines	lines	NNS	0
immediately	immediately	RB	0
after	after	IN	0
the	the	DT	0
applying	applying	VBG	B-NP
period	period	NN	I-NP
reverse	reverse	JJ	I-NP
bias	bias	NN	I-NP
voltage	voltage	VBZ	I-NP
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
an	an	DT	0
erasing	erasing	JJ	0
period	period	NN	0
(	(	-LRB-	0
SE	SE	NNP	B-NP
)	)	-RRB-	0
is	is	VBZ	0
provided	provided	VBN	0
right	right	RB	0
before	before	IN	0
the	the	DT	0
applying	applying	VBG	B-NP
period	period	NN	I-NP
reverse	reverse	JJ	I-NP
bias	bias	NN	I-NP
voltage	voltage	VBZ	I-NP
.	.	.	0
The	The	DT	0
erasing	erasing	JJ	0
period	period	NN	0
can	can	MD	0
be	be	VB	0
performed	performed	VBN	0
by	by	IN	0
a	a	DT	0
similar	similar	JJ	0
operation	operation	NN	0
to	to	TO	0
the	the	DT	0
aforementioned	aforementioned	JJ	B-NP
erasing	erasing	JJ	I-NP
operation	operation	NN	I-NP
.	.	.	0
In	In	IN	0
the	the	DT	0
erasing	erasing	JJ	0
period	period	NN	0
,	,	,	0
operations	operations	NNS	0
to	to	TO	0
sequentially	sequentially	VB	0
erase	erase	VB	0
the	the	DT	0
data	data	NNS	0
written	written	VBN	0
in	in	IN	0
the	the	DT	0
preceding	preceding	JJ	0
subframe	subframe	JJ	B-NP
period	period	NN	I-NP
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
SF3	SF3	CD	B-NP
in	in	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NNS	0
are	are	VBP	0
sequentially	sequentially	VBN	0
performed	performed	VBN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
on-period	on-period	JJ	B-NP
,	,	,	0
the	the	DT	0
switching	switching	JJ	0
transistors	transistors	NNS	0
are	are	VBP	0
turned	turned	VBN	0
on	on	IN	0
all	all	DT	0
at	at	IN	0
once	once	RB	0
after	after	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
display	display	NN	I-NP
period	period	NN	I-NP
in	in	IN	0
the	the	DT	0
last	last	JJ	0
row	row	NN	0
is	is	VBZ	0
terminated	terminated	VBN	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
a	a	DT	0
pixel	pixel	NN	B-NP
of	of	IN	0
the	the	DT	0
first	first	JJ	0
row	row	NN	0
has	has	VBZ	0
an	an	DT	0
unnecessary	unnecessary	JJ	0
display	display	NN	B-NP
period	period	NN	I-NP
.	.	.	0
The	The	DT	0
control	control	NN	0
for	for	IN	0
providing	providing	VBG	0
such	such	PDT	0
an	an	DT	0
On	On	IN	0
period	period	NN	0
,	,	,	0
an	an	DT	0
Off	Off	JJ	0
period	period	NN	0
,	,	,	0
and	and	CC	0
an	an	DT	0
erasing	erasing	JJ	0
period	period	NN	0
is	is	VBZ	0
carried	carried	VBN	0
out	out	RP	0
by	by	IN	0
driver	driver	NN	B-NP
circuit	circuit	NN	I-NP
such	such	JJ	0
as	as	IN	0
a	a	DT	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
and	and	CC	0
a	a	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
.	.	.	0
Note	Note	NN	0
that	that	IN	0
the	the	DT	0
timing	timing	NN	0
to	to	TO	0
apply	apply	VB	0
a	a	DT	0
reverse	reverse	JJ	B-NP
bias	bias	NN	I-NP
voltage	voltage	NN	I-NP
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
,	,	,	0
namely	namely	RB	0
the	the	DT	0
applying	applying	VBG	B-NP
period	period	NN	I-NP
reverse	reverse	JJ	I-NP
bias	bias	NN	I-NP
voltage	voltage	VBZ	I-NP
is	is	VBZ	0
not	not	RB	0
limited	limited	VBN	0
to	to	TO	0
those	those	DT	0
shown	shown	VBN	0
in	in	IN	0
FIGS.	FIGS.	NNP	0
9A	9A	NNP	0
and	and	CC	0
9B	9B	NNP	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
to	to	TO	0
say	say	VB	0
,	,	,	0
the	the	DT	0
applying	applying	VBG	B-NP
period	period	NN	I-NP
reverse	reverse	JJ	I-NP
bias	bias	NN	I-NP
voltage	voltage	VBZ	I-NP
is	is	VBZ	0
not	not	RB	0
necessarily	necessarily	RB	0
provided	provided	VBN	0
for	for	IN	0
each	each	DT	0
frame	frame	NN	0
period	period	NN	0
,	,	,	0
nor	nor	CC	0
in	in	IN	0
the	the	DT	0
latter	latter	JJ	0
part	part	NN	0
of	of	IN	0
one	one	CD	0
frame	frame	NN	0
period	period	NN	0
.	.	.	0
The	The	DT	0
On	On	IN	0
period	period	NN	0
is	is	VBZ	0
only	only	RB	0
required	required	VBN	0
to	to	TO	0
be	be	VB	0
provided	provided	VBN	0
immediately	immediately	RB	0
before	before	IN	0
the	the	DT	0
applying	applying	JJ	0
period	period	NN	0
(	(	-LRB-	0
RB	RB	NNP	B-NP
)	)	-RRB-	0
and	and	CC	0
the	the	DT	0
Off	Off	JJ	0
period	period	NN	0
is	is	VBZ	0
only	only	RB	0
required	required	VBN	0
to	to	TO	0
be	be	VB	0
provided	provided	VBN	0
immediately	immediately	RB	0
after	after	IN	0
the	the	DT	0
applying	applying	JJ	0
period	period	NN	0
(	(	-LRB-	0
RB	RB	NNP	B-NP
)	)	-RRB-	0
.	.	.	0
In	In	IN	0
addition	addition	NN	B-NP
,	,	,	0
the	the	DT	0
order	order	NN	0
of	of	IN	0
inverting	inverting	VBG	0
the	the	DT	0
voltages	voltages	NN	0
of	of	IN	0
the	the	DT	0
anode	anode	NN	B-NP
and	and	CC	0
the	the	DT	0
cathode	cathode	NN	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
is	is	VBZ	0
not	not	RB	0
limited	limited	VBN	0
to	to	TO	0
those	those	DT	0
shown	shown	VBN	0
in	in	IN	0
FIGS.	FIGS.	NNP	0
9A	9A	NNP	0
and	and	CC	0
9B	9B	NNP	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
anode	anode	JJ	0
electrode	electrode	NN	0
may	may	MD	0
be	be	VB	0
decreased	decreased	VBN	0
after	after	IN	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
cathode	cathode	JJ	0
electrode	electrode	NN	0
is	is	VBZ	0
increased	increased	VBN	0
.	.	.	0
FIG.	FIG.	CD	0
4	4	CD	0
shows	shows	NNS	0
a	a	DT	0
layout	layout	JJ	0
example	example	NN	0
of	of	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
circuit	circuit	NN	I-NP
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
3	3	CD	0
.	.	.	0
A	A	DT	0
semiconductor	semiconductor	NN	B-NP
film	film	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
to	to	TO	0
constitute	constitute	VB	0
the	the	DT	0
switching	switching	VBG	B-NP
transistor	transistor	CD	I-NP
11	11	CD	0
and	and	CC	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
.	.	.	0
Then	Then	RB	0
,	,	,	0
a	a	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
film	film	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
with	with	IN	0
an	an	DT	0
insulating	insulating	JJ	0
film	film	NN	0
functioning	functioning	VBG	0
as	as	IN	0
a	a	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
interposed	interposed	NN	I-NP
therebetween	therebetween	NN	I-NP
.	.	.	0
The	The	DT	0
conductive	conductive	JJ	B-NP
film	film	NN	I-NP
is	is	VBZ	0
used	used	VBN	0
as	as	IN	0
gate	gate	JJ	0
electrodes	electrodes	NNS	0
of	of	IN	0
the	the	DT	0
switching	switching	VBG	B-NP
transistor	transistor	CD	I-NP
11	11	CD	0
and	and	CC	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
,	,	,	0
and	and	CC	0
can	can	MD	0
also	also	RB	0
be	be	VB	0
used	used	VBN	0
as	as	IN	0
a	a	DT	0
gate	gate	NN	B-NP
line	line	NN	I-NP
Gy	Gy	NNP	I-NP
.	.	.	0
At	At	IN	0
this	this	DT	0
time	time	NN	0
,	,	,	0
the	the	DT	0
switching	switching	VBG	B-NP
transistor	transistor	CD	I-NP
11	11	CD	0
preferably	preferably	NN	0
has	has	VBZ	0
a	a	DT	0
double	double	JJ	0
gate	gate	NN	0
structure	structure	NN	0
.	.	.	0
Subsequently	Subsequently	RB	0
,	,	,	0
a	a	DT	0
second	second	JJ	0
conductive	conductive	JJ	B-NP
film	film	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
with	with	IN	0
an	an	DT	0
insulating	insulating	JJ	0
film	film	NN	0
functioning	functioning	VBG	0
as	as	IN	0
an	an	DT	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
interlayer	interlayer	NN	I-NP
interposed	interposed	VBN	B-NP
therebetween	therebetween	NN	I-NP
.	.	.	0
The	The	DT	0
conductive	conductive	JJ	B-NP
film	film	NN	I-NP
is	is	VBZ	0
used	used	VBN	0
as	as	IN	0
drain	drain	NN	0
and	and	CC	0
switching	switching	VBG	B-NP
transistor	transistor	CD	I-NP
source	source	NN	I-NP
wire	wire	NN	I-NP
11	11	CD	0
and	and	CC	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
,	,	,	0
and	and	CC	0
can	can	MD	0
also	also	RB	0
be	be	VB	0
used	used	VBN	0
as	as	IN	0
the	the	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
Sx	Sx	NNP	I-NP
and	and	CC	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
Vx	Vx	NNP	I-NP
.	.	.	0
At	At	IN	0
this	this	DT	0
time	time	NN	0
,	,	,	0
the	the	DT	0
capacitor	capacitor	JJ	0
16	16	CD	0
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
by	by	IN	0
stacking	stacking	VBG	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
film	film	NN	I-NP
,	,	,	0
the	the	DT	0
insulating	insulating	JJ	0
film	film	NN	0
functioning	functioning	VBG	0
as	as	IN	0
an	an	DT	0
insulating	insulating	JJ	B-NP
film	film	NN	I-NP
interlayer	interlayer	JJ	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
conductive	conductive	JJ	B-NP
film	film	NN	I-NP
.	.	.	0
The	The	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
other	other	JJ	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
switching	switching	JJ	0
transistor	transistor	NN	0
through	through	IN	0
a	a	DT	0
contact	contact	NN	B-NP
hole	hole	NN	I-NP
.	.	.	0
A	A	DT	0
first	first	JJ	0
electrode	electrode	NN	0
19	19	CD	0
(	(	-LRB-	0
pixel	pixel	NN	B-NP
electrode	electrode	NN	I-NP
)	)	-RRB-	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
an	an	DT	0
opening	opening	NN	0
provided	provided	VBN	0
in	in	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
.	.	.	0
The	The	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
other	other	JJ	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
.	.	.	0
If	If	IN	0
an	an	DT	0
insulating	insulating	JJ	0
film	film	NN	0
or	or	CC	0
the	the	DT	0
like	like	NN	0
is	is	VBZ	0
formed	formed	VBN	0
between	between	IN	0
the	the	DT	0
second	second	JJ	0
conductive	conductive	JJ	B-NP
film	film	NN	I-NP
and	and	CC	0
the	the	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
at	at	IN	0
this	this	DT	0
time	time	NN	0
,	,	,	0
the	the	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
is	is	VBZ	0
required	required	VBN	0
to	to	TO	0
be	be	VB	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
other	other	JJ	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
through	through	IN	0
a	a	DT	0
contact	contact	NN	B-NP
hole	hole	NN	I-NP
.	.	.	0
If	If	IN	0
an	an	DT	0
insulating	insulating	JJ	0
film	film	NN	0
or	or	CC	0
the	the	DT	0
like	like	NN	0
is	is	VBZ	0
not	not	RB	0
formed	formed	VBN	0
,	,	,	0
the	the	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
can	can	MD	0
be	be	VB	0
connected	connected	VBN	0
directly	directly	RB	0
to	to	TO	0
the	the	DT	0
other	other	JJ	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
.	.	.	0
In	In	IN	0
the	the	DT	0
layout	layout	NN	0
as	as	IN	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
4	4	CD	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
film	film	NN	I-NP
and	and	CC	0
the	the	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
may	may	MD	0
overlap	overlap	VB	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
achieve	achieve	VB	0
a	a	DT	0
high	high	JJ	0
aperture	aperture	JJ	B-NP
ratio	ratio	NN	I-NP
.	.	.	0
In	In	IN	0
such	such	PDT	0
an	an	DT	0
area	area	NN	0
,	,	,	0
coupling	coupling	JJ	0
capacitance	capacitance	NN	B-NP
may	may	MD	0
occur	occur	VB	0
.	.	.	0
Such	Such	JJ	0
coupling	coupling	JJ	0
capacitance	capacitance	NN	B-NP
is	is	VBZ	0
unwanted	unwanted	JJ	0
capacitance	capacitance	NN	B-NP
.	.	.	0
FIG.	FIG.	CD	0
5	5	CD	0
is	is	VBZ	0
a	a	DT	0
cross	cross	JJ	0
sectional	sectional	NN	B-NP
view	view	VBP	0
taken	taken	VBN	0
along	along	IN	0
A-B	A-B	JJ	B-NP
and	and	CC	0
B-C	B-C	JJ	B-NP
in	in	IN	0
FIG.	FIG.	CD	0
4	4	CD	0
.	.	.	0
A	A	DT	0
semiconductor	semiconductor	NN	B-NP
film	film	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
insulating	insulating	JJ	0
substrate	substrate	NN	0
20	20	CD	0
with	with	IN	0
a	a	DT	0
base	base	NN	B-NP
film	film	NN	I-NP
interposed	interposed	NN	I-NP
therebetween	therebetween	NN	I-NP
.	.	.	0
As	As	IN	0
the	the	DT	0
insulating	insulating	JJ	0
substrate	substrate	NN	0
20	20	CD	0
,	,	,	0
a	a	DT	0
glass	glass	NN	0
substrate	substrate	VBZ	0
formed	formed	VBN	0
of	of	IN	0
borosilicate	borosilicate	JJ	B-NP
glass	glass	NN	I-NP
barium	barium	JJ	I-NP
or	or	CC	0
alumino	alumino	JJ	B-NP
borosilicate	borosilicate	JJ	I-NP
glass	glass	NN	I-NP
,	,	,	0
a	a	DT	0
quartz	quartz	JJ	0
substrate	substrate	NN	0
,	,	,	0
a	a	DT	0
stainless	stainless	JJ	0
steel	steel	NN	0
substrate	substrate	NNS	0
or	or	CC	0
the	the	DT	0
like	like	NN	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
Alternatively	Alternatively	RB	0
,	,	,	0
a	a	DT	0
having	having	VBG	B-NP
flexibility	flexibility	NN	I-NP
synthetic	synthetic	JJ	I-NP
resin	resin	NN	I-NP
substrate	substrate	VBZ	I-NP
such	such	JJ	0
as	as	IN	0
a	a	DT	0
plastic	plastic	JJ	B-NP
substrate	substrate	JJ	I-NP
typified	typified	NN	I-NP
by	by	IN	0
polyethylene	polyethylene	NN	B-NP
terephthalate	terephthalate	NN	I-NP
(	(	-LRB-	0
Polyethylene	Polyethylene	NNP	B-NP
Terephthalate	Terephthalate	NNP	I-NP
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
PEN	PEN	NNP	B-NP
(	(	-LRB-	0
Polyethylene	Polyethylene	NNP	B-NP
Naphthalate	Naphthalate	NNP	I-NP
)	)	-RRB-	0
and	and	CC	0
an	an	DT	0
acrylic	acrylic	JJ	0
substrate	substrate	NN	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
as	as	IN	0
long	long	JJ	0
as	as	IN	0
it	it	PRP	0
can	can	MD	0
withstand	withstand	VB	0
the	the	DT	0
processing	processing	NN	B-NP
temperature	temperature	NN	I-NP
during	during	IN	0
the	the	DT	0
manufacturing	manufacturing	NN	B-NP
step	step	NN	I-NP
although	although	IN	0
it	it	PRP	0
generally	generally	RB	0
has	has	VBZ	0
a	a	DT	0
lower	lower	JJR	0
heat	heat	NN	B-NP
resistance	resistance	NN	I-NP
temperature	temperature	NN	I-NP
as	as	IN	0
compared	compared	VBN	0
to	to	TO	0
other	other	JJ	0
substrates	substrates	NN	0
.	.	.	0
As	As	IN	0
a	a	DT	0
base	base	NN	B-NP
film	film	NN	I-NP
,	,	,	0
an	an	DT	0
insulating	insulating	JJ	0
film	film	NN	0
formed	formed	VBN	0
of	of	IN	0
silicon	silicon	JJ	B-NP
oxide	oxide	NN	I-NP
,	,	,	0
silicon	silicon	JJ	B-NP
nitride	nitride	NN	I-NP
,	,	,	0
nitride	nitride	JJ	B-NP
oxide	oxide	NN	I-NP
silicon	silicon	JJ	I-NP
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	NN	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
An	An	DT	0
amorphous	amorphous	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
film	film	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
base	base	NN	B-NP
film	film	NN	I-NP
so	so	RB	0
as	as	RB	0
to	to	TO	0
have	have	VB	0
a	a	DT	0
thickness	thickness	NN	0
of	of	IN	0
25	25	CD	0
to	to	TO	0
100	100	CD	0
nm	nm	NN	B-NP
(	(	-LRB-	0
preferably	preferably	RB	0
,	,	,	0
30	30	CD	0
to	to	TO	0
60	60	CD	0
nm	nm	CD	B-NP
)	)	-RRB-	0
.	.	.	0
Silicon	Silicon	NNP	B-NP
germanium	germanium	NN	I-NP
as	as	IN	0
well	well	RB	0
as	as	IN	0
silicon	silicon	NN	B-NP
can	can	MD	0
be	be	VB	0
used	used	VBN	0
for	for	IN	0
the	the	DT	0
amorphous	amorphous	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
.	.	.	0
The	The	DT	0
amorphous	amorphous	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
film	film	NN	I-NP
is	is	VBZ	0
crystallized	crystallized	VBN	0
as	as	RB	0
required	required	VBN	0
to	to	TO	0
form	form	VB	0
a	a	DT	0
crystalline	crystalline	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
film	film	NN	I-NP
.	.	.	0
The	The	DT	0
crystallization	crystallization	NN	B-NP
can	can	MD	0
be	be	VB	0
performed	performed	VBN	0
by	by	IN	0
using	using	VBG	0
an	an	DT	0
annealing	annealing	JJ	0
furnace	furnace	NN	0
,	,	,	0
laser	laser	NN	B-NP
irradiation	irradiation	NN	I-NP
,	,	,	0
irradiation	irradiation	NN	B-NP
of	of	IN	0
light	light	JJ	0
emitted	emitted	NN	0
from	from	IN	0
a	a	DT	0
lamp	lamp	NN	0
(	(	-LRB-	0
hereinafter	hereinafter	NN	0
referred	referred	VBD	0
to	to	TO	0
as	as	RB	0
lamp	lamp	JJ	0
annealing	annealing	NN	0
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
a	a	DT	0
combination	combination	NN	0
of	of	IN	0
them	them	PRP	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
a	a	DT	0
crystalline	crystalline	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
film	film	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
by	by	IN	0
adding	adding	VBG	0
a	a	DT	0
metal	metal	NN	0
element	element	NN	0
to	to	TO	0
an	an	DT	0
amorphous	amorphous	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
film	film	NN	I-NP
and	and	CC	0
applying	applying	VBG	B-NP
heat	heat	NN	I-NP
treatment	treatment	NN	I-NP
using	using	VBG	0
an	an	DT	0
annealing	annealing	JJ	0
furnace	furnace	NN	0
.	.	.	0
A	A	DT	0
semiconductor	semiconductor	NN	B-NP
film	film	NN	I-NP
is	is	VBZ	0
preferably	preferably	RB	0
added	added	VBN	0
with	with	IN	0
a	a	DT	0
metal	metal	NN	0
element	element	NN	0
since	since	IN	0
it	it	PRP	0
can	can	MD	0
be	be	VB	0
crystallized	crystallized	VBN	0
at	at	IN	0
a	a	DT	0
low	low	JJ	0
temperature	temperature	NN	0
.	.	.	0
Thus	Thus	RB	0
formed	formed	VBN	0
crystalline	crystalline	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
film	film	NN	I-NP
is	is	VBZ	0
processed	processed	VBN	0
into	into	IN	0
a	a	DT	0
predetermined	predetermined	JJ	0
shape	shape	NN	0
.	.	.	0
The	The	DT	0
predetermined	predetermined	JJ	0
shape	shape	NN	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
the	the	DT	0
switching	switching	VBG	B-NP
transistor	transistor	CD	I-NP
11	11	CD	0
and	and	CC	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
as	as	IN	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
4	4	CD	0
.	.	.	0
Then	Then	RB	0
,	,	,	0
an	an	DT	0
insulating	insulating	JJ	0
film	film	NN	0
functioning	functioning	VBG	0
as	as	IN	0
a	a	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
.	.	.	0
The	The	DT	0
insulating	insulating	JJ	0
film	film	NN	0
is	is	VBZ	0
formed	formed	VBN	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
have	have	VB	0
a	a	DT	0
thickness	thickness	NN	0
of	of	IN	0
10	10	CD	0
to	to	TO	0
150	150	CD	0
nm	nm	NN	B-NP
,	,	,	0
and	and	CC	0
preferably	preferably	RB	0
20	20	CD	0
to	to	TO	0
40	40	CD	0
nm	nm	NN	B-NP
,	,	,	0
and	and	CC	0
cover	cover	VB	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
film	film	NN	I-NP
.	.	.	0
The	The	DT	0
insulating	insulating	JJ	0
film	film	NN	0
may	may	MD	0
have	have	VB	0
a	a	DT	0
single	single	JJ	0
layer	layer	NN	B-NP
structure	structure	NN	I-NP
or	or	CC	0
a	a	DT	0
stacked-layer	stacked-layer	JJ	B-NP
structure	structure	NN	I-NP
using	using	VBG	0
a	a	DT	0
silicon	silicon	NN	B-NP
oxynitride	oxynitride	NN	I-NP
film	film	NN	I-NP
,	,	,	0
a	a	DT	0
silicon	silicon	NN	B-NP
oxide	oxide	NN	I-NP
film	film	NN	I-NP
or	or	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
A	A	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
film	film	NN	I-NP
functioning	functioning	VBG	0
as	as	IN	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
film	film	NN	I-NP
with	with	IN	0
a	a	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
interposed	interposed	NN	I-NP
therebetween	therebetween	NN	I-NP
.	.	.	0
The	The	DT	0
gate	gate	NN	0
electrode	electrode	NNS	0
may	may	MD	0
have	have	VB	0
a	a	DT	0
single	single	JJ	0
layer	layer	NN	B-NP
structure	structure	NN	I-NP
or	or	CC	0
a	a	DT	0
stacked-layer	stacked-layer	JJ	B-NP
structure	structure	NN	I-NP
,	,	,	0
though	though	IN	0
a	a	DT	0
conductive	conductive	JJ	B-NP
film	film	NN	I-NP
stacked-layer	stacked-layer	JJ	I-NP
structure	structure	NN	I-NP
22a	22a	NNP	0
and	and	CC	0
22b	22b	NNP	0
is	is	VBZ	0
used	used	VBN	0
in	in	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
.	.	.	0
Each	Each	DT	0
of	of	IN	0
the	the	DT	0
conductive	conductive	JJ	B-NP
film	film	NN	I-NP
22a	22a	NNP	0
and	and	CC	0
22b	22b	NNP	0
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
by	by	IN	0
using	using	VBG	0
an	an	DT	0
element	element	NN	0
selected	selected	VBN	0
from	from	IN	0
Ta	Ta	NNP	0
,	,	,	0
Ti	Ti	NNP	0
,	,	,	0
W	W	NNP	0
,	,	,	0
Mo	Mo	NNP	0
,	,	,	0
Al	Al	NNP	0
,	,	,	0
and	and	CC	0
Cu	Cu	NNP	B-NP
,	,	,	0
or	or	CC	0
an	an	DT	0
alloy	alloy	NN	0
or	or	CC	0
a	a	DT	0
compound	compound	JJ	0
material	material	NN	0
mainly	mainly	RB	0
containing	containing	VBG	0
such	such	PDT	0
an	an	DT	0
element	element	NN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
the	the	DT	0
conductive	conductive	JJ	0
film	film	NN	0
22a	22a	NN	0
is	is	VBZ	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
tantalum	tantalum	JJ	0
nitride	nitride	JJ	B-NP
film	film	NN	I-NP
with	with	IN	0
a	a	DT	0
thickness	thickness	NN	0
of	of	IN	0
10	10	CD	0
to	to	TO	0
50	50	CD	0
nm	nm	NN	B-NP
,	,	,	0
for	for	IN	0
example	example	NN	0
30	30	CD	0
nm	nm	NN	B-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
conductive	conductive	JJ	0
film	film	NN	0
22b	22b	NN	0
is	is	VBZ	0
stacked	stacked	VBN	0
thereover	thereover	VBN	0
using	using	VBG	0
a	a	DT	0
tungsten	tungsten	JJ	B-NP
film	film	NN	I-NP
with	with	IN	0
a	a	DT	0
thickness	thickness	NN	0
of	of	IN	0
200	200	CD	0
to	to	TO	0
400	400	CD	0
nm	nm	NN	B-NP
,	,	,	0
for	for	IN	0
example	example	NN	0
370	370	CD	0
nm	nm	NN	B-NP
.	.	.	0
An	An	DT	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
is	is	VBZ	0
added	added	VBN	0
with	with	IN	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBZ	0
used	used	VBN	0
as	as	IN	0
a	a	DT	0
mask	mask	NN	0
.	.	.	0
At	At	IN	0
this	this	DT	0
time	time	NN	0
,	,	,	0
a	a	DT	0
low	low	JJ	0
concentration	concentration	NN	B-NP
impurity	impurity	NN	I-NP
region	region	NN	I-NP
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
in	in	IN	0
addition	addition	NN	0
to	to	TO	0
a	a	DT	0
high	high	JJ	0
concentration	concentration	NN	B-NP
impurity	impurity	NN	I-NP
region	region	NN	I-NP
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
called	called	VBN	0
an	an	DT	0
lightly	lightly	RB	B-NP
doped	doped	VBN	I-NP
drain	drain	NN	I-NP
(	(	-LRB-	0
Lightly	Lightly	NNP	B-NP
Doped	Doped	NNP	I-NP
Drain	Drain	NNP	I-NP
)	)	-RRB-	0
structure	structure	NN	0
.	.	.	0
In	In	IN	0
specific	specific	JJ	0
,	,	,	0
a	a	DT	0
structure	structure	NN	0
where	where	WRB	0
the	the	DT	0
low	low	JJ	0
concentration	concentration	NN	B-NP
impurity	impurity	NN	I-NP
region	region	NN	I-NP
overlaps	overlaps	VBD	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
is	is	VBZ	0
called	called	VBN	0
a	a	DT	0
GOLD	GOLD	NNP	B-NP
(	(	-LRB-	0
overlapped	overlapped	VBN	B-NP
ldd	ldd	NN	I-NP
gate-drain	gate-drain	NN	I-NP
)	)	-RRB-	0
structure	structure	NN	0
.	.	.	0
An	An	DT	0
N-channel	N-channel	JJ	B-NP
transistor	transistor	NN	I-NP
preferably	preferably	RB	0
has	has	VBZ	0
the	the	DT	0
low	low	JJ	0
concentration	concentration	NN	B-NP
impurity	impurity	NN	I-NP
region	region	NN	I-NP
in	in	IN	0
particular	particular	JJ	0
.	.	.	0
Subsequently	Subsequently	RB	0
,	,	,	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
28	28	CD	0
and	and	CC	0
29	29	CD	0
functioning	functioning	NN	0
as	as	IN	0
an	an	DT	0
insulating	insulating	JJ	B-NP
film	film	NN	I-NP
interlayer	interlayer	JJ	I-NP
30	30	CD	0
are	are	VBP	0
formed	formed	VBN	0
.	.	.	0
The	The	DT	0
insulating	insulating	JJ	0
film	film	NN	0
28	28	CD	0
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
of	of	IN	0
an	an	DT	0
insulating	insulating	JJ	0
film	film	NN	0
containing	containing	VBG	B-NP
nitrogen	nitrogen	NN	I-NP
,	,	,	0
and	and	CC	0
in	in	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
a	a	DT	0
silicon	silicon	NN	B-NP
nitride	nitride	NN	I-NP
film	film	NN	I-NP
with	with	IN	0
a	a	DT	0
thickness	thickness	NN	0
of	of	IN	0
100	100	CD	0
nm	nm	NN	B-NP
is	is	VBZ	0
formed	formed	VBN	0
by	by	IN	0
a	a	DT	0
plasma	plasma	JJ	B-NP
CVD	CVD	NNP	I-NP
method	method	NN	I-NP
.	.	.	0
Meanwhile	Meanwhile	RB	0
,	,	,	0
the	the	DT	0
insulating	insulating	JJ	0
film	film	NN	0
29	29	CD	0
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
by	by	IN	0
using	using	VBG	0
an	an	DT	0
organic	organic	JJ	B-NP
material	material	NN	I-NP
or	or	CC	0
an	an	DT	0
inorganic	inorganic	JJ	B-NP
material	material	NN	I-NP
.	.	.	0
The	The	DT	0
organic	organic	JJ	B-NP
material	material	NN	I-NP
includes	includes	VBZ	0
polyimide	polyimide	VBN	0
,	,	,	0
acrylic	acrylic	NN	B-NP
,	,	,	0
polyamide	polyamide	NN	B-NP
,	,	,	0
polyimide	polyimide	JJ	B-NP
amide	amide	NN	I-NP
,	,	,	0
resist	resist	NN	0
,	,	,	0
benzocyclobutene	benzocyclobutene	NN	B-NP
,	,	,	0
siloxane	siloxane	NN	B-NP
,	,	,	0
and	and	CC	0
polysilazane	polysilazane	NN	B-NP
.	.	.	0
Siloxane	Siloxane	NNP	B-NP
has	has	VBZ	0
a	a	DT	0
skeleton	skeleton	JJ	B-NP
structure	structure	NN	I-NP
formed	formed	VBN	0
by	by	IN	0
the	the	DT	0
bond	bond	NN	0
of	of	IN	0
silicon	silicon	NN	B-NP
(	(	-LRB-	0
Si	Si	NNP	0
)	)	-RRB-	0
and	and	CC	0
oxygen	oxygen	NN	B-NP
(	(	-LRB-	0
O	O	NNP	0
)	)	-RRB-	0
,	,	,	0
in	in	IN	0
which	which	WDT	0
a	a	DT	0
polymer	polymer	JJ	0
material	material	NN	0
containing	containing	VBG	0
at	at	IN	0
least	least	JJS	0
hydrogen	hydrogen	NN	B-NP
as	as	IN	0
a	a	DT	0
substituent	substituent	NN	B-NP
or	or	CC	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
fluorine	fluorine	NN	0
,	,	,	0
an	an	DT	0
alkyl	alkyl	JJ	B-NP
group	group	NN	I-NP
,	,	,	0
or	or	CC	0
aromatic	aromatic	JJ	B-NP
hydrocarbon	hydrocarbon	NN	I-NP
as	as	IN	0
the	the	DT	0
substituent	substituent	NN	B-NP
is	is	VBZ	0
used	used	VBN	0
as	as	IN	0
a	a	DT	0
starting	starting	VBG	B-NP
material	material	NN	I-NP
.	.	.	0
Polysilazane	Polysilazane	NNP	B-NP
is	is	VBZ	0
a	a	DT	0
polymer	polymer	JJ	0
material	material	NN	0
having	having	VBG	0
the	the	DT	0
bond	bond	NN	0
of	of	IN	0
silicon	silicon	NN	B-NP
(	(	-LRB-	0
Si	Si	NNP	0
)	)	-RRB-	0
and	and	CC	0
nitrogen	nitrogen	NN	B-NP
(	(	-LRB-	0
N	N	NNP	0
)	)	-RRB-	0
,	,	,	0
namely	namely	RB	0
polysilazane	polysilazane	VBN	0
.	.	.	0
The	The	DT	0
inorganic	inorganic	JJ	B-NP
material	material	NN	I-NP
includes	includes	VBZ	0
an	an	DT	0
insulating	insulating	JJ	0
film	film	NN	0
containing	containing	VBG	B-NP
oxygen	oxygen	NN	I-NP
or	or	CC	0
nitrogen	nitrogen	JJ	B-NP
such	such	JJ	0
as	as	IN	0
silicon	silicon	JJ	B-NP
oxide	oxide	NN	I-NP
(	(	-LRB-	0
SiOx	SiOx	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
silicon	silicon	NN	B-NP
nitride	nitride	NN	I-NP
(	(	-LRB-	0
SiNx	SiNx	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
silicon	silicon	NN	B-NP
oxynitride	oxynitride	NN	I-NP
(	(	-LRB-	0
SiOxNy	SiOxNy	NNP	B-NP
)	)	-RRB-	0
(	(	-LRB-	0
x	x	FW	0
y	y	FW	0
)	)	-RRB-	0
,	,	,	0
and	and	CC	0
nitride	nitride	NN	B-NP
oxide	oxide	NN	I-NP
silicon	silicon	NN	I-NP
(	(	-LRB-	0
SiNxOy	SiNxOy	NNP	B-NP
)	)	-RRB-	0
(	(	-LRB-	0
x	x	FW	0
y	y	FW	0
)	)	-RRB-	0
(	(	-LRB-	0
x	x	LS	0
,	,	,	0
y=1	y=1	NNP	0
,	,	,	0
2	2	CD	0
.	.	CD	0
.	.	CD	0
.	.	.	0
)	)	-RRB-	0
.	.	.	0
Further	Further	RB	0
,	,	,	0
the	the	DT	0
insulating	insulating	JJ	0
film	film	NN	0
29	29	CD	0
may	may	MD	0
have	have	VB	0
a	a	DT	0
stacked	stacked	JJ	0
layer	layer	NN	B-NP
structure	structure	NN	I-NP
of	of	IN	0
these	these	DT	0
insulating	insulating	JJ	0
films	films	NNS	0
.	.	.	0
In	In	IN	0
specific	specific	JJ	0
,	,	,	0
when	when	WRB	0
the	the	DT	0
insulating	insulating	JJ	0
film	film	NN	0
29	29	CD	0
is	is	VBZ	0
formed	formed	VBN	0
by	by	IN	0
using	using	VBG	0
an	an	DT	0
organic	organic	JJ	B-NP
material	material	NN	I-NP
,	,	,	0
uniformity	uniformity	NN	0
is	is	VBZ	0
improved	improved	VBN	0
whereas	whereas	IN	0
moisture	moisture	NN	0
and	and	CC	0
oxygen	oxygen	NN	B-NP
are	are	VBP	0
absorbed	absorbed	VBN	0
by	by	IN	0
the	the	DT	0
organic	organic	JJ	B-NP
material	material	NN	I-NP
.	.	.	0
In	In	IN	0
order	order	NN	0
to	to	TO	0
prevent	prevent	VB	0
this	this	DT	0
,	,	,	0
an	an	DT	0
insulating	insulating	JJ	0
film	film	NN	0
containing	containing	VBG	0
an	an	DT	0
inorganic	inorganic	JJ	B-NP
material	material	NN	I-NP
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
organic	organic	JJ	B-NP
material	material	NN	I-NP
.	.	.	0
An	An	DT	0
insulating	insulating	JJ	0
film	film	NN	0
containing	containing	VBG	B-NP
nitrogen	nitrogen	NN	I-NP
is	is	VBZ	0
preferably	preferably	RB	0
used	used	VBN	0
as	as	IN	0
the	the	DT	0
inorganic	inorganic	JJ	B-NP
material	material	NN	I-NP
since	since	IN	0
alkali	alkali	JJ	0
ions	ions	JJ	0
such	such	JJ	0
as	as	IN	0
Na	Na	NNP	0
can	can	MD	0
be	be	VB	0
prevented	prevented	VBN	0
from	from	IN	0
entering	entering	VBG	0
.	.	.	0
An	An	DT	0
organic	organic	JJ	B-NP
material	material	NN	I-NP
is	is	VBZ	0
preferably	preferably	RB	0
used	used	VBN	0
for	for	IN	0
the	the	DT	0
insulating	insulating	JJ	0
film	film	NN	0
29	29	CD	0
since	since	IN	0
uniformity	uniformity	NN	0
can	can	MD	0
be	be	VB	0
improved	improved	VBN	0
.	.	.	0
A	A	DT	0
contact	contact	NN	B-NP
hole	hole	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
insulating	insulating	JJ	B-NP
film	film	NN	I-NP
interlayer	interlayer	JJ	I-NP
30	30	CD	0
.	.	.	0
Then	Then	RB	0
,	,	,	0
a	a	DT	0
second	second	JJ	0
conductive	conductive	JJ	B-NP
film	film	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
,	,	,	0
which	which	WDT	0
functions	functions	NNS	0
as	as	IN	0
source	source	NN	0
and	and	CC	0
drain	drain	NN	B-NP
wiring	wiring	NN	I-NP
24	24	CD	0
of	of	IN	0
the	the	DT	0
switching	switching	VBG	B-NP
transistor	transistor	CD	I-NP
11	11	CD	0
and	and	CC	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
,	,	,	0
the	the	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
Sx	Sx	NNP	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
Vx	Vx	NNP	I-NP
.	.	.	0
The	The	DT	0
second	second	JJ	0
conductive	conductive	JJ	B-NP
film	film	NN	I-NP
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
by	by	IN	0
using	using	VBG	0
an	an	DT	0
element	element	NN	0
such	such	JJ	0
as	as	IN	0
aluminum	aluminum	NN	B-NP
(	(	-LRB-	0
Al	Al	NNP	0
)	)	-RRB-	0
,	,	,	0
titanium	titanium	NN	B-NP
(	(	-LRB-	0
Ti	Ti	NNP	0
)	)	-RRB-	0
,	,	,	0
molybdenum	molybdenum	NN	B-NP
(	(	-LRB-	0
Mo	Mo	NNP	0
)	)	-RRB-	0
,	,	,	0
tungsten	tungsten	NNS	0
(	(	-LRB-	0
W	W	NNP	0
)	)	-RRB-	0
,	,	,	0
and	and	CC	0
silicon	silicon	NN	B-NP
(	(	-LRB-	0
Si	Si	NNP	0
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
an	an	DT	0
alloy	alloy	JJ	0
film	film	NN	0
using	using	VBG	0
such	such	JJ	0
elements	elements	NNS	0
.	.	.	0
In	In	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
the	the	DT	0
second	second	JJ	0
conductive	conductive	JJ	B-NP
film	film	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
by	by	IN	0
stacking	stacking	VBG	0
a	a	DT	0
titanium	titanium	NN	B-NP
(	(	-LRB-	0
Ti	Ti	NNP	0
)	)	-RRB-	0
film	film	NN	0
,	,	,	0
a	a	DT	0
titanium	titanium	NN	B-NP
nitrida	nitrida	NN	I-NP
(	(	-LRB-	0
TiN	TiN	NNP	B-NP
)	)	-RRB-	0
film	film	NN	0
,	,	,	0
a	a	DT	0
titanium-aluminum	titanium-aluminum	JJ	B-NP
alloy	alloy	JJ	I-NP
film	film	NN	I-NP
,	,	,	0
and	and	CC	0
a	a	DT	0
titanium	titanium	NN	B-NP
film	film	NN	I-NP
,	,	,	0
which	which	WDT	0
have	have	VBP	0
thicknesses	thicknesses	VBN	0
of	of	IN	0
60	60	CD	0
nm	nm	NN	B-NP
,	,	,	0
40	40	CD	0
nm	nm	NN	B-NP
,	,	,	0
300	300	CD	0
nm	nm	NN	B-NP
,	,	,	0
and	and	CC	0
100	100	CD	0
nm	nm	NN	B-NP
respectively	respectively	RB	0
.	.	.	0
Then	Then	RB	0
,	,	,	0
an	an	DT	0
insulating	insulating	JJ	0
film	film	NN	0
31	31	CD	0
is	is	VBZ	0
formed	formed	VBN	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
cover	cover	VB	0
the	the	DT	0
second	second	JJ	0
conductive	conductive	JJ	B-NP
film	film	NN	I-NP
.	.	.	0
The	The	DT	0
insulating	insulating	JJ	0
film	film	NN	0
31	31	CD	0
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
by	by	IN	0
using	using	VBG	0
any	any	DT	0
of	of	IN	0
the	the	DT	0
materials	materials	NNS	0
of	of	IN	0
the	the	DT	0
insulating	insulating	JJ	B-NP
film	film	NN	I-NP
interlayer	interlayer	JJ	I-NP
30	30	CD	0
described	described	VBD	0
above	above	RB	0
.	.	.	0
A	A	DT	0
high	high	JJ	0
aperture	aperture	JJ	B-NP
ratio	ratio	NN	I-NP
can	can	MD	0
be	be	VB	0
achieved	achieved	VBN	0
by	by	IN	0
providing	providing	VBG	0
such	such	JJ	0
insulating	insulating	JJ	0
film	film	NN	0
31	31	CD	0
.	.	.	0
A	A	DT	0
first	first	JJ	0
electrode	electrode	NNS	0
(	(	-LRB-	0
a	a	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
)	)	-RRB-	0
19	19	CD	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
opening	opening	NN	0
provided	provided	VBN	0
in	in	IN	0
the	the	DT	0
insulating	insulating	JJ	0
film	film	NN	0
31	31	CD	0
.	.	.	0
In	In	IN	0
order	order	NN	0
to	to	TO	0
increase	increase	VB	0
the	the	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
step	step	NN	I-NP
coverage	coverage	NN	I-NP
in	in	IN	0
the	the	DT	0
opening	opening	NN	0
,	,	,	0
the	the	DT	0
end	end	NN	B-NP
portion	portion	NN	I-NP
of	of	IN	0
the	the	DT	0
opening	opening	NN	0
is	is	VBZ	0
preferably	preferably	RB	0
roundish	roundish	VBN	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
have	have	VB	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
radii	radii	NN	0
of	of	IN	0
curvature	curvature	NN	0
.	.	.	0
The	The	DT	0
first	first	JJ	0
electrode	electrode	NN	0
19	19	CD	0
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
by	by	IN	0
using	using	VBG	0
a	a	DT	0
light	light	JJ	0
transmissive	transmissive	JJ	B-NP
material	material	NN	I-NP
such	such	JJ	0
as	as	IN	0
indium	indium	NN	B-NP
tin	tin	NN	I-NP
oxide	oxide	NN	I-NP
(	(	-LRB-	0
ITO	ITO	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
indium	indium	NN	B-NP
zinc	zinc	NN	I-NP
oxide	oxide	NN	I-NP
(	(	-LRB-	0
IZO	IZO	NNP	B-NP
)	)	-RRB-	0
obtained	obtained	VBN	0
by	by	IN	0
mixing	mixing	VBG	0
2	2	CD	0
to	to	TO	0
20	20	CD	0
%	%	NN	0
of	of	IN	0
zinc	zinc	JJ	B-NP
oxide	oxide	NN	I-NP
(	(	-LRB-	0
ZnO	ZnO	NNP	B-NP
)	)	-RRB-	0
into	into	IN	0
indium	indium	JJ	B-NP
oxide	oxide	NN	I-NP
,	,	,	0
ITO	ITO	NNP	B-NP
SiOx	SiOx	NNP	I-NP
obtained	obtained	VBD	0
by	by	IN	0
mixing	mixing	VBG	0
2	2	CD	0
to	to	TO	0
20	20	CD	0
%	%	NN	0
of	of	IN	0
silicon	silicon	JJ	B-NP
oxide	oxide	NN	I-NP
(	(	-LRB-	0
SiO2	SiO2	NNP	B-NP
)	)	-RRB-	0
into	into	IN	0
indium	indium	JJ	B-NP
oxide	oxide	NN	I-NP
,	,	,	0
organic	organic	JJ	B-NP
indium	indium	NN	I-NP
,	,	,	0
and	and	CC	0
organotin	organotin	NN	B-NP
.	.	.	0
The	The	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
19	19	CD	0
may	may	MD	0
also	also	RB	0
be	be	VB	0
formed	formed	VBN	0
by	by	IN	0
using	using	VBG	0
a	a	DT	0
light	light	JJ	0
shielding	shielding	JJ	0
material	material	NN	0
such	such	JJ	0
as	as	IN	0
an	an	DT	0
element	element	NN	0
selected	selected	VBN	0
from	from	IN	0
silver	silver	NN	B-NP
(	(	-LRB-	0
Ag	Ag	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
tantalum	tantalum	NN	0
,	,	,	0
tungsten	tungsten	NN	0
,	,	,	0
titanium	titanium	NN	B-NP
,	,	,	0
molybdenum	molybdenum	NN	B-NP
,	,	,	0
aluminum	aluminum	NN	B-NP
,	,	,	0
and	and	CC	0
copper	copper	NN	B-NP
,	,	,	0
or	or	CC	0
an	an	DT	0
alloy	alloy	NN	0
or	or	CC	0
compound	compound	JJ	0
material	material	NN	0
mainly	mainly	RB	0
containing	containing	VBG	0
such	such	PDT	0
an	an	DT	0
element	element	NN	0
.	.	.	0
When	When	WRB	0
the	the	DT	0
insulating	insulating	JJ	0
film	film	NN	0
31	31	CD	0
is	is	VBZ	0
formed	formed	VBN	0
by	by	IN	0
using	using	VBG	0
an	an	DT	0
organic	organic	JJ	B-NP
material	material	NN	I-NP
to	to	TO	0
improve	improve	VB	0
uniformity	uniformity	NN	0
,	,	,	0
the	the	DT	0
surface	surface	NN	0
uniformity	uniformity	NN	0
on	on	IN	0
which	which	WDT	0
the	the	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
is	is	VBZ	0
improved	improved	VBN	0
,	,	,	0
which	which	WDT	0
allows	allows	VBZ	0
a	a	DT	0
constant	constant	JJ	0
voltage	voltage	NN	0
to	to	TO	0
be	be	VB	0
applied	applied	VBN	0
and	and	CC	0
prevents	prevents	VBZ	0
a	a	DT	0
short-circuit	short-circuit	JJ	0
.	.	.	0
Unwanted	Unwanted	JJ	B-NP
coupling	coupling	NN	I-NP
capacitanca	capacitanca	NN	I-NP
may	may	MD	0
occur	occur	VB	0
in	in	IN	0
the	the	DT	0
area	area	NN	0
430	430	CD	0
where	where	WRB	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
film	film	NN	I-NP
overlaps	overlaps	VBD	0
the	the	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
19	19	CD	0
.	.	.	0
This	This	DT	0
is	is	VBZ	0
unwanted	unwanted	JJ	0
coupling	coupling	JJ	0
capacitance	capacitance	NN	B-NP
.	.	.	0
Subsequently	Subsequently	RB	0
,	,	,	0
a	a	DT	0
partition	partition	JJ	B-NP
wall	wall	NN	I-NP
32	32	CD	0
is	is	VBZ	0
formed	formed	VBN	0
and	and	CC	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
layer	layer	NN	0
33	33	CD	0
is	is	VBZ	0
formed	formed	VBN	0
by	by	IN	0
a	a	DT	0
vapor	vapor	JJ	0
deposition	deposition	JJ	0
method	method	NN	0
or	or	CC	0
an	an	DT	0
ink	ink	NN	0
jet	jet	NN	0
printing	printing	NN	0
method	method	NN	0
.	.	.	0
The	The	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
layer	layer	NN	0
33	33	CD	0
is	is	VBZ	0
formed	formed	VBN	0
by	by	IN	0
arbitrarily	arbitrarily	RB	0
combining	combining	VBG	0
an	an	DT	0
electron	electron	JJ	B-NP
injection	injection	NN	I-NP
layer	layer	NN	I-NP
(	(	-LRB-	0
EIL	EIL	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
an	an	DT	0
electron	electron	JJ	B-NP
transporting	transporting	JJ	I-NP
layer	layer	NN	I-NP
(	(	-LRB-	0
ETL	ETL	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	B-NP
layer	layer	NN	I-NP
(	(	-LRB-	0
EML	EML	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
a	a	DT	0
hole	hole	NN	B-NP
transporting	transporting	VBG	I-NP
layer	layer	NN	I-NP
(	(	-LRB-	0
HTL	HTL	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
a	a	DT	0
hole	hole	NN	B-NP
injection	injection	NN	I-NP
layer	layer	NN	I-NP
(	(	-LRB-	0
HIL	HIL	NNP	B-NP
)	)	-RRB-	0
and	and	CC	0
the	the	DT	0
like	like	IN	0
using	using	VBG	0
an	an	DT	0
organic	organic	JJ	B-NP
material	material	NN	I-NP
or	or	CC	0
an	an	DT	0
inorganic	inorganic	JJ	B-NP
material	material	NN	I-NP
.	.	.	0
Note	Note	NN	0
that	that	IN	0
the	the	DT	0
boundaries	boundaries	NNS	0
between	between	IN	0
each	each	DT	0
layer	layer	NN	0
are	are	VBP	0
not	not	RB	0
necessarily	necessarily	RB	0
clearly	clearly	RB	0
defined	defined	VBN	0
,	,	,	0
and	and	CC	0
there	there	EX	0
is	is	VBZ	0
also	also	RB	0
a	a	DT	0
case	case	NN	0
where	where	WRB	0
materials	materials	NNS	0
of	of	IN	0
the	the	DT	0
respective	respective	JJ	0
layers	layers	NNS	0
are	are	VBP	0
partially	partially	RB	0
mixed	mixed	VBN	0
with	with	IN	0
each	each	DT	0
other	other	JJ	0
,	,	,	0
which	which	WDT	0
blurs	blurs	VBZ	0
the	the	DT	0
boundaries	boundaries	NNS	0
.	.	.	0
The	The	DT	0
structure	structure	NN	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
layer	layer	NN	0
33	33	CD	0
is	is	VBZ	0
not	not	RB	0
limited	limited	VBN	0
to	to	TO	0
the	the	DT	0
aforementioned	aforementioned	JJ	B-NP
stacked-layer	stacked-layer	JJ	I-NP
structure	structure	NN	I-NP
.	.	.	0
As	As	IN	0
a	a	DT	0
host	host	NN	B-NP
material	material	NN	I-NP
for	for	IN	0
forming	forming	VBG	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
layer	layer	NN	0
33	33	CD	0
,	,	,	0
an	an	DT	0
inorganic	inorganic	JJ	B-NP
material	material	NN	I-NP
can	can	MD	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
As	As	IN	0
an	an	DT	0
inorganic	inorganic	JJ	B-NP
material	material	NN	I-NP
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
preferable	preferable	VBN	0
to	to	TO	0
use	use	VB	0
sulfida	sulfida	NN	B-NP
,	,	,	0
oxide	oxide	NN	B-NP
,	,	,	0
or	or	CC	0
nitride	nitride	NN	B-NP
of	of	IN	0
a	a	DT	0
metal	metal	NN	0
material	material	NN	0
such	such	JJ	0
as	as	IN	0
zinc	zinc	NN	B-NP
,	,	,	0
cadmium	cadmium	NN	B-NP
,	,	,	0
and	and	CC	0
gallium	gallium	NN	B-NP
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
as	as	IN	0
sulfide	sulfide	NN	B-NP
,	,	,	0
zinc	zinc	NN	B-NP
sulphide	sulphide	NN	I-NP
(	(	-LRB-	0
ZnS	ZnS	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
cadmium	cadmium	NN	B-NP
sulfide	sulfide	NN	I-NP
(	(	-LRB-	0
CdS	CdS	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
calcium	calcium	NN	B-NP
sulfide	sulfide	NN	I-NP
(	(	-LRB-	0
CaS	CaS	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
yttrium	yttrium	NN	B-NP
sulfide	sulfide	NN	I-NP
(	(	-LRB-	0
Y2S3	Y2S3	NNP	0
)	)	-RRB-	0
,	,	,	0
gallium	gallium	NN	B-NP
sulfide	sulfide	NN	I-NP
(	(	-LRB-	0
Ga2S3	Ga2S3	NNP	0
)	)	-RRB-	0
,	,	,	0
strontium	strontium	NN	B-NP
sulfide	sulfide	NN	I-NP
(	(	-LRB-	0
SrS	SrS	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
barium	barium	JJ	B-NP
monosulfida	monosulfida	NN	I-NP
(	(	-LRB-	0
ba	ba	NNP	B-NP
)	)	-RRB-	0
or	or	CC	0
the	the	DT	0
like	like	NN	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
As	As	IN	0
oxide	oxide	NN	B-NP
,	,	,	0
zinc	zinc	JJ	B-NP
oxide	oxide	NN	I-NP
(	(	-LRB-	0
ZnO	ZnO	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
yttrium	yttrium	JJ	B-NP
oxide	oxide	NN	I-NP
(	(	-LRB-	0
Y2O3	Y2O3	NNP	0
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	NN	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
In	In	IN	0
addition	addition	NN	B-NP
,	,	,	0
as	as	IN	0
nitride	nitride	NN	B-NP
,	,	,	0
aluminum	aluminum	NN	B-NP
nitrida	nitrida	NN	I-NP
(	(	-LRB-	0
AlN	AlN	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
gallium	gallium	NN	B-NP
nitride	nitride	NN	I-NP
(	(	-LRB-	0
GaN	GaN	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
indium	indium	NN	B-NP
nitride	nitride	NN	I-NP
(	(	-LRB-	0
InN	InN	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	NN	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
Furthermore	Furthermore	RB	0
,	,	,	0
zinc	zinc	NN	B-NP
selenida	selenida	NN	I-NP
(	(	-LRB-	0
ZnSe	ZnSe	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
zinc	zinc	NN	B-NP
tellurida	tellurida	NN	I-NP
(	(	-LRB-	0
ZnTe	ZnTe	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	NN	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
as	as	IN	0
well	well	RB	0
.	.	.	0
Alternatively	Alternatively	RB	0
,	,	,	0
ternary	ternary	JJ	0
mixed	mixed	JJ	0
crystal	crystal	NN	0
such	such	JJ	0
as	as	IN	0
calcium	calcium	JJ	B-NP
sulfide-gallium	sulfide-gallium	NN	I-NP
(	(	-LRB-	0
CaGa2S4	CaGa2S4	NNP	0
)	)	-RRB-	0
,	,	,	0
strontium	strontium	JJ	B-NP
sulfide-gallium	sulfide-gallium	NN	I-NP
(	(	-LRB-	0
SrGa2S4	SrGa2S4	NNP	0
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
barium	barium	JJ	B-NP
sulfide-gallium	sulfide-gallium	NN	I-NP
(	(	-LRB-	0
BaGa2S4	BaGa2S4	NNP	0
)	)	-RRB-	0
,	,	,	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
As	As	IN	0
an	an	DT	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
,	,	,	0
a	a	DT	0
metal	metal	NN	0
element	element	NN	0
such	such	JJ	0
as	as	IN	0
manganese	manganese	NN	B-NP
(	(	-LRB-	0
Mn	Mn	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
copper	copper	NN	B-NP
(	(	-LRB-	0
Cu	Cu	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
samarium	samarium	NN	B-NP
(	(	-LRB-	0
Sm	Sm	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
terbium	terbium	NN	B-NP
(	(	-LRB-	0
Th	Th	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
erbium	erbium	NN	B-NP
(	(	-LRB-	0
Er	Er	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
thulium	thulium	NN	B-NP
(	(	-LRB-	0
Tm	Tm	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
europium	europium	NN	B-NP
(	(	-LRB-	0
Eu	Eu	NNP	0
)	)	-RRB-	0
,	,	,	0
cerium	cerium	NN	B-NP
(	(	-LRB-	0
Ce	Ce	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
praseodymium	praseodymium	NN	B-NP
(	(	-LRB-	0
Pr	Pr	NNP	B-NP
)	)	-RRB-	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
to	to	TO	0
form	form	VB	0
a	a	DT	0
light	light	JJ	0
emission	emission	NN	B-NP
center	center	NN	I-NP
using	using	VBG	0
metal	metal	NN	B-NP
ion	ion	NN	I-NP
inner-shell	inner-shell	JJ	I-NP
electron	electron	JJ	I-NP
transition	transition	NN	I-NP
.	.	.	0
As	As	IN	0
charge	charge	NN	B-NP
compensation	compensation	NN	I-NP
,	,	,	0
a	a	DT	0
halogen	halogen	JJ	B-NP
element	element	NN	I-NP
such	such	JJ	0
as	as	IN	0
fluorine	fluorine	NNS	0
(	(	-LRB-	0
F	F	NNP	0
)	)	-RRB-	0
or	or	CC	0
chlorine	chlorine	NN	B-NP
(	(	-LRB-	0
Cl	Cl	NNP	B-NP
)	)	-RRB-	0
may	may	MD	0
be	be	VB	0
added	added	VBN	0
.	.	.	0
In	In	IN	0
addition	addition	NN	B-NP
,	,	,	0
as	as	IN	0
a	a	DT	0
light	light	JJ	0
emission	emission	NN	B-NP
center	center	NN	I-NP
using	using	VBG	0
donor-acceptor	donor-acceptor	JJ	B-NP
recombination	recombination	NN	I-NP
,	,	,	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
material	material	NN	0
including	including	VBG	0
the	the	DT	0
first	first	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
and	and	CC	0
the	the	DT	0
second	second	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
can	can	MD	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
as	as	IN	0
the	the	DT	0
first	first	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
,	,	,	0
metal	metal	NN	0
elements	elements	NNS	0
such	such	JJ	0
as	as	IN	0
copper	copper	NN	B-NP
(	(	-LRB-	0
Cu	Cu	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
silver	silver	NN	B-NP
(	(	-LRB-	0
Ag	Ag	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
gold	gold	NN	0
(	(	-LRB-	0
Au	Au	NNP	0
)	)	-RRB-	0
,	,	,	0
and	and	CC	0
platinum	platinum	NN	B-NP
(	(	-LRB-	0
Pt	Pt	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
silicon	silicon	NN	B-NP
(	(	-LRB-	0
Si	Si	NNP	0
)	)	-RRB-	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
The	The	DT	0
second	second	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
can	can	MD	0
be	be	VB	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
fluorine	fluorine	NNS	0
(	(	-LRB-	0
F	F	NNP	0
)	)	-RRB-	0
,	,	,	0
chlorine	chlorine	NN	B-NP
(	(	-LRB-	0
Cl	Cl	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
bromine	bromine	NN	B-NP
(	(	-LRB-	0
Br	Br	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
iodine	iodine	NNS	0
(	(	-LRB-	0
I	I	PRP	0
)	)	-RRB-	0
,	,	,	0
boron	boron	NN	B-NP
(	(	-LRB-	0
B	B	NNP	0
)	)	-RRB-	0
,	,	,	0
aluminum	aluminum	NN	B-NP
(	(	-LRB-	0
Al	Al	NNP	0
)	)	-RRB-	0
,	,	,	0
gallium	gallium	NN	B-NP
(	(	-LRB-	0
Ga	Ga	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
indium	indium	NN	B-NP
(	(	-LRB-	0
In	In	IN	0
)	)	-RRB-	0
,	,	,	0
thallium	thallium	NN	B-NP
(	(	-LRB-	0
TI	TI	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
A	A	DT	0
light-emitting	light-emitting	JJ	0
material	material	NN	0
is	is	VBZ	0
obtained	obtained	VBN	0
by	by	IN	0
solid	solid	JJ	0
phase	phase	NN	0
reaction	reaction	NN	0
,	,	,	0
namely	namely	RB	0
weighing	weighing	VBG	0
a	a	DT	0
host	host	NN	B-NP
material	material	NN	I-NP
and	and	CC	0
an	an	DT	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
,	,	,	0
mixing	mixing	VBG	0
them	them	PRP	0
in	in	IN	0
a	a	DT	0
mortar	mortar	NN	0
,	,	,	0
and	and	CC	0
heating	heating	VBG	0
it	it	PRP	0
in	in	IN	0
an	an	DT	0
electric	electric	JJ	B-NP
furnace	furnace	NN	I-NP
so	so	RB	0
that	that	IN	0
an	an	DT	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
is	is	VBZ	0
contained	contained	VBN	0
in	in	IN	0
the	the	DT	0
host	host	NN	B-NP
material	material	NN	I-NP
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
the	the	DT	0
host	host	NN	B-NP
material	material	NN	I-NP
and	and	CC	0
a	a	DT	0
first	first	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
or	or	CC	0
a	a	DT	0
compound	compound	NN	B-NP
including	including	VBG	0
the	the	DT	0
first	first	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
,	,	,	0
a	a	DT	0
second	second	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
or	or	CC	0
a	a	DT	0
compound	compound	NN	B-NP
including	including	VBG	0
the	the	DT	0
second	second	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
are	are	VBP	0
weighed	weighed	VBN	0
.	.	.	0
After	After	IN	0
mixing	mixing	VBG	0
them	them	PRP	0
in	in	IN	0
a	a	DT	0
mortar	mortar	NN	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
heated	heated	VBN	0
and	and	CC	0
baked	baked	NN	0
in	in	IN	0
an	an	DT	0
electric	electric	JJ	B-NP
furnace	furnace	NN	I-NP
.	.	.	0
A	A	DT	0
baking	baking	JJ	0
temperature	temperature	NN	0
is	is	VBZ	0
preferably	preferably	RB	0
700	700	CD	0
to	to	TO	0
1500	1500	CD	0
C.	C.	NNP	0
When	When	WRB	0
the	the	DT	0
temperature	temperature	NN	0
is	is	VBZ	0
too	too	RB	0
low	low	JJ	0
,	,	,	0
the	the	DT	0
solid	solid	JJ	0
phase	phase	NN	0
reaction	reaction	NN	0
does	does	VBZ	0
not	not	RB	0
advance	advance	VB	0
while	while	IN	0
the	the	DT	0
host	host	NN	B-NP
material	material	NN	I-NP
is	is	VBZ	0
decomposed	decomposed	VBN	0
when	when	WRB	0
the	the	DT	0
temperature	temperature	NN	0
is	is	VBZ	0
too	too	RB	0
high	high	JJ	0
.	.	.	0
Note	Note	NN	0
that	that	IN	0
the	the	DT	0
composition	composition	NN	0
may	may	MD	0
be	be	VB	0
baked	baked	VBN	0
in	in	IN	0
a	a	DT	0
powder	powder	NN	B-NP
state	state	NN	I-NP
,	,	,	0
however	however	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
preferable	preferable	VBN	0
to	to	TO	0
perform	perform	VB	0
baking	baking	VBN	0
in	in	IN	0
a	a	DT	0
pellet	pellet	JJ	0
state	state	NN	0
.	.	.	0
Further	Further	RB	0
,	,	,	0
as	as	IN	0
an	an	DT	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
in	in	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
utilizing	utilizing	JJ	0
solid	solid	JJ	0
phase	phase	NN	0
reaction	reaction	NN	0
,	,	,	0
a	a	DT	0
compound	compound	NN	B-NP
formed	formed	VBN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
and	and	CC	0
the	the	DT	0
second	second	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
may	may	MD	0
be	be	VB	0
used	used	VBN	0
in	in	IN	0
combination	combination	NN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
the	the	DT	0
solid	solid	JJ	0
phase	phase	NN	0
reaction	reaction	NN	0
easily	easily	RB	0
advances	advances	NNS	0
since	since	IN	0
the	the	DT	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
are	are	VBP	0
easily	easily	RB	0
dispersed	dispersed	VBD	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
an	an	DT	0
even	even	RB	0
light	light	JJ	0
emitting	emitting	JJ	0
material	material	NN	0
can	can	MD	0
be	be	VB	0
obtained	obtained	VBN	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
as	as	IN	0
no	no	DT	0
unnecessary	unnecessary	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
are	are	VBP	0
mixed	mixed	VBN	0
,	,	,	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
material	material	NN	0
with	with	IN	0
high	high	JJ	0
purity	purity	NN	0
can	can	MD	0
be	be	VB	0
obtained	obtained	VBN	0
.	.	.	0
As	As	IN	0
a	a	DT	0
compound	compound	NN	B-NP
formed	formed	VBN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
and	and	CC	0
the	the	DT	0
second	second	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
copper	copper	NN	B-NP
fluoride	fluoride	NN	I-NP
(	(	-LRB-	0
CuF2	CuF2	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
copper	copper	NN	B-NP
chloride	chloride	NN	I-NP
(	(	-LRB-	0
CuCl	CuCl	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
copper	copper	NN	B-NP
iodida	iodida	NN	I-NP
(	(	-LRB-	0
CuI	CuI	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
copper	copper	NN	B-NP
bromide	bromide	NN	I-NP
(	(	-LRB-	0
CuBr	CuBr	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
copper	copper	NN	B-NP
nitrida	nitrida	NN	I-NP
(	(	-LRB-	0
Cu3N	Cu3N	NNP	0
)	)	-RRB-	0
,	,	,	0
copper	copper	NN	B-NP
phosphida	phosphida	NN	I-NP
(	(	-LRB-	0
Cu3P	Cu3P	NNP	0
)	)	-RRB-	0
,	,	,	0
silver	silver	JJ	B-NP
fluoride	fluoride	NN	I-NP
(	(	-LRB-	0
CuF	CuF	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
silver	silver	JJ	B-NP
chloride	chloride	NN	I-NP
(	(	-LRB-	0
CuCl	CuCl	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
silver	silver	JJ	B-NP
iodida	iodida	NN	I-NP
(	(	-LRB-	0
CuI	CuI	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
a	a	DT	0
silver	silver	NN	B-NP
bromide	bromide	NN	I-NP
(	(	-LRB-	0
CuBr	CuBr	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
gold	gold	JJ	B-NP
chloride	chloride	NN	I-NP
(	(	-LRB-	0
AuCl3	AuCl3	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
gold	gold	JJ	B-NP
bromide	bromide	NN	I-NP
(	(	-LRB-	0
AuBr3	AuBr3	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
platinum	platinum	NN	B-NP
chloride	chloride	NN	I-NP
(	(	-LRB-	0
PtCl2	PtCl2	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	NN	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
In	In	IN	0
addition	addition	NN	B-NP
,	,	,	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
material	material	NN	0
including	including	VBG	0
the	the	DT	0
third	third	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
instead	instead	RB	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
may	may	MD	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
the	the	DT	0
third	third	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
can	can	MD	0
be	be	VB	0
lithium	lithium	NN	B-NP
(	(	-LRB-	0
Li	Li	NNP	0
)	)	-RRB-	0
,	,	,	0
sodium	sodium	NN	B-NP
(	(	-LRB-	0
Na	Na	NNP	0
)	)	-RRB-	0
,	,	,	0
potassium	potassium	NN	B-NP
(	(	-LRB-	0
K	K	NNP	0
)	)	-RRB-	0
,	,	,	0
rubidium	rubidium	NN	B-NP
(	(	-LRB-	0
Rb	Rb	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
cesium	cesium	NN	B-NP
(	(	-LRB-	0
Cs	Cs	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
nitrogen	nitrogen	NN	B-NP
(	(	-LRB-	0
N	N	NNP	0
)	)	-RRB-	0
,	,	,	0
phosphorus	phosphorus	NNS	0
(	(	-LRB-	0
P	P	NN	0
)	)	-RRB-	0
,	,	,	0
arsenic	arsenic	NN	B-NP
(	(	-LRB-	0
As	As	IN	0
)	)	-RRB-	0
,	,	,	0
antimony	antimony	NN	B-NP
(	(	-LRB-	0
Sb	Sb	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
bismuth	bismuth	NNS	0
(	(	-LRB-	0
Bi	Bi	NNP	0
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
These	These	DT	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
are	are	VBP	0
preferably	preferably	RB	0
contained	contained	VBN	0
at	at	IN	0
a	a	DT	0
concentration	concentration	NN	B-NP
of	of	IN	0
0.01	0.01	CD	0
to	to	TO	0
10	10	CD	0
mol	mol	JJ	0
%	%	NN	0
,	,	,	0
and	and	CC	0
preferably	preferably	RB	0
in	in	IN	0
a	a	DT	0
range	range	NN	0
of	of	IN	0
0.1	0.1	CD	0
to	to	TO	0
5	5	CD	0
mol	mol	JJ	0
%	%	NN	0
in	in	IN	0
the	the	DT	0
host	host	NN	B-NP
material	material	NN	I-NP
.	.	.	0
As	As	IN	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
material	material	NN	0
having	having	VBG	0
high	high	JJ	0
electric	electric	JJ	B-NP
conductivity	conductivity	NN	I-NP
,	,	,	0
the	the	DT	0
material	material	NN	0
described	described	VBD	0
above	above	RB	0
is	is	VBZ	0
used	used	VBN	0
as	as	IN	0
a	a	DT	0
host	host	NN	B-NP
material	material	NN	I-NP
,	,	,	0
thereby	thereby	RB	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
material	material	NN	0
to	to	TO	0
which	which	WDT	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
material	material	NN	0
including	including	VBG	0
the	the	DT	0
first	first	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
,	,	,	0
the	the	DT	0
second	second	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
and	and	CC	0
the	the	DT	0
third	third	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
can	can	MD	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
These	These	DT	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
are	are	VBP	0
preferably	preferably	RB	0
contained	contained	VBN	0
at	at	IN	0
a	a	DT	0
concentration	concentration	NN	B-NP
of	of	IN	0
0.01	0.01	CD	0
to	to	TO	0
10	10	CD	0
mol	mol	JJ	0
%	%	NN	0
,	,	,	0
and	and	CC	0
preferably	preferably	RB	0
in	in	IN	0
a	a	DT	0
range	range	NN	0
of	of	IN	0
0.1	0.1	CD	0
to	to	TO	0
5	5	CD	0
mol	mol	JJ	0
%	%	NN	0
in	in	IN	0
the	the	DT	0
host	host	NN	B-NP
material	material	NN	I-NP
.	.	.	0
As	As	IN	0
a	a	DT	0
compound	compound	NN	B-NP
formed	formed	VBN	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
and	and	CC	0
the	the	DT	0
third	third	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
alkali	alkali	JJ	B-NP
halide	halide	JJ	0
such	such	JJ	0
as	as	IN	0
lithium	lithium	JJ	B-NP
fluoride	fluoride	NN	I-NP
(	(	-LRB-	0
LiF	LiF	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
lithium	lithium	JJ	B-NP
chloride	chloride	NN	I-NP
(	(	-LRB-	0
LiCl	LiCl	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
lithium	lithium	NN	B-NP
iodide	iodide	NN	I-NP
(	(	-LRB-	0
LiI	LiI	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
copper	copper	NN	B-NP
bromide	bromide	NN	I-NP
(	(	-LRB-	0
LiBr	LiBr	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
and	and	CC	0
sodium	sodium	JJ	B-NP
chloride	chloride	NN	I-NP
(	(	-LRB-	0
NaCl	NaCl	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
boron	boron	NN	B-NP
nitride	nitride	NN	I-NP
(	(	-LRB-	0
BN	BN	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
aluminum	aluminum	NN	B-NP
nitrida	nitrida	NN	I-NP
(	(	-LRB-	0
AlN	AlN	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
aluminum	aluminum	NN	B-NP
antimony	antimony	NN	I-NP
(	(	-LRB-	0
AlSb	AlSb	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
gallium	gallium	NN	B-NP
phosphorus	phosphorus	NN	I-NP
(	(	-LRB-	0
GaP	GaP	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
gallium	gallium	NN	B-NP
arsenide	arsenide	NN	I-NP
(	(	-LRB-	0
GaAs	GaAs	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
indium	indium	NN	B-NP
phosphorus	phosphorus	NN	I-NP
(	(	-LRB-	0
InP	InP	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
indium	indium	NN	B-NP
arsenic	arsenic	NN	I-NP
(	(	-LRB-	0
InAs	InAs	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
indium	indium	NN	B-NP
antimonide	antimonide	NN	I-NP
(	(	-LRB-	0
InSb	InSb	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	NN	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
By	By	IN	0
using	using	VBG	0
the	the	DT	0
aforementioned	aforementioned	JJ	B-NP
material	material	NN	I-NP
as	as	IN	0
a	a	DT	0
host	host	NN	B-NP
material	material	NN	I-NP
,	,	,	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
layer	layer	NN	0
formed	formed	VBN	0
by	by	IN	0
using	using	VBG	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
material	material	NN	0
including	including	VBG	0
the	the	DT	0
aforementioned	aforementioned	JJ	0
first	first	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
,	,	,	0
second	second	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
,	,	,	0
and	and	CC	0
third	third	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
can	can	MD	0
emit	emit	VB	0
light	light	NN	0
without	without	IN	0
a	a	DT	0
hot	hot	JJ	0
electron	electron	NN	0
accelerated	accelerated	VBD	0
by	by	IN	0
a	a	DT	0
high	high	JJ	0
electric	electric	JJ	B-NP
field	field	NN	I-NP
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
to	to	TO	0
say	say	VB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
not	not	RB	0
necessary	necessary	JJ	0
to	to	TO	0
apply	apply	VB	0
high	high	JJ	0
voltage	voltage	NN	0
to	to	TO	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
,	,	,	0
therefore	therefore	RB	0
,	,	,	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
which	which	WDT	0
can	can	MD	0
operate	operate	VB	0
with	with	IN	0
a	a	DT	0
low	low	JJ	0
driving	driving	NN	B-NP
voltage	voltage	NN	I-NP
can	can	MD	0
be	be	VB	0
obtained	obtained	VBN	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
because	because	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
can	can	MD	0
emit	emit	VB	0
light	light	NN	0
with	with	IN	0
a	a	DT	0
low	low	JJ	0
driving	driving	NN	B-NP
voltage	voltage	NN	I-NP
,	,	,	0
power	power	NN	B-NP
consumption	consumption	NN	I-NP
can	can	MD	0
be	be	VB	0
reduced	reduced	VBN	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
the	the	DT	0
element	element	NN	0
which	which	WDT	0
becomes	becomes	VBZ	0
another	another	DT	0
light	light	JJ	0
emission	emission	NN	B-NP
center	center	NN	I-NP
may	may	MD	0
further	further	RB	0
be	be	VB	0
included	included	VBN	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
by	by	IN	0
using	using	VBG	0
the	the	DT	0
material	material	NN	0
as	as	IN	0
a	a	DT	0
host	host	NN	B-NP
material	material	NN	I-NP
,	,	,	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
material	material	NN	0
including	including	VBG	0
a	a	DT	0
light	light	JJ	0
emission	emission	NN	B-NP
center	center	NN	I-NP
using	using	VBG	0
inner-shell	inner-shell	JJ	B-NP
electron	electron	JJ	I-NP
transition	transition	NN	I-NP
of	of	IN	0
the	the	DT	0
second	second	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
and	and	CC	0
the	the	DT	0
third	third	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
and	and	CC	0
the	the	DT	0
aforementioned	aforementioned	JJ	B-NP
metal	metal	NN	I-NP
ion	ion	NN	I-NP
can	can	MD	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
desirable	desirable	JJ	0
that	that	IN	0
a	a	DT	0
metal	metal	NN	B-NP
ion	ion	VBZ	I-NP
becoming	becoming	VBG	0
a	a	DT	0
light	light	JJ	0
emission	emission	NN	B-NP
center	center	NN	I-NP
be	be	VB	0
contained	contained	VBN	0
at	at	IN	0
a	a	DT	0
concentration	concentration	NN	B-NP
of	of	IN	0
0.05	0.05	CD	0
to	to	TO	0
5	5	CD	0
atom	atom	JJ	0
%	%	NN	0
in	in	IN	0
the	the	DT	0
host	host	NN	B-NP
material	material	NN	I-NP
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
preferable	preferable	VBN	0
that	that	IN	0
the	the	DT	0
concentration	concentration	NN	B-NP
of	of	IN	0
the	the	DT	0
second	second	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
be	be	VB	0
0.05	0.05	CD	0
to	to	TO	0
5	5	CD	0
atom	atom	JJ	0
%	%	NN	0
in	in	IN	0
the	the	DT	0
host	host	NN	B-NP
material	material	NN	I-NP
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
preferable	preferable	VBN	0
that	that	IN	0
the	the	DT	0
concentration	concentration	NN	B-NP
of	of	IN	0
the	the	DT	0
third	third	JJ	0
impurity	impurity	JJ	B-NP
element	element	NN	I-NP
be	be	VB	0
0.05	0.05	CD	0
to	to	TO	0
5	5	CD	0
atom	atom	JJ	0
%	%	NN	0
in	in	IN	0
the	the	DT	0
host	host	NN	B-NP
material	material	NN	I-NP
.	.	.	0
A	A	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
material	material	NN	0
with	with	IN	0
such	such	PDT	0
a	a	DT	0
structure	structure	NN	0
can	can	MD	0
emit	emit	VB	0
light	light	NN	0
with	with	IN	0
a	a	DT	0
low	low	JJ	0
voltage	voltage	NN	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
which	which	WDT	0
can	can	MD	0
emit	emit	VB	0
light	light	NN	0
with	with	IN	0
a	a	DT	0
low	low	JJ	0
driving	driving	NN	B-NP
voltage	voltage	NN	I-NP
with	with	IN	0
reduced	reduced	JJ	0
power	power	NN	B-NP
consumption	consumption	NN	I-NP
can	can	MD	0
be	be	VB	0
obtained	obtained	VBN	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
the	the	DT	0
element	element	NN	0
which	which	WDT	0
become	become	VBP	0
another	another	DT	0
light	light	JJ	0
emission	emission	NN	B-NP
center	center	NN	I-NP
may	may	MD	0
further	further	RB	0
be	be	VB	0
included	included	VBN	0
.	.	.	0
Luminance	Luminance	JJ	B-NP
decay	decay	NN	I-NP
of	of	IN	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
can	can	MD	0
be	be	VB	0
suppressed	suppressed	VBN	0
by	by	IN	0
using	using	VBG	0
such	such	PDT	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
material	material	NN	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
can	can	MD	0
be	be	VB	0
driven	driven	VBN	0
with	with	IN	0
a	a	DT	0
low	low	JJ	0
voltage	voltage	NN	0
by	by	IN	0
using	using	VBG	0
a	a	DT	0
transistor	transistor	NN	0
.	.	.	0
A	A	DT	0
second	second	JJ	0
electrode	electrode	NN	0
35	35	CD	0
is	is	VBZ	0
formed	formed	VBN	0
by	by	IN	0
a	a	DT	0
vapor	vapor	JJ	0
deposition	deposition	JJ	0
method	method	NN	0
.	.	.	0
The	The	DT	0
first	first	JJ	0
electrode	electrode	NNS	0
(	(	-LRB-	0
pixel	pixel	NN	B-NP
electrode	electrode	NN	I-NP
)	)	-RRB-	0
19	19	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
electrode	electrode	NN	0
35	35	CD	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	B-NP
function	function	NN	I-NP
as	as	IN	0
an	an	DT	0
anode	anode	NN	B-NP
or	or	CC	0
a	a	DT	0
cathode	cathode	NN	0
depending	depending	VBG	0
on	on	IN	0
a	a	DT	0
pixel	pixel	JJ	B-NP
configuration	configuration	NN	I-NP
.	.	.	0
The	The	DT	0
anode	anode	NN	B-NP
is	is	VBZ	0
preferably	preferably	RB	0
formed	formed	VBN	0
using	using	VBG	0
a	a	DT	0
metal	metal	NN	0
,	,	,	0
an	an	DT	0
alloy	alloy	NN	0
,	,	,	0
a	a	DT	0
conductive	conductive	JJ	B-NP
compound	compound	NN	I-NP
,	,	,	0
and	and	CC	0
a	a	DT	0
mixture	mixture	NN	0
thereof	thereof	RB	0
,	,	,	0
each	each	DT	0
of	of	IN	0
which	which	WDT	0
has	has	VBZ	0
a	a	DT	0
high	high	JJ	0
work	work	NN	B-NP
function	function	NN	I-NP
(	(	-LRB-	0
work	work	NN	B-NP
function	function	NN	I-NP
of	of	IN	0
4.0	4.0	CD	0
eV	eV	JJ	0
or	or	CC	0
higher	higher	JJR	0
)	)	-RRB-	0
.	.	.	0
More	More	RBR	0
specifically	specifically	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
possible	possible	JJ	0
to	to	TO	0
use	use	VB	0
indium	indium	NN	B-NP
tin	tin	NN	I-NP
oxide	oxide	NN	I-NP
,	,	,	0
indium	indium	NN	B-NP
zinc	zinc	NN	I-NP
oxide	oxide	NN	I-NP
obtained	obtained	VBD	0
by	by	IN	0
mixing	mixing	VBG	0
2	2	CD	0
to	to	TO	0
20	20	CD	0
%	%	NN	0
of	of	IN	0
zinc	zinc	JJ	B-NP
oxide	oxide	NN	I-NP
(	(	-LRB-	0
ZnO	ZnO	NNP	B-NP
)	)	-RRB-	0
into	into	IN	0
indium	indium	JJ	B-NP
oxide	oxide	NN	I-NP
,	,	,	0
gold	gold	NN	0
(	(	-LRB-	0
Au	Au	NNP	0
)	)	-RRB-	0
,	,	,	0
platinum	platinum	NN	B-NP
(	(	-LRB-	0
Pt	Pt	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
nickel	nickel	NN	0
(	(	-LRB-	0
Ni	Ni	NNP	0
)	)	-RRB-	0
,	,	,	0
tungsten	tungsten	NNS	0
(	(	-LRB-	0
W	W	NNP	0
)	)	-RRB-	0
,	,	,	0
chromium	chromium	NN	B-NP
(	(	-LRB-	0
Cr	Cr	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
molybdenum	molybdenum	NN	B-NP
(	(	-LRB-	0
Mo	Mo	NNP	0
)	)	-RRB-	0
,	,	,	0
iron	iron	NN	B-NP
(	(	-LRB-	0
Fe	Fe	NNP	0
)	)	-RRB-	0
,	,	,	0
cobalt	cobalt	NNS	0
(	(	-LRB-	0
Co	Co	NNP	0
)	)	-RRB-	0
,	,	,	0
copper	copper	NN	B-NP
(	(	-LRB-	0
Cu	Cu	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
palladium	palladium	NN	B-NP
(	(	-LRB-	0
Pd	Pd	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
nitride	nitride	VBG	0
of	of	IN	0
a	a	DT	0
metal	metal	NN	0
material	material	NN	0
(	(	-LRB-	0
TiN	TiN	NNP	0
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
The	The	DT	0
cathode	cathode	NN	0
is	is	VBZ	0
preferably	preferably	RB	0
formed	formed	VBN	0
using	using	VBG	0
a	a	DT	0
metal	metal	NN	0
,	,	,	0
an	an	DT	0
alloy	alloy	NN	0
,	,	,	0
a	a	DT	0
conductive	conductive	JJ	B-NP
compound	compound	NN	I-NP
,	,	,	0
and	and	CC	0
a	a	DT	0
mixture	mixture	NN	0
thereof	thereof	RB	0
,	,	,	0
each	each	DT	0
of	of	IN	0
which	which	WDT	0
has	has	VBZ	0
a	a	DT	0
low	low	JJ	0
work	work	NN	B-NP
function	function	NN	I-NP
(	(	-LRB-	0
work	work	NN	B-NP
function	function	NN	I-NP
of	of	IN	0
3.8	3.8	CD	0
eV	eV	JJ	0
or	or	CC	0
lower	lower	JJR	0
)	)	-RRB-	0
.	.	.	0
More	More	RBR	0
specifically	specifically	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
possible	possible	JJ	0
to	to	TO	0
use	use	VB	0
an	an	DT	0
element	element	NN	0
belonging	belonging	VBG	0
to	to	TO	0
group	group	NN	0
1	1	CD	0
or	or	CC	0
group	group	NN	0
2	2	CD	0
of	of	IN	0
the	the	DT	0
periodic	periodic	JJ	B-NP
table	table	NN	I-NP
,	,	,	0
namely	namely	RB	0
an	an	DT	0
alkali	alkali	JJ	0
metal	metal	NN	0
such	such	JJ	0
as	as	IN	0
Li	Li	NNP	0
and	and	CC	0
cesium	cesium	NN	B-NP
,	,	,	0
an	an	DT	0
alkaline	alkaline	JJ	B-NP
earth	earth	NN	I-NP
metal	metal	NN	I-NP
such	such	JJ	0
as	as	IN	0
Mg	Mg	NNP	B-NP
,	,	,	0
Ca	Ca	NNP	B-NP
and	and	CC	0
Sr	Sr	NNP	B-NP
,	,	,	0
an	an	DT	0
alloy	alloy	NN	0
(	(	-LRB-	0
Mg	Mg	NNP	B-NP
:	:	:	0
Ag	Ag	NNP	B-NP
,	,	,	0
Al	Al	NNP	0
:	:	:	0
Li	Li	NNP	0
)	)	-RRB-	0
or	or	CC	0
a	a	DT	0
compound	compound	NN	B-NP
(	(	-LRB-	0
lithium	lithium	NN	B-NP
fluoride	fluoride	NN	I-NP
,	,	,	0
CsF	CsF	NNP	B-NP
,	,	,	0
CaF2	CaF2	CD	B-NP
)	)	-RRB-	0
containing	containing	VBG	0
them	them	PRP	0
,	,	,	0
and	and	CC	0
a	a	DT	0
transition	transition	NN	B-NP
metal	metal	NN	I-NP
including	including	VBG	0
a	a	DT	0
rare	rare	JJ	0
earth	earth	NN	0
metal	metal	NN	0
.	.	.	0
Since	Since	IN	0
the	the	DT	0
cathode	cathode	NN	0
is	is	VBZ	0
required	required	VBN	0
to	to	TO	0
transmit	transmit	VB	0
light	light	NN	0
,	,	,	0
these	these	DT	0
metals	metals	NNS	0
or	or	CC	0
alloys	alloys	NNS	0
containing	containing	VBG	0
them	them	PRP	0
are	are	VBP	0
formed	formed	VBN	0
extremely	extremely	RB	0
thin	thin	JJ	0
and	and	CC	0
stacked	stacked	VBN	0
with	with	IN	0
a	a	DT	0
metal	metal	NN	0
(	(	-LRB-	0
including	including	VBG	0
an	an	DT	0
alloy	alloy	NN	0
)	)	-RRB-	0
such	such	JJ	0
as	as	IN	0
indium	indium	NN	B-NP
tin	tin	NN	I-NP
oxide	oxide	NN	I-NP
.	.	.	0
A	A	DT	0
protective	protective	JJ	B-NP
film	film	NN	I-NP
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
thereafter	thereafter	RB	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
cover	cover	VB	0
the	the	DT	0
second	second	JJ	0
electrode	electrode	NN	0
35	35	CD	0
.	.	.	0
As	As	IN	0
the	the	DT	0
protective	protective	JJ	B-NP
film	film	NN	I-NP
,	,	,	0
a	a	DT	0
silicon	silicon	NN	B-NP
nitride	nitride	NN	I-NP
film	film	NN	I-NP
or	or	CC	0
a	a	DT	0
DLC	DLC	NNP	B-NP
film	film	NN	I-NP
may	may	MD	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
manner	manner	NN	0
,	,	,	0
the	the	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
pixel	pixel	NN	I-NP
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
.	.	.	0
pixel	pixel	NN	B-NP
configuration	configuration	NN	I-NP
and	and	CC	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NNS	0
are	are	VBP	0
described	described	VBN	0
with	with	IN	0
reference	reference	NN	0
to	to	TO	0
FIGS.	FIGS.	CD	0
29	29	CD	0
to	to	TO	0
31	31	CD	0
.	.	.	0
FIG.	FIG.	CD	0
29	29	CD	0
shows	shows	NNS	0
a	a	DT	0
display	display	NN	B-NP
panel	panel	NN	I-NP
configuration	configuration	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
This	This	DT	0
display	display	NN	B-NP
panel	panel	NN	I-NP
includes	includes	VBZ	0
a	a	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
121	121	CD	0
in	in	IN	0
which	which	WDT	0
subpixels	subpixels	VBD	0
130	130	CD	0
are	are	VBP	0
arranged	arranged	VBN	0
in	in	IN	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
columns	columns	NNS	0
,	,	,	0
a	a	DT	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
122	122	CD	0
which	which	WDT	0
controls	controls	VBZ	0
a	a	DT	0
signal	signal	NN	0
of	of	IN	0
a	a	DT	0
scan	scan	JJ	0
line	line	NN	0
133	133	CD	0
,	,	,	0
and	and	CC	0
a	a	DT	0
data	data	NN	B-NP
line	line	NN	I-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
123	123	CD	0
which	which	WDT	0
controls	controls	VBZ	0
a	a	DT	0
signal	signal	NN	0
of	of	IN	0
a	a	DT	0
data	data	NN	0
line	line	NN	0
131	131	CD	0
over	over	IN	0
a	a	DT	0
substrate	substrate	JJ	0
120	120	CD	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
a	a	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
124	124	CD	0
for	for	IN	0
correcting	correcting	VBG	0
a	a	DT	0
luminance	luminance	JJ	B-NP
change	change	NN	I-NP
of	of	IN	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
137	137	CD	0
included	included	VBD	0
in	in	IN	0
the	the	DT	0
subpixel	subpixel	JJ	0
130	130	CD	0
may	may	MD	0
be	be	VB	0
provided	provided	VBN	0
as	as	IN	0
well	well	RB	0
.	.	.	0
The	The	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
137	137	CD	0
and	and	CC	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
included	included	VBD	0
in	in	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
124	124	CD	0
have	have	VBP	0
the	the	DT	0
same	same	JJ	0
structures	structures	NNS	0
.	.	.	0
The	The	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
137	137	CD	0
has	has	VBZ	0
a	a	DT	0
structure	structure	NN	0
in	in	IN	0
which	which	WDT	0
a	a	DT	0
layer	layer	NN	0
containing	containing	VBG	0
a	a	DT	0
material	material	NN	0
which	which	WDT	0
exhibits	exhibits	VBZ	0
electroluminescence	electroluminescence	RB	0
is	is	VBZ	0
sandwiched	sandwiched	VBN	0
between	between	IN	0
a	a	DT	0
pair	pair	NN	0
of	of	IN	0
electrodes	electrodes	NNS	0
.	.	.	0
input	input	NN	B-NP
terminal	terminal	JJ	I-NP
125	125	CD	0
for	for	IN	0
inputting	inputting	JJ	B-NP
signal	signal	JJ	I-NP
from	from	IN	0
an	an	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
to	to	TO	0
the	the	DT	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
122	122	CD	0
,	,	,	0
input	input	NN	B-NP
terminal	terminal	JJ	I-NP
126	126	CD	0
for	for	IN	0
inputting	inputting	JJ	B-NP
signal	signal	JJ	I-NP
from	from	IN	0
an	an	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
to	to	TO	0
the	the	DT	0
data	data	NN	B-NP
line	line	NN	I-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
123	123	CD	0
,	,	,	0
and	and	CC	0
an	an	DT	0
input	input	NN	B-NP
terminal	terminal	NN	I-NP
129	129	CD	0
for	for	IN	0
inputting	inputting	JJ	B-NP
signal	signal	JJ	I-NP
to	to	TO	0
the	the	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
124	124	CD	0
are	are	VBP	0
provided	provided	VBN	0
in	in	IN	0
the	the	DT	0
periphery	periphery	NN	0
of	of	IN	0
the	the	DT	0
substrate	substrate	JJ	0
120	120	CD	0
.	.	.	0
The	The	DT	0
subpixel	subpixel	JJ	0
130	130	CD	0
includes	includes	VBZ	0
a	a	DT	0
transistor	transistor	JJ	0
134	134	CD	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
data	data	NN	0
line	line	NN	0
131	131	CD	0
and	and	CC	0
a	a	DT	0
transistor	transistor	JJ	0
135	135	CD	0
which	which	WDT	0
is	is	VBZ	0
connected	connected	VBN	0
between	between	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
132	132	CD	0
and	and	CC	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
137	137	CD	0
in	in	IN	0
series	series	NN	0
.	.	.	0
A	A	DT	0
gate	gate	NN	0
of	of	IN	0
the	the	DT	0
transistor	transistor	JJ	0
134	134	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
scan	scan	JJ	0
line	line	NN	0
133	133	CD	0
.	.	.	0
When	When	WRB	0
the	the	DT	0
transistor	transistor	JJ	0
134	134	CD	0
is	is	VBZ	0
selected	selected	VBN	0
by	by	IN	0
a	a	DT	0
scan	scan	JJ	0
signal	signal	NN	0
,	,	,	0
it	it	PRP	0
inputs	inputs	VBD	0
a	a	DT	0
signal	signal	NN	0
of	of	IN	0
the	the	DT	0
data	data	NN	0
line	line	NN	0
131	131	CD	0
to	to	TO	0
the	the	DT	0
subpixel	subpixel	JJ	0
130	130	CD	0
.	.	.	0
The	The	DT	0
inputted	inputted	JJ	B-NP
signal	signal	NN	I-NP
is	is	VBZ	0
applied	applied	VBN	0
to	to	TO	0
a	a	DT	0
gate	gate	NN	0
of	of	IN	0
the	the	DT	0
transistor	transistor	JJ	0
135	135	CD	0
and	and	CC	0
charges	charges	NNS	0
a	a	DT	0
holding	holding	VBG	0
capacitor	capacitor	JJ	B-NP
portion	portion	NN	I-NP
136	136	CD	0
.	.	.	0
In	In	IN	0
accordance	accordance	NN	0
with	with	IN	0
this	this	DT	0
signal	signal	NN	0
,	,	,	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
132	132	CD	0
and	and	CC	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
137	137	CD	0
become	become	VBN	0
conductive	conductive	NN	B-NP
,	,	,	0
thereby	thereby	RB	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
137	137	CD	0
emits	emits	JJ	0
light	light	NN	0
.	.	.	0
A	A	DT	0
power	power	NN	0
is	is	VBZ	0
required	required	VBN	0
to	to	TO	0
be	be	VB	0
supplied	supplied	VBN	0
from	from	IN	0
an	an	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
so	so	RB	0
that	that	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
137	137	CD	0
provided	provided	VBN	0
in	in	IN	0
the	the	DT	0
subpixel	subpixel	JJ	0
130	130	CD	0
emits	emits	JJ	0
light	light	NN	0
.	.	.	0
The	The	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
132	132	CD	0
provided	provided	VBN	0
in	in	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
121	121	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
at	at	IN	0
input	input	NN	B-NP
terminal	terminal	JJ	I-NP
127	127	CD	0
.	.	.	0
As	As	IN	0
resistance	resistance	NN	B-NP
loss	loss	NN	I-NP
occurs	occurs	VBZ	0
in	in	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
132	132	CD	0
depending	depending	VBG	0
on	on	IN	0
the	the	DT	0
length	length	NN	0
of	of	IN	0
a	a	DT	0
wire	wire	NN	0
to	to	TO	0
be	be	VB	0
led	led	VBN	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
preferable	preferable	VBN	0
to	to	TO	0
provide	provide	VB	0
the	the	DT	0
input	input	NN	B-NP
terminal	terminal	JJ	I-NP
127	127	CD	0
at	at	IN	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
positions	positions	NNS	0
in	in	IN	0
the	the	DT	0
periphery	periphery	NN	0
of	of	IN	0
the	the	DT	0
substrate	substrate	JJ	0
120	120	CD	0
.	.	.	0
The	The	DT	0
input	input	NN	B-NP
terminal	terminal	JJ	I-NP
127	127	CD	0
are	are	VBP	0
provided	provided	VBN	0
at	at	IN	0
opposite	opposite	JJ	0
end	end	NN	B-NP
portion	portion	NN	I-NP
of	of	IN	0
the	the	DT	0
substrate	substrate	JJ	0
120	120	CD	0
so	so	IN	0
that	that	DT	0
luminance	luminance	JJ	B-NP
variation	variation	NN	I-NP
in	in	IN	0
the	the	DT	0
area	area	NN	0
of	of	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
121	121	CD	0
do	do	VBP	0
not	not	RB	0
become	become	VB	0
notable	notable	JJ	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
prevented	prevented	VBN	0
that	that	IN	0
one	one	CD	0
side	side	NN	0
of	of	IN	0
the	the	DT	0
screen	screen	NN	0
becomes	becomes	VBZ	0
bright	bright	JJ	0
while	while	IN	0
the	the	DT	0
other	other	JJ	0
side	side	NN	0
thereof	thereof	RB	0
becomes	becomes	VBZ	0
dark	dark	JJ	0
.	.	.	0
Further	Further	RB	0
,	,	,	0
in	in	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
137	137	CD	0
having	having	VBG	0
a	a	DT	0
pair	pair	NN	0
of	of	IN	0
electrodes	electrodes	NNS	0
,	,	,	0
an	an	DT	0
electrode	electrode	NN	0
on	on	IN	0
the	the	DT	0
opposite	opposite	JJ	0
side	side	NN	0
to	to	TO	0
the	the	DT	0
electrode	electrode	NN	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
132	132	CD	0
is	is	VBZ	0
formed	formed	VBN	0
as	as	IN	0
a	a	DT	0
common	common	JJ	0
electrode	electrode	NNS	0
shared	shared	VBN	0
by	by	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
subpixel	subpixel	NN	B-NP
130	130	CD	0
.	.	.	0
In	In	IN	0
order	order	NN	0
to	to	TO	0
reduce	reduce	VB	0
the	the	DT	0
resistance	resistance	NN	B-NP
loss	loss	NN	I-NP
of	of	IN	0
this	this	DT	0
electrode	electrode	NN	0
,	,	,	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
terminals	terminals	CD	0
128	128	CD	0
are	are	VBP	0
provided	provided	VBN	0
.	.	.	0
Next	Next	JJ	B-NP
,	,	,	0
an	an	DT	0
example	example	NN	0
of	of	IN	0
the	the	DT	0
subpixel	subpixel	JJ	0
130	130	CD	0
is	is	VBZ	0
described	described	VBN	0
in	in	IN	0
details	details	NNS	0
with	with	IN	0
reference	reference	NN	0
to	to	TO	0
FIGS.	FIGS.	CD	0
30	30	CD	0
and	and	CC	0
31	31	CD	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
that	that	IN	0
FIG.	FIG.	CD	0
30	30	CD	0
shows	shows	NNS	0
a	a	DT	0
top	top	JJ	0
plan	plan	NN	B-NP
view	view	NN	I-NP
of	of	IN	0
the	the	DT	0
subpixel	subpixel	JJ	0
130	130	CD	0
and	and	CC	0
FIG.	FIG.	CD	0
31	31	CD	0
shows	shows	NNS	0
a	a	DT	0
longitudinal	longitudinal	JJ	B-NP
sectional	sectional	NN	I-NP
view	view	VBP	0
taken	taken	VBN	0
along	along	IN	0
lines	lines	NNS	0
A-B	A-B	JJ	B-NP
,	,	,	0
C-D	C-D	NNP	B-NP
,	,	,	0
and	and	CC	0
E-F	E-F	JJ	B-NP
in	in	IN	0
FIG.	FIG.	CD	0
30	30	CD	0
.	.	.	0
The	The	DT	0
scan	scan	JJ	0
line	line	NN	0
133	133	CD	0
and	and	CC	0
the	the	DT	0
data	data	NN	0
line	line	NN	0
131	131	CD	0
are	are	VBP	0
formed	formed	VBN	0
of	of	IN	0
different	different	JJ	0
layers	layers	NNS	0
and	and	CC	0
cross	cross	VB	0
each	each	DT	0
other	other	JJ	0
with	with	IN	0
an	an	DT	0
insulating	insulating	JJ	0
layer	layer	NN	0
155	155	CD	0
and	and	CC	0
an	an	DT	0
insulating	insulating	JJ	0
layer	layer	NN	0
156	156	CD	0
interposed	interposed	CD	B-NP
therebetwean	therebetwean	NN	I-NP
.	.	.	0
The	The	DT	0
scan	scan	JJ	0
line	line	NN	0
133	133	CD	0
functions	functions	NNS	0
as	as	IN	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
a	a	DT	0
transistor	transistor	NN	0
at	at	IN	0
a	a	DT	0
portion	portion	NN	0
where	where	WRB	0
it	it	PRP	0
crosses	crosses	VBZ	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
141	141	CD	0
with	with	IN	0
a	a	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
layer	layer	NN	I-NP
157	157	CD	0
interposed	interposed	CD	B-NP
therebetwean	therebetwean	NN	I-NP
.	.	.	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
by	by	IN	0
providing	providing	VBG	0
the	the	DT	0
transistor	transistor	JJ	0
134	134	CD	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
the	the	DT	0
arrangement	arrangement	NN	0
of	of	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
141	141	CD	0
and	and	CC	0
by	by	IN	0
branching	branching	VBG	0
the	the	DT	0
scan	scan	JJ	0
line	line	NN	0
133	133	CD	0
so	so	RB	0
that	that	IN	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
parts	parts	NNS	0
intersect	intersect	VBN	0
with	with	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
141	141	CD	0
,	,	,	0
what	what	WP	0
is	is	VBZ	0
called	called	VBN	0
a	a	DT	0
multi-gate	multi-gate	JJ	B-NP
transistor	transistor	NN	I-NP
in	in	IN	0
which	which	WDT	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
channel	channel	NN	0
forming	forming	VBG	B-NP
region	region	NN	I-NP
are	are	VBP	0
arranged	arranged	VBN	0
in	in	IN	0
series	series	NN	0
between	between	IN	0
a	a	DT	0
pair	pair	NN	0
of	of	IN	0
source	source	NN	0
and	and	CC	0
a	a	DT	0
drain	drain	NN	0
can	can	MD	0
be	be	VB	0
provided	provided	VBN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
preferable	preferable	VBN	0
that	that	IN	0
the	the	DT	0
resistance	resistance	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
132	132	CD	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
transistor	transistor	JJ	0
135	135	CD	0
be	be	VB	0
low	low	JJ	0
,	,	,	0
therefore	therefore	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
preferable	preferable	VBN	0
to	to	TO	0
use	use	VB	0
Al	Al	NNP	0
,	,	,	0
Cu	Cu	NNP	B-NP
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	IN	0
having	having	VBG	0
particularly	particularly	RB	0
low	low	JJ	0
resistance	resistance	NN	0
for	for	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
132	132	CD	0
.	.	.	0
In	In	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
forming	forming	VBG	0
a	a	DT	0
Cu	Cu	JJ	B-NP
wire	wire	NN	I-NP
,	,	,	0
the	the	DT	0
Cu	Cu	JJ	B-NP
wire	wire	NN	I-NP
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
in	in	IN	0
an	an	DT	0
insulating	insulating	JJ	0
layer	layer	NN	0
in	in	IN	0
combination	combination	NN	0
with	with	IN	0
a	a	DT	0
barrier	barrier	NN	B-NP
layer	layer	NN	I-NP
.	.	.	0
FIG.	FIG.	CD	0
31	31	CD	0
shows	shows	NNS	0
an	an	DT	0
example	example	NN	0
where	where	WRB	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
132	132	CD	0
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
substrate	substrate	JJ	0
120	120	CD	0
and	and	CC	0
under	under	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
141	141	CD	0
.	.	.	0
A	A	DT	0
barrier	barrier	NN	B-NP
layer	layer	NN	I-NP
150	150	CD	0
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
surface	surface	NN	0
of	of	IN	0
the	the	DT	0
substrate	substrate	JJ	0
120	120	CD	0
,	,	,	0
thereby	thereby	RB	0
preventing	preventing	VBG	B-NP
impurity	impurity	NN	I-NP
such	such	JJ	0
as	as	IN	0
alkali	alkali	JJ	0
metal	metal	NN	0
contained	contained	VBN	0
in	in	IN	0
the	the	DT	0
substrate	substrate	JJ	0
120	120	CD	0
from	from	IN	0
seeping	seeping	NN	0
.	.	.	0
The	The	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
132	132	CD	0
is	is	VBZ	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
barrier	barrier	NN	B-NP
layer	layer	NN	I-NP
152	152	CD	0
and	and	CC	0
a	a	DT	0
Cu	Cu	JJ	B-NP
layer	layer	NN	I-NP
159	159	CD	0
in	in	IN	0
an	an	DT	0
opening	opening	NN	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
insulating	insulating	JJ	0
layer	layer	NN	0
151	151	CD	0
.	.	.	0
The	The	DT	0
barrier	barrier	NN	B-NP
layer	layer	NN	I-NP
152	152	CD	0
is	is	VBZ	0
formed	formed	VBN	0
of	of	IN	0
tantalum	tantalum	NNS	0
(	(	-LRB-	0
Ta	Ta	NNP	0
)	)	-RRB-	0
,	,	,	0
tantalum	tantalum	NN	B-NP
nitride	nitride	NN	I-NP
(	(	-LRB-	0
TaN	TaN	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
tungsten	tungsten	NN	B-NP
nitride	nitride	NN	I-NP
(	(	-LRB-	0
WN	WN	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
titanium	titanium	NN	B-NP
nitride	nitride	NN	I-NP
(	(	-LRB-	0
TiN	TiN	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
The	The	DT	0
Cu	Cu	JJ	B-NP
layer	layer	NN	I-NP
159	159	CD	0
is	is	VBZ	0
formed	formed	VBN	0
by	by	IN	0
forming	forming	VBG	0
a	a	DT	0
seed	seed	NN	B-NP
layer	layer	NN	I-NP
by	by	IN	0
sputtering	sputtering	NN	0
and	and	CC	0
accumulated	accumulated	VBN	0
in	in	IN	0
a	a	DT	0
thickness	thickness	NN	0
of	of	IN	0
1	1	CD	0
to	to	TO	0
5	5	CD	0
m	m	NN	0
by	by	IN	0
plating	plating	NN	0
,	,	,	0
and	and	CC	0
planarized	planarized	NN	0
by	by	IN	0
chemical	chemical	JJ	B-NP
mechanical	mechanical	JJ	I-NP
polishing	polishing	NN	I-NP
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
by	by	IN	0
using	using	VBG	0
damascene	damascene	JJ	0
process	process	NN	0
,	,	,	0
the	the	DT	0
Cu	Cu	JJ	B-NP
layer	layer	NN	I-NP
159	159	CD	0
can	can	MD	0
be	be	VB	0
embedded	embedded	VBN	0
in	in	IN	0
the	the	DT	0
insulating	insulating	JJ	0
layer	layer	NN	0
151	151	CD	0
.	.	.	0
A	A	DT	0
base	base	NN	0
semiconductor	semiconductor	NN	B-NP
insulating	insulating	VBG	I-NP
layer	layer	NN	I-NP
layers	layers	VBD	0
140	140	CD	0
and	and	CC	0
141	141	CD	0
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
insulating	insulating	JJ	0
layer	layer	NN	0
151	151	CD	0
.	.	.	0
The	The	DT	0
structure	structure	NN	0
of	of	IN	0
the	the	DT	0
base	base	NN	0
insulating	insulating	VBG	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
not	not	RB	0
limited	limited	VBN	0
,	,	,	0
however	however	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
preferably	preferably	RB	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
silicon	silicon	NN	B-NP
nitride	nitride	NN	I-NP
layer	layer	NN	I-NP
153	153	CD	0
and	and	CC	0
a	a	DT	0
silicon	silicon	NN	B-NP
oxide	oxide	NN	I-NP
layer	layer	NN	I-NP
154	154	CD	0
.	.	.	0
Besides	Besides	RB	0
,	,	,	0
as	as	IN	0
a	a	DT	0
structure	structure	NN	0
of	of	IN	0
the	the	DT	0
insulating	insulating	JJ	0
layer	layer	NN	0
,	,	,	0
an	an	DT	0
insulating	insulating	JJ	0
layer	layer	NN	0
156	156	CD	0
is	is	VBZ	0
formed	formed	VBN	0
of	of	IN	0
silicon	silicon	JJ	B-NP
oxide	oxide	NN	I-NP
,	,	,	0
silicon	silicon	JJ	B-NP
nitride	nitride	NN	I-NP
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
as	as	IN	0
a	a	DT	0
protective	protective	JJ	B-NP
film	film	NN	I-NP
over	over	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layers	layers	VBD	0
140	140	CD	0
and	and	CC	0
141	141	CD	0
in	in	IN	0
addition	addition	NN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
layer	layer	NN	I-NP
157	157	CD	0
.	.	.	0
The	The	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
132	132	CD	0
and	and	CC	0
the	the	DT	0
transistor	transistor	JJ	0
135	135	CD	0
are	are	VBP	0
connected	connected	VBN	0
by	by	IN	0
a	a	DT	0
wire	wire	NN	0
145	145	CD	0
through	through	IN	0
a	a	DT	0
contact	contact	NN	B-NP
hole	hole	NN	I-NP
which	which	WDT	0
passes	passes	VBZ	0
through	through	IN	0
the	the	DT	0
aforementioned	aforementioned	JJ	B-NP
insulating	insulating	JJ	I-NP
layer	layer	NN	I-NP
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
142	142	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
transistor	transistor	JJ	0
134	134	CD	0
by	by	IN	0
a	a	DT	0
wire	wire	NN	0
144	144	CD	0
.	.	.	0
The	The	DT	0
gate	gate	NN	0
electrodes	electrodes	NNS	0
of	of	IN	0
the	the	DT	0
transistors	transistors	JJ	0
134	134	CD	0
and	and	CC	0
135	135	CD	0
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
by	by	IN	0
stacking	stacking	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
layers	layers	NNS	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
a	a	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
and	and	CC	0
a	a	DT	0
second	second	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
may	may	MD	0
be	be	VB	0
combined	combined	VBN	0
in	in	IN	0
adhesion	adhesion	NN	B-NP
consideration	consideration	NN	I-NP
with	with	IN	0
a	a	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
layer	layer	NN	I-NP
and	and	CC	0
resistance	resistance	NN	0
.	.	.	0
Alternatively	Alternatively	RB	0
,	,	,	0
the	the	DT	0
shapes	shapes	NN	0
of	of	IN	0
the	the	DT	0
overlaying	overlaying	NN	0
and	and	CC	0
underlying	underlying	JJ	0
layers	layers	NNS	0
may	may	MD	0
be	be	VB	0
changed	changed	VBN	0
(	(	-LRB-	0
for	for	IN	0
example	example	NN	0
,	,	,	0
a	a	DT	0
shape	shape	NN	0
of	of	IN	0
a	a	DT	0
peaked	peaked	JJ	0
hat	hat	NN	0
)	)	-RRB-	0
so	so	IN	0
that	that	DT	0
source	source	NN	0
and	and	CC	0
drain	drain	NN	B-NP
region	region	NN	I-NP
and	and	CC	0
a	a	DT	0
low	low	JJ	0
concentration	concentration	NN	B-NP
impurity	impurity	NN	I-NP
(	(	-LRB-	0
lightly	lightly	RB	B-NP
doped	doped	VBN	I-NP
drain	drain	NN	I-NP
)	)	-RRB-	0
region	region	NN	0
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
in	in	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
in	in	IN	0
a	a	DT	0
self-aligned	self-aligned	JJ	0
manner	manner	NN	0
.	.	.	0
A	A	DT	0
capacitor	capacitor	JJ	B-NP
electrode	electrode	NN	I-NP
143	143	CD	0
of	of	IN	0
a	a	DT	0
holding	holding	VBG	0
capacitor	capacitor	JJ	B-NP
portion	portion	NN	I-NP
136	136	CD	0
provided	provided	VBN	0
by	by	IN	0
extending	extending	VBG	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
142	142	CD	0
is	is	VBZ	0
preferably	preferably	RB	0
formed	formed	VBN	0
to	to	TO	0
have	have	VB	0
low	low	JJ	0
resistance	resistance	NN	0
by	by	IN	0
utilizing	utilizing	VBG	0
the	the	DT	0
combination	combination	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
and	and	CC	0
the	the	DT	0
second	second	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
by	by	IN	0
providing	providing	VBG	0
a	a	DT	0
thin	thin	JJ	0
film	film	NN	B-NP
portion	portion	NN	I-NP
of	of	IN	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
and	and	CC	0
adding	adding	VBG	B-NP
impurity	impurity	NN	I-NP
imparting	imparting	CD	0
one	one	CD	0
conductivity	conductivity	JJ	B-NP
type	type	NN	I-NP
to	to	TO	0
the	the	DT	0
underlying	underlying	JJ	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
the	the	DT	0
holding	holding	VBG	0
capacitor	capacitor	JJ	B-NP
portion	portion	NN	I-NP
136	136	CD	0
is	is	VBZ	0
formed	formed	VBN	0
of	of	IN	0
the	the	DT	0
capacitor	capacitor	JJ	B-NP
electrode	electrode	NN	I-NP
143	143	CD	0
of	of	IN	0
the	the	DT	0
holding	holding	VBG	0
capacitor	capacitor	JJ	B-NP
portion	portion	NN	I-NP
136	136	CD	0
provided	provided	VBN	0
by	by	IN	0
extending	extending	VBG	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
142	142	CD	0
,	,	,	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
160	160	CD	0
provided	provided	VBN	0
by	by	IN	0
extending	extending	VBG	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
141	141	CD	0
of	of	IN	0
the	the	DT	0
transistor	transistor	JJ	0
135	135	CD	0
,	,	,	0
and	and	CC	0
a	a	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
layer	layer	NN	I-NP
157	157	CD	0
sandwiched	sandwiched	NN	0
by	by	IN	0
them	them	PRP	0
.	.	.	0
The	The	DT	0
holding	holding	VBG	0
capacitor	capacitor	JJ	B-NP
portion	portion	NN	I-NP
136	136	CD	0
can	can	MD	0
function	function	VB	0
efficiently	efficiently	RB	0
by	by	IN	0
adding	adding	VBG	B-NP
impurity	impurity	NN	I-NP
imparting	imparting	CD	0
one	one	CD	0
conductivity	conductivity	JJ	B-NP
type	type	NN	I-NP
to	to	TO	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
160	160	CD	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
have	have	VB	0
low	low	JJ	0
resistance	resistance	NN	0
.	.	.	0
A	A	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
147	147	CD	0
of	of	IN	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
may	may	MD	0
have	have	VB	0
a	a	DT	0
direct	direct	JJ	0
contact	contact	NN	0
with	with	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
141	141	CD	0
of	of	IN	0
the	the	DT	0
transistor	transistor	JJ	0
135	135	CD	0
,	,	,	0
however	however	RB	0
,	,	,	0
they	they	PRP	0
can	can	MD	0
be	be	VB	0
connected	connected	VBN	0
through	through	IN	0
a	a	DT	0
wire	wire	NN	0
146	146	CD	0
as	as	IN	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
31	31	CD	0
.	.	.	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
preferable	preferable	VBN	0
to	to	TO	0
provide	provide	VB	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
steps	steps	NNS	0
at	at	IN	0
an	an	DT	0
end	end	NN	B-NP
portion	portion	NN	I-NP
of	of	IN	0
the	the	DT	0
wire	wire	NN	0
146	146	CD	0
since	since	IN	0
a	a	DT	0
contact	contact	NN	B-NP
area	area	NN	I-NP
with	with	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
147	147	CD	0
can	can	MD	0
be	be	VB	0
increased	increased	VBN	0
.	.	.	0
Such	Such	JJ	0
steps	steps	NNS	0
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
by	by	IN	0
using	using	VBG	0
a	a	DT	0
photo	photo	NN	0
mask	mask	NN	0
using	using	VBG	0
a	a	DT	0
light	light	JJ	0
reducing	reducing	NNS	0
function	function	VBP	0
such	such	JJ	0
as	as	IN	0
a	a	DT	0
slit	slit	NN	0
or	or	CC	0
a	a	DT	0
translucent	translucent	JJ	0
film	film	NN	0
.	.	.	0
A	A	DT	0
partition	partition	JJ	B-NP
layer	layer	NN	I-NP
158	158	CD	0
covers	covers	VBZ	0
a	a	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
peripheral	peripheral	JJ	I-NP
end	end	NN	I-NP
portion	portion	NN	I-NP
147	147	CD	0
.	.	.	0
A	A	DT	0
display	display	NN	B-NP
panel	panel	NN	I-NP
described	described	VBD	0
in	in	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
has	has	VBZ	0
a	a	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
low	low	JJ	0
resistant	resistant	JJ	0
material	material	NN	0
such	such	JJ	0
as	as	IN	0
Cu	Cu	NNP	B-NP
,	,	,	0
therefore	therefore	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
efficient	efficient	JJ	0
when	when	WRB	0
a	a	DT	0
screen	screen	NN	0
size	size	NN	0
is	is	VBZ	0
large	large	JJ	0
in	in	IN	0
particular	particular	JJ	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
when	when	WRB	0
the	the	DT	0
screen	screen	NN	0
size	size	NN	0
is	is	VBZ	0
about	about	IN	0
13-inch	13-inch	NNP	0
,	,	,	0
a	a	DT	0
diagonal	diagonal	JJ	B-NP
length	length	NN	I-NP
of	of	IN	0
the	the	DT	0
screen	screen	NN	0
is	is	VBZ	0
340	340	CD	0
mm	mm	NN	0
while	while	IN	0
it	it	PRP	0
is	is	VBZ	0
1500	1500	CD	0
mm	mm	NNS	0
or	or	CC	0
longer	longer	JJR	0
in	in	IN	0
the	the	DT	0
screen	screen	NN	0
of	of	IN	0
about	about	IN	0
60-inch	60-inch	JJ	0
.	.	.	0
In	In	IN	0
such	such	PDT	0
a	a	DT	0
case	case	NN	0
,	,	,	0
wiring	wiring	JJ	0
resistance	resistance	NN	0
is	is	VBZ	0
inevitably	inevitably	RB	0
generated	generated	VBN	0
,	,	,	0
therefore	therefore	RB	0
,	,	,	0
a	a	DT	0
wire	wire	NN	0
is	is	VBZ	0
preferably	preferably	RB	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
low	low	JJ	0
resistant	resistant	JJ	0
material	material	NN	0
such	such	JJ	0
as	as	IN	0
Cu	Cu	NNP	B-NP
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
a	a	DT	0
data	data	NN	0
line	line	NN	0
and	and	CC	0
a	a	DT	0
scan	scan	JJ	0
line	line	NN	0
may	may	MD	0
be	be	VB	0
similarly	similarly	RB	0
formed	formed	VBN	0
when	when	WRB	0
wiring	wiring	JJ	0
delay	delay	NN	0
is	is	VBZ	0
considered	considered	VBN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
that	that	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
can	can	MD	0
be	be	VB	0
freely	freely	RB	0
implemented	implemented	VBN	0
in	in	IN	0
combination	combination	NN	0
with	with	IN	0
Embodiment	Embodiment	NNP	0
mode	mode	NN	B-NP
1	1	CD	0
to	to	TO	0
4	4	CD	0
.	.	.	0
In	In	IN	0
this	this	DT	0
embodiment	embodiment	NN	0
,	,	,	0
a	a	DT	0
vapor	vapor	JJ	B-NP
deposition	deposition	NN	I-NP
apparatus	apparatus	VBP	I-NP
used	used	VBN	0
for	for	IN	0
manufacturing	manufacturing	VBG	0
a	a	DT	0
display	display	NN	B-NP
panel	panel	NN	I-NP
is	is	VBZ	0
described	described	VBN	0
with	with	IN	0
reference	reference	NN	0
to	to	TO	0
the	the	DT	0
drawings	drawings	NNS	0
.	.	.	0
The	The	DT	0
display	display	NN	B-NP
panel	panel	NN	I-NP
is	is	VBZ	0
manufactured	manufactured	VBN	0
by	by	IN	0
forming	forming	VBG	0
an	an	DT	0
EL	EL	NNP	B-NP
layer	layer	NN	I-NP
over	over	IN	0
an	an	DT	0
element	element	NN	B-NP
substrate	substrate	NN	I-NP
in	in	IN	0
which	which	WDT	0
a	a	DT	0
pixel	pixel	JJ	B-NP
circuit	circuit	NN	I-NP
and	and	CC	0
/	/	NNP	0
or	or	CC	0
a	a	DT	0
driver	driver	NN	B-NP
circuit	circuit	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
by	by	IN	0
transistors	transistors	NNS	0
.	.	.	0
The	The	DT	0
EL	EL	NNP	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
have	have	VB	0
at	at	IN	0
least	least	JJS	0
a	a	DT	0
portion	portion	NN	0
containing	containing	VBG	0
a	a	DT	0
material	material	NN	0
which	which	WDT	0
exhibits	exhibits	VBZ	0
electroluminescence	electroluminescence	VBN	0
.	.	.	0
The	The	DT	0
EL	EL	NNP	B-NP
layer	layer	NN	I-NP
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
layers	layers	NNS	0
with	with	IN	0
different	different	JJ	0
functions	functions	NNS	0
.	.	.	0
In	In	IN	0
that	that	DT	0
case	case	NN	0
,	,	,	0
the	the	DT	0
EL	EL	NNP	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
sometimes	sometimes	RB	0
formed	formed	VBN	0
by	by	IN	0
using	using	VBG	0
layers	layers	NNS	0
with	with	IN	0
different	different	JJ	0
functions	functions	NNS	0
,	,	,	0
which	which	WDT	0
are	are	VBP	0
also	also	RB	0
called	called	VBD	0
a	a	DT	0
hole	hole	NN	B-NP
inject	inject	NN	I-NP
/	/	VBP	I-NP
transporting	transporting	VBG	I-NP
layer	layer	NN	I-NP
,	,	,	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
layer	layer	NN	0
,	,	,	0
an	an	DT	0
electron	electron	NN	B-NP
injecting	injecting	VBG	I-NP
/	/	NN	I-NP
transporting	transporting	VBG	I-NP
layer	layer	NN	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
FIG.	FIG.	CD	0
32	32	CD	0
shows	shows	NNS	0
a	a	DT	0
structure	structure	NN	0
of	of	IN	0
a	a	DT	0
vapor	vapor	JJ	B-NP
deposition	deposition	JJ	I-NP
apparatus	apparatus	NN	I-NP
for	for	IN	0
forming	forming	VBG	0
an	an	DT	0
EL	EL	NNP	B-NP
layer	layer	NN	I-NP
over	over	IN	0
the	the	DT	0
element	element	NN	B-NP
substrate	substrate	NN	I-NP
in	in	IN	0
which	which	WDT	0
transistors	transistors	NNS	0
are	are	VBP	0
formed	formed	VBN	0
.	.	.	0
This	This	DT	0
vapor	vapor	JJ	B-NP
deposition	deposition	JJ	I-NP
apparatus	apparatus	NN	I-NP
has	has	VBZ	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
treatment	treatment	NN	B-NP
chamber	chamber	NN	I-NP
connected	connected	VBN	0
to	to	TO	0
transfer	transfer	VB	0
chambers	chambers	CD	0
160	160	CD	0
and	and	CC	0
161	161	CD	0
.	.	.	0
The	The	DT	0
treatment	treatment	NN	B-NP
chamber	chamber	NN	I-NP
include	include	VBP	0
a	a	DT	0
load	load	NN	0
chamber	chamber	NN	0
162	162	CD	0
for	for	IN	0
providing	providing	VBG	0
a	a	DT	0
substrate	substrate	NN	0
,	,	,	0
an	an	DT	0
unload	unload	JJ	0
chamber	chamber	NN	0
163	163	CD	0
for	for	IN	0
collecting	collecting	VBG	0
a	a	DT	0
substrate	substrate	NN	0
,	,	,	0
a	a	DT	0
thermal	thermal	JJ	B-NP
treatment	treatment	NN	I-NP
chamber	chamber	NN	I-NP
168	168	CD	0
,	,	,	0
a	a	DT	0
plasma	plasma	JJ	B-NP
treatment	treatment	NN	I-NP
chamber	chamber	NN	I-NP
172	172	CD	0
,	,	,	0
film	film	NN	0
forming	forming	VBG	B-NP
treatment	treatment	NN	I-NP
chamber	chamber	NN	I-NP
169	169	CD	0
to	to	TO	0
175	175	CD	0
for	for	IN	0
vapor-depositing	vapor-depositing	JJ	0
an	an	DT	0
EL	EL	NNP	B-NP
material	material	NN	I-NP
,	,	,	0
and	and	CC	0
a	a	DT	0
film	film	NN	0
forming	forming	VBG	B-NP
treatment	treatment	NN	I-NP
chamber	chamber	NN	I-NP
176	176	CD	0
for	for	IN	0
forming	forming	VBG	0
a	a	DT	0
conductive	conductive	JJ	B-NP
film	film	NN	I-NP
formed	formed	VBN	0
of	of	IN	0
aluminum	aluminum	NN	B-NP
or	or	CC	0
aluminum	aluminum	NN	B-NP
as	as	IN	0
a	a	DT	0
main	main	JJ	0
component	component	NN	0
as	as	IN	0
one	one	CD	0
electrode	electrode	NN	0
of	of	IN	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
.	.	.	0
Further	Further	RB	0
,	,	,	0
gate	gate	JJ	0
valves	valves	NNS	0
177a	177a	VBP	0
to	to	TO	0
177l	177l	CD	0
are	are	VBP	0
provided	provided	VBN	0
between	between	IN	0
the	the	DT	0
transfer	transfer	NN	B-NP
chamber	chamber	NN	I-NP
and	and	CC	0
each	each	DT	0
treatment	treatment	NN	B-NP
chamber	chamber	NN	I-NP
.	.	.	0
The	The	DT	0
pressure	pressure	NN	0
of	of	IN	0
each	each	DT	0
treatment	treatment	NN	B-NP
camber	camber	NN	I-NP
can	can	MD	0
be	be	VB	0
independently	independently	RB	0
controlled	controlled	VBN	0
,	,	,	0
thereby	thereby	RB	0
mutual	mutual	JJ	B-NP
contamination	contamination	NN	I-NP
between	between	IN	0
the	the	DT	0
treatment	treatment	NN	B-NP
chamber	chamber	NN	I-NP
is	is	VBZ	0
prevented	prevented	VBN	0
.	.	.	0
A	A	DT	0
substrate	substrate	NN	0
introduced	introduced	VBN	0
from	from	IN	0
the	the	DT	0
load	load	NN	0
chamber	chamber	NN	0
162	162	CD	0
to	to	TO	0
the	the	DT	0
transfer	transfer	NN	B-NP
chamber	chamber	NN	I-NP
161	161	CD	0
is	is	VBZ	0
transferred	transferred	VBN	0
to	to	TO	0
a	a	DT	0
predetermined	predetermined	JJ	0
treatment	treatment	NN	B-NP
chamber	chamber	NN	I-NP
by	by	IN	0
an	an	DT	0
arm	arm	NN	B-NP
type	type	NN	I-NP
transfer	transfer	NN	I-NP
unit	unit	NN	I-NP
193	193	CD	0
capable	capable	JJ	0
of	of	IN	0
rotating	rotating	NN	0
.	.	.	0
The	The	DT	0
substrate	substrate	NN	0
is	is	VBZ	0
transferred	transferred	VBN	0
by	by	IN	0
the	the	DT	0
transfer	transfer	NN	B-NP
unit	unit	NN	I-NP
193	193	CD	0
from	from	IN	0
a	a	DT	0
certain	certain	JJ	0
treatment	treatment	NN	B-NP
chamber	chamber	NN	I-NP
to	to	TO	0
another	another	DT	0
treatment	treatment	NN	B-NP
chamber	chamber	NN	I-NP
.	.	.	0
The	The	DT	0
transfer	transfer	NN	B-NP
chamber	chamber	NN	I-NP
160	160	CD	0
and	and	CC	0
161	161	CD	0
are	are	VBP	0
connected	connected	VBN	0
by	by	IN	0
a	a	DT	0
film	film	NN	0
forming	forming	VBG	B-NP
treatment	treatment	NN	I-NP
chamber	chamber	NN	I-NP
170	170	CD	0
,	,	,	0
where	where	WRB	0
the	the	DT	0
substrate	substrate	NN	0
is	is	VBZ	0
passed	passed	VBN	0
from	from	IN	0
the	the	DT	0
transfer	transfer	NN	B-NP
unit	unit	NN	I-NP
193	193	CD	0
to	to	TO	0
a	a	DT	0
transfer	transfer	NN	B-NP
unit	unit	NN	I-NP
194	194	CD	0
.	.	.	0
Each	Each	DT	0
treatment	treatment	NN	B-NP
chamber	chamber	NN	I-NP
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
transfer	transfer	NN	B-NP
chamber	chamber	NN	I-NP
160	160	CD	0
and	and	CC	0
161	161	CD	0
is	is	VBZ	0
kept	kept	VBN	0
in	in	IN	0
a	a	DT	0
reduced	reduced	JJ	0
pressure	pressure	NN	B-NP
state	state	NN	I-NP
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
in	in	IN	0
this	this	DT	0
vapor	vapor	JJ	B-NP
deposition	deposition	JJ	I-NP
apparatus	apparatus	NN	I-NP
,	,	,	0
film	film	NN	0
forming	forming	VBG	B-NP
treatment	treatment	NN	I-NP
of	of	IN	0
an	an	DT	0
EL	EL	NNP	B-NP
layer	layer	NN	I-NP
can	can	MD	0
be	be	VB	0
performed	performed	VBN	0
continuously	continuously	RB	0
without	without	IN	0
exposing	exposing	VBG	0
a	a	DT	0
substrate	substrate	NN	0
to	to	TO	0
the	the	DT	0
air	air	NN	0
.	.	.	0
A	A	DT	0
display	display	NN	B-NP
panel	panel	NN	I-NP
in	in	IN	0
which	which	WDT	0
an	an	DT	0
EL	EL	NNP	B-NP
layer	layer	NN	I-NP
has	has	VBZ	0
been	been	VBN	0
formed	formed	VBN	0
may	may	MD	0
deteriorate	deteriorate	VB	0
by	by	IN	0
moisture	moisture	NN	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
a	a	DT	0
sealing	sealing	JJ	0
treatment	treatment	NN	B-NP
chamber	chamber	NN	I-NP
165	165	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
transfer	transfer	NN	B-NP
chamber	chamber	NN	I-NP
161	161	CD	0
for	for	IN	0
performing	performing	VBG	0
sealing	sealing	JJ	0
treatment	treatment	NN	0
to	to	TO	0
keep	keep	VB	0
the	the	DT	0
quality	quality	NN	0
before	before	IN	0
contact	contact	NN	0
with	with	IN	0
the	the	DT	0
air	air	NN	0
.	.	.	0
The	The	DT	0
sealing	sealing	JJ	0
chamber	chamber	NN	0
165	165	CD	0
is	is	VBZ	0
kept	kept	VBN	0
at	at	IN	0
an	an	DT	0
atmospheric	atmospheric	JJ	B-NP
pressure	pressure	NN	I-NP
or	or	CC	0
a	a	DT	0
reduced	reduced	JJ	0
pressure	pressure	NN	B-NP
close	close	NN	I-NP
to	to	TO	0
the	the	DT	0
atmospheric	atmospheric	JJ	B-NP
pressure	pressure	NN	I-NP
,	,	,	0
therefore	therefore	RB	0
,	,	,	0
an	an	DT	0
intermediate	intermediate	JJ	0
chamber	chamber	NN	0
164	164	CD	0
is	is	VBZ	0
provided	provided	VBN	0
between	between	IN	0
the	the	DT	0
transfer	transfer	NN	B-NP
chamber	chamber	NN	I-NP
161	161	CD	0
and	and	CC	0
the	the	DT	0
sealing	sealing	JJ	0
treatment	treatment	NN	B-NP
chamber	chamber	NN	I-NP
165	165	CD	0
.	.	.	0
The	The	DT	0
intermediate	intermediate	JJ	0
chamber	chamber	NN	0
164	164	CD	0
is	is	VBZ	0
provided	provided	VBN	0
for	for	IN	0
passing	passing	VBG	0
the	the	DT	0
substrate	substrate	NN	0
and	and	CC	0
buffering	buffering	VBG	0
the	the	DT	0
pressure	pressure	NN	0
between	between	IN	0
the	the	DT	0
chambers	chambers	NNS	0
.	.	.	0
The	The	DT	0
load	load	NN	0
chamber	chamber	NN	0
162	162	CD	0
,	,	,	0
the	the	DT	0
unload	unload	JJ	0
chamber	chamber	NN	0
163	163	CD	0
,	,	,	0
the	the	DT	0
transfer	transfer	NN	B-NP
chamber	chamber	NN	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
film	film	NN	0
forming	forming	VBG	B-NP
treatment	treatment	NN	I-NP
chamber	chamber	NN	I-NP
are	are	VBP	0
provided	provided	VBN	0
with	with	IN	0
exhausting	exhausting	JJ	0
units	units	NNS	0
for	for	IN	0
keeping	keeping	VBG	0
the	the	DT	0
reduced	reduced	JJ	0
pressure	pressure	NN	0
.	.	.	0
As	As	IN	0
an	an	DT	0
exhausting	exhausting	JJ	0
unit	unit	NN	0
,	,	,	0
various	various	JJ	0
vacuum	vacuum	NN	B-NP
pumps	pumps	NNS	0
such	such	JJ	0
as	as	IN	0
a	a	DT	0
dry	dry	JJ	0
pump	pump	NN	0
,	,	,	0
a	a	DT	0
turbo	turbo	JJ	0
molecular	molecular	JJ	B-NP
pump	pump	NN	I-NP
,	,	,	0
and	and	CC	0
a	a	DT	0
diffusion	diffusion	JJ	B-NP
pump	pump	NN	I-NP
can	can	MD	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
vapor	vapor	JJ	B-NP
deposition	deposition	NN	I-NP
apparatus	apparatus	VBP	I-NP
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
32	32	CD	0
,	,	,	0
the	the	DT	0
number	number	NN	0
and	and	CC	0
treatment	treatment	NN	B-NP
chamber	chamber	NN	I-NP
constitution	constitution	NN	I-NP
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
transfer	transfer	NN	0
cambers	cambers	VBD	0
160	160	CD	0
and	and	CC	0
161	161	CD	0
may	may	MD	0
be	be	VB	0
combined	combined	VBN	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
a	a	DT	0
stacked-layer	stacked-layer	JJ	B-NP
structure	structure	NN	I-NP
of	of	IN	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
.	.	.	0
An	An	DT	0
example	example	NN	0
of	of	IN	0
the	the	DT	0
combination	combination	NN	0
is	is	VBZ	0
described	described	VBN	0
below	below	RB	0
.	.	.	0
The	The	DT	0
thermal	thermal	JJ	B-NP
treatment	treatment	NN	I-NP
chamber	chamber	NN	I-NP
168	168	CD	0
performs	performs	CD	0
degasification	degasification	JJ	B-NP
treatment	treatment	NN	I-NP
by	by	IN	0
heating	heating	VBG	0
a	a	DT	0
substrate	substrate	NN	0
over	over	IN	0
which	which	WDT	0
a	a	DT	0
lower	lower	JJR	0
electrode	electrode	NN	0
,	,	,	0
an	an	DT	0
insulating	insulating	JJ	0
partition	partition	NN	0
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	NN	0
is	is	VBZ	0
formed	formed	VBN	0
.	.	.	0
The	The	DT	0
plasma	plasma	JJ	B-NP
treatment	treatment	NN	I-NP
chamber	chamber	NN	I-NP
172	172	CD	0
performs	performs	CD	0
plasma	plasma	JJ	B-NP
treatment	treatment	NN	I-NP
with	with	IN	0
rare	rare	JJ	0
gas	gas	NN	0
or	or	CC	0
oxygen	oxygen	NN	B-NP
to	to	TO	0
the	the	DT	0
surface	surface	NN	0
of	of	IN	0
the	the	DT	0
lower	lower	JJR	0
electrode	electrode	NN	0
.	.	.	0
This	This	DT	0
plasma	plasma	JJ	B-NP
treatment	treatment	NN	I-NP
is	is	VBZ	0
performed	performed	VBN	0
for	for	IN	0
cleaning	cleaning	VBG	0
the	the	DT	0
surface	surface	NN	0
,	,	,	0
stabilizing	stabilizing	VBG	0
the	the	DT	0
surface	surface	NN	0
condition	condition	NN	0
,	,	,	0
and	and	CC	0
stabilizing	stabilizing	VBG	0
the	the	DT	0
surface	surface	NN	0
physically	physically	NNS	0
or	or	CC	0
chemically	chemically	NNS	0
(	(	-LRB-	0
for	for	IN	0
example	example	NN	0
,	,	,	0
a	a	DT	0
work	work	NN	B-NP
function	function	NN	I-NP
or	or	CC	0
the	the	DT	0
like	like	JJ	0
)	)	-RRB-	0
.	.	.	0
The	The	DT	0
film	film	NN	0
forming	forming	VBG	B-NP
treatment	treatment	NN	I-NP
chamber	chamber	NN	I-NP
169	169	CD	0
is	is	VBZ	0
a	a	DT	0
treatment	treatment	NN	B-NP
chamber	chamber	NN	I-NP
for	for	IN	0
forming	forming	VBG	0
an	an	DT	0
electrode	electrode	JJ	B-NP
buffer	buffer	NN	I-NP
layer	layer	NN	I-NP
which	which	WDT	0
contacts	contacts	VBD	0
one	one	CD	0
electrode	electrode	NN	0
of	of	IN	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
.	.	.	0
The	The	DT	0
electrode	electrode	JJ	B-NP
buffer	buffer	NN	I-NP
layer	layer	NN	I-NP
has	has	VBZ	0
a	a	DT	0
injecting	injecting	VBG	B-NP
property	property	NN	I-NP
carrier	carrier	NN	I-NP
(	(	-LRB-	0
a	a	DT	0
hole	hole	NN	0
injecting	injecting	VBG	B-NP
property	property	NN	I-NP
or	or	CC	0
an	an	DT	0
electron	electron	JJ	0
injecting	injecting	JJ	0
property	property	NN	0
)	)	-RRB-	0
and	and	CC	0
suppresses	suppresses	VBG	0
a	a	DT	0
short-circuit	short-circuit	JJ	0
and	and	CC	0
a	a	DT	0
dark	dark	JJ	0
spot	spot	NN	0
defect	defect	NN	0
of	of	IN	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
.	.	.	0
The	The	DT	0
electrode	electrode	JJ	B-NP
buffer	buffer	NN	I-NP
layer	layer	NN	I-NP
is	is	VBZ	0
typically	typically	RB	0
formed	formed	VBN	0
of	of	IN	0
an	an	DT	0
organic	organic	JJ	B-NP
and	and	CC	0
inorganic	inorganic	JJ	B-NP
mixture	mixture	NN	I-NP
material	material	NN	I-NP
so	so	RB	0
as	as	RB	0
to	to	TO	0
have	have	VB	0
a	a	DT	0
resistance	resistance	NN	0
of	of	IN	0
5	5	CD	0
104	104	CD	0
to	to	TO	0
1	1	CD	0
106	106	CD	0
cm	cm	NN	0
with	with	IN	0
a	a	DT	0
thickness	thickness	NN	0
of	of	IN	0
30	30	CD	0
to	to	TO	0
300	300	CD	0
nm	nm	NN	B-NP
.	.	.	0
The	The	DT	0
film	film	NN	0
forming	forming	VBG	B-NP
chamber	chamber	NN	I-NP
171	171	CD	0
is	is	VBZ	0
a	a	DT	0
treatment	treatment	NN	B-NP
chamber	chamber	NN	I-NP
for	for	IN	0
forming	forming	VBG	0
a	a	DT	0
hole	hole	NN	0
transporting	transporting	VBG	B-NP
layer	layer	NN	I-NP
.	.	.	0
A	A	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
layer	layer	NN	0
of	of	IN	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
has	has	VBZ	0
a	a	DT	0
different	different	JJ	0
structure	structure	NN	0
depending	depending	VBG	0
on	on	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
a	a	DT	0
mono-color	mono-color	JJ	B-NP
light	light	JJ	0
emission	emission	NN	0
and	and	CC	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
white	white	JJ	0
light	light	JJ	0
emission	emission	NN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
vapor	vapor	JJ	B-NP
deposition	deposition	JJ	I-NP
apparatus	apparatus	NN	I-NP
,	,	,	0
film	film	NN	0
forming	forming	VBG	B-NP
chamber	chamber	NN	I-NP
are	are	VBP	0
preferably	preferably	RB	0
arranged	arranged	VBN	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
the	the	DT	0
light	light	JJ	0
emission	emission	NN	B-NP
color	color	NN	I-NP
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
in	in	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
forming	forming	VBG	0
three	three	CD	0
kinds	kinds	NNS	0
of	of	IN	0
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
with	with	IN	0
different	different	JJ	0
light	light	JJ	0
emission	emission	NN	B-NP
color	color	NN	I-NP
in	in	IN	0
a	a	DT	0
display	display	NN	B-NP
panel	panel	NN	I-NP
,	,	,	0
light	light	JJ	0
emitting	emitting	JJ	0
layers	layers	NNS	0
corresponding	corresponding	JJ	0
to	to	TO	0
each	each	DT	0
light	light	JJ	0
emission	emission	NN	B-NP
color	color	NN	I-NP
is	is	VBZ	0
required	required	VBN	0
to	to	TO	0
be	be	VB	0
formed	formed	VBN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
the	the	DT	0
film	film	NN	0
forming	forming	VBG	B-NP
treatment	treatment	NN	I-NP
chamber	chamber	NN	I-NP
170	170	CD	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
for	for	IN	0
forming	forming	VBG	0
a	a	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
layer	layer	NN	0
,	,	,	0
the	the	DT	0
film	film	NN	0
forming	forming	VBG	B-NP
treatment	treatment	NN	I-NP
chamber	chamber	NN	I-NP
173	173	CD	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
for	for	IN	0
forming	forming	VBG	0
a	a	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
layer	layer	NN	0
,	,	,	0
and	and	CC	0
the	the	DT	0
film	film	NN	0
forming	forming	VBG	B-NP
treatment	treatment	NN	I-NP
chamber	chamber	NN	I-NP
174	174	CD	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
for	for	IN	0
forming	forming	VBG	0
a	a	DT	0
third	third	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
layer	layer	NN	0
.	.	.	0
By	By	IN	0
changing	changing	VBG	0
the	the	DT	0
film	film	NN	0
forming	forming	VBG	B-NP
treatment	treatment	NN	I-NP
chamber	chamber	NN	I-NP
for	for	IN	0
each	each	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
layer	layer	NN	0
,	,	,	0
mutual	mutual	JJ	B-NP
contamination	contamination	NN	I-NP
of	of	IN	0
different	different	JJ	0
light	light	JJ	0
emission	emission	NN	B-NP
material	material	JJ	I-NP
can	can	MD	0
be	be	VB	0
prevented	prevented	VBN	0
,	,	,	0
thereby	thereby	RB	0
the	the	DT	0
throughput	throughput	NN	B-NP
of	of	IN	0
the	the	DT	0
film	film	NN	0
forming	forming	VBG	B-NP
treatment	treatment	NN	I-NP
can	can	MD	0
be	be	VB	0
improved	improved	VBN	0
.	.	.	0
Further	Further	RB	0
,	,	,	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
film	film	NN	0
forming	forming	VBG	B-NP
treatment	treatment	NN	I-NP
chamber	chamber	NN	I-NP
170	170	CD	0
,	,	,	0
173	173	CD	0
,	,	,	0
and	and	CC	0
174	174	CD	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
for	for	IN	0
sequentially	sequentially	JJ	0
vapor-depositing	vapor-depositing	JJ	0
three	three	CD	0
kinds	kinds	NNS	0
of	of	IN	0
el	el	NNP	B-NP
material	material	JJ	I-NP
with	with	IN	0
different	different	JJ	0
light	light	JJ	0
emission	emission	NN	B-NP
color	color	NN	I-NP
.	.	.	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
vapor	vapor	JJ	B-NP
deposition	deposition	NN	I-NP
is	is	VBZ	0
performed	performed	VBN	0
by	by	IN	0
moving	moving	VBG	0
a	a	DT	0
shadow	shadow	NN	B-NP
mask	mask	NN	I-NP
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
a	a	DT	0
region	region	NN	0
to	to	TO	0
be	be	VB	0
deposited	deposited	NNS	0
.	.	.	0
In	In	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
forming	forming	VBG	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
which	which	WDT	0
exhibits	exhibits	VBZ	0
white	white	JJ	0
light	light	JJ	0
emission	emission	NN	0
,	,	,	0
light	light	JJ	0
emitting	emitting	JJ	0
layers	layers	NNS	0
with	with	IN	0
different	different	JJ	0
light	light	JJ	0
emission	emission	NN	B-NP
color	color	NN	I-NP
are	are	VBP	0
stacked	stacked	VBN	0
vertically	vertically	RB	0
.	.	.	0
In	In	IN	0
that	that	DT	0
case	case	NN	0
also	also	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
possible	possible	JJ	0
that	that	IN	0
an	an	DT	0
element	element	NN	B-NP
substrate	substrate	VBZ	I-NP
sequentially	sequentially	JJ	0
moves	moves	NNS	0
among	among	IN	0
the	the	DT	0
film	film	NN	0
forming	forming	VBG	B-NP
treatment	treatment	NN	I-NP
chamber	chamber	NN	I-NP
to	to	TO	0
form	form	VB	0
each	each	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
layer	layer	NN	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
different	different	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
layers	layers	NNS	0
can	can	MD	0
be	be	VB	0
continuously	continuously	RB	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
same	same	JJ	0
film	film	NN	0
forming	forming	VBG	B-NP
treatment	treatment	NN	I-NP
chamber	chamber	NN	I-NP
as	as	IN	0
well	well	RB	0
.	.	.	0
In	In	IN	0
the	the	DT	0
film	film	NN	0
forming	forming	VBG	B-NP
treatment	treatment	NN	I-NP
chamber	chamber	NN	I-NP
176	176	CD	0
,	,	,	0
an	an	DT	0
electrode	electrode	NN	0
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
EL	EL	NNP	B-NP
layer	layer	NN	I-NP
.	.	.	0
The	The	DT	0
electrode	electrode	NN	0
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
by	by	IN	0
an	an	DT	0
electron	electron	NN	B-NP
beam	beam	NN	I-NP
vapor	vapor	NN	I-NP
deposition	deposition	NN	I-NP
method	method	NN	I-NP
or	or	CC	0
a	a	DT	0
sputtering	sputtering	JJ	0
method	method	NN	0
,	,	,	0
but	but	CC	0
a	a	DT	0
resistance	resistance	NN	B-NP
thermal	thermal	NN	I-NP
vapor	vapor	VBP	I-NP
deposition	deposition	JJ	I-NP
method	method	NN	I-NP
is	is	VBZ	0
preferably	preferably	RB	0
used	used	VBN	0
.	.	.	0
The	The	DT	0
element	element	NN	B-NP
substrate	substrate	NN	I-NP
in	in	IN	0
which	which	WDT	0
up	up	RB	0
to	to	TO	0
the	the	DT	0
electrode	electrode	NN	0
has	has	VBZ	0
been	been	VBN	0
formed	formed	VBN	0
is	is	VBZ	0
transferred	transferred	VBN	0
into	into	IN	0
the	the	DT	0
sealing	sealing	JJ	0
treatment	treatment	NN	B-NP
chamber	chamber	NN	I-NP
165	165	CD	0
through	through	IN	0
the	the	DT	0
intermediate	intermediate	JJ	0
chamber	chamber	NN	0
164	164	CD	0
.	.	.	0
Inert	Inert	JJ	0
gas	gas	NN	0
such	such	JJ	0
as	as	IN	0
helium	helium	NN	B-NP
,	,	,	0
argon	argon	NN	0
,	,	,	0
neon	neon	NN	B-NP
,	,	,	0
or	or	CC	0
nitrogen	nitrogen	NN	B-NP
is	is	VBZ	0
filled	filled	VBN	0
in	in	IN	0
the	the	DT	0
sealing	sealing	JJ	0
treatment	treatment	NN	B-NP
chamber	chamber	NN	I-NP
165	165	CD	0
.	.	.	0
In	In	IN	0
such	such	PDT	0
an	an	DT	0
atmosphere	atmosphere	NN	B-NP
,	,	,	0
a	a	DT	0
sealing	sealing	JJ	0
substrate	substrate	NN	0
is	is	VBZ	0
attached	attached	VBN	0
to	to	TO	0
a	a	DT	0
side	side	NN	0
of	of	IN	0
the	the	DT	0
element	element	NN	B-NP
substrate	substrate	NN	I-NP
where	where	WRB	0
the	the	DT	0
EL	EL	NNP	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
sealed	sealed	JJ	0
condition	condition	NN	0
,	,	,	0
inert	inert	JJ	0
gas	gas	NN	0
or	or	CC	0
a	a	DT	0
resin	resin	NN	0
material	material	NN	0
may	may	MD	0
be	be	VB	0
filled	filled	VBN	0
between	between	IN	0
the	the	DT	0
element	element	NN	B-NP
substrate	substrate	NN	I-NP
and	and	CC	0
the	the	DT	0
sealing	sealing	JJ	0
substrate	substrate	NN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
sealing	sealing	JJ	0
treatment	treatment	NN	B-NP
chamber	chamber	NN	I-NP
165	165	CD	0
,	,	,	0
a	a	DT	0
dispenser	dispenser	NN	0
for	for	IN	0
drawing	drawing	VBG	0
a	a	DT	0
sealing	sealing	JJ	0
material	material	NN	0
,	,	,	0
a	a	DT	0
mechanical	mechanical	JJ	B-NP
component	component	NN	I-NP
such	such	JJ	0
as	as	IN	0
an	an	DT	0
arm	arm	NN	0
or	or	CC	0
a	a	DT	0
fixing	fixing	JJ	0
stage	stage	NN	0
for	for	IN	0
fixing	fixing	VBG	0
the	the	DT	0
sealing	sealing	JJ	0
substrate	substrate	NNS	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
oppose	oppose	VB	0
the	the	DT	0
element	element	NN	B-NP
substrate	substrate	NN	I-NP
,	,	,	0
a	a	DT	0
dispenser	dispenser	NN	0
or	or	CC	0
a	a	DT	0
spin	spin	NN	B-NP
coater	coater	NN	I-NP
for	for	IN	0
filling	filling	VBG	0
the	the	DT	0
resin	resin	NN	0
material	material	NN	0
,	,	,	0
and	and	CC	0
the	the	DT	0
like	like	JJ	0
are	are	VBP	0
provided	provided	VBN	0
.	.	.	0
FIG.	FIG.	CD	0
33	33	CD	0
shows	shows	NNS	0
an	an	DT	0
internal	internal	JJ	B-NP
structure	structure	NN	I-NP
of	of	IN	0
the	the	DT	0
film	film	NN	0
forming	forming	VBG	B-NP
treatment	treatment	NN	I-NP
chamber	chamber	NN	I-NP
.	.	.	0
The	The	DT	0
film	film	NN	0
forming	forming	VBG	B-NP
treatment	treatment	NN	I-NP
chamber	chamber	NN	I-NP
is	is	VBZ	0
kept	kept	VBN	0
at	at	IN	0
a	a	DT	0
reduced	reduced	JJ	0
pressure	pressure	NN	0
.	.	.	0
A	A	DT	0
space	space	NN	B-NP
sandwiched	sandwiched	NN	I-NP
between	between	IN	0
a	a	DT	0
top	top	JJ	0
plate	plate	NN	0
191	191	CD	0
and	and	CC	0
a	a	DT	0
bottom	bottom	JJ	0
plate	plate	NN	0
192	192	CD	0
is	is	VBZ	0
the	the	DT	0
interior	interior	NN	0
which	which	WDT	0
is	is	VBZ	0
kept	kept	VBN	0
at	at	IN	0
a	a	DT	0
reduced	reduced	JJ	0
pressure	pressure	NN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
treatment	treatment	NN	B-NP
chamber	chamber	NN	I-NP
,	,	,	0
one	one	CD	0
or	or	CC	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
evaporation	evaporation	JJ	B-NP
source	source	NN	I-NP
is	is	VBZ	0
provided	provided	VBN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
forming	forming	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
layers	layers	NNS	0
with	with	IN	0
different	different	JJ	0
composition	composition	NN	B-NP
or	or	CC	0
co-depositing	co-depositing	JJ	0
different	different	JJ	0
materials	materials	NNS	0
,	,	,	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
evaporation	evaporation	JJ	B-NP
source	source	NN	I-NP
are	are	VBP	0
preferably	preferably	RB	0
provided	provided	VBN	0
.	.	.	0
In	In	IN	0
FIG.	FIG.	CD	0
33	33	CD	0
,	,	,	0
evaporation	evaporation	JJ	B-NP
source	source	NN	I-NP
181a	181a	RB	0
,	,	,	0
181b	181b	NNP	0
,	,	,	0
and	and	CC	0
181c	181c	NNP	0
are	are	VBP	0
fitted	fitted	VBN	0
in	in	IN	0
an	an	DT	0
evaporation	evaporation	JJ	B-NP
source	source	NN	I-NP
holder	holder	NN	I-NP
180	180	CD	0
.	.	.	0
The	The	DT	0
evaporation	evaporation	JJ	B-NP
source	source	NN	I-NP
holder	holder	NN	I-NP
180	180	CD	0
is	is	VBZ	0
held	held	VBN	0
by	by	IN	0
a	a	DT	0
multi-joint	multi-joint	JJ	B-NP
arm	arm	NN	I-NP
183	183	CD	0
.	.	.	0
The	The	DT	0
multi-joint	multi-joint	JJ	B-NP
arm	arm	NN	I-NP
183	183	CD	0
can	can	MD	0
freely	freely	RB	0
move	move	VB	0
the	the	DT	0
evaporation	evaporation	JJ	B-NP
source	source	NN	I-NP
holder	holder	NN	I-NP
180	180	CD	0
within	within	IN	0
its	its	PRP$	0
movable	movable	JJ	0
region	region	NN	0
by	by	IN	0
extending	extending	VBG	0
and	and	CC	0
contracting	contracting	VBG	0
the	the	DT	0
joints	joints	NNS	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
a	a	DT	0
distance	distance	NN	B-NP
sensor	sensor	VBD	I-NP
182	182	CD	0
may	may	MD	0
be	be	VB	0
provided	provided	VBN	0
in	in	IN	0
the	the	DT	0
evaporation	evaporation	JJ	B-NP
source	source	NN	I-NP
holder	holder	NN	I-NP
180	180	CD	0
to	to	TO	0
monitor	monitor	VB	0
a	a	DT	0
distance	distance	NN	0
between	between	IN	0
the	the	DT	0
evaporation	evaporation	JJ	B-NP
source	source	NN	I-NP
181a	181a	VBP	0
to	to	TO	0
181c	181c	CD	0
and	and	CC	0
a	a	DT	0
substrate	substrate	JJ	0
189	189	CD	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
control	control	VB	0
an	an	DT	0
vapor	vapor	JJ	B-NP
deposition	deposition	NN	I-NP
optimum	optimum	JJ	I-NP
distance	distance	NN	I-NP
.	.	.	0
In	In	IN	0
that	that	DT	0
case	case	NN	0
,	,	,	0
the	the	DT	0
multi-joint	multi-joint	JJ	B-NP
arm	arm	NN	I-NP
may	may	MD	0
move	move	VB	0
in	in	IN	0
top	top	JJ	0
and	and	CC	0
bottom	bottom	JJ	0
directions	directions	NNS	0
(	(	-LRB-	0
Z	Z	NNP	B-NP
direction	direction	NN	I-NP
)	)	-RRB-	0
as	as	IN	0
well	well	RB	0
.	.	.	0
A	A	DT	0
substrate	substrate	JJ	0
stage	stage	NN	0
186	186	CD	0
and	and	CC	0
a	a	DT	0
substrate	substrate	JJ	0
chuck	chuck	NN	0
187	187	CD	0
as	as	IN	0
a	a	DT	0
pair	pair	NN	0
fix	fix	VB	0
the	the	DT	0
substrate	substrate	JJ	0
189	189	CD	0
.	.	.	0
The	The	DT	0
substrate	substrate	JJ	0
stage	stage	NN	0
186	186	CD	0
may	may	MD	0
be	be	VB	0
constituted	constituted	VBN	0
with	with	IN	0
a	a	DT	0
heater	heater	NN	0
incorporated	incorporated	VBN	0
therein	therein	RB	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
substrate	substrate	JJ	0
189	189	CD	0
can	can	MD	0
be	be	VB	0
heated	heated	VBN	0
.	.	.	0
The	The	DT	0
substrate	substrate	JJ	0
189	189	CD	0
is	is	VBZ	0
released	released	VBN	0
by	by	IN	0
the	the	DT	0
substrate	substrate	JJ	0
chuck	chuck	NN	0
187	187	CD	0
and	and	CC	0
transferred	transferred	VBN	0
while	while	IN	0
being	being	VBG	0
fixed	fixed	VBN	B-NP
in	in	IN	0
the	the	DT	0
substrate	substrate	JJ	0
stage	stage	NN	0
186	186	CD	0
.	.	.	0
A	A	DT	0
shadow	shadow	NN	B-NP
mask	mask	NN	I-NP
190	190	CD	0
provided	provided	VBN	0
with	with	IN	0
an	an	DT	0
opening	opening	NN	0
formed	formed	VBN	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
a	a	DT	0
pattern	pattern	NN	0
to	to	TO	0
be	be	VB	0
deposited	deposited	NNS	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
as	as	RB	0
required	required	VBN	0
.	.	.	0
In	In	IN	0
that	that	DT	0
case	case	NN	0
,	,	,	0
the	the	DT	0
shadow	shadow	NN	B-NP
mask	mask	NN	I-NP
190	190	CD	0
is	is	VBZ	0
provided	provided	VBN	0
between	between	IN	0
the	the	DT	0
substrate	substrate	JJ	0
189	189	CD	0
and	and	CC	0
the	the	DT	0
evaporation	evaporation	JJ	B-NP
source	source	NN	I-NP
181a	181a	VBP	0
to	to	TO	0
181c	181c	CD	0
.	.	.	0
The	The	DT	0
shadow	shadow	NN	B-NP
mask	mask	NN	I-NP
190	190	CD	0
is	is	VBZ	0
fixed	fixed	VBN	B-NP
tightly	tightly	RB	0
or	or	CC	0
with	with	IN	0
a	a	DT	0
certain	certain	JJ	0
distance	distance	NN	0
to	to	TO	0
the	the	DT	0
substrate	substrate	JJ	0
189	189	CD	0
by	by	IN	0
a	a	DT	0
mask	mask	NN	0
chuck	chuck	VBD	0
188	188	CD	0
.	.	.	0
When	When	WRB	0
the	the	DT	0
shadow	shadow	NN	B-NP
mask	mask	NN	I-NP
190	190	CD	0
requires	requires	VBZ	0
alignment	alignment	VBN	0
,	,	,	0
a	a	DT	0
camera	camera	NN	0
is	is	VBZ	0
provided	provided	VBN	0
in	in	IN	0
the	the	DT	0
treatment	treatment	NN	B-NP
chamber	chamber	NN	I-NP
and	and	CC	0
a	a	DT	0
positioning	positioning	JJ	0
unit	unit	NN	0
is	is	VBZ	0
provided	provided	VBN	0
for	for	IN	0
the	the	DT	0
mask	mask	NN	0
chuck	chuck	VBD	0
188	188	CD	0
for	for	IN	0
slightly	slightly	RB	0
moving	moving	VBG	0
the	the	DT	0
shadow	shadow	NN	B-NP
mask	mask	NN	I-NP
190	190	CD	0
in	in	IN	0
X-Y-	X-Y-	JJ	B-NP
direction	direction	NN	I-NP
.	.	.	0
An	An	DT	0
supplying	supplying	VBG	B-NP
unit	unit	NN	I-NP
evaporation	evaporation	JJ	I-NP
material	material	NN	I-NP
for	for	IN	0
continuously	continuously	RB	0
supplying	supplying	VBG	0
an	an	DT	0
evaporation	evaporation	JJ	B-NP
material	material	NN	I-NP
to	to	TO	0
the	the	DT	0
evaporation	evaporation	JJ	B-NP
source	source	NN	I-NP
is	is	VBZ	0
attached	attached	VBN	0
to	to	TO	0
the	the	DT	0
evaporation	evaporation	JJ	B-NP
source	source	NN	I-NP
181a	181a	RB	0
,	,	,	0
181b	181b	NNP	0
,	,	,	0
and	and	CC	0
181c	181c	NNP	0
.	.	.	0
The	The	DT	0
supplying	supplying	VBG	B-NP
unit	unit	NN	I-NP
evaporation	evaporation	JJ	I-NP
material	material	NN	I-NP
includes	includes	VBZ	0
supplying	supplying	VBG	B-NP
source	source	NN	I-NP
evaporation	evaporation	JJ	I-NP
material	material	NN	I-NP
185a	185a	RB	0
,	,	,	0
185b	185b	NNP	0
,	,	,	0
and	and	CC	0
185c	185c	NNP	0
which	which	WDT	0
are	are	VBP	0
provided	provided	VBN	0
apart	apart	RP	0
from	from	IN	0
the	the	DT	0
evaporation	evaporation	JJ	B-NP
source	source	NN	I-NP
181a	181a	RB	0
,	,	,	0
181b	181b	NNP	0
,	,	,	0
and	and	CC	0
181c	181c	NNP	0
,	,	,	0
and	and	CC	0
a	a	DT	0
material	material	NN	0
supplying	supplying	VBG	B-NP
tube	tube	NN	I-NP
184	184	CD	0
which	which	WDT	0
connects	connects	VBZ	0
between	between	IN	0
them	them	PRP	0
.	.	.	0
The	The	DT	0
material	material	NN	0
supplying	supplying	VBG	B-NP
source	source	NN	I-NP
185a	185a	RB	0
,	,	,	0
185b	185b	NNP	0
,	,	,	0
and	and	CC	0
185c	185c	NNP	0
are	are	VBP	0
typically	typically	RB	0
provided	provided	VBN	0
corresponding	corresponding	JJ	0
to	to	TO	0
the	the	DT	0
evaporation	evaporation	JJ	B-NP
source	source	NN	I-NP
181a	181a	RB	0
,	,	,	0
181b	181b	NNP	0
,	,	,	0
and	and	CC	0
181c	181c	NNP	0
.	.	.	0
In	In	IN	0
FIG.	FIG.	CD	0
33	33	CD	0
,	,	,	0
the	the	DT	0
material	material	NN	0
supplying	supplying	VBG	0
source	source	NN	0
185a	185a	NN	0
and	and	CC	0
the	the	DT	0
evaporation	evaporation	JJ	B-NP
source	source	NN	I-NP
181a	181a	VBZ	0
correspond	correspond	VBN	0
to	to	TO	0
each	each	DT	0
other	other	JJ	0
.	.	.	0
The	The	DT	0
same	same	JJ	0
applies	applies	NN	0
to	to	TO	0
the	the	DT	0
material	material	NN	0
supplying	supplying	VBG	0
source	source	NN	0
185b	185b	NN	0
and	and	CC	0
the	the	DT	0
evaporation	evaporation	JJ	0
source	source	NN	0
181b	181b	NN	0
,	,	,	0
and	and	CC	0
the	the	DT	0
material	material	NN	0
supplying	supplying	VBG	0
source	source	NN	0
185c	185c	NN	0
and	and	CC	0
the	the	DT	0
evaporation	evaporation	JJ	0
source	source	NN	0
181c	181c	NN	0
.	.	.	0
The	The	DT	0
evaporation	evaporation	JJ	B-NP
material	material	NN	I-NP
can	can	MD	0
be	be	VB	0
supplied	supplied	VBN	0
by	by	IN	0
an	an	DT	0
air	air	NN	0
current	current	JJ	0
transfer	transfer	NN	B-NP
method	method	NN	I-NP
,	,	,	0
an	an	DT	0
aerosol	aerosol	JJ	0
method	method	NN	0
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
By	By	IN	0
the	the	DT	0
air	air	NN	0
current	current	JJ	0
transfer	transfer	NN	B-NP
method	method	NN	I-NP
,	,	,	0
impalpable	impalpable	JJ	0
powder	powder	NN	0
of	of	IN	0
the	the	DT	0
evaporation	evaporation	JJ	B-NP
material	material	NN	I-NP
is	is	VBZ	0
transferred	transferred	VBN	0
over	over	IN	0
the	the	DT	0
air	air	NN	0
current	current	JJ	0
such	such	JJ	0
as	as	IN	0
inert	inert	JJ	0
gas	gas	NN	0
to	to	TO	0
the	the	DT	0
evaporation	evaporation	JJ	B-NP
source	source	NN	I-NP
181a	181a	RB	0
,	,	,	0
181b	181b	NNP	0
,	,	,	0
and	and	CC	0
181c	181c	NNP	0
.	.	.	0
By	By	IN	0
the	the	DT	0
aerosol	aerosol	JJ	0
method	method	NN	0
,	,	,	0
a	a	DT	0
material	material	NN	B-NP
liquid	liquid	NN	I-NP
in	in	IN	0
which	which	WDT	0
the	the	DT	0
evaporation	evaporation	JJ	B-NP
material	material	NN	I-NP
is	is	VBZ	0
dissolved	dissolved	VBN	0
or	or	CC	0
dispersed	dispersed	NN	0
in	in	IN	0
a	a	DT	0
solvent	solvent	NN	B-NP
is	is	VBZ	0
transferred	transferred	VBN	0
and	and	CC	0
formed	formed	VBN	0
into	into	IN	0
aerosol	aerosol	NN	0
by	by	IN	0
a	a	DT	0
sprayer	sprayer	NN	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
solvent	solvent	JJ	0
in	in	IN	0
the	the	DT	0
aerosol	aerosol	NN	0
is	is	VBZ	0
vaporized	vaporized	VBN	0
to	to	TO	0
be	be	VB	0
deposited	deposited	NNS	0
.	.	.	0
In	In	IN	0
either	either	DT	0
case	case	NN	0
,	,	,	0
a	a	DT	0
heating	heating	NN	B-NP
unit	unit	NN	I-NP
is	is	VBZ	0
provided	provided	VBN	0
for	for	IN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
evaporation	evaporation	JJ	B-NP
source	source	NN	I-NP
181a	181a	RB	0
,	,	,	0
181b	181b	NNP	0
,	,	,	0
and	and	CC	0
181c	181c	NNP	0
,	,	,	0
which	which	WDT	0
vaporizes	vaporizes	VBZ	0
the	the	DT	0
transferred	transferred	VBN	B-NP
evaporation	evaporation	JJ	I-NP
material	material	NN	I-NP
to	to	TO	0
be	be	VB	0
formed	formed	VBN	0
as	as	IN	0
a	a	DT	0
film	film	NN	0
over	over	IN	0
the	the	DT	0
substrate	substrate	JJ	0
189	189	CD	0
.	.	.	0
In	In	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
FIG.	FIG.	CD	0
33	33	CD	0
,	,	,	0
the	the	DT	0
material	material	NN	0
supplying	supplying	VBG	B-NP
tube	tube	NN	I-NP
184	184	CD	0
is	is	VBZ	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
narrow	narrow	JJ	0
tube	tube	NN	0
which	which	WDT	0
can	can	MD	0
be	be	VB	0
flexibly	flexibly	JJ	0
bent	bent	NN	0
and	and	CC	0
has	has	VBZ	0
enough	enough	RB	0
rigidity	rigidity	VBN	0
not	not	RB	0
to	to	TO	0
be	be	VB	0
deformed	deformed	VBN	0
even	even	RB	0
in	in	IN	0
the	the	DT	0
reduced	reduced	JJ	0
pressure	pressure	NN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
applying	applying	VBG	0
the	the	DT	0
air	air	NN	0
current	current	JJ	0
transfer	transfer	NN	B-NP
method	method	NN	I-NP
or	or	CC	0
the	the	DT	0
aerosol	aerosol	JJ	0
method	method	NN	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
preferable	preferable	VBN	0
that	that	IN	0
the	the	DT	0
films	films	NNS	0
be	be	VB	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
film	film	NN	0
forming	forming	VBG	B-NP
treatment	treatment	NN	I-NP
chamber	chamber	NN	I-NP
at	at	IN	0
an	an	DT	0
atmospheric	atmospheric	JJ	B-NP
pressure	pressure	NN	I-NP
or	or	CC	0
lower	lower	JJR	0
,	,	,	0
and	and	CC	0
preferably	preferably	RB	0
at	at	IN	0
a	a	DT	0
reduced	reduced	JJ	0
pressure	pressure	NN	0
of	of	IN	0
133	133	CD	0
to	to	TO	0
13300	13300	CD	0
Pa	Pa	NNP	0
.	.	.	0
The	The	DT	0
film	film	NN	0
forming	forming	VBG	B-NP
treatment	treatment	NN	I-NP
chamber	chamber	NN	I-NP
is	is	VBZ	0
filled	filled	VBN	0
with	with	IN	0
inert	inert	JJ	0
gas	gas	NN	0
such	such	JJ	0
as	as	IN	0
helium	helium	NN	B-NP
,	,	,	0
argon	argon	NN	0
,	,	,	0
neon	neon	NN	B-NP
,	,	,	0
krypton	krypton	NN	B-NP
,	,	,	0
xenon	xenon	NN	B-NP
,	,	,	0
or	or	CC	0
nitrogen	nitrogen	NN	B-NP
.	.	.	0
Alternatively	Alternatively	RB	0
,	,	,	0
the	the	DT	0
pressure	pressure	NN	0
can	can	MD	0
be	be	VB	0
controlled	controlled	VBN	0
while	while	IN	0
supplying	supplying	VBG	0
the	the	DT	0
gas	gas	NN	0
(	(	-LRB-	0
exhausting	exhausting	NN	0
at	at	IN	0
the	the	DT	0
same	same	JJ	0
time	time	NN	0
)	)	-RRB-	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
the	the	DT	0
film	film	NN	0
forming	forming	VBG	B-NP
treatment	treatment	NN	I-NP
chamber	chamber	NN	I-NP
for	for	IN	0
forming	forming	VBG	0
an	an	DT	0
oxide	oxide	JJ	B-NP
film	film	NN	I-NP
may	may	MD	0
have	have	VB	0
an	an	DT	0
oxygen	oxygen	NN	B-NP
atmosphere	atmosphere	NN	I-NP
by	by	IN	0
introducing	introducing	VBG	B-NP
gas	gas	NN	I-NP
such	such	JJ	0
as	as	IN	0
oxygen	oxygen	NN	B-NP
and	and	CC	0
nitrous	nitrous	JJ	B-NP
oxide	oxide	NN	I-NP
.	.	.	0
Further	Further	RB	0
,	,	,	0
gas	gas	NN	0
such	such	JJ	0
as	as	IN	0
hydrogen	hydrogen	NN	B-NP
may	may	MD	0
be	be	VB	0
introduced	introduced	VBN	0
in	in	IN	0
the	the	DT	0
film	film	NN	0
forming	forming	VBG	B-NP
treatment	treatment	NN	I-NP
chamber	chamber	NN	I-NP
for	for	IN	0
vapor-depositing	vapor-depositing	JJ	0
an	an	DT	0
organic	organic	JJ	B-NP
material	material	NN	I-NP
so	so	RB	0
as	as	RB	0
to	to	TO	0
have	have	VB	0
a	a	DT	0
reducing	reducing	VBG	B-NP
atmosphere	atmosphere	NN	I-NP
.	.	.	0
As	As	IN	0
other	other	JJ	0
methods	methods	NNS	0
for	for	IN	0
supplying	supplying	VBG	0
an	an	DT	0
evaporation	evaporation	JJ	B-NP
material	material	NN	I-NP
,	,	,	0
a	a	DT	0
screw	screw	NN	0
may	may	MD	0
be	be	VB	0
provided	provided	VBN	0
in	in	IN	0
the	the	DT	0
material	material	NN	0
supplying	supplying	VBG	B-NP
tube	tube	NN	I-NP
184	184	CD	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
continuously	continuously	RB	0
push	push	VB	0
the	the	DT	0
evaporation	evaporation	JJ	B-NP
material	material	NN	I-NP
to	to	TO	0
the	the	DT	0
evaporation	evaporation	JJ	B-NP
source	source	NN	I-NP
.	.	.	0
With	With	IN	0
the	the	DT	0
vapor	vapor	JJ	B-NP
deposition	deposition	JJ	I-NP
apparatus	apparatus	NN	I-NP
of	of	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
a	a	DT	0
film	film	NN	0
can	can	MD	0
be	be	VB	0
continuously	continuously	RB	0
formed	formed	VBN	0
uniformly	uniformly	RB	0
even	even	RB	0
for	for	IN	0
a	a	DT	0
large	large	JJ	0
display	display	NN	B-NP
panel	panel	NN	I-NP
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
an	an	DT	0
evaporation	evaporation	JJ	B-NP
material	material	NN	I-NP
is	is	VBZ	0
not	not	RB	0
required	required	VBN	0
to	to	TO	0
be	be	VB	0
replenished	replenished	VBN	0
every	every	DT	0
time	time	NN	0
the	the	DT	0
evaporation	evaporation	JJ	B-NP
material	material	NN	I-NP
is	is	VBZ	0
used	used	VBN	0
up	up	RP	0
in	in	IN	0
the	the	DT	0
evaporation	evaporation	JJ	B-NP
source	source	NN	I-NP
,	,	,	0
therefore	therefore	RB	0
,	,	,	0
the	the	DT	0
throughput	throughput	NN	B-NP
can	can	MD	0
be	be	VB	0
improved	improved	VBN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
that	that	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
can	can	MD	0
be	be	VB	0
freely	freely	RB	0
implemented	implemented	VBN	0
in	in	IN	0
combination	combination	NN	0
with	with	IN	0
Embodiment	Embodiment	NNP	0
mode	mode	NN	B-NP
1	1	CD	0
to	to	TO	0
5	5	CD	0
.	.	.	0
In	In	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
manufacturing	manufacturing	NN	I-NP
method	method	NN	I-NP
to	to	TO	0
which	which	WDT	0
the	the	DT	0
invention	invention	NN	0
can	can	MD	0
be	be	VB	0
applied	applied	VBN	0
is	is	VBZ	0
described	described	VBN	0
.	.	.	0
A	A	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
to	to	TO	0
which	which	WDT	0
the	the	DT	0
invention	invention	NN	0
can	can	MD	0
be	be	VB	0
applied	applied	VBN	0
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
in	in	IN	0
combination	combination	NN	0
with	with	IN	0
a	a	DT	0
high	high	JJ	0
density	density	JJ	B-NP
plasma	plasma	JJ	I-NP
method	method	NN	I-NP
which	which	WDT	0
is	is	VBZ	0
excited	excited	VBN	0
by	by	IN	0
microwaves	microwaves	NNS	0
.	.	.	0
An	An	DT	0
example	example	NN	0
of	of	IN	0
this	this	DT	0
is	is	VBZ	0
shown	shown	VBN	0
in	in	IN	0
FIGS.	FIGS.	CD	0
17A	17A	CD	0
to	to	TO	0
17C	17C	CD	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
in	in	IN	0
FIGS.	FIGS.	CD	0
17A	17A	CD	0
to	to	TO	0
17C	17C	CD	0
that	that	IN	0
FIG.	FIG.	NNP	0
17B	17B	NNP	0
is	is	VBZ	0
a	a	DT	0
cross	cross	JJ	0
sectional	sectional	NN	B-NP
view	view	VBP	0
taken	taken	VBN	0
along	along	IN	0
a-b	a-b	JJ	B-NP
of	of	IN	0
FIG.	FIG.	NNP	0
17A	17A	NNP	0
and	and	CC	0
FIG.	FIG.	NNP	0
17C	17C	NNP	0
is	is	VBZ	0
a	a	DT	0
cross	cross	JJ	0
sectional	sectional	NN	B-NP
view	view	VBP	0
taken	taken	VBN	0
along	along	IN	0
c-d	c-d	JJ	B-NP
of	of	IN	0
FIG.	FIG.	CD	0
17A	17A	CD	0
.	.	.	0
The	The	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
shown	shown	VBN	0
in	in	IN	0
FIGS.	FIGS.	CD	0
17A	17A	CD	0
to	to	TO	0
17C	17C	NNP	0
includes	includes	VBZ	0
semiconductor	semiconductor	NN	B-NP
film	film	NN	I-NP
1703a	1703a	NNP	0
and	and	CC	0
1703b	1703b	NNP	0
provided	provided	VBD	0
over	over	IN	0
the	the	DT	0
substrate	substrate	JJ	0
1701	1701	CD	0
with	with	IN	0
an	an	DT	0
insulating	insulating	JJ	0
film	film	NN	0
1702	1702	CD	0
interposed	interposed	JJ	0
therebetween	therebetween	NN	B-NP
,	,	,	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
1705	1705	CD	0
provided	provided	VBN	0
over	over	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
film	film	NN	I-NP
1703a	1703a	NNP	0
and	and	CC	0
1703b	1703b	CD	0
with	with	IN	0
a	a	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
1704	1704	CD	0
interposed	interposed	JJ	0
therebetween	therebetween	NN	B-NP
,	,	,	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
1706	1706	CD	0
and	and	CC	0
1707	1707	CD	0
provided	provided	VBD	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
cover	cover	VB	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
1705	1705	CD	0
,	,	,	0
and	and	CC	0
a	a	DT	0
conductive	conductive	JJ	B-NP
film	film	NN	I-NP
1708	1708	CD	0
which	which	WDT	0
is	is	VBZ	0
electrically	electrically	RB	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
source	source	NN	B-NP
region	region	NN	I-NP
or	or	CC	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
film	film	NN	I-NP
drain	drain	NN	I-NP
region	region	NN	I-NP
1703a	1703a	NNP	0
and	and	CC	0
1703b	1703b	NNP	0
and	and	CC	0
is	is	VBZ	0
provided	provided	VBN	0
over	over	IN	0
the	the	DT	0
insulating	insulating	JJ	0
film	film	NN	0
1707	1707	CD	0
.	.	.	0
In	In	IN	0
FIGS.	FIGS.	CD	0
17A	17A	CD	0
to	to	TO	0
17C	17C	CD	0
,	,	,	0
an	an	DT	0
n-channel	n-channel	JJ	B-NP
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
1710a	1710a	VBP	0
having	having	VBG	0
a	a	DT	0
portion	portion	NN	0
of	of	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
film	film	NN	I-NP
1703a	1703a	NN	0
as	as	IN	0
a	a	DT	0
channel	channel	NN	0
region	region	NN	0
and	and	CC	0
a	a	DT	0
p-channel	p-channel	JJ	B-NP
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
1710b	1710b	VBP	0
having	having	VBG	0
a	a	DT	0
portion	portion	NN	0
of	of	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
film	film	NN	I-NP
1703b	1703b	NN	0
as	as	IN	0
a	a	DT	0
channel	channel	NN	0
region	region	NN	0
are	are	VBP	0
provided	provided	VBN	0
,	,	,	0
however	however	RB	0
,	,	,	0
the	the	DT	0
invention	invention	NN	0
is	is	VBZ	0
not	not	RB	0
limited	limited	VBN	0
to	to	TO	0
this	this	DT	0
structure	structure	NN	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
in	in	IN	0
FIGS.	FIGS.	CD	0
17A	17A	CD	0
to	to	TO	0
17C	17C	CD	0
,	,	,	0
an	an	DT	0
LDD	LDD	NNP	B-NP
region	region	NN	I-NP
is	is	VBZ	0
provided	provided	VBN	0
in	in	IN	0
the	the	DT	0
n-channel	n-channel	JJ	B-NP
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	VBD	I-NP
1710a	1710a	CD	0
and	and	CC	0
is	is	VBZ	0
not	not	RB	0
provided	provided	VBN	0
in	in	IN	0
the	the	DT	0
p-channel	p-channel	JJ	B-NP
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	VBD	I-NP
1710b	1710b	CD	0
,	,	,	0
however	however	RB	0
,	,	,	0
it	it	PRP	0
may	may	MD	0
be	be	VB	0
provided	provided	VBN	0
in	in	IN	0
both	both	DT	0
or	or	CC	0
none	none	NN	0
of	of	IN	0
the	the	DT	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
.	.	.	0
The	The	DT	0
substrate	substrate	JJ	0
1701	1701	CD	0
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
glass	glass	NN	0
substrate	substrate	VBZ	0
such	such	JJ	0
as	as	IN	0
borosilicate	borosilicate	JJ	B-NP
glass	glass	NN	I-NP
barium	barium	JJ	I-NP
and	and	CC	0
alumino	alumino	JJ	B-NP
borosilicate	borosilicate	JJ	I-NP
glass	glass	NN	I-NP
,	,	,	0
a	a	DT	0
quartz	quartz	JJ	0
substrate	substrate	NN	0
,	,	,	0
a	a	DT	0
ceramic	ceramic	JJ	B-NP
substrate	substrate	NN	I-NP
,	,	,	0
a	a	DT	0
metal	metal	NN	0
substrate	substrate	VBZ	0
including	including	VBG	0
stainless	stainless	JJ	0
steel	steel	NN	0
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
In	In	IN	0
addition	addition	NN	B-NP
,	,	,	0
a	a	DT	0
substrate	substrate	NN	0
containing	containing	VBG	0
a	a	DT	0
flexible	flexible	JJ	0
synthetic	synthetic	JJ	B-NP
resin	resin	NN	I-NP
such	such	JJ	0
as	as	IN	0
plastic	plastic	NN	0
or	or	CC	0
acrylic	acrylic	VB	B-NP
represented	represented	VBN	0
by	by	IN	0
polyethylene	polyethylene	NN	B-NP
terephthalate	terephthalate	NN	I-NP
(	(	-LRB-	0
polyethylene	polyethylene	NN	B-NP
terephthalate	terephthalate	NN	I-NP
)	)	-RRB-	0
,	,	,	0
polyethylene	polyethylene	NN	B-NP
naphthalata	naphthalata	NN	I-NP
(	(	-LRB-	0
PEN	PEN	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
polyether	polyether	JJ	B-NP
sulfona	sulfona	NN	I-NP
(	(	-LRB-	0
PES	PES	NNP	B-NP
)	)	-RRB-	0
can	can	MD	0
also	also	RB	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
By	By	IN	0
using	using	VBG	0
a	a	DT	0
flexible	flexible	JJ	0
substrate	substrate	NN	0
,	,	,	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
device	device	NN	I-NP
which	which	WDT	0
can	can	MD	0
be	be	VB	0
bent	bent	NN	0
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
.	.	.	0
In	In	IN	0
addition	addition	NN	B-NP
,	,	,	0
as	as	IN	0
such	such	PDT	0
a	a	DT	0
substrate	substrate	NN	0
has	has	VBZ	0
no	no	DT	0
limit	limit	NN	0
in	in	IN	0
its	its	PRP$	0
area	area	NN	0
and	and	CC	0
size	size	NN	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
a	a	DT	0
rectangular	rectangular	JJ	B-NP
substrate	substrate	NN	I-NP
having	having	VBG	0
a	a	DT	0
side	side	NN	0
of	of	IN	0
1	1	CD	0
meter	meter	NNS	0
or	or	CC	0
longer	longer	RB	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
as	as	IN	0
the	the	DT	0
substrate	substrate	JJ	0
1701	1701	CD	0
,	,	,	0
thereby	thereby	RB	0
the	the	DT	0
productivity	productivity	NN	0
can	can	MD	0
be	be	VB	0
drastically	drastically	RB	0
improved	improved	VBN	0
.	.	.	0
Such	Such	PDT	0
an	an	DT	0
advantage	advantage	NN	0
is	is	VBZ	0
a	a	DT	0
big	big	JJ	0
dominance	dominance	NN	0
as	as	IN	0
compared	compared	VBN	0
to	to	TO	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
using	using	VBG	0
a	a	DT	0
circular	circular	JJ	B-NP
silicon	silicon	NN	I-NP
substrate	substrate	NN	I-NP
.	.	.	0
The	The	DT	0
insulating	insulating	JJ	0
film	film	NN	0
1702	1702	CD	0
functions	functions	NNS	0
as	as	IN	0
a	a	DT	0
base	base	NN	B-NP
film	film	NN	I-NP
and	and	CC	0
prevents	prevents	VBZ	0
an	an	DT	0
alkali	alkali	JJ	0
metal	metal	NN	0
such	such	JJ	0
as	as	IN	0
Na	Na	NNP	0
and	and	CC	0
alkaline	alkaline	JJ	B-NP
earth	earth	NN	I-NP
metal	metal	NN	I-NP
from	from	IN	0
dispersing	dispersing	VBG	0
from	from	IN	0
the	the	DT	0
substrate	substrate	JJ	0
1701	1701	CD	0
into	into	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
film	film	NN	I-NP
1703a	1703a	NNP	0
and	and	CC	0
1703b	1703b	NNP	0
and	and	CC	0
affecting	affecting	VBG	0
the	the	DT	0
characteristics	characteristics	NN	0
of	of	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
element	element	NN	I-NP
.	.	.	0
As	As	IN	0
the	the	DT	0
insulating	insulating	JJ	0
film	film	NN	0
1702	1702	CD	0
,	,	,	0
a	a	DT	0
single	single	JJ	0
layer	layer	NN	B-NP
structure	structure	NN	I-NP
of	of	IN	0
an	an	DT	0
insulating	insulating	JJ	0
film	film	NN	0
containing	containing	VBG	B-NP
oxygen	oxygen	NN	I-NP
or	or	CC	0
nitrogen	nitrogen	NN	B-NP
,	,	,	0
such	such	JJ	0
as	as	IN	0
silicon	silicon	JJ	B-NP
oxide	oxide	NN	I-NP
(	(	-LRB-	0
SiOx	SiOx	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
silicon	silicon	NN	B-NP
nitride	nitride	NN	I-NP
(	(	-LRB-	0
SiNx	SiNx	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
silicon	silicon	NN	B-NP
oxynitride	oxynitride	NN	I-NP
(	(	-LRB-	0
SiOxNy	SiOxNy	NNP	B-NP
)	)	-RRB-	0
(	(	-LRB-	0
x	x	FW	0
y	y	FW	0
)	)	-RRB-	0
,	,	,	0
nitride	nitride	NN	B-NP
oxide	oxide	NN	I-NP
silicon	silicon	NN	I-NP
(	(	-LRB-	0
SiNxOy	SiNxOy	NNP	B-NP
)	)	-RRB-	0
(	(	-LRB-	0
x	x	FW	0
y	y	FW	0
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
or	or	CC	0
a	a	DT	0
stacked-layer	stacked-layer	JJ	B-NP
structure	structure	NN	I-NP
of	of	IN	0
these	these	DT	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
in	in	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
providing	providing	VBG	0
the	the	DT	0
insulating	insulating	JJ	0
film	film	NN	0
1702	1702	CD	0
as	as	IN	0
a	a	DT	0
two-layer	two-layer	JJ	B-NP
structure	structure	NN	I-NP
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
preferable	preferable	VBN	0
that	that	IN	0
a	a	DT	0
silicon	silicon	NN	B-NP
nitride	nitride	NN	I-NP
oxide	oxide	NN	I-NP
film	film	NN	I-NP
be	be	VB	0
provided	provided	VBN	0
as	as	IN	0
a	a	DT	0
first	first	JJ	0
layer	layer	NN	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
and	and	CC	0
a	a	DT	0
silicon	silicon	NN	B-NP
oxynitride	oxynitride	NN	I-NP
film	film	NN	I-NP
be	be	VB	0
provided	provided	VBN	0
as	as	IN	0
a	a	DT	0
second	second	JJ	0
layer	layer	NN	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
.	.	.	0
Further	Further	RB	0
,	,	,	0
in	in	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
providing	providing	VBG	0
the	the	DT	0
insulating	insulating	JJ	0
film	film	NN	0
1702	1702	CD	0
as	as	IN	0
a	a	DT	0
three-layer	three-layer	JJ	B-NP
structure	structure	NN	I-NP
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
preferable	preferable	VBN	0
that	that	IN	0
a	a	DT	0
silicon	silicon	NN	B-NP
oxynitride	oxynitride	NN	I-NP
film	film	NN	I-NP
be	be	VB	0
provided	provided	VBN	0
as	as	IN	0
a	a	DT	0
first	first	JJ	0
layer	layer	NN	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
,	,	,	0
a	a	DT	0
silicon	silicon	NN	B-NP
nitride	nitride	NN	I-NP
oxide	oxide	NN	I-NP
film	film	NN	I-NP
be	be	VB	0
provided	provided	VBN	0
as	as	IN	0
a	a	DT	0
second	second	JJ	0
layer	layer	NN	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
,	,	,	0
and	and	CC	0
a	a	DT	0
silicon	silicon	NN	B-NP
oxynitride	oxynitride	NN	I-NP
film	film	NN	I-NP
be	be	VB	0
provided	provided	VBN	0
as	as	IN	0
a	a	DT	0
third	third	JJ	0
layer	layer	NN	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
.	.	.	0
The	The	DT	0
semiconductor	semiconductor	NN	B-NP
film	film	NN	I-NP
1703a	1703a	NNP	0
and	and	CC	0
1703b	1703b	NNP	0
are	are	VBP	0
formed	formed	VBN	0
by	by	IN	0
forming	forming	VBG	0
an	an	DT	0
amorphous	amorphous	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
film	film	NN	I-NP
from	from	IN	0
a	a	DT	0
material	material	NN	0
containing	containing	VBG	B-NP
silicon	silicon	NN	I-NP
(	(	-LRB-	0
Si	Si	NNP	0
)	)	-RRB-	0
as	as	IN	0
a	a	DT	0
main	main	JJ	0
component	component	NN	0
by	by	IN	0
a	a	DT	0
sputtering	sputtering	JJ	0
method	method	NN	0
,	,	,	0
an	an	DT	0
LPCVD	LPCVD	NNP	B-NP
method	method	NN	I-NP
,	,	,	0
a	a	DT	0
plasma	plasma	JJ	B-NP
CVD	CVD	NNP	I-NP
method	method	NN	I-NP
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
and	and	CC	0
crystallizing	crystallizing	VBG	0
the	the	DT	0
amorphous	amorphous	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
film	film	NN	I-NP
by	by	IN	0
a	a	DT	0
crystallization	crystallization	JJ	B-NP
method	method	NN	I-NP
such	such	JJ	0
as	as	IN	0
a	a	DT	0
laser	laser	NN	0
crystallization	crystallization	NN	0
method	method	NN	0
,	,	,	0
a	a	DT	0
thermal	thermal	JJ	B-NP
crystallization	crystallization	JJ	I-NP
method	method	NN	I-NP
using	using	VBG	0
an	an	DT	0
RTA	RTA	NNP	B-NP
or	or	CC	0
an	an	DT	0
annealing	annealing	JJ	0
furnace	furnace	NN	0
,	,	,	0
or	or	CC	0
a	a	DT	0
thermal	thermal	JJ	B-NP
crystallization	crystallization	JJ	I-NP
method	method	NN	I-NP
using	using	VBG	0
a	a	DT	0
metal	metal	NN	0
element	element	NN	0
which	which	WDT	0
promotes	promotes	VBZ	0
crystallization	crystallization	VBN	B-NP
.	.	.	0
The	The	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
1704	1704	CD	0
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
single	single	JJ	0
layer	layer	NN	B-NP
structure	structure	NN	I-NP
or	or	CC	0
a	a	DT	0
stacked-layer	stacked-layer	JJ	B-NP
structure	structure	NN	I-NP
of	of	IN	0
an	an	DT	0
insulating	insulating	JJ	0
film	film	NN	0
containing	containing	VBG	B-NP
oxygen	oxygen	NN	I-NP
or	or	CC	0
nitrogen	nitrogen	JJ	B-NP
such	such	JJ	0
as	as	IN	0
silicon	silicon	JJ	B-NP
oxide	oxide	NN	I-NP
(	(	-LRB-	0
SiOx	SiOx	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
silicon	silicon	NN	B-NP
nitride	nitride	NN	I-NP
(	(	-LRB-	0
SiNx	SiNx	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
silicon	silicon	NN	B-NP
oxynitride	oxynitride	NN	I-NP
(	(	-LRB-	0
SiOxNy	SiOxNy	NNP	B-NP
,	,	,	0
x	x	JJ	B-NP
y	y	NN	I-NP
)	)	-RRB-	0
,	,	,	0
and	and	CC	0
nitride	nitride	NN	B-NP
oxide	oxide	NN	I-NP
silicon	silicon	NN	I-NP
(	(	-LRB-	0
SiNxOy	SiNxOy	NNP	B-NP
,	,	,	0
x	x	JJ	B-NP
y	y	NN	I-NP
)	)	-RRB-	0
.	.	.	0
The	The	DT	0
insulating	insulating	JJ	0
film	film	NN	0
1706	1706	CD	0
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
single	single	JJ	0
layer	layer	NN	B-NP
structure	structure	NN	I-NP
or	or	CC	0
a	a	DT	0
stacked-layer	stacked-layer	JJ	B-NP
structure	structure	NN	I-NP
of	of	IN	0
an	an	DT	0
insulating	insulating	JJ	0
film	film	NN	0
containing	containing	VBG	B-NP
oxygen	oxygen	NN	I-NP
or	or	CC	0
nitrogen	nitrogen	JJ	B-NP
such	such	JJ	0
as	as	IN	0
silicon	silicon	JJ	B-NP
oxide	oxide	NN	I-NP
(	(	-LRB-	0
SiOx	SiOx	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
silicon	silicon	NN	B-NP
nitride	nitride	NN	I-NP
(	(	-LRB-	0
SiNx	SiNx	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
silicon	silicon	NN	B-NP
oxynitride	oxynitride	NN	I-NP
(	(	-LRB-	0
SiOxNy	SiOxNy	NNP	B-NP
,	,	,	0
x	x	JJ	B-NP
y	y	NN	I-NP
)	)	-RRB-	0
,	,	,	0
and	and	CC	0
nitride	nitride	NN	B-NP
oxide	oxide	NN	I-NP
silicon	silicon	NN	I-NP
(	(	-LRB-	0
SiNxOy	SiNxOy	NNP	B-NP
,	,	,	0
x	x	JJ	B-NP
y	y	NN	I-NP
)	)	-RRB-	0
or	or	CC	0
a	a	DT	0
film	film	NN	0
containing	containing	VBG	B-NP
carbon	carbon	NN	I-NP
such	such	JJ	0
as	as	IN	0
diamond	diamond	NN	B-NP
like	like	IN	I-NP
carbon	carbon	NN	I-NP
(	(	-LRB-	0
Diamond-Like	Diamond-Like	NNP	B-NP
Carbon	Carbon	NNP	I-NP
)	)	-RRB-	0
.	.	.	0
The	The	DT	0
insulating	insulating	JJ	0
film	film	NN	0
1707	1707	CD	0
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
single	single	JJ	0
layer	layer	NN	B-NP
structure	structure	NN	I-NP
or	or	CC	0
a	a	DT	0
stacked-layer	stacked-layer	JJ	B-NP
structure	structure	NN	I-NP
of	of	IN	0
an	an	DT	0
insulating	insulating	JJ	0
film	film	NN	0
containing	containing	VBG	B-NP
oxygen	oxygen	NN	I-NP
or	or	CC	0
nitrogen	nitrogen	JJ	B-NP
such	such	JJ	0
as	as	IN	0
silicon	silicon	JJ	B-NP
oxide	oxide	NN	I-NP
(	(	-LRB-	0
SiOx	SiOx	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
silicon	silicon	NN	B-NP
nitride	nitride	NN	I-NP
(	(	-LRB-	0
SiNx	SiNx	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
silicon	silicon	NN	B-NP
oxynitride	oxynitride	NN	I-NP
(	(	-LRB-	0
SiOxNy	SiOxNy	NNP	B-NP
,	,	,	0
x	x	JJ	B-NP
y	y	NN	I-NP
)	)	-RRB-	0
,	,	,	0
and	and	CC	0
nitride	nitride	NN	B-NP
oxide	oxide	NN	I-NP
silicon	silicon	NN	I-NP
(	(	-LRB-	0
SiNxOy	SiNxOy	NNP	B-NP
,	,	,	0
x	x	JJ	B-NP
y	y	NN	I-NP
)	)	-RRB-	0
or	or	CC	0
a	a	DT	0
film	film	NN	0
containing	containing	VBG	B-NP
carbon	carbon	NN	I-NP
such	such	JJ	0
as	as	IN	0
diamond	diamond	NN	B-NP
like	like	IN	I-NP
carbon	carbon	NN	I-NP
(	(	-LRB-	0
Diamond-Like	Diamond-Like	NNP	B-NP
Carbon	Carbon	NNP	I-NP
)	)	-RRB-	0
,	,	,	0
and	and	CC	0
in	in	IN	0
addition	addition	NN	B-NP
,	,	,	0
an	an	DT	0
organic	organic	JJ	B-NP
material	material	NN	I-NP
such	such	JJ	0
as	as	IN	0
epoxy	epoxy	NN	B-NP
,	,	,	0
polyimide	polyimide	NN	B-NP
,	,	,	0
polyamide	polyamide	NN	B-NP
,	,	,	0
polyvinyl	polyvinyl	JJ	B-NP
phenol	phenol	NN	I-NP
,	,	,	0
benzocyclobutene	benzocyclobutene	NN	B-NP
,	,	,	0
and	and	CC	0
acrylic	acrylic	NN	B-NP
,	,	,	0
or	or	CC	0
siloxane	siloxane	JJ	B-NP
resin	resin	NN	I-NP
can	can	MD	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
Siloxane	Siloxane	JJ	B-NP
resin	resin	NN	I-NP
is	is	VBZ	0
resin	resin	VBN	B-NP
including	including	VBG	0
a	a	DT	0
Si	Si	NNP	B-NP
O	O	NNP	I-NP
Si	Si	NNP	I-NP
bond	bond	NN	I-NP
.	.	.	0
Siloxane	Siloxane	NNP	B-NP
includes	includes	VBZ	0
a	a	DT	0
skeleton	skeleton	NN	0
formed	formed	VBN	0
by	by	IN	0
a	a	DT	0
bond	bond	NN	0
of	of	IN	0
silicon	silicon	NN	B-NP
(	(	-LRB-	0
Si	Si	NNP	0
)	)	-RRB-	0
and	and	CC	0
oxygen	oxygen	NN	B-NP
(	(	-LRB-	0
O	O	NNP	0
)	)	-RRB-	0
.	.	.	0
An	An	DT	0
organic	organic	JJ	B-NP
group	group	NN	I-NP
containing	containing	VBG	0
at	at	IN	0
least	least	JJS	0
hydrogen	hydrogen	NN	B-NP
(	(	-LRB-	0
such	such	JJ	0
as	as	IN	0
an	an	DT	0
alkyl	alkyl	JJ	B-NP
group	group	NN	I-NP
or	or	CC	0
aromatic	aromatic	JJ	B-NP
hydrocarbon	hydrocarbon	NN	I-NP
)	)	-RRB-	0
is	is	VBZ	0
included	included	VBN	0
as	as	IN	0
a	a	DT	0
substituent	substituent	NN	B-NP
.	.	.	0
In	In	IN	0
addition	addition	NN	B-NP
,	,	,	0
a	a	DT	0
fluoro	fluoro	JJ	B-NP
group	group	NN	I-NP
may	may	MD	0
be	be	VB	0
used	used	VBN	0
as	as	IN	0
the	the	DT	0
substituent	substituent	NN	B-NP
.	.	.	0
Further	Further	RB	0
,	,	,	0
a	a	DT	0
fluoro	fluoro	JJ	B-NP
group	group	NN	I-NP
and	and	CC	0
an	an	DT	0
organic	organic	JJ	B-NP
group	group	NN	I-NP
containing	containing	VBG	0
at	at	IN	0
least	least	JJS	0
hydrogen	hydrogen	NN	B-NP
may	may	MD	0
be	be	VB	0
used	used	VBN	0
as	as	IN	0
the	the	DT	0
substituent	substituent	NN	B-NP
.	.	.	0
In	In	IN	0
the	the	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
shown	shown	VBN	0
in	in	IN	0
FIGS.	FIGS.	CD	0
17A	17A	CD	0
to	to	TO	0
17C	17C	CD	0
,	,	,	0
the	the	DT	0
insulating	insulating	JJ	0
film	film	NN	0
1707	1707	CD	0
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
directly	directly	RB	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
cover	cover	VB	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
1705	1705	CD	0
without	without	IN	0
providing	providing	VBG	0
the	the	DT	0
insulating	insulating	JJ	0
film	film	NN	0
1706	1706	CD	0
.	.	.	0
The	The	DT	0
conductive	conductive	JJ	B-NP
film	film	NN	I-NP
1708	1708	CD	0
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
single	single	JJ	0
layer	layer	NN	0
or	or	CC	0
a	a	DT	0
stacked-layer	stacked-layer	JJ	B-NP
structure	structure	NN	I-NP
of	of	IN	0
an	an	DT	0
element	element	NN	0
selected	selected	VBN	0
from	from	IN	0
Al	Al	NNP	0
,	,	,	0
Ni	Ni	NNP	0
,	,	,	0
C	C	NNP	0
,	,	,	0
W	W	NNP	0
,	,	,	0
Mo	Mo	NNP	0
,	,	,	0
Ti	Ti	NNP	0
,	,	,	0
platinum	platinum	NN	B-NP
,	,	,	0
Cu	Cu	NNP	B-NP
,	,	,	0
Ta	Ta	NNP	0
,	,	,	0
Au	Au	NNP	0
,	,	,	0
and	and	CC	0
manganese	manganese	NN	B-NP
,	,	,	0
or	or	CC	0
an	an	DT	0
alloy	alloy	NN	0
containing	containing	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
the	the	DT	0
aforementioned	aforementioned	JJ	B-NP
element	element	NN	I-NP
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
as	as	IN	0
a	a	DT	0
conductive	conductive	JJ	B-NP
film	film	NN	I-NP
formed	formed	VBN	0
of	of	IN	0
an	an	DT	0
alloy	alloy	NN	0
containing	containing	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
the	the	DT	0
aforementioned	aforementioned	JJ	B-NP
element	element	NN	I-NP
,	,	,	0
an	an	DT	0
Al	Al	NNP	0
alloy	alloy	VBZ	0
containing	containing	VBG	0
C	C	NNP	0
and	and	CC	0
Ti	Ti	NNP	0
,	,	,	0
an	an	DT	0
Al	Al	NNP	0
alloy	alloy	VBZ	0
containing	containing	VBG	0
Ni	Ni	NNP	0
,	,	,	0
an	an	DT	0
Al	Al	NNP	0
alloy	alloy	VBZ	0
containing	containing	VBG	0
C	C	NNP	0
and	and	CC	0
Ni	Ni	NNP	0
,	,	,	0
an	an	DT	0
Al	Al	NNP	0
alloy	alloy	VBZ	0
containing	containing	VBG	0
C	C	NNP	0
and	and	CC	0
manganese	manganese	NN	B-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
like	like	NN	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
in	in	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
a	a	DT	0
stacked-layer	stacked-layer	JJ	B-NP
structure	structure	NN	I-NP
,	,	,	0
Al	Al	NNP	0
and	and	CC	0
Ti	Ti	NNP	0
can	can	MD	0
be	be	VB	0
stacked	stacked	VBN	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
in	in	IN	0
FIGS.	FIGS.	CD	0
17A	17A	CD	0
to	to	TO	0
17C	17C	CD	0
,	,	,	0
the	the	DT	0
n-channel	n-channel	JJ	B-NP
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
1710a	1710a	NN	0
includes	includes	VBZ	0
sidewalls	sidewalls	VBN	0
in	in	IN	0
contact	contact	NN	0
with	with	IN	0
side	side	NN	B-NP
surface	surface	NN	I-NP
of	of	IN	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
1705	1705	CD	0
.	.	.	0
A	A	DT	0
source	source	NN	B-NP
region	region	NN	I-NP
and	and	CC	0
a	a	DT	0
drain	drain	NN	B-NP
region	region	NN	I-NP
to	to	TO	0
which	which	WDT	0
impurities	impurities	VBZ	0
imparting	imparting	JJ	0
n-type	n-type	JJ	B-NP
conductivity	conductivity	NN	I-NP
are	are	VBP	0
selectively	selectively	RB	0
added	added	VBD	0
,	,	,	0
and	and	CC	0
an	an	DT	0
LDD	LDD	NNP	B-NP
region	region	NN	I-NP
provided	provided	VBN	0
under	under	IN	0
the	the	DT	0
sidewall	sidewall	NN	B-NP
are	are	VBP	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
film	film	NN	I-NP
1703a	1703a	NN	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
the	the	DT	0
p-channel	p-channel	JJ	B-NP
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
1710b	1710b	NN	0
has	has	VBZ	0
sidewalls	sidewalls	VBN	0
in	in	IN	0
contact	contact	NN	0
with	with	IN	0
the	the	DT	0
side	side	NN	B-NP
surface	surface	NN	I-NP
of	of	IN	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
1705	1705	CD	0
.	.	.	0
A	A	DT	0
source	source	NN	B-NP
region	region	NN	I-NP
and	and	CC	0
a	a	DT	0
drain	drain	NN	B-NP
region	region	NN	I-NP
to	to	TO	0
which	which	WDT	0
impurities	impurities	VBZ	0
imparting	imparting	JJ	0
p-type	p-type	JJ	B-NP
conductivity	conductivity	NN	I-NP
are	are	VBP	0
selectively	selectively	RB	0
added	added	VBN	0
are	are	VBP	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
film	film	NN	I-NP
1703b	1703b	NN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
,	,	,	0
by	by	IN	0
oxidizing	oxidizing	NN	0
or	or	CC	0
nitriding	nitriding	NN	B-NP
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
substrate	substrate	JJ	0
1701	1701	CD	0
,	,	,	0
the	the	DT	0
insulating	insulating	JJ	0
film	film	NN	0
1702	1702	CD	0
,	,	,	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
film	film	NN	I-NP
1703a	1703a	NNP	0
and	and	CC	0
1703b	1703b	NNP	0
,	,	,	0
the	the	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
1704	1704	CD	0
,	,	,	0
the	the	DT	0
insulating	insulating	JJ	0
film	film	NN	0
1706	1706	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
insulating	insulating	JJ	0
film	film	NN	0
1707	1707	CD	0
by	by	IN	0
plasma	plasma	JJ	B-NP
treatment	treatment	NN	I-NP
,	,	,	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
film	film	NN	I-NP
or	or	CC	0
the	the	DT	0
insulating	insulating	JJ	0
film	film	NN	0
is	is	VBZ	0
oxidized	oxidized	VBN	B-NP
or	or	CC	0
nitrided	nitrided	NN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
manner	manner	NN	0
,	,	,	0
by	by	IN	0
oxidizing	oxidizing	NN	0
or	or	CC	0
nitriding	nitriding	VBG	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
film	film	NN	I-NP
or	or	CC	0
an	an	DT	0
insulating	insulating	JJ	0
film	film	NN	0
by	by	IN	0
plasma	plasma	JJ	B-NP
treatment	treatment	NN	I-NP
,	,	,	0
the	the	DT	0
surface	surface	NN	0
of	of	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
film	film	NN	I-NP
or	or	CC	0
the	the	DT	0
insulating	insulating	JJ	0
film	film	NN	0
is	is	VBZ	0
improved	improved	VBN	0
in	in	IN	0
quality	quality	NN	0
,	,	,	0
thereby	thereby	RB	0
a	a	DT	0
denser	denser	JJ	0
insulating	insulating	JJ	0
film	film	NN	0
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
as	as	RB	0
compared	compared	VBN	0
to	to	TO	0
an	an	DT	0
insulating	insulating	JJ	0
film	film	NN	0
formed	formed	VBN	0
by	by	IN	0
a	a	DT	0
CVD	CVD	NNP	B-NP
method	method	NN	I-NP
or	or	CC	0
a	a	DT	0
sputtering	sputtering	JJ	0
method	method	NN	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
a	a	DT	0
defect	defect	JJ	0
such	such	JJ	0
as	as	IN	0
a	a	DT	0
pinhole	pinhole	NN	B-NP
can	can	MD	0
be	be	VB	0
suppressed	suppressed	VBN	0
and	and	CC	0
the	the	DT	0
characteristics	characteristics	NNS	0
and	and	CC	0
the	the	DT	0
like	like	JJ	0
of	of	IN	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
can	can	MD	0
be	be	VB	0
improved	improved	VBN	0
.	.	.	0
Further	Further	RB	0
,	,	,	0
the	the	DT	0
plasma	plasma	JJ	B-NP
treatment	treatment	NN	I-NP
is	is	VBZ	0
performed	performed	VBN	0
with	with	IN	0
an	an	DT	0
electron	electron	JJ	B-NP
density	density	NN	I-NP
of	of	IN	0
1	1	CD	0
1011	1011	CD	0
to	to	TO	0
1	1	CD	0
1013	1013	CD	0
cm	cm	CD	0
3	3	CD	0
and	and	CC	0
a	a	DT	0
plasma	plasma	JJ	B-NP
electron	electron	JJ	I-NP
temperature	temperature	NN	I-NP
of	of	IN	0
0.5	0.5	CD	0
to	to	TO	0
1.5	1.5	CD	0
eV	eV	NN	B-NP
.	.	.	0
As	As	IN	0
the	the	DT	0
plasma	plasma	JJ	B-NP
electron	electron	JJ	I-NP
density	density	NN	I-NP
is	is	VBZ	0
high	high	JJ	0
and	and	CC	0
an	an	DT	0
electron	electron	JJ	B-NP
temperature	temperature	NN	I-NP
in	in	IN	0
the	the	DT	0
periphery	periphery	NN	0
of	of	IN	0
a	a	DT	0
processed	processed	JJ	0
object	object	NN	B-NP
(	(	-LRB-	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
film	film	NN	I-NP
1703a	1703a	NNP	0
and	and	CC	0
1703b	1703b	NNP	0
here	here	RB	0
)	)	-RRB-	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
substrate	substrate	JJ	0
1701	1701	CD	0
is	is	VBZ	0
low	low	JJ	0
,	,	,	0
damage	damage	NN	0
to	to	TO	0
the	the	DT	0
processed	processed	NNS	0
object	object	VBP	0
due	due	JJ	0
to	to	TO	0
plasma	plasma	NN	B-NP
can	can	MD	0
be	be	VB	0
prevented	prevented	VBN	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
as	as	IN	0
a	a	DT	0
plasma	plasma	JJ	B-NP
electron	electron	JJ	I-NP
density	density	NN	I-NP
is	is	VBZ	0
1	1	CD	0
1011	1011	CD	0
cm	cm	CD	0
3	3	CD	0
or	or	CC	0
higher	higher	JJR	0
,	,	,	0
an	an	DT	0
oxide	oxide	NN	B-NP
or	or	CC	0
a	a	DT	0
nitride	nitride	JJ	B-NP
film	film	NN	I-NP
formed	formed	VBN	0
by	by	IN	0
oxidizing	oxidizing	NN	0
or	or	CC	0
nitriding	nitriding	VBG	0
an	an	DT	0
object	object	NN	B-NP
by	by	IN	0
plasma	plasma	JJ	B-NP
treatment	treatment	NN	I-NP
has	has	VBZ	0
superior	superior	JJ	0
uniformity	uniformity	NN	0
in	in	IN	0
thickness	thickness	NN	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
and	and	CC	0
denser	denser	VBP	0
as	as	RB	0
compared	compared	VBN	0
to	to	TO	0
a	a	DT	0
film	film	NN	0
formed	formed	VBN	0
by	by	IN	0
a	a	DT	0
CVD	CVD	NNP	B-NP
method	method	NN	I-NP
,	,	,	0
a	a	DT	0
sputtering	sputtering	JJ	0
method	method	NN	0
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
As	As	IN	0
the	the	DT	0
plasma	plasma	JJ	B-NP
electron	electron	JJ	I-NP
temperature	temperature	NN	I-NP
is	is	VBZ	0
as	as	RB	0
low	low	JJ	0
as	as	IN	0
1	1	CD	0
eV	eV	JJ	0
or	or	CC	0
lower	lower	JJR	0
,	,	,	0
the	the	DT	0
oxidization	oxidization	NN	0
or	or	CC	0
nitridation	nitridation	JJ	B-NP
treatment	treatment	NN	I-NP
can	can	MD	0
be	be	VB	0
performed	performed	VBN	0
at	at	IN	0
a	a	DT	0
lower	lower	JJR	0
temperature	temperature	NN	0
as	as	IN	0
compared	compared	VBN	0
to	to	TO	0
conventional	conventional	JJ	B-NP
plasma	plasma	JJ	I-NP
treatment	treatment	NN	I-NP
or	or	CC	0
thermal	thermal	JJ	B-NP
oxidization	oxidization	JJ	I-NP
method	method	NN	I-NP
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
oxidization	oxidization	NN	0
or	or	CC	0
nitridation	nitridation	JJ	B-NP
treatment	treatment	NN	I-NP
can	can	MD	0
be	be	VB	0
sufficiently	sufficiently	RB	0
performed	performed	VBN	0
even	even	RB	0
by	by	IN	0
performing	performing	VBG	B-NP
plasma	plasma	JJ	I-NP
treatment	treatment	NN	I-NP
at	at	IN	0
a	a	DT	0
temperature	temperature	NN	0
lower	lower	JJR	0
than	than	IN	0
a	a	DT	0
strain	strain	NN	B-NP
point	point	NN	I-NP
temperature	temperature	NN	I-NP
of	of	IN	0
a	a	DT	0
glass	glass	NN	0
substrate	substrate	NN	0
by	by	IN	0
100	100	CD	0
C.	C.	NNP	0
or	or	CC	0
higher	higher	JJR	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
that	that	IN	0
plasma	plasma	NN	B-NP
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
at	at	IN	0
a	a	DT	0
high	high	JJ	0
frequency	frequency	NN	0
of	of	IN	0
microwaves	microwaves	NNS	0
(	(	-LRB-	0
2.45	2.45	NNP	0
GHz	GHz	NNP	B-NP
)	)	-RRB-	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
Next	Next	JJ	B-NP
,	,	,	0
description	description	NN	0
is	is	VBZ	0
made	made	VBN	0
on	on	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
using	using	VBG	0
an	an	DT	0
amorphous	amorphous	JJ	B-NP
silicon	silicon	NN	I-NP
(	(	-LRB-	0
a-Si	a-Si	NNP	B-NP
:	:	:	0
H	H	NNP	0
)	)	-RRB-	0
film	film	NN	0
as	as	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
of	of	IN	0
a	a	DT	0
transistor	transistor	NN	0
.	.	.	0
FIGS.	FIGS.	NNP	0
18A	18A	NNP	0
and	and	CC	0
18B	18B	RB	0
show	show	VB	0
top	top	JJ	0
gate	gate	NN	0
transistors	transistors	NNS	0
while	while	IN	0
FIGS.	FIGS.	CD	0
19A	19A	CD	0
to	to	TO	0
20B	20B	CD	0
show	show	NN	0
bottom	bottom	NN	0
gate	gate	NN	0
transistors	transistors	NNS	0
.	.	.	0
FIG.	FIG.	NNP	0
18A	18A	NNP	0
is	is	VBZ	0
a	a	DT	0
cross	cross	JJ	0
section	section	NN	0
of	of	IN	0
a	a	DT	0
top	top	JJ	0
gate	gate	NN	0
transistor	transistor	VBZ	0
having	having	VBG	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
formed	formed	VBN	0
of	of	IN	0
amorphous	amorphous	JJ	B-NP
silicon	silicon	NN	I-NP
.	.	.	0
As	As	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
18A	18A	CD	0
,	,	,	0
a	a	DT	0
base	base	NN	B-NP
film	film	NN	I-NP
1802	1802	CD	0
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
a	a	DT	0
substrate	substrate	JJ	0
1801	1801	CD	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
a	a	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
1803	1803	CD	0
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
base	base	NN	B-NP
film	film	NN	I-NP
1802	1802	CD	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
a	a	DT	0
first	first	JJ	0
electrode	electrode	NN	0
1804	1804	CD	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
same	same	JJ	0
layer	layer	NN	0
and	and	CC	0
of	of	IN	0
the	the	DT	0
same	same	JJ	0
material	material	NN	0
as	as	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
1803	1803	CD	0
.	.	.	0
The	The	DT	0
substrate	substrate	NN	0
may	may	MD	0
be	be	VB	0
a	a	DT	0
glass	glass	NN	0
substrate	substrate	NN	0
,	,	,	0
a	a	DT	0
quartz	quartz	JJ	0
substrate	substrate	NN	0
,	,	,	0
a	a	DT	0
ceramic	ceramic	JJ	B-NP
substrate	substrate	NN	I-NP
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
Further	Further	RB	0
,	,	,	0
as	as	IN	0
a	a	DT	0
base	base	NN	B-NP
film	film	NN	I-NP
1802	1802	CD	0
,	,	,	0
a	a	DT	0
single	single	JJ	0
layer	layer	NN	0
or	or	CC	0
stacked	stacked	JJ	0
layers	layers	NNS	0
of	of	IN	0
aluminum	aluminum	NN	B-NP
nitrida	nitrida	NN	I-NP
(	(	-LRB-	0
AlN	AlN	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
silicon	silicon	JJ	B-NP
oxide	oxide	NN	I-NP
(	(	-LRB-	0
SiO2	SiO2	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
silicon	silicon	NN	B-NP
oxynitride	oxynitride	NN	I-NP
(	(	-LRB-	0
SiOxNy	SiOxNy	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
and	and	CC	0
the	the	DT	0
like	like	NN	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
Wires	Wires	NNP	0
1805	1805	CD	0
and	and	CC	0
1806	1806	CD	0
are	are	VBP	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
base	base	NN	B-NP
film	film	NN	I-NP
1802	1802	CD	0
and	and	CC	0
an	an	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
end	end	NN	I-NP
portion	portion	NN	I-NP
1803	1803	CD	0
is	is	VBZ	0
covered	covered	VBN	0
with	with	IN	0
the	the	DT	0
wire	wire	NN	0
1805	1805	CD	0
.	.	.	0
An	An	DT	0
n-channel	n-channel	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
layer	layer	NN	I-NP
1807	1807	CD	0
and	and	CC	0
an	an	DT	0
n-channel	n-channel	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
layer	layer	NN	I-NP
1808	1808	CD	0
which	which	WDT	0
have	have	VBP	0
n-type	n-type	JJ	B-NP
conductivity	conductivity	NN	I-NP
are	are	VBP	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
wires	wires	JJ	0
1805	1805	CD	0
and	and	CC	0
1806	1806	CD	0
.	.	.	0
A	A	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
1809	1809	CD	0
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
base	base	NN	B-NP
film	film	NN	I-NP
1802	1802	CD	0
between	between	IN	0
the	the	DT	0
wires	wires	JJ	0
1805	1805	CD	0
and	and	CC	0
1806	1806	CD	0
.	.	.	0
A	A	DT	0
portion	portion	NN	0
of	of	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
1809	1809	CD	0
extends	extends	NN	0
over	over	IN	0
the	the	DT	0
n-channel	n-channel	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
layer	layer	NN	I-NP
1807	1807	CD	0
and	and	CC	0
the	the	DT	0
n-channel	n-channel	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
layer	layer	NN	I-NP
1808	1808	CD	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
that	that	IN	0
these	these	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
are	are	VBP	0
formed	formed	VBN	0
of	of	IN	0
having	having	VBG	B-NP
non-crystallinity	non-crystallinity	JJ	I-NP
semiconductor	semiconductor	NN	I-NP
film	film	NN	I-NP
such	such	JJ	0
as	as	IN	0
amorphous	amorphous	JJ	B-NP
silicon	silicon	NN	I-NP
(	(	-LRB-	0
a-Si	a-Si	NNP	B-NP
:	:	:	0
H	H	NNP	0
)	)	-RRB-	0
and	and	CC	0
a	a	DT	0
microcrystalline	microcrystalline	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
(	(	-LRB-	0
c-Si	c-Si	NNP	B-NP
:	:	:	0
H	H	NNP	0
)	)	-RRB-	0
.	.	.	0
A	A	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
1810	1810	CD	0
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
1809	1809	CD	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
an	an	DT	0
insulating	insulating	JJ	0
film	film	NN	0
1811	1811	CD	0
which	which	WDT	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
same	same	JJ	0
layer	layer	NN	0
and	and	CC	0
of	of	IN	0
the	the	DT	0
same	same	JJ	0
material	material	NN	0
as	as	IN	0
the	the	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
1810	1810	CD	0
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
first	first	JJ	0
electrode	electrode	NN	0
1804	1804	CD	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
that	that	IN	0
a	a	DT	0
silicon	silicon	NN	B-NP
oxide	oxide	NN	I-NP
film	film	NN	I-NP
,	,	,	0
a	a	DT	0
silicon	silicon	NN	B-NP
nitride	nitride	NN	I-NP
film	film	NN	I-NP
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	NN	0
is	is	VBZ	0
used	used	VBN	0
as	as	IN	0
the	the	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
1810	1810	CD	0
.	.	.	0
A	A	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
1812	1812	CD	0
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
1810	1810	CD	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
a	a	DT	0
second	second	JJ	0
electrode	electrode	NN	0
1813	1813	CD	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
same	same	JJ	0
layer	layer	NN	0
and	and	CC	0
of	of	IN	0
the	the	DT	0
same	same	JJ	0
material	material	NN	0
as	as	IN	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
1812	1812	CD	0
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
first	first	JJ	0
electrode	electrode	NN	0
1804	1804	CD	0
with	with	IN	0
an	an	DT	0
insulating	insulating	JJ	0
film	film	NN	0
1811	1811	CD	0
interposed	interposed	CD	B-NP
therebetwean	therebetwean	NN	I-NP
.	.	.	0
The	The	DT	0
first	first	JJ	0
electrode	electrode	NN	0
1804	1804	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
electrode	electrode	NN	0
1813	1813	CD	0
sandwiching	sandwiching	CD	0
the	the	DT	0
insulating	insulating	JJ	0
film	film	NN	0
1811	1811	CD	0
form	form	NN	0
a	a	DT	0
capacitor	capacitor	JJ	0
1819	1819	CD	0
.	.	.	0
An	An	DT	0
insulating	insulating	JJ	B-NP
film	film	NN	I-NP
interlayer	interlayer	JJ	I-NP
1814	1814	CD	0
is	is	VBZ	0
formed	formed	VBN	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
cover	cover	VB	0
an	an	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
end	end	NN	I-NP
portion	portion	NN	I-NP
1803	1803	CD	0
,	,	,	0
driving	driving	VBG	0
transistors	transistors	CD	0
1818	1818	CD	0
and	and	CC	0
the	the	DT	0
capacitor	capacitor	JJ	0
1819	1819	CD	0
.	.	.	0
A	A	DT	0
layer	layer	NN	0
1815	1815	CD	0
containing	containing	VBG	0
an	an	DT	0
organic	organic	JJ	B-NP
compound	compound	NN	I-NP
and	and	CC	0
an	an	DT	0
opposite	opposite	JJ	0
electrode	electrode	JJ	0
1816	1816	NNS	0
are	are	VBP	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
insulating	insulating	JJ	B-NP
film	film	NN	I-NP
interlayer	interlayer	JJ	I-NP
1814	1814	CD	0
and	and	CC	0
the	the	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
1803	1803	CD	0
provided	provided	VBN	0
at	at	IN	0
an	an	DT	0
opening	opening	NN	0
of	of	IN	0
the	the	DT	0
insulating	insulating	JJ	B-NP
film	film	NN	I-NP
interlayer	interlayer	JJ	I-NP
1814	1814	CD	0
.	.	.	0
A	A	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
1817	1817	CD	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
a	a	DT	0
region	region	NN	0
where	where	WRB	0
the	the	DT	0
layer	layer	NN	0
1815	1815	CD	0
containing	containing	VBG	0
an	an	DT	0
organic	organic	JJ	B-NP
compound	compound	NN	I-NP
is	is	VBZ	0
sandwiched	sandwiched	VBN	0
by	by	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
1803	1803	CD	0
and	and	CC	0
the	the	DT	0
opposite	opposite	JJ	0
electrode	electrode	NN	0
1816	1816	CD	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
electrode	electrode	NN	0
1804	1804	CD	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	NNP	0
18A	18A	NNP	0
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
first	first	JJ	0
electrode	electrode	NN	0
1820	1820	CD	0
as	as	IN	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
18B	18B	CD	0
.	.	.	0
The	The	DT	0
first	first	JJ	0
electrode	electrode	NN	0
1820	1820	CD	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
same	same	JJ	0
layer	layer	NN	0
and	and	CC	0
of	of	IN	0
the	the	DT	0
same	same	JJ	0
material	material	NN	0
as	as	IN	0
the	the	DT	0
wires	wires	JJ	0
1805	1805	CD	0
and	and	CC	0
1806	1806	CD	0
.	.	.	0
FIGS.	FIGS.	NNP	0
19A	19A	NNP	0
and	and	CC	0
19B	19B	CD	0
show	show	NN	0
cross	cross	NN	0
sections	sections	NNS	0
of	of	IN	0
portions	portions	NNS	0
of	of	IN	0
a	a	DT	0
panel	panel	NN	0
in	in	IN	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
bottom	bottom	JJ	0
gate	gate	NN	0
transistor	transistor	VBZ	0
having	having	VBG	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
formed	formed	VBN	0
of	of	IN	0
amorphous	amorphous	JJ	B-NP
silicon	silicon	NN	I-NP
.	.	.	0
A	A	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
1903	1903	CD	0
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
a	a	DT	0
substrate	substrate	JJ	0
1901	1901	CD	0
.	.	.	0
A	A	DT	0
first	first	JJ	0
electrode	electrode	NN	0
1904	1904	CD	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
same	same	JJ	0
layer	layer	NN	0
and	and	CC	0
of	of	IN	0
the	the	DT	0
same	same	JJ	0
material	material	NN	0
as	as	IN	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
1903	1903	CD	0
.	.	.	0
The	The	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
1903	1903	CD	0
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
of	of	IN	0
polycrystalline	polycrystalline	JJ	B-NP
silicon	silicon	NN	I-NP
to	to	TO	0
which	which	WDT	0
phosphorus	phosphorus	RB	0
is	is	VBZ	0
added	added	VBN	0
.	.	.	0
In	In	IN	0
addition	addition	NN	0
to	to	TO	0
polycrystalline	polycrystalline	VB	0
silicon	silicon	NN	B-NP
,	,	,	0
silicide	silicide	NN	B-NP
which	which	WDT	0
is	is	VBZ	0
a	a	DT	0
compound	compound	NN	B-NP
of	of	IN	0
metal	metal	NN	0
and	and	CC	0
silicon	silicon	NN	B-NP
may	may	MD	0
also	also	RB	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
A	A	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
1905	1905	CD	0
is	is	VBZ	0
formed	formed	VBN	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
cover	cover	VB	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
1903	1903	CD	0
and	and	CC	0
the	the	DT	0
first	first	JJ	0
electrode	electrode	NN	0
1904	1904	CD	0
.	.	.	0
As	As	IN	0
the	the	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
1905	1905	CD	0
,	,	,	0
a	a	DT	0
silicon	silicon	NN	B-NP
oxide	oxide	NN	I-NP
film	film	NN	I-NP
,	,	,	0
a	a	DT	0
silicon	silicon	NN	B-NP
nitride	nitride	NN	I-NP
film	film	NN	I-NP
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	NN	0
is	is	VBZ	0
used	used	VBN	0
.	.	.	0
A	A	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
1906	1906	CD	0
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
1905	1905	CD	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
1907	1907	CD	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
same	same	JJ	0
layer	layer	NN	0
and	and	CC	0
of	of	IN	0
the	the	DT	0
same	same	JJ	0
material	material	NN	0
as	as	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
1906	1906	CD	0
.	.	.	0
N-channel	N-channel	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
layers	layers	VBD	0
1908	1908	CD	0
and	and	CC	0
1909	1909	CD	0
having	having	VBG	B-NP
n-type	n-type	JJ	I-NP
conductivity	conductivity	NN	I-NP
are	are	VBP	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
1906	1906	CD	0
and	and	CC	0
an	an	DT	0
n-channel	n-channel	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
layer	layer	NN	I-NP
1910	1910	CD	0
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
1907	1907	CD	0
.	.	.	0
Wires	Wires	NNP	0
1911	1911	CD	0
and	and	CC	0
1912	1912	CD	0
are	are	VBP	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
n-channel	n-channel	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
layers	layers	VBD	0
1908	1908	CD	0
and	and	CC	0
1909	1909	CD	0
respectively	respectively	RB	0
.	.	.	0
A	A	DT	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
1913	1913	CD	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
same	same	JJ	0
layer	layer	NN	0
and	and	CC	0
of	of	IN	0
the	the	DT	0
same	same	JJ	0
material	material	NN	0
as	as	IN	0
the	the	DT	0
wires	wires	JJ	0
1911	1911	CD	0
and	and	CC	0
1912	1912	CD	0
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
n-channel	n-channel	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
layer	layer	NN	I-NP
1910	1910	CD	0
.	.	.	0
A	A	DT	0
second	second	JJ	0
electrode	electrode	NN	0
is	is	VBZ	0
formed	formed	VBN	0
of	of	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
1907	1907	CD	0
,	,	,	0
the	the	DT	0
n-channel	n-channel	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
layer	layer	NN	I-NP
1910	1910	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
1913	1913	CD	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
that	that	IN	0
a	a	DT	0
capacitor	capacitor	JJ	0
1920	1920	CD	0
is	is	VBZ	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
structure	structure	NN	0
where	where	WRB	0
the	the	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
1902	1902	CD	0
is	is	VBZ	0
sandwiched	sandwiched	VBN	0
between	between	IN	0
the	the	DT	0
second	second	JJ	0
electrode	electrode	NN	0
and	and	CC	0
the	the	DT	0
first	first	JJ	0
electrode	electrode	NN	0
1904	1904	CD	0
.	.	.	0
One	One	CD	0
end	end	NN	B-NP
portion	portion	NN	I-NP
of	of	IN	0
the	the	DT	0
wire	wire	NN	0
1911	1911	CD	0
extends	extends	NN	0
,	,	,	0
and	and	CC	0
the	the	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
1914	1914	CD	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
contact	contact	NN	0
with	with	IN	0
a	a	DT	0
top	top	JJ	0
portion	portion	NN	0
of	of	IN	0
the	the	DT	0
extended	extended	JJ	0
wire	wire	NN	0
1911	1911	CD	0
.	.	.	0
An	An	DT	0
insulating	insulating	JJ	0
layer	layer	NN	0
1915	1915	CD	0
is	is	VBZ	0
formed	formed	VBN	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
cover	cover	VB	0
the	the	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
end	end	NN	I-NP
portion	portion	NN	I-NP
1914	1914	CD	0
,	,	,	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
1919	1919	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
capacitor	capacitor	JJ	0
1920	1920	CD	0
.	.	.	0
A	A	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
layer	layer	NN	0
1916	1916	CD	0
and	and	CC	0
an	an	DT	0
opposite	opposite	JJ	0
electrode	electrode	NN	0
1917	1917	CD	0
are	are	VBP	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
1914	1914	CD	0
and	and	CC	0
the	the	DT	0
insulating	insulating	JJ	0
layer	layer	NN	0
1915	1915	CD	0
.	.	.	0
A	A	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
1918	1918	CD	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
a	a	DT	0
region	region	NN	0
where	where	WRB	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
layer	layer	NN	0
1916	1916	CD	0
is	is	VBZ	0
sandwiched	sandwiched	VBN	0
between	between	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
1914	1914	CD	0
and	and	CC	0
the	the	DT	0
opposite	opposite	JJ	0
electrode	electrode	NN	0
1917	1917	CD	0
.	.	.	0
The	The	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
1907	1907	CD	0
to	to	TO	0
be	be	VB	0
a	a	DT	0
portion	portion	NN	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
capacitor	capacitor	NN	B-NP
and	and	CC	0
the	the	DT	0
n-channel	n-channel	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
layer	layer	NN	I-NP
1910	1910	NNS	0
are	are	VBP	0
not	not	RB	0
always	always	RB	0
required	required	VBN	0
to	to	TO	0
be	be	VB	0
provided	provided	VBN	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
in	in	IN	0
the	the	DT	0
capacitor	capacitor	NN	B-NP
,	,	,	0
the	the	DT	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
1913	1913	CD	0
may	may	MD	0
function	function	VB	0
as	as	IN	0
the	the	DT	0
second	second	JJ	0
electrode	electrode	NN	0
and	and	CC	0
the	the	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
may	may	MD	0
be	be	VB	0
sandwiched	sandwiched	VBN	0
between	between	IN	0
the	the	DT	0
first	first	JJ	0
electrode	electrode	NN	0
1904	1904	CD	0
and	and	CC	0
the	the	DT	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
1913	1913	CD	0
.	.	.	0
In	In	IN	0
FIG.	FIG.	CD	0
19A	19A	CD	0
,	,	,	0
by	by	IN	0
forming	forming	VBG	0
the	the	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
1914	1914	CD	0
before	before	IN	0
forming	forming	VBG	0
the	the	DT	0
wire	wire	NN	0
1911	1911	CD	0
,	,	,	0
a	a	DT	0
capacitor	capacitor	JJ	0
1922	1922	CD	0
with	with	IN	0
a	a	DT	0
structure	structure	NN	0
where	where	WRB	0
a	a	DT	0
second	second	JJ	0
electrode	electrode	NN	0
1921	1921	CD	0
formed	formed	VBN	0
of	of	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
1914	1914	CD	0
and	and	CC	0
the	the	DT	0
first	first	JJ	0
electrode	electrode	NN	0
1904	1904	CD	0
sandwich	sandwich	NN	0
the	the	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
1905	1905	CD	0
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
in	in	IN	0
FIGS.	FIGS.	NNP	0
19A	19A	NNP	0
and	and	CC	0
19B	19B	CD	0
that	that	IN	0
an	an	DT	0
inversely	inversely	FW	0
staggered	staggered	FW	0
channel	channel	FW	0
etch	etch	FW	0
type	type	NN	B-NP
transistor	transistor	NN	I-NP
is	is	VBZ	0
shown	shown	VBN	0
,	,	,	0
however	however	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
needless	needless	VBN	0
to	to	TO	0
say	say	VB	0
that	that	IN	0
a	a	DT	0
channel	channel	NN	0
protective	protective	JJ	B-NP
type	type	NN	I-NP
transistor	transistor	NN	I-NP
may	may	MD	0
also	also	RB	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
The	The	DT	0
case	case	NN	0
of	of	IN	0
using	using	VBG	0
a	a	DT	0
channel	channel	NN	0
protective	protective	JJ	B-NP
type	type	NN	I-NP
transistor	transistor	NN	I-NP
is	is	VBZ	0
described	described	VBN	0
with	with	IN	0
reference	reference	NN	0
to	to	TO	0
FIGS.	FIGS.	CD	0
20A	20A	CD	0
and	and	CC	0
20B	20B	NNP	0
.	.	.	0
A	A	DT	0
channel	channel	NN	0
protective	protective	JJ	B-NP
type	type	NN	I-NP
transistor	transistor	VBZ	I-NP
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	NNP	0
20A	20A	NNP	0
is	is	VBZ	0
different	different	JJ	0
from	from	IN	0
the	the	DT	0
channel	channel	NN	0
etch	etch	NN	0
type	type	NN	0
driving	driving	VBG	0
transistor	transistor	CD	0
1919	1919	CD	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
19A	19A	CD	0
in	in	IN	0
that	that	IN	0
an	an	DT	0
insulator	insulator	JJ	0
2001	2001	CD	0
as	as	IN	0
a	a	DT	0
mask	mask	NN	0
for	for	IN	0
etching	etching	NN	0
is	is	VBZ	0
provided	provided	VBN	0
in	in	IN	0
a	a	DT	0
region	region	NN	0
where	where	WRB	0
a	a	DT	0
channel	channel	NN	0
of	of	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
1906	1906	CD	0
is	is	VBZ	0
formed	formed	VBN	0
.	.	.	0
Other	Other	JJ	0
common	common	JJ	0
portions	portions	NNS	0
are	are	VBP	0
denoted	denoted	VBN	0
by	by	IN	0
the	the	DT	0
same	same	JJ	0
reference	reference	NN	B-NP
numeral	numeral	JJ	I-NP
.	.	.	0
Similarly	Similarly	RB	0
,	,	,	0
the	the	DT	0
channel	channel	NN	0
protective	protective	JJ	B-NP
type	type	NN	I-NP
transistor	transistor	VBZ	I-NP
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	NNP	0
20B	20B	NNP	0
is	is	VBZ	0
different	different	JJ	0
from	from	IN	0
the	the	DT	0
channel	channel	NN	0
etch	etch	NN	0
type	type	NN	0
driving	driving	VBG	0
transistor	transistor	CD	0
1919	1919	CD	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
19B	19B	CD	0
in	in	IN	0
that	that	IN	0
the	the	DT	0
insulator	insulator	JJ	0
2001	2001	CD	0
as	as	IN	0
a	a	DT	0
mask	mask	NN	0
for	for	IN	0
etching	etching	NN	0
is	is	VBZ	0
provided	provided	VBN	0
in	in	IN	0
a	a	DT	0
region	region	NN	0
where	where	WRB	0
a	a	DT	0
channel	channel	NN	0
of	of	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
1906	1906	CD	0
is	is	VBZ	0
formed	formed	VBN	0
.	.	.	0
Other	Other	JJ	0
common	common	JJ	0
portions	portions	NNS	0
are	are	VBP	0
denoted	denoted	VBN	0
by	by	IN	0
the	the	DT	0
same	same	JJ	0
reference	reference	NN	B-NP
numeral	numeral	JJ	I-NP
.	.	.	0
By	By	IN	0
using	using	VBG	0
an	an	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
amorphous	amorphous	JJ	I-NP
semiconductor	semiconductor	NN	I-NP
film	film	NN	I-NP
(	(	-LRB-	0
a	a	DT	0
channel	channel	NN	0
forming	forming	VBG	B-NP
region	region	NN	I-NP
,	,	,	0
a	a	DT	0
source	source	NN	B-NP
region	region	NN	I-NP
,	,	,	0
a	a	DT	0
drain	drain	NN	B-NP
region	region	NN	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
like	like	JJ	0
)	)	-RRB-	0
which	which	WDT	0
forms	forms	VBZ	0
a	a	DT	0
pixel	pixel	NN	B-NP
,	,	,	0
manufacturing	manufacturing	VBG	B-NP
cost	cost	NN	I-NP
can	can	MD	0
be	be	VB	0
reduced	reduced	VBN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
that	that	IN	0
the	the	DT	0
structures	structures	NNS	0
of	of	IN	0
a	a	DT	0
transistor	transistor	NN	0
and	and	CC	0
a	a	DT	0
capacitor	capacitor	NN	B-NP
which	which	WDT	0
can	can	MD	0
be	be	VB	0
applied	applied	VBN	0
to	to	TO	0
a	a	DT	0
pixel	pixel	JJ	B-NP
configuration	configuration	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NNS	0
are	are	VBP	0
not	not	RB	0
limited	limited	VBN	0
to	to	TO	0
the	the	DT	0
aforementioned	aforementioned	JJ	B-NP
one	one	CD	I-NP
and	and	CC	0
various	various	JJ	0
structures	structures	NNS	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
for	for	IN	0
the	the	DT	0
transistor	transistor	NN	0
and	and	CC	0
the	the	DT	0
capacitor	capacitor	NN	B-NP
.	.	.	0
When	When	WRB	0
manufacturing	manufacturing	VBG	0
this	this	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
,	,	,	0
a	a	DT	0
photo	photo	NN	0
mask	mask	NN	0
(	(	-LRB-	0
a	a	DT	0
half	half	NN	0
tone	tone	NN	0
mask	mask	NN	0
)	)	-RRB-	0
having	having	VBG	0
an	an	DT	0
inclination	inclination	NN	0
in	in	IN	0
transmittanca	transmittanca	NN	B-NP
may	may	MD	0
be	be	VB	0
used	used	VBN	0
in	in	IN	0
the	the	DT	0
photolithography	photolithography	JJ	B-NP
step	step	NN	I-NP
.	.	.	0
A	A	DT	0
method	method	NN	0
for	for	IN	0
manufacturing	manufacturing	VBG	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
to	to	TO	0
which	which	WDT	0
the	the	DT	0
invention	invention	NN	0
is	is	VBZ	0
applied	applied	VBN	0
in	in	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
using	using	VBG	0
a	a	DT	0
half	half	NN	0
tone	tone	NN	0
mask	mask	NN	0
is	is	VBZ	0
described	described	VBN	0
below	below	RB	0
.	.	.	0
A	A	DT	0
transistor	transistor	NN	0
may	may	MD	0
be	be	VB	0
a	a	DT	0
thin	thin	JJ	B-NP
film	film	NN	I-NP
transistor	transistor	NN	I-NP
(	(	-LRB-	0
TFT	TFT	NNP	B-NP
)	)	-RRB-	0
as	as	IN	0
well	well	RB	0
as	as	IN	0
a	a	DT	0
MOS	MOS	NNP	0
transistor	transistor	VBD	0
formed	formed	VBN	0
over	over	IN	0
a	a	DT	0
single	single	JJ	0
crystalline	crystalline	JJ	B-NP
substrate	substrate	NN	I-NP
.	.	.	0
FIG.	FIG.	CD	0
21	21	CD	0
is	is	VBZ	0
a	a	DT	0
cross	cross	JJ	0
sectional	sectional	JJ	B-NP
structure	structure	NN	I-NP
of	of	IN	0
a	a	DT	0
transistor	transistor	NN	0
which	which	WDT	0
forms	forms	VBZ	0
a	a	DT	0
circuit	circuit	NN	0
.	.	.	0
In	In	IN	0
FIG.	FIG.	CD	0
21	21	CD	0
,	,	,	0
an	an	DT	0
n-channel	n-channel	JJ	B-NP
transistor	transistor	NN	I-NP
2101	2101	CD	0
,	,	,	0
an	an	DT	0
n-channel	n-channel	JJ	B-NP
transistor	transistor	NN	I-NP
2102	2102	CD	0
,	,	,	0
a	a	DT	0
capacitor	capacitor	JJ	0
2104	2104	CD	0
,	,	,	0
a	a	DT	0
resistor	resistor	JJ	0
2105	2105	CD	0
,	,	,	0
and	and	CC	0
a	a	DT	0
p-channel	p-channel	JJ	B-NP
transistor	transistor	JJ	I-NP
2103	2103	NNS	0
are	are	VBP	0
shown	shown	VBN	0
.	.	.	0
Each	Each	DT	0
transistor	transistor	NN	0
includes	includes	VBZ	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
2205	2205	CD	0
,	,	,	0
a	a	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
layer	layer	NN	I-NP
2208	2208	CD	0
,	,	,	0
and	and	CC	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
2209	2209	CD	0
.	.	.	0
The	The	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
2209	2209	CD	0
is	is	VBZ	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
stacked-layer	stacked-layer	JJ	B-NP
structure	structure	NN	I-NP
of	of	IN	0
a	a	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2203	2203	CD	0
and	and	CC	0
a	a	DT	0
second	second	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2202	2202	CD	0
.	.	.	0
Further	Further	RB	0
,	,	,	0
FIGS.	FIGS.	CD	0
22A	22A	CD	0
to	to	TO	0
22D	22D	NNP	0
can	can	MD	0
be	be	VB	0
referred	referred	VBN	0
to	to	TO	0
in	in	IN	0
combination	combination	NN	0
as	as	IN	0
top	top	JJ	0
plan	plan	NN	0
views	views	VBZ	0
corresponding	corresponding	JJ	0
to	to	TO	0
the	the	DT	0
transistor	transistor	NN	0
,	,	,	0
the	the	DT	0
capacitor	capacitor	NN	B-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
resistor	resistor	NN	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
21	21	CD	0
.	.	.	0
In	In	IN	0
FIG.	FIG.	CD	0
21	21	CD	0
,	,	,	0
the	the	DT	0
n-channel	n-channel	JJ	B-NP
transistor	transistor	NN	I-NP
2101	2101	CD	0
has	has	VBZ	0
,	,	,	0
in	in	IN	0
a	a	DT	0
channel	channel	NN	0
length	length	NN	0
direction	direction	NN	0
(	(	-LRB-	0
a	a	DT	0
direction	direction	NN	0
of	of	IN	0
carrier	carrier	NN	B-NP
flow	flow	NN	I-NP
)	)	-RRB-	0
,	,	,	0
an	an	DT	0
impurity	impurity	JJ	0
region	region	NN	0
2207	2207	CD	0
doped	doped	NN	0
with	with	IN	0
impurities	impurities	NN	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
2205	2205	CD	0
on	on	IN	0
both	both	DT	0
sides	sides	NNS	0
of	of	IN	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
.	.	.	0
The	The	DT	0
impurity	impurity	JJ	0
region	region	NN	0
2207	2207	CD	0
is	is	VBZ	0
doped	doped	VBN	0
at	at	IN	0
a	a	DT	0
lower	lower	JJR	0
concentration	concentration	NN	B-NP
than	than	IN	0
an	an	DT	0
impurity	impurity	JJ	B-NP
concentration	concentration	NN	I-NP
of	of	IN	0
an	an	DT	0
impurity	impurity	JJ	0
region	region	NN	0
2206	2206	CD	0
which	which	WDT	0
forms	forms	VBZ	0
a	a	DT	0
source	source	NN	0
or	or	CC	0
drain	drain	NN	B-NP
region	region	NN	I-NP
which	which	WDT	0
contacts	contacts	VBZ	0
a	a	DT	0
wire	wire	NN	0
2204	2204	CD	0
.	.	.	0
Such	Such	PDT	0
an	an	DT	0
impurity	impurity	JJ	0
region	region	NN	0
is	is	VBZ	0
called	called	VBN	0
a	a	DT	0
low	low	JJ	0
concentration	concentration	NN	B-NP
drain	drain	NN	I-NP
(	(	-LRB-	0
lightly	lightly	RB	B-NP
doped	doped	VBN	I-NP
drain	drain	NN	I-NP
)	)	-RRB-	0
.	.	.	0
In	In	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
forming	forming	VBG	0
the	the	DT	0
n-channel	n-channel	JJ	B-NP
transistor	transistor	NN	I-NP
2101	2101	CD	0
,	,	,	0
phosphorus	phosphorus	NN	0
or	or	CC	0
the	the	DT	0
like	like	NN	0
is	is	VBZ	0
added	added	VBN	0
as	as	IN	0
an	an	DT	0
impurity	impurity	JJ	0
imparting	imparting	JJ	0
n-type	n-type	JJ	B-NP
conductivity	conductivity	NN	I-NP
to	to	TO	0
the	the	DT	0
impurity	impurity	JJ	0
regions	regions	NNS	0
2206	2206	CD	0
and	and	CC	0
2207	2207	CD	0
.	.	.	0
The	The	DT	0
LDD	LDD	NNP	B-NP
region	region	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
for	for	IN	0
suppressing	suppressing	JJ	0
hot	hot	JJ	0
electron	electron	JJ	B-NP
deterioration	deterioration	NN	I-NP
or	or	CC	0
a	a	DT	0
short	short	JJ	0
channel	channel	NN	0
effect	effect	NN	0
.	.	.	0
As	As	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
22A	22A	CD	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2203	2203	CD	0
is	is	VBZ	0
formed	formed	VBN	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
expand	expand	VB	0
to	to	TO	0
both	both	DT	0
sides	sides	NNS	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2202	2202	CD	0
in	in	IN	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
2209	2209	CD	0
of	of	IN	0
the	the	DT	0
n-channel	n-channel	JJ	B-NP
transistor	transistor	NN	I-NP
2101	2101	CD	0
.	.	.	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
the	the	DT	0
thickness	thickness	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2203	2203	CD	0
is	is	VBZ	0
thinner	thinner	JJR	0
than	than	IN	0
that	that	DT	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
.	.	.	0
The	The	DT	0
thickness	thickness	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2203	2203	CD	0
is	is	VBZ	0
formed	formed	VBN	0
thin	thin	JJ	0
enough	enough	NN	0
for	for	IN	0
ion	ion	JJ	B-NP
specie	specie	NN	I-NP
to	to	TO	0
pass	pass	VB	0
through	through	RP	0
,	,	,	0
which	which	WDT	0
are	are	VBP	0
accelerated	accelerated	VBN	0
in	in	IN	0
an	an	DT	0
electric	electric	JJ	B-NP
field	field	NN	I-NP
of	of	IN	0
10	10	CD	0
to	to	TO	0
100	100	CD	0
kV	kV	NN	B-NP
.	.	.	0
The	The	DT	0
impurity	impurity	JJ	0
region	region	NN	0
2207	2207	CD	0
is	is	VBZ	0
formed	formed	VBN	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
overlap	overlap	VB	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2203	2203	CD	0
of	of	IN	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
2209	2209	CD	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
an	an	DT	0
LDD	LDD	NNP	B-NP
region	region	NN	I-NP
overlapping	overlapping	VBG	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
2209	2209	CD	0
is	is	VBZ	0
formed	formed	VBN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
structure	structure	NN	0
,	,	,	0
by	by	IN	0
adding	adding	VBG	B-NP
impurity	impurity	NN	I-NP
imparting	imparting	CD	0
one	one	CD	0
conductivity	conductivity	JJ	B-NP
type	type	NN	I-NP
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
2209	2209	CD	0
through	through	IN	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2203	2203	CD	0
with	with	IN	0
the	the	DT	0
second	second	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2202	2202	CD	0
as	as	IN	0
a	a	DT	0
mask	mask	NN	0
,	,	,	0
the	the	DT	0
impurity	impurity	JJ	0
region	region	NN	0
2207	2207	CD	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
a	a	DT	0
self-aligned	self-aligned	JJ	0
manner	manner	NN	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
an	an	DT	0
LDD	LDD	NNP	B-NP
region	region	NN	I-NP
overlapping	overlapping	VBG	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
a	a	DT	0
self-aligned	self-aligned	JJ	0
manner	manner	NN	0
.	.	.	0
In	In	IN	0
FIG.	FIG.	CD	0
21	21	CD	0
,	,	,	0
in	in	IN	0
the	the	DT	0
n-channel	n-channel	JJ	B-NP
transistor	transistor	NN	I-NP
2102	2102	CD	0
,	,	,	0
the	the	DT	0
impurity	impurity	JJ	0
region	region	NN	0
2207	2207	CD	0
doped	doped	NN	0
with	with	IN	0
impurities	impurities	NN	0
at	at	IN	0
a	a	DT	0
lower	lower	JJR	0
concentration	concentration	NN	B-NP
than	than	IN	0
an	an	DT	0
impurity	impurity	JJ	B-NP
concentration	concentration	NN	I-NP
of	of	IN	0
the	the	DT	0
impurity	impurity	JJ	0
region	region	NN	0
2206	2206	CD	0
is	is	VBZ	0
formed	formed	VBN	0
on	on	IN	0
one	one	CD	0
side	side	NN	0
of	of	IN	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
in	in	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
2205	2205	CD	0
.	.	.	0
As	As	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
22B	22B	CD	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2203	2203	CD	0
is	is	VBZ	0
formed	formed	VBN	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
expand	expand	VB	0
to	to	TO	0
one	one	CD	0
side	side	NN	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2202	2202	CD	0
in	in	IN	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
2209	2209	CD	0
of	of	IN	0
the	the	DT	0
n-channel	n-channel	JJ	B-NP
transistor	transistor	NN	I-NP
2102	2102	CD	0
.	.	.	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
also	also	RB	0
,	,	,	0
by	by	IN	0
adding	adding	VBG	B-NP
impurity	impurity	NN	I-NP
imparting	imparting	CD	0
one	one	CD	0
conductivity	conductivity	JJ	B-NP
type	type	NN	I-NP
through	through	IN	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2203	2203	CD	0
with	with	IN	0
the	the	DT	0
second	second	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2202	2202	CD	0
as	as	IN	0
a	a	DT	0
mask	mask	NN	0
,	,	,	0
an	an	DT	0
LDD	LDD	NNP	B-NP
region	region	NN	I-NP
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
in	in	IN	0
a	a	DT	0
self-aligned	self-aligned	JJ	0
manner	manner	NN	0
.	.	.	0
A	A	DT	0
transistor	transistor	NN	0
having	having	VBG	0
an	an	DT	0
LDD	LDD	NNP	B-NP
region	region	NN	I-NP
on	on	IN	0
one	one	CD	0
side	side	NN	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
as	as	IN	0
a	a	DT	0
transistor	transistor	NN	0
in	in	IN	0
which	which	WDT	0
only	only	RB	0
a	a	DT	0
positive	positive	JJ	B-NP
voltage	voltage	NN	I-NP
or	or	CC	0
a	a	DT	0
negative	negative	JJ	B-NP
voltage	voltage	NN	I-NP
is	is	VBZ	0
applied	applied	VBN	0
between	between	IN	0
a	a	DT	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
a	a	DT	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
.	.	.	0
In	In	IN	0
specific	specific	JJ	0
,	,	,	0
such	such	PDT	0
a	a	DT	0
transistor	transistor	NN	0
may	may	MD	0
be	be	VB	0
applied	applied	VBN	0
to	to	TO	0
a	a	DT	0
transistor	transistor	NN	0
which	which	WDT	0
forms	forms	VBZ	0
a	a	DT	0
logic	logic	NN	0
gate	gate	NN	0
such	such	JJ	0
as	as	IN	0
an	an	DT	0
inverter	inverter	JJ	B-NP
circuit	circuit	NN	I-NP
,	,	,	0
a	a	DT	0
NAND	NAND	NNP	B-NP
circuit	circuit	NN	I-NP
,	,	,	0
a	a	DT	0
NOR	NOR	NNP	0
circuit	circuit	NN	0
,	,	,	0
and	and	CC	0
a	a	DT	0
latch	latch	JJ	0
circuit	circuit	NN	0
,	,	,	0
or	or	CC	0
a	a	DT	0
transistor	transistor	NN	0
which	which	WDT	0
forms	forms	VBZ	0
an	an	DT	0
analog	analog	JJ	0
circuit	circuit	NN	0
such	such	JJ	0
as	as	IN	0
a	a	DT	0
sense	sense	NN	B-NP
amplifier	amplifier	NN	I-NP
,	,	,	0
a	a	DT	0
constant	constant	JJ	0
voltage	voltage	JJ	B-NP
generating	generating	NN	I-NP
circuit	circuit	NN	I-NP
,	,	,	0
and	and	CC	0
voltage	voltage	NN	B-NP
controlled	controlled	VBN	I-NP
oscillator	oscillator	NN	I-NP
.	.	.	0
In	In	IN	0
FIG.	FIG.	CD	0
21	21	CD	0
,	,	,	0
the	the	DT	0
capacitor	capacitor	JJ	0
2104	2104	CD	0
is	is	VBZ	0
formed	formed	VBN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2203	2203	CD	0
and	and	CC	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
2205	2205	CD	0
sandwiching	sandwiching	CD	0
the	the	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
layer	layer	NN	I-NP
2208	2208	CD	0
.	.	.	0
The	The	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
2205	2205	CD	0
forming	forming	VBG	0
the	the	DT	0
capacitor	capacitor	JJ	0
2104	2104	CD	0
is	is	VBZ	0
provided	provided	VBN	0
with	with	IN	0
the	the	DT	0
impurity	impurity	JJ	0
region	region	NN	0
2206	2206	CD	0
and	and	CC	0
the	the	DT	0
impurity	impurity	JJ	0
region	region	NN	0
2207	2207	CD	0
.	.	.	0
The	The	DT	0
impurity	impurity	JJ	0
region	region	NN	0
2207	2207	CD	0
is	is	VBZ	0
formed	formed	VBN	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
overlap	overlap	VB	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2203	2203	CD	0
in	in	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
2205	2205	CD	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
the	the	DT	0
impurity	impurity	JJ	0
region	region	NN	0
2206	2206	CD	0
contacts	contacts	NNS	0
the	the	DT	0
wire	wire	NN	0
2204	2204	CD	0
.	.	.	0
Impurities	Impurities	NNP	0
imparting	imparting	VBD	0
one	one	CD	0
conductivity	conductivity	JJ	B-NP
type	type	NN	I-NP
can	can	MD	0
be	be	VB	0
added	added	VBN	0
to	to	TO	0
the	the	DT	0
impurity	impurity	JJ	0
region	region	NN	0
2207	2207	CD	0
through	through	IN	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2203	2203	CD	0
,	,	,	0
therefore	therefore	RB	0
,	,	,	0
the	the	DT	0
impurity	impurity	JJ	B-NP
concentration	concentration	NN	I-NP
of	of	IN	0
the	the	DT	0
impurity	impurity	JJ	0
regions	regions	NNS	0
2206	2206	CD	0
and	and	CC	0
2207	2207	CD	0
can	can	MD	0
be	be	VB	0
set	set	VBN	0
the	the	DT	0
same	same	JJ	0
or	or	CC	0
different	different	JJ	0
.	.	.	0
In	In	IN	0
either	either	DT	0
case	case	NN	0
,	,	,	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
2205	2205	CD	0
in	in	IN	0
the	the	DT	0
capacitor	capacitor	JJ	0
2104	2104	CD	0
functions	functions	NNS	0
as	as	IN	0
an	an	DT	0
electrode	electrode	NN	0
,	,	,	0
therefore	therefore	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
preferable	preferable	VBN	0
to	to	TO	0
add	add	VB	0
impurities	impurities	CD	0
imparting	imparting	CD	0
one	one	CD	0
conductivity	conductivity	JJ	B-NP
type	type	NN	I-NP
so	so	RB	0
as	as	RB	0
to	to	TO	0
achieve	achieve	VB	0
low	low	JJ	0
resistance	resistance	NN	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2203	2203	CD	0
can	can	MD	0
function	function	VB	0
as	as	IN	0
an	an	DT	0
electrode	electrode	NN	0
sufficiently	sufficiently	RB	0
by	by	IN	0
using	using	VBG	0
the	the	DT	0
second	second	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2202	2202	CD	0
as	as	IN	0
an	an	DT	0
auxiliary	auxiliary	JJ	0
electrode	electrode	NN	0
as	as	IN	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
22C	22C	CD	0
.	.	.	0
In	In	IN	0
this	this	DT	0
manner	manner	NN	0
,	,	,	0
by	by	IN	0
forming	forming	VBG	0
a	a	DT	0
multiple	multiple	JJ	0
electrode	electrode	JJ	B-NP
structure	structure	NN	I-NP
in	in	IN	0
which	which	WDT	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2203	2203	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2202	2202	NNS	0
are	are	VBP	0
combined	combined	VBN	0
,	,	,	0
the	the	DT	0
capacitor	capacitor	JJ	0
2104	2104	CD	0
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
in	in	IN	0
a	a	DT	0
self-aligned	self-aligned	JJ	0
manner	manner	NN	0
.	.	.	0
In	In	IN	0
FIG.	FIG.	CD	0
21	21	CD	0
,	,	,	0
a	a	DT	0
resistor	resistor	JJ	0
2105	2105	CD	0
is	is	VBZ	0
formed	formed	VBN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2203	2203	CD	0
.	.	.	0
The	The	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2203	2203	CD	0
is	is	VBZ	0
formed	formed	VBN	0
with	with	IN	0
a	a	DT	0
thickness	thickness	NN	0
of	of	IN	0
30	30	CD	0
to	to	TO	0
150	150	CD	0
nm	nm	NN	B-NP
,	,	,	0
therefore	therefore	RB	0
,	,	,	0
the	the	DT	0
width	width	NN	B-NP
and	and	CC	0
length	length	NN	0
thereof	thereof	NNS	0
are	are	VBP	0
appropriately	appropriately	RB	0
set	set	VBN	0
to	to	TO	0
form	form	VB	0
the	the	DT	0
resistor	resistor	NN	0
.	.	.	0
In	In	IN	0
FIG.	FIG.	CD	0
21	21	CD	0
,	,	,	0
the	the	DT	0
p-channel	p-channel	JJ	B-NP
transistor	transistor	NN	I-NP
2103	2103	CD	0
has	has	VBZ	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
2205	2205	CD	0
provided	provided	VBN	0
with	with	IN	0
an	an	DT	0
impurity	impurity	JJ	0
region	region	NN	0
2212	2212	CD	0
.	.	.	0
This	This	DT	0
impurity	impurity	JJ	0
region	region	NN	0
2212	2212	CD	0
forms	forms	NNS	0
a	a	DT	0
source	source	NN	B-NP
region	region	NN	I-NP
and	and	CC	0
a	a	DT	0
drain	drain	NN	B-NP
region	region	NN	I-NP
which	which	WDT	0
contact	contact	VBZ	0
the	the	DT	0
wire	wire	NN	0
2204	2204	CD	0
.	.	.	0
The	The	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
2209	2209	CD	0
is	is	VBZ	0
formed	formed	VBN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2203	2203	CD	0
overlapped	overlapped	NN	0
with	with	IN	0
the	the	DT	0
second	second	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
2202	2202	CD	0
.	.	.	0
The	The	DT	0
p-channel	p-channel	JJ	B-NP
transistor	transistor	NN	I-NP
2103	2103	CD	0
is	is	VBZ	0
a	a	DT	0
single	single	JJ	0
drain	drain	NN	B-NP
transistor	transistor	NN	I-NP
without	without	IN	0
an	an	DT	0
LDD	LDD	NNP	B-NP
region	region	NN	I-NP
.	.	.	0
In	In	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
forming	forming	VBG	0
the	the	DT	0
p-channel	p-channel	JJ	B-NP
transistor	transistor	NN	I-NP
2103	2103	CD	0
,	,	,	0
boron	boron	NN	B-NP
or	or	CC	0
the	the	DT	0
like	like	NN	0
is	is	VBZ	0
added	added	VBN	0
as	as	IN	0
an	an	DT	0
impurity	impurity	JJ	0
imparting	imparting	JJ	0
p-type	p-type	JJ	B-NP
conductivity	conductivity	NN	I-NP
to	to	TO	0
the	the	DT	0
impurity	impurity	JJ	0
region	region	NN	0
2212	2212	CD	0
.	.	.	0
On	On	IN	0
the	the	DT	0
other	other	JJ	0
hand	hand	NN	0
,	,	,	0
by	by	IN	0
adding	adding	VBG	B-NP
phosphorus	phosphorus	NN	I-NP
to	to	TO	0
the	the	DT	0
impurity	impurity	JJ	0
region	region	NN	0
2212	2212	CD	0
,	,	,	0
a	a	DT	0
single	single	JJ	0
drain	drain	NN	B-NP
n-channel	n-channel	JJ	I-NP
transistor	transistor	NN	I-NP
can	can	MD	0
also	also	RB	0
be	be	VB	0
formed	formed	VBN	0
.	.	.	0
One	One	CD	0
or	or	CC	0
both	both	DT	0
of	of	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
2205	2205	CD	0
and	and	CC	0
the	the	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
layer	layer	NN	I-NP
2208	2208	CD	0
may	may	MD	0
be	be	VB	0
oxidized	oxidized	NN	B-NP
or	or	CC	0
nitrided	nitrided	NN	0
by	by	IN	0
high	high	JJ	0
density	density	JJ	B-NP
plasma	plasma	JJ	I-NP
treatment	treatment	NN	I-NP
which	which	WDT	0
is	is	VBZ	0
excited	excited	VBN	0
by	by	IN	0
microwaves	microwaves	NNS	0
and	and	CC	0
has	has	VBZ	0
an	an	DT	0
electron	electron	JJ	B-NP
temperature	temperature	NN	I-NP
of	of	IN	0
2	2	CD	0
eV	eV	JJ	0
or	or	CC	0
lower	lower	JJR	0
,	,	,	0
an	an	DT	0
ion	ion	JJ	B-NP
energy	energy	NN	I-NP
of	of	IN	0
5	5	CD	0
eV	eV	JJ	0
or	or	CC	0
lower	lower	JJR	0
,	,	,	0
and	and	CC	0
an	an	DT	0
electron	electron	JJ	B-NP
density	density	NN	I-NP
of	of	IN	0
about	about	IN	0
1011	1011	CD	0
to	to	TO	0
1013	1013	CD	0
cm	cm	CD	0
3	3	CD	0
.	.	.	0
At	At	IN	0
this	this	DT	0
time	time	NN	0
,	,	,	0
by	by	IN	0
performing	performing	VBG	B-NP
treatment	treatment	NN	I-NP
with	with	IN	0
a	a	DT	0
substrate	substrate	JJ	B-NP
temperature	temperature	NN	I-NP
of	of	IN	0
300	300	CD	0
to	to	TO	0
450	450	CD	0
C.	C.	NNP	0
in	in	IN	0
an	an	DT	0
oxygen	oxygen	NN	B-NP
atmosphere	atmosphere	NN	I-NP
(	(	-LRB-	0
O2	O2	NNP	0
,	,	,	0
N2O	N2O	NNP	0
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
)	)	-RRB-	0
or	or	CC	0
a	a	DT	0
nitrogen	nitrogen	JJ	B-NP
atmosphere	atmosphere	NN	I-NP
(	(	-LRB-	0
N2	N2	NNP	0
,	,	,	0
NH3	NH3	NNP	B-NP
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
)	)	-RRB-	0
,	,	,	0
a	a	DT	0
defect	defect	NN	0
level	level	NN	0
of	of	IN	0
an	an	DT	0
interface	interface	NN	0
between	between	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
2205	2205	CD	0
and	and	CC	0
the	the	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
layer	layer	NN	I-NP
2208	2208	CD	0
can	can	MD	0
be	be	VB	0
reduced	reduced	VBN	0
.	.	.	0
By	By	IN	0
performing	performing	VBG	0
this	this	DT	0
treatment	treatment	NN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
layer	layer	NN	I-NP
2208	2208	CD	0
,	,	,	0
the	the	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
layer	layer	NN	I-NP
2208	2208	CD	0
can	can	MD	0
be	be	VB	0
densified	densified	NN	B-NP
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
generation	generation	NN	0
of	of	IN	0
a	a	DT	0
charge	charge	NN	B-NP
defect	defect	NN	I-NP
can	can	MD	0
be	be	VB	0
suppressed	suppressed	VBN	0
,	,	,	0
thereby	thereby	RB	0
a	a	DT	0
change	change	NN	0
in	in	IN	0
a	a	DT	0
threshold	threshold	NN	B-NP
voltage	voltage	NN	I-NP
level	level	NN	I-NP
can	can	MD	0
be	be	VB	0
suppressed	suppressed	VBN	0
.	.	.	0
When	When	WRB	0
the	the	DT	0
transistor	transistor	NN	0
is	is	VBZ	0
driven	driven	VBN	0
with	with	IN	0
a	a	DT	0
voltage	voltage	NN	0
of	of	IN	0
lower	lower	JJR	0
than	than	IN	0
3	3	CD	0
V	V	NNP	0
,	,	,	0
an	an	DT	0
insulating	insulating	JJ	0
layer	layer	NN	0
which	which	WDT	0
is	is	VBZ	0
oxidized	oxidized	VBN	B-NP
or	or	CC	0
nitrided	nitrided	NN	0
by	by	IN	0
this	this	DT	0
plasma	plasma	JJ	B-NP
treatment	treatment	NN	I-NP
can	can	MD	0
be	be	VB	0
used	used	VBN	0
as	as	IN	0
the	the	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
layer	layer	NN	I-NP
2208	2208	CD	0
.	.	.	0
When	When	WRB	0
the	the	DT	0
transistor	transistor	NN	0
is	is	VBZ	0
driven	driven	VBN	0
with	with	IN	0
a	a	DT	0
voltage	voltage	NN	0
of	of	IN	0
3	3	CD	0
V	V	NNP	0
or	or	CC	0
higher	higher	JJR	0
,	,	,	0
the	the	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
layer	layer	NN	I-NP
2208	2208	CD	0
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
by	by	IN	0
using	using	VBG	0
an	an	DT	0
insulating	insulating	JJ	0
layer	layer	NN	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
surface	surface	NN	0
of	of	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
2205	2205	CD	0
by	by	IN	0
this	this	DT	0
plasma	plasma	JJ	B-NP
treatment	treatment	NN	I-NP
and	and	CC	0
an	an	DT	0
insulating	insulating	JJ	0
layer	layer	NN	0
accumulated	accumulated	VBN	0
by	by	IN	0
a	a	DT	0
CVD	CVD	NNP	B-NP
method	method	NN	I-NP
(	(	-LRB-	0
a	a	DT	0
plasma	plasma	JJ	B-NP
CVD	CVD	NNP	I-NP
method	method	NN	I-NP
or	or	CC	0
a	a	DT	0
thermal	thermal	JJ	B-NP
CVD	CVD	NNP	I-NP
method	method	NN	I-NP
)	)	-RRB-	0
in	in	IN	0
combination	combination	NN	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
this	this	DT	0
insulating	insulating	JJ	0
layer	layer	NN	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
as	as	IN	0
a	a	DT	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
of	of	IN	0
the	the	DT	0
capacitor	capacitor	JJ	0
2104	2104	CD	0
as	as	IN	0
well	well	RB	0
.	.	.	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
the	the	DT	0
insulating	insulating	JJ	0
layer	layer	NN	0
formed	formed	VBN	0
by	by	IN	0
this	this	DT	0
plasma	plasma	JJ	B-NP
treatment	treatment	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
with	with	IN	0
a	a	DT	0
thickness	thickness	NN	0
of	of	IN	0
1	1	CD	0
to	to	TO	0
10	10	CD	0
nm	nm	NN	B-NP
and	and	CC	0
dense	dense	JJ	0
,	,	,	0
therefore	therefore	RB	0
,	,	,	0
a	a	DT	0
capacitor	capacitor	NN	B-NP
having	having	VBG	0
large	large	JJ	0
capacitance	capacitance	NN	B-NP
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
.	.	.	0
As	As	RB	0
described	described	VBN	0
with	with	IN	0
reference	reference	NN	0
to	to	TO	0
FIGS.	FIGS.	CD	0
21A	21A	CD	0
and	and	CC	0
22A	22A	CD	0
to	to	TO	0
22E	22E	CD	0
,	,	,	0
by	by	IN	0
using	using	VBG	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
with	with	IN	0
different	different	JJ	0
thicknesses	thicknesses	NN	0
in	in	IN	0
combination	combination	NN	0
,	,	,	0
elements	elements	NNS	0
with	with	IN	0
various	various	JJ	0
structures	structures	NNS	0
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
.	.	.	0
A	A	DT	0
region	region	NN	0
where	where	WRB	0
only	only	RB	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
and	and	CC	0
a	a	DT	0
region	region	NN	0
where	where	WRB	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
and	and	CC	0
the	the	DT	0
second	second	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
are	are	VBP	0
stacked	stacked	VBN	0
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
by	by	IN	0
using	using	VBG	0
a	a	DT	0
photo	photo	NN	0
mask	mask	NN	0
or	or	CC	0
a	a	DT	0
reticle	reticle	NN	B-NP
provided	provided	VBN	0
with	with	IN	0
a	a	DT	0
diffraction	diffraction	JJ	B-NP
grating	grating	JJ	0
pattern	pattern	NN	0
or	or	CC	0
an	an	DT	0
auxiliary	auxiliary	JJ	0
pattern	pattern	NN	0
having	having	VBG	0
a	a	DT	0
light	light	JJ	0
intensity	intensity	NN	0
reducing	reducing	VBG	B-NP
function	function	NN	I-NP
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
translucent	translucent	JJ	0
film	film	NN	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
in	in	IN	0
a	a	DT	0
photolithography	photolithography	JJ	B-NP
step	step	NN	I-NP
,	,	,	0
amounts	amounts	NNS	0
of	of	IN	0
light	light	NN	0
transmitting	transmitting	VBG	0
a	a	DT	0
photo	photo	NN	0
mask	mask	NNS	0
are	are	VBP	0
controlled	controlled	VBN	0
when	when	WRB	0
exposing	exposing	VBG	0
the	the	DT	0
photo	photo	NN	0
resist	resist	NN	0
,	,	,	0
thereby	thereby	RB	0
the	the	DT	0
thickness	thickness	NN	0
of	of	IN	0
a	a	DT	0
developed	developed	VBN	0
resist	resist	JJ	0
mask	mask	NN	0
is	is	VBZ	0
differentiated	differentiated	VBN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
a	a	DT	0
slit	slit	NN	0
of	of	IN	0
a	a	DT	0
resolution	resolution	NN	B-NP
limit	limit	NN	I-NP
or	or	CC	0
lower	lower	JJR	0
may	may	MD	0
be	be	VB	0
provided	provided	VBN	0
in	in	IN	0
the	the	DT	0
photo	photo	NN	0
mask	mask	NN	0
or	or	CC	0
the	the	DT	0
reticle	reticle	NN	B-NP
to	to	TO	0
form	form	VB	0
a	a	DT	0
resist	resist	NN	0
with	with	IN	0
the	the	DT	0
aforementioned	aforementioned	JJ	B-NP
complicated	complicated	JJ	I-NP
shape	shape	NN	I-NP
.	.	.	0
Further	Further	RB	0
,	,	,	0
baking	baking	JJ	0
treatment	treatment	NN	0
at	at	IN	0
about	about	IN	0
200	200	CD	0
C.	C.	NNP	0
may	may	MD	0
be	be	VB	0
performed	performed	VBN	0
after	after	IN	0
the	the	DT	0
development	development	NN	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
deform	deform	VB	0
a	a	DT	0
mask	mask	NN	0
pattern	pattern	NN	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
photo	photo	NN	0
resist	resist	NN	0
material	material	NN	0
.	.	.	0
By	By	IN	0
using	using	VBG	0
a	a	DT	0
photo	photo	NN	0
mask	mask	NN	0
or	or	CC	0
a	a	DT	0
reticle	reticle	NN	B-NP
provided	provided	VBN	0
with	with	IN	0
a	a	DT	0
diffraction	diffraction	JJ	B-NP
grating	grating	JJ	0
pattern	pattern	NN	0
or	or	CC	0
an	an	DT	0
auxiliary	auxiliary	JJ	0
pattern	pattern	NN	0
which	which	WDT	0
is	is	VBZ	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
translucent	translucent	JJ	0
film	film	NN	0
and	and	CC	0
has	has	VBZ	0
a	a	DT	0
light	light	JJ	0
intensity	intensity	NN	0
reducing	reducing	VBG	B-NP
function	function	NN	I-NP
,	,	,	0
a	a	DT	0
region	region	NN	0
where	where	WRB	0
only	only	RB	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
and	and	CC	0
a	a	DT	0
region	region	NN	0
where	where	WRB	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
and	and	CC	0
the	the	DT	0
second	second	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
are	are	VBP	0
stacked	stacked	VBN	0
can	can	MD	0
be	be	VB	0
continuously	continuously	RB	0
formed	formed	VBN	0
.	.	.	0
As	As	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
22A	22A	CD	0
,	,	,	0
the	the	DT	0
region	region	NN	0
where	where	WRB	0
only	only	RB	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
can	can	MD	0
be	be	VB	0
selectively	selectively	RB	0
formed	formed	VBN	0
over	over	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
.	.	.	0
Such	Such	PDT	0
a	a	DT	0
region	region	NN	0
is	is	VBZ	0
effective	effective	JJ	0
over	over	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
layer	layer	NN	I-NP
,	,	,	0
however	however	RB	0
,	,	,	0
is	is	VBZ	0
not	not	RB	0
required	required	VBN	0
in	in	IN	0
other	other	JJ	0
regions	regions	NNS	0
(	(	-LRB-	0
a	a	DT	0
wiring	wiring	JJ	0
region	region	NN	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
)	)	-RRB-	0
.	.	.	0
By	By	IN	0
using	using	VBG	0
this	this	DT	0
photo	photo	NN	0
mask	mask	NN	0
or	or	CC	0
reticle	reticle	NN	B-NP
,	,	,	0
a	a	DT	0
region	region	NN	0
where	where	WRB	0
only	only	RB	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
is	is	VBZ	0
not	not	RB	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
wiring	wiring	JJ	0
portion	portion	NN	0
,	,	,	0
therefore	therefore	RB	0
,	,	,	0
wiring	wiring	JJ	0
density	density	NN	0
can	can	MD	0
be	be	VB	0
substantially	substantially	RB	0
enhanced	enhanced	VBN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
FIGS.	FIGS.	CD	0
21	21	CD	0
and	and	CC	0
22A	22A	CD	0
to	to	TO	0
22E	22E	CD	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
high	high	JJ	0
melting	melting	JJ	0
point	point	NN	B-NP
metal	metal	NN	I-NP
such	such	JJ	0
as	as	IN	0
tungsten	tungsten	NNS	0
(	(	-LRB-	0
W	W	NNP	0
)	)	-RRB-	0
,	,	,	0
chromium	chromium	NN	B-NP
(	(	-LRB-	0
Cr	Cr	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
tantalum	tantalum	NNS	0
(	(	-LRB-	0
Ta	Ta	NNP	0
)	)	-RRB-	0
,	,	,	0
tantalum	tantalum	NN	B-NP
nitride	nitride	NN	I-NP
(	(	-LRB-	0
TaN	TaN	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
molybdenum	molybdenum	NN	B-NP
(	(	-LRB-	0
Mo	Mo	NNP	0
)	)	-RRB-	0
,	,	,	0
an	an	DT	0
alloy	alloy	NN	0
or	or	CC	0
a	a	DT	0
compound	compound	NN	B-NP
containing	containing	VBG	0
the	the	DT	0
high	high	JJ	0
melting	melting	JJ	0
point	point	NN	B-NP
metal	metal	NN	I-NP
as	as	IN	0
a	a	DT	0
main	main	JJ	0
component	component	NN	0
with	with	IN	0
a	a	DT	0
thickness	thickness	NN	0
of	of	IN	0
30	30	CD	0
to	to	TO	0
50	50	CD	0
nm	nm	NN	B-NP
.	.	.	0
Further	Further	RB	0
,	,	,	0
the	the	DT	0
second	second	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
high	high	JJ	0
melting	melting	JJ	0
point	point	NN	B-NP
metal	metal	NN	I-NP
such	such	JJ	0
as	as	IN	0
tungsten	tungsten	NNS	0
(	(	-LRB-	0
W	W	NNP	0
)	)	-RRB-	0
,	,	,	0
chromium	chromium	NN	B-NP
(	(	-LRB-	0
Cr	Cr	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
tantalum	tantalum	NNS	0
(	(	-LRB-	0
Ta	Ta	NNP	0
)	)	-RRB-	0
,	,	,	0
tantalum	tantalum	NN	B-NP
nitride	nitride	NN	I-NP
(	(	-LRB-	0
TaN	TaN	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
molybdenum	molybdenum	NN	B-NP
(	(	-LRB-	0
Mo	Mo	NNP	0
)	)	-RRB-	0
,	,	,	0
an	an	DT	0
alloy	alloy	NN	0
or	or	CC	0
a	a	DT	0
compound	compound	NN	B-NP
containing	containing	VBG	0
the	the	DT	0
high	high	JJ	0
melting	melting	JJ	0
point	point	NN	B-NP
metal	metal	NN	I-NP
as	as	IN	0
a	a	DT	0
main	main	JJ	0
component	component	NN	0
with	with	IN	0
a	a	DT	0
thickness	thickness	NN	0
of	of	IN	0
300	300	CD	0
to	to	TO	0
600	600	CD	0
nm	nm	NN	B-NP
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
and	and	CC	0
the	the	DT	0
second	second	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
are	are	VBP	0
formed	formed	VBN	0
of	of	IN	0
different	different	JJ	0
conductive	conductive	JJ	B-NP
material	material	JJ	I-NP
so	so	RB	0
that	that	IN	0
they	they	PRP	0
have	have	VBP	0
different	different	JJ	0
etching	etching	JJ	0
rates	rates	NNS	0
in	in	IN	0
a	a	DT	0
subsequent	subsequent	JJ	0
etching	etching	JJ	0
step	step	NN	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
of	of	IN	0
TaN	TaN	JJ	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
tungsten	tungsten	JJ	B-NP
film	film	NN	I-NP
.	.	.	0
In	In	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
transistors	transistors	NNS	0
,	,	,	0
capacitor	capacitor	NN	B-NP
,	,	,	0
and	and	CC	0
resistors	resistors	NN	0
with	with	IN	0
different	different	JJ	0
electrode	electrode	JJ	B-NP
structure	structure	NN	I-NP
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
same	same	JJ	0
step	step	NN	0
by	by	IN	0
using	using	VBG	0
a	a	DT	0
photo	photo	NN	0
mask	mask	NN	0
or	or	CC	0
a	a	DT	0
reticle	reticle	NN	B-NP
provided	provided	VBN	0
with	with	IN	0
a	a	DT	0
diffraction	diffraction	JJ	B-NP
grating	grating	JJ	0
pattern	pattern	NN	0
or	or	CC	0
an	an	DT	0
auxiliary	auxiliary	JJ	0
pattern	pattern	NN	0
having	having	VBG	0
a	a	DT	0
light	light	JJ	0
intensity	intensity	NN	0
reducing	reducing	VBG	B-NP
function	function	NN	I-NP
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
translucent	translucent	JJ	0
film	film	NN	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
elements	elements	NNS	0
of	of	IN	0
different	different	JJ	0
mode	mode	NN	B-NP
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
the	the	DT	0
characteristics	characteristics	NN	0
of	of	IN	0
the	the	DT	0
circuit	circuit	NN	0
and	and	CC	0
integrated	integrated	VBN	0
without	without	IN	0
increasing	increasing	VBG	0
the	the	DT	0
number	number	NN	0
of	of	IN	0
steps	steps	NNS	0
.	.	.	0
In	In	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
a	a	DT	0
pixel	pixel	JJ	B-NP
configuration	configuration	NN	I-NP
which	which	WDT	0
can	can	MD	0
be	be	VB	0
applied	applied	VBN	0
to	to	TO	0
the	the	DT	0
invention	invention	NN	0
is	is	VBZ	0
described	described	VBN	0
as	as	IN	0
an	an	DT	0
example	example	NN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
that	that	IN	0
the	the	DT	0
same	same	JJ	0
configuration	configuration	NN	B-NP
as	as	IN	0
FIG.	FIG.	CD	0
3	3	CD	0
is	is	VBZ	0
not	not	RB	0
described	described	VBN	0
here	here	RB	0
.	.	.	0
FIG.	FIG.	CD	0
10	10	CD	0
shows	shows	NNS	0
a	a	DT	0
pixel	pixel	JJ	B-NP
configuration	configuration	NN	I-NP
where	where	WRB	0
a	a	DT	0
third	third	JJ	0
transistor	transistor	NN	0
25	25	CD	0
is	is	VBZ	0
provided	provided	VBN	0
on	on	IN	0
both	both	DT	0
ends	ends	NNS	0
of	of	IN	0
the	the	DT	0
capacitor	capacitor	JJ	0
16	16	CD	0
in	in	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
configuration	configuration	NN	I-NP
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
3	3	CD	0
.	.	.	0
The	The	DT	0
third	third	JJ	0
transistor	transistor	NN	0
25	25	CD	0
has	has	VBZ	0
a	a	DT	0
function	function	NN	0
to	to	TO	0
discharge	discharge	VB	0
a	a	DT	0
charge	charge	NN	0
accumulated	accumulated	VBN	0
in	in	IN	0
the	the	DT	0
capacitor	capacitor	JJ	0
16	16	CD	0
for	for	IN	0
a	a	DT	0
predetermined	predetermined	JJ	0
period	period	NN	0
.	.	.	0
This	This	DT	0
third	third	JJ	0
transistor	transistor	NN	0
25	25	CD	0
is	is	VBZ	0
also	also	RB	0
referred	referred	VBN	0
to	to	TO	0
as	as	IN	0
an	an	DT	0
erasing	erasing	JJ	0
transistor	transistor	NN	0
.	.	.	0
The	The	DT	0
predetermined	predetermined	JJ	0
period	period	NN	0
is	is	VBZ	0
controlled	controlled	VBN	0
by	by	IN	0
an	an	DT	0
erasing	erasing	JJ	0
gate	gate	NN	B-NP
line	line	NN	I-NP
Ry	Ry	NN	I-NP
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
third	third	JJ	0
transistor	transistor	NN	0
25	25	CD	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
in	in	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
providing	providing	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
subframe	subframe	JJ	B-NP
period	period	NN	I-NP
,	,	,	0
the	the	DT	0
charge	charge	NN	0
in	in	IN	0
the	the	DT	0
capacitor	capacitor	JJ	0
16	16	CD	0
is	is	VBZ	0
discharged	discharged	VBN	0
by	by	IN	0
the	the	DT	0
third	third	JJ	0
transistor	transistor	NN	0
25	25	CD	0
in	in	IN	0
a	a	DT	0
short	short	JJ	0
subframe	subframe	JJ	B-NP
period	period	NN	I-NP
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
a	a	DT	0
duty	duty	NN	B-NP
ratio	ratio	NN	I-NP
can	can	MD	0
be	be	VB	0
improved	improved	VBN	0
.	.	.	0
FIG.	FIG.	NNP	0
11A	11A	NNP	0
shows	shows	VBZ	0
a	a	DT	0
pixel	pixel	JJ	B-NP
configuration	configuration	NN	I-NP
where	where	WRB	0
a	a	DT	0
fourth	fourth	JJ	0
transistor	transistor	NN	0
36	36	CD	0
is	is	VBZ	0
provided	provided	VBN	0
between	between	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
and	and	CC	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
in	in	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
configuration	configuration	NN	I-NP
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
3	3	CD	0
.	.	.	0
A	A	DT	0
second	second	JJ	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
Vax	Vax	NN	I-NP
at	at	IN	0
a	a	DT	0
fixed	fixed	JJ	0
potential	potential	NN	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
fourth	fourth	JJ	0
transistor	transistor	NN	0
36	36	CD	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
a	a	DT	0
current	current	JJ	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
can	can	MD	0
be	be	VB	0
set	set	VBN	0
constant	constant	JJ	0
independent	independent	JJ	0
of	of	IN	0
a	a	DT	0
gate-source	gate-source	JJ	B-NP
voltage	voltage	NN	I-NP
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
or	or	CC	0
the	the	DT	0
fourth	fourth	JJ	0
transistor	transistor	NN	0
36	36	CD	0
.	.	.	0
The	The	DT	0
fourth	fourth	JJ	0
transistor	transistor	NN	0
36	36	CD	0
is	is	VBZ	0
also	also	RB	0
referred	referred	VBN	0
to	to	TO	0
as	as	IN	0
a	a	DT	0
current	current	JJ	0
controlling	controlling	JJ	0
transistor	transistor	NN	0
.	.	.	0
FIG.	FIG.	NNP	0
11B	11B	NNP	0
shows	shows	VBZ	0
a	a	DT	0
pixel	pixel	JJ	B-NP
configuration	configuration	NN	I-NP
where	where	WRB	0
the	the	DT	0
second	second	JJ	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
Vax	Vax	NN	I-NP
at	at	IN	0
a	a	DT	0
fixed	fixed	JJ	0
potential	potential	NN	0
is	is	VBZ	0
provided	provided	VBN	0
in	in	IN	0
parallel	parallel	JJ	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	B-NP
line	line	NN	I-NP
Gy	Gy	NNP	I-NP
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
different	different	JJ	0
from	from	IN	0
FIG.	FIG.	CD	0
11A	11A	CD	0
.	.	.	0
FIG.	FIG.	NNP	0
11C	11C	NNP	0
shows	shows	VBZ	0
a	a	DT	0
pixel	pixel	JJ	B-NP
configuration	configuration	NN	I-NP
where	where	WRB	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
fourth	fourth	JJ	0
transistor	transistor	NN	0
36	36	CD	0
at	at	IN	0
a	a	DT	0
fixed	fixed	JJ	0
potential	potential	NN	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
different	different	JJ	0
from	from	IN	0
FIGS.	FIGS.	NNP	0
11A	11A	NNP	0
and	and	CC	0
11B	11B	NNP	0
.	.	.	0
An	An	DT	0
aperture	aperture	JJ	B-NP
ratio	ratio	NN	I-NP
can	can	MD	0
be	be	VB	0
kept	kept	VBN	0
in	in	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
configuration	configuration	NN	I-NP
where	where	WRB	0
a	a	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
is	is	VBZ	0
not	not	RB	0
additionally	additionally	RB	0
provided	provided	VBN	0
as	as	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
11C	11C	CD	0
.	.	.	0
FIG.	FIG.	CD	0
12	12	CD	0
shows	shows	NNS	0
a	a	DT	0
pixel	pixel	JJ	B-NP
configuration	configuration	NN	I-NP
where	where	WRB	0
the	the	DT	0
erasing	erasing	JJ	0
transistor	transistor	NN	0
25	25	CD	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
10	10	CD	0
is	is	VBZ	0
provided	provided	VBN	0
in	in	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
configuration	configuration	NN	I-NP
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
11A	11A	CD	0
.	.	.	0
By	By	IN	0
the	the	DT	0
erasing	erasing	JJ	0
transistor	transistor	NN	0
,	,	,	0
the	the	DT	0
charge	charge	NN	0
in	in	IN	0
the	the	DT	0
capacitor	capacitor	JJ	0
16	16	CD	0
can	can	MD	0
be	be	VB	0
discharged	discharged	VBN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
needless	needless	VBN	0
to	to	TO	0
say	say	VB	0
that	that	IN	0
an	an	DT	0
erasing	erasing	JJ	0
transistor	transistor	NN	0
can	can	MD	0
be	be	VB	0
provided	provided	VBN	0
in	in	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
configuration	configuration	NN	I-NP
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	NNP	0
11B	11B	NNP	0
or	or	CC	0
11C	11C	NNP	0
.	.	.	0
Here	Here	RB	0
,	,	,	0
a	a	DT	0
pixel	pixel	JJ	B-NP
circuit	circuit	NN	I-NP
where	where	WRB	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
subpixel	subpixel	NN	B-NP
are	are	VBP	0
provided	provided	VBN	0
in	in	IN	0
one	one	CD	0
pixel	pixel	NN	B-NP
is	is	VBZ	0
described	described	VBN	0
.	.	.	0
Although	Although	IN	0
not	not	RB	0
shown	shown	VBN	0
,	,	,	0
in	in	IN	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
subpixel	subpixel	NN	B-NP
are	are	VBP	0
provided	provided	VBN	0
in	in	IN	0
one	one	CD	0
pixel	pixel	NN	B-NP
and	and	CC	0
driven	driven	VBN	0
independently	independently	RB	0
,	,	,	0
data	data	NN	0
lines	lines	NNS	0
,	,	,	0
scan	scan	JJ	0
lines	lines	NNS	0
,	,	,	0
and	and	CC	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
are	are	VBP	0
provided	provided	VBN	0
in	in	IN	0
the	the	DT	0
same	same	JJ	0
number	number	NN	0
as	as	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
and	and	CC	0
elements	elements	NNS	0
for	for	IN	0
one	one	CD	0
pixel	pixel	NN	B-NP
are	are	VBP	0
to	to	TO	0
be	be	VB	0
provided	provided	VBN	0
.	.	.	0
However	However	RB	0
,	,	,	0
the	the	DT	0
data	data	NN	0
lines	lines	NNS	0
,	,	,	0
scan	scan	JJ	0
lines	lines	NNS	0
,	,	,	0
and	and	CC	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
may	may	MD	0
be	be	VB	0
shared	shared	VBN	0
by	by	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
if	if	IN	0
possible	possible	JJ	0
.	.	.	0
A	A	DT	0
circuit	circuit	NN	B-NP
example	example	NN	I-NP
where	where	WRB	0
the	the	DT	0
line	line	NN	0
is	is	VBZ	0
shared	shared	VBN	0
is	is	VBZ	0
described	described	VBN	0
below	below	RB	0
.	.	.	0
FIG.	FIG.	NNP	0
23A	23A	NNP	0
shows	shows	VBZ	0
a	a	DT	0
pixel	pixel	JJ	B-NP
circuit	circuit	NN	I-NP
diagram	diagram	NN	I-NP
of	of	IN	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
a	a	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
and	and	CC	0
a	a	DT	0
scan	scan	JJ	0
line	line	NN	0
connected	connected	VBN	0
to	to	TO	0
one	one	CD	0
of	of	IN	0
a	a	DT	0
source	source	NN	B-NP
region	region	NN	I-NP
or	or	CC	0
a	a	DT	0
drain	drain	NN	B-NP
region	region	NN	I-NP
of	of	IN	0
a	a	DT	0
driving	driving	NN	0
transistor	transistor	NN	0
is	is	VBZ	0
shared	shared	VBN	0
by	by	IN	0
subpixel	subpixel	NN	B-NP
.	.	.	0
FIG.	FIG.	NNP	0
23B	23B	NNP	0
shows	shows	VBZ	0
a	a	DT	0
pixel	pixel	JJ	B-NP
circuit	circuit	NN	I-NP
diagram	diagram	NN	I-NP
of	of	IN	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
only	only	RB	0
a	a	DT	0
scan	scan	JJ	0
line	line	NN	0
is	is	VBZ	0
shared	shared	VBN	0
.	.	.	0
The	The	DT	0
first	first	JJ	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
,	,	,	0
the	the	DT	0
second	second	JJ	0
driving	driving	NN	0
transistor	transistor	VBD	0
114	114	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
14	14	CD	0
are	are	VBP	0
equivalent	equivalent	JJ	0
to	to	TO	0
those	those	DT	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
1	1	CD	0
.	.	.	0
In	In	IN	0
FIG.	FIG.	CD	0
23A	23A	CD	0
,	,	,	0
in	in	IN	0
addition	addition	NN	0
to	to	TO	0
these	these	DT	0
,	,	,	0
a	a	DT	0
scan	scan	JJ	0
line	line	NN	0
2301	2301	CD	0
,	,	,	0
a	a	DT	0
first	first	JJ	0
data	data	NN	0
line	line	NN	0
2302	2302	CD	0
,	,	,	0
a	a	DT	0
second	second	JJ	0
data	data	NN	0
line	line	NN	0
2303	2303	CD	0
,	,	,	0
a	a	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
2304	2304	CD	0
,	,	,	0
a	a	DT	0
first	first	JJ	0
selecting	selecting	NN	0
transistor	transistor	VBD	0
2305	2305	CD	0
,	,	,	0
a	a	DT	0
second	second	JJ	0
selecting	selecting	NN	0
transistor	transistor	VBD	0
2306	2306	CD	0
,	,	,	0
a	a	DT	0
first	first	JJ	0
capacitor	capacitor	NN	B-NP
2307	2307	CD	0
,	,	,	0
and	and	CC	0
a	a	DT	0
second	second	JJ	0
capacitor	capacitor	JJ	0
2308	2308	NNS	0
are	are	VBP	0
provided	provided	VBN	0
.	.	.	0
In	In	IN	0
FIG.	FIG.	CD	0
23B	23B	CD	0
,	,	,	0
a	a	DT	0
second	second	JJ	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
2309	2309	CD	0
is	is	VBZ	0
provided	provided	VBN	0
in	in	IN	0
addition	addition	NN	0
to	to	TO	0
these	these	DT	0
.	.	.	0
The	The	DT	0
first	first	JJ	0
selecting	selecting	NN	0
transistor	transistor	VBD	0
2305	2305	CD	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
capacitor	capacitor	NN	B-NP
2307	2307	CD	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
form	form	NN	0
a	a	DT	0
first	first	JJ	0
subpixel	subpixel	NN	B-NP
.	.	.	0
Similarly	Similarly	RB	0
,	,	,	0
the	the	DT	0
second	second	JJ	0
selecting	selecting	NN	0
transistor	transistor	VBD	0
2306	2306	CD	0
,	,	,	0
the	the	DT	0
second	second	JJ	0
capacitor	capacitor	NN	B-NP
2308	2308	CD	0
,	,	,	0
the	the	DT	0
second	second	JJ	0
driving	driving	NN	0
transistor	transistor	VBD	0
114	114	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
14	14	CD	0
form	form	NN	0
a	a	DT	0
second	second	JJ	0
subpixel	subpixel	NN	B-NP
.	.	.	0
A	A	DT	0
timing	timing	NN	0
to	to	TO	0
scan	scan	VB	0
may	may	MD	0
be	be	VB	0
the	the	DT	0
same	same	JJ	0
in	in	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
,	,	,	0
therefore	therefore	RB	0
,	,	,	0
a	a	DT	0
scan	scan	JJ	0
line	line	NN	0
may	may	MD	0
be	be	VB	0
shared	shared	VBN	0
by	by	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
and	and	CC	0
data	data	NN	0
lines	lines	NNS	0
may	may	MD	0
be	be	VB	0
independently	independently	RB	0
provided	provided	VBN	0
for	for	IN	0
each	each	DT	0
of	of	IN	0
them	them	PRP	0
as	as	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
23A	23A	CD	0
.	.	.	0
By	By	IN	0
sharing	sharing	VBG	0
the	the	DT	0
scan	scan	JJ	0
line	line	NN	0
,	,	,	0
a	a	DT	0
layout	layout	NN	0
of	of	IN	0
a	a	DT	0
pixel	pixel	JJ	B-NP
circuit	circuit	NN	I-NP
has	has	VBZ	0
a	a	DT	0
margin	margin	NN	0
,	,	,	0
thereby	thereby	RB	0
a	a	DT	0
pixel	pixel	JJ	B-NP
aperture	aperture	JJ	I-NP
ratio	ratio	NN	I-NP
can	can	MD	0
be	be	VB	0
enhanced	enhanced	VBN	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
yield	yield	NN	0
can	can	MD	0
also	also	RB	0
be	be	VB	0
improved	improved	VBN	0
.	.	.	0
FIG.	FIG.	NNP	0
24A	24A	NNP	0
shows	shows	VBZ	0
a	a	DT	0
pixel	pixel	JJ	B-NP
circuit	circuit	NN	I-NP
diagram	diagram	NN	I-NP
of	of	IN	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
a	a	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
connected	connected	VBN	0
to	to	TO	0
one	one	CD	0
of	of	IN	0
a	a	DT	0
source	source	NN	B-NP
region	region	NN	I-NP
or	or	CC	0
a	a	DT	0
drain	drain	NN	B-NP
region	region	NN	I-NP
of	of	IN	0
a	a	DT	0
driving	driving	NN	0
transistor	transistor	NNS	0
and	and	CC	0
a	a	DT	0
data	data	NN	0
line	line	NN	0
connected	connected	VBN	0
to	to	TO	0
one	one	CD	0
of	of	IN	0
a	a	DT	0
source	source	NN	B-NP
region	region	NN	I-NP
or	or	CC	0
a	a	DT	0
drain	drain	NN	B-NP
region	region	NN	I-NP
of	of	IN	0
a	a	DT	0
selecting	selecting	JJ	0
transistor	transistor	NNS	0
are	are	VBP	0
shared	shared	VBN	0
by	by	IN	0
a	a	DT	0
data	data	NN	0
line	line	NN	0
2403	2403	CD	0
in	in	IN	0
subpixel	subpixel	NN	B-NP
.	.	.	0
FIG.	FIG.	NNP	0
24B	24B	NNP	0
shows	shows	VBZ	0
a	a	DT	0
pixel	pixel	JJ	B-NP
circuit	circuit	NN	I-NP
diagram	diagram	NN	I-NP
of	of	IN	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
only	only	RB	0
the	the	DT	0
data	data	NN	0
line	line	NN	0
is	is	VBZ	0
shared	shared	VBN	0
.	.	.	0
As	As	RB	0
shown	shown	VBN	0
in	in	IN	0
a	a	DT	0
scan	scan	JJ	0
line	line	NN	0
2401	2401	CD	0
and	and	CC	0
a	a	DT	0
scan	scan	JJ	0
line	line	NN	0
2402	2402	CD	0
of	of	IN	0
FIGS.	FIGS.	NNP	0
24A	24A	NNP	0
and	and	CC	0
24B	24B	NNP	0
,	,	,	0
by	by	IN	0
changing	changing	VBG	0
a	a	DT	0
scan	scan	JJ	0
timing	timing	NN	0
for	for	IN	0
each	each	DT	0
subpixel	subpixel	NN	B-NP
by	by	IN	0
separately	separately	RB	0
providing	providing	VBG	0
scan	scan	JJ	0
lines	lines	NNS	0
,	,	,	0
a	a	DT	0
data	data	NN	0
line	line	NN	0
may	may	MD	0
be	be	VB	0
shared	shared	VBN	0
.	.	.	0
By	By	IN	0
sharing	sharing	VBG	0
the	the	DT	0
data	data	NN	0
line	line	NN	0
,	,	,	0
a	a	DT	0
layout	layout	NN	0
of	of	IN	0
a	a	DT	0
pixel	pixel	JJ	B-NP
circuit	circuit	NN	I-NP
has	has	VBZ	0
a	a	DT	0
margin	margin	NN	0
,	,	,	0
thereby	thereby	RB	0
a	a	DT	0
pixel	pixel	JJ	B-NP
aperture	aperture	JJ	I-NP
ratio	ratio	NN	I-NP
can	can	MD	0
be	be	VB	0
enhanced	enhanced	VBN	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
yield	yield	NN	0
can	can	MD	0
also	also	RB	0
be	be	VB	0
improved	improved	VBN	0
.	.	.	0
As	As	IN	0
the	the	DT	0
data	data	NN	0
line	line	NN	0
has	has	VBZ	0
little	little	RB	0
parasitic	parasitic	JJ	B-NP
capacitance	capacitance	NN	I-NP
,	,	,	0
power	power	NN	B-NP
consumption	consumption	NN	I-NP
for	for	IN	0
charging	charging	VBG	0
and	and	CC	0
discharging	discharging	VBG	0
the	the	DT	0
data	data	NN	0
line	line	NN	0
becomes	becomes	VBZ	0
small	small	JJ	0
.	.	.	0
In	In	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
performing	performing	VBG	0
an	an	DT	0
area	area	NN	B-NP
grayscale	grayscale	NN	I-NP
display	display	NN	I-NP
by	by	IN	0
sharing	sharing	VBG	0
a	a	DT	0
wire	wire	NN	0
by	by	IN	0
subpixel	subpixel	NN	B-NP
,	,	,	0
a	a	DT	0
multi-level	multi-level	JJ	B-NP
grayscale	grayscale	NN	I-NP
can	can	MD	0
be	be	VB	0
realized	realized	VBN	0
without	without	IN	0
decreasing	decreasing	VBG	0
the	the	DT	0
pixel	pixel	JJ	B-NP
aperture	aperture	JJ	I-NP
ratio	ratio	NN	I-NP
and	and	CC	0
yield	yield	VB	0
as	as	RB	0
compared	compared	VBN	0
to	to	TO	0
the	the	DT	0
pixel	pixel	NN	B-NP
without	without	IN	0
a	a	DT	0
subpixel	subpixel	NN	B-NP
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
that	that	IN	0
when	when	WRB	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
is	is	VBZ	0
not	not	RB	0
shared	shared	VBN	0
,	,	,	0
there	there	EX	0
are	are	VBP	0
special	special	JJ	0
effects	effects	NNS	0
such	such	JJ	0
that	that	IN	0
deterioration	deterioration	NN	B-NP
and	and	CC	0
temperature	temperature	NN	0
can	can	MD	0
be	be	VB	0
corrected	corrected	VBN	0
by	by	IN	0
a	a	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
in	in	IN	0
each	each	DT	0
subpixel	subpixel	NN	B-NP
and	and	CC	0
that	that	IN	0
a	a	DT	0
voltage	voltage	JJ	B-NP
change	change	NN	I-NP
due	due	JJ	0
to	to	TO	0
a	a	DT	0
voltage	voltage	JJ	B-NP
drop	drop	NN	I-NP
caused	caused	VBN	0
by	by	IN	0
a	a	DT	0
current	current	JJ	0
flowing	flowing	NN	0
through	through	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
can	can	MD	0
be	be	VB	0
reduced	reduced	VBN	0
as	as	RB	0
shown	shown	VBN	0
in	in	IN	0
Embodiment	Embodiment	NNP	0
Mode	Mode	NNP	0
1	1	CD	0
,	,	,	0
therefore	therefore	RB	0
,	,	,	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
a	a	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
is	is	VBZ	0
not	not	RB	0
shared	shared	VBN	0
is	is	VBZ	0
also	also	RB	0
described	described	VBN	0
.	.	.	0
Next	Next	JJ	B-NP
,	,	,	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
pixel	pixel	JJ	I-NP
circuit	circuit	NN	I-NP
capable	capable	NN	0
of	of	IN	0
performing	performing	VBG	0
full	full	JJ	0
color	color	NN	B-NP
display	display	NN	I-NP
using	using	VBG	0
the	the	DT	0
invention	invention	NN	0
is	is	VBZ	0
described	described	VBN	0
.	.	.	0
In	In	IN	0
case	case	NN	0
where	where	WRB	0
deterioration	deterioration	NN	B-NP
and	and	CC	0
characteristics	characteristics	JJ	B-NP
change	change	NN	I-NP
by	by	IN	0
temperature	temperature	NN	0
of	of	IN	0
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
differ	differ	VBP	0
depending	depending	VBG	0
on	on	IN	0
light	light	JJ	0
emission	emission	NN	B-NP
color	color	NN	I-NP
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
in	in	IN	0
a	a	DT	0
having	having	VBG	B-NP
pixel	pixel	NN	I-NP
display	display	NN	I-NP
device	device	NN	I-NP
separately	separately	RB	0
formed	formed	VBN	0
into	into	IN	0
R	R	NNP	0
,	,	,	0
G	G	NNP	0
,	,	,	0
and	and	CC	0
B	B	NNP	0
,	,	,	0
the	the	DT	0
configuration	configuration	NN	B-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
may	may	MD	0
be	be	VB	0
applied	applied	VBN	0
to	to	TO	0
each	each	DT	0
color	color	NN	0
as	as	IN	0
shown	shown	VBN	0
in	in	IN	0
FIGS.	FIGS.	NNP	0
25A	25A	NNP	0
and	and	CC	0
25B	25B	NNP	0
.	.	.	0
FIG.	FIG.	NNP	0
25A	25A	NNP	0
shows	shows	VBZ	0
a	a	DT	0
configuration	configuration	NN	B-NP
where	where	WRB	0
the	the	DT	0
invention	invention	NN	0
is	is	VBZ	0
applied	applied	VBN	0
to	to	TO	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
where	where	WRB	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
of	of	IN	0
a	a	DT	0
pixel	pixel	NN	B-NP
2300a	2300a	VBZ	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	NNP	0
23A	23A	NNP	0
are	are	VBP	0
separately	separately	RB	0
formed	formed	VBN	0
into	into	IN	0
R	R	NNP	0
,	,	,	0
G	G	NNP	0
,	,	,	0
and	and	CC	0
B.	B.	NNP	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
the	the	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
64	64	CD	0
may	may	MD	0
be	be	VB	0
similarly	similarly	RB	0
formed	formed	VBN	0
separately	separately	RB	0
for	for	IN	0
different	different	JJ	0
colors	colors	NNS	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
characteristics	characteristics	JJ	B-NP
change	change	NN	I-NP
by	by	IN	0
deterioration	deterioration	NN	B-NP
or	or	CC	0
temperature	temperature	NN	0
can	can	MD	0
be	be	VB	0
corrected	corrected	VBN	0
by	by	IN	0
each	each	DT	0
of	of	IN	0
R	R	NNP	0
,	,	,	0
G	G	NNP	0
,	,	,	0
and	and	CC	0
B.	B.	NNP	0
Here	Here	RB	0
,	,	,	0
the	the	DT	0
pixel	pixel	JJ	B-NP
configuration	configuration	NN	I-NP
may	may	MD	0
be	be	VB	0
similar	similar	JJ	0
to	to	TO	0
a	a	DT	0
pixel	pixel	JJ	0
2400a	2400a	NN	0
in	in	IN	0
FIG.	FIG.	NNP	0
24A	24A	NNP	0
instead	instead	RB	0
of	of	IN	0
FIG.	FIG.	CD	0
23A	23A	CD	0
.	.	.	0
FIG.	FIG.	NNP	0
25B	25B	NNP	0
shows	shows	VBZ	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
configuration	configuration	NN	I-NP
where	where	WRB	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
of	of	IN	0
a	a	DT	0
pixel	pixel	NN	B-NP
2300b	2300b	VBZ	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	NNP	0
23B	23B	NNP	0
are	are	VBP	0
separately	separately	RB	0
formed	formed	VBN	0
into	into	IN	0
R	R	NNP	0
,	,	,	0
G	G	NNP	0
,	,	,	0
and	and	CC	0
B	B	NNP	0
,	,	,	0
to	to	TO	0
which	which	WDT	0
the	the	DT	0
invention	invention	NN	0
is	is	VBZ	0
applied	applied	VBN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
the	the	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
64	64	CD	0
may	may	MD	0
be	be	VB	0
similarly	similarly	RB	0
formed	formed	VBN	0
separately	separately	RB	0
for	for	IN	0
different	different	JJ	0
colors	colors	NNS	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
characteristics	characteristics	JJ	B-NP
change	change	NN	I-NP
by	by	IN	0
deterioration	deterioration	NN	B-NP
or	or	CC	0
temperature	temperature	NN	0
can	can	MD	0
be	be	VB	0
corrected	corrected	VBN	0
by	by	IN	0
each	each	DT	0
of	of	IN	0
R	R	NNP	0
,	,	,	0
G	G	NNP	0
,	,	,	0
and	and	CC	0
B.	B.	NNP	0
Here	Here	RB	0
,	,	,	0
the	the	DT	0
pixel	pixel	JJ	B-NP
configuration	configuration	NN	I-NP
may	may	MD	0
be	be	VB	0
similar	similar	JJ	0
to	to	TO	0
a	a	DT	0
pixel	pixel	JJ	0
2400b	2400b	NN	0
in	in	IN	0
FIG.	FIG.	NNP	0
24B	24B	NNP	0
instead	instead	RB	0
of	of	IN	0
FIG.	FIG.	CD	0
23B	23B	CD	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
one	one	CD	0
pixel	pixel	NN	B-NP
may	may	MD	0
be	be	VB	0
divided	divided	VBN	0
into	into	IN	0
three	three	CD	0
or	or	CC	0
more	more	JJR	0
as	as	IN	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
26	26	CD	0
as	as	IN	0
a	a	DT	0
pixel	pixel	JJ	B-NP
configuration	configuration	NN	I-NP
to	to	TO	0
achieve	achieve	VB	0
full	full	JJ	0
color	color	NN	B-NP
display	display	NN	I-NP
.	.	.	0
At	At	IN	0
this	this	DT	0
time	time	NN	0
,	,	,	0
the	the	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
64	64	CD	0
may	may	MD	0
be	be	VB	0
provided	provided	VBN	0
in	in	IN	0
the	the	DT	0
same	same	JJ	0
number	number	NN	0
as	as	IN	0
the	the	DT	0
divided	divided	JJ	0
pixel	pixel	NN	B-NP
to	to	TO	0
correct	correct	VB	0
the	the	DT	0
characteristics	characteristics	JJ	B-NP
change	change	NN	I-NP
by	by	IN	0
deterioration	deterioration	NN	B-NP
or	or	CC	0
temperature	temperature	NN	0
of	of	IN	0
each	each	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
.	.	.	0
FIG.	FIG.	NNP	0
26A	26A	NNP	0
shows	shows	VBZ	0
a	a	DT	0
configuration	configuration	NN	B-NP
where	where	WRB	0
the	the	DT	0
invention	invention	NN	0
is	is	VBZ	0
applied	applied	VBN	0
to	to	TO	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
where	where	WRB	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
of	of	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	NNP	0
23A	23A	NNP	0
are	are	VBP	0
separately	separately	RB	0
formed	formed	VBN	0
into	into	IN	0
W	W	NNP	0
,	,	,	0
R	R	NNP	0
,	,	,	0
G	G	NNP	0
,	,	,	0
and	and	CC	0
B.	B.	NNP	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
the	the	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
64	64	CD	0
may	may	MD	0
be	be	VB	0
similarly	similarly	RB	0
formed	formed	VBN	0
separately	separately	RB	0
for	for	IN	0
different	different	JJ	0
colors	colors	NNS	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
characteristics	characteristics	JJ	B-NP
change	change	NN	I-NP
by	by	IN	0
deterioration	deterioration	NN	B-NP
or	or	CC	0
temperature	temperature	NN	0
can	can	MD	0
be	be	VB	0
corrected	corrected	VBN	0
by	by	IN	0
each	each	DT	0
of	of	IN	0
W	W	NNP	0
,	,	,	0
R	R	NNP	0
,	,	,	0
G	G	NNP	0
,	,	,	0
and	and	CC	0
B.	B.	NNP	0
Here	Here	RB	0
,	,	,	0
the	the	DT	0
pixel	pixel	JJ	B-NP
configuration	configuration	NN	I-NP
may	may	MD	0
be	be	VB	0
similar	similar	JJ	0
to	to	TO	0
FIG.	FIG.	CD	0
24A	24A	CD	0
instead	instead	RB	0
of	of	IN	0
FIG.	FIG.	CD	0
23A	23A	CD	0
.	.	.	0
FIG.	FIG.	NNP	0
26B	26B	NNP	0
shows	shows	VBZ	0
a	a	DT	0
configuration	configuration	NN	B-NP
where	where	WRB	0
the	the	DT	0
invention	invention	NN	0
is	is	VBZ	0
applied	applied	VBN	0
to	to	TO	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
where	where	WRB	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
of	of	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	NNP	0
23B	23B	NNP	0
are	are	VBP	0
separately	separately	RB	0
formed	formed	VBN	0
into	into	IN	0
W	W	NNP	0
,	,	,	0
R	R	NNP	0
,	,	,	0
G	G	NNP	0
,	,	,	0
and	and	CC	0
B.	B.	NNP	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
the	the	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
64	64	CD	0
may	may	MD	0
be	be	VB	0
similarly	similarly	RB	0
formed	formed	VBN	0
separately	separately	RB	0
for	for	IN	0
different	different	JJ	0
colors	colors	NNS	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
characteristics	characteristics	JJ	B-NP
change	change	NN	I-NP
by	by	IN	0
deterioration	deterioration	NN	B-NP
or	or	CC	0
temperature	temperature	NN	0
can	can	MD	0
be	be	VB	0
corrected	corrected	VBN	0
by	by	IN	0
each	each	DT	0
of	of	IN	0
W	W	NNP	0
,	,	,	0
R	R	NNP	0
,	,	,	0
G	G	NNP	0
,	,	,	0
and	and	CC	0
B.	B.	NNP	0
Here	Here	RB	0
,	,	,	0
the	the	DT	0
pixel	pixel	JJ	B-NP
configuration	configuration	NN	I-NP
may	may	MD	0
be	be	VB	0
similar	similar	JJ	0
to	to	TO	0
FIG.	FIG.	CD	0
24B	24B	CD	0
instead	instead	RB	0
of	of	IN	0
FIG.	FIG.	CD	0
23B	23B	CD	0
.	.	.	0
In	In	IN	0
FIGS.	FIGS.	CD	0
25	25	CD	0
and	and	CC	0
26	26	CD	0
,	,	,	0
the	the	DT	0
same	same	JJ	0
number	number	NN	0
of	of	IN	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
are	are	VBP	0
provided	provided	VBN	0
in	in	IN	0
all	all	DT	0
of	of	IN	0
the	the	DT	0
divided	divided	JJ	0
pixel	pixel	NN	B-NP
,	,	,	0
however	however	RB	0
,	,	,	0
the	the	DT	0
invention	invention	NN	0
is	is	VBZ	0
not	not	RB	0
limited	limited	VBN	0
to	to	TO	0
this	this	DT	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
only	only	RB	0
the	the	DT	0
W	W	NNP	B-NP
pixel	pixel	NN	I-NP
may	may	MD	0
have	have	VB	0
the	the	DT	0
configuration	configuration	NN	B-NP
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
23A	23A	CD	0
while	while	IN	0
the	the	DT	0
R	R	NN	0
,	,	,	0
G	G	NNP	0
,	,	,	0
and	and	CC	0
b	b	NN	B-NP
pixel	pixel	NN	I-NP
have	have	VBP	0
the	the	DT	0
configuration	configuration	NN	B-NP
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
23B	23B	CD	0
.	.	.	0
In	In	IN	0
this	this	DT	0
manner	manner	NN	0
,	,	,	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
circuit	circuit	NN	I-NP
formed	formed	VBD	0
separately	separately	RB	0
into	into	IN	0
colors	colors	NNS	0
may	may	MD	0
have	have	VB	0
a	a	DT	0
different	different	JJ	0
pixel	pixel	JJ	B-NP
configuration	configuration	NN	I-NP
,	,	,	0
which	which	WDT	0
can	can	MD	0
be	be	VB	0
freely	freely	RB	0
selected	selected	VBN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
a	a	DT	0
pixel	pixel	JJ	B-NP
configuration	configuration	NN	I-NP
where	where	WRB	0
the	the	DT	0
invention	invention	NN	0
is	is	VBZ	0
applied	applied	VBN	0
to	to	TO	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
constituted	constituted	VBD	0
by	by	IN	0
transistors	transistors	NNS	0
formed	formed	VBN	0
of	of	IN	0
amorphous	amorphous	JJ	B-NP
silicon	silicon	NN	I-NP
and	and	CC	0
a	a	DT	0
method	method	NN	0
for	for	IN	0
writing	writing	VBG	0
luminance	luminance	JJ	B-NP
data	data	NN	I-NP
to	to	TO	0
the	the	DT	0
pixel	pixel	NN	B-NP
are	are	VBP	0
described	described	VBN	0
.	.	.	0
With	With	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
integrated	integrated	JJ	0
device	device	NN	0
formed	formed	VBN	0
of	of	IN	0
amorphous	amorphous	JJ	B-NP
silicon	silicon	NN	I-NP
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
difficult	difficult	JJ	0
to	to	TO	0
form	form	VB	0
what	what	WP	0
is	is	VBZ	0
called	called	VBN	0
a	a	DT	0
CMOS	CMOS	NNP	B-NP
circuit	circuit	NN	I-NP
where	where	WRB	0
transistors	transistors	NNS	0
with	with	IN	0
different	different	JJ	0
conductivity	conductivity	NN	B-NP
are	are	VBP	0
integrated	integrated	VBN	0
because	because	IN	0
of	of	IN	0
its	its	PRP$	0
manufacturing	manufacturing	NN	B-NP
step	step	NN	I-NP
.	.	.	0
Even	Even	RB	0
if	if	IN	0
possible	possible	JJ	0
,	,	,	0
the	the	DT	0
manufacturing	manufacturing	NN	B-NP
step	step	NN	I-NP
inevitably	inevitably	RB	0
become	become	VB	0
complicated	complicated	VBN	0
as	as	RB	0
compared	compared	VBN	0
to	to	TO	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
forming	forming	VBG	0
only	only	RB	0
transistors	transistors	VBN	0
with	with	IN	0
single	single	JJ	0
conductivity	conductivity	NN	B-NP
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
low	low	JJ	0
cost	cost	NN	0
realized	realized	VBD	0
by	by	IN	0
simple	simple	JJ	0
manufacturing	manufacturing	NN	B-NP
step	step	NN	I-NP
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
the	the	DT	0
greatest	greatest	JJS	0
advantage	advantage	NN	0
of	of	IN	0
using	using	VBG	0
amorphous	amorphous	JJ	B-NP
silicon	silicon	NN	I-NP
cannot	cannot	RB	0
be	be	VB	0
achieved	achieved	VBN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
designing	designing	VBG	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
integrated	integrated	JJ	0
device	device	NN	0
formed	formed	VBN	0
of	of	IN	0
amorphous	amorphous	JJ	B-NP
silicon	silicon	NN	I-NP
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
required	required	VBN	0
to	to	TO	0
consider	consider	VB	0
constituting	constituting	VBN	0
a	a	DT	0
circuit	circuit	NN	0
using	using	VBG	0
only	only	RB	0
transistors	transistors	VBN	0
with	with	IN	0
single	single	JJ	0
conductivity	conductivity	NN	B-NP
.	.	.	0
A	A	DT	0
transistor	transistor	NN	0
formed	formed	VBN	0
of	of	IN	0
amorphous	amorphous	JJ	B-NP
silicon	silicon	NN	I-NP
is	is	VBZ	0
different	different	JJ	0
from	from	IN	0
a	a	DT	0
transistor	transistor	NN	0
formed	formed	VBN	0
of	of	IN	0
bulk	bulk	JJ	B-NP
silicon	silicon	NN	I-NP
or	or	CC	0
polysilicon	polysilicon	NN	B-NP
in	in	IN	0
that	that	WDT	0
it	it	PRP	0
deteriorates	deteriorates	VBZ	0
with	with	IN	0
time	time	NN	0
,	,	,	0
in	in	IN	0
particular	particular	JJ	0
,	,	,	0
a	a	DT	0
threshold	threshold	NN	B-NP
value	value	NN	I-NP
increase	increase	NN	I-NP
faster	faster	RBR	0
by	by	IN	0
continuing	continuing	VBG	B-NP
operation	operation	NN	I-NP
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
a	a	DT	0
major	major	JJ	0
factor	factor	NN	B-NP
of	of	IN	0
the	the	DT	0
increase	increase	NN	0
in	in	IN	0
threshold	threshold	JJ	B-NP
value	value	NN	I-NP
that	that	IN	0
a	a	DT	0
charge	charge	NN	0
trapped	trapped	VBN	0
in	in	IN	0
a	a	DT	0
gate	gate	NN	0
insulating	insulating	VBG	B-NP
film	film	NN	I-NP
increase	increase	NN	I-NP
and	and	CC	0
defect	defect	JJ	0
density	density	NN	0
of	of	IN	0
a	a	DT	0
channel	channel	NN	0
portion	portion	NN	0
becomes	becomes	VBZ	0
high	high	JJ	0
when	when	WRB	0
a	a	DT	0
positive	positive	JJ	B-NP
voltage	voltage	NN	I-NP
keeps	keeps	VBZ	0
being	being	VBG	0
applied	applied	VBN	0
to	to	TO	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
transistor	transistor	NN	0
.	.	.	0
In	In	IN	0
order	order	NN	0
to	to	TO	0
suppress	suppress	VB	0
these	these	DT	0
phenomena	phenomena	NN	0
and	and	CC	0
suppress	suppress	VB	0
a	a	DT	0
threshold	threshold	NN	B-NP
value	value	NN	I-NP
shift	shift	NN	I-NP
of	of	IN	0
the	the	DT	0
transistor	transistor	NN	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
there	there	EX	0
is	is	VBZ	0
a	a	DT	0
method	method	NN	0
to	to	TO	0
provide	provide	VB	0
a	a	DT	0
period	period	NN	0
to	to	TO	0
apply	apply	VB	0
a	a	DT	0
negative	negative	JJ	B-NP
voltage	voltage	NN	I-NP
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
.	.	.	0
FIG.	FIG.	CD	0
27	27	CD	0
shows	shows	NNS	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
configuration	configuration	NN	I-NP
for	for	IN	0
suppressing	suppressing	VBG	0
the	the	DT	0
deterioration	deterioration	NN	B-NP
with	with	IN	0
time	time	NN	0
of	of	IN	0
a	a	DT	0
transistor	transistor	NN	0
formed	formed	VBN	0
of	of	IN	0
amorphous	amorphous	JJ	B-NP
silicon	silicon	NN	I-NP
.	.	.	0
The	The	DT	0
elements	elements	NNS	0
in	in	IN	0
FIG.	FIG.	CD	0
27	27	CD	0
which	which	WDT	0
are	are	VBP	0
the	the	DT	0
same	same	JJ	0
as	as	IN	0
those	those	DT	0
in	in	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
are	are	VBP	0
considered	considered	VBN	0
to	to	TO	0
have	have	VB	0
the	the	DT	0
same	same	JJ	0
or	or	CC	0
approximately	approximately	RB	0
the	the	DT	0
same	same	JJ	0
functions	functions	NNS	0
.	.	.	0
Reference	Reference	NN	B-NP
numeral	numeral	VBD	I-NP
2700	2700	CD	0
denotes	denotes	CD	0
a	a	DT	0
pixel	pixel	JJ	B-NP
circuit	circuit	NN	I-NP
,	,	,	0
2701	2701	CD	0
denotes	denotes	CD	0
a	a	DT	0
precharge	precharge	JJ	B-NP
circuit	circuit	NN	I-NP
,	,	,	0
S1	S1	CD	0
to	to	TO	0
Sx	Sx	NNP	B-NP
denote	denote	JJ	0
data	data	NN	0
lines	lines	NNS	0
for	for	IN	0
transmitting	transmitting	VBG	0
luminance	luminance	JJ	B-NP
signal	signal	JJ	I-NP
to	to	TO	0
be	be	VB	0
written	written	VBN	0
to	to	TO	0
the	the	DT	0
pixel	pixel	NN	B-NP
.	.	.	0
The	The	DT	0
data	data	NN	0
lines	lines	NNS	0
S1	S1	VBP	0
to	to	TO	0
Sx	Sx	NNP	B-NP
are	are	VBP	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
43	43	CD	0
and	and	CC	0
the	the	DT	0
precharge	precharge	JJ	B-NP
circuit	circuit	NN	I-NP
2701	2701	CD	0
through	through	IN	0
switches	switches	NNS	0
.	.	.	0
One	One	CD	0
data	data	NNS	0
line	line	NN	0
is	is	VBZ	0
provided	provided	VBN	0
with	with	IN	0
two	two	CD	0
switches	switches	NNS	0
,	,	,	0
however	however	RB	0
,	,	,	0
both	both	DT	0
of	of	IN	0
these	these	DT	0
switches	switches	NNS	0
are	are	VBP	0
not	not	RB	0
turned	turned	VBN	0
on	on	IN	0
at	at	IN	0
the	the	DT	0
same	same	JJ	0
time	time	NN	0
,	,	,	0
and	and	CC	0
at	at	IN	0
least	least	JJS	0
either	either	RB	0
one	one	CD	0
of	of	IN	0
them	them	PRP	0
is	is	VBZ	0
turned	turned	VBN	0
on	on	RP	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
the	the	DT	0
conductivity	conductivity	NN	B-NP
of	of	IN	0
the	the	DT	0
transistors	transistors	NN	0
which	which	WDT	0
constitute	constitute	VBP	0
the	the	DT	0
pixel	pixel	JJ	B-NP
circuit	circuit	NN	I-NP
2700	2700	NNS	0
are	are	VBP	0
all	all	DT	0
n-channel	n-channel	JJ	B-NP
type	type	NN	I-NP
.	.	.	0
The	The	DT	0
precharge	precharge	JJ	B-NP
circuit	circuit	NN	I-NP
2701	2701	CD	0
operates	operates	VBZ	0
before	before	IN	0
the	the	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
43	43	CD	0
operates	operates	NNS	0
and	and	CC	0
a	a	DT	0
predetermined	predetermined	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
written	written	VBN	0
to	to	TO	0
pixels	pixels	VB	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
the	the	DT	0
switches	switches	NNS	0
on	on	IN	0
the	the	DT	0
precharge	precharge	JJ	B-NP
circuit	circuit	NN	I-NP
2701	2701	CD	0
side	side	NN	0
are	are	VBP	0
turned	turned	VBN	0
on	on	IN	0
among	among	IN	0
the	the	DT	0
switches	switches	VBZ	0
provided	provided	VBN	0
in	in	IN	0
the	the	DT	0
data	data	NN	0
lines	lines	NNS	0
S1	S1	VBP	0
to	to	TO	0
Sx	Sx	NNP	B-NP
.	.	.	0
The	The	DT	0
voltage	voltage	NN	0
written	written	VBN	0
to	to	TO	0
the	the	DT	0
pixel	pixel	NN	B-NP
is	is	VBZ	0
once	once	RB	0
set	set	VBN	0
at	at	IN	0
a	a	DT	0
voltage	voltage	NN	0
determined	determined	VBN	0
by	by	IN	0
the	the	DT	0
precharge	precharge	JJ	B-NP
circuit	circuit	NN	I-NP
2701	2701	CD	0
,	,	,	0
and	and	CC	0
then	then	RB	0
the	the	DT	0
switches	switches	VBZ	0
provided	provided	VBN	0
in	in	IN	0
the	the	DT	0
data	data	NN	0
lines	lines	NNS	0
S1	S1	VBP	0
to	to	TO	0
Sx	Sx	NNP	B-NP
are	are	VBP	0
changed	changed	VBN	0
over	over	RP	0
,	,	,	0
thereby	thereby	RB	0
the	the	DT	0
voltage	voltage	JJ	B-NP
predetermined	predetermined	NN	I-NP
by	by	IN	0
the	the	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
43	43	CD	0
is	is	VBZ	0
written	written	VBN	0
to	to	TO	0
the	the	DT	0
pixel	pixel	NN	B-NP
.	.	.	0
Here	Here	RB	0
,	,	,	0
the	the	DT	0
precharge	precharge	JJ	B-NP
voltage	voltage	NN	I-NP
determined	determined	VBN	0
by	by	IN	0
the	the	DT	0
precharge	precharge	JJ	B-NP
circuit	circuit	NN	I-NP
2701	2701	CD	0
is	is	VBZ	0
preferably	preferably	RB	0
set	set	VB	0
the	the	DT	0
same	same	JJ	0
or	or	CC	0
lower	lower	JJR	0
than	than	IN	0
a	a	DT	0
voltage	voltage	NN	0
to	to	TO	0
turn	turn	VB	0
off	off	RP	0
the	the	DT	0
driving	driving	NN	0
transistors	transistors	VBD	0
12	12	CD	0
and	and	CC	0
144	144	CD	0
and	and	CC	0
the	the	DT	0
same	same	JJ	0
or	or	CC	0
higher	higher	JJR	0
than	than	IN	0
a	a	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
18	18	CD	0
.	.	.	0
As	As	RB	0
described	described	VBN	0
above	above	IN	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
effective	effective	JJ	0
to	to	TO	0
provide	provide	VB	0
a	a	DT	0
period	period	NN	0
to	to	TO	0
apply	apply	VB	0
a	a	DT	0
negative	negative	JJ	B-NP
voltage	voltage	NN	I-NP
to	to	TO	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
a	a	DT	0
transistor	transistor	NN	0
formed	formed	VBN	0
of	of	IN	0
amorphous	amorphous	JJ	B-NP
silicon	silicon	NN	I-NP
in	in	IN	0
order	order	NN	0
to	to	TO	0
suppress	suppress	VB	0
a	a	DT	0
threshold	threshold	NN	B-NP
voltage	voltage	NN	I-NP
shift	shift	VBP	0
due	due	JJ	0
to	to	TO	0
the	the	DT	0
deterioration	deterioration	NN	B-NP
with	with	IN	0
time	time	NN	0
.	.	.	0
By	By	IN	0
setting	setting	VBG	0
a	a	DT	0
voltage	voltage	NN	0
written	written	VBN	0
to	to	TO	0
the	the	DT	0
pixel	pixel	NN	B-NP
in	in	IN	0
a	a	DT	0
precharge	precharge	JJ	B-NP
period	period	NN	I-NP
to	to	TO	0
be	be	VB	0
lower	lower	JJR	0
than	than	IN	0
a	a	DT	0
voltage	voltage	NN	0
to	to	TO	0
turn	turn	VB	0
off	off	RP	0
the	the	DT	0
driving	driving	NN	0
transistors	transistors	VBD	0
12	12	CD	0
and	and	CC	0
114	114	CD	0
,	,	,	0
a	a	DT	0
period	period	NN	0
where	where	WRB	0
gate	gate	JJ	0
voltages	voltages	NN	0
of	of	IN	0
all	all	PDT	0
the	the	DT	0
driving	driving	NN	0
transistors	transistors	NNS	0
become	become	VBP	0
negative	negative	JJ	B-NP
voltage	voltage	NN	I-NP
can	can	MD	0
be	be	VB	0
provided	provided	VBN	0
,	,	,	0
and	and	CC	0
thus	thus	RB	0
a	a	DT	0
threshold	threshold	NN	B-NP
voltage	voltage	NN	I-NP
shift	shift	VBP	0
due	due	JJ	0
to	to	TO	0
the	the	DT	0
deterioration	deterioration	NN	B-NP
with	with	IN	0
time	time	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistors	transistors	NNS	0
can	can	MD	0
be	be	VB	0
reduced	reduced	VBN	0
.	.	.	0
Further	Further	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
preferable	preferable	VBN	0
to	to	TO	0
set	set	VB	0
the	the	DT	0
precharge	precharge	JJ	B-NP
voltage	voltage	NN	I-NP
to	to	TO	0
be	be	VB	0
the	the	DT	0
same	same	JJ	0
or	or	CC	0
higher	higher	JJR	0
than	than	IN	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
18	18	CD	0
on	on	IN	0
the	the	DT	0
opposite	opposite	JJ	0
electrode	electrode	JJ	B-NP
side	side	NN	I-NP
because	because	IN	0
the	the	DT	0
power	power	NN	B-NP
consumption	consumption	NN	I-NP
and	and	CC	0
cost	cost	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
circuit	circuit	NN	I-NP
increase	increase	NN	I-NP
when	when	WRB	0
the	the	DT	0
precharge	precharge	JJ	B-NP
voltage	voltage	NN	I-NP
is	is	VBZ	0
too	too	RB	0
low	low	JJ	0
.	.	.	0
The	The	DT	0
precharge	precharge	JJ	B-NP
circuit	circuit	NN	I-NP
2701	2701	CD	0
is	is	VBZ	0
provided	provided	VBN	0
for	for	IN	0
applying	applying	VBG	0
a	a	DT	0
constant	constant	JJ	0
voltage	voltage	NN	0
to	to	TO	0
gate	gate	VB	0
electrodes	electrodes	NNS	0
of	of	IN	0
all	all	PDT	0
the	the	DT	0
driving	driving	NN	0
transistors	transistors	NNS	0
,	,	,	0
therefore	therefore	RB	0
,	,	,	0
an	an	DT	0
electrical	electrical	JJ	B-NP
element	element	NN	I-NP
is	is	VBZ	0
not	not	RB	0
required	required	VBN	0
in	in	IN	0
the	the	DT	0
circuit	circuit	NN	0
,	,	,	0
and	and	CC	0
the	the	DT	0
precharge	precharge	JJ	B-NP
circuit	circuit	NN	I-NP
2701	2701	CD	0
may	may	MD	0
be	be	VB	0
a	a	DT	0
wire	wire	NN	0
for	for	IN	0
supplying	supplying	VBG	0
an	an	DT	0
externally	externally	JJ	0
inputted	inputted	JJ	B-NP
power	power	NN	I-NP
supply	supply	NN	I-NP
to	to	TO	0
the	the	DT	0
data	data	NN	0
lines	lines	NNS	0
S1	S1	VBP	0
to	to	TO	0
Sx	Sx	NNP	B-NP
.	.	.	0
Next	Next	JJ	B-NP
,	,	,	0
a	a	DT	0
pixel	pixel	JJ	B-NP
configuration	configuration	NN	I-NP
suitable	suitable	NN	0
for	for	IN	0
applying	applying	VBG	0
a	a	DT	0
negative	negative	JJ	B-NP
voltage	voltage	NN	I-NP
to	to	TO	0
a	a	DT	0
gate	gate	NN	0
of	of	IN	0
a	a	DT	0
driving	driving	NN	0
transistor	transistor	NN	0
is	is	VBZ	0
described	described	VBN	0
with	with	IN	0
reference	reference	NN	0
to	to	TO	0
FIG.	FIG.	CD	0
28	28	CD	0
.	.	.	0
FIG.	FIG.	CD	0
28	28	CD	0
is	is	VBZ	0
a	a	DT	0
circuit	circuit	NN	B-NP
diagram	diagram	NN	I-NP
of	of	IN	0
two	two	CD	0
pixel	pixel	NN	B-NP
provided	provided	VBD	0
adjacent	adjacent	JJ	0
in	in	IN	0
a	a	DT	0
gate	gate	NN	0
line	line	NN	0
direction	direction	NN	0
,	,	,	0
which	which	WDT	0
corresponds	corresponds	VBZ	0
to	to	TO	0
the	the	DT	0
pixel	pixel	JJ	B-NP
circuit	circuit	NN	I-NP
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
3	3	CD	0
which	which	WDT	0
is	is	VBZ	0
additionally	additionally	RB	0
provided	provided	VBN	0
with	with	IN	0
a	a	DT	0
transistor	transistor	JJ	0
2800	2800	CD	0
for	for	IN	0
applying	applying	VBG	0
a	a	DT	0
negative	negative	JJ	B-NP
voltage	voltage	NN	I-NP
.	.	.	0
A	A	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
transistor	transistor	JJ	0
2800	2800	CD	0
for	for	IN	0
applying	applying	VBG	0
a	a	DT	0
negative	negative	JJ	B-NP
voltage	voltage	NN	I-NP
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
scan	scan	JJ	0
line	line	NN	0
of	of	IN	0
a	a	DT	0
preceding	preceding	JJ	0
pixel	pixel	NN	B-NP
,	,	,	0
one	one	CD	0
of	of	IN	0
a	a	DT	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
or	or	CC	0
a	a	DT	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
of	of	IN	0
the	the	DT	0
transistor	transistor	JJ	0
2800	2800	CD	0
for	for	IN	0
applying	applying	VBG	0
a	a	DT	0
negative	negative	JJ	B-NP
voltage	voltage	NN	I-NP
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
scan	scan	JJ	0
line	line	NN	0
of	of	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
other	other	JJ	0
thereof	thereof	NN	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
.	.	.	0
By	By	IN	0
exactly	exactly	RB	0
the	the	DT	0
same	same	JJ	0
way	way	NN	0
as	as	IN	0
the	the	DT	0
circuit	circuit	NN	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
3	3	CD	0
,	,	,	0
the	the	DT	0
pixel	pixel	NN	B-NP
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
28	28	CD	0
can	can	MD	0
be	be	VB	0
driven	driven	VBN	0
in	in	IN	0
such	such	PDT	0
a	a	DT	0
manner	manner	NN	0
that	that	IN	0
a	a	DT	0
negative	negative	JJ	B-NP
voltage	voltage	NN	I-NP
is	is	VBZ	0
applied	applied	VBN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
without	without	IN	0
using	using	VBG	0
any	any	DT	0
special	special	JJ	0
driving	driving	NN	B-NP
method	method	NN	I-NP
.	.	.	0
The	The	DT	0
transistor	transistor	JJ	0
2800	2800	CD	0
of	of	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
is	is	VBZ	0
turned	turned	VBN	0
on	on	IN	0
at	at	IN	0
a	a	DT	0
timing	timing	NN	0
that	that	IN	0
the	the	DT	0
preceding	preceding	JJ	0
pixel	pixel	NN	B-NP
is	is	VBZ	0
selected	selected	VBN	0
.	.	.	0
Then	Then	RB	0
,	,	,	0
a	a	DT	0
potential	potential	NN	0
of	of	IN	0
a	a	DT	0
scan	scan	JJ	0
line	line	NN	0
of	of	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
is	is	VBZ	0
at	at	IN	0
a	a	DT	0
low	low	JJ	0
potential	potential	NN	0
,	,	,	0
therefore	therefore	RB	0
,	,	,	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
becomes	becomes	VBZ	0
low	low	JJ	0
through	through	IN	0
the	the	DT	0
transistor	transistor	JJ	0
2800	2800	CD	0
.	.	.	0
At	At	IN	0
this	this	DT	0
time	time	NN	0
,	,	,	0
a	a	DT	0
negative	negative	JJ	B-NP
voltage	voltage	NN	I-NP
is	is	VBZ	0
applied	applied	VBN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
.	.	.	0
When	When	WRB	0
the	the	DT	0
pixel	pixel	NN	B-NP
is	is	VBZ	0
selected	selected	VBN	0
,	,	,	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
transistor	transistor	JJ	0
2800	2800	CD	0
becomes	becomes	VBZ	0
low	low	JJ	0
and	and	CC	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
source	source	NN	0
or	or	CC	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
becomes	becomes	VBZ	0
higher	higher	JJR	0
than	than	IN	0
that	that	DT	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
the	the	DT	0
transistor	transistor	JJ	0
2800	2800	CD	0
is	is	VBZ	0
turned	turned	VBN	0
off	off	RP	0
.	.	.	0
When	When	WRB	0
the	the	DT	0
pixel	pixel	NN	B-NP
is	is	VBZ	0
selected	selected	VBN	0
,	,	,	0
data	data	NN	0
is	is	VBZ	0
written	written	VBN	0
,	,	,	0
and	and	CC	0
the	the	DT	0
transistor	transistor	JJ	0
2800	2800	CD	0
does	does	VBZ	0
not	not	RB	0
disturb	disturb	VB	0
the	the	DT	0
writing	writing	NN	0
operation	operation	NN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
manner	manner	NN	0
,	,	,	0
by	by	IN	0
using	using	VBG	0
a	a	DT	0
pixel	pixel	NN	B-NP
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
28	28	CD	0
,	,	,	0
reliability	reliability	VBG	0
of	of	IN	0
the	the	DT	0
transistor	transistor	NN	0
can	can	MD	0
be	be	VB	0
considerably	considerably	RB	0
enhanced	enhanced	VBN	0
without	without	IN	0
a	a	DT	0
writing	writing	NN	0
time	time	NN	0
limitation	limitation	NN	0
and	and	CC	0
without	without	IN	0
adding	adding	VBG	0
a	a	DT	0
special	special	JJ	0
peripheral	peripheral	JJ	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
for	for	IN	0
applying	applying	VBG	0
a	a	DT	0
negative	negative	JJ	B-NP
charge	charge	NN	I-NP
.	.	.	0
Here	Here	RB	0
,	,	,	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
accurately	accurately	RB	0
turn	turn	VB	0
on	on	IN	B-NP
/	/	CD	I-NP
off	off	IN	I-NP
the	the	DT	0
transistor	transistor	JJ	0
2800	2800	CD	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
preferable	preferable	VBN	0
that	that	IN	0
the	the	DT	0
low	low	JJ	0
side	side	NN	B-NP
potential	potential	NN	I-NP
of	of	IN	0
the	the	DT	0
scan	scan	JJ	0
line	line	NN	0
be	be	VB	0
the	the	DT	0
lowest	lowest	JJS	0
potential	potential	NN	0
taken	taken	VBN	0
by	by	IN	0
an	an	DT	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
while	while	IN	0
the	the	DT	0
high	high	JJ	0
side	side	NN	B-NP
potential	potential	NN	I-NP
thereof	thereof	RB	0
be	be	VB	0
the	the	DT	0
highest	highest	JJS	0
potential	potential	NN	0
taken	taken	VBN	0
by	by	IN	0
an	an	DT	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
noted	noted	VBN	0
that	that	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
circuit	circuit	NN	I-NP
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
28	28	CD	0
is	is	VBZ	0
provided	provided	VBN	0
for	for	IN	0
the	the	DT	0
purpose	purpose	NN	0
of	of	IN	0
applying	applying	VBG	0
a	a	DT	0
sufficiently	sufficiently	RB	0
low	low	JJ	0
potential	potential	JJ	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
before	before	IN	0
writing	writing	VBG	0
data	data	NNS	0
to	to	TO	0
the	the	DT	0
pixel	pixel	NN	B-NP
,	,	,	0
therefore	therefore	RB	0
,	,	,	0
an	an	DT	0
electrode	electrode	NN	0
of	of	IN	0
an	an	DT	0
additionally	additionally	NN	0
provided	provided	VBD	0
transistor	transistor	NNS	0
may	may	MD	0
be	be	VB	0
connected	connected	VBN	0
anywhere	anywhere	RB	0
as	as	RB	0
long	long	RB	0
as	as	IN	0
it	it	PRP	0
does	does	VBZ	0
not	not	RB	0
depart	depart	VB	0
from	from	IN	0
the	the	DT	0
purpose	purpose	NN	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
transistor	transistor	JJ	0
2800	2800	CD	0
may	may	MD	0
be	be	VB	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
scan	scan	JJ	0
line	line	NN	0
of	of	IN	0
two	two	CD	0
lines	lines	NNS	0
before	before	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
or	or	CC	0
a	a	DT	0
dedicated	dedicated	JJ	0
scan	scan	JJ	0
line	line	NN	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
source	source	NN	0
or	or	CC	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
of	of	IN	0
the	the	DT	0
transistor	transistor	JJ	0
2800	2800	CD	0
may	may	MD	0
be	be	VB	0
connected	connected	VBN	0
to	to	TO	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
the	the	DT	0
opposite	opposite	JJ	0
electrode	electrode	NN	0
or	or	CC	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
.	.	.	0
Further	Further	RB	0
,	,	,	0
a	a	DT	0
pixel	pixel	NN	B-NP
additionally	additionally	RB	0
provided	provided	VBN	0
with	with	IN	0
the	the	DT	0
transistor	transistor	JJ	0
2800	2800	CD	0
is	is	VBZ	0
not	not	RB	0
required	required	VBN	0
to	to	TO	0
be	be	VB	0
the	the	DT	0
one	one	NN	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
3	3	CD	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
the	the	DT	0
pixel	pixel	NN	B-NP
provided	provided	VBN	0
with	with	IN	0
a	a	DT	0
subpixel	subpixel	NN	B-NP
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
23	23	CD	0
or	or	CC	0
the	the	DT	0
pixel	pixel	NN	B-NP
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
24	24	CD	0
may	may	MD	0
also	also	RB	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
the	the	DT	0
pixel	pixel	NN	B-NP
additionally	additionally	RB	0
provided	provided	VBN	0
with	with	IN	0
an	an	DT	0
erasing	erasing	JJ	0
transistor	transistor	NN	0
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
10	10	CD	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
or	or	CC	0
the	the	DT	0
pixel	pixel	NN	B-NP
additionally	additionally	RB	0
provided	provided	VBN	0
with	with	IN	0
transistors	transistors	NNS	0
having	having	VBG	0
fixed	fixed	JJ	0
gate	gate	NN	0
potentials	potentials	NN	0
,	,	,	0
which	which	WDT	0
are	are	VBP	0
shown	shown	VBN	0
in	in	IN	0
FIGS.	FIGS.	CD	0
11	11	CD	0
and	and	CC	0
12	12	CD	0
may	may	MD	0
also	also	RB	0
be	be	VB	0
used	used	VBN	0
.	.	.	0
A	A	DT	0
pixel	pixel	NN	B-NP
configuration	configuration	NN	I-NP
to	to	TO	0
be	be	VB	0
additionally	additionally	RB	0
provided	provided	VBN	0
with	with	IN	0
the	the	DT	0
transistor	transistor	JJ	0
2800	2800	CD	0
is	is	VBZ	0
not	not	RB	0
limited	limited	VBN	0
as	as	IN	0
long	long	JJ	0
as	as	IN	0
a	a	DT	0
low	low	JJ	0
potential	potential	NN	0
is	is	VBZ	0
written	written	VBN	0
to	to	TO	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
a	a	DT	0
driving	driving	NN	0
transistor	transistor	NN	0
before	before	IN	0
writing	writing	VBG	0
data	data	NNS	0
.	.	.	0
Described	Described	VBN	0
in	in	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
is	is	VBZ	0
a	a	DT	0
configuration	configuration	NN	B-NP
of	of	IN	0
the	the	DT	0
whole	whole	JJ	0
panel	panel	NN	0
which	which	WDT	0
has	has	VBZ	0
the	the	DT	0
pixel	pixel	JJ	B-NP
circuit	circuit	NN	I-NP
shown	shown	VBN	0
in	in	IN	0
the	the	DT	0
aforementioned	aforementioned	JJ	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
.	.	.	0
As	As	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
13	13	CD	0
,	,	,	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
device	device	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
has	has	VBZ	0
the	the	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
40	40	CD	0
in	in	IN	0
which	which	WDT	0
the	the	DT	0
pixel	pixel	NN	B-NP
aforementioned	aforementioned	JJ	I-NP
plurality	plurality	NN	I-NP
10	10	CD	0
are	are	VBP	0
arranged	arranged	VBN	0
in	in	IN	0
matrix	matrix	NN	B-NP
,	,	,	0
the	the	DT	0
first	first	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
41	41	CD	0
,	,	,	0
the	the	DT	0
second	second	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
42	42	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
43	43	CD	0
.	.	.	0
The	The	DT	0
first	first	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
41	41	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
42	42	CD	0
may	may	MD	0
be	be	VB	0
arranged	arranged	VBN	0
to	to	TO	0
face	face	VB	0
each	each	DT	0
other	other	JJ	0
with	with	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
40	40	CD	0
interposed	interposed	JJ	0
therebetween	therebetween	NN	B-NP
,	,	,	0
or	or	CC	0
arranged	arranged	VBN	0
on	on	IN	0
any	any	DT	0
one	one	NN	0
of	of	IN	0
the	the	DT	0
four	four	CD	0
sides	sides	NNS	0
:	:	:	0
left	left	VBN	0
,	,	,	0
right	right	RB	0
,	,	,	0
top	top	JJ	0
,	,	,	0
and	and	CC	0
bottom	bottom	NN	0
of	of	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
40	40	CD	0
.	.	.	0
The	The	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
43	43	CD	0
has	has	VBZ	0
a	a	DT	0
pulse	pulse	JJ	B-NP
output	output	NN	I-NP
circuit	circuit	NN	I-NP
44	44	CD	0
,	,	,	0
a	a	DT	0
latch	latch	JJ	0
45	45	CD	0
,	,	,	0
and	and	CC	0
a	a	DT	0
selecting	selecting	JJ	0
circuit	circuit	NN	0
46	46	CD	0
.	.	.	0
The	The	DT	0
latch	latch	JJ	0
45	45	CD	0
has	has	VBZ	0
a	a	DT	0
first	first	JJ	0
latch	latch	NN	0
47	47	CD	0
and	and	CC	0
a	a	DT	0
second	second	JJ	0
latch	latch	NN	0
48	48	CD	0
.	.	.	0
The	The	DT	0
selecting	selecting	JJ	0
circuit	circuit	NN	0
46	46	CD	0
has	has	VBZ	0
a	a	DT	0
transistor	transistor	JJ	0
49	49	CD	0
and	and	CC	0
an	an	DT	0
analog	analog	JJ	0
switch	switch	NN	0
50	50	CD	0
as	as	IN	0
switching	switching	VBG	B-NP
unit	unit	NN	I-NP
.	.	.	0
The	The	DT	0
transistor	transistor	JJ	0
49	49	CD	0
and	and	CC	0
the	the	DT	0
analog	analog	JJ	0
switch	switch	NN	0
50	50	CD	0
are	are	VBP	0
provided	provided	VBN	0
in	in	IN	0
each	each	DT	0
column	column	NN	0
depending	depending	VBG	0
on	on	IN	0
a	a	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
.	.	.	0
In	In	IN	0
addition	addition	NN	B-NP
,	,	,	0
in	in	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
an	an	DT	0
inverter	inverter	JJ	0
51	51	CD	0
is	is	VBZ	0
provided	provided	VBN	0
in	in	IN	0
each	each	DT	0
column	column	NN	0
to	to	TO	0
generate	generate	VB	0
an	an	DT	0
inverted	inverted	JJ	0
signal	signal	NN	0
of	of	IN	0
a	a	DT	0
WE	WE	NNP	0
signal	signal	NN	0
.	.	.	0
Note	Note	NN	0
that	that	IN	0
the	the	DT	0
inverter	inverter	JJ	0
51	51	CD	0
is	is	VBZ	0
not	not	RB	0
necessarily	necessarily	RB	0
provided	provided	VBN	0
in	in	IN	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
the	the	DT	0
inverted	inverted	JJ	0
signal	signal	NN	0
of	of	IN	0
the	the	DT	0
WE	WE	NNP	0
signal	signal	NN	0
is	is	VBZ	0
supplied	supplied	VBN	0
externally	externally	NN	0
.	.	.	0
A	A	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
transistor	transistor	JJ	0
49	49	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
selection	selection	NN	B-NP
signal	signal	NN	I-NP
line	line	NN	I-NP
52	52	CD	0
,	,	,	0
and	and	CC	0
one	one	CD	0
electrode	electrode	NNS	0
thereof	thereof	RB	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
while	while	IN	0
the	the	DT	0
other	other	JJ	0
electrode	electrode	NN	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
53	53	CD	0
.	.	.	0
The	The	DT	0
analog	analog	JJ	0
switch	switch	NN	0
50	50	CD	0
is	is	VBZ	0
provided	provided	VBN	0
between	between	IN	0
the	the	DT	0
second	second	JJ	0
latch	latch	NN	0
48	48	CD	0
and	and	CC	0
each	each	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
.	.	.	0
In	In	IN	0
other	other	JJ	0
words	words	NNS	0
,	,	,	0
an	an	DT	0
input	input	NN	B-NP
terminal	terminal	NN	I-NP
of	of	IN	0
the	the	DT	0
analog	analog	JJ	0
switch	switch	NN	0
50	50	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
second	second	JJ	0
latch	latch	NN	0
48	48	CD	0
,	,	,	0
while	while	IN	0
an	an	DT	0
output	output	NN	B-NP
terminal	terminal	NN	I-NP
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
.	.	.	0
The	The	DT	0
analog	analog	JJ	0
switch	switch	NN	0
50	50	CD	0
has	has	VBZ	0
two	two	CD	0
control	control	NN	B-NP
terminal	terminal	JJ	I-NP
,	,	,	0
one	one	CD	0
of	of	IN	0
which	which	WDT	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
selection	selection	NN	B-NP
signal	signal	NN	I-NP
line	line	NN	I-NP
52	52	CD	0
,	,	,	0
while	while	IN	0
the	the	DT	0
other	other	JJ	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
selection	selection	NN	B-NP
signal	signal	NN	I-NP
line	line	NN	I-NP
52	52	CD	0
through	through	IN	0
the	the	DT	0
inverter	inverter	JJ	0
51	51	CD	0
.	.	.	0
The	The	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
53	53	CD	0
has	has	VBZ	0
a	a	DT	0
potential	potential	NN	0
which	which	WDT	0
turns	turns	VBZ	0
off	off	RP	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
in	in	IN	0
each	each	DT	0
pixel	pixel	NN	B-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
53	53	CD	0
is	is	VBZ	0
at	at	IN	0
Low	Low	NNP	0
in	in	IN	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
has	has	VBZ	0
n-channel	n-channel	JJ	B-NP
conductivity	conductivity	NN	I-NP
,	,	,	0
while	while	IN	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
53	53	CD	0
is	is	VBZ	0
at	at	IN	0
High	High	NNP	0
in	in	IN	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
has	has	VBZ	0
p-channel	p-channel	JJ	B-NP
conductivity	conductivity	NN	I-NP
.	.	.	0
The	The	DT	0
first	first	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
41	41	CD	0
has	has	VBZ	0
a	a	DT	0
pulse	pulse	JJ	B-NP
output	output	NN	I-NP
circuit	circuit	NN	I-NP
54	54	CD	0
and	and	CC	0
a	a	DT	0
selecting	selecting	JJ	0
circuit	circuit	NN	0
55	55	CD	0
.	.	.	0
The	The	DT	0
second	second	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
42	42	CD	0
has	has	VBZ	0
a	a	DT	0
pulse	pulse	JJ	B-NP
output	output	NN	I-NP
circuit	circuit	NN	I-NP
56	56	CD	0
and	and	CC	0
a	a	DT	0
selecting	selecting	JJ	0
circuit	circuit	NN	0
57	57	CD	0
.	.	.	0
start	start	NN	B-NP
pulse	pulse	NN	I-NP
(	(	-LRB-	0
G1SP	G1SP	NNP	0
and	and	CC	0
G2SP	G2SP	CD	0
)	)	-RRB-	0
are	are	VBP	0
inputted	inputted	VBN	0
to	to	TO	0
the	the	DT	0
pulse	pulse	JJ	B-NP
output	output	NN	I-NP
circuit	circuit	NN	I-NP
54	54	CD	0
and	and	CC	0
56	56	CD	0
respectively	respectively	RB	0
.	.	.	0
Further	Further	RB	0
,	,	,	0
clock	clock	NN	0
pulses	pulses	NNS	0
(	(	-LRB-	0
G1CK	G1CK	NNP	0
and	and	CC	0
G2CK	G2CK	CD	0
)	)	-RRB-	0
and	and	CC	0
inverted	inverted	JJ	0
clock	clock	NN	0
pulses	pulses	NNS	0
(	(	-LRB-	0
G1CKB	G1CKB	NNP	0
and	and	CC	0
G2CKB	G2CKB	CD	0
)	)	-RRB-	0
thereof	thereof	RB	0
are	are	VBP	0
inputted	inputted	VBN	0
to	to	TO	0
the	the	DT	0
pulse	pulse	JJ	B-NP
output	output	NN	I-NP
circuit	circuit	NN	I-NP
54	54	CD	0
and	and	CC	0
56	56	CD	0
respectively	respectively	RB	0
.	.	.	0
The	The	DT	0
selecting	selecting	JJ	0
circuits	circuits	NNS	0
55	55	CD	0
and	and	CC	0
57	57	CD	0
are	are	VBP	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
selection	selection	NN	B-NP
signal	signal	NN	I-NP
line	line	NN	I-NP
52	52	CD	0
.	.	.	0
Note	Note	NN	0
that	that	IN	0
the	the	DT	0
selecting	selecting	JJ	0
circuit	circuit	NN	0
57	57	CD	0
included	included	VBD	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
42	42	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
selection	selection	NN	B-NP
signal	signal	NN	I-NP
line	line	NN	I-NP
52	52	CD	0
through	through	IN	0
an	an	DT	0
inverter	inverter	JJ	0
58	58	CD	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
to	to	TO	0
say	say	VB	0
,	,	,	0
WE	WE	NNP	0
signals	signals	NNS	0
which	which	WDT	0
are	are	VBP	0
inputted	inputted	VBN	0
to	to	TO	0
the	the	DT	0
selecting	selecting	JJ	0
circuits	circuits	NNS	0
55	55	CD	0
and	and	CC	0
57	57	CD	0
through	through	IN	0
the	the	DT	0
selection	selection	NN	B-NP
signal	signal	NN	I-NP
line	line	NN	I-NP
52	52	CD	0
are	are	VBP	0
inverted	inverted	VBN	0
from	from	IN	0
each	each	DT	0
other	other	JJ	0
.	.	.	0
Each	Each	DT	0
of	of	IN	0
the	the	DT	0
selecting	selecting	JJ	0
circuits	circuits	NNS	0
55	55	CD	0
and	and	CC	0
57	57	CD	0
has	has	VBZ	0
a	a	DT	0
tri-state	tri-state	JJ	B-NP
buffer	buffer	NN	I-NP
.	.	.	0
The	The	DT	0
tri-state	tri-state	JJ	B-NP
buffer	buffer	NN	I-NP
operates	operates	VBZ	0
in	in	IN	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
a	a	DT	0
signal	signal	NN	B-NP
inputted	inputted	NN	I-NP
from	from	IN	0
the	the	DT	0
selection	selection	NN	B-NP
signal	signal	NN	I-NP
line	line	NN	I-NP
52	52	CD	0
is	is	VBZ	0
at	at	IN	0
H	H	NNP	B-NP
level	level	NN	I-NP
,	,	,	0
while	while	IN	0
the	the	DT	0
tri-state	tri-state	JJ	B-NP
buffer	buffer	NN	I-NP
is	is	VBZ	0
brought	brought	VBN	0
into	into	IN	0
a	a	DT	0
high	high	JJ	0
impedance	impedance	JJ	B-NP
state	state	NN	I-NP
in	in	IN	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
the	the	DT	0
signal	signal	NN	0
is	is	VBZ	0
at	at	IN	0
L	L	NNP	0
level	level	NN	0
.	.	.	0
Each	Each	DT	0
of	of	IN	0
the	the	DT	0
pulse	pulse	JJ	B-NP
output	output	NN	I-NP
circuit	circuit	NN	I-NP
44	44	CD	0
included	included	VBD	0
in	in	IN	0
the	the	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
43	43	CD	0
,	,	,	0
the	the	DT	0
pulse	pulse	JJ	B-NP
output	output	NN	I-NP
circuit	circuit	NN	I-NP
54	54	CD	0
included	included	VBD	0
in	in	IN	0
the	the	DT	0
first	first	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
41	41	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
pulse	pulse	JJ	B-NP
output	output	NN	I-NP
circuit	circuit	NN	I-NP
56	56	CD	0
included	included	VBD	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
42	42	CD	0
has	has	VBZ	0
a	a	DT	0
shift	shift	NN	0
register	register	VBP	0
including	including	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
flip-flop	flip-flop	JJ	B-NP
circuit	circuit	NN	I-NP
or	or	CC	0
a	a	DT	0
decoder	decoder	JJ	B-NP
circuit	circuit	NN	I-NP
.	.	.	0
When	When	WRB	0
a	a	DT	0
decoder	decoder	JJ	B-NP
circuit	circuit	NN	I-NP
is	is	VBZ	0
used	used	VBN	0
as	as	IN	0
the	the	DT	0
pulse	pulse	JJ	B-NP
output	output	NN	I-NP
circuit	circuit	NN	I-NP
44	44	CD	0
,	,	,	0
54	54	CD	0
,	,	,	0
and	and	CC	0
56	56	CD	0
,	,	,	0
a	a	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
or	or	CC	0
a	a	DT	0
scan	scan	JJ	0
line	line	NN	0
can	can	MD	0
be	be	VB	0
selected	selected	VBN	0
at	at	IN	0
random	random	JJ	0
,	,	,	0
which	which	WDT	0
can	can	MD	0
prevent	prevent	VB	0
pseudo-contour	pseudo-contour	JJ	B-NP
from	from	IN	0
occurring	occurring	VBG	0
in	in	IN	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
a	a	DT	0
time	time	NN	B-NP
grayscale	grayscale	NN	I-NP
method	method	NN	I-NP
is	is	VBZ	0
adopted	adopted	VBN	0
.	.	.	0
Note	Note	NN	0
that	that	IN	0
the	the	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
configuration	configuration	NN	I-NP
43	43	CD	0
is	is	VBZ	0
not	not	RB	0
limited	limited	VBN	0
to	to	TO	0
the	the	DT	0
aforementioned	aforementioned	JJ	0
one	one	CD	0
,	,	,	0
and	and	CC	0
a	a	DT	0
level	level	NN	B-NP
shifter	shifter	NN	I-NP
or	or	CC	0
a	a	DT	0
buffer	buffer	NN	B-NP
may	may	MD	0
be	be	VB	0
provided	provided	VBN	0
additionally	additionally	RB	0
.	.	.	0
The	The	DT	0
configuration	configuration	NN	B-NP
of	of	IN	0
the	the	DT	0
first	first	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
41	41	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
42	42	CD	0
are	are	VBP	0
not	not	RB	0
also	also	RB	0
limited	limited	VBN	0
to	to	TO	0
the	the	DT	0
aforementioned	aforementioned	JJ	0
one	one	CD	0
,	,	,	0
and	and	CC	0
a	a	DT	0
level	level	NN	B-NP
shifter	shifter	NN	I-NP
or	or	CC	0
a	a	DT	0
buffer	buffer	NN	B-NP
may	may	MD	0
be	be	VB	0
provided	provided	VBN	0
additionally	additionally	RB	0
.	.	.	0
Further	Further	RB	0
,	,	,	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
43	43	CD	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
41	41	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
42	42	CD	0
may	may	MD	0
have	have	VB	0
a	a	DT	0
protection	protection	NN	B-NP
circuit	circuit	NN	I-NP
.	.	.	0
In	In	IN	0
the	the	DT	0
invention	invention	NN	0
,	,	,	0
a	a	DT	0
protection	protection	NN	B-NP
circuit	circuit	NN	I-NP
may	may	MD	0
be	be	VB	0
provided	provided	VBN	0
.	.	.	0
The	The	DT	0
protection	protection	NN	B-NP
circuit	circuit	NN	I-NP
may	may	MD	0
include	include	VB	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
resistors	resistors	NN	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
p-channel	p-channel	NN	B-NP
transistor	transistor	NN	I-NP
can	can	MD	0
be	be	VB	0
used	used	VBN	0
as	as	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
resistors	resistors	NN	0
.	.	.	0
The	The	DT	0
protection	protection	NN	B-NP
circuit	circuit	NN	I-NP
can	can	MD	0
be	be	VB	0
provided	provided	VBN	0
in	in	IN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
43	43	CD	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
41	41	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
42	42	CD	0
.	.	.	0
The	The	DT	0
protection	protection	NN	B-NP
circuit	circuit	NN	I-NP
is	is	VBZ	0
preferably	preferably	RB	0
provided	provided	VBN	0
between	between	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
40	40	CD	0
and	and	CC	0
the	the	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
43	43	CD	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
41	41	CD	0
,	,	,	0
or	or	CC	0
the	the	DT	0
second	second	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
42	42	CD	0
.	.	.	0
Such	Such	PDT	0
a	a	DT	0
protection	protection	NN	B-NP
circuit	circuit	NN	I-NP
prevents	prevents	VBZ	0
degradation	degradation	VBN	0
or	or	CC	0
destruction	destruction	NN	0
of	of	IN	0
elements	elements	NNS	0
due	due	JJ	0
to	to	TO	0
static	static	JJ	B-NP
electricity	electricity	NN	I-NP
.	.	.	0
In	In	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
the	the	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
has	has	VBZ	0
a	a	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
control	control	NN	I-NP
circuit	circuit	NN	I-NP
63	63	CD	0
.	.	.	0
The	The	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
control	control	NN	I-NP
circuit	circuit	NN	I-NP
63	63	CD	0
has	has	VBZ	0
a	a	DT	0
controller	controller	NN	0
62	62	CD	0
and	and	CC	0
a	a	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
circuit	circuit	NN	I-NP
61	61	CD	0
which	which	WDT	0
supplies	supplies	VBZ	0
power	power	NN	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
.	.	.	0
The	The	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
circuit	circuit	NN	I-NP
61	61	CD	0
has	has	VBZ	0
a	a	DT	0
first	first	JJ	0
power	power	NN	B-NP
source	source	NN	I-NP
17	17	CD	0
which	which	WDT	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
through	through	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
and	and	CC	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
Vx	Vx	NNP	I-NP
.	.	.	0
The	The	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
circuit	circuit	NN	I-NP
61	61	CD	0
also	also	RB	0
has	has	VBZ	0
a	a	DT	0
second	second	JJ	0
power	power	NN	B-NP
source	source	NN	I-NP
18	18	CD	0
which	which	WDT	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
through	through	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
connected	connected	VBN	0
to	to	TO	0
an	an	DT	0
opposite	opposite	JJ	0
electrode	electrode	NN	0
.	.	.	0
In	In	IN	0
such	such	PDT	0
a	a	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
circuit	circuit	NN	I-NP
61	61	CD	0
,	,	,	0
when	when	WRB	0
a	a	DT	0
forward	forward	JJ	0
bias	bias	NN	B-NP
voltage	voltage	NN	I-NP
is	is	VBZ	0
applied	applied	VBN	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
is	is	VBZ	0
supplied	supplied	VBN	0
with	with	IN	0
a	a	DT	0
current	current	JJ	0
and	and	CC	0
emits	emits	JJ	0
light	light	NN	0
,	,	,	0
a	a	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
power	power	NN	B-NP
source	source	NN	I-NP
17	17	CD	0
is	is	VBZ	0
set	set	VBN	0
to	to	TO	0
be	be	VB	0
higher	higher	JJR	0
than	than	IN	0
a	a	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
power	power	NN	B-NP
source	source	NN	I-NP
18	18	CD	0
.	.	.	0
On	On	IN	0
the	the	DT	0
other	other	JJ	0
hand	hand	NN	0
,	,	,	0
when	when	WRB	0
a	a	DT	0
reverse	reverse	JJ	B-NP
bias	bias	NN	I-NP
voltage	voltage	NN	I-NP
is	is	VBZ	0
applied	applied	VBN	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
,	,	,	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
power	power	NN	B-NP
source	source	NN	I-NP
17	17	CD	0
is	is	VBZ	0
set	set	VBN	0
to	to	TO	0
be	be	VB	0
lower	lower	JJR	0
than	than	IN	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
power	power	NN	B-NP
source	source	NN	I-NP
18	18	CD	0
.	.	.	0
Such	Such	PDT	0
a	a	DT	0
setting	setting	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
can	can	MD	0
be	be	VB	0
performed	performed	VBN	0
by	by	IN	0
supplying	supplying	VBG	0
a	a	DT	0
predetermined	predetermined	JJ	0
signal	signal	NN	0
from	from	IN	0
the	the	DT	0
controller	controller	NN	0
62	62	CD	0
to	to	TO	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
circuit	circuit	NN	I-NP
61	61	CD	0
.	.	.	0
In	In	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
the	the	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
has	has	VBZ	0
the	the	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
64	64	CD	0
and	and	CC	0
a	a	DT	0
control	control	NN	B-NP
circuit	circuit	NN	I-NP
65	65	CD	0
.	.	.	0
The	The	DT	0
control	control	NN	B-NP
circuit	circuit	NN	I-NP
65	65	CD	0
has	has	VBZ	0
the	the	DT	0
constant	constant	JJ	0
current	current	JJ	0
source	source	NN	0
105	105	CD	0
and	and	CC	0
the	the	DT	0
buffer	buffer	NN	B-NP
amplifier	amplifier	NN	I-NP
circuit	circuit	NN	I-NP
110	110	CD	0
.	.	.	0
The	The	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
64	64	CD	0
has	has	VBZ	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
,	,	,	0
the	the	DT	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
inverter	inverter	JJ	0
112	112	CD	0
.	.	.	0
The	The	DT	0
control	control	NN	B-NP
circuit	circuit	NN	I-NP
65	65	CD	0
supplies	supplies	NNS	0
to	to	TO	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
control	control	NN	I-NP
circuit	circuit	NN	I-NP
63	63	CD	0
a	a	DT	0
signal	signal	NN	0
which	which	WDT	0
corrects	corrects	VBZ	0
a	a	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
potential	potential	NN	I-NP
based	based	VBN	0
on	on	IN	0
an	an	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
output	output	NN	I-NP
64	64	CD	0
.	.	.	0
The	The	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
control	control	NN	I-NP
circuit	circuit	NN	I-NP
63	63	CD	0
corrects	corrects	CD	0
a	a	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
potential	potential	NN	I-NP
to	to	TO	0
be	be	VB	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
40	40	CD	0
based	based	VBN	0
on	on	IN	0
a	a	DT	0
signal	signal	NN	0
which	which	WDT	0
is	is	VBZ	0
supplied	supplied	VBN	0
from	from	IN	0
the	the	DT	0
control	control	NN	B-NP
circuit	circuit	NN	I-NP
65	65	CD	0
.	.	.	0
In	In	IN	0
the	the	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
which	which	WDT	0
has	has	VBZ	0
the	the	DT	0
aforementioned	aforementioned	JJ	B-NP
configuration	configuration	NN	I-NP
,	,	,	0
variation	variation	NN	0
in	in	IN	0
a	a	DT	0
current	current	JJ	0
value	value	NN	0
due	due	JJ	0
to	to	TO	0
a	a	DT	0
change	change	NN	0
of	of	IN	0
ambient	ambient	JJ	0
temperature	temperature	NN	0
and	and	CC	0
degradation	degradation	NN	0
with	with	IN	0
time	time	NN	0
can	can	MD	0
be	be	VB	0
suppressed	suppressed	VBN	0
,	,	,	0
leading	leading	VBG	0
to	to	TO	0
improved	improved	JJ	0
reliability	reliability	NN	0
.	.	.	0
Further	Further	RB	0
,	,	,	0
the	the	DT	0
monitor	monitor	NN	B-NP
controlling	controlling	VBG	0
transistor	transistor	CD	0
111	111	CD	0
and	and	CC	0
the	the	DT	0
inverter	inverter	JJ	0
112	112	CD	0
can	can	MD	0
prevent	prevent	VB	0
a	a	DT	0
current	current	JJ	0
supply	supply	NN	0
from	from	IN	0
the	the	DT	0
constant	constant	JJ	0
current	current	JJ	0
source	source	NN	0
105	105	CD	0
to	to	TO	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
which	which	WDT	0
is	is	VBZ	0
short-circuited	short-circuited	VBN	0
,	,	,	0
so	so	RB	0
that	that	IN	0
variations	variations	NNS	0
in	in	IN	0
a	a	DT	0
current	current	JJ	0
value	value	NN	0
can	can	MD	0
be	be	VB	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
accurately	accurately	NNS	0
.	.	.	0
In	In	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
an	an	DT	0
operation	operation	NN	0
of	of	IN	0
the	the	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
which	which	WDT	0
has	has	VBZ	0
the	the	DT	0
aforementioned	aforementioned	JJ	B-NP
configuration	configuration	NN	I-NP
is	is	VBZ	0
described	described	VBN	0
with	with	IN	0
reference	reference	NN	0
to	to	TO	0
drawings	drawings	NNS	0
.	.	.	0
First	First	NNP	0
,	,	,	0
an	an	DT	0
operation	operation	NN	0
of	of	IN	0
the	the	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
43	43	CD	0
is	is	VBZ	0
described	described	VBN	0
with	with	IN	0
reference	reference	NN	0
to	to	TO	0
FIG.	FIG.	CD	0
15A	15A	CD	0
.	.	.	0
A	A	DT	0
clock	clock	NN	0
signal	signal	NN	0
(	(	-LRB-	0
hereinafter	hereinafter	NN	0
referred	referred	VBD	0
to	to	TO	0
as	as	IN	0
SCK	SCK	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
a	a	DT	0
clock	clock	NN	0
inverted	inverted	NN	0
signal	signal	NN	0
(	(	-LRB-	0
hereinafter	hereinafter	NN	0
referred	referred	VBD	0
to	to	TO	0
as	as	IN	0
SCKB	SCKB	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
and	and	CC	0
a	a	DT	0
start	start	NN	B-NP
pulse	pulse	NN	I-NP
(	(	-LRB-	0
hereinafter	hereinafter	NN	0
referred	referred	VBD	0
to	to	TO	0
as	as	IN	0
SSP	SSP	NNP	B-NP
)	)	-RRB-	0
are	are	VBP	0
inputted	inputted	VBN	0
to	to	TO	0
the	the	DT	0
pulse	pulse	JJ	B-NP
output	output	NN	I-NP
circuit	circuit	NN	I-NP
44	44	CD	0
,	,	,	0
and	and	CC	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
the	the	DT	0
timing	timing	NN	0
of	of	IN	0
these	these	DT	0
signals	signals	NNS	0
,	,	,	0
a	a	DT	0
sampling	sampling	JJ	0
pulse	pulse	NN	0
is	is	VBZ	0
outputted	outputted	VBN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
latch	latch	NN	0
47	47	CD	0
.	.	.	0
The	The	DT	0
first	first	JJ	0
latch	latch	NN	0
47	47	CD	0
to	to	TO	0
which	which	WDT	0
data	data	NNS	0
is	is	VBZ	0
inputted	inputted	RB	0
holds	holds	VBZ	0
video	video	JJ	B-NP
signal	signal	JJ	I-NP
from	from	IN	0
the	the	DT	0
first	first	JJ	0
column	column	NN	0
to	to	TO	0
the	the	DT	0
last	last	JJ	0
column	column	NN	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
the	the	DT	0
timing	timing	NN	0
of	of	IN	0
the	the	DT	0
sampling	sampling	JJ	0
pulse	pulse	NN	B-NP
input	input	NN	I-NP
.	.	.	0
The	The	DT	0
video	video	NN	B-NP
signals	signals	VBZ	0
held	held	VBN	0
in	in	IN	0
the	the	DT	0
first	first	JJ	0
latch	latch	NN	0
47	47	CD	0
are	are	VBP	0
transferred	transferred	VBN	0
to	to	TO	0
the	the	DT	0
second	second	JJ	0
latch	latch	NN	0
48	48	CD	0
all	all	DT	0
at	at	IN	0
once	once	RB	0
when	when	WRB	0
a	a	DT	0
latch	latch	JJ	0
pulse	pulse	NN	0
is	is	VBZ	0
inputted	inputted	VBN	0
.	.	.	0
Here	Here	RB	0
,	,	,	0
operation	operation	NN	0
of	of	IN	0
the	the	DT	0
selection	selection	NN	B-NP
circuit	circuit	NN	I-NP
46	46	CD	0
during	during	IN	0
each	each	DT	0
period	period	NN	0
is	is	VBZ	0
described	described	VBN	0
,	,	,	0
on	on	IN	0
the	the	DT	0
assumption	assumption	NN	0
that	that	IN	0
a	a	DT	0
WE	WE	NNP	0
signal	signal	NN	0
transmitted	transmitted	VBN	0
from	from	IN	0
the	the	DT	0
selection	selection	NN	B-NP
signal	signal	NN	I-NP
line	line	NN	I-NP
52	52	CD	0
is	is	VBZ	0
at	at	IN	0
L	L	NNP	0
level	level	NN	0
during	during	IN	0
a	a	DT	0
period	period	NN	B-NP
T1	T1	NN	I-NP
while	while	IN	0
at	at	IN	0
H	H	NNP	B-NP
level	level	NN	I-NP
during	during	IN	0
a	a	DT	0
period	period	NN	B-NP
T2	T2	NN	I-NP
.	.	.	0
Each	Each	DT	0
of	of	IN	0
the	the	DT	0
periods	periods	JJ	0
T1	T1	NN	0
and	and	CC	0
T2	T2	CD	0
corresponds	corresponds	NN	0
to	to	TO	0
half	half	NN	0
of	of	IN	0
a	a	DT	0
horizontal	horizontal	JJ	B-NP
scanning	scanning	JJ	I-NP
period	period	NN	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
period	period	NN	B-NP
T1	T1	NN	I-NP
is	is	VBZ	0
referred	referred	VBN	0
to	to	TO	0
as	as	IN	0
a	a	DT	0
first	first	JJ	0
subgate	subgate	JJ	B-NP
selection	selection	NN	I-NP
period	period	NN	I-NP
while	while	IN	0
the	the	DT	0
period	period	NN	B-NP
T2	T2	NN	I-NP
is	is	VBZ	0
referred	referred	VBN	0
to	to	TO	0
as	as	IN	0
a	a	DT	0
second	second	JJ	0
subgate	subgate	JJ	B-NP
selection	selection	NN	I-NP
period	period	NN	I-NP
.	.	.	0
During	During	IN	0
the	the	DT	0
period	period	NN	B-NP
T1	T1	NNP	I-NP
(	(	-LRB-	0
the	the	DT	0
first	first	JJ	0
subgate	subgate	JJ	B-NP
selection	selection	NN	I-NP
period	period	NN	I-NP
)	)	-RRB-	0
,	,	,	0
the	the	DT	0
WE	WE	NNP	0
signal	signal	NN	0
transmitted	transmitted	VBN	0
from	from	IN	0
the	the	DT	0
selection	selection	NN	B-NP
signal	signal	NN	I-NP
line	line	NN	I-NP
52	52	CD	0
is	is	VBZ	0
at	at	IN	0
L	L	NNP	0
level	level	NN	0
,	,	,	0
the	the	DT	0
transistor	transistor	JJ	0
49	49	CD	0
is	is	VBZ	0
in	in	IN	0
an	an	DT	0
on-state	on-state	JJ	B-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
analog	analog	JJ	0
switch	switch	NN	0
50	50	CD	0
is	is	VBZ	0
in	in	IN	0
a	a	DT	0
non-conductive	non-conductive	JJ	B-NP
state	state	NN	I-NP
.	.	.	0
Then	Then	RB	0
,	,	,	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
data	data	NN	0
lines	lines	NNS	0
S1	S1	VBP	0
to	to	TO	0
Sn	Sn	NNP	B-NP
are	are	VBP	0
electrically	electrically	RB	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
53	53	CD	0
through	through	IN	0
the	the	DT	0
transistor	transistor	JJ	0
49	49	CD	0
which	which	WDT	0
is	is	VBZ	0
arranged	arranged	VBN	0
in	in	IN	0
each	each	DT	0
column	column	NN	0
.	.	.	0
In	In	IN	0
other	other	JJ	0
words	words	NNS	0
,	,	,	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
signal	signal	NN	B-NP
line	line	NN	I-NP
Sx	Sx	RB	0
have	have	VB	0
the	the	DT	0
same	same	JJ	0
potential	potential	NN	0
as	as	IN	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
53	53	CD	0
.	.	.	0
At	At	IN	0
this	this	DT	0
time	time	NN	0
,	,	,	0
the	the	DT	0
switching	switching	VBG	B-NP
transistor	transistor	CD	I-NP
11	11	CD	0
in	in	IN	0
the	the	DT	0
selected	selected	JJ	0
pixel	pixel	NN	B-NP
10	10	CD	0
is	is	VBZ	0
turned	turned	VBN	0
on	on	IN	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
53	53	CD	0
is	is	VBZ	0
transmitted	transmitted	VBN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
through	through	IN	0
the	the	DT	0
switching	switching	VBG	B-NP
transistor	transistor	CD	I-NP
11	11	CD	0
.	.	.	0
Then	Then	RB	0
,	,	,	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
is	is	VBZ	0
turned	turned	VBN	0
off	off	RP	0
so	so	RB	0
that	that	IN	0
no	no	DT	0
current	current	JJ	0
flows	flows	NNS	0
between	between	IN	0
both	both	DT	0
electrodes	electrodes	NNS	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
and	and	CC	0
no	no	DT	0
light	light	NN	0
is	is	VBZ	0
emitted	emitted	VBN	0
.	.	.	0
Thus	Thus	RB	0
,	,	,	0
independently	independently	RB	0
of	of	IN	0
a	a	DT	0
state	state	NN	0
of	of	IN	0
a	a	DT	0
video	video	JJ	B-NP
signal	signal	NN	I-NP
which	which	WDT	0
is	is	VBZ	0
inputted	inputted	VBN	0
to	to	TO	0
the	the	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
Sx	Sx	NNP	I-NP
,	,	,	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
53	53	CD	0
is	is	VBZ	0
transmitted	transmitted	VBN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
switching	switching	VBG	B-NP
transistor	transistor	CD	I-NP
11	11	CD	0
is	is	VBZ	0
brought	brought	VBN	0
into	into	IN	0
an	an	DT	0
off-state	off-state	JJ	B-NP
,	,	,	0
and	and	CC	0
light	light	JJ	0
emission	emission	NN	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
is	is	VBZ	0
forcibly	forcibly	VBN	0
stopped	stopped	VBN	0
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
erasing	erasing	VBG	B-NP
operation	operation	NN	I-NP
.	.	.	0
At	At	IN	0
this	this	DT	0
time	time	NN	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
preferable	preferable	VBN	0
to	to	TO	0
set	set	VB	0
the	the	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
53	53	CD	0
sufficiently	sufficiently	RB	0
high	high	JJ	0
in	in	IN	0
a	a	DT	0
direction	direction	NN	0
to	to	TO	0
turn	turn	VB	0
off	off	RP	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	NN	0
of	of	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
,	,	,	0
since	since	IN	0
a	a	DT	0
reverse	reverse	JJ	B-NP
bias	bias	NN	I-NP
voltage	voltage	NN	I-NP
is	is	VBZ	0
applied	applied	VBN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBZ	0
as	as	RB	0
compared	compared	VBN	0
to	to	TO	0
the	the	DT	0
case	case	NN	0
of	of	IN	0
writing	writing	VBG	0
data	data	NNS	0
,	,	,	0
which	which	WDT	0
leads	leads	VBZ	0
to	to	TO	0
improved	improved	JJ	0
reliability	reliability	NN	0
of	of	IN	0
the	the	DT	0
transistor	transistor	NN	0
.	.	.	0
During	During	IN	0
the	the	DT	0
period	period	NN	B-NP
T2	T2	NNP	I-NP
(	(	-LRB-	0
the	the	DT	0
second	second	JJ	0
subgate	subgate	JJ	B-NP
selection	selection	NN	I-NP
period	period	NN	I-NP
)	)	-RRB-	0
,	,	,	0
the	the	DT	0
WE	WE	NNP	0
signal	signal	NN	0
transmitted	transmitted	VBN	0
from	from	IN	0
the	the	DT	0
selection	selection	NN	B-NP
signal	signal	NN	I-NP
line	line	NN	I-NP
52	52	CD	0
is	is	VBZ	0
at	at	IN	0
H	H	NNP	B-NP
level	level	NN	I-NP
,	,	,	0
the	the	DT	0
transistor	transistor	JJ	0
49	49	CD	0
is	is	VBZ	0
in	in	IN	0
an	an	DT	0
off-state	off-state	JJ	B-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
analog	analog	JJ	0
switch	switch	NN	0
50	50	CD	0
is	is	VBZ	0
in	in	IN	0
a	a	DT	0
conductive	conductive	JJ	B-NP
state	state	NN	I-NP
.	.	.	0
Then	Then	RB	0
,	,	,	0
video	video	JJ	B-NP
signal	signal	JJ	I-NP
of	of	IN	0
one	one	CD	0
row	row	NN	0
which	which	WDT	0
are	are	VBP	0
held	held	VBN	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
latch	latch	NN	0
48	48	CD	0
are	are	VBP	0
transmitted	transmitted	VBN	0
to	to	TO	0
each	each	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
Sx	Sx	NN	I-NP
at	at	IN	0
the	the	DT	0
same	same	JJ	0
time	time	NN	0
.	.	.	0
At	At	IN	0
this	this	DT	0
time	time	NN	0
,	,	,	0
the	the	DT	0
switching	switching	VBG	B-NP
transistor	transistor	CD	I-NP
11	11	CD	0
in	in	IN	0
the	the	DT	0
pixel	pixel	JJ	0
10	10	CD	0
is	is	VBZ	0
turned	turned	VBN	0
on	on	IN	0
,	,	,	0
and	and	CC	0
a	a	DT	0
video	video	JJ	B-NP
signal	signal	NN	I-NP
is	is	VBZ	0
transmitted	transmitted	VBN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
through	through	IN	0
the	the	DT	0
switching	switching	VBG	B-NP
transistor	transistor	CD	I-NP
11	11	CD	0
.	.	.	0
In	In	IN	0
accordance	accordance	NN	0
with	with	IN	0
the	the	DT	0
inputted	inputted	JJ	B-NP
video	video	NN	I-NP
signal	signal	NN	I-NP
,	,	,	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
is	is	VBZ	0
turned	turned	VBN	0
on	on	IN	0
or	or	CC	0
off	off	RB	0
,	,	,	0
and	and	CC	0
the	the	DT	0
first	first	JJ	0
electrode	electrode	NN	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
have	have	VBP	0
different	different	JJ	0
potentials	potentials	NN	0
or	or	CC	0
the	the	DT	0
same	same	JJ	0
potential	potential	NN	0
.	.	.	0
More	More	RBR	0
specifically	specifically	RB	0
,	,	,	0
when	when	WRB	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
is	is	VBZ	0
turned	turned	VBN	0
on	on	IN	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
electrode	electrode	NN	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
have	have	VBP	0
different	different	JJ	0
potentials	potentials	NNS	0
so	so	RB	0
that	that	IN	0
a	a	DT	0
current	current	JJ	0
flows	flows	NNS	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
,	,	,	0
and	and	CC	0
light	light	NN	0
is	is	VBZ	0
emitted	emitted	VBN	0
.	.	.	0
Note	Note	NN	0
that	that	IN	0
the	the	DT	0
current	current	JJ	0
flowing	flowing	VBG	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
is	is	VBZ	0
the	the	DT	0
same	same	JJ	0
as	as	IN	0
the	the	DT	0
current	current	JJ	0
flowing	flowing	NN	0
between	between	IN	0
the	the	DT	0
source	source	NN	0
and	and	CC	0
drain	drain	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
.	.	.	0
On	On	IN	0
the	the	DT	0
other	other	JJ	0
hand	hand	NN	0
,	,	,	0
when	when	WRB	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
is	is	VBZ	0
turned	turned	VBN	0
off	off	RP	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
electrode	electrode	NN	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
have	have	VBP	0
the	the	DT	0
same	same	JJ	0
potentials	potentials	NN	0
,	,	,	0
and	and	CC	0
no	no	DT	0
current	current	JJ	0
flows	flows	NNS	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
to	to	TO	0
say	say	VB	0
,	,	,	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
emits	emits	CD	0
no	no	DT	0
light	light	NN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
manner	manner	NN	0
,	,	,	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
a	a	DT	0
video	video	JJ	B-NP
signal	signal	NN	I-NP
,	,	,	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
is	is	VBZ	0
turned	turned	VBN	0
on	on	IN	0
or	or	CC	0
off	off	RB	0
,	,	,	0
and	and	CC	0
the	the	DT	0
first	first	JJ	0
electrode	electrode	NN	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
have	have	VBP	0
different	different	JJ	0
potentials	potentials	NN	0
or	or	CC	0
the	the	DT	0
same	same	JJ	0
potential	potential	NN	0
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
a	a	DT	0
writing	writing	NN	0
operation	operation	NN	0
.	.	.	0
Next	Next	JJ	B-NP
,	,	,	0
the	the	DT	0
operation	operation	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
41	41	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
42	42	CD	0
is	is	VBZ	0
described	described	VBN	0
.	.	.	0
G1CK	G1CK	NNP	0
,	,	,	0
G1CKB	G1CKB	NNP	0
,	,	,	0
and	and	CC	0
G1SP	G1SP	NNP	0
are	are	VBP	0
inputted	inputted	VBN	0
to	to	TO	0
the	the	DT	0
pulse	pulse	JJ	B-NP
output	output	NN	I-NP
circuit	circuit	NN	I-NP
54	54	CD	0
,	,	,	0
and	and	CC	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
the	the	DT	0
timing	timing	NN	0
of	of	IN	0
these	these	DT	0
signals	signals	NNS	0
,	,	,	0
pulses	pulses	NNS	0
are	are	VBP	0
outputted	outputted	VBN	0
to	to	TO	0
the	the	DT	0
selection	selection	NN	B-NP
circuit	circuit	NN	I-NP
55	55	CD	0
sequentially	sequentially	NNS	0
.	.	.	0
Meanwhile	Meanwhile	RB	0
,	,	,	0
G2CK	G2CK	NNP	0
,	,	,	0
G2CKB	G2CKB	NNP	0
,	,	,	0
and	and	CC	0
G2SP	G2SP	NNP	0
are	are	VBP	0
inputted	inputted	VBN	0
to	to	TO	0
the	the	DT	0
pulse	pulse	JJ	B-NP
output	output	NN	I-NP
circuit	circuit	NN	I-NP
56	56	CD	0
,	,	,	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
the	the	DT	0
timing	timing	NN	0
of	of	IN	0
these	these	DT	0
signals	signals	NNS	0
,	,	,	0
pulses	pulses	NNS	0
are	are	VBP	0
outputted	outputted	VBN	0
to	to	TO	0
the	the	DT	0
selection	selection	NN	B-NP
circuit	circuit	NN	I-NP
57	57	CD	0
sequentially	sequentially	NNS	0
.	.	.	0
Potentials	Potentials	NNP	0
of	of	IN	0
the	the	DT	0
pulses	pulses	NN	0
which	which	WDT	0
are	are	VBP	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
selection	selection	NN	B-NP
circuit	circuit	NN	I-NP
55	55	CD	0
and	and	CC	0
57	57	CD	0
of	of	IN	0
each	each	DT	0
column	column	NN	0
in	in	IN	0
the	the	DT	0
i-th	i-th	JJ	B-NP
row	row	NN	I-NP
,	,	,	0
the	the	DT	0
j-th	j-th	JJ	B-NP
row	row	NN	I-NP
,	,	,	0
the	the	DT	0
k-th	k-th	JJ	B-NP
row	row	NN	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
p-th	p-th	JJ	B-NP
row	row	NN	I-NP
(	(	-LRB-	0
i	i	FW	0
,	,	,	0
j	j	NN	0
,	,	,	0
k	k	NN	0
,	,	,	0
and	and	CC	0
p	p	NNS	0
are	are	VBP	0
natural	natural	JJ	0
numbers	numbers	NNS	0
,	,	,	0
1	1	CD	0
i	i	NN	0
,	,	,	0
j	j	NN	0
,	,	,	0
k	k	NN	0
,	,	,	0
and	and	CC	0
p	p	JJ	B-NP
n	n	NN	I-NP
)	)	-RRB-	0
are	are	VBP	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	NNP	0
15B	15B	NNP	0
(	(	-LRB-	0
dotted	dotted	JJ	0
lines	lines	NNS	0
denote	denote	VBP	0
a	a	DT	0
floating	floating	JJ	0
state	state	NN	0
)	)	-RRB-	0
.	.	.	0
Here	Here	RB	0
,	,	,	0
described	described	VBN	0
are	are	VBP	0
operations	operations	NNS	0
of	of	IN	0
the	the	DT	0
selection	selection	NN	B-NP
circuit	circuit	NN	I-NP
55	55	CD	0
included	included	VBD	0
in	in	IN	0
the	the	DT	0
first	first	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
41	41	CD	0
and	and	CC	0
the	the	DT	0
selection	selection	NN	B-NP
circuit	circuit	NN	I-NP
57	57	CD	0
included	included	VBD	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
42	42	CD	0
during	during	IN	0
each	each	DT	0
period	period	NN	0
,	,	,	0
on	on	IN	0
the	the	DT	0
assumption	assumption	NN	0
that	that	IN	0
a	a	DT	0
WE	WE	NNP	0
signal	signal	NN	0
transmitted	transmitted	VBN	0
from	from	IN	0
the	the	DT	0
selection	selection	NN	B-NP
signal	signal	NN	I-NP
line	line	NN	I-NP
52	52	CD	0
is	is	VBZ	0
at	at	IN	0
L	L	NNP	0
level	level	NN	0
during	during	IN	0
a	a	DT	0
period	period	NN	B-NP
T1	T1	NN	I-NP
,	,	,	0
while	while	IN	0
the	the	DT	0
WE	WE	NNP	0
signal	signal	NN	0
is	is	VBZ	0
at	at	IN	0
H	H	NNP	B-NP
level	level	NN	I-NP
during	during	IN	0
a	a	DT	0
period	period	NN	0
T2	T2	VBZ	0
similarly	similarly	RB	0
to	to	TO	0
the	the	DT	0
description	description	NN	0
of	of	IN	0
the	the	DT	0
operation	operation	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	VBG	B-NP
circuit	circuit	NN	I-NP
signal	signal	NN	I-NP
line	line	NN	I-NP
43	43	CD	0
.	.	.	0
Note	Note	NN	0
that	that	IN	0
in	in	IN	0
a	a	DT	0
timing	timing	NN	0
chart	chart	NN	0
of	of	IN	0
FIG.	FIG.	CD	0
15B	15B	CD	0
,	,	,	0
a	a	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
gate	gate	NN	B-NP
line	line	NN	I-NP
Gy	Gy	NNP	I-NP
(	(	-LRB-	0
y	y	NN	0
is	is	VBZ	0
a	a	DT	0
natural	natural	JJ	0
number	number	NN	0
,	,	,	0
1	1	CD	0
y	y	CD	B-NP
n	n	CD	I-NP
)	)	-RRB-	0
to	to	TO	0
which	which	WDT	0
a	a	DT	0
signal	signal	NN	0
is	is	VBZ	0
transmitted	transmitted	VBN	0
from	from	IN	0
the	the	DT	0
first	first	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
41	41	CD	0
is	is	VBZ	0
described	described	VBN	0
as	as	IN	0
VGy	VGy	NNP	B-NP
(	(	-LRB-	0
41	41	CD	0
)	)	-RRB-	0
,	,	,	0
while	while	IN	0
a	a	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
gate	gate	NN	0
line	line	NN	0
to	to	TO	0
which	which	WDT	0
a	a	DT	0
signal	signal	NN	0
is	is	VBZ	0
transmitted	transmitted	VBN	0
from	from	IN	0
the	the	DT	0
second	second	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
42	42	CD	0
is	is	VBZ	0
described	described	VBN	0
as	as	IN	0
VGy	VGy	NNP	B-NP
(	(	-LRB-	0
42	42	CD	0
)	)	-RRB-	0
.	.	.	0
VGy	VGy	NNP	B-NP
(	(	-LRB-	0
41	41	CD	0
)	)	-RRB-	0
and	and	CC	0
VGy	VGy	NNP	B-NP
(	(	-LRB-	0
42	42	CD	0
)	)	-RRB-	0
can	can	MD	0
be	be	VB	0
supplied	supplied	VBN	0
by	by	IN	0
the	the	DT	0
same	same	JJ	0
gate	gate	NN	B-NP
line	line	NN	I-NP
Gy	Gy	NNP	I-NP
.	.	.	0
During	During	IN	0
the	the	DT	0
period	period	NN	B-NP
T1	T1	NNP	I-NP
(	(	-LRB-	0
the	the	DT	0
first	first	JJ	0
subgate	subgate	JJ	B-NP
selection	selection	NN	I-NP
period	period	NN	I-NP
)	)	-RRB-	0
,	,	,	0
the	the	DT	0
WE	WE	NNP	0
signal	signal	NN	0
transmitted	transmitted	VBN	0
from	from	IN	0
the	the	DT	0
selection	selection	NN	B-NP
signal	signal	NN	I-NP
line	line	NN	I-NP
52	52	CD	0
is	is	VBZ	0
at	at	IN	0
L	L	NNP	0
level	level	NN	0
.	.	.	0
Then	Then	RB	0
,	,	,	0
an	an	DT	0
L	L	NNP	0
level	level	NN	0
WE	WE	NNP	0
signal	signal	NN	0
is	is	VBZ	0
inputted	inputted	VBN	0
to	to	TO	0
the	the	DT	0
selection	selection	NN	B-NP
circuit	circuit	NN	I-NP
55	55	CD	0
included	included	VBD	0
in	in	IN	0
the	the	DT	0
first	first	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
41	41	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
selection	selection	NN	B-NP
circuit	circuit	NN	I-NP
55	55	CD	0
is	is	VBZ	0
brought	brought	VBN	0
into	into	IN	0
a	a	DT	0
floating	floating	JJ	0
state	state	NN	0
.	.	.	0
On	On	IN	0
the	the	DT	0
other	other	JJ	0
hand	hand	NN	0
,	,	,	0
an	an	DT	0
inverted	inverted	JJ	0
WE	WE	NNP	0
signal	signal	NN	0
,	,	,	0
namely	namely	RB	0
an	an	DT	0
H	H	NNP	B-NP
level	level	NN	I-NP
signal	signal	NN	I-NP
is	is	VBZ	0
inputted	inputted	VBN	0
to	to	TO	0
the	the	DT	0
selection	selection	NN	B-NP
circuit	circuit	NN	I-NP
57	57	CD	0
included	included	VBD	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
42	42	CD	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
selection	selection	NN	B-NP
circuit	circuit	NN	I-NP
57	57	CD	0
is	is	VBZ	0
brought	brought	VBN	0
into	into	IN	0
an	an	DT	0
operation	operation	NN	B-NP
state	state	NN	I-NP
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
to	to	TO	0
say	say	VB	0
,	,	,	0
the	the	DT	0
selection	selection	NN	B-NP
circuit	circuit	NN	I-NP
57	57	CD	0
transmits	transmits	CD	0
an	an	DT	0
H	H	NNP	B-NP
level	level	NN	I-NP
signal	signal	NN	I-NP
(	(	-LRB-	0
row	row	NN	0
selection	selection	NN	0
signal	signal	NN	0
)	)	-RRB-	0
to	to	TO	0
a	a	DT	0
i-th	i-th	JJ	B-NP
row	row	NN	I-NP
gate	gate	NN	I-NP
line	line	NN	I-NP
gi	gi	NN	I-NP
so	so	RB	0
that	that	IN	0
the	the	DT	0
gate	gate	NN	B-NP
line	line	NN	I-NP
Gi	Gi	NNP	I-NP
has	has	VBZ	0
the	the	DT	0
same	same	JJ	0
potential	potential	NN	0
as	as	IN	0
that	that	DT	0
of	of	IN	0
the	the	DT	0
H	H	NNP	B-NP
level	level	NN	I-NP
signal	signal	NN	I-NP
.	.	.	0
In	In	IN	0
other	other	JJ	0
words	words	NNS	0
,	,	,	0
the	the	DT	0
i-th	i-th	JJ	B-NP
row	row	NN	I-NP
gate	gate	NN	I-NP
line	line	NN	I-NP
gi	gi	NN	I-NP
is	is	VBZ	0
selected	selected	VBN	0
by	by	IN	0
the	the	DT	0
second	second	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
42	42	CD	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
the	the	DT	0
switching	switching	VBG	B-NP
transistor	transistor	CD	I-NP
11	11	CD	0
in	in	IN	0
the	the	DT	0
pixel	pixel	JJ	0
10	10	CD	0
is	is	VBZ	0
turned	turned	VBN	0
on	on	RP	0
.	.	.	0
A	A	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
53	53	CD	0
included	included	VBD	0
in	in	IN	0
the	the	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
43	43	CD	0
is	is	VBZ	0
transmitted	transmitted	VBN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
is	is	VBZ	0
turned	turned	VBN	0
off	off	RP	0
and	and	CC	0
the	the	DT	0
potentials	potentials	NN	0
of	of	IN	0
the	the	DT	0
two	two	CD	0
electrodes	electrodes	NNS	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
become	become	VBN	0
equal	equal	JJ	0
to	to	TO	0
each	each	DT	0
other	other	JJ	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
to	to	TO	0
say	say	VB	0
,	,	,	0
during	during	IN	0
the	the	DT	0
period	period	NN	B-NP
T1	T1	NN	I-NP
,	,	,	0
the	the	DT	0
erasing	erasing	JJ	0
operation	operation	NN	0
in	in	IN	0
which	which	WDT	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
emits	emits	CD	0
no	no	DT	0
light	light	NN	0
is	is	VBZ	0
performed	performed	VBN	0
.	.	.	0
During	During	IN	0
the	the	DT	0
period	period	NN	B-NP
T2	T2	NNP	I-NP
(	(	-LRB-	0
the	the	DT	0
second	second	JJ	0
subgate	subgate	JJ	B-NP
selection	selection	NN	I-NP
period	period	NN	I-NP
)	)	-RRB-	0
,	,	,	0
the	the	DT	0
WE	WE	NNP	0
signal	signal	NN	0
transmitted	transmitted	VBN	0
from	from	IN	0
the	the	DT	0
selection	selection	NN	B-NP
signal	signal	NN	I-NP
line	line	NN	I-NP
52	52	CD	0
is	is	VBZ	0
at	at	IN	0
H	H	NNP	B-NP
level	level	NN	I-NP
.	.	.	0
Then	Then	RB	0
,	,	,	0
an	an	DT	0
H	H	NNP	B-NP
level	level	NN	I-NP
WE	WE	NNP	0
signal	signal	NN	0
is	is	VBZ	0
inputted	inputted	VBN	0
to	to	TO	0
the	the	DT	0
selection	selection	NN	B-NP
circuit	circuit	NN	I-NP
55	55	CD	0
included	included	VBD	0
in	in	IN	0
the	the	DT	0
first	first	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
41	41	CD	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
selection	selection	NN	B-NP
circuit	circuit	NN	I-NP
55	55	CD	0
is	is	VBZ	0
in	in	IN	0
an	an	DT	0
operation	operation	NN	B-NP
state	state	NN	I-NP
.	.	.	0
In	In	IN	0
other	other	JJ	0
words	words	NNS	0
,	,	,	0
the	the	DT	0
selection	selection	NN	B-NP
circuit	circuit	NN	I-NP
55	55	CD	0
transmits	transmits	CD	0
an	an	DT	0
H	H	NNP	B-NP
level	level	NN	I-NP
signal	signal	NN	I-NP
to	to	TO	0
the	the	DT	0
i-th	i-th	JJ	B-NP
row	row	NN	I-NP
gate	gate	NN	I-NP
line	line	NN	I-NP
gi	gi	NN	I-NP
so	so	RB	0
that	that	IN	0
the	the	DT	0
gate	gate	NN	B-NP
line	line	NN	I-NP
Gi	Gi	NNP	I-NP
has	has	VBZ	0
the	the	DT	0
same	same	JJ	0
potential	potential	NN	0
as	as	IN	0
that	that	DT	0
of	of	IN	0
the	the	DT	0
H	H	NNP	B-NP
level	level	NN	I-NP
signal	signal	NN	I-NP
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
to	to	TO	0
say	say	VB	0
,	,	,	0
the	the	DT	0
i-th	i-th	JJ	B-NP
row	row	NN	I-NP
gate	gate	NN	I-NP
line	line	NN	I-NP
gi	gi	NN	I-NP
is	is	VBZ	0
selected	selected	VBN	0
by	by	IN	0
the	the	DT	0
first	first	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
41	41	CD	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
the	the	DT	0
switching	switching	VBG	B-NP
transistor	transistor	CD	I-NP
11	11	CD	0
in	in	IN	0
the	the	DT	0
pixel	pixel	JJ	0
10	10	CD	0
is	is	VBZ	0
turned	turned	VBN	0
on	on	RP	0
.	.	.	0
A	A	DT	0
video	video	JJ	B-NP
signal	signal	NN	I-NP
is	is	VBZ	0
transmitted	transmitted	VBN	0
from	from	IN	0
the	the	DT	0
second	second	JJ	0
latch	latch	NN	0
48	48	CD	0
included	included	VBD	0
in	in	IN	0
the	the	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
43	43	CD	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	VBD	0
12	12	CD	0
is	is	VBZ	0
turned	turned	VBN	0
on	on	IN	0
or	or	CC	0
off	off	RB	0
,	,	,	0
and	and	CC	0
the	the	DT	0
two	two	CD	0
electrodes	electrodes	NNS	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
have	have	VBP	0
different	different	JJ	0
potentials	potentials	NN	0
or	or	CC	0
the	the	DT	0
same	same	JJ	0
potentials	potentials	NN	0
.	.	.	0
In	In	IN	0
other	other	JJ	0
words	words	NNS	0
,	,	,	0
during	during	IN	0
the	the	DT	0
period	period	NN	B-NP
T2	T2	NN	I-NP
,	,	,	0
the	the	DT	0
writing	writing	NN	0
operation	operation	NN	0
in	in	IN	0
which	which	WDT	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
emits	emits	JJ	0
light	light	NN	0
or	or	CC	0
no	no	DT	0
light	light	NN	0
is	is	VBZ	0
performed	performed	VBN	0
.	.	.	0
On	On	IN	0
the	the	DT	0
other	other	JJ	0
hand	hand	NN	0
,	,	,	0
an	an	DT	0
L	L	NNP	0
level	level	NN	B-NP
signal	signal	NN	I-NP
is	is	VBZ	0
inputted	inputted	VBN	0
to	to	TO	0
the	the	DT	0
selection	selection	NN	B-NP
circuit	circuit	NN	I-NP
57	57	CD	0
included	included	VBD	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
42	42	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
selection	selection	NN	B-NP
circuit	circuit	NN	I-NP
57	57	CD	0
is	is	VBZ	0
brought	brought	VBN	0
into	into	IN	0
a	a	DT	0
floating	floating	JJ	0
state	state	NN	0
.	.	.	0
Thus	Thus	RB	0
,	,	,	0
the	the	DT	0
gate	gate	NN	B-NP
line	line	NN	I-NP
Gy	Gy	NNP	I-NP
is	is	VBZ	0
selected	selected	VBN	0
by	by	IN	0
the	the	DT	0
second	second	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
42	42	CD	0
during	during	IN	0
the	the	DT	0
period	period	NN	B-NP
T1	T1	NNP	I-NP
(	(	-LRB-	0
the	the	DT	0
first	first	JJ	0
subgate	subgate	JJ	B-NP
selection	selection	NN	I-NP
period	period	NN	I-NP
)	)	-RRB-	0
,	,	,	0
while	while	IN	0
selected	selected	VBN	0
by	by	IN	0
the	the	DT	0
first	first	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
41	41	CD	0
during	during	IN	0
the	the	DT	0
period	period	NN	B-NP
T2	T2	NNP	I-NP
(	(	-LRB-	0
the	the	DT	0
second	second	JJ	0
subgate	subgate	JJ	B-NP
selection	selection	NN	I-NP
period	period	NN	I-NP
)	)	-RRB-	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
to	to	TO	0
say	say	VB	0
,	,	,	0
the	the	DT	0
gate	gate	NN	0
line	line	NN	0
is	is	VBZ	0
controlled	controlled	VBN	0
by	by	IN	0
the	the	DT	0
first	first	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
41	41	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
42	42	CD	0
in	in	IN	0
a	a	DT	0
complementary	complementary	JJ	B-NP
manner	manner	NN	I-NP
.	.	.	0
During	During	IN	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
subgate	subgate	JJ	B-NP
selection	selection	NN	I-NP
period	period	NN	I-NP
and	and	CC	0
the	the	DT	0
second	second	JJ	0
subgate	subgate	JJ	B-NP
selection	selection	NN	I-NP
period	period	NN	I-NP
,	,	,	0
the	the	DT	0
erasing	erasing	JJ	0
operation	operation	NN	0
is	is	VBZ	0
performed	performed	VBN	0
,	,	,	0
and	and	CC	0
the	the	DT	0
writing	writing	NN	0
operation	operation	NN	0
is	is	VBZ	0
performed	performed	VBN	0
during	during	IN	0
the	the	DT	0
other	other	JJ	0
.	.	.	0
Note	Note	NN	0
that	that	IN	0
during	during	IN	0
the	the	DT	0
period	period	NN	0
in	in	IN	0
which	which	WDT	0
the	the	DT	0
first	first	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
41	41	CD	0
selects	selects	CD	0
the	the	DT	0
i-th	i-th	JJ	B-NP
row	row	NN	I-NP
gate	gate	NN	I-NP
line	line	NN	I-NP
gi	gi	NN	I-NP
,	,	,	0
the	the	DT	0
second	second	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
42	42	CD	0
does	does	VBZ	0
not	not	RB	0
operate	operate	VB	0
(	(	-LRB-	0
the	the	DT	0
selection	selection	NN	B-NP
circuit	circuit	NN	I-NP
57	57	CD	0
is	is	VBZ	0
in	in	IN	0
a	a	DT	0
floating	floating	JJ	0
state	state	NN	0
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
transmits	transmits	VBG	0
a	a	DT	0
row	row	NN	0
selection	selection	NN	0
signal	signal	NN	0
to	to	TO	0
gate	gate	VB	0
lines	lines	NNS	0
of	of	IN	0
rows	rows	NNS	0
other	other	JJ	0
than	than	IN	0
the	the	DT	0
i-th	i-th	JJ	B-NP
row	row	NN	I-NP
.	.	.	0
Similarly	Similarly	RB	0
,	,	,	0
during	during	IN	0
the	the	DT	0
period	period	NN	0
in	in	IN	0
which	which	WDT	0
the	the	DT	0
second	second	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
42	42	CD	0
transmits	transmits	CD	0
the	the	DT	0
row	row	NN	0
selection	selection	NN	0
signal	signal	NN	0
to	to	TO	0
the	the	DT	0
i-th	i-th	JJ	B-NP
row	row	NN	I-NP
gate	gate	NN	I-NP
line	line	NN	I-NP
gi	gi	NN	I-NP
,	,	,	0
the	the	DT	0
first	first	JJ	0
scan	scan	JJ	0
line	line	NN	B-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
41	41	CD	0
is	is	VBZ	0
in	in	IN	0
a	a	DT	0
floating	floating	JJ	0
state	state	NN	0
,	,	,	0
or	or	CC	0
transmits	transmits	VBG	0
the	the	DT	0
row	row	NN	0
selection	selection	NN	0
signal	signal	NN	0
to	to	TO	0
gate	gate	VB	0
lines	lines	NNS	0
of	of	IN	0
rows	rows	NNS	0
other	other	JJ	0
than	than	IN	0
the	the	DT	0
i-th	i-th	JJ	B-NP
row	row	NN	I-NP
.	.	.	0
According	According	VBG	0
to	to	TO	0
the	the	DT	0
invention	invention	NN	0
performing	performing	VBG	0
the	the	DT	0
aforementioned	aforementioned	JJ	B-NP
operation	operation	NN	I-NP
,	,	,	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
can	can	MD	0
be	be	VB	0
forcibly	forcibly	VBN	0
turned	turned	VBN	0
off	off	RP	0
,	,	,	0
which	which	WDT	0
increases	increases	VBZ	0
the	the	DT	0
duty	duty	NN	B-NP
ratio	ratio	NN	I-NP
.	.	.	0
Further	Further	RB	0
,	,	,	0
although	although	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
13	13	CD	0
can	can	MD	0
be	be	VB	0
turned	turned	VBN	0
off	off	RP	0
forcibly	forcibly	NNS	0
,	,	,	0
a	a	DT	0
thin	thin	JJ	B-NP
film	film	NN	I-NP
transistor	transistor	NN	I-NP
for	for	IN	0
discharging	discharging	VBG	0
the	the	DT	0
charge	charge	NN	0
of	of	IN	0
the	the	DT	0
capacitor	capacitor	JJ	0
16	16	CD	0
is	is	VBZ	0
not	not	RB	0
required	required	VBN	0
to	to	TO	0
be	be	VB	0
provided	provided	VBN	0
,	,	,	0
thereby	thereby	RB	0
a	a	DT	0
high	high	JJ	0
aperture	aperture	JJ	B-NP
ratio	ratio	NN	I-NP
is	is	VBZ	0
achieved	achieved	VBN	0
.	.	.	0
With	With	IN	0
the	the	DT	0
high	high	JJ	0
aperture	aperture	JJ	B-NP
ratio	ratio	NN	I-NP
,	,	,	0
luminance	luminance	VBG	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
can	can	MD	0
be	be	VB	0
reduced	reduced	VBN	0
with	with	IN	0
an	an	DT	0
increase	increase	NN	0
in	in	IN	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
area	area	NN	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
to	to	TO	0
say	say	VB	0
,	,	,	0
a	a	DT	0
driving	driving	NN	B-NP
voltage	voltage	NN	I-NP
can	can	MD	0
be	be	VB	0
decreased	decreased	VBN	0
to	to	TO	0
reduce	reduce	VB	0
power	power	NN	B-NP
consumption	consumption	NN	I-NP
.	.	.	0
Note	Note	NN	0
that	that	IN	0
the	the	DT	0
invention	invention	NN	0
is	is	VBZ	0
not	not	RB	0
limited	limited	VBN	0
to	to	TO	0
the	the	DT	0
aforementioned	aforementioned	JJ	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
in	in	IN	0
which	which	WDT	0
a	a	DT	0
gate	gate	NN	0
selection	selection	NN	0
period	period	NN	0
is	is	VBZ	0
divided	divided	VBN	0
into	into	IN	0
two	two	CD	0
.	.	.	0
A	A	DT	0
gate	gate	NN	0
selection	selection	NN	0
period	period	NN	0
may	may	MD	0
be	be	VB	0
divided	divided	VBN	0
into	into	IN	0
three	three	CD	0
or	or	CC	0
more	more	JJR	0
.	.	.	0
The	The	DT	0
invention	invention	NN	0
can	can	MD	0
also	also	RB	0
be	be	VB	0
applied	applied	VBN	0
to	to	TO	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
driven	driven	VBN	0
with	with	IN	0
a	a	DT	0
constant	constant	JJ	0
current	current	JJ	0
.	.	.	0
Described	Described	VBN	0
in	in	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
is	is	VBZ	0
a	a	DT	0
configuration	configuration	NN	B-NP
where	where	WRB	0
the	the	DT	0
degree	degree	NN	0
of	of	IN	0
changes	changes	NNS	0
with	with	IN	0
time	time	NN	0
is	is	VBZ	0
detected	detected	VBN	0
by	by	IN	0
using	using	VBG	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
66	66	CD	0
.	.	.	0
A	A	DT	0
video	video	JJ	B-NP
signal	signal	NN	I-NP
or	or	CC	0
a	a	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
potential	potential	NN	I-NP
is	is	VBZ	0
corrected	corrected	VBN	0
based	based	VBN	0
on	on	IN	0
the	the	DT	0
detected	detected	JJ	0
result	result	NN	0
,	,	,	0
thereby	thereby	RB	0
the	the	DT	0
change	change	NN	0
with	with	IN	0
time	time	NN	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
is	is	VBZ	0
compensated	compensated	VBN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
a	a	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
and	and	CC	0
a	a	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
are	are	VBP	0
provided	provided	VBN	0
.	.	.	0
A	A	DT	0
constant	constant	JJ	0
current	current	NN	0
is	is	VBZ	0
supplied	supplied	VBN	0
from	from	IN	0
a	a	DT	0
first	first	JJ	0
constant	constant	JJ	0
current	current	JJ	0
source	source	NN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
while	while	IN	0
a	a	DT	0
constant	constant	JJ	0
current	current	NN	0
is	is	VBZ	0
supplied	supplied	VBN	0
from	from	IN	0
a	a	DT	0
second	second	JJ	0
constant	constant	JJ	0
current	current	JJ	0
source	source	NN	0
to	to	TO	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
.	.	.	0
By	By	IN	0
supplying	supplying	VBG	0
different	different	JJ	0
current	current	JJ	0
values	values	NNS	0
between	between	IN	0
the	the	DT	0
first	first	JJ	0
current	current	JJ	0
source	source	NN	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
current	current	JJ	0
source	source	NN	0
,	,	,	0
the	the	DT	0
total	total	JJ	B-NP
amount	amount	NN	I-NP
of	of	IN	0
current	current	JJ	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
can	can	MD	0
be	be	VB	0
made	made	VBN	0
different	different	JJ	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
change	change	NN	I-NP
differently	differently	RB	0
with	with	IN	0
time	time	NN	0
.	.	.	0
The	The	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
are	are	VBP	0
connected	connected	VBN	0
to	to	TO	0
an	an	DT	0
arithmetic	arithmetic	JJ	B-NP
circuit	circuit	NN	I-NP
.	.	.	0
The	The	DT	0
arithmetic	arithmetic	JJ	B-NP
circuit	circuit	NN	I-NP
calculates	calculates	VBZ	0
a	a	DT	0
potential	potential	JJ	B-NP
difference	difference	NN	I-NP
between	between	IN	0
the	the	DT	0
first	first	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
and	and	CC	0
the	the	DT	0
second	second	JJ	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
.	.	.	0
The	The	DT	0
voltage	voltage	JJ	B-NP
value	value	NN	I-NP
calculated	calculated	VBN	0
by	by	IN	0
the	the	DT	0
arithmetic	arithmetic	JJ	B-NP
circuit	circuit	NN	I-NP
is	is	VBZ	0
supplied	supplied	VBN	0
to	to	TO	0
a	a	DT	0
video	video	JJ	B-NP
signal	signal	NN	I-NP
generating	generating	NN	I-NP
circuit	circuit	NN	I-NP
.	.	.	0
The	The	DT	0
video	video	JJ	B-NP
signal	signal	NN	I-NP
generating	generating	NN	I-NP
circuit	circuit	NN	I-NP
corrects	corrects	VBZ	0
a	a	DT	0
video	video	JJ	B-NP
signal	signal	NN	I-NP
supplied	supplied	VBN	0
to	to	TO	0
each	each	DT	0
pixel	pixel	NN	B-NP
based	based	VBN	0
on	on	IN	0
the	the	DT	0
voltage	voltage	JJ	B-NP
value	value	NN	I-NP
supplied	supplied	VBN	0
from	from	IN	0
the	the	DT	0
arithmetic	arithmetic	JJ	B-NP
circuit	circuit	NN	I-NP
.	.	.	0
With	With	IN	0
such	such	PDT	0
a	a	DT	0
configuration	configuration	NN	B-NP
,	,	,	0
changes	changes	NNS	0
with	with	IN	0
time	time	NN	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
can	can	MD	0
be	be	VB	0
compensated	compensated	VBN	0
.	.	.	0
A	A	DT	0
circuit	circuit	NN	0
such	such	JJ	0
as	as	IN	0
a	a	DT	0
preventing	preventing	VBG	B-NP
change	change	NN	I-NP
buffer	buffer	NN	I-NP
amplifier	amplifier	NN	I-NP
circuit	circuit	NN	I-NP
in	in	IN	0
potential	potential	NN	0
is	is	VBZ	0
preferably	preferably	RB	0
provided	provided	VBN	0
between	between	IN	0
each	each	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
and	and	CC	0
the	the	DT	0
arithmetic	arithmetic	JJ	B-NP
circuit	circuit	NN	I-NP
.	.	.	0
In	In	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
a	a	DT	0
pixel	pixel	NN	B-NP
using	using	VBG	0
a	a	DT	0
current	current	JJ	0
mirror	mirror	NN	B-NP
circuit	circuit	NN	I-NP
or	or	CC	0
the	the	DT	0
like	like	NN	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
as	as	IN	0
a	a	DT	0
pixel	pixel	NN	B-NP
driven	driven	VBN	0
by	by	IN	0
a	a	DT	0
constant	constant	JJ	0
current	current	JJ	0
.	.	.	0
The	The	DT	0
invention	invention	NN	0
can	can	MD	0
be	be	VB	0
applied	applied	VBN	0
to	to	TO	0
a	a	DT	0
passive	passive	JJ	B-NP
matrix	matrix	JJ	I-NP
display	display	NN	I-NP
device	device	NN	I-NP
.	.	.	0
A	A	DT	0
passive	passive	JJ	B-NP
matrix	matrix	JJ	I-NP
display	display	NN	I-NP
device	device	NN	I-NP
has	has	VBZ	0
a	a	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
formed	formed	VBN	0
over	over	IN	0
a	a	DT	0
substrate	substrate	NN	0
and	and	CC	0
a	a	DT	0
controller	controller	NN	0
for	for	IN	0
controlling	controlling	VBG	0
,	,	,	0
a	a	DT	0
column	column	NN	B-NP
signal	signal	NN	I-NP
line	line	NN	I-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
and	and	CC	0
a	a	DT	0
row	row	NN	B-NP
signal	signal	NN	I-NP
line	line	NN	I-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
provided	provided	VBN	0
in	in	IN	0
the	the	DT	0
periphery	periphery	NN	0
of	of	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
.	.	.	0
The	The	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
has	has	VBZ	0
column	column	NN	0
signal	signal	NN	0
lines	lines	NNS	0
arranged	arranged	VBN	0
in	in	IN	0
the	the	DT	0
column	column	NN	0
direction	direction	NN	0
,	,	,	0
row	row	NN	0
signal	signal	NN	0
lines	lines	NNS	0
arranged	arranged	VBN	0
in	in	IN	0
the	the	DT	0
row	row	NN	0
direction	direction	NN	0
,	,	,	0
and	and	CC	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
arranged	arranged	VBN	0
in	in	IN	0
matrix	matrix	NN	B-NP
.	.	.	0
A	A	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
64	64	CD	0
can	can	MD	0
be	be	VB	0
provided	provided	VBN	0
over	over	IN	0
the	the	DT	0
same	same	JJ	0
substrate	substrate	NN	0
as	as	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
.	.	.	0
In	In	IN	0
the	the	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
of	of	IN	0
this	this	DT	0
embodiment	embodiment	JJ	0
mode	mode	NN	0
,	,	,	0
image	image	NN	B-NP
data	data	NN	I-NP
inputted	inputted	VBP	0
to	to	TO	0
the	the	DT	0
column	column	NN	B-NP
signal	signal	NN	I-NP
line	line	NN	I-NP
driver	driver	NN	I-NP
circuit	circuit	NN	I-NP
and	and	CC	0
a	a	DT	0
voltage	voltage	NN	0
generated	generated	VBD	0
from	from	IN	0
a	a	DT	0
constant	constant	JJ	0
voltage	voltage	JJ	B-NP
source	source	NN	I-NP
can	can	MD	0
be	be	VB	0
corrected	corrected	VBN	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
a	a	DT	0
change	change	NN	0
with	with	IN	0
temperature	temperature	NN	0
and	and	CC	0
time	time	NN	0
by	by	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
circuit	circuit	NN	I-NP
64	64	CD	0
.	.	.	0
A	A	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
can	can	MD	0
be	be	VB	0
provided	provided	VBN	0
with	with	IN	0
reduced	reduced	JJ	0
effect	effect	NN	0
caused	caused	VBN	0
by	by	IN	0
the	the	DT	0
change	change	NN	0
with	with	IN	0
temperature	temperature	NN	0
and	and	CC	0
time	time	NN	0
.	.	.	0
An	An	DT	0
electronic	electronic	JJ	B-NP
device	device	NN	I-NP
which	which	WDT	0
is	is	VBZ	0
provided	provided	VBN	0
with	with	IN	0
a	a	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
including	including	VBG	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
includes	includes	VBZ	0
:	:	:	0
a	a	DT	0
television	television	NN	B-NP
set	set	NN	I-NP
(	(	-LRB-	0
simply	simply	RB	0
referred	referred	VBN	0
to	to	TO	0
as	as	IN	0
a	a	DT	0
TV	TV	NN	B-NP
or	or	CC	0
a	a	DT	0
television	television	NN	B-NP
receiver	receiver	NN	I-NP
)	)	-RRB-	0
,	,	,	0
a	a	DT	0
camera	camera	NN	0
such	such	JJ	0
as	as	IN	0
a	a	DT	0
digital	digital	JJ	B-NP
camera	camera	NN	I-NP
and	and	CC	0
a	a	DT	0
digital	digital	JJ	B-NP
video	video	NN	I-NP
camera	camera	NN	I-NP
,	,	,	0
a	a	DT	0
mobile	mobile	JJ	0
phone	phone	NN	B-NP
set	set	NN	I-NP
(	(	-LRB-	0
simply	simply	RB	0
referred	referred	VBN	0
to	to	TO	0
as	as	IN	0
a	a	DT	0
cellular	cellular	JJ	B-NP
phone	phone	NN	I-NP
set	set	NN	I-NP
or	or	CC	0
a	a	DT	0
cellular	cellular	JJ	B-NP
phone	phone	NN	I-NP
)	)	-RRB-	0
,	,	,	0
a	a	DT	0
portable	portable	JJ	0
information	information	NN	B-NP
terminal	terminal	NN	I-NP
such	such	JJ	0
as	as	IN	0
a	a	DT	0
personal	personal	JJ	B-NP
digital	digital	JJ	I-NP
assistant	assistant	NN	I-NP
,	,	,	0
a	a	DT	0
portable	portable	JJ	0
game	game	NN	B-NP
machine	machine	NN	I-NP
,	,	,	0
a	a	DT	0
monitor	monitor	NN	B-NP
for	for	IN	0
a	a	DT	0
computer	computer	NN	0
,	,	,	0
a	a	DT	0
computer	computer	NN	0
,	,	,	0
an	an	DT	0
audio	audio	JJ	0
reproducing	reproducing	JJ	0
device	device	NN	0
such	such	JJ	0
as	as	IN	0
a	a	DT	0
car	car	NN	0
audio	audio	JJ	0
set	set	NN	0
,	,	,	0
an	an	DT	0
image	image	NN	B-NP
reproducing	reproducing	NN	I-NP
device	device	NN	I-NP
provided	provided	VBN	0
with	with	IN	0
a	a	DT	0
recording	recording	NN	B-NP
medium	medium	NN	I-NP
such	such	JJ	0
as	as	IN	0
a	a	DT	0
home	home	NN	B-NP
game	game	NN	I-NP
machine	machine	NN	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
specific	specific	JJ	B-NP
example	example	NN	I-NP
thereof	thereof	RB	0
are	are	VBP	0
described	described	VBN	0
with	with	IN	0
reference	reference	NN	0
to	to	TO	0
FIGS.	FIGS.	CD	0
16A	16A	CD	0
to	to	TO	0
16F	16F	CD	0
.	.	.	0
A	A	DT	0
portable	portable	JJ	0
information	information	NN	B-NP
terminal	terminal	NN	I-NP
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	NNP	0
16A	16A	NNP	0
includes	includes	VBZ	0
a	a	DT	0
main	main	JJ	0
body	body	NN	0
9201	9201	CD	0
,	,	,	0
a	a	DT	0
display	display	NN	B-NP
portion	portion	NN	I-NP
9202	9202	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
The	The	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
can	can	MD	0
be	be	VB	0
applied	applied	VBN	0
to	to	TO	0
the	the	DT	0
display	display	NN	B-NP
portion	portion	NN	I-NP
9202	9202	CD	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
to	to	TO	0
say	say	VB	0
,	,	,	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
invention	invention	NN	0
in	in	IN	0
which	which	WDT	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
potential	potential	NN	I-NP
applied	applied	VBD	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
is	is	VBZ	0
corrected	corrected	VBN	0
by	by	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
possible	possible	JJ	0
to	to	TO	0
provide	provide	VB	0
a	a	DT	0
portable	portable	JJ	0
information	information	NN	B-NP
terminal	terminal	NN	I-NP
in	in	IN	0
which	which	WDT	0
the	the	DT	0
effect	effect	NN	0
of	of	IN	0
variations	variations	NNS	0
in	in	IN	0
a	a	DT	0
current	current	JJ	0
value	value	NN	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
due	due	JJ	0
to	to	TO	0
a	a	DT	0
change	change	NN	0
of	of	IN	0
ambient	ambient	JJ	0
temperature	temperature	NN	0
and	and	CC	0
a	a	DT	0
change	change	NN	0
with	with	IN	0
time	time	NN	0
is	is	VBZ	0
reduced	reduced	VBN	0
.	.	.	0
A	A	DT	0
digital	digital	JJ	B-NP
video	video	NN	I-NP
camera	camera	NN	I-NP
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	NNP	0
16B	16B	NNP	0
includes	includes	VBZ	0
a	a	DT	0
display	display	NN	B-NP
portion	portion	NN	I-NP
9701	9701	CD	0
,	,	,	0
a	a	DT	0
display	display	NN	B-NP
portion	portion	NN	I-NP
9702	9702	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
The	The	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
can	can	MD	0
be	be	VB	0
applied	applied	VBN	0
to	to	TO	0
the	the	DT	0
display	display	NN	B-NP
portion	portion	NN	I-NP
9701	9701	CD	0
.	.	.	0
According	According	VBG	0
to	to	TO	0
the	the	DT	0
invention	invention	NN	0
in	in	IN	0
which	which	WDT	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
potential	potential	NN	I-NP
applied	applied	VBD	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
is	is	VBZ	0
corrected	corrected	VBN	0
by	by	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
possible	possible	JJ	0
to	to	TO	0
provide	provide	VB	0
a	a	DT	0
digital	digital	JJ	B-NP
video	video	NN	I-NP
camera	camera	NN	I-NP
in	in	IN	0
which	which	WDT	0
the	the	DT	0
effect	effect	NN	0
of	of	IN	0
variations	variations	NNS	0
in	in	IN	0
a	a	DT	0
current	current	JJ	0
value	value	NN	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
due	due	JJ	0
to	to	TO	0
a	a	DT	0
change	change	NN	0
of	of	IN	0
ambient	ambient	JJ	0
temperature	temperature	NN	0
and	and	CC	0
a	a	DT	0
change	change	NN	0
with	with	IN	0
time	time	NN	0
is	is	VBZ	0
reduced	reduced	VBN	0
.	.	.	0
A	A	DT	0
cellular	cellular	JJ	B-NP
phone	phone	NN	I-NP
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	NNP	0
16C	16C	NNP	0
includes	includes	VBZ	0
a	a	DT	0
main	main	JJ	0
body	body	NN	0
9101	9101	CD	0
,	,	,	0
a	a	DT	0
display	display	NN	B-NP
portion	portion	NN	I-NP
9102	9102	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
The	The	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
can	can	MD	0
be	be	VB	0
applied	applied	VBN	0
to	to	TO	0
the	the	DT	0
display	display	NN	B-NP
portion	portion	NN	I-NP
9102	9102	CD	0
.	.	.	0
According	According	VBG	0
to	to	TO	0
the	the	DT	0
invention	invention	NN	0
in	in	IN	0
which	which	WDT	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
potential	potential	NN	I-NP
applied	applied	VBD	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
is	is	VBZ	0
corrected	corrected	VBN	0
by	by	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
possible	possible	JJ	0
to	to	TO	0
provide	provide	VB	0
a	a	DT	0
cellular	cellular	JJ	B-NP
phone	phone	NN	I-NP
in	in	IN	0
which	which	WDT	0
the	the	DT	0
effect	effect	NN	0
of	of	IN	0
variations	variations	NNS	0
in	in	IN	0
a	a	DT	0
current	current	JJ	0
value	value	NN	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
due	due	JJ	0
to	to	TO	0
a	a	DT	0
change	change	NN	0
of	of	IN	0
ambient	ambient	JJ	0
temperature	temperature	NN	0
and	and	CC	0
a	a	DT	0
change	change	NN	0
with	with	IN	0
time	time	NN	0
is	is	VBZ	0
reduced	reduced	VBN	0
.	.	.	0
A	A	DT	0
portable	portable	JJ	0
television	television	NN	0
set	set	VBD	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	NNP	0
16D	16D	NNP	0
includes	includes	VBZ	0
a	a	DT	0
main	main	JJ	0
body	body	NN	0
9301	9301	CD	0
,	,	,	0
a	a	DT	0
display	display	NN	B-NP
portion	portion	NN	I-NP
9302	9302	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
The	The	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
can	can	MD	0
be	be	VB	0
applied	applied	VBN	0
to	to	TO	0
the	the	DT	0
display	display	NN	B-NP
portion	portion	NN	I-NP
9302	9302	CD	0
.	.	.	0
According	According	VBG	0
to	to	TO	0
the	the	DT	0
invention	invention	NN	0
in	in	IN	0
which	which	WDT	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
potential	potential	NN	I-NP
applied	applied	VBD	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
is	is	VBZ	0
corrected	corrected	VBN	0
by	by	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
possible	possible	JJ	0
to	to	TO	0
provide	provide	VB	0
a	a	DT	0
portable	portable	JJ	0
television	television	NN	0
set	set	VBN	0
in	in	IN	0
which	which	WDT	0
the	the	DT	0
effect	effect	NN	0
of	of	IN	0
variations	variations	NNS	0
in	in	IN	0
a	a	DT	0
current	current	JJ	0
value	value	NN	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
due	due	JJ	0
to	to	TO	0
a	a	DT	0
change	change	NN	0
of	of	IN	0
ambient	ambient	JJ	0
temperature	temperature	NN	0
and	and	CC	0
a	a	DT	0
change	change	NN	0
with	with	IN	0
time	time	NN	0
is	is	VBZ	0
reduced	reduced	VBN	0
.	.	.	0
The	The	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
can	can	MD	0
be	be	VB	0
applied	applied	VBN	0
to	to	TO	0
various	various	JJ	0
types	types	NNS	0
of	of	IN	0
television	television	NN	0
sets	sets	VBZ	0
such	such	JJ	0
as	as	IN	0
a	a	DT	0
small-sized	small-sized	JJ	0
television	television	NN	0
incorporated	incorporated	VBN	0
in	in	IN	0
a	a	DT	0
portable	portable	JJ	0
terminal	terminal	NN	0
such	such	JJ	0
as	as	IN	0
a	a	DT	0
cellular	cellular	JJ	B-NP
phone	phone	NN	I-NP
,	,	,	0
a	a	DT	0
medium-sized	medium-sized	JJ	0
television	television	NN	0
which	which	WDT	0
is	is	VBZ	0
portable	portable	JJ	0
,	,	,	0
and	and	CC	0
a	a	DT	0
large-sized	large-sized	JJ	0
television	television	NN	0
(	(	-LRB-	0
for	for	IN	0
example	example	NN	0
,	,	,	0
40	40	CD	0
inches	inches	NNS	0
in	in	IN	0
size	size	NN	0
or	or	CC	0
more	more	JJR	0
)	)	-RRB-	0
.	.	.	0
A	A	DT	0
portable	portable	JJ	0
computer	computer	NN	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	NNP	0
16E	16E	NNP	0
includes	includes	VBZ	0
a	a	DT	0
main	main	JJ	0
body	body	NN	0
9401	9401	CD	0
,	,	,	0
a	a	DT	0
display	display	NN	B-NP
portion	portion	NN	I-NP
9402	9402	CD	0
and	and	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
The	The	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
can	can	MD	0
be	be	VB	0
applied	applied	VBN	0
to	to	TO	0
the	the	DT	0
display	display	NN	B-NP
portion	portion	NN	I-NP
9402	9402	CD	0
.	.	.	0
According	According	VBG	0
to	to	TO	0
the	the	DT	0
invention	invention	NN	0
in	in	IN	0
which	which	WDT	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
potential	potential	NN	I-NP
applied	applied	VBD	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
is	is	VBZ	0
corrected	corrected	VBN	0
by	by	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
possible	possible	JJ	0
to	to	TO	0
provide	provide	VB	0
a	a	DT	0
portable	portable	JJ	0
computer	computer	NN	0
in	in	IN	0
which	which	WDT	0
the	the	DT	0
effect	effect	NN	0
of	of	IN	0
variations	variations	NNS	0
in	in	IN	0
a	a	DT	0
current	current	JJ	0
value	value	NN	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
due	due	JJ	0
to	to	TO	0
a	a	DT	0
change	change	NN	0
of	of	IN	0
ambient	ambient	JJ	0
temperature	temperature	NN	0
and	and	CC	0
a	a	DT	0
change	change	NN	0
with	with	IN	0
time	time	NN	0
is	is	VBZ	0
reduced	reduced	VBN	0
.	.	.	0
A	A	DT	0
television	television	NN	0
set	set	VBD	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	NNP	0
16F	16F	NNP	0
includes	includes	VBZ	0
a	a	DT	0
main	main	JJ	0
body	body	NN	0
9501	9501	CD	0
,	,	,	0
a	a	DT	0
display	display	NN	B-NP
portion	portion	NN	I-NP
9502	9502	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
The	The	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
can	can	MD	0
be	be	VB	0
applied	applied	VBN	0
to	to	TO	0
the	the	DT	0
display	display	NN	B-NP
portion	portion	NN	I-NP
9502	9502	CD	0
.	.	.	0
According	According	VBG	0
to	to	TO	0
the	the	DT	0
invention	invention	NN	0
in	in	IN	0
which	which	WDT	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
potential	potential	NN	I-NP
applied	applied	VBD	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
is	is	VBZ	0
corrected	corrected	VBN	0
by	by	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
possible	possible	JJ	0
to	to	TO	0
provide	provide	VB	0
a	a	DT	0
television	television	NN	0
set	set	VBN	0
in	in	IN	0
which	which	WDT	0
the	the	DT	0
effect	effect	NN	0
of	of	IN	0
variations	variations	NNS	0
in	in	IN	0
a	a	DT	0
current	current	JJ	0
value	value	NN	0
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
due	due	JJ	0
to	to	TO	0
a	a	DT	0
change	change	NN	0
of	of	IN	0
ambient	ambient	JJ	0
temperature	temperature	NN	0
and	and	CC	0
a	a	DT	0
change	change	NN	0
with	with	IN	0
time	time	NN	0
is	is	VBZ	0
reduced	reduced	VBN	0
.	.	.	0
This	This	DT	0
application	application	NN	0
is	is	VBZ	0
based	based	VBN	0
on	on	IN	0
Japanese	Japanese	JJ	0
Patent	Patent	NNP	0
Application	Application	NNP	0
serial	serial	VBD	0
no.	no.	CD	0
2005-194600	2005-194600	CD	0
filed	filed	VBN	0
in	in	IN	0
Japan	Japan	NNP	0
Patent	Patent	NNP	0
Office	Office	NNP	0
on	on	IN	0
4th	4th	JJ	0
,	,	,	0
Jul.	Jul.	NNP	0
,	,	,	0
2005	2005	CD	0
,	,	,	0
the	the	DT	0
entire	entire	JJ	0
contents	contents	NNS	0
of	of	IN	0
which	which	WDT	0
are	are	VBP	0
hereby	hereby	VBN	0
incorporated	incorporated	VBN	0
by	by	IN	0
reference	reference	NN	0
.	.	.	0
What	What	WP	0
is	is	VBZ	0
claimed	claimed	VBN	0
is	is	VBZ	0
:	:	:	0
1	1	LS	0
.	.	.	0
A	A	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
comprising	comprising	NNS	0
:	:	:	0
a	a	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
in	in	IN	0
which	which	WDT	0
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
are	are	VBP	0
arranged	arranged	VBN	0
in	in	IN	0
matrix	matrix	NN	B-NP
;	;	:	0
a	a	DT	0
monitor	monitor	NN	B-NP
portion	portion	NN	I-NP
in	in	IN	0
which	which	WDT	0
monitor	monitor	VBP	0
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
are	are	VBP	0
provided	provided	VBN	0
outside	outside	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
;	;	:	0
a	a	DT	0
monitor	monitor	NN	B-NP
line	line	NN	I-NP
for	for	IN	0
detecting	detecting	VBG	0
a	a	DT	0
potential	potential	NN	0
of	of	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
;	;	:	0
and	and	CC	0
a	a	DT	0
switch	switch	NN	0
for	for	IN	0
blocking	blocking	VBG	0
a	a	DT	0
current	current	JJ	0
supply	supply	NN	0
to	to	TO	0
a	a	DT	0
shorted	shorted	NNS	0
monitor	monitor	VBP	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
through	through	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
line	line	NN	I-NP
when	when	WRB	0
one	one	PRP	0
or	or	CC	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
light	light	NN	I-NP
emitting	emitting	NN	I-NP
element	element	NN	I-NP
is	is	VBZ	0
shorted.	shorted.	CD	0
2	2	CD	0
.	.	.	0
A	A	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
comprising	comprising	NNS	0
:	:	:	0
a	a	DT	0
pixel	pixel	JJ	B-NP
comprising	comprising	NN	I-NP
at	at	IN	0
least	least	JJS	0
two	two	CD	0
subpixel	subpixel	NN	B-NP
,	,	,	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
including	including	VBG	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
;	;	:	0
a	a	DT	0
monitor	monitor	NN	B-NP
pixel	pixel	VBZ	0
comprising	comprising	VBG	0
at	at	IN	0
least	least	JJS	0
two	two	CD	0
subpixel	subpixel	NN	B-NP
,	,	,	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
including	including	VBG	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
,	,	,	0
and	and	CC	0
a	a	DT	0
circuit	circuit	NN	0
for	for	IN	0
changing	changing	VBG	0
a	a	DT	0
potential	potential	NN	0
applied	applied	VBD	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
of	of	IN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
in	in	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
a	a	DT	0
potential	potential	JJ	B-NP
change	change	NN	I-NP
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
of	of	IN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
in	in	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
pixel.	pixel.	CD	I-NP
3	3	CD	0
.	.	.	0
The	The	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
2	2	CD	0
,	,	,	0
wherein	wherein	VBG	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
in	in	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
and	and	CC	0
the	the	DT	0
monitor	monitor	NN	B-NP
pixel	pixel	NN	I-NP
comprises	comprises	VBZ	0
a	a	DT	0
selecting	selecting	JJ	0
transistor	transistor	NN	0
,	,	,	0
a	a	DT	0
driving	driving	NN	0
transistor	transistor	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
,	,	,	0
and	and	CC	0
a	a	DT	0
capacitor	capacitor	NN	B-NP
for	for	IN	0
holding	holding	VBG	0
a	a	DT	0
voltage	voltage	NN	0
,	,	,	0
and	and	CC	0
wherein	wherein	VBG	0
the	the	DT	0
selecting	selecting	JJ	0
transistor	transistor	NN	0
and	and	CC	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	NNS	0
are	are	VBP	0
formed	formed	VBN	0
of	of	IN	0
amorphous	amorphous	CD	B-NP
silicon.	silicon.	CD	I-NP
4	4	CD	0
.	.	.	0
The	The	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
3	3	CD	0
,	,	,	0
wherein	wherein	VBG	0
a	a	DT	0
precharge	precharge	JJ	B-NP
circuit	circuit	NN	I-NP
for	for	IN	0
applying	applying	VBG	0
a	a	DT	0
negative	negative	JJ	B-NP
voltage	voltage	NN	I-NP
to	to	TO	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	NN	0
is	is	VBZ	0
provided.	provided.	CD	0
5	5	CD	0
.	.	.	0
The	The	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
4	4	CD	0
,	,	,	0
wherein	wherein	VBG	0
a	a	DT	0
potential	potential	NN	0
applied	applied	VBD	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	NN	0
by	by	IN	0
the	the	DT	0
precharge	precharge	JJ	B-NP
circuit	circuit	NN	I-NP
is	is	VBZ	0
equal	equal	JJ	0
to	to	TO	0
or	or	CC	0
higher	higher	JJR	0
than	than	IN	0
a	a	DT	0
potential	potential	NN	0
on	on	IN	0
a	a	DT	0
low	low	JJ	0
potential	potential	JJ	B-NP
side	side	NN	I-NP
of	of	IN	0
a	a	DT	0
voltage	voltage	NN	0
applied	applied	VBD	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
of	of	IN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
and	and	CC	0
equal	equal	JJ	0
to	to	TO	0
or	or	CC	0
lower	lower	JJR	0
than	than	IN	0
a	a	DT	0
potential	potential	NN	0
obtained	obtained	VBN	0
by	by	IN	0
adding	adding	VBG	0
a	a	DT	0
threshold	threshold	NN	B-NP
voltage	voltage	NN	I-NP
value	value	NN	I-NP
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	NN	0
of	of	IN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
to	to	TO	0
a	a	DT	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
potential	potential	NN	I-NP
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	NN	0
of	of	IN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
6	6	CD	0
.	.	.	0
The	The	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
2	2	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
circuit	circuit	NN	0
is	is	VBZ	0
an	an	DT	0
operational	operational	JJ	B-NP
amplifier	amplifier	NN	I-NP
circuit.	circuit.	CD	I-NP
7	7	CD	0
.	.	.	0
The	The	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
2	2	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
circuit	circuit	NN	0
is	is	VBZ	0
a	a	DT	0
buffer	buffer	NN	B-NP
amplifier	amplifier	NN	I-NP
circuit	circuit	NN	I-NP
8	8	CD	0
.	.	.	0
A	A	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
comprising	comprising	NNS	0
:	:	:	0
a	a	DT	0
pixel	pixel	JJ	B-NP
comprising	comprising	NN	I-NP
at	at	IN	0
least	least	JJS	0
two	two	CD	0
subpixel	subpixel	NN	B-NP
,	,	,	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
including	including	VBG	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
of	of	IN	0
the	the	DT	0
same	same	JJ	0
light	light	JJ	0
emission	emission	NN	B-NP
color	color	NN	I-NP
;	;	:	0
a	a	DT	0
monitor	monitor	NN	B-NP
pixel	pixel	VBZ	0
comprising	comprising	VBG	0
at	at	IN	0
least	least	JJS	0
two	two	CD	0
subpixel	subpixel	NN	B-NP
,	,	,	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
including	including	VBG	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
of	of	IN	0
the	the	DT	0
same	same	JJ	0
light	light	JJ	0
emission	emission	NN	B-NP
color	color	NN	I-NP
,	,	,	0
and	and	CC	0
a	a	DT	0
circuit	circuit	NN	0
for	for	IN	0
changing	changing	VBG	0
a	a	DT	0
potential	potential	NN	0
applied	applied	VBD	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
of	of	IN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
in	in	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
a	a	DT	0
potential	potential	JJ	B-NP
change	change	NN	I-NP
of	of	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
of	of	IN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
in	in	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
pixel	pixel	NN	I-NP
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
of	of	IN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
in	in	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
pixel	pixel	NN	I-NP
is	is	VBZ	0
manufactured	manufactured	VBN	0
at	at	IN	0
the	the	DT	0
same	same	JJ	0
time	time	NN	0
as	as	IN	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
of	of	IN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
in	in	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
,	,	,	0
and	and	CC	0
wherein	wherein	VBG	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
of	of	IN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
in	in	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
pixel	pixel	NN	I-NP
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
different	different	JJ	0
constant	constant	JJ	0
current	current	JJ	0
sources	sources	NNS	0
in	in	IN	0
each	each	DT	0
subpixel.	subpixel.	CD	B-NP
9	9	CD	0
.	.	.	0
The	The	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
8	8	CD	0
,	,	,	0
wherein	wherein	VBG	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
in	in	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
and	and	CC	0
the	the	DT	0
monitor	monitor	NN	B-NP
pixel	pixel	NN	I-NP
comprises	comprises	VBZ	0
a	a	DT	0
selecting	selecting	JJ	0
transistor	transistor	NN	0
,	,	,	0
a	a	DT	0
driving	driving	NN	0
transistor	transistor	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
,	,	,	0
and	and	CC	0
a	a	DT	0
capacitor	capacitor	NN	B-NP
for	for	IN	0
holding	holding	VBG	0
a	a	DT	0
voltage	voltage	NN	0
,	,	,	0
and	and	CC	0
wherein	wherein	VBG	0
the	the	DT	0
selecting	selecting	JJ	0
transistor	transistor	NN	0
and	and	CC	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	NNS	0
are	are	VBP	0
formed	formed	VBN	0
of	of	IN	0
amorphous	amorphous	CD	B-NP
silicon.	silicon.	CD	I-NP
10	10	CD	0
.	.	.	0
The	The	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
9	9	CD	0
,	,	,	0
wherein	wherein	VBG	0
a	a	DT	0
precharge	precharge	JJ	B-NP
circuit	circuit	NN	I-NP
for	for	IN	0
applying	applying	VBG	0
a	a	DT	0
negative	negative	JJ	B-NP
voltage	voltage	NN	I-NP
to	to	TO	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	NN	0
is	is	VBZ	0
provided.	provided.	CD	0
11	11	CD	0
.	.	.	0
The	The	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
10	10	CD	0
,	,	,	0
wherein	wherein	VBG	0
a	a	DT	0
potential	potential	NN	0
applied	applied	VBD	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	NN	0
by	by	IN	0
the	the	DT	0
precharge	precharge	JJ	B-NP
circuit	circuit	NN	I-NP
is	is	VBZ	0
equal	equal	JJ	0
to	to	TO	0
or	or	CC	0
higher	higher	JJR	0
than	than	IN	0
a	a	DT	0
potential	potential	NN	0
on	on	IN	0
a	a	DT	0
low	low	JJ	0
potential	potential	JJ	B-NP
side	side	NN	I-NP
of	of	IN	0
a	a	DT	0
voltage	voltage	NN	0
applied	applied	VBD	0
to	to	TO	0
the	the	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
of	of	IN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
and	and	CC	0
equal	equal	JJ	0
to	to	TO	0
or	or	CC	0
lower	lower	JJR	0
than	than	IN	0
a	a	DT	0
potential	potential	NN	0
obtained	obtained	VBN	0
by	by	IN	0
adding	adding	VBG	0
a	a	DT	0
threshold	threshold	NN	B-NP
voltage	voltage	NN	I-NP
value	value	NN	I-NP
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	NN	0
of	of	IN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
to	to	TO	0
a	a	DT	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
potential	potential	NN	I-NP
of	of	IN	0
the	the	DT	0
driving	driving	NN	0
transistor	transistor	NN	0
of	of	IN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
subpixel	subpixel	NN	B-NP
12	12	CD	0
.	.	.	0
The	The	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
8	8	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
circuit	circuit	NN	0
is	is	VBZ	0
an	an	DT	0
operational	operational	JJ	B-NP
amplifier	amplifier	NN	I-NP
circuit.	circuit.	CD	I-NP
13	13	CD	0
.	.	.	0
The	The	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
8	8	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
circuit	circuit	NN	0
is	is	VBZ	0
a	a	DT	0
buffer	buffer	NN	B-NP
amplifier	amplifier	NN	I-NP
circuit	circuit	NN	I-NP
14	14	CD	0
.	.	.	0
A	A	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
comprising	comprising	NNS	0
:	:	:	0
a	a	DT	0
pixel	pixel	JJ	B-NP
portion	portion	NN	I-NP
in	in	IN	0
which	which	WDT	0
pixel	pixel	NN	B-NP
are	are	VBP	0
arranged	arranged	VBN	0
in	in	IN	0
matrix	matrix	NN	B-NP
,	,	,	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
comprising	comprising	VBG	0
a	a	DT	0
first	first	JJ	0
subpixel	subpixel	NN	B-NP
in	in	IN	0
which	which	WDT	0
a	a	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
first	first	JJ	0
driving	driving	NN	0
transistor	transistor	NNS	0
;	;	:	0
and	and	CC	0
a	a	DT	0
second	second	JJ	0
subpixel	subpixel	NN	B-NP
in	in	IN	0
which	which	WDT	0
at	at	IN	0
least	least	JJS	0
two	two	CD	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
are	are	VBP	0
connected	connected	VBN	0
in	in	IN	0
parallel	parallel	JJ	0
and	and	CC	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
second	second	JJ	0
driving	driving	NN	0
transistor	transistor	NNS	0
;	;	:	0
a	a	DT	0
monitor	monitor	NN	B-NP
pixel	pixel	VBZ	0
comprising	comprising	VBG	0
a	a	DT	0
third	third	JJ	0
subpixel	subpixel	NN	B-NP
in	in	IN	0
which	which	WDT	0
a	a	DT	0
third	third	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
third	third	JJ	0
driving	driving	NN	0
transistor	transistor	NNS	0
and	and	CC	0
a	a	DT	0
fourth	fourth	JJ	0
subpixel	subpixel	NN	B-NP
in	in	IN	0
which	which	WDT	0
at	at	IN	0
least	least	JJS	0
two	two	CD	0
fourth	fourth	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
elements	elements	NNS	0
are	are	VBP	0
connected	connected	VBN	0
in	in	IN	0
parallel	parallel	JJ	0
and	and	CC	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
fourth	fourth	JJ	0
driving	driving	NN	0
transistor	transistor	NN	0
,	,	,	0
and	and	CC	0
a	a	DT	0
circuit	circuit	NN	0
for	for	IN	0
changing	changing	VBG	0
a	a	DT	0
potential	potential	NN	0
applied	applied	VBD	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
in	in	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
a	a	DT	0
potential	potential	JJ	B-NP
change	change	NN	I-NP
of	of	IN	0
the	the	DT	0
third	third	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
and	and	CC	0
the	the	DT	0
forth	forth	RB	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
in	in	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
pixel	pixel	NN	I-NP
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
first	first	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
and	and	CC	0
the	the	DT	0
third	third	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
have	have	VBP	0
equivalent	equivalent	JJ	0
characteristics	characteristics	NNS	0
,	,	,	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
and	and	CC	0
the	the	DT	0
fourth	fourth	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
have	have	VBP	0
equivalent	equivalent	JJ	0
characteristics	characteristics	NNS	0
,	,	,	0
and	and	CC	0
wherein	wherein	NN	0
in	in	IN	0
the	the	DT	0
monitor	monitor	NN	B-NP
pixel	pixel	NN	I-NP
,	,	,	0
the	the	DT	0
third	third	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
and	and	CC	0
the	the	DT	0
fourth	fourth	JJ	0
light	light	JJ	0
emitting	emitting	JJ	0
element	element	NN	0
are	are	VBP	0
connected	connected	VBN	0
to	to	TO	0
different	different	JJ	0
constant	constant	JJ	0
current	current	JJ	0
sources.	sources.	CD	0
15	15	CD	0
.	.	.	0
The	The	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
14	14	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
circuit	circuit	NN	0
is	is	VBZ	0
an	an	DT	0
operational	operational	JJ	B-NP
amplifier	amplifier	NN	I-NP
circuit.	circuit.	CD	I-NP
16	16	CD	0
.	.	.	0
The	The	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
14	14	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
circuit	circuit	NN	0
is	is	VBZ	0
a	a	DT	0
buffer	buffer	NN	B-NP
amplifier	amplifier	NN	I-NP
circuit	circuit	NN	I-NP
