Loading plugins phase: Elapsed time ==> 0s.410ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Files\Uni\Embedded_4\Emb4\Schak_RTC_Test.cydsn\Schak_RTC_Test.cyprj -d CY8C5888LTI-LP097 -s D:\Files\Uni\Embedded_4\Emb4\Schak_RTC_Test.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.730ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.129ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Schak_RTC_Test.v
Program  :   D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Files\Uni\Embedded_4\Emb4\Schak_RTC_Test.cydsn\Schak_RTC_Test.cyprj -dcpsoc3 Schak_RTC_Test.v -verilog
======================================================================

======================================================================
Compiling:  Schak_RTC_Test.v
Program  :   D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Files\Uni\Embedded_4\Emb4\Schak_RTC_Test.cydsn\Schak_RTC_Test.cyprj -dcpsoc3 Schak_RTC_Test.v -verilog
======================================================================

======================================================================
Compiling:  Schak_RTC_Test.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Files\Uni\Embedded_4\Emb4\Schak_RTC_Test.cydsn\Schak_RTC_Test.cyprj -dcpsoc3 -verilog Schak_RTC_Test.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Oct 16 17:33:59 2024


======================================================================
Compiling:  Schak_RTC_Test.v
Program  :   vpp
Options  :    -yv2 -q10 Schak_RTC_Test.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Oct 16 17:33:59 2024

Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'
Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'
Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Schak_RTC_Test.ctl'.
D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Note:  Using config. rule 'RTC_f32kHz' to set csattribute 'clock_driver' on 'RTC_f32kHz'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Schak_RTC_Test.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Files\Uni\Embedded_4\Emb4\Schak_RTC_Test.cydsn\Schak_RTC_Test.cyprj -dcpsoc3 -verilog Schak_RTC_Test.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Oct 16 17:33:59 2024

Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Files\Uni\Embedded_4\Emb4\Schak_RTC_Test.cydsn\codegentemp\Schak_RTC_Test.ctl'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Files\Uni\Embedded_4\Emb4\Schak_RTC_Test.cydsn\codegentemp\Schak_RTC_Test.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Schak_RTC_Test.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Files\Uni\Embedded_4\Emb4\Schak_RTC_Test.cydsn\Schak_RTC_Test.cyprj -dcpsoc3 -verilog Schak_RTC_Test.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Oct 16 17:34:00 2024

Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Files\Uni\Embedded_4\Emb4\Schak_RTC_Test.cydsn\codegentemp\Schak_RTC_Test.ctl'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Files\Uni\Embedded_4\Emb4\Schak_RTC_Test.cydsn\codegentemp\Schak_RTC_Test.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
Note:  Using config. rule 'RTC_f32kHz' to set csattribute 'clock_driver' on 'RTC_f32kHz'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2C:udb_clk\
	Net_122
	\I2C:Net_973\
	Net_123
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_128
	\I2C:Net_975\
	Net_126
	Net_127
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\MILLIS_COUNTER:Net_82\
	\MILLIS_COUNTER:Net_91\
	\MILLIS_COUNTER:Net_102\
	\MILLIS_COUNTER:CounterUDB:ctrl_cmod_2\
	\MILLIS_COUNTER:CounterUDB:ctrl_cmod_1\
	\MILLIS_COUNTER:CounterUDB:ctrl_cmod_0\
	MILLIS_COUNTER_COMP
	Net_3782
	Net_3783
	Net_3784
	Net_3785
	Net_3786
	Net_3787
	Net_3788
	SEC_COUNTER_TC
	\SEC_COUNTER:Net_49\
	\SEC_COUNTER:Net_82\
	\SEC_COUNTER:Net_95\
	\SEC_COUNTER:Net_91\
	\SEC_COUNTER:Net_102\
	\SEC_COUNTER:CounterUDB:ctrl_cmod_2\
	\SEC_COUNTER:CounterUDB:ctrl_cmod_1\
	\SEC_COUNTER:CounterUDB:ctrl_cmod_0\
	SEC_COUNTER_COMP
	\RTC_SEC_COUNTER:Net_260\
	Net_6793
	\RTC_SEC_COUNTER:TimerUDB:ctrl_ten\
	\RTC_SEC_COUNTER:TimerUDB:ctrl_cmode_0\
	\RTC_SEC_COUNTER:TimerUDB:ctrl_tmode_1\
	\RTC_SEC_COUNTER:TimerUDB:ctrl_tmode_0\
	\RTC_SEC_COUNTER:TimerUDB:ctrl_ic_1\
	\RTC_SEC_COUNTER:TimerUDB:ctrl_ic_0\
	Net_6797
	\RTC_SEC_COUNTER:TimerUDB:zeros_3\
	\RTC_SEC_COUNTER:TimerUDB:zeros_2\
	\RTC_SEC_COUNTER:Net_102\
	\RTC_SEC_COUNTER:Net_266\
	Net_6101
	Net_6102
	Net_6103
	Net_6105
	Net_6106
	Net_6107
	Net_6108
	Net_6257


Deleted 71 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \I2C:Net_968\ to \I2C:Net_969\
Aliasing tmpOE__RTC_net_2 to \I2C:Net_969\
Aliasing tmpOE__RTC_net_1 to \I2C:Net_969\
Aliasing tmpOE__RTC_net_0 to \I2C:Net_969\
Aliasing one to \I2C:Net_969\
Aliasing \USBUART:tmpOE__Dm_net_0\ to \I2C:Net_969\
Aliasing \USBUART:tmpOE__Dp_net_0\ to \I2C:Net_969\
Aliasing tmpOE__i2c_scl_net_0 to \I2C:Net_969\
Aliasing tmpOE__i2c_sda_net_0 to \I2C:Net_969\
Aliasing tmpOE__DebugLED_net_2 to \I2C:Net_969\
Aliasing tmpOE__DebugLED_net_1 to \I2C:Net_969\
Aliasing tmpOE__DebugLED_net_0 to \I2C:Net_969\
Aliasing \MILLIS_COUNTER:Net_95\ to zero
Aliasing \MILLIS_COUNTER:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \MILLIS_COUNTER:CounterUDB:ctrl_capmode_0\ to \I2C:Net_969\
Aliasing Counters_RST to zero
Aliasing \MILLIS_COUNTER:CounterUDB:tc_i\ to \MILLIS_COUNTER:CounterUDB:reload_tc\
Aliasing tmpOE__DebugPin_1_net_0 to \I2C:Net_969\
Aliasing \CTR_SYNC_EN:clk\ to zero
Aliasing \CTR_SYNC_EN:rst\ to zero
Aliasing \SEC_COUNTER:Net_89\ to \I2C:Net_969\
Aliasing \SEC_COUNTER:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \SEC_COUNTER:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \SEC_COUNTER:CounterUDB:capt_rising\ to zero
Aliasing \SEC_COUNTER:CounterUDB:tc_i\ to \SEC_COUNTER:CounterUDB:reload_tc\
Aliasing \RTC_SEC_COUNTER:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \RTC_SEC_COUNTER:TimerUDB:trigger_enable\ to \I2C:Net_969\
Aliasing \RTC_SEC_COUNTER:TimerUDB:status_6\ to zero
Aliasing \RTC_SEC_COUNTER:TimerUDB:status_5\ to zero
Aliasing \RTC_SEC_COUNTER:TimerUDB:status_4\ to zero
Aliasing \RTC_SEC_COUNTER:TimerUDB:status_0\ to \RTC_SEC_COUNTER:TimerUDB:tc_i\
Aliasing \MILLIS_CTR_CAPTSEL:clk\ to zero
Aliasing \MILLIS_CTR_CAPTSEL:rst\ to zero
Aliasing \BUTTONPRESS_REG:status_1\ to zero
Aliasing \BUTTONPRESS_REG:status_2\ to zero
Aliasing \BUTTONPRESS_REG:status_3\ to zero
Aliasing \BUTTONPRESS_REG:status_4\ to zero
Aliasing \BUTTONPRESS_REG:status_5\ to zero
Aliasing \BUTTONPRESS_REG:status_6\ to zero
Aliasing \BUTTONPRESS_REG:status_7\ to zero
Aliasing tmpOE__Button_net_3 to \I2C:Net_969\
Aliasing tmpOE__Button_net_2 to \I2C:Net_969\
Aliasing tmpOE__Button_net_1 to \I2C:Net_969\
Aliasing tmpOE__Button_net_0 to \I2C:Net_969\
Aliasing \MILLIS_COUNTER:CounterUDB:cmp_out_reg_i\\D\ to \MILLIS_COUNTER:CounterUDB:prevCompare\\D\
Aliasing \SEC_COUNTER:CounterUDB:prevCapture\\D\ to zero
Aliasing \SEC_COUNTER:CounterUDB:cmp_out_reg_i\\D\ to \SEC_COUNTER:CounterUDB:prevCompare\\D\
Aliasing \RTC_SEC_COUNTER:TimerUDB:capture_last\\D\ to zero
Aliasing \RTC_SEC_COUNTER:TimerUDB:capture_out_reg_i\\D\ to \RTC_SEC_COUNTER:TimerUDB:capt_fifo_load_int\
Aliasing \EdgeDetect_2:last\\D\ to \EdgeDetect_1:last\\D\
Aliasing Net_6258D to zero
Aliasing Net_6259D to zero
Removing Rhs of wire Net_4352[1] = \MILLIS_COUNTER:Net_43\[135]
Removing Rhs of wire \I2C:sda_x_wire\[4] = \I2C:Net_643_1\[5]
Removing Rhs of wire \I2C:Net_697\[7] = \I2C:Net_643_2\[13]
Removing Rhs of wire \I2C:Net_1109_0\[10] = \I2C:scl_yfb\[23]
Removing Rhs of wire \I2C:Net_1109_1\[11] = \I2C:sda_yfb\[24]
Removing Lhs of wire \I2C:scl_x_wire\[14] = \I2C:Net_643_0\[12]
Removing Lhs of wire \I2C:Net_968\[16] = \I2C:Net_969\[15]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[26] = \I2C:Net_969\[15]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[29] = \I2C:Net_969\[15]
Removing Rhs of wire tmpOE__RTC_net_2[37] = \I2C:Net_969\[15]
Removing Lhs of wire tmpOE__RTC_net_1[38] = tmpOE__RTC_net_2[37]
Removing Lhs of wire tmpOE__RTC_net_0[39] = tmpOE__RTC_net_2[37]
Removing Lhs of wire one[48] = tmpOE__RTC_net_2[37]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[53] = tmpOE__RTC_net_2[37]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[60] = tmpOE__RTC_net_2[37]
Removing Lhs of wire tmpOE__i2c_scl_net_0[112] = tmpOE__RTC_net_2[37]
Removing Lhs of wire tmpOE__i2c_sda_net_0[117] = tmpOE__RTC_net_2[37]
Removing Lhs of wire tmpOE__DebugLED_net_2[122] = tmpOE__RTC_net_2[37]
Removing Lhs of wire tmpOE__DebugLED_net_1[123] = tmpOE__RTC_net_2[37]
Removing Lhs of wire tmpOE__DebugLED_net_0[124] = tmpOE__RTC_net_2[37]
Removing Rhs of wire Counters_EN[125] = cydff_1[345]
Removing Rhs of wire millis_ctr_debugout[126] = cy_tff_2[382]
Removing Rhs of wire MILLIS_COUNTER_TC[136] = \MILLIS_COUNTER:Net_49\[137]
Removing Rhs of wire MILLIS_COUNTER_TC[136] = \MILLIS_COUNTER:CounterUDB:tc_reg_i\[194]
Removing Lhs of wire \MILLIS_COUNTER:Net_89\[139] = zero[40]
Removing Lhs of wire \MILLIS_COUNTER:Net_95\[140] = zero[40]
Removing Lhs of wire \MILLIS_COUNTER:CounterUDB:ctrl_capmode_1\[148] = zero[40]
Removing Lhs of wire \MILLIS_COUNTER:CounterUDB:ctrl_capmode_0\[149] = tmpOE__RTC_net_2[37]
Removing Lhs of wire \MILLIS_COUNTER:CounterUDB:ctrl_enable\[161] = \MILLIS_COUNTER:CounterUDB:control_7\[153]
Removing Rhs of wire MILLIS_COUNTER_CAPT[163] = \mux_1:tmp__mux_1_reg\[377]
Removing Lhs of wire Counters_RST[169] = zero[40]
Removing Lhs of wire \MILLIS_COUNTER:CounterUDB:counter_enable\[172] = \MILLIS_COUNTER:CounterUDB:final_enable\[171]
Removing Rhs of wire \MILLIS_COUNTER:CounterUDB:status_0\[173] = \MILLIS_COUNTER:CounterUDB:cmp_out_status\[174]
Removing Rhs of wire \MILLIS_COUNTER:CounterUDB:status_1\[175] = \MILLIS_COUNTER:CounterUDB:per_zero\[176]
Removing Rhs of wire \MILLIS_COUNTER:CounterUDB:status_2\[177] = \MILLIS_COUNTER:CounterUDB:overflow_status\[178]
Removing Rhs of wire \MILLIS_COUNTER:CounterUDB:status_3\[179] = \MILLIS_COUNTER:CounterUDB:underflow_status\[180]
Removing Lhs of wire \MILLIS_COUNTER:CounterUDB:status_4\[181] = \MILLIS_COUNTER:CounterUDB:hwCapture\[167]
Removing Rhs of wire \MILLIS_COUNTER:CounterUDB:status_5\[182] = \MILLIS_COUNTER:CounterUDB:fifo_full\[183]
Removing Rhs of wire \MILLIS_COUNTER:CounterUDB:status_6\[184] = \MILLIS_COUNTER:CounterUDB:fifo_nempty\[185]
Removing Lhs of wire \MILLIS_COUNTER:CounterUDB:dp_dir\[188] = zero[40]
Removing Lhs of wire \MILLIS_COUNTER:CounterUDB:tc_i\[193] = \MILLIS_COUNTER:CounterUDB:reload_tc\[170]
Removing Rhs of wire \MILLIS_COUNTER:CounterUDB:cmp_out_i\[195] = \MILLIS_COUNTER:CounterUDB:cmp_equal\[196]
Removing Lhs of wire \MILLIS_COUNTER:CounterUDB:cs_addr_2\[203] = zero[40]
Removing Lhs of wire \MILLIS_COUNTER:CounterUDB:cs_addr_1\[204] = \MILLIS_COUNTER:CounterUDB:count_enable\[202]
Removing Lhs of wire \MILLIS_COUNTER:CounterUDB:cs_addr_0\[205] = \MILLIS_COUNTER:CounterUDB:reload\[168]
Removing Rhs of wire Net_4112[333] = \CTR_SYNC_EN:control_out_0\[348]
Removing Rhs of wire Net_4112[333] = \CTR_SYNC_EN:control_0\[371]
Removing Lhs of wire tmpOE__DebugPin_1_net_0[337] = tmpOE__RTC_net_2[37]
Removing Rhs of wire Net_5918[338] = cy_tff_3[483]
Removing Lhs of wire \CTR_SYNC_EN:clk\[346] = zero[40]
Removing Lhs of wire \CTR_SYNC_EN:rst\[347] = zero[40]
Removing Rhs of wire Net_5904[378] = \MILLIS_CTR_CAPTSEL:control_out_0\[633]
Removing Rhs of wire Net_5904[378] = \MILLIS_CTR_CAPTSEL:control_0\[656]
Removing Rhs of wire RTC_SEC_CTR_TC[379] = \RTC_SEC_COUNTER:Net_53\[490]
Removing Rhs of wire RTC_SEC_CTR_TC[379] = \RTC_SEC_COUNTER:TimerUDB:tc_reg_i\[523]
Removing Rhs of wire Net_6922[384] = \SEC_COUNTER:Net_43\[385]
Removing Lhs of wire \SEC_COUNTER:Net_89\[389] = tmpOE__RTC_net_2[37]
Removing Lhs of wire \SEC_COUNTER:CounterUDB:ctrl_capmode_1\[398] = zero[40]
Removing Lhs of wire \SEC_COUNTER:CounterUDB:ctrl_capmode_0\[399] = zero[40]
Removing Lhs of wire \SEC_COUNTER:CounterUDB:ctrl_enable\[411] = \SEC_COUNTER:CounterUDB:control_7\[403]
Removing Lhs of wire \SEC_COUNTER:CounterUDB:capt_rising\[413] = zero[40]
Removing Lhs of wire \SEC_COUNTER:CounterUDB:capt_falling\[414] = \SEC_COUNTER:CounterUDB:prevCapture\[412]
Removing Lhs of wire \SEC_COUNTER:CounterUDB:counter_enable\[420] = \SEC_COUNTER:CounterUDB:final_enable\[419]
Removing Rhs of wire \SEC_COUNTER:CounterUDB:status_0\[421] = \SEC_COUNTER:CounterUDB:cmp_out_status\[422]
Removing Rhs of wire \SEC_COUNTER:CounterUDB:status_1\[423] = \SEC_COUNTER:CounterUDB:per_zero\[424]
Removing Rhs of wire \SEC_COUNTER:CounterUDB:status_2\[425] = \SEC_COUNTER:CounterUDB:overflow_status\[426]
Removing Rhs of wire \SEC_COUNTER:CounterUDB:status_3\[427] = \SEC_COUNTER:CounterUDB:underflow_status\[428]
Removing Lhs of wire \SEC_COUNTER:CounterUDB:status_4\[429] = \SEC_COUNTER:CounterUDB:hwCapture\[416]
Removing Rhs of wire \SEC_COUNTER:CounterUDB:status_5\[430] = \SEC_COUNTER:CounterUDB:fifo_full\[431]
Removing Rhs of wire \SEC_COUNTER:CounterUDB:status_6\[432] = \SEC_COUNTER:CounterUDB:fifo_nempty\[433]
Removing Lhs of wire \SEC_COUNTER:CounterUDB:dp_dir\[436] = tmpOE__RTC_net_2[37]
Removing Lhs of wire \SEC_COUNTER:CounterUDB:tc_i\[441] = \SEC_COUNTER:CounterUDB:reload_tc\[418]
Removing Rhs of wire \SEC_COUNTER:CounterUDB:cmp_out_i\[443] = \SEC_COUNTER:CounterUDB:cmp_equal\[444]
Removing Lhs of wire \SEC_COUNTER:CounterUDB:cs_addr_2\[450] = tmpOE__RTC_net_2[37]
Removing Lhs of wire \SEC_COUNTER:CounterUDB:cs_addr_1\[451] = \SEC_COUNTER:CounterUDB:count_enable\[449]
Removing Lhs of wire \SEC_COUNTER:CounterUDB:cs_addr_0\[452] = \SEC_COUNTER:CounterUDB:reload\[417]
Removing Lhs of wire \RTC_SEC_COUNTER:TimerUDB:ctrl_enable\[505] = \RTC_SEC_COUNTER:TimerUDB:control_7\[497]
Removing Lhs of wire \RTC_SEC_COUNTER:TimerUDB:ctrl_cmode_1\[507] = zero[40]
Removing Rhs of wire \RTC_SEC_COUNTER:TimerUDB:timer_enable\[516] = \RTC_SEC_COUNTER:TimerUDB:runmode_enable\[528]
Removing Rhs of wire \RTC_SEC_COUNTER:TimerUDB:run_mode\[517] = \RTC_SEC_COUNTER:TimerUDB:hwEnable_reg\[518]
Removing Lhs of wire \RTC_SEC_COUNTER:TimerUDB:trigger_enable\[520] = tmpOE__RTC_net_2[37]
Removing Lhs of wire \RTC_SEC_COUNTER:TimerUDB:tc_i\[522] = \RTC_SEC_COUNTER:TimerUDB:status_tc\[519]
Removing Lhs of wire \RTC_SEC_COUNTER:TimerUDB:hwEnable\[524] = \RTC_SEC_COUNTER:TimerUDB:control_7\[497]
Removing Lhs of wire \RTC_SEC_COUNTER:TimerUDB:capt_fifo_load_int\[527] = \RTC_SEC_COUNTER:TimerUDB:capt_fifo_load\[515]
Removing Lhs of wire \RTC_SEC_COUNTER:TimerUDB:status_6\[531] = zero[40]
Removing Lhs of wire \RTC_SEC_COUNTER:TimerUDB:status_5\[532] = zero[40]
Removing Lhs of wire \RTC_SEC_COUNTER:TimerUDB:status_4\[533] = zero[40]
Removing Lhs of wire \RTC_SEC_COUNTER:TimerUDB:status_0\[534] = \RTC_SEC_COUNTER:TimerUDB:status_tc\[519]
Removing Lhs of wire \RTC_SEC_COUNTER:TimerUDB:status_1\[535] = \RTC_SEC_COUNTER:TimerUDB:capt_fifo_load\[515]
Removing Rhs of wire \RTC_SEC_COUNTER:TimerUDB:status_2\[536] = \RTC_SEC_COUNTER:TimerUDB:fifo_full\[537]
Removing Rhs of wire \RTC_SEC_COUNTER:TimerUDB:status_3\[538] = \RTC_SEC_COUNTER:TimerUDB:fifo_nempty\[539]
Removing Lhs of wire \RTC_SEC_COUNTER:TimerUDB:cs_addr_2\[541] = millis_ctr_debugout[126]
Removing Lhs of wire \RTC_SEC_COUNTER:TimerUDB:cs_addr_1\[542] = \RTC_SEC_COUNTER:TimerUDB:trig_reg\[530]
Removing Lhs of wire \RTC_SEC_COUNTER:TimerUDB:cs_addr_0\[543] = \RTC_SEC_COUNTER:TimerUDB:per_zero\[521]
Removing Lhs of wire \MILLIS_CTR_CAPTSEL:clk\[631] = zero[40]
Removing Lhs of wire \MILLIS_CTR_CAPTSEL:rst\[632] = zero[40]
Removing Lhs of wire \BUTTONPRESS_REG:status_0\[667] = Net_6297[664]
Removing Lhs of wire \BUTTONPRESS_REG:status_1\[668] = zero[40]
Removing Lhs of wire \BUTTONPRESS_REG:status_2\[669] = zero[40]
Removing Lhs of wire \BUTTONPRESS_REG:status_3\[670] = zero[40]
Removing Lhs of wire \BUTTONPRESS_REG:status_4\[671] = zero[40]
Removing Lhs of wire \BUTTONPRESS_REG:status_5\[672] = zero[40]
Removing Lhs of wire \BUTTONPRESS_REG:status_6\[673] = zero[40]
Removing Lhs of wire \BUTTONPRESS_REG:status_7\[674] = zero[40]
Removing Lhs of wire tmpOE__Button_net_3[678] = tmpOE__RTC_net_2[37]
Removing Lhs of wire tmpOE__Button_net_2[679] = tmpOE__RTC_net_2[37]
Removing Lhs of wire tmpOE__Button_net_1[680] = tmpOE__RTC_net_2[37]
Removing Lhs of wire tmpOE__Button_net_0[681] = tmpOE__RTC_net_2[37]
Removing Lhs of wire \MILLIS_COUNTER:CounterUDB:prevCapture\\D\[696] = MILLIS_COUNTER_CAPT[163]
Removing Lhs of wire \MILLIS_COUNTER:CounterUDB:overflow_reg_i\\D\[697] = \MILLIS_COUNTER:CounterUDB:overflow\[187]
Removing Lhs of wire \MILLIS_COUNTER:CounterUDB:underflow_reg_i\\D\[698] = \MILLIS_COUNTER:CounterUDB:underflow\[190]
Removing Lhs of wire \MILLIS_COUNTER:CounterUDB:tc_reg_i\\D\[699] = \MILLIS_COUNTER:CounterUDB:reload_tc\[170]
Removing Lhs of wire \MILLIS_COUNTER:CounterUDB:prevCompare\\D\[700] = \MILLIS_COUNTER:CounterUDB:cmp_out_i\[195]
Removing Lhs of wire \MILLIS_COUNTER:CounterUDB:cmp_out_reg_i\\D\[701] = \MILLIS_COUNTER:CounterUDB:cmp_out_i\[195]
Removing Lhs of wire \MILLIS_COUNTER:CounterUDB:count_stored_i\\D\[702] = ms_clock_synced[201]
Removing Lhs of wire cydff_1D[703] = Net_3779[332]
Removing Lhs of wire \SEC_COUNTER:CounterUDB:prevCapture\\D\[705] = zero[40]
Removing Lhs of wire \SEC_COUNTER:CounterUDB:overflow_reg_i\\D\[706] = \SEC_COUNTER:CounterUDB:overflow\[435]
Removing Lhs of wire \SEC_COUNTER:CounterUDB:underflow_reg_i\\D\[707] = \SEC_COUNTER:CounterUDB:underflow\[438]
Removing Lhs of wire \SEC_COUNTER:CounterUDB:tc_reg_i\\D\[708] = \SEC_COUNTER:CounterUDB:reload_tc\[418]
Removing Lhs of wire \SEC_COUNTER:CounterUDB:prevCompare\\D\[709] = \SEC_COUNTER:CounterUDB:cmp_out_i\[443]
Removing Lhs of wire \SEC_COUNTER:CounterUDB:cmp_out_reg_i\\D\[710] = \SEC_COUNTER:CounterUDB:cmp_out_i\[443]
Removing Lhs of wire \SEC_COUNTER:CounterUDB:count_stored_i\\D\[711] = MILLIS_COUNTER_TC[136]
Removing Lhs of wire \EdgeDetect_1:last\\D\[713] = RTC_SQW_1Hz[41]
Removing Lhs of wire \RTC_SEC_COUNTER:TimerUDB:capture_last\\D\[714] = zero[40]
Removing Lhs of wire \RTC_SEC_COUNTER:TimerUDB:hwEnable_reg\\D\[715] = \RTC_SEC_COUNTER:TimerUDB:control_7\[497]
Removing Lhs of wire \RTC_SEC_COUNTER:TimerUDB:tc_reg_i\\D\[716] = \RTC_SEC_COUNTER:TimerUDB:status_tc\[519]
Removing Lhs of wire \RTC_SEC_COUNTER:TimerUDB:capture_out_reg_i\\D\[717] = \RTC_SEC_COUNTER:TimerUDB:capt_fifo_load\[515]
Removing Lhs of wire \EdgeDetect_2:last\\D\[720] = RTC_SQW_1Hz[41]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[721] = Net_6948[661]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[722] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[660]
Removing Lhs of wire Net_6258D[724] = zero[40]
Removing Lhs of wire Net_6259D[725] = zero[40]
Removing Lhs of wire \EdgeDetect_3:last\\D\[726] = Net_4909[43]

------------------------------------------------------
Aliased 0 equations, 134 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__RTC_net_2' (cost = 0):
tmpOE__RTC_net_2 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'RTC_SQW_edge' (cost = 1):
RTC_SQW_edge <= ((not \EdgeDetect_1:last\ and RTC_SQW_1Hz));

Note:  Expanding virtual equation for '\MILLIS_COUNTER:CounterUDB:overflow\' (cost = 0):
\MILLIS_COUNTER:CounterUDB:overflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\MILLIS_COUNTER:CounterUDB:underflow\' (cost = 0):
\MILLIS_COUNTER:CounterUDB:underflow\ <= (\MILLIS_COUNTER:CounterUDB:status_1\);

Note:  Expanding virtual equation for '\MILLIS_COUNTER:CounterUDB:final_enable\' (cost = 1):
\MILLIS_COUNTER:CounterUDB:final_enable\ <= ((Counters_EN and \MILLIS_COUNTER:CounterUDB:control_7\));

Note:  Expanding virtual equation for 'Net_4105' (cost = 1):
Net_4105 <= ((not \EdgeDetect_2:last\ and RTC_SQW_1Hz));

Note:  Expanding virtual equation for '\SEC_COUNTER:CounterUDB:capt_either_edge\' (cost = 0):
\SEC_COUNTER:CounterUDB:capt_either_edge\ <= (\SEC_COUNTER:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\SEC_COUNTER:CounterUDB:overflow\' (cost = 0):
\SEC_COUNTER:CounterUDB:overflow\ <= (\SEC_COUNTER:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\SEC_COUNTER:CounterUDB:underflow\' (cost = 0):
\SEC_COUNTER:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEC_COUNTER:CounterUDB:final_enable\' (cost = 1):
\SEC_COUNTER:CounterUDB:final_enable\ <= ((Counters_EN and \SEC_COUNTER:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\RTC_SEC_COUNTER:TimerUDB:fifo_load_polarized\' (cost = 0):
\RTC_SEC_COUNTER:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\RTC_SEC_COUNTER:TimerUDB:status_tc\' (cost = 3):
\RTC_SEC_COUNTER:TimerUDB:status_tc\ <= ((\RTC_SEC_COUNTER:TimerUDB:run_mode\ and \RTC_SEC_COUNTER:TimerUDB:per_zero\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'MILLIS_COUNTER_CAPT' (cost = 10):
MILLIS_COUNTER_CAPT <= ((not \EdgeDetect_1:last\ and RTC_SQW_1Hz and Net_5904)
	OR (not Net_5904 and RTC_SEC_CTR_TC));

Note:  Expanding virtual equation for '\MILLIS_COUNTER:CounterUDB:capt_rising\' (cost = 4):
\MILLIS_COUNTER:CounterUDB:capt_rising\ <= ((not \MILLIS_COUNTER:CounterUDB:prevCapture\ and not \EdgeDetect_1:last\ and RTC_SQW_1Hz and Net_5904)
	OR (not \MILLIS_COUNTER:CounterUDB:prevCapture\ and not Net_5904 and RTC_SEC_CTR_TC));

Note:  Expanding virtual equation for '\MILLIS_COUNTER:CounterUDB:capt_falling\' (cost = 3):
\MILLIS_COUNTER:CounterUDB:capt_falling\ <= ((not RTC_SQW_1Hz and \MILLIS_COUNTER:CounterUDB:prevCapture\ and Net_5904)
	OR (\MILLIS_COUNTER:CounterUDB:prevCapture\ and Net_5904 and \EdgeDetect_1:last\)
	OR (not Net_5904 and not RTC_SEC_CTR_TC and \MILLIS_COUNTER:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\MILLIS_COUNTER:CounterUDB:capt_either_edge\' (cost = 0):
\MILLIS_COUNTER:CounterUDB:capt_either_edge\ <= ((not RTC_SQW_1Hz and \MILLIS_COUNTER:CounterUDB:prevCapture\ and Net_5904)
	OR (\MILLIS_COUNTER:CounterUDB:prevCapture\ and Net_5904 and \EdgeDetect_1:last\)
	OR (not Net_5904 and not RTC_SEC_CTR_TC and \MILLIS_COUNTER:CounterUDB:prevCapture\)
	OR (not \MILLIS_COUNTER:CounterUDB:prevCapture\ and not \EdgeDetect_1:last\ and RTC_SQW_1Hz and Net_5904)
	OR (not \MILLIS_COUNTER:CounterUDB:prevCapture\ and not Net_5904 and RTC_SEC_CTR_TC));

Note:  Expanding virtual equation for '\MILLIS_COUNTER:CounterUDB:reload_tc\' (cost = 0):
\MILLIS_COUNTER:CounterUDB:reload_tc\ <= (\MILLIS_COUNTER:CounterUDB:status_1\);

Note:  Expanding virtual equation for 'Net_4113' (cost = 2):
Net_4113 <= ((not \EdgeDetect_2:last\ and RTC_SQW_1Hz)
	OR Counters_EN);

Note:  Expanding virtual equation for '\SEC_COUNTER:CounterUDB:reload_tc\' (cost = 0):
\SEC_COUNTER:CounterUDB:reload_tc\ <= (\SEC_COUNTER:CounterUDB:per_equal\);


Substituting virtuals - pass 3:


----------------------------------------------------------
Circuit simplification results:

	Expanded 20 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \MILLIS_COUNTER:CounterUDB:status_2\ to zero
Aliasing \MILLIS_COUNTER:CounterUDB:overflow\ to zero
Aliasing \SEC_COUNTER:CounterUDB:hwCapture\ to zero
Aliasing \SEC_COUNTER:CounterUDB:status_3\ to zero
Aliasing \SEC_COUNTER:CounterUDB:underflow\ to zero
Aliasing \RTC_SEC_COUNTER:TimerUDB:capt_fifo_load\ to zero
Removing Rhs of wire \MILLIS_COUNTER:CounterUDB:reload\[168] = \MILLIS_COUNTER:CounterUDB:status_1\[175]
Removing Lhs of wire \MILLIS_COUNTER:CounterUDB:status_2\[177] = zero[40]
Removing Lhs of wire \MILLIS_COUNTER:CounterUDB:overflow\[187] = zero[40]
Removing Lhs of wire \SEC_COUNTER:CounterUDB:hwCapture\[416] = zero[40]
Removing Rhs of wire \SEC_COUNTER:CounterUDB:reload\[417] = \SEC_COUNTER:CounterUDB:per_equal\[437]
Removing Lhs of wire \SEC_COUNTER:CounterUDB:status_3\[427] = zero[40]
Removing Lhs of wire \SEC_COUNTER:CounterUDB:underflow\[438] = zero[40]
Removing Lhs of wire \RTC_SEC_COUNTER:TimerUDB:capt_fifo_load\[515] = zero[40]
Removing Lhs of wire \RTC_SEC_COUNTER:TimerUDB:trig_reg\[530] = \RTC_SEC_COUNTER:TimerUDB:timer_enable\[516]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Files\Uni\Embedded_4\Emb4\Schak_RTC_Test.cydsn\Schak_RTC_Test.cyprj -dcpsoc3 Schak_RTC_Test.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.497ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 16 October 2024 17:34:00
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Files\Uni\Embedded_4\Emb4\Schak_RTC_Test.cydsn\Schak_RTC_Test.cyprj -d CY8C5888LTI-LP097 Schak_RTC_Test.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.110ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \MILLIS_COUNTER:CounterUDB:overflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \SEC_COUNTER:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \SEC_COUNTER:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \RTC_SEC_COUNTER:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \RTC_SEC_COUNTER:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: Net_6258 from registered to combinatorial
    Converted constant MacroCell: Net_6259 from registered to combinatorial
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock Clock_2 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_3 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_6 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_7 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_8 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_5 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_9 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_10 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_11 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_12 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'mSec_clock_1'. Fanout=1, Signal=Net_3368
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \MILLIS_COUNTER:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \MILLIS_COUNTER:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \SEC_COUNTER:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \SEC_COUNTER:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \RTC_SEC_COUNTER:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: RTC_f32kHz:macrocell.q was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: RTC_f32kHz__SYNC:synccell.out
    UDB Clk/Enable \RTC_SEC_COUNTER:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: RTC_f32kHz:macrocell.q was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: RTC_f32kHz__SYNC_1:synccell.out
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \EdgeDetect_2:last\, Duplicate of \EdgeDetect_1:last\ 
    MacroCell: Name=\EdgeDetect_2:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              RTC_SQW_1Hz_SYNCOUT
        );
        Output = \EdgeDetect_2:last\ (fanout=1)

    Removing MILLIS_COUNTER_TC, Duplicate of \MILLIS_COUNTER:CounterUDB:underflow_reg_i\ 
    MacroCell: Name=MILLIS_COUNTER_TC, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MILLIS_COUNTER:CounterUDB:reload\
        );
        Output = MILLIS_COUNTER_TC (fanout=3)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = RTC(0)
        Attributes:
            Alias: f32kHz
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTC(0)__PA ,
            fb => Net_4909 ,
            pad => RTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTC(1)
        Attributes:
            Alias: RST
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RTC(1)__PA ,
            pad => RTC(1)_PAD );
        Properties:
        {
        }

    Pin : Name = RTC(2)
        Attributes:
            Alias: INT
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTC(2)__PA ,
            fb => RTC_SQW_1Hz ,
            pad => RTC(2)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = i2c_scl(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => i2c_scl(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            pin_input => \I2C:Net_643_0\ ,
            pad => i2c_scl(0)_PAD );
        Properties:
        {
        }

    Pin : Name = i2c_sda(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => i2c_sda(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            pin_input => \I2C:sda_x_wire\ ,
            pad => i2c_sda(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DebugLED(0)
        Attributes:
            Alias: Grn
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DebugLED(0)__PA ,
            pin_input => millis_ctr_debugout ,
            pad => DebugLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DebugLED(1)
        Attributes:
            Alias: Blu
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DebugLED(1)__PA ,
            pad => DebugLED(1)_PAD );
        Properties:
        {
        }

    Pin : Name = DebugLED(2)
        Attributes:
            Alias: Red
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DebugLED(2)__PA ,
            pin_input => Counters_EN ,
            pad => DebugLED(2)_PAD );
        Properties:
        {
        }

    Pin : Name = DebugPin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DebugPin_1(0)__PA ,
            pin_input => Net_5918 ,
            pad => DebugPin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button(0)
        Attributes:
            Alias: UP
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button(0)__PA ,
            pad => Button(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button(1)
        Attributes:
            Alias: DOWN
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button(1)__PA ,
            pad => Button(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Button(2)
        Attributes:
            Alias: BACK
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button(2)__PA ,
            pad => Button(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Button(3)
        Attributes:
            Alias: OK
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button(3)__PA ,
            fb => Net_6948 ,
            pad => Button(3)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\MILLIS_COUNTER:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MILLIS_COUNTER:CounterUDB:prevCapture\ * !Net_5904 * 
              RTC_SEC_CTR_TC
            + !\MILLIS_COUNTER:CounterUDB:prevCapture\ * Net_5904 * 
              !\EdgeDetect_1:last\ * RTC_SQW_1Hz_SYNCOUT
        );
        Output = \MILLIS_COUNTER:CounterUDB:hwCapture\ (fanout=4)

    MacroCell: Name=\MILLIS_COUNTER:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MILLIS_COUNTER:CounterUDB:cmp_out_i\ * 
              !\MILLIS_COUNTER:CounterUDB:prevCompare\
        );
        Output = \MILLIS_COUNTER:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\MILLIS_COUNTER:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MILLIS_COUNTER:CounterUDB:reload\ * 
              !\MILLIS_COUNTER:CounterUDB:underflow_reg_i\
        );
        Output = \MILLIS_COUNTER:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\MILLIS_COUNTER:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Counters_EN * \MILLIS_COUNTER:CounterUDB:control_7\ * 
              !\MILLIS_COUNTER:CounterUDB:count_stored_i\ * ms_clock_synced
        );
        Output = \MILLIS_COUNTER:CounterUDB:count_enable\ (fanout=3)

    MacroCell: Name=\SEC_COUNTER:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEC_COUNTER:CounterUDB:cmp_out_i\ * 
              !\SEC_COUNTER:CounterUDB:prevCompare\
        );
        Output = \SEC_COUNTER:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\SEC_COUNTER:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEC_COUNTER:CounterUDB:reload\ * 
              !\SEC_COUNTER:CounterUDB:overflow_reg_i\
        );
        Output = \SEC_COUNTER:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\SEC_COUNTER:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Counters_EN * \MILLIS_COUNTER:CounterUDB:underflow_reg_i\ * 
              \SEC_COUNTER:CounterUDB:control_7\ * 
              !\SEC_COUNTER:CounterUDB:count_stored_i\
        );
        Output = \SEC_COUNTER:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\RTC_SEC_COUNTER:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RTC_SEC_COUNTER:TimerUDB:run_mode\ * 
              \RTC_SEC_COUNTER:TimerUDB:per_zero\
        );
        Output = \RTC_SEC_COUNTER:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=RTC_f32kHz, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4909 * !\EdgeDetect_3:last\
        );
        Output = RTC_f32kHz (fanout=3)
        Properties               : 
        {
            clock_driver = "RTC_f32kHz"
        }

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\MILLIS_COUNTER:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_5904 * RTC_SEC_CTR_TC
            + Net_5904 * !\EdgeDetect_1:last\ * RTC_SQW_1Hz_SYNCOUT
        );
        Output = \MILLIS_COUNTER:CounterUDB:prevCapture\ (fanout=1)

    MacroCell: Name=\MILLIS_COUNTER:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MILLIS_COUNTER:CounterUDB:reload\
        );
        Output = \MILLIS_COUNTER:CounterUDB:underflow_reg_i\ (fanout=4)

    MacroCell: Name=\MILLIS_COUNTER:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MILLIS_COUNTER:CounterUDB:cmp_out_i\
        );
        Output = \MILLIS_COUNTER:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\MILLIS_COUNTER:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              ms_clock_synced
        );
        Output = \MILLIS_COUNTER:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Counters_EN, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Counters_EN * Net_4112
            + Net_4112 * !\EdgeDetect_1:last\ * RTC_SQW_1Hz_SYNCOUT
        );
        Output = Counters_EN (fanout=4)

    MacroCell: Name=millis_ctr_debugout, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MILLIS_COUNTER:CounterUDB:underflow_reg_i\
        );
        Output = millis_ctr_debugout (fanout=6)

    MacroCell: Name=\SEC_COUNTER:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEC_COUNTER:CounterUDB:reload\
        );
        Output = \SEC_COUNTER:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\SEC_COUNTER:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEC_COUNTER:CounterUDB:cmp_out_i\
        );
        Output = \SEC_COUNTER:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\SEC_COUNTER:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MILLIS_COUNTER:CounterUDB:underflow_reg_i\
        );
        Output = \SEC_COUNTER:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_5918, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_5904 * RTC_SEC_CTR_TC
            + Net_5904 * !\EdgeDetect_1:last\ * RTC_SQW_1Hz_SYNCOUT
        );
        Output = Net_5918 (fanout=1)

    MacroCell: Name=\EdgeDetect_1:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              RTC_SQW_1Hz_SYNCOUT
        );
        Output = \EdgeDetect_1:last\ (fanout=4)

    MacroCell: Name=\RTC_SEC_COUNTER:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(RTC_f32kHz__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \RTC_SEC_COUNTER:TimerUDB:control_7\
        );
        Output = \RTC_SEC_COUNTER:TimerUDB:run_mode\ (fanout=4)

    MacroCell: Name=RTC_SEC_CTR_TC, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(RTC_f32kHz__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \RTC_SEC_COUNTER:TimerUDB:run_mode\ * 
              \RTC_SEC_COUNTER:TimerUDB:per_zero\
        );
        Output = RTC_SEC_CTR_TC (fanout=3)

    MacroCell: Name=\RTC_SEC_COUNTER:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(RTC_f32kHz__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              !millis_ctr_debugout * \RTC_SEC_COUNTER:TimerUDB:control_7\ * 
              !\RTC_SEC_COUNTER:TimerUDB:timer_enable\ * 
              !\RTC_SEC_COUNTER:TimerUDB:trig_disable\
            + !millis_ctr_debugout * \RTC_SEC_COUNTER:TimerUDB:control_7\ * 
              !\RTC_SEC_COUNTER:TimerUDB:run_mode\ * 
              !\RTC_SEC_COUNTER:TimerUDB:trig_disable\
            + !millis_ctr_debugout * \RTC_SEC_COUNTER:TimerUDB:control_7\ * 
              !\RTC_SEC_COUNTER:TimerUDB:per_zero\ * 
              !\RTC_SEC_COUNTER:TimerUDB:trig_disable\
        );
        Output = \RTC_SEC_COUNTER:TimerUDB:timer_enable\ (fanout=4)

    MacroCell: Name=\RTC_SEC_COUNTER:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(RTC_f32kHz__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !millis_ctr_debugout * \RTC_SEC_COUNTER:TimerUDB:timer_enable\ * 
              \RTC_SEC_COUNTER:TimerUDB:run_mode\ * 
              \RTC_SEC_COUNTER:TimerUDB:per_zero\
            + !millis_ctr_debugout * \RTC_SEC_COUNTER:TimerUDB:trig_disable\
        );
        Output = \RTC_SEC_COUNTER:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6948
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_6297, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\ * 
              !\Debouncer_1:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_6297 (fanout=1)

    MacroCell: Name=\EdgeDetect_3:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4909
        );
        Output = \EdgeDetect_3:last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \MILLIS_COUNTER:CounterUDB:count_enable\ ,
            cs_addr_0 => \MILLIS_COUNTER:CounterUDB:reload\ ,
            f0_load => \MILLIS_COUNTER:CounterUDB:hwCapture\ ,
            chain_out => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \MILLIS_COUNTER:CounterUDB:count_enable\ ,
            cs_addr_0 => \MILLIS_COUNTER:CounterUDB:reload\ ,
            f0_load => \MILLIS_COUNTER:CounterUDB:hwCapture\ ,
            chain_in => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:carry0\ ,
            chain_out => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\
        Next in chain : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\

    datapathcell: Name =\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \MILLIS_COUNTER:CounterUDB:count_enable\ ,
            cs_addr_0 => \MILLIS_COUNTER:CounterUDB:reload\ ,
            f0_load => \MILLIS_COUNTER:CounterUDB:hwCapture\ ,
            z0_comb => \MILLIS_COUNTER:CounterUDB:reload\ ,
            ce1_comb => \MILLIS_COUNTER:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \MILLIS_COUNTER:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \MILLIS_COUNTER:CounterUDB:status_5\ ,
            chain_in => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\SEC_COUNTER:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \SEC_COUNTER:CounterUDB:count_enable\ ,
            cs_addr_0 => \SEC_COUNTER:CounterUDB:reload\ ,
            ce0_comb => \SEC_COUNTER:CounterUDB:reload\ ,
            z0_comb => \SEC_COUNTER:CounterUDB:status_1\ ,
            ce1_comb => \SEC_COUNTER:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \SEC_COUNTER:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \SEC_COUNTER:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => millis_ctr_debugout ,
            cs_addr_1 => \RTC_SEC_COUNTER:TimerUDB:timer_enable\ ,
            cs_addr_0 => \RTC_SEC_COUNTER:TimerUDB:per_zero\ ,
            chain_out => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:carry\ ,
            clk_en => RTC_f32kHz__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(RTC_f32kHz__SYNC_OUT)
        Next in chain : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => millis_ctr_debugout ,
            cs_addr_1 => \RTC_SEC_COUNTER:TimerUDB:timer_enable\ ,
            cs_addr_0 => \RTC_SEC_COUNTER:TimerUDB:per_zero\ ,
            z0_comb => \RTC_SEC_COUNTER:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \RTC_SEC_COUNTER:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \RTC_SEC_COUNTER:TimerUDB:status_2\ ,
            chain_in => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:carry\ ,
            clk_en => RTC_f32kHz__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(RTC_f32kHz__SYNC_OUT)
        Previous in chain : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\BUTTONPRESS_REG:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_0 => Net_6297 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\MILLIS_COUNTER:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \MILLIS_COUNTER:CounterUDB:status_6\ ,
            status_5 => \MILLIS_COUNTER:CounterUDB:status_5\ ,
            status_4 => \MILLIS_COUNTER:CounterUDB:hwCapture\ ,
            status_3 => \MILLIS_COUNTER:CounterUDB:status_3\ ,
            status_1 => \MILLIS_COUNTER:CounterUDB:reload\ ,
            status_0 => \MILLIS_COUNTER:CounterUDB:status_0\ ,
            interrupt => Net_4352 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SEC_COUNTER:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \SEC_COUNTER:CounterUDB:status_6\ ,
            status_5 => \SEC_COUNTER:CounterUDB:status_5\ ,
            status_2 => \SEC_COUNTER:CounterUDB:status_2\ ,
            status_1 => \SEC_COUNTER:CounterUDB:status_1\ ,
            status_0 => \SEC_COUNTER:CounterUDB:status_0\ ,
            interrupt => Net_6922 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RTC_SEC_COUNTER:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => millis_ctr_debugout ,
            clock => ClockBlock_BUS_CLK ,
            status_3 => \RTC_SEC_COUNTER:TimerUDB:status_3\ ,
            status_2 => \RTC_SEC_COUNTER:TimerUDB:status_2\ ,
            status_0 => \RTC_SEC_COUNTER:TimerUDB:status_tc\ ,
            clk_en => RTC_f32kHz__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(RTC_f32kHz__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\Sync_2:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_3368_local ,
            out => ms_clock_synced );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =RTC_f32kHz__SYNC_1
        PORT MAP (
            in => RTC_f32kHz ,
            out => RTC_f32kHz__SYNC_OUT_1 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =RTC_f32kHz__SYNC
        PORT MAP (
            in => RTC_f32kHz ,
            out => RTC_f32kHz__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =RTC(2)_SYNC
        PORT MAP (
            in => RTC_SQW_1Hz ,
            out => RTC_SQW_1Hz_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\MILLIS_COUNTER:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \MILLIS_COUNTER:CounterUDB:control_7\ ,
            control_6 => \MILLIS_COUNTER:CounterUDB:control_6\ ,
            control_5 => \MILLIS_COUNTER:CounterUDB:control_5\ ,
            control_4 => \MILLIS_COUNTER:CounterUDB:control_4\ ,
            control_3 => \MILLIS_COUNTER:CounterUDB:control_3\ ,
            control_2 => \MILLIS_COUNTER:CounterUDB:control_2\ ,
            control_1 => \MILLIS_COUNTER:CounterUDB:control_1\ ,
            control_0 => \MILLIS_COUNTER:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\CTR_SYNC_EN:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \CTR_SYNC_EN:control_7\ ,
            control_6 => \CTR_SYNC_EN:control_6\ ,
            control_5 => \CTR_SYNC_EN:control_5\ ,
            control_4 => \CTR_SYNC_EN:control_4\ ,
            control_3 => \CTR_SYNC_EN:control_3\ ,
            control_2 => \CTR_SYNC_EN:control_2\ ,
            control_1 => \CTR_SYNC_EN:control_1\ ,
            control_0 => Net_4112 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SEC_COUNTER:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \SEC_COUNTER:CounterUDB:control_7\ ,
            control_6 => \SEC_COUNTER:CounterUDB:control_6\ ,
            control_5 => \SEC_COUNTER:CounterUDB:control_5\ ,
            control_4 => \SEC_COUNTER:CounterUDB:control_4\ ,
            control_3 => \SEC_COUNTER:CounterUDB:control_3\ ,
            control_2 => \SEC_COUNTER:CounterUDB:control_2\ ,
            control_1 => \SEC_COUNTER:CounterUDB:control_1\ ,
            control_0 => \SEC_COUNTER:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RTC_SEC_COUNTER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \RTC_SEC_COUNTER:TimerUDB:control_7\ ,
            control_6 => \RTC_SEC_COUNTER:TimerUDB:control_6\ ,
            control_5 => \RTC_SEC_COUNTER:TimerUDB:control_5\ ,
            control_4 => \RTC_SEC_COUNTER:TimerUDB:control_4\ ,
            control_3 => \RTC_SEC_COUNTER:TimerUDB:control_3\ ,
            control_2 => \RTC_SEC_COUNTER:TimerUDB:control_2\ ,
            control_1 => \RTC_SEC_COUNTER:TimerUDB:control_1\ ,
            control_0 => \RTC_SEC_COUNTER:TimerUDB:control_0\ ,
            clk_en => RTC_f32kHz__SYNC_OUT_1 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(RTC_f32kHz__SYNC_OUT_1)

    controlcell: Name =\MILLIS_CTR_CAPTSEL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MILLIS_CTR_CAPTSEL:control_7\ ,
            control_6 => \MILLIS_CTR_CAPTSEL:control_6\ ,
            control_5 => \MILLIS_CTR_CAPTSEL:control_5\ ,
            control_4 => \MILLIS_CTR_CAPTSEL:control_4\ ,
            control_3 => \MILLIS_CTR_CAPTSEL:control_3\ ,
            control_2 => \MILLIS_CTR_CAPTSEL:control_2\ ,
            control_1 => \MILLIS_CTR_CAPTSEL:control_1\ ,
            control_0 => Net_5904 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =MILLIS_COUNTER_CAPT_INT
        PORT MAP (
            interrupt => Net_4352 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_129 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =SEC_CTR_TC_INT
        PORT MAP (
            interrupt => Net_6922 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   11 :   21 :   32 : 34.38 %
IO                            :   20 :   28 :   48 : 41.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   29 :  163 :  192 : 15.10 %
  Unique P-terms              :   31 :  353 :  384 :  8.07 %
  Total P-terms               :   35 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    3 :      :      :        
    Sync Cells (x4)           :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    5 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.412ms
Tech Mapping phase: Elapsed time ==> 0s.607ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(0)][IoId=(4)] : Button(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Button(1) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Button(2) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Button(3) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : DebugLED(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : DebugLED(1) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : DebugLED(2) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : DebugPin_1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : RTC(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : RTC(1) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : RTC(2) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
IO_7@[IOP=(3)][IoId=(7)] : i2c_scl(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : i2c_sda(0) (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.193ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.428ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   13 :   35 :   48 :  27.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.77
                   Pterms :            2.46
               Macrocells :            2.23
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.208ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       4.75 :       3.63
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=RTC_f32kHz, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4909 * !\EdgeDetect_3:last\
        );
        Output = RTC_f32kHz (fanout=3)
        Properties               : 
        {
            clock_driver = "RTC_f32kHz"
        }

    [McSlotId=3]:     MacroCell: Name=\SEC_COUNTER:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEC_COUNTER:CounterUDB:reload\
        );
        Output = \SEC_COUNTER:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\EdgeDetect_3:last\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4909
        );
        Output = \EdgeDetect_3:last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SEC_COUNTER:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEC_COUNTER:CounterUDB:reload\ * 
              !\SEC_COUNTER:CounterUDB:overflow_reg_i\
        );
        Output = \SEC_COUNTER:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\SEC_COUNTER:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEC_COUNTER:CounterUDB:cmp_out_i\
        );
        Output = \SEC_COUNTER:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SEC_COUNTER:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEC_COUNTER:CounterUDB:cmp_out_i\ * 
              !\SEC_COUNTER:CounterUDB:prevCompare\
        );
        Output = \SEC_COUNTER:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SEC_COUNTER:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \SEC_COUNTER:CounterUDB:count_enable\ ,
        cs_addr_0 => \SEC_COUNTER:CounterUDB:reload\ ,
        ce0_comb => \SEC_COUNTER:CounterUDB:reload\ ,
        z0_comb => \SEC_COUNTER:CounterUDB:status_1\ ,
        ce1_comb => \SEC_COUNTER:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \SEC_COUNTER:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \SEC_COUNTER:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SEC_COUNTER:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \SEC_COUNTER:CounterUDB:status_6\ ,
        status_5 => \SEC_COUNTER:CounterUDB:status_5\ ,
        status_2 => \SEC_COUNTER:CounterUDB:status_2\ ,
        status_1 => \SEC_COUNTER:CounterUDB:status_1\ ,
        status_0 => \SEC_COUNTER:CounterUDB:status_0\ ,
        interrupt => Net_6922 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SEC_COUNTER:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \SEC_COUNTER:CounterUDB:control_7\ ,
        control_6 => \SEC_COUNTER:CounterUDB:control_6\ ,
        control_5 => \SEC_COUNTER:CounterUDB:control_5\ ,
        control_4 => \SEC_COUNTER:CounterUDB:control_4\ ,
        control_3 => \SEC_COUNTER:CounterUDB:control_3\ ,
        control_2 => \SEC_COUNTER:CounterUDB:control_2\ ,
        control_1 => \SEC_COUNTER:CounterUDB:control_1\ ,
        control_0 => \SEC_COUNTER:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\MILLIS_COUNTER:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MILLIS_COUNTER:CounterUDB:reload\
        );
        Output = \MILLIS_COUNTER:CounterUDB:underflow_reg_i\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MILLIS_COUNTER:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MILLIS_COUNTER:CounterUDB:reload\ * 
              !\MILLIS_COUNTER:CounterUDB:underflow_reg_i\
        );
        Output = \MILLIS_COUNTER:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_5918, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_5904 * RTC_SEC_CTR_TC
            + Net_5904 * !\EdgeDetect_1:last\ * RTC_SQW_1Hz_SYNCOUT
        );
        Output = Net_5918 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MILLIS_COUNTER:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_5904 * RTC_SEC_CTR_TC
            + Net_5904 * !\EdgeDetect_1:last\ * RTC_SQW_1Hz_SYNCOUT
        );
        Output = \MILLIS_COUNTER:CounterUDB:prevCapture\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MILLIS_COUNTER:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MILLIS_COUNTER:CounterUDB:prevCapture\ * !Net_5904 * 
              RTC_SEC_CTR_TC
            + !\MILLIS_COUNTER:CounterUDB:prevCapture\ * Net_5904 * 
              !\EdgeDetect_1:last\ * RTC_SQW_1Hz_SYNCOUT
        );
        Output = \MILLIS_COUNTER:CounterUDB:hwCapture\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SEC_COUNTER:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Counters_EN * \MILLIS_COUNTER:CounterUDB:underflow_reg_i\ * 
              \SEC_COUNTER:CounterUDB:control_7\ * 
              !\SEC_COUNTER:CounterUDB:count_stored_i\
        );
        Output = \SEC_COUNTER:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\MILLIS_CTR_CAPTSEL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MILLIS_CTR_CAPTSEL:control_7\ ,
        control_6 => \MILLIS_CTR_CAPTSEL:control_6\ ,
        control_5 => \MILLIS_CTR_CAPTSEL:control_5\ ,
        control_4 => \MILLIS_CTR_CAPTSEL:control_4\ ,
        control_3 => \MILLIS_CTR_CAPTSEL:control_3\ ,
        control_2 => \MILLIS_CTR_CAPTSEL:control_2\ ,
        control_1 => \MILLIS_CTR_CAPTSEL:control_1\ ,
        control_0 => Net_5904 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =RTC_f32kHz__SYNC
    PORT MAP (
        in => RTC_f32kHz ,
        out => RTC_f32kHz__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =RTC_f32kHz__SYNC_1
    PORT MAP (
        in => RTC_f32kHz ,
        out => RTC_f32kHz__SYNC_OUT_1 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =RTC(2)_SYNC
    PORT MAP (
        in => RTC_SQW_1Hz ,
        out => RTC_SQW_1Hz_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\MILLIS_COUNTER:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Counters_EN * \MILLIS_COUNTER:CounterUDB:control_7\ * 
              !\MILLIS_COUNTER:CounterUDB:count_stored_i\ * ms_clock_synced
        );
        Output = \MILLIS_COUNTER:CounterUDB:count_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Counters_EN, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Counters_EN * Net_4112
            + Net_4112 * !\EdgeDetect_1:last\ * RTC_SQW_1Hz_SYNCOUT
        );
        Output = Counters_EN (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\EdgeDetect_1:last\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              RTC_SQW_1Hz_SYNCOUT
        );
        Output = \EdgeDetect_1:last\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\MILLIS_COUNTER:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              ms_clock_synced
        );
        Output = \MILLIS_COUNTER:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \MILLIS_COUNTER:CounterUDB:count_enable\ ,
        cs_addr_0 => \MILLIS_COUNTER:CounterUDB:reload\ ,
        f0_load => \MILLIS_COUNTER:CounterUDB:hwCapture\ ,
        chain_out => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\

controlcell: Name =\MILLIS_COUNTER:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \MILLIS_COUNTER:CounterUDB:control_7\ ,
        control_6 => \MILLIS_COUNTER:CounterUDB:control_6\ ,
        control_5 => \MILLIS_COUNTER:CounterUDB:control_5\ ,
        control_4 => \MILLIS_COUNTER:CounterUDB:control_4\ ,
        control_3 => \MILLIS_COUNTER:CounterUDB:control_3\ ,
        control_2 => \MILLIS_COUNTER:CounterUDB:control_2\ ,
        control_1 => \MILLIS_COUNTER:CounterUDB:control_1\ ,
        control_0 => \MILLIS_COUNTER:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_2:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_3368_local ,
        out => ms_clock_synced );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\RTC_SEC_COUNTER:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(RTC_f32kHz__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !millis_ctr_debugout * \RTC_SEC_COUNTER:TimerUDB:timer_enable\ * 
              \RTC_SEC_COUNTER:TimerUDB:run_mode\ * 
              \RTC_SEC_COUNTER:TimerUDB:per_zero\
            + !millis_ctr_debugout * \RTC_SEC_COUNTER:TimerUDB:trig_disable\
        );
        Output = \RTC_SEC_COUNTER:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\RTC_SEC_COUNTER:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(RTC_f32kHz__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              !millis_ctr_debugout * \RTC_SEC_COUNTER:TimerUDB:control_7\ * 
              !\RTC_SEC_COUNTER:TimerUDB:timer_enable\ * 
              !\RTC_SEC_COUNTER:TimerUDB:trig_disable\
            + !millis_ctr_debugout * \RTC_SEC_COUNTER:TimerUDB:control_7\ * 
              !\RTC_SEC_COUNTER:TimerUDB:run_mode\ * 
              !\RTC_SEC_COUNTER:TimerUDB:trig_disable\
            + !millis_ctr_debugout * \RTC_SEC_COUNTER:TimerUDB:control_7\ * 
              !\RTC_SEC_COUNTER:TimerUDB:per_zero\ * 
              !\RTC_SEC_COUNTER:TimerUDB:trig_disable\
        );
        Output = \RTC_SEC_COUNTER:TimerUDB:timer_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => millis_ctr_debugout ,
        cs_addr_1 => \RTC_SEC_COUNTER:TimerUDB:timer_enable\ ,
        cs_addr_0 => \RTC_SEC_COUNTER:TimerUDB:per_zero\ ,
        chain_out => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:carry\ ,
        clk_en => RTC_f32kHz__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(RTC_f32kHz__SYNC_OUT)
    Next in chain : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\

statuscell: Name =\BUTTONPRESS_REG:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_0 => Net_6297 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RTC_SEC_COUNTER:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RTC_SEC_COUNTER:TimerUDB:run_mode\ * 
              \RTC_SEC_COUNTER:TimerUDB:per_zero\
        );
        Output = \RTC_SEC_COUNTER:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\RTC_SEC_COUNTER:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(RTC_f32kHz__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \RTC_SEC_COUNTER:TimerUDB:control_7\
        );
        Output = \RTC_SEC_COUNTER:TimerUDB:run_mode\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=RTC_SEC_CTR_TC, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(RTC_f32kHz__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \RTC_SEC_COUNTER:TimerUDB:run_mode\ * 
              \RTC_SEC_COUNTER:TimerUDB:per_zero\
        );
        Output = RTC_SEC_CTR_TC (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => millis_ctr_debugout ,
        cs_addr_1 => \RTC_SEC_COUNTER:TimerUDB:timer_enable\ ,
        cs_addr_0 => \RTC_SEC_COUNTER:TimerUDB:per_zero\ ,
        z0_comb => \RTC_SEC_COUNTER:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \RTC_SEC_COUNTER:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \RTC_SEC_COUNTER:TimerUDB:status_2\ ,
        chain_in => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:carry\ ,
        clk_en => RTC_f32kHz__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(RTC_f32kHz__SYNC_OUT)
    Previous in chain : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\RTC_SEC_COUNTER:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => millis_ctr_debugout ,
        clock => ClockBlock_BUS_CLK ,
        status_3 => \RTC_SEC_COUNTER:TimerUDB:status_3\ ,
        status_2 => \RTC_SEC_COUNTER:TimerUDB:status_2\ ,
        status_0 => \RTC_SEC_COUNTER:TimerUDB:status_tc\ ,
        clk_en => RTC_f32kHz__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(RTC_f32kHz__SYNC_OUT)

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6948
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SEC_COUNTER:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MILLIS_COUNTER:CounterUDB:underflow_reg_i\
        );
        Output = \SEC_COUNTER:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_6297, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\ * 
              !\Debouncer_1:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_6297 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=millis_ctr_debugout, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MILLIS_COUNTER:CounterUDB:underflow_reg_i\
        );
        Output = millis_ctr_debugout (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \MILLIS_COUNTER:CounterUDB:count_enable\ ,
        cs_addr_0 => \MILLIS_COUNTER:CounterUDB:reload\ ,
        f0_load => \MILLIS_COUNTER:CounterUDB:hwCapture\ ,
        z0_comb => \MILLIS_COUNTER:CounterUDB:reload\ ,
        ce1_comb => \MILLIS_COUNTER:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \MILLIS_COUNTER:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \MILLIS_COUNTER:CounterUDB:status_5\ ,
        chain_in => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\

controlcell: Name =\RTC_SEC_COUNTER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \RTC_SEC_COUNTER:TimerUDB:control_7\ ,
        control_6 => \RTC_SEC_COUNTER:TimerUDB:control_6\ ,
        control_5 => \RTC_SEC_COUNTER:TimerUDB:control_5\ ,
        control_4 => \RTC_SEC_COUNTER:TimerUDB:control_4\ ,
        control_3 => \RTC_SEC_COUNTER:TimerUDB:control_3\ ,
        control_2 => \RTC_SEC_COUNTER:TimerUDB:control_2\ ,
        control_1 => \RTC_SEC_COUNTER:TimerUDB:control_1\ ,
        control_0 => \RTC_SEC_COUNTER:TimerUDB:control_0\ ,
        clk_en => RTC_f32kHz__SYNC_OUT_1 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(RTC_f32kHz__SYNC_OUT_1)

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\MILLIS_COUNTER:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MILLIS_COUNTER:CounterUDB:cmp_out_i\ * 
              !\MILLIS_COUNTER:CounterUDB:prevCompare\
        );
        Output = \MILLIS_COUNTER:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\MILLIS_COUNTER:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MILLIS_COUNTER:CounterUDB:cmp_out_i\
        );
        Output = \MILLIS_COUNTER:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \MILLIS_COUNTER:CounterUDB:count_enable\ ,
        cs_addr_0 => \MILLIS_COUNTER:CounterUDB:reload\ ,
        f0_load => \MILLIS_COUNTER:CounterUDB:hwCapture\ ,
        chain_in => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:carry0\ ,
        chain_out => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\
    Next in chain : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\

statusicell: Name =\MILLIS_COUNTER:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \MILLIS_COUNTER:CounterUDB:status_6\ ,
        status_5 => \MILLIS_COUNTER:CounterUDB:status_5\ ,
        status_4 => \MILLIS_COUNTER:CounterUDB:hwCapture\ ,
        status_3 => \MILLIS_COUNTER:CounterUDB:status_3\ ,
        status_1 => \MILLIS_COUNTER:CounterUDB:reload\ ,
        status_0 => \MILLIS_COUNTER:CounterUDB:status_0\ ,
        interrupt => Net_4352 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\CTR_SYNC_EN:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \CTR_SYNC_EN:control_7\ ,
        control_6 => \CTR_SYNC_EN:control_6\ ,
        control_5 => \CTR_SYNC_EN:control_5\ ,
        control_4 => \CTR_SYNC_EN:control_4\ ,
        control_3 => \CTR_SYNC_EN:control_3\ ,
        control_2 => \CTR_SYNC_EN:control_2\ ,
        control_1 => \CTR_SYNC_EN:control_1\ ,
        control_0 => Net_4112 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =MILLIS_COUNTER_CAPT_INT
        PORT MAP (
            interrupt => Net_4352 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =SEC_CTR_TC_INT
        PORT MAP (
            interrupt => Net_6922 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_129 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = DebugLED(0)
    Attributes:
        Alias: Grn
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DebugLED(0)__PA ,
        pin_input => millis_ctr_debugout ,
        pad => DebugLED(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = DebugLED(1)
    Attributes:
        Alias: Blu
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DebugLED(1)__PA ,
        pad => DebugLED(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DebugLED(2)
    Attributes:
        Alias: Red
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DebugLED(2)__PA ,
        pin_input => Counters_EN ,
        pad => DebugLED(2)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Button(0)
    Attributes:
        Alias: UP
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button(0)__PA ,
        pad => Button(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Button(1)
    Attributes:
        Alias: DOWN
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button(1)__PA ,
        pad => Button(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Button(2)
    Attributes:
        Alias: BACK
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button(2)__PA ,
        pad => Button(2)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Button(3)
    Attributes:
        Alias: OK
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button(3)__PA ,
        fb => Net_6948 ,
        pad => Button(3)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=5]: 
Pin : Name = DebugPin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DebugPin_1(0)__PA ,
        pin_input => Net_5918 ,
        pad => DebugPin_1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=3]: 
Pin : Name = RTC(0)
    Attributes:
        Alias: f32kHz
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTC(0)__PA ,
        fb => Net_4909 ,
        pad => RTC(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RTC(1)
    Attributes:
        Alias: RST
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RTC(1)__PA ,
        pad => RTC(1)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RTC(2)
    Attributes:
        Alias: INT
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTC(2)__PA ,
        fb => RTC_SQW_1Hz ,
        pad => RTC(2)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = i2c_sda(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => i2c_sda(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        pin_input => \I2C:sda_x_wire\ ,
        pad => i2c_sda(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = i2c_scl(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => i2c_scl(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        pin_input => \I2C:Net_643_0\ ,
        pad => i2c_scl(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__RTC_net_2 ,
            in_reset => zero ,
            out_clock_en => tmpOE__RTC_net_2 ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dsi_clkin_div => RTC_f32kHz ,
            dclk_glb_0 => Net_3368 ,
            dclk_0 => Net_3368_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:sda_x_wire\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_129 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------------
   0 |   0 |     * |      NONE |      RES_PULL_UP |     DebugLED(0) | In(millis_ctr_debugout)
     |   1 |     * |      NONE |      RES_PULL_UP |     DebugLED(1) | 
     |   2 |     * |      NONE |      RES_PULL_UP |     DebugLED(2) | In(Counters_EN)
     |   4 |     * |      NONE |    RES_PULL_DOWN |       Button(0) | 
     |   5 |     * |      NONE |    RES_PULL_DOWN |       Button(1) | 
     |   6 |     * |      NONE |    RES_PULL_DOWN |       Button(2) | 
     |   7 |     * |      NONE |    RES_PULL_DOWN |       Button(3) | FB(Net_6948)
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------------
   2 |   5 |     * |      NONE |         CMOS_OUT |   DebugPin_1(0) | In(Net_5918)
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------------
   3 |   3 |     * |      NONE |     HI_Z_DIGITAL |          RTC(0) | FB(Net_4909)
     |   4 |     * |      NONE |      RES_PULL_UP |          RTC(1) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |          RTC(2) | FB(RTC_SQW_1Hz)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |      i2c_sda(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |      i2c_scl(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.089ms
Digital Placement phase: Elapsed time ==> 1s.932ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "D:\Applications\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Schak_RTC_Test_r.vh2" --pcf-path "Schak_RTC_Test.pco" --des-name "Schak_RTC_Test" --dsf-path "Schak_RTC_Test.dsf" --sdc-path "Schak_RTC_Test.sdc" --lib-path "Schak_RTC_Test_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.794ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.405ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.092ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: Schak_RTC_Test_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=D:\Files\Uni\Embedded_4\Emb4\Schak_RTC_Test.cydsn\Schak_RTC_Test_timing.html)
Timing report is in Schak_RTC_Test_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.498ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.229ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.383ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.393ms
API generation phase: Elapsed time ==> 2s.430ms
Dependency generation phase: Elapsed time ==> 0s.020ms
Cleanup phase: Elapsed time ==> 0s.000ms
