// Seed: 488533459
macromodule module_0 (
    input  tri0 id_0,
    output tri1 id_1
);
  wor  id_3 = 1 ^ 1;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    output supply1 id_2,
    output tri id_3,
    input supply0 id_4,
    input uwire id_5,
    input supply0 id_6,
    output wor id_7,
    input uwire id_8,
    input wand id_9,
    input tri0 id_10,
    output tri0 id_11,
    input supply0 id_12,
    output wor id_13,
    input tri0 id_14,
    input tri id_15,
    input supply1 id_16
);
  assign id_2 = 1;
  assign id_2 = 1;
  module_0(
      id_6, id_11
  );
endmodule
