\doxysection{Design Unit List}
Here is a list of all design unit members with links to the Entities they belong to\+:\begin{DoxyCompactList}
\item\contentsline{section}{architecture \mbox{\hyperlink{class_memory_manager_1_1_behavioral}{Behavioral}} }{\pageref{class_memory_manager_1_1_behavioral}}{}
\item\contentsline{section}{architecture \mbox{\hyperlink{class_p_i_o__7_s_e_g___x__4_1_1_behavioral}{Behavioral}} }{\pageref{class_p_i_o__7_s_e_g___x__4_1_1_behavioral}}{}
\item\contentsline{section}{architecture \mbox{\hyperlink{class_p_i_o___l_e_d_1_1_behavioral}{Behavioral}} }{\pageref{class_p_i_o___l_e_d_1_1_behavioral}}{}
\item\contentsline{section}{architecture \mbox{\hyperlink{class_t___m_e_m_o_r_y___m_a_n_a_g_e_r_1_1_behavioral}{Behavioral}} }{\pageref{class_t___m_e_m_o_r_y___m_a_n_a_g_e_r_1_1_behavioral}}{}
\item\contentsline{section}{architecture \mbox{\hyperlink{class_t___p_e_r_i_p_h_e_r_a_l___i_o_1_1_behavioral}{Behavioral}} }{\pageref{class_t___p_e_r_i_p_h_e_r_a_l___i_o_1_1_behavioral}}{}
\item\contentsline{section}{architecture \mbox{\hyperlink{class_t___r_a_m_1_1_behavioral}{Behavioral}} }{\pageref{class_t___r_a_m_1_1_behavioral}}{}
\item\contentsline{section}{architecture \mbox{\hyperlink{class_t___r_o_m_1_1_behavioral}{Behavioral}} }{\pageref{class_t___r_o_m_1_1_behavioral}}{}
\item\contentsline{section}{architecture \mbox{\hyperlink{class_t___s_e_v_e_n___s_e_g_m_e_n_t_1_1_behavioral}{Behavioral}} }{\pageref{class_t___s_e_v_e_n___s_e_g_m_e_n_t_1_1_behavioral}}{}
\item\contentsline{section}{architecture \mbox{\hyperlink{class_t___w_d65_c02___i_n_t_e_g_r_a_t_i_o_n_1_1_behavioral}{Behavioral}} }{\pageref{class_t___w_d65_c02___i_n_t_e_g_r_a_t_i_o_n_1_1_behavioral}}{}
\item\contentsline{section}{architecture \mbox{\hyperlink{class_w_d6502___interface_1_1_behavioral}{Behavioral}} }{\pageref{class_w_d6502___interface_1_1_behavioral}}{}
\item\contentsline{section}{architecture \mbox{\hyperlink{class_w_d65_c02___model_1_1_behavioral}{Behavioral}} }{\pageref{class_w_d65_c02___model_1_1_behavioral}}{}
\item\contentsline{section}{entity \mbox{\hyperlink{classdesign__with__logic__probe}{design\+\_\+with\+\_\+logic\+\_\+probe}} }{\pageref{classdesign__with__logic__probe}}{}
\item\contentsline{section}{entity \mbox{\hyperlink{classdesign__with__logic__probe__ila__0__0}{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+ila\+\_\+0\+\_\+0}} }{\pageref{classdesign__with__logic__probe__ila__0__0}}{}
\item\contentsline{section}{architecture \mbox{\hyperlink{classdesign__with__logic__probe__ila__0__0_1_1design__with__logic__probe__ila__0__0__arch}{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+ila\+\_\+0\+\_\+0\+\_\+arch}} }{\pageref{classdesign__with__logic__probe__ila__0__0_1_1design__with__logic__probe__ila__0__0__arch}}{}
\item\contentsline{section}{entity \mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1}{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WD6502\+\_\+\+Interface\+\_\+0\+\_\+1}} }{\pageref{classdesign__with__logic__probe___w_d6502___interface__0__1}}{}
\item\contentsline{section}{architecture \mbox{\hyperlink{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch}{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WD6502\+\_\+\+Interface\+\_\+0\+\_\+1\+\_\+arch}} }{\pageref{classdesign__with__logic__probe___w_d6502___interface__0__1_1_1design__with__logic__probe___w_d6502___interface__0__1__arch}}{}
\item\contentsline{section}{entity \mbox{\hyperlink{classdesign__with__logic__probe__wrapper}{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+wrapper}} }{\pageref{classdesign__with__logic__probe__wrapper}}{}
\item\contentsline{section}{architecture \mbox{\hyperlink{class_r_a_m_1_1inferred__ram__arch}{inferred\+\_\+ram\+\_\+arch}} }{\pageref{class_r_a_m_1_1inferred__ram__arch}}{}
\item\contentsline{section}{architecture \mbox{\hyperlink{class_r_o_m_1_1inferred__rom__arch}{inferred\+\_\+rom\+\_\+arch}} }{\pageref{class_r_o_m_1_1inferred__rom__arch}}{}
\item\contentsline{section}{entity \mbox{\hyperlink{class_memory_manager}{Memory\+Manager}} }{\pageref{class_memory_manager}}{}
\item\contentsline{section}{entity \mbox{\hyperlink{class_p_i_o__7_s_e_g___x__4}{PIO\+\_\+7\+SEG\+\_\+\+X\+\_\+4}} \\*Seven segment x 4 LED display driver }{\pageref{class_p_i_o__7_s_e_g___x__4}}{}
\item\contentsline{section}{entity \mbox{\hyperlink{class_p_i_o___l_e_d}{PIO\+\_\+\+LED}} }{\pageref{class_p_i_o___l_e_d}}{}
\item\contentsline{section}{entity \mbox{\hyperlink{class_r_a_m}{RAM}} }{\pageref{class_r_a_m}}{}
\item\contentsline{section}{entity \mbox{\hyperlink{class_r_o_m}{ROM}} }{\pageref{class_r_o_m}}{}
\item\contentsline{section}{architecture \mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e}{STRUCTURE}} }{\pageref{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e}}{}
\item\contentsline{section}{architecture \mbox{\hyperlink{classdesign__with__logic__probe__wrapper_1_1_s_t_r_u_c_t_u_r_e}{STRUCTURE}} }{\pageref{classdesign__with__logic__probe__wrapper_1_1_s_t_r_u_c_t_u_r_e}}{}
\item\contentsline{section}{entity \mbox{\hyperlink{class_t___m_e_m_o_r_y___m_a_n_a_g_e_r}{T\+\_\+\+MEMORY\+\_\+\+MANAGER}} }{\pageref{class_t___m_e_m_o_r_y___m_a_n_a_g_e_r}}{}
\item\contentsline{section}{entity \mbox{\hyperlink{class_t___p_e_r_i_p_h_e_r_a_l___i_o}{T\+\_\+\+PERIPHERAL\+\_\+\+IO}} }{\pageref{class_t___p_e_r_i_p_h_e_r_a_l___i_o}}{}
\item\contentsline{section}{entity \mbox{\hyperlink{class_t___r_a_m}{T\+\_\+\+RAM}} }{\pageref{class_t___r_a_m}}{}
\item\contentsline{section}{entity \mbox{\hyperlink{class_t___r_o_m}{T\+\_\+\+ROM}} }{\pageref{class_t___r_o_m}}{}
\item\contentsline{section}{entity \mbox{\hyperlink{class_t___s_e_v_e_n___s_e_g_m_e_n_t}{T\+\_\+\+SEVEN\+\_\+\+SEGMENT}} }{\pageref{class_t___s_e_v_e_n___s_e_g_m_e_n_t}}{}
\item\contentsline{section}{entity \mbox{\hyperlink{class_t___w_d65_c02___i_n_t_e_g_r_a_t_i_o_n}{T\+\_\+\+WD65\+C02\+\_\+\+INTEGRATION}} }{\pageref{class_t___w_d65_c02___i_n_t_e_g_r_a_t_i_o_n}}{}
\item\contentsline{section}{entity \mbox{\hyperlink{class_w_d6502___interface}{WD6502\+\_\+\+Interface}} }{\pageref{class_w_d6502___interface}}{}
\item\contentsline{section}{entity \mbox{\hyperlink{class_w_d65_c02___model}{WD65\+C02\+\_\+\+Model}} }{\pageref{class_w_d65_c02___model}}{}
\end{DoxyCompactList}
