IO_DPD_STATUS	,	V_59
ENOMEM	,	V_54
reset_control	,	V_23
DIV_ROUND_UP	,	F_32
pmc	,	V_2
PWRGATE_TOGGLE	,	V_11
tegra_cpu_domains	,	V_31
bit	,	V_56
"no"	,	L_5
inode	,	V_43
tegra_io_rail_prepare	,	F_26
clk_put	,	F_31
id	,	V_4
PWRGATE_STATUS	,	V_9
val	,	V_3
tegra_powergate_remove_clamping	,	F_11
TEGRA_POWERGATE_VDEC	,	V_19
clk	,	V_22
single_open	,	F_23
"yes"	,	L_4
powergate_name_t124	,	V_51
reset_control_deassert	,	F_16
status	,	V_6
REMOVE_CLAMPING	,	V_21
flags	,	V_7
usleep_range	,	F_36
debugfs_create_file	,	F_25
TEGRA_POWERGATE_3D	,	V_17
IO_DPD2_REQ	,	V_62
tegra_io_rail_power_off	,	F_39
i_private	,	V_45
powergate_name_t114	,	V_50
seq_printf	,	F_21
rst	,	V_24
file	,	V_44
powergate_name_t20	,	V_48
powergate_name	,	V_42
powergate_fops	,	V_53
DPD_SAMPLE_DISABLE	,	V_70
time_after	,	F_35
tegra_chip_id	,	V_15
clk_prepare_enable	,	F_14
cpuid	,	V_29
d	,	V_47
"powergate"	,	L_6
err	,	V_71
seq_file	,	V_38
clk_get_sys	,	F_27
i	,	V_41
EINVAL	,	V_13
powergate_name_t30	,	V_49
PWRGATE_TOGGLE_START	,	V_10
s	,	V_39
tegra30_cpu_domains	,	V_34
jiffies	,	V_68
__init	,	T_2
udelay	,	F_15
IO_DPD2_STATUS	,	V_61
GPU_RG_CNTRL	,	V_18
tegra_cpu_powergate_id	,	F_18
data	,	V_40
SEL_DPD_TIM	,	V_65
powergate_open	,	F_22
tegra_powergate_lock	,	V_8
tegra_num_cpu_domains	,	V_30
"pclk"	,	L_7
IO_DPD_REQ_CODE_MASK	,	V_72
u32	,	T_1
reg	,	V_1
err_clk	,	V_27
IO_DPD_REQ_CODE_OFF	,	V_73
TEGRA30	,	V_33
tegra114_cpu_domains	,	V_36
reset_control_assert	,	F_13
ret	,	V_25
S_IRUGO	,	V_52
offset	,	V_66
tegra_powergate_power_on	,	F_8
TEGRA_POWERGATE_PCIE	,	V_20
PTR_ERR	,	F_29
clk_get_rate	,	F_30
spin_unlock_irqrestore	,	F_7
" powergate powered\n"	,	L_1
ETIMEDOUT	,	V_69
spin_lock_irqsave	,	F_6
" %9s %7s\n"	,	L_3
tegra_powergate_init	,	F_19
IO_DPD_REQ_CODE_ON	,	V_74
tegra_powergate_sequence_power_up	,	F_12
request	,	V_55
tegra_io_rail_power_on	,	F_38
"------------------\n"	,	L_2
tegra_io_rail_poll	,	F_33
pmc_read	,	F_1
tegra_powergate_power_off	,	F_9
DPD_SAMPLE_ENABLE	,	V_63
tegra_num_powerdomains	,	V_12
timeout	,	V_67
tegra_powergate_is_powered	,	F_10
msecs_to_jiffies	,	F_34
tegra_io_rail_unprepare	,	F_37
TEGRA124	,	V_16
tegra124_cpu_domains	,	V_37
tegra_powergate_debugfs_init	,	F_24
rate	,	V_57
tegra_powergate_set	,	F_5
new_state	,	V_5
value	,	V_58
pmc_write	,	F_3
powergate_show	,	F_20
mask	,	V_14
readl	,	F_2
writel	,	F_4
clk_disable_unprepare	,	F_17
dentry	,	V_46
IO_DPD_REQ	,	V_60
err_power	,	V_26
DPD_SAMPLE	,	V_64
err_clamp	,	V_28
TEGRA114	,	V_35
TEGRA20	,	V_32
IS_ERR	,	F_28
