

================================================================
== Vivado HLS Report for 'nnet'
================================================================
* Date:           Tue Apr 24 19:23:54 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        test_conv2d
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.43|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3240373|  3240373|  3240373|  3240373|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+---------+---------+---------+
        |                        |             |      Latency      |      Interval     | Pipeline|
        |        Instance        |    Module   |   min   |   max   |   min   |   max   |   Type  |
        +------------------------+-------------+---------+---------+---------+---------+---------+
        |grp_conv_layer2_fu_318  |conv_layer2  |  1006353|  1006353|  1006353|  1006353|   none  |
        |grp_conv_layer1_fu_330  |conv_layer1  |  1292265|  1292265|  1292265|  1292265|   none  |
        |grp_pool_layer1_fu_342  |pool_layer1  |    42577|    42577|    42577|    42577|   none  |
        |grp_pool_layer2_fu_350  |pool_layer2  |    15777|    15777|    15777|    15777|   none  |
        |grp_flatten_fu_358      |flatten      |     1237|     1237|     1237|     1237|   none  |
        +------------------------+-------------+---------+---------+---------+---------+---------+

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  761280|  761280|      6344|          -|          -|   120|    no    |
        | + Loop 1.1  |    6336|    6336|        11|          -|          -|   576|    no    |
        |- Loop 2     |  111552|  111552|      1328|          -|          -|    84|    no    |
        | + Loop 2.1  |    1320|    1320|        11|          -|          -|   120|    no    |
        |- Loop 3     |    9320|    9320|       932|          -|          -|    10|    no    |
        | + Loop 3.1  |     924|     924|        11|          -|          -|    84|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    473|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|     15|    2646|   5760|
|Memory           |      290|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    703|
|Register         |        -|      -|     665|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      294|     15|    3311|   6936|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |      105|      6|       3|     13|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------------+----------------------+---------+-------+-----+------+
    |grp_conv_layer1_fu_330    |conv_layer1           |        3|      5|  815|  1480|
    |grp_conv_layer2_fu_318    |conv_layer2           |        1|      5|  862|  1577|
    |grp_flatten_fu_358        |flatten               |        0|      0|   60|   227|
    |nnet_fadd_32ns_32dEe_U26  |nnet_fadd_32ns_32dEe  |        0|      2|  205|   390|
    |nnet_fcmp_32ns_32fYi_U28  |nnet_fcmp_32ns_32fYi  |        0|      0|   66|   239|
    |nnet_fmul_32ns_32eOg_U27  |nnet_fmul_32ns_32eOg  |        0|      3|  143|   321|
    |grp_pool_layer1_fu_342    |pool_layer1           |        0|      0|  250|   776|
    |grp_pool_layer2_fu_350    |pool_layer2           |        0|      0|  245|   750|
    +--------------------------+----------------------+---------+-------+-----+------+
    |Total                     |                      |        4|     15| 2646|  5760|
    +--------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |fc_layer1_weights_U  |nnet_fc_layer1_weibs  |      256|  0|   0|  69120|   32|     1|      2211840|
    |fc_layer2_weights_U  |nnet_fc_layer2_wejbC  |       32|  0|   0|  10080|   32|     1|       322560|
    |fc_layer3_weights_U  |nnet_fc_layer3_wekbM  |        2|  0|   0|    840|   32|     1|        26880|
    +---------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                |                      |      290|  0|   0|  80040|   96|     3|      2561280|
    +---------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_537_p2           |     +    |      0|  0|  15|           7|           1|
    |i_4_fu_641_p2           |     +    |      0|  0|  13|           4|           1|
    |i_fu_409_p2             |     +    |      0|  0|  15|           7|           1|
    |j_3_fu_558_p2           |     +    |      0|  0|  15|           7|           1|
    |j_4_fu_662_p2           |     +    |      0|  0|  15|           7|           1|
    |j_fu_430_p2             |     +    |      0|  0|  17|          10|           1|
    |next_mul_fu_569_p2      |     +    |      0|  0|  21|          14|           7|
    |tmp_46_fu_471_p2        |     +    |      0|  0|  11|          18|          18|
    |tmp_48_fu_575_p2        |     +    |      0|  0|  21|          14|          14|
    |tmp_52_fu_697_p2        |     +    |      0|  0|  11|          11|          11|
    |tmp_53_fu_703_p2        |     +    |      0|  0|  11|          11|          11|
    |tmp_44_fu_465_p2        |     -    |      0|  0|  11|          18|          18|
    |tmp_30_fu_517_p2        |    and   |      0|  0|   8|           1|           1|
    |tmp_35_fu_621_p2        |    and   |      0|  0|   8|           1|           1|
    |tmp_40_fu_749_p2        |    and   |      0|  0|   8|           1|           1|
    |exitcond1_i1_fu_635_p2  |   icmp   |      0|  0|   9|           4|           4|
    |exitcond1_i9_fu_531_p2  |   icmp   |      0|  0|  11|           7|           7|
    |exitcond1_i_fu_403_p2   |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_i1_fu_552_p2   |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_i2_fu_656_p2   |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_i_fu_424_p2    |   icmp   |      0|  0|  13|          10|          10|
    |notlhs1_fu_731_p2       |   icmp   |      0|  0|  11|           8|           2|
    |notlhs9_fu_603_p2       |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_499_p2        |   icmp   |      0|  0|  11|           8|           2|
    |notrhs1_fu_609_p2       |   icmp   |      0|  0|  18|          23|           1|
    |notrhs2_fu_737_p2       |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_505_p2        |   icmp   |      0|  0|  18|          23|           1|
    |tmp_28_fu_511_p2        |    or    |      0|  0|   8|           1|           1|
    |tmp_33_fu_615_p2        |    or    |      0|  0|   8|           1|           1|
    |tmp_38_fu_743_p2        |    or    |      0|  0|   8|           1|           1|
    |a_assign_1_fu_523_p3    |  select  |      0|  0|  32|           1|          32|
    |a_assign_3_fu_627_p3    |  select  |      0|  0|  32|           1|          32|
    |a_assign_5_fu_755_p3    |  select  |      0|  0|  32|           1|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 473|         272|         234|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  293|         65|    1|         65|
    |conv_layer1_out_address0  |   15|          3|   13|         39|
    |conv_layer1_out_ce0       |   15|          3|    1|          3|
    |conv_layer1_out_we0       |    9|          2|    1|          2|
    |conv_layer2_out_address0  |   15|          3|   12|         36|
    |conv_layer2_out_ce0       |   15|          3|    1|          3|
    |conv_layer2_out_we0       |    9|          2|    1|          2|
    |fc_layer1_out_address0    |   15|          3|    7|         21|
    |fc_layer2_out_address0    |   15|          3|    7|         21|
    |flatten_out_address0      |   15|          3|   10|         30|
    |flatten_out_ce0           |   15|          3|    1|          3|
    |flatten_out_we0           |    9|          2|    1|          2|
    |grp_fu_366_p0             |   38|          7|   32|        224|
    |grp_fu_366_p1             |   15|          3|   32|         96|
    |grp_fu_377_p0             |   21|          4|   32|        128|
    |grp_fu_377_p1             |   21|          4|   32|        128|
    |i_i1_reg_284              |    9|          2|    4|          8|
    |i_i8_reg_239              |    9|          2|    7|         14|
    |i_i_reg_205               |    9|          2|    7|         14|
    |j_i1_reg_262              |    9|          2|    7|         14|
    |j_i2_reg_307              |    9|          2|    7|         14|
    |j_i_reg_228               |    9|          2|   10|         20|
    |phi_mul_reg_273           |    9|          2|   14|         28|
    |pool_layer1_out_address0  |   15|          3|   11|         33|
    |pool_layer1_out_ce0       |   15|          3|    1|          3|
    |pool_layer1_out_we0       |    9|          2|    1|          2|
    |pool_layer2_out_address0  |   15|          3|   10|         30|
    |pool_layer2_out_ce0       |   15|          3|    1|          3|
    |pool_layer2_out_we0       |    9|          2|    1|          2|
    |tmp_i1_23_reg_250         |    9|          2|   32|         64|
    |tmp_i2_26_reg_295         |    9|          2|   32|         64|
    |tmp_i_20_reg_216          |    9|          2|   32|         64|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  703|        149|  361|       1180|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |a_assign_1_reg_809                      |  32|   0|   32|          0|
    |a_assign_3_reg_865                      |  32|   0|   32|          0|
    |a_assign_5_reg_916                      |  32|   0|   32|          0|
    |ap_CS_fsm                               |  64|   0|   64|          0|
    |ap_reg_grp_conv_layer1_fu_330_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_conv_layer2_fu_318_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_flatten_fu_358_ap_start      |   1|   0|    1|          0|
    |ap_reg_grp_pool_layer1_fu_342_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_pool_layer2_fu_350_ap_start  |   1|   0|    1|          0|
    |fc_layer1_out_addr_reg_776              |   7|   0|    7|          0|
    |fc_layer1_out_load_reg_860              |  32|   0|   32|          0|
    |fc_layer1_weights_lo_reg_799            |  32|   0|   32|          0|
    |fc_layer2_out_addr_reg_827              |   7|   0|    7|          0|
    |fc_layer2_out_load_reg_911              |  32|   0|   32|          0|
    |fc_layer2_weights_lo_reg_855            |  32|   0|   32|          0|
    |fc_layer3_out_addr_reg_883              |   4|   0|    4|          0|
    |fc_layer3_weights_lo_reg_906            |  32|   0|   32|          0|
    |flatten_out_load_reg_804                |  32|   0|   32|          0|
    |i_3_reg_817                             |   7|   0|    7|          0|
    |i_4_reg_873                             |   4|   0|    4|          0|
    |i_i1_reg_284                            |   4|   0|    4|          0|
    |i_i8_reg_239                            |   7|   0|    7|          0|
    |i_i_reg_205                             |   7|   0|    7|          0|
    |i_reg_766                               |   7|   0|    7|          0|
    |j_3_reg_835                             |   7|   0|    7|          0|
    |j_4_reg_891                             |   7|   0|    7|          0|
    |j_i1_reg_262                            |   7|   0|    7|          0|
    |j_i2_reg_307                            |   7|   0|    7|          0|
    |j_i_reg_228                             |  10|   0|   10|          0|
    |j_reg_784                               |  10|   0|   10|          0|
    |next_mul_reg_840                        |  14|   0|   14|          0|
    |phi_mul_reg_273                         |  14|   0|   14|          0|
    |reg_386                                 |  32|   0|   32|          0|
    |reg_398                                 |  32|   0|   32|          0|
    |tmp_i1_23_reg_250                       |  32|   0|   32|          0|
    |tmp_i1_cast_reg_822                     |   7|   0|   14|          7|
    |tmp_i2_26_reg_295                       |  32|   0|   32|          0|
    |tmp_i2_cast_reg_878                     |   4|   0|   11|          7|
    |tmp_i_20_reg_216                        |  32|   0|   32|          0|
    |tmp_i_cast_reg_771                      |   7|   0|   18|         11|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 665|   0|  690|         25|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |       nnet      | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |       nnet      | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |       nnet      | return value |
|ap_done                   | out |    1| ap_ctrl_hs |       nnet      | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |       nnet      | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |       nnet      | return value |
|conv_layer1_out_address0  | out |   13|  ap_memory | conv_layer1_out |     array    |
|conv_layer1_out_ce0       | out |    1|  ap_memory | conv_layer1_out |     array    |
|conv_layer1_out_we0       | out |    1|  ap_memory | conv_layer1_out |     array    |
|conv_layer1_out_d0        | out |   32|  ap_memory | conv_layer1_out |     array    |
|conv_layer1_out_q0        |  in |   32|  ap_memory | conv_layer1_out |     array    |
|conv_layer2_out_address0  | out |   12|  ap_memory | conv_layer2_out |     array    |
|conv_layer2_out_ce0       | out |    1|  ap_memory | conv_layer2_out |     array    |
|conv_layer2_out_we0       | out |    1|  ap_memory | conv_layer2_out |     array    |
|conv_layer2_out_d0        | out |   32|  ap_memory | conv_layer2_out |     array    |
|conv_layer2_out_q0        |  in |   32|  ap_memory | conv_layer2_out |     array    |
|pool_layer1_out_address0  | out |   11|  ap_memory | pool_layer1_out |     array    |
|pool_layer1_out_ce0       | out |    1|  ap_memory | pool_layer1_out |     array    |
|pool_layer1_out_we0       | out |    1|  ap_memory | pool_layer1_out |     array    |
|pool_layer1_out_d0        | out |   32|  ap_memory | pool_layer1_out |     array    |
|pool_layer1_out_q0        |  in |   32|  ap_memory | pool_layer1_out |     array    |
|pool_layer2_out_address0  | out |   10|  ap_memory | pool_layer2_out |     array    |
|pool_layer2_out_ce0       | out |    1|  ap_memory | pool_layer2_out |     array    |
|pool_layer2_out_we0       | out |    1|  ap_memory | pool_layer2_out |     array    |
|pool_layer2_out_d0        | out |   32|  ap_memory | pool_layer2_out |     array    |
|pool_layer2_out_q0        |  in |   32|  ap_memory | pool_layer2_out |     array    |
|flatten_out_address0      | out |   10|  ap_memory |   flatten_out   |     array    |
|flatten_out_ce0           | out |    1|  ap_memory |   flatten_out   |     array    |
|flatten_out_we0           | out |    1|  ap_memory |   flatten_out   |     array    |
|flatten_out_d0            | out |   32|  ap_memory |   flatten_out   |     array    |
|flatten_out_q0            |  in |   32|  ap_memory |   flatten_out   |     array    |
|fc_layer1_out_address0    | out |    7|  ap_memory |  fc_layer1_out  |     array    |
|fc_layer1_out_ce0         | out |    1|  ap_memory |  fc_layer1_out  |     array    |
|fc_layer1_out_we0         | out |    1|  ap_memory |  fc_layer1_out  |     array    |
|fc_layer1_out_d0          | out |   32|  ap_memory |  fc_layer1_out  |     array    |
|fc_layer1_out_q0          |  in |   32|  ap_memory |  fc_layer1_out  |     array    |
|fc_layer2_out_address0    | out |    7|  ap_memory |  fc_layer2_out  |     array    |
|fc_layer2_out_ce0         | out |    1|  ap_memory |  fc_layer2_out  |     array    |
|fc_layer2_out_we0         | out |    1|  ap_memory |  fc_layer2_out  |     array    |
|fc_layer2_out_d0          | out |   32|  ap_memory |  fc_layer2_out  |     array    |
|fc_layer2_out_q0          |  in |   32|  ap_memory |  fc_layer2_out  |     array    |
|fc_layer3_out_address0    | out |    4|  ap_memory |  fc_layer3_out  |     array    |
|fc_layer3_out_ce0         | out |    1|  ap_memory |  fc_layer3_out  |     array    |
|fc_layer3_out_we0         | out |    1|  ap_memory |  fc_layer3_out  |     array    |
|fc_layer3_out_d0          | out |   32|  ap_memory |  fc_layer3_out  |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

