@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v":501:0:501:5|Removing sequential instance fifo_write (in view: work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v":501:0:501:5|Removing sequential instance clear_parity_en_1 (in view: work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v":286:0:286:5|Removing sequential instance stop_strobe (in view: work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\smartgen\fifo_output_send\fifo_output_send.v":415:11:415:26|Removing sequential instance \\DFN1C0_RDCNT\[0\] (in view: work.FIFO_OUTPUT_SEND(verilog)) of type view:IGLOO_V2.DFN1C0(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\smartgen\fifo_output_send\fifo_output_send.v":311:11:311:26|Removing sequential instance \\DFN1C0_RDCNT\[1\] (in view: work.FIFO_OUTPUT_SEND(verilog)) of type view:IGLOO_V2.DFN1C0(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\smartgen\fifo_output_send\fifo_output_send.v":92:11:92:26|Removing sequential instance \\DFN1C0_RDCNT\[2\] (in view: work.FIFO_OUTPUT_SEND(verilog)) of type view:IGLOO_V2.DFN1C0(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\smartgen\fifo_output_send\fifo_output_send.v":482:11:482:26|Removing sequential instance \\DFN1C0_RDCNT\[3\] (in view: work.FIFO_OUTPUT_SEND(verilog)) of type view:IGLOO_V2.DFN1C0(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\smartgen\fifo_output_send\fifo_output_send.v":463:11:463:26|Removing sequential instance \\DFN1C0_RDCNT\[4\] (in view: work.FIFO_OUTPUT_SEND(verilog)) of type view:IGLOO_V2.DFN1C0(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\smartgen\fifo_output_send\fifo_output_send.v":99:11:99:26|Removing sequential instance \\DFN1C0_RDCNT\[5\] (in view: work.FIFO_OUTPUT_SEND(verilog)) of type view:IGLOO_V2.DFN1C0(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\smartgen\fifo_output_send\fifo_output_send.v":550:11:550:26|Removing sequential instance \\DFN1C0_RDCNT\[6\] (in view: work.FIFO_OUTPUT_SEND(verilog)) of type view:IGLOO_V2.DFN1C0(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\smartgen\fifo_output_send\fifo_output_send.v":265:11:265:26|Removing sequential instance \\DFN1C0_RDCNT\[7\] (in view: work.FIFO_OUTPUT_SEND(verilog)) of type view:IGLOO_V2.DFN1C0(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\smartgen\fifo_output_send\fifo_output_send.v":338:11:338:26|Removing sequential instance \\DFN1C0_RDCNT\[8\] (in view: work.FIFO_OUTPUT_SEND(verilog)) of type view:IGLOO_V2.DFN1C0(prim) because it does not drive other instances.
@N: BN115 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\coreuart.v":443:24:443:30|Removing instance make_RX (in view: work.UART_CORE_UART_CORE_0_COREUART_0s_0s_0s_20s_0s_0s(verilog)) of type view:work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\smartgen\fifo_output_send\fifo_output_send.v":308:13:308:26|Removing sequential instance \\DFN1E1C0_Q\[0\] (in view: work.FIFO_OUTPUT_SEND(verilog)) of type view:IGLOO_V2.DFN1E1C0(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\smartgen\fifo_output_send\fifo_output_send.v":115:13:115:26|Removing sequential instance \\DFN1E1C0_Q\[1\] (in view: work.FIFO_OUTPUT_SEND(verilog)) of type view:IGLOO_V2.DFN1E1C0(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\smartgen\fifo_output_send\fifo_output_send.v":488:13:488:26|Removing sequential instance \\DFN1E1C0_Q\[2\] (in view: work.FIFO_OUTPUT_SEND(verilog)) of type view:IGLOO_V2.DFN1E1C0(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\smartgen\fifo_output_send\fifo_output_send.v":437:13:437:26|Removing sequential instance \\DFN1E1C0_Q\[3\] (in view: work.FIFO_OUTPUT_SEND(verilog)) of type view:IGLOO_V2.DFN1E1C0(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\smartgen\fifo_output_send\fifo_output_send.v":117:13:117:26|Removing sequential instance \\DFN1E1C0_Q\[4\] (in view: work.FIFO_OUTPUT_SEND(verilog)) of type view:IGLOO_V2.DFN1E1C0(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\smartgen\fifo_output_send\fifo_output_send.v":380:13:380:26|Removing sequential instance \\DFN1E1C0_Q\[5\] (in view: work.FIFO_OUTPUT_SEND(verilog)) of type view:IGLOO_V2.DFN1E1C0(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\smartgen\fifo_output_send\fifo_output_send.v":225:13:225:26|Removing sequential instance \\DFN1E1C0_Q\[6\] (in view: work.FIFO_OUTPUT_SEND(verilog)) of type view:IGLOO_V2.DFN1E1C0(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\smartgen\fifo_output_send\fifo_output_send.v":120:13:120:26|Removing sequential instance \\DFN1E1C0_Q\[7\] (in view: work.FIFO_OUTPUT_SEND(verilog)) of type view:IGLOO_V2.DFN1E1C0(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v":286:0:286:5|Removing sequential instance rx_byte[7:0] (in view: work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v":231:0:231:5|Removing sequential instance framing_error (in view: work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\smartgen\fifo_output_send\fifo_output_send.v":268:11:268:24|Removing sequential instance \\RAM4K9_QXI\[7\] (in view: work.FIFO_OUTPUT_SEND(verilog)) of type view:IGLOO_V2.RAM4K9(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\smartgen\fifo_output_send\fifo_output_send.v":399:11:399:22|Removing sequential instance DFN1C0_DVLDI (in view: work.FIFO_OUTPUT_SEND(verilog)) of type view:IGLOO_V2.DFN1C0(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v":286:0:286:5|Removing sequential instance framing_error_int (in view: work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\spi_master.v":197:2:197:7|Removing sequential instance o_RX_Byte[7:0] (in view: work.spi_master_3s_2s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN225 |Writing default property annotation file C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.sap.
@N: MO225 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\mem_command.v":249:4:249:9|There are no possible illegal states for state machine r_SM_COM[1:0] (in view: work.mem_command_3s_2s_5000s_1000s_1s_0s_0_1(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\top.v":160:2:160:7|There are no possible illegal states for state machine fifo_SM_PROG[1:0] (in view: work.top(verilog)); safe FSM implementation is not required.
