{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 20:06:36 2015 " "Info: Processing started: Fri Apr 17 20:06:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off nios2 -c nios2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off nios2 -c nios2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "nios2 EP4CE6E22C8 " "Info (119006): Selected device EP4CE6E22C8 for design \"nios2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|pll1 Cyclone IV E PLL " "Info (15535): Implemented PLL \"altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|clk\[1\] 1 1 0 0 " "Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_3he2.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altpll_3he2.tdf" 27 2 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|clk\[2\] 1 1 -73 -4063 " "Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -73 degrees (-4063 ps) for altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|clk\[2\] port" {  } { { "db/altpll_3he2.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altpll_3he2.tdf" 27 2 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_3he2.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altpll_3he2.tdf" 31 2 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Info (176445): Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Info (176445): Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Info (176445): Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info (169141): DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 67 " "Critical Warning (169085): No exact pin location assignment(s) for 10 pins of 67 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_ads_din " "Info (169086): Pin out_port_from_the_ads_din not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ads_din } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 328 848 1024 344 "out_port_from_the_ads_din" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ads_din } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 190 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_ads_ncs " "Info (169086): Pin out_port_from_the_ads_ncs not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ads_ncs } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 376 976 1152 392 "out_port_from_the_ads_ncs" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ads_ncs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 197 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_sd_clk " "Info (169086): Pin out_port_from_the_sd_clk not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_sd_clk } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 712 824 1000 728 "out_port_from_the_sd_clk" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_sd_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 202 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_sd_din " "Info (169086): Pin out_port_from_the_sd_din not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_sd_din } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 744 840 1016 760 "out_port_from_the_sd_din" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_sd_din } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 203 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_sd_ncs " "Info (169086): Pin out_port_from_the_sd_ncs not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_sd_ncs } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 808 840 1016 824 "out_port_from_the_sd_ncs" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_sd_ncs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 204 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_ads_clk " "Info (169086): Pin out_port_from_the_ads_clk not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ads_clk } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 296 848 1122 312 "out_port_from_the_ads_clk" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ads_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 214 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_to_the_ads_nirq " "Info (169086): Pin in_port_to_the_ads_nirq not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { in_port_to_the_ads_nirq } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_port_to_the_ads_nirq" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 424 -24 152 440 "in_port_to_the_ads_nirq" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_to_the_ads_nirq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 194 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_to_the_ads_dout " "Info (169086): Pin in_port_to_the_ads_dout not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { in_port_to_the_ads_dout } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 328 88 264 344 "in_port_to_the_ads_dout" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_to_the_ads_dout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 193 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_to_the_ads_busy " "Info (169086): Pin in_port_to_the_ads_busy not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { in_port_to_the_ads_busy } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 264 112 288 280 "in_port_to_the_ads_busy" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_to_the_ads_busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 192 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_to_the_sd_dout " "Info (169086): Pin in_port_to_the_sd_dout not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { in_port_to_the_sd_dout } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 776 104 360 792 "in_port_to_the_sd_dout" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_to_the_sd_dout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 196 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info (332165): Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info (332165): Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info (332166): set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu.sdc " "Info (332104): Reading SDC File: 'cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning (332056): PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info (332111): Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info (332111):  100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1) " "Info (176353): Automatically promoted node altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_3he2.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altpll_3he2.tdf" 31 2 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|altpll_3he2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 4875 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|clk\[2\] (placed in counter C0 of PLL_1) " "Info (176353): Automatically promoted node altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_3he2.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altpll_3he2.tdf" 31 2 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|altpll_3he2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 4875 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Info (176353): Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { -32 136 312 -16 "clk" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 12961 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 5081 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios32:inst\|nios32_reset_clk_domain_synch_module:nios32_reset_clk_domain_synch\|data_out  " "Info (176353): Automatically promoted node nios32:inst\|nios32_reset_clk_domain_synch_module:nios32_reset_clk_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios32:inst\|sdram:the_sdram\|active_rnw~1 " "Info (176357): Destination node nios32:inst\|sdram:the_sdram\|active_rnw~1" {  } { { "sdram.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/sdram.vhd" 222 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios32:inst|sdram:the_sdram|active_rnw~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 5756 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios32:inst\|sdram:the_sdram\|active_cs_n~1 " "Info (176357): Destination node nios32:inst\|sdram:the_sdram\|active_cs_n~1" {  } { { "sdram.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/sdram.vhd" 219 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios32:inst|sdram:the_sdram|active_cs_n~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 5778 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~1 " "Info (176357): Destination node nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~1" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 563 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 6732 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios32:inst\|sdram:the_sdram\|i_refs\[0\]~3 " "Info (176357): Destination node nios32:inst\|sdram:the_sdram\|i_refs\[0\]~3" {  } { { "sdram.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/sdram.vhd" 370 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios32:inst|sdram:the_sdram|i_refs[0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 7130 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~0 " "Info (176357): Destination node nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~0" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 562 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|internal_resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 8204 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 8316 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios32:inst\|nios32_reset_clk_domain_synch_module:nios32_reset_clk_domain_synch\|data_out" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios32:inst|nios32_reset_clk_domain_synch_module:nios32_reset_clk_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 330 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios32:inst\|reset_n_sources~0  " "Info (176353): Automatically promoted node nios32:inst\|reset_n_sources~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10076 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios32:inst|reset_n_sources~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 5667 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[5\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "11 EC " "Extra Info (176218): Packed 11 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Extra Info (176218): Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "36 I/O Output Buffer " "Extra Info (176218): Packed 36 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "52 " "Extra Info (176220): Created 52 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 4 6 0 " "Info (176211): Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 4 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info (176212): I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 11 4 " "Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 7 1 " "Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 11 0 " "Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 14 0 " "Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 7 6 " "Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 10 " "Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 5 8 " "Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 6 6 " "Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|pll1 compensate_clock 2 " "Warning (15058): PLL \"altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[2\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/altpll_3he2.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altpll_3he2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "altpll0.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/altpll0.vhd" 140 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { -96 384 664 96 "inst1" "" } } } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning (15705): Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Warning (15706): Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ILI_DB\[0\] " "Warning (15706): Node \"ILI_DB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ILI_DB\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ILI_DB\[1\] " "Warning (15706): Node \"ILI_DB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ILI_DB\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ILI_DB\[2\] " "Warning (15706): Node \"ILI_DB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ILI_DB\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ILI_DB\[3\] " "Warning (15706): Node \"ILI_DB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ILI_DB\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ILI_DB\[4\] " "Warning (15706): Node \"ILI_DB\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ILI_DB\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ILI_DB\[5\] " "Warning (15706): Node \"ILI_DB\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ILI_DB\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ILI_DB\[6\] " "Warning (15706): Node \"ILI_DB\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ILI_DB\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ILI_DB\[7\] " "Warning (15706): Node \"ILI_DB\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ILI_DB\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ILI_RS " "Warning (15706): Node \"ILI_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ILI_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ILI_nCS " "Warning (15706): Node \"ILI_nCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ILI_nCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ILI_nRD " "Warning (15706): Node \"ILI_nRD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ILI_nRD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ILI_nRST " "Warning (15706): Node \"ILI_nRST\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ILI_nRST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ILI_nWR " "Warning (15706): Node \"ILI_nWR\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ILI_nWR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q_KEY " "Warning (15706): Node \"Q_KEY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q_KEY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[0\] " "Warning (15706): Node \"SDRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[10\] " "Warning (15706): Node \"SDRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[11\] " "Warning (15706): Node \"SDRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[12\] " "Warning (15706): Node \"SDRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[13\] " "Warning (15706): Node \"SDRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[14\] " "Warning (15706): Node \"SDRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[15\] " "Warning (15706): Node \"SDRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[1\] " "Warning (15706): Node \"SDRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[2\] " "Warning (15706): Node \"SDRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[3\] " "Warning (15706): Node \"SDRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[4\] " "Warning (15706): Node \"SDRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[5\] " "Warning (15706): Node \"SDRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[6\] " "Warning (15706): Node \"SDRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[7\] " "Warning (15706): Node \"SDRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[8\] " "Warning (15706): Node \"SDRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[9\] " "Warning (15706): Node \"SDRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Warning (15706): Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Warning (15706): Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[0\] " "Warning (15706): Node \"sdram_addr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[10\] " "Warning (15706): Node \"sdram_addr\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[11\] " "Warning (15706): Node \"sdram_addr\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[1\] " "Warning (15706): Node \"sdram_addr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[2\] " "Warning (15706): Node \"sdram_addr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[3\] " "Warning (15706): Node \"sdram_addr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[4\] " "Warning (15706): Node \"sdram_addr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[5\] " "Warning (15706): Node \"sdram_addr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[6\] " "Warning (15706): Node \"sdram_addr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[7\] " "Warning (15706): Node \"sdram_addr\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[8\] " "Warning (15706): Node \"sdram_addr\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[9\] " "Warning (15706): Node \"sdram_addr\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[0\] " "Warning (15706): Node \"sdram_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[1\] " "Warning (15706): Node \"sdram_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cas_n " "Warning (15706): Node \"sdram_cas_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cke " "Warning (15706): Node \"sdram_cke\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_clk " "Warning (15706): Node \"sdram_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cs_n " "Warning (15706): Node \"sdram_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[0\] " "Warning (15706): Node \"sdram_dqm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[1\] " "Warning (15706): Node \"sdram_dqm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ras_n " "Warning (15706): Node \"sdram_ras_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_we_n " "Warning (15706): Node \"sdram_we_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Info (170195): Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X11_Y12 X22_Y24 " "Info (170196): Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Warning (169180): Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATA0 3.3-V LVTTL 13 " "Info (169178): Pin DATA0 uses I/O standard 3.3-V LVTTL at 13" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { DATA0 } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA0" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 456 192 360 472 "DATA0" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 195 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "30 Cyclone IV E " "Warning (169177): 30 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out_port_from_the_ili_db\[7\] 3.3-V LVTTL 119 " "Info (169178): Pin out_port_from_the_ili_db\[7\] uses I/O standard 3.3-V LVTTL at 119" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[7] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_port_from_the_ili_db\[7\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 148 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out_port_from_the_ili_db\[6\] 3.3-V LVTTL 121 " "Info (169178): Pin out_port_from_the_ili_db\[6\] uses I/O standard 3.3-V LVTTL at 121" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[6] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_port_from_the_ili_db\[6\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 149 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out_port_from_the_ili_db\[5\] 3.3-V LVTTL 125 " "Info (169178): Pin out_port_from_the_ili_db\[5\] uses I/O standard 3.3-V LVTTL at 125" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[5] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_port_from_the_ili_db\[5\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 150 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out_port_from_the_ili_db\[4\] 3.3-V LVTTL 128 " "Info (169178): Pin out_port_from_the_ili_db\[4\] uses I/O standard 3.3-V LVTTL at 128" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[4] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_port_from_the_ili_db\[4\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 151 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out_port_from_the_ili_db\[3\] 3.3-V LVTTL 132 " "Info (169178): Pin out_port_from_the_ili_db\[3\] uses I/O standard 3.3-V LVTTL at 132" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[3] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_port_from_the_ili_db\[3\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 152 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out_port_from_the_ili_db\[2\] 3.3-V LVTTL 135 " "Info (169178): Pin out_port_from_the_ili_db\[2\] uses I/O standard 3.3-V LVTTL at 135" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[2] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_port_from_the_ili_db\[2\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 153 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out_port_from_the_ili_db\[1\] 3.3-V LVTTL 137 " "Info (169178): Pin out_port_from_the_ili_db\[1\] uses I/O standard 3.3-V LVTTL at 137" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[1] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_port_from_the_ili_db\[1\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 154 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out_port_from_the_ili_db\[0\] 3.3-V LVTTL 141 " "Info (169178): Pin out_port_from_the_ili_db\[0\] uses I/O standard 3.3-V LVTTL at 141" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[0] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_port_from_the_ili_db\[0\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 155 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[15\] 3.3-V LVTTL 44 " "Info (169178): Pin sdram_data\[15\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[15] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[15\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 156 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[14\] 3.3-V LVTTL 46 " "Info (169178): Pin sdram_data\[14\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[14] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[14\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 157 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[13\] 3.3-V LVTTL 49 " "Info (169178): Pin sdram_data\[13\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[13] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[13\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 158 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[12\] 3.3-V LVTTL 50 " "Info (169178): Pin sdram_data\[12\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[12] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[12\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 159 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[11\] 3.3-V LVTTL 51 " "Info (169178): Pin sdram_data\[11\] uses I/O standard 3.3-V LVTTL at 51" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[11] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[11\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 160 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[10\] 3.3-V LVTTL 52 " "Info (169178): Pin sdram_data\[10\] uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[10] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[10\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 161 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[9\] 3.3-V LVTTL 53 " "Info (169178): Pin sdram_data\[9\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[9] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[9\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 162 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[8\] 3.3-V LVTTL 54 " "Info (169178): Pin sdram_data\[8\] uses I/O standard 3.3-V LVTTL at 54" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[8] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[8\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 163 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[7\] 3.3-V LVTTL 39 " "Info (169178): Pin sdram_data\[7\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[7] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[7\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 164 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[6\] 3.3-V LVTTL 38 " "Info (169178): Pin sdram_data\[6\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[6] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[6\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 165 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[5\] 3.3-V LVTTL 34 " "Info (169178): Pin sdram_data\[5\] uses I/O standard 3.3-V LVTTL at 34" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[5] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[5\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 166 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[4\] 3.3-V LVTTL 33 " "Info (169178): Pin sdram_data\[4\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[4] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[4\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 167 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[3\] 3.3-V LVTTL 32 " "Info (169178): Pin sdram_data\[3\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[3] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[3\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 168 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[2\] 3.3-V LVTTL 31 " "Info (169178): Pin sdram_data\[2\] uses I/O standard 3.3-V LVTTL at 31" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[2] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[2\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 169 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[1\] 3.3-V LVTTL 30 " "Info (169178): Pin sdram_data\[1\] uses I/O standard 3.3-V LVTTL at 30" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[1] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[1\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 170 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[0\] 3.3-V LVTTL 28 " "Info (169178): Pin sdram_data\[0\] uses I/O standard 3.3-V LVTTL at 28" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[0] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[0\]" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 171 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 23 " "Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { -32 136 312 -16 "clk" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 189 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL 25 " "Info (169178): Pin reset_n uses I/O standard 3.3-V LVTTL at 25" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 232 184 360 248 "reset_n" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 191 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_port_to_the_ads_nirq 3.3-V LVTTL 138 " "Info (169178): Pin in_port_to_the_ads_nirq uses I/O standard 3.3-V LVTTL at 138" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { in_port_to_the_ads_nirq } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_port_to_the_ads_nirq" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 424 -24 152 440 "in_port_to_the_ads_nirq" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_to_the_ads_nirq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 194 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_port_to_the_ads_dout 3.3-V LVTTL 136 " "Info (169178): Pin in_port_to_the_ads_dout uses I/O standard 3.3-V LVTTL at 136" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { in_port_to_the_ads_dout } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 328 88 264 344 "in_port_to_the_ads_dout" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_to_the_ads_dout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 193 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_port_to_the_ads_busy 3.3-V LVTTL 124 " "Info (169178): Pin in_port_to_the_ads_busy uses I/O standard 3.3-V LVTTL at 124" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { in_port_to_the_ads_busy } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 264 112 288 280 "in_port_to_the_ads_busy" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_to_the_ads_busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 192 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_port_to_the_sd_dout 3.3-V LVTTL 112 " "Info (169178): Pin in_port_to_the_sd_dout uses I/O standard 3.3-V LVTTL at 112" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { in_port_to_the_sd_dout } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 776 104 360 792 "in_port_to_the_sd_dout" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_to_the_sd_dout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 196 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "Warning (169203): PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATA0 3.3-V LVTTL 13 " "Info (169178): Pin DATA0 uses I/O standard 3.3-V LVTTL at 13" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { DATA0 } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA0" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 456 192 360 472 "DATA0" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 195 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/AA_IO_BD/new/ColorbarforE4/nios2.fit.smsg " "Info (144001): Generated suppressed messages file E:/AA_IO_BD/new/ColorbarforE4/nios2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 72 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "523 " "Info: Peak virtual memory: 523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 20:06:58 2015 " "Info: Processing ended: Fri Apr 17 20:06:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Info: Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
