mkdir -p ./results/asap7/riscv_v_bypass/base ./logs/asap7/riscv_v_bypass/base ./reports/asap7/riscv_v_bypass/base ./objects/asap7/riscv_v_bypass/base
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_bypass/base/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_stage_7EB58.v
2. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_stage_1F582_5645A.v
3. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_stage_96DA9_C2B4E.v
4. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_stage_300B3_9090A.v
5. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_stage_969A4_CCEB1.v
6. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_stage_63257_B3D37.v
7. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_stage_A4EAF_A7C6B.v
8. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_stage_C3F9D_39151.v
9. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_stage_E6BB0_71521.v
10. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_stage_EA379.v
11. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_stage_EE621_F935D.v
12. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_stage_300C0.v
13. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_stage_A8A75.v
14. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_stage_C9449.v
15. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_ctrl.v
16. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_csr_ctrl.v
17. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_csr.v
18. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_rf_ctrl.v
19. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_rf.v
20. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_decode.v
21. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_memory.v
22. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_reduct_src.v
23. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_bitwise_and.v
24. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_bw_and.v
25. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_bitwise_or.v
26. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_bw_or.v
27. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_bitwise_xor.v
28. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_bw_xor.v
29. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/shifter.v
30. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_shifter.v
31. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_logic_ALU.v
32. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/full_adder.v
33. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/half_adder.v
34. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/ripple_carry_adder.v
35. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/behavioral_adder.v
36. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/adder_nbit.v
37. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_adder.v
38. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_twos_comp_sel.v
39. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/multiplier_2bit.v
40. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/vedic_mul_unsigned_2bits.v
41. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/vedic_mul_unsigned_4bits.v
42. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/vedic_mul_unsigned_8bits.v
43. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/vedic_mul_unsigned_16bits.v
44. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/vedic_mul_unsigned_32bits.v
45. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/vedic_mul_unsigned_64bits.v
46. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/vedic_mul_unsigned_128bits.v
47. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_mul.v
48. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_extend.v
49. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_arithmetic_ALU.v
50. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_permutation_ALU.v
51. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_exe_alu.v
52. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_decode_element.v
53. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_bypass.v
54. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_swizzle.v
55. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v_execute.v
56. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bypass/convert_to_v/riscv_v.v
57. Executing Liberty frontend: ./objects/asap7/riscv_v_bypass/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
58. Executing Liberty frontend: ./objects/asap7/riscv_v_bypass/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
59. Executing Liberty frontend: ./objects/asap7/riscv_v_bypass/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
60. Executing Liberty frontend: ./objects/asap7/riscv_v_bypass/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
61. Executing Liberty frontend: ./objects/asap7/riscv_v_bypass/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
62. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v_bypass/base/clock_period.txt
Setting clock period to 5000.0
63. Executing HIERARCHY pass (managing design hierarchy).
64. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bypass'.
64.1. Analyzing design hierarchy..
64.2. Analyzing design hierarchy..
65. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module riscv_v_bypass because it contains processes (run 'proc' command first).
66. Executing RTLIL backend.
Warnings: 1 unique messages, 1 total
End of script. Logfile hash: d7c2e36516, CPU: user 0.56s system 0.04s, MEM: 82.38 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 84% 6x read_liberty (0 sec), 8% 114x read_verilog (0 sec), ...
Elapsed time: 0:00.65[h:]min:sec. CPU time: user 0.61 sys 0.04 (99%). Peak memory: 85504KB.
mkdir -p ./results/asap7/riscv_v_bypass/base ./logs/asap7/riscv_v_bypass/base ./reports/asap7/riscv_v_bypass/base
(export VERILOG_FILES=./results/asap7/riscv_v_bypass/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_hier_report.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_bypass/base/1_1_yosys_hier_report.log
End of script. Logfile hash: da39a3ee5e, CPU: user 0.00s system 0.00s, MEM: 11.12 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: no commands executed
Elapsed time: 0:00.00[h:]min:sec. CPU time: user 0.00 sys 0.00 (100%). Peak memory: 13056KB.
mkdir -p ./results/asap7/riscv_v_bypass/base ./logs/asap7/riscv_v_bypass/base ./reports/asap7/riscv_v_bypass/base ./objects/asap7/riscv_v_bypass/base
(export VERILOG_FILES=./results/asap7/riscv_v_bypass/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_bypass/base/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/asap7/riscv_v_bypass/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
3. Executing Liberty frontend: ./objects/asap7/riscv_v_bypass/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
4. Executing Liberty frontend: ./objects/asap7/riscv_v_bypass/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
5. Executing Liberty frontend: ./objects/asap7/riscv_v_bypass/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
6. Executing Liberty frontend: ./objects/asap7/riscv_v_bypass/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
7. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v_bypass/base/clock_period.txt
Setting clock period to 5000.0
synth -top riscv_v_bypass -run :fine -flatten -extra-map /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
8. Executing SYNTH pass.
8.1. Executing HIERARCHY pass (managing design hierarchy).
8.1.1. Analyzing design hierarchy..
8.1.2. Analyzing design hierarchy..
8.2. Executing PROC pass (convert processes to netlists).
8.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
8.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
8.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
8.2.4. Executing PROC_INIT pass (extract init attributes).
8.2.5. Executing PROC_ARST pass (detect async resets in processes).
8.2.6. Executing PROC_ROM pass (convert switches to ROMs).
8.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
8.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
8.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
8.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
8.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
8.2.12. Executing OPT_EXPR pass (perform const folding).
8.3. Executing FLATTEN pass (flatten design).
8.4. Executing OPT_EXPR pass (perform const folding).
8.5. Executing OPT_CLEAN pass (remove unused cells and wires).
8.6. Executing CHECK pass (checking for obvious problems).
8.7. Executing OPT pass (performing simple optimizations).
8.7.1. Executing OPT_EXPR pass (perform const folding).
8.7.2. Executing OPT_MERGE pass (detect identical cells).
8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.7.5. Executing OPT_MERGE pass (detect identical cells).
8.7.6. Executing OPT_DFF pass (perform DFF optimizations).
8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.7.8. Executing OPT_EXPR pass (perform const folding).
8.7.9. Rerunning OPT passes. (Maybe there is more to do..)
8.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.7.12. Executing OPT_MERGE pass (detect identical cells).
8.7.13. Executing OPT_DFF pass (perform DFF optimizations).
8.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
8.7.15. Executing OPT_EXPR pass (perform const folding).
8.7.16. Finished OPT passes. (There is nothing left to do.)
8.8. Executing FSM pass (extract and optimize FSM).
8.8.1. Executing FSM_DETECT pass (finding FSMs in design).
8.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
8.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
8.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
8.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
8.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
8.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
8.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
8.9. Executing OPT pass (performing simple optimizations).
8.9.1. Executing OPT_EXPR pass (perform const folding).
8.9.2. Executing OPT_MERGE pass (detect identical cells).
8.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.9.5. Executing OPT_MERGE pass (detect identical cells).
8.9.6. Executing OPT_DFF pass (perform DFF optimizations).
8.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.9.8. Executing OPT_EXPR pass (perform const folding).
8.9.9. Finished OPT passes. (There is nothing left to do.)
8.10. Executing WREDUCE pass (reducing word size of cells).
8.11. Executing PEEPOPT pass (run peephole optimizers).
8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
8.13. Executing ALUMACC pass (create $alu and $macc cells).
8.14. Executing SHARE pass (SAT-based resource sharing).
8.15. Executing OPT pass (performing simple optimizations).
8.15.1. Executing OPT_EXPR pass (perform const folding).
8.15.2. Executing OPT_MERGE pass (detect identical cells).
8.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.15.5. Executing OPT_MERGE pass (detect identical cells).
8.15.6. Executing OPT_DFF pass (perform DFF optimizations).
8.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.15.8. Executing OPT_EXPR pass (perform const folding).
8.15.9. Finished OPT passes. (There is nothing left to do.)
8.16. Executing MEMORY pass.
8.16.1. Executing OPT_MEM pass (optimize memories).
8.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
8.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
8.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
8.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
8.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
8.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
8.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
8.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
8.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
8.17. Executing OPT_CLEAN pass (remove unused cells and wires).
9. Executing SYNTH pass.
9.1. Executing OPT pass (performing simple optimizations).
9.1.1. Executing OPT_EXPR pass (perform const folding).
9.1.2. Executing OPT_MERGE pass (detect identical cells).
9.1.3. Executing OPT_DFF pass (perform DFF optimizations).
9.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.1.5. Finished fast OPT passes.
9.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
9.3. Executing OPT pass (performing simple optimizations).
9.3.1. Executing OPT_EXPR pass (perform const folding).
9.3.2. Executing OPT_MERGE pass (detect identical cells).
9.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.3.5. Executing OPT_MERGE pass (detect identical cells).
9.3.6. Executing OPT_SHARE pass.
9.3.7. Executing OPT_DFF pass (perform DFF optimizations).
9.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
9.3.9. Executing OPT_EXPR pass (perform const folding).
9.3.10. Finished OPT passes. (There is nothing left to do.)
9.4. Executing TECHMAP pass (map to technology primitives).
9.4.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
9.4.2. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
9.4.3. Continuing TECHMAP pass.
9.5. Executing OPT pass (performing simple optimizations).
9.5.1. Executing OPT_EXPR pass (perform const folding).
9.5.2. Executing OPT_MERGE pass (detect identical cells).
9.5.3. Executing OPT_DFF pass (perform DFF optimizations).
9.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.5.5. Finished fast OPT passes.
9.6. Executing ABC pass (technology mapping using ABC).
9.6.1. Extracting gate netlist of module `\riscv_v_bypass' to `<abc-temp-dir>/input.blif'..
9.7. Executing OPT pass (performing simple optimizations).
9.7.1. Executing OPT_EXPR pass (perform const folding).
9.7.2. Executing OPT_MERGE pass (detect identical cells).
9.7.3. Executing OPT_DFF pass (perform DFF optimizations).
9.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.7.5. Finished fast OPT passes.
9.8. Executing HIERARCHY pass (managing design hierarchy).
9.8.1. Analyzing design hierarchy..
9.8.2. Analyzing design hierarchy..
9.9. Printing statistics.
9.10. Executing CHECK pass (checking for obvious problems).
10. Executing OPT pass (performing simple optimizations).
10.1. Executing OPT_EXPR pass (perform const folding).
10.2. Executing OPT_MERGE pass (detect identical cells).
10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.5. Executing OPT_MERGE pass (detect identical cells).
10.6. Executing OPT_DFF pass (perform DFF optimizations).
10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
10.8. Executing OPT_EXPR pass (perform const folding).
10.9. Rerunning OPT passes. (Maybe there is more to do..)
10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.12. Executing OPT_MERGE pass (detect identical cells).
10.13. Executing OPT_DFF pass (perform DFF optimizations).
10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
10.15. Executing OPT_EXPR pass (perform const folding).
10.16. Finished OPT passes. (There is nothing left to do.)
11. Executing TECHMAP pass (map to technology primitives).
11.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
11.2. Continuing TECHMAP pass.
12. Executing TECHMAP pass (map to technology primitives).
12.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_latch_R.v
12.2. Continuing TECHMAP pass.
13. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
13.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
14. Executing OPT pass (performing simple optimizations).
14.1. Executing OPT_EXPR pass (perform const folding).
14.2. Executing OPT_MERGE pass (detect identical cells).
14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
14.5. Executing OPT_MERGE pass (detect identical cells).
14.6. Executing OPT_DFF pass (perform DFF optimizations).
14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
14.8. Executing OPT_EXPR pass (perform const folding).
14.9. Finished OPT passes. (There is nothing left to do.)
abc -script /home/ubuntu/mbucio/tools/openROAD/flow/scripts/abc_speed.script -liberty ./objects/asap7/riscv_v_bypass/base/lib/merged.lib -constr ./objects/asap7/riscv_v_bypass/base/abc.constr -dont_use *x1p*_ASAP7* -dont_use *xp*_ASAP7* -dont_use SDF* -dont_use ICG* -D 5000.0
15. Executing ABC pass (technology mapping using ABC).
15.1. Extracting gate netlist of module `\riscv_v_bypass' to `<abc-temp-dir>/input.blif'..
15.1.1. Executing ABC.
15.1.2. Re-integrating ABC results.
16. Executing SETUNDEF pass (replace undef values with defined constants).
17. Executing SPLITNETS pass (splitting up multi-bit signals).
18. Executing OPT_CLEAN pass (remove unused cells and wires).
19. Executing HILOMAP pass (mapping to constant drivers).
20. Executing INSBUF pass (insert buffer cells for connected wires).
21. Executing CHECK pass (checking for obvious problems).
22. Printing statistics.
23. Executing Verilog backend.
exec cp ./designs/asap7/riscv_v_bypass/constraint.sdc ./results/asap7/riscv_v_bypass/base/1_synth.sdc
End of script. Logfile hash: 6fde3b1e61, CPU: user 1.87s system 0.10s, MEM: 140.88 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 57% 2x abc (2 sec), 11% 6x read_liberty (0 sec), ...
Elapsed time: 0:04.66[h:]min:sec. CPU time: user 4.48 sys 0.18 (100%). Peak memory: 144896KB.
mkdir -p ./results/asap7/riscv_v_bypass/base ./logs/asap7/riscv_v_bypass/base ./reports/asap7/riscv_v_bypass/base
cp ./results/asap7/riscv_v_bypass/base/1_1_yosys.v ./results/asap7/riscv_v_bypass/base/1_synth.v
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef, created 24 layers, 9 vias
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef, created 212 library cells
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 1848
[WARNING IFP-0028] Core area lower left (200.000, 200.000) snapped to (200.016, 200.070).
[INFO IFP-0001] Added 1110 rows of 5555 site asap7sc7p5t.
[INFO RSZ-0026] Removed 218 buffers.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 178 u^2 0% utilization.
Elapsed time: 0:02.40[h:]min:sec. CPU time: user 2.32 sys 0.08 (100%). Peak memory: 224368KB.
Running io_placement_random.tcl, stage 2_2_floorplan_io
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
place_pins -hor_layers M4 -ver_layers M5 -random
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:01.39[h:]min:sec. CPU time: user 1.31 sys 0.08 (99%). Peak memory: 216852KB.
Running tdms_place.tcl, stage 2_3_floorplan_tdms
exec cp ./results/asap7/riscv_v_bypass/base/2_2_floorplan_io.odb ./results/asap7/riscv_v_bypass/base/2_3_floorplan_tdms.odb
Elapsed time: 0:00.15[h:]min:sec. CPU time: user 0.12 sys 0.03 (99%). Peak memory: 100012KB.
Running macro_place.tcl, stage 2_4_floorplan_macro
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
No macros found: Skipping macro_placement
Elapsed time: 0:01.39[h:]min:sec. CPU time: user 1.29 sys 0.09 (100%). Peak memory: 214760KB.
Running tapcell.tcl, stage 2_5_floorplan_tapcell
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
Tap and End Cap cell insertion
  TAP Cell          : TAPCELL_ASAP7_75t_R
  ENDCAP Cell       : TAPCELL_ASAP7_75t_R
  Halo Around Macro : 2 2
  TAP Cell Distance : 25
[INFO TAP-0004] Inserted 2220 endcaps.
[INFO TAP-0005] Inserted 6672 tapcells.
Elapsed time: 0:01.42[h:]min:sec. CPU time: user 1.33 sys 0.09 (100%). Peak memory: 217444KB.
Running pdn.tcl, stage 2_6_floorplan_pdn
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
[INFO PDN-0001] Inserting grid: top
Elapsed time: 0:03.31[h:]min:sec. CPU time: user 3.18 sys 0.11 (99%). Peak memory: 247596KB.
cp ./results/asap7/riscv_v_bypass/base/2_6_floorplan_pdn.odb ./results/asap7/riscv_v_bypass/base/2_floorplan.odb
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             10522
[INFO GPL-0007] NumPlaceInstances:         1630
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   2279
[INFO GPL-0011] NumPins:                   8015
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:         177.526 um^2
[INFO GPL-0019] Util:                     0.198 %
[INFO GPL-0020] StdInstsArea:           177.526 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    849069
[INFO GPL-0032] FillerInit:NumGNets:       2279
[INFO GPL-0033] FillerInit:NumGPins:       8015
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        0.109 um^2
[INFO GPL-0025] IdealBinArea:             0.109 um^2
[INFO GPL-0026] IdealBinCnt:             825453
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             10522
[INFO GPL-0007] NumPlaceInstances:         1630
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   2279
[INFO GPL-0011] NumPins:                   7078
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:         177.526 um^2
[INFO GPL-0019] Util:                     0.198 %
[INFO GPL-0020] StdInstsArea:           177.526 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    433841
[INFO GPL-0032] FillerInit:NumGNets:       2279
[INFO GPL-0033] FillerInit:NumGPins:       7078
[INFO GPL-0023] TargetDensity:            0.511
[INFO GPL-0024] AvrgPlaceInstArea:        0.109 um^2
[INFO GPL-0025] IdealBinArea:             0.213 um^2
[INFO GPL-0026] IdealBinCnt:             421799
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[NesterovSolve] Iter:    1 overflow: 0.980 HPWL: 1154734
[NesterovSolve] Iter:   10 overflow: 0.988 HPWL: 158640
[NesterovSolve] Iter:   20 overflow: 0.988 HPWL: 130816
[NesterovSolve] Iter:   30 overflow: 0.988 HPWL: 125063
[NesterovSolve] Iter:   40 overflow: 0.988 HPWL: 124308
[NesterovSolve] Iter:   50 overflow: 0.988 HPWL: 123848
[NesterovSolve] Iter:   60 overflow: 0.988 HPWL: 123991
[NesterovSolve] Iter:   70 overflow: 0.988 HPWL: 124448
[NesterovSolve] Iter:   80 overflow: 0.988 HPWL: 125364
[NesterovSolve] Iter:   90 overflow: 0.988 HPWL: 127176
[NesterovSolve] Iter:  100 overflow: 0.988 HPWL: 130494
[NesterovSolve] Iter:  110 overflow: 0.987 HPWL: 136528
[NesterovSolve] Iter:  120 overflow: 0.985 HPWL: 147788
[NesterovSolve] Iter:  130 overflow: 0.984 HPWL: 168937
[NesterovSolve] Iter:  140 overflow: 0.979 HPWL: 210759
[NesterovSolve] Iter:  150 overflow: 0.977 HPWL: 281369
[NesterovSolve] Iter:  160 overflow: 0.970 HPWL: 391156
[NesterovSolve] Iter:  170 overflow: 0.959 HPWL: 561782
[NesterovSolve] Iter:  180 overflow: 0.943 HPWL: 738078
[NesterovSolve] Iter:  190 overflow: 0.921 HPWL: 795970
[NesterovSolve] Iter:  200 overflow: 0.907 HPWL: 831169
[NesterovSolve] Iter:  210 overflow: 0.873 HPWL: 1110183
[NesterovSolve] Iter:  220 overflow: 0.843 HPWL: 1258494
[NesterovSolve] Iter:  230 overflow: 0.817 HPWL: 1373653
[NesterovSolve] Iter:  240 overflow: 0.776 HPWL: 1571933
[NesterovSolve] Iter:  250 overflow: 0.744 HPWL: 1775411
[NesterovSolve] Iter:  260 overflow: 0.707 HPWL: 1939020
[NesterovSolve] Iter:  270 overflow: 0.665 HPWL: 2157710
[NesterovSolve] Iter:  280 overflow: 0.628 HPWL: 2349590
[NesterovSolve] Iter:  290 overflow: 0.583 HPWL: 2528487
[NesterovSolve] Iter:  300 overflow: 0.539 HPWL: 2672293
[NesterovSolve] Iter:  310 overflow: 0.493 HPWL: 2788979
[NesterovSolve] Iter:  320 overflow: 0.445 HPWL: 2866354
[NesterovSolve] Iter:  330 overflow: 0.397 HPWL: 2912039
[NesterovSolve] Iter:  340 overflow: 0.351 HPWL: 2958400
[NesterovSolve] Iter:  350 overflow: 0.302 HPWL: 3150006
[NesterovSolve] Iter:  360 overflow: 0.265 HPWL: 2895617
[NesterovSolve] Iter:  370 overflow: 0.234 HPWL: 2898630
[NesterovSolve] Iter:  380 overflow: 0.206 HPWL: 2902680
[NesterovSolve] Iter:  390 overflow: 0.173 HPWL: 2912264
[NesterovSolve] Iter:  400 overflow: 0.148 HPWL: 2927401
[NesterovSolve] Iter:  410 overflow: 0.134 HPWL: 2940115
[NesterovSolve] Iter:  420 overflow: 0.113 HPWL: 2974488
[NesterovSolve] Finished with Overflow: 0.098572
Elapsed time: 1:14.31[h:]min:sec. CPU time: user 135.20 sys 0.35 (182%). Peak memory: 457976KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers M4 -ver_layers M5
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           20780
[INFO PPL-0002] Number of I/O             937
[INFO PPL-0003] Number of I/O w/sink      935
[INFO PPL-0004] Number of I/O w/o sink    2
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 144524.11 um.
Elapsed time: 0:01.77[h:]min:sec. CPU time: user 1.65 sys 0.10 (99%). Peak memory: 237616KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             10522
[INFO GPL-0007] NumPlaceInstances:         1630
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   2279
[INFO GPL-0011] NumPins:                   8015
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:         177.526 um^2
[INFO GPL-0019] Util:                     0.198 %
[INFO GPL-0020] StdInstsArea:           177.526 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    849069
[INFO GPL-0032] FillerInit:NumGNets:       2279
[INFO GPL-0033] FillerInit:NumGPins:       8015
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        0.109 um^2
[INFO GPL-0025] IdealBinArea:             0.109 um^2
[INFO GPL-0026] IdealBinCnt:             825453
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
global_placement -density 0.5109901978773996 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             10522
[INFO GPL-0007] NumPlaceInstances:         1630
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   2279
[INFO GPL-0011] NumPins:                   8015
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:         177.526 um^2
[INFO GPL-0019] Util:                     0.198 %
[INFO GPL-0020] StdInstsArea:           177.526 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00000011 HPWL: 148366975
[InitialPlace]  Iter: 2 CG residual: 0.00000009 HPWL: 135620005
[InitialPlace]  Iter: 3 CG residual: 0.00000106 HPWL: 118065616
[InitialPlace]  Iter: 4 CG residual: 0.00000103 HPWL: 96563155
[InitialPlace]  Iter: 5 CG residual: 0.00000041 HPWL: 81483156
[INFO GPL-0031] FillerInit:NumGCells:    433841
[INFO GPL-0032] FillerInit:NumGNets:       2279
[INFO GPL-0033] FillerInit:NumGPins:       8015
[INFO GPL-0023] TargetDensity:            0.511
[INFO GPL-0024] AvrgPlaceInstArea:        0.109 um^2
[INFO GPL-0025] IdealBinArea:             0.213 um^2
[INFO GPL-0026] IdealBinCnt:             421799
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[NesterovSolve] Iter:    1 overflow: 0.233 HPWL: 72707168
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.4e-09
[INFO GPL-0103] Timing-driven: weighted 193 nets.
[NesterovSolve] Snapshot saved at iter = 0
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) (  540  540 ) DBU
[INFO GPL-0038] TileCnt:     925  925
[INFO GPL-0040] NumTiles: 855625
[INFO GPL-0081] TotalRouteOverflow: 0.0
[INFO GPL-0082] OverflowTileCnt: 0
[INFO GPL-0083] 0.5%RC: 0.628263759289871
[INFO GPL-0084] 1.0%RC: 0.6172605513537252
[INFO GPL-0085] 2.0%RC: 0.6039934463540823
[INFO GPL-0086] 5.0%RC: 0.5850348496196325
[INFO GPL-0087] FinalRC: 0.62276214
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.
[NesterovSolve] Iter:   10 overflow: 0.381 HPWL: 71327545
[NesterovSolve] Iter:   20 overflow: 0.413 HPWL: 70031859
[NesterovSolve] Iter:   30 overflow: 0.406 HPWL: 69016881
[NesterovSolve] Iter:   40 overflow: 0.429 HPWL: 68055315
[NesterovSolve] Iter:   50 overflow: 0.442 HPWL: 67097416
[NesterovSolve] Iter:   60 overflow: 0.446 HPWL: 66186868
[NesterovSolve] Iter:   70 overflow: 0.441 HPWL: 65298774
[NesterovSolve] Iter:   80 overflow: 0.466 HPWL: 64482153
[NesterovSolve] Iter:   90 overflow: 0.452 HPWL: 63846763
[NesterovSolve] Iter:  100 overflow: 0.453 HPWL: 63193499
[NesterovSolve] Iter:  110 overflow: 0.542 HPWL: 62766380
[NesterovSolve] Iter:  120 overflow: 0.487 HPWL: 62513793
[NesterovSolve] Iter:  130 overflow: 0.510 HPWL: 62398424
[NesterovSolve] Iter:  140 overflow: 0.516 HPWL: 62364282
[NesterovSolve] Iter:  150 overflow: 0.508 HPWL: 62229064
[NesterovSolve] Iter:  160 overflow: 0.510 HPWL: 62213499
[NesterovSolve] Iter:  170 overflow: 0.534 HPWL: 62190370
[NesterovSolve] Iter:  180 overflow: 0.505 HPWL: 62239371
[NesterovSolve] Iter:  190 overflow: 0.510 HPWL: 62212236
[NesterovSolve] Iter:  200 overflow: 0.524 HPWL: 62205153
[NesterovSolve] Iter:  210 overflow: 0.520 HPWL: 62147713
[NesterovSolve] Iter:  220 overflow: 0.514 HPWL: 62095896
[NesterovSolve] Iter:  230 overflow: 0.520 HPWL: 62127940
[NesterovSolve] Iter:  240 overflow: 0.513 HPWL: 62182956
[NesterovSolve] Iter:  250 overflow: 0.511 HPWL: 62085338
[NesterovSolve] Iter:  260 overflow: 0.500 HPWL: 62137044
[NesterovSolve] Iter:  270 overflow: 0.499 HPWL: 62102669
[NesterovSolve] Iter:  280 overflow: 0.488 HPWL: 62051077
[NesterovSolve] Iter:  290 overflow: 0.469 HPWL: 62072170
[NesterovSolve] Iter:  300 overflow: 0.455 HPWL: 62070036
[NesterovSolve] Iter:  310 overflow: 0.436 HPWL: 62068311
[NesterovSolve] Iter:  320 overflow: 0.411 HPWL: 62086729
[NesterovSolve] Iter:  330 overflow: 0.380 HPWL: 62118471
[NesterovSolve] Iter:  340 overflow: 0.342 HPWL: 62172120
[NesterovSolve] Iter:  350 overflow: 0.303 HPWL: 62253559
[NesterovSolve] Iter:  360 overflow: 0.267 HPWL: 62375371
[NesterovSolve] Iter:  370 overflow: 0.225 HPWL: 62547241
[NesterovSolve] Iter:  380 overflow: 0.212 HPWL: 62292993
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.34e-09
[INFO GPL-0103] Timing-driven: weighted 205 nets.
[NesterovSolve] Iter:  390 overflow: 0.183 HPWL: 62311946
[NesterovSolve] Iter:  400 overflow: 0.154 HPWL: 62343885
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.36e-09
[INFO GPL-0103] Timing-driven: weighted 205 nets.
[NesterovSolve] Iter:  410 overflow: 0.135 HPWL: 62377807
[NesterovSolve] Iter:  420 overflow: 0.118 HPWL: 62408423
[NesterovSolve] Finished with Overflow: 0.099116
Report metrics stage 5, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 437 u^2 0% utilization.
Elapsed time: 1:20.51[h:]min:sec. CPU time: user 139.98 sys 0.76 (174%). Peak memory: 1310024KB.
Running resize.tcl, stage 3_4_place_resized
Perform port buffering...
[INFO RSZ-0027] Inserted 647 input buffers.
[INFO RSZ-0028] Inserted 288 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
[INFO RSZ-0034] Found 73 slew violations.
[INFO RSZ-0036] Found 2 capacitance violations.
[INFO RSZ-0037] Found 183 long wires.
[INFO RSZ-0038] Inserted 218 buffers in 183 nets.
[INFO RSZ-0039] Resized 355 instances.
Repair tie lo fanout...
Repair tie hi fanout...
Floating nets: 
Report metrics stage 3, resizer...
No registers in design

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 593 u^2 1% utilization.
Instance count before 10522, after 11675
Pin count before 7078, after 9384
Elapsed time: 0:03.96[h:]min:sec. CPU time: user 3.69 sys 0.26 (100%). Peak memory: 505512KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement       2271.8 u
average displacement        0.2 u
max displacement            4.3 u
original HPWL           62605.1 u
legalized HPWL          64552.7 u
delta HPWL                    3 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 11675 cells, 937 terminals, 3432 edges, 10321 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 12612, edges 3432, pins 10321
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 1350 270 units.
[INFO DPO-0320] Collected 9829 fixed cells.
[INFO DPO-0318] Collected 2783 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (200016, 200070) - (499932, 499770)
[INFO DPO-0310] Assigned 2783 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 6.451260e+07.
[INFO DPO-0302] End of matching; objective is 6.428926e+07, improvement is 0.35 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 6.417198e+07.
[INFO DPO-0307] End of global swaps; objective is 6.417198e+07, improvement is 0.18 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 6.415030e+07.
[INFO DPO-0309] End of vertical swaps; objective is 6.415030e+07, improvement is 0.03 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 6.396296e+07.
[INFO DPO-0305] End of reordering; objective is 6.396296e+07, improvement is 0.29 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 55660 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 55660, swaps 10842, moves  8353 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 6.396296e+07, Scratch cost 6.377033e+07, Incremental cost 6.377033e+07, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 6.377033e+07.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.30 percent.
[INFO DPO-0328] End of random improver; improvement is 0.301157 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 1424 cell orientations for row compatibility.
[INFO DPO-0383] Performed 1103 cell flips.
[INFO DPO-0384] End of flipping; objective is 6.347619e+07, improvement is 0.46 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL            64552.7 u
Final HPWL               63433.5 u
Delta HPWL                  -1.7 %

[INFO DPL-0020] Mirrored 113 instances
[INFO DPL-0021] HPWL before           63433.5 u
[INFO DPL-0022] HPWL after            63429.9 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .
Report metrics stage 3, detailed place...
No registers in design

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 593 u^2 1% utilization.
Elapsed time: 0:05.40[h:]min:sec. CPU time: user 4.96 sys 0.43 (99%). Peak memory: 1133936KB.
cp ./results/asap7/riscv_v_bypass/base/3_5_place_dp.odb ./results/asap7/riscv_v_bypass/base/3_place.odb
cp ./results/asap7/riscv_v_bypass/base/2_floorplan.sdc ./results/asap7/riscv_v_bypass/base/3_place.sdc
Running cts.tcl, stage 4_1_cts
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0051] Sink buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    BUFx24_ASAP7_75t_R
[INFO CTS-0049] Characterization buffer is BUFx24_ASAP7_75t_R.
[WARNING CTS-0083] No clock nets have been found.
[INFO CTS-0008] TritonCTS found 0 clock nets.
[WARNING CTS-0082] No valid clock nets in the design.
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO RSZ-0058] Using max wire length 162um.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           63429.9 u
legalized HPWL          63815.3 u
delta HPWL                    1 %

repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           63815.3 u
legalized HPWL          63815.3 u
delta HPWL                    0 %

Report metrics stage 4, cts final...
No registers in design

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 593 u^2 1% utilization.
Elapsed time: 0:06.45[h:]min:sec. CPU time: user 5.80 sys 0.64 (99%). Peak memory: 1456188KB.
cp ./results/asap7/riscv_v_bypass/base/4_1_cts.odb ./results/asap7/riscv_v_bypass/base/4_cts.odb
Running global_route.tcl, stage 5_1_grt
global_route -congestion_report_file ./reports/asap7/riscv_v_bypass/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: M1
[INFO GRT-0021] Max routing layer: M9
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.0390  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M8      Track-Pitch = 0.0800  line-2-Via Pitch: 0.0800
[INFO GRT-0088] Layer M9      Track-Pitch = 0.0800  line-2-Via Pitch: 0.0800
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 64
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 12809

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical     12846400       4930062          61.62%
M2         Horizontal   11135150       6229663          44.05%
M3         Vertical     12846400       7638568          40.54%
M4         Horizontal    9421125       5957420          36.77%
M5         Vertical      9421125       5833324          38.08%
M6         Horizontal    6852400       4062296          40.72%
M7         Vertical      6852400       4278120          37.57%
M8         Horizontal    5140225       2568720          50.03%
M9         Vertical      5140225       2568720          50.03%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 19383
[INFO GRT-0198] Via related Steiner nodes: 402
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 26677
[INFO GRT-0112] Final usage 3D: 200137

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1             4930062             0            0.00%             0 /  0 /  0
M2             6229663         41119            0.66%             0 /  0 /  0
M3             7638568         51657            0.68%             0 /  0 /  0
M4             5957420         15316            0.26%             0 /  0 /  0
M5             5833324          6890            0.12%             0 /  0 /  0
M6             4062296          2746            0.07%             0 /  0 /  0
M7             4278120          1072            0.03%             0 /  0 /  0
M8             2568720          1283            0.05%             0 /  0 /  0
M9             2568720            23            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total         44066893        120106            0.27%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 69991 um
[INFO GRT-0014] Routed nets: 3430
[WARNING STA-0450] virtual clock clk can not be propagated.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
[INFO RSZ-0037] Found 2 long wires.
[INFO RSZ-0038] Inserted 1 buffers in 1 nets.
[INFO RSZ-0039] Resized 2 instances.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           63815.6 u
legalized HPWL          63815.6 u
delta HPWL                    0 %

Repair setup and hold violations...
repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           63815.6 u
legalized HPWL          63815.6 u
delta HPWL                    0 %

Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...
No registers in design

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 593 u^2 1% utilization.
[INFO FLW-0007] clock clk period 5000.000000
[INFO FLW-0008] Clock clk period 2571.450
[INFO FLW-0009] Clock clk slack 2293.210
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO FLW-0011] Path endpoint count 288
Elapsed time: 0:11.58[h:]min:sec. CPU time: user 13.97 sys 0.83 (127%). Peak memory: 2036540KB.
Running detail_route.tcl, stage 5_2_route
[WARNING STA-0450] virtual clock clk can not be propagated.
detailed_route -output_drc ./reports/asap7/riscv_v_bypass/base/5_route_drc.rpt -output_maze ./results/asap7/riscv_v_bypass/base/maze.log -bottom_routing_layer M1 -top_routing_layer M9 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   riscv_v_bypass
Die area:                 ( 0 0 ) ( 500000 500000 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     11676
Number of terminals:      937
Number of snets:          2
Number of nets:           3433

[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 191.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 60278.
[INFO DRT-0033] V1 shape region query size = 9256936.
[INFO DRT-0033] M2 shape region query size = 64480.
[INFO DRT-0033] V2 shape region query size = 186648.
[INFO DRT-0033] M3 shape region query size = 186648.
[INFO DRT-0033] V3 shape region query size = 124432.
[INFO DRT-0033] M4 shape region query size = 124872.
[INFO DRT-0033] V4 shape region query size = 124432.
[INFO DRT-0033] M5 shape region query size = 69097.
[INFO DRT-0033] V5 shape region query size = 12544.
[INFO DRT-0033] M6 shape region query size = 6384.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 733 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 187 unique inst patterns.
[INFO DRT-0084]   Complete 1495 groups.
#scanned instances     = 11676
#unique  instances     = 191
#stdCellGenAp          = 5546
#stdCellValidPlanarAp  = 30
#stdCellValidViaAp     = 4733
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 9386
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:06, memory = 580.37 (MB), peak = 913.18 (MB)

[INFO DRT-0157] Number of guides:     30819

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 925 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 925 STEP 540 ;
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 8636.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 7752.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 5226.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 1958.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 931.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 213.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 100.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 47.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 1.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 14894 vertical wires in 19 frboxes and 9970 horizontal wires in 19 frboxes.
[INFO DRT-0186] Done with 2115 vertical wires in 19 frboxes and 2722 horizontal wires in 19 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:30, elapsed time = 00:00:06, memory = 1418.41 (MB), peak = 1418.41 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1418.41 (MB), peak = 1418.41 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 1418.54 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:10, memory = 2312.86 (MB).
    Completing 30% with 226 violations.
    elapsed time = 00:00:28, memory = 3214.73 (MB).
    Completing 40% with 226 violations.
    elapsed time = 00:00:28, memory = 3214.73 (MB).
    Completing 50% with 369 violations.
    elapsed time = 00:01:02, memory = 4102.53 (MB).
    Completing 60% with 408 violations.
    elapsed time = 00:01:04, memory = 3644.64 (MB).
    Completing 70% with 435 violations.
    elapsed time = 00:01:17, memory = 4100.66 (MB).
    Completing 80% with 683 violations.
    elapsed time = 00:01:41, memory = 3747.05 (MB).
    Completing 90% with 683 violations.
    elapsed time = 00:01:41, memory = 3747.05 (MB).
    Completing 100% with 1000 violations.
    elapsed time = 00:02:26, memory = 3995.43 (MB).
[INFO DRT-0199]   Number of violations = 1333.
Viol/Layer          M1     V1     M2     V2     M3     V3     M4     V4     M5     V5     M6     V6     M7     M8
Cut Spacing          0      0      0      1      0      0      0      0      0      0      0      0      0      0
CutSpcTbl            0      0      0      0      0      5      0      2      0      1      0      1      0      0
EOL                  0      0     99      0      8      0      8      0      7      0      0      0      0      0
Metal Spacing       16      0     24      0     44      0      5      0     14      0      2      0      0      0
Min Step             0      0      0      0      0      0      0      0      0      0      0      0      0      2
NS Metal             1      0      0      0      0      0      0      0      0      0      0      0      0      0
Recheck             21      0    141      0    110      0     33      0     11      0     11      0      4      2
Rect Only            0      0      0      0      0      0      0      0      0      0      0      0      4      0
Short               18      2     64      3     15      3      3      1      2      2      9      2      0      2
eolKeepOut           0      0    555      0     25      0     43      0      7      0      0      0      0      0
[INFO DRT-0267] cpu time = 00:17:03, elapsed time = 00:02:26, memory = 4049.68 (MB), peak = 4543.93 (MB)
Total wire length = 66312 um.
Total wire length on LAYER M1 = 55 um.
Total wire length on LAYER M2 = 21819 um.
Total wire length on LAYER M3 = 28411 um.
Total wire length on LAYER M4 = 9237 um.
Total wire length on LAYER M5 = 4017 um.
Total wire length on LAYER M6 = 1484 um.
Total wire length on LAYER M7 = 571 um.
Total wire length on LAYER M8 = 701 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 33374.
Up-via summary (total 33374):

----------------
 Active        0
     M1    10346
     M2    15537
     M3     5097
     M4     1768
     M5      393
     M6      132
     M7       97
     M8        4
     M9        0
----------------
           33374


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1333 violations.
    elapsed time = 00:00:00, memory = 4049.68 (MB).
    Completing 20% with 1309 violations.
    elapsed time = 00:00:15, memory = 4529.64 (MB).
    Completing 30% with 919 violations.
    elapsed time = 00:00:42, memory = 4026.06 (MB).
    Completing 40% with 919 violations.
    elapsed time = 00:00:42, memory = 4026.06 (MB).
    Completing 50% with 877 violations.
    elapsed time = 00:01:19, memory = 4620.81 (MB).
    Completing 60% with 758 violations.
    elapsed time = 00:01:24, memory = 4135.89 (MB).
    Completing 70% with 712 violations.
    elapsed time = 00:01:40, memory = 4617.87 (MB).
    Completing 80% with 503 violations.
    elapsed time = 00:02:06, memory = 4146.66 (MB).
    Completing 90% with 503 violations.
    elapsed time = 00:02:06, memory = 4146.66 (MB).
    Completing 100% with 366 violations.
    elapsed time = 00:02:46, memory = 4150.99 (MB).
[INFO DRT-0199]   Number of violations = 366.
Viol/Layer          M1     M2     M3     V3     M4     V4     M5     V6
CutSpcTbl            0      0      0      4      0      3      0      1
EOL                  0     39      2      0      2      0      7      0
Metal Spacing       11      9     24      0      3      0     13      0
Short               14     23      8      0      1      0      2      0
eolKeepOut           0    171      5      0     20      0      4      0
[INFO DRT-0267] cpu time = 00:19:26, elapsed time = 00:02:46, memory = 4153.99 (MB), peak = 4854.34 (MB)
Total wire length = 66228 um.
Total wire length on LAYER M1 = 51 um.
Total wire length on LAYER M2 = 21720 um.
Total wire length on LAYER M3 = 28358 um.
Total wire length on LAYER M4 = 9305 um.
Total wire length on LAYER M5 = 4021 um.
Total wire length on LAYER M6 = 1491 um.
Total wire length on LAYER M7 = 569 um.
Total wire length on LAYER M8 = 697 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32569.
Up-via summary (total 32569):

----------------
 Active        0
     M1    10260
     M2    15010
     M3     4951
     M4     1708
     M5      412
     M6      132
     M7       94
     M8        2
     M9        0
----------------
           32569


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 366 violations.
    elapsed time = 00:00:00, memory = 4153.99 (MB).
    Completing 20% with 372 violations.
    elapsed time = 00:00:04, memory = 4153.99 (MB).
    Completing 30% with 367 violations.
    elapsed time = 00:00:14, memory = 4154.04 (MB).
    Completing 40% with 367 violations.
    elapsed time = 00:00:14, memory = 4154.04 (MB).
    Completing 50% with 371 violations.
    elapsed time = 00:00:18, memory = 4154.01 (MB).
    Completing 60% with 351 violations.
    elapsed time = 00:00:23, memory = 4153.89 (MB).
    Completing 70% with 346 violations.
    elapsed time = 00:00:26, memory = 4153.91 (MB).
    Completing 80% with 358 violations.
    elapsed time = 00:00:34, memory = 4154.12 (MB).
    Completing 90% with 358 violations.
    elapsed time = 00:00:34, memory = 4154.12 (MB).
    Completing 100% with 351 violations.
    elapsed time = 00:00:41, memory = 4153.98 (MB).
[INFO DRT-0199]   Number of violations = 351.
Viol/Layer          M1     M2     M3     V3     M4     V4     M5     V6
CutSpcTbl            0      0      0      2      0      2      0      1
EOL                  0     37      3      0      3      0      6      0
Metal Spacing        3      5     20      0      1      0     13      0
Short               10     15      5      0      2      0      2      0
eolKeepOut           0    192      9      0     16      0      4      0
[INFO DRT-0267] cpu time = 00:01:42, elapsed time = 00:00:41, memory = 4156.98 (MB), peak = 4854.34 (MB)
Total wire length = 66157 um.
Total wire length on LAYER M1 = 49 um.
Total wire length on LAYER M2 = 21701 um.
Total wire length on LAYER M3 = 28326 um.
Total wire length on LAYER M4 = 9296 um.
Total wire length on LAYER M5 = 4029 um.
Total wire length on LAYER M6 = 1478 um.
Total wire length on LAYER M7 = 569 um.
Total wire length on LAYER M8 = 693 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 31920.
Up-via summary (total 31920):

----------------
 Active        0
     M1    10251
     M2    14777
     M3     4791
     M4     1476
     M5      395
     M6      134
     M7       94
     M8        2
     M9        0
----------------
           31920


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 351 violations.
    elapsed time = 00:00:00, memory = 4156.98 (MB).
    Completing 20% with 351 violations.
    elapsed time = 00:00:00, memory = 4156.98 (MB).
    Completing 30% with 324 violations.
    elapsed time = 00:00:05, memory = 4156.98 (MB).
    Completing 40% with 324 violations.
    elapsed time = 00:00:05, memory = 4156.98 (MB).
    Completing 50% with 259 violations.
    elapsed time = 00:00:09, memory = 4156.82 (MB).
    Completing 60% with 232 violations.
    elapsed time = 00:00:11, memory = 4156.91 (MB).
    Completing 70% with 231 violations.
    elapsed time = 00:00:13, memory = 4156.91 (MB).
    Completing 80% with 156 violations.
    elapsed time = 00:00:20, memory = 4157.01 (MB).
    Completing 90% with 156 violations.
    elapsed time = 00:00:20, memory = 4157.01 (MB).
    Completing 100% with 52 violations.
    elapsed time = 00:00:29, memory = 4157.00 (MB).
[INFO DRT-0199]   Number of violations = 52.
Viol/Layer          M1     M2     M3     V3     M4     V4     M5
CutSpcTbl            0      0      0      1      0      2      0
EOL                  0      0      0      0      0      0      4
Metal Spacing        0      0      2      0      0      0     12
Short                1      3      0      0      1      0      2
eolKeepOut           0     15      0      0      5      0      4
[INFO DRT-0267] cpu time = 00:01:06, elapsed time = 00:00:29, memory = 4157.00 (MB), peak = 4854.34 (MB)
Total wire length = 66169 um.
Total wire length on LAYER M1 = 45 um.
Total wire length on LAYER M2 = 21594 um.
Total wire length on LAYER M3 = 28293 um.
Total wire length on LAYER M4 = 9397 um.
Total wire length on LAYER M5 = 4065 um.
Total wire length on LAYER M6 = 1496 um.
Total wire length on LAYER M7 = 570 um.
Total wire length on LAYER M8 = 694 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32089.
Up-via summary (total 32089):

----------------
 Active        0
     M1    10168
     M2    14629
     M3     5046
     M4     1580
     M5      430
     M6      140
     M7       94
     M8        2
     M9        0
----------------
           32089


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 52 violations.
    elapsed time = 00:00:00, memory = 4157.00 (MB).
    Completing 20% with 46 violations.
    elapsed time = 00:00:00, memory = 4157.00 (MB).
    Completing 30% with 42 violations.
    elapsed time = 00:00:02, memory = 4156.97 (MB).
    Completing 40% with 42 violations.
    elapsed time = 00:00:02, memory = 4156.97 (MB).
    Completing 50% with 42 violations.
    elapsed time = 00:00:03, memory = 4156.97 (MB).
    Completing 60% with 38 violations.
    elapsed time = 00:00:04, memory = 4156.89 (MB).
    Completing 70% with 37 violations.
    elapsed time = 00:00:05, memory = 4156.89 (MB).
    Completing 80% with 33 violations.
    elapsed time = 00:00:06, memory = 4156.89 (MB).
    Completing 90% with 33 violations.
    elapsed time = 00:00:06, memory = 4156.89 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:08, memory = 4157.08 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      1      0
EOL                  0      0      8
Metal Spacing        0      0     13
Short                0      0      2
eolKeepOut           1      0      4
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:08, memory = 4157.08 (MB), peak = 4854.34 (MB)
Total wire length = 66169 um.
Total wire length on LAYER M1 = 45 um.
Total wire length on LAYER M2 = 21581 um.
Total wire length on LAYER M3 = 28287 um.
Total wire length on LAYER M4 = 9399 um.
Total wire length on LAYER M5 = 4071 um.
Total wire length on LAYER M6 = 1509 um.
Total wire length on LAYER M7 = 569 um.
Total wire length on LAYER M8 = 694 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32118.
Up-via summary (total 32118):

----------------
 Active        0
     M1    10167
     M2    14602
     M3     5071
     M4     1604
     M5      442
     M6      136
     M7       94
     M8        2
     M9        0
----------------
           32118


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 4157.08 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 4157.08 (MB).
    Completing 30% with 28 violations.
    elapsed time = 00:00:01, memory = 4157.08 (MB).
    Completing 40% with 28 violations.
    elapsed time = 00:00:01, memory = 4157.08 (MB).
    Completing 50% with 28 violations.
    elapsed time = 00:00:01, memory = 4157.08 (MB).
    Completing 60% with 28 violations.
    elapsed time = 00:00:01, memory = 4157.08 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:02, memory = 4157.09 (MB).
    Completing 80% with 23 violations.
    elapsed time = 00:00:03, memory = 4157.09 (MB).
    Completing 90% with 23 violations.
    elapsed time = 00:00:03, memory = 4157.09 (MB).
    Completing 100% with 23 violations.
    elapsed time = 00:00:03, memory = 4157.09 (MB).
[INFO DRT-0199]   Number of violations = 23.
Viol/Layer          M4     M5
EOL                  0      5
Metal Spacing        0     12
Short                1      2
eolKeepOut           0      3
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 4157.09 (MB), peak = 4854.34 (MB)
Total wire length = 66167 um.
Total wire length on LAYER M1 = 45 um.
Total wire length on LAYER M2 = 21578 um.
Total wire length on LAYER M3 = 28283 um.
Total wire length on LAYER M4 = 9400 um.
Total wire length on LAYER M5 = 4070 um.
Total wire length on LAYER M6 = 1509 um.
Total wire length on LAYER M7 = 572 um.
Total wire length on LAYER M8 = 694 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32104.
Up-via summary (total 32104):

----------------
 Active        0
     M1    10165
     M2    14592
     M3     5067
     M4     1604
     M5      442
     M6      138
     M7       94
     M8        2
     M9        0
----------------
           32104


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:00, memory = 4157.09 (MB).
    Completing 20% with 23 violations.
    elapsed time = 00:00:00, memory = 4157.09 (MB).
    Completing 30% with 22 violations.
    elapsed time = 00:00:01, memory = 4156.98 (MB).
    Completing 40% with 22 violations.
    elapsed time = 00:00:01, memory = 4156.98 (MB).
    Completing 50% with 22 violations.
    elapsed time = 00:00:01, memory = 4156.98 (MB).
    Completing 60% with 22 violations.
    elapsed time = 00:00:01, memory = 4156.98 (MB).
    Completing 70% with 22 violations.
    elapsed time = 00:00:02, memory = 4156.98 (MB).
    Completing 80% with 22 violations.
    elapsed time = 00:00:04, memory = 4156.98 (MB).
    Completing 90% with 22 violations.
    elapsed time = 00:00:04, memory = 4156.98 (MB).
    Completing 100% with 22 violations.
    elapsed time = 00:00:04, memory = 4156.98 (MB).
[INFO DRT-0199]   Number of violations = 22.
Viol/Layer          M4     M5
EOL                  0      4
Metal Spacing        0     13
Short                1      1
eolKeepOut           0      3
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 4156.98 (MB), peak = 4854.34 (MB)
Total wire length = 66168 um.
Total wire length on LAYER M1 = 45 um.
Total wire length on LAYER M2 = 21579 um.
Total wire length on LAYER M3 = 28283 um.
Total wire length on LAYER M4 = 9399 um.
Total wire length on LAYER M5 = 4070 um.
Total wire length on LAYER M6 = 1511 um.
Total wire length on LAYER M7 = 572 um.
Total wire length on LAYER M8 = 694 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32110.
Up-via summary (total 32110):

----------------
 Active        0
     M1    10165
     M2    14592
     M3     5067
     M4     1606
     M5      444
     M6      140
     M7       94
     M8        2
     M9        0
----------------
           32110


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 22 violations.
    elapsed time = 00:00:00, memory = 4156.98 (MB).
    Completing 20% with 22 violations.
    elapsed time = 00:00:00, memory = 4156.98 (MB).
    Completing 30% with 22 violations.
    elapsed time = 00:00:01, memory = 4156.96 (MB).
    Completing 40% with 22 violations.
    elapsed time = 00:00:01, memory = 4156.96 (MB).
    Completing 50% with 22 violations.
    elapsed time = 00:00:01, memory = 4156.96 (MB).
    Completing 60% with 22 violations.
    elapsed time = 00:00:01, memory = 4156.96 (MB).
    Completing 70% with 22 violations.
    elapsed time = 00:00:02, memory = 4156.96 (MB).
    Completing 80% with 22 violations.
    elapsed time = 00:00:04, memory = 4156.97 (MB).
    Completing 90% with 22 violations.
    elapsed time = 00:00:04, memory = 4156.97 (MB).
    Completing 100% with 22 violations.
    elapsed time = 00:00:04, memory = 4156.97 (MB).
[INFO DRT-0199]   Number of violations = 22.
Viol/Layer          M4     M5
EOL                  0      4
Metal Spacing        0     13
Short                1      1
eolKeepOut           0      3
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 4156.97 (MB), peak = 4854.34 (MB)
Total wire length = 66167 um.
Total wire length on LAYER M1 = 45 um.
Total wire length on LAYER M2 = 21579 um.
Total wire length on LAYER M3 = 28282 um.
Total wire length on LAYER M4 = 9399 um.
Total wire length on LAYER M5 = 4070 um.
Total wire length on LAYER M6 = 1510 um.
Total wire length on LAYER M7 = 572 um.
Total wire length on LAYER M8 = 694 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32114.
Up-via summary (total 32114):

----------------
 Active        0
     M1    10165
     M2    14594
     M3     5067
     M4     1606
     M5      446
     M6      140
     M7       94
     M8        2
     M9        0
----------------
           32114


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 22 violations.
    elapsed time = 00:00:00, memory = 4156.97 (MB).
    Completing 20% with 22 violations.
    elapsed time = 00:00:00, memory = 4156.90 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:02, memory = 4156.94 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:02, memory = 4156.94 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:02, memory = 4156.94 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:02, memory = 4156.94 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:03, memory = 4156.99 (MB).
    Completing 80% with 20 violations.
    elapsed time = 00:00:05, memory = 4156.99 (MB).
    Completing 90% with 20 violations.
    elapsed time = 00:00:05, memory = 4156.99 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:05, memory = 4156.99 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer          M4     M5
EOL                  0      3
Metal Spacing        0     14
Short                1      0
eolKeepOut           0      2
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:05, memory = 4156.99 (MB), peak = 4854.34 (MB)
Total wire length = 66168 um.
Total wire length on LAYER M1 = 45 um.
Total wire length on LAYER M2 = 21578 um.
Total wire length on LAYER M3 = 28282 um.
Total wire length on LAYER M4 = 9399 um.
Total wire length on LAYER M5 = 4070 um.
Total wire length on LAYER M6 = 1511 um.
Total wire length on LAYER M7 = 573 um.
Total wire length on LAYER M8 = 694 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32120.
Up-via summary (total 32120):

----------------
 Active        0
     M1    10165
     M2    14590
     M3     5069
     M4     1608
     M5      448
     M6      144
     M7       94
     M8        2
     M9        0
----------------
           32120


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 4156.99 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 4156.99 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:02, memory = 4157.06 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:02, memory = 4157.06 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:02, memory = 4157.06 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:02, memory = 4157.06 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:02, memory = 4157.06 (MB).
    Completing 80% with 20 violations.
    elapsed time = 00:00:04, memory = 4157.04 (MB).
    Completing 90% with 20 violations.
    elapsed time = 00:00:04, memory = 4157.04 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:04, memory = 4157.04 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer          M4     M5
EOL                  0      2
Metal Spacing        0     13
Short                1      1
eolKeepOut           0      3
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 4157.04 (MB), peak = 4854.34 (MB)
Total wire length = 66168 um.
Total wire length on LAYER M1 = 45 um.
Total wire length on LAYER M2 = 21578 um.
Total wire length on LAYER M3 = 28281 um.
Total wire length on LAYER M4 = 9398 um.
Total wire length on LAYER M5 = 4070 um.
Total wire length on LAYER M6 = 1512 um.
Total wire length on LAYER M7 = 574 um.
Total wire length on LAYER M8 = 694 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32118.
Up-via summary (total 32118):

----------------
 Active        0
     M1    10165
     M2    14588
     M3     5067
     M4     1606
     M5      450
     M6      146
     M7       94
     M8        2
     M9        0
----------------
           32118


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 4157.04 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 4157.04 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:01, memory = 4156.97 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:01, memory = 4156.97 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:01, memory = 4156.97 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:01, memory = 4156.97 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:01, memory = 4156.97 (MB).
    Completing 80% with 20 violations.
    elapsed time = 00:00:02, memory = 4156.97 (MB).
    Completing 90% with 20 violations.
    elapsed time = 00:00:02, memory = 4156.97 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:02, memory = 4156.97 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer          M4     M5
EOL                  0      2
Metal Spacing        0     13
Short                1      1
eolKeepOut           0      3
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 4156.97 (MB), peak = 4854.34 (MB)
Total wire length = 66168 um.
Total wire length on LAYER M1 = 45 um.
Total wire length on LAYER M2 = 21578 um.
Total wire length on LAYER M3 = 28281 um.
Total wire length on LAYER M4 = 9400 um.
Total wire length on LAYER M5 = 4071 um.
Total wire length on LAYER M6 = 1511 um.
Total wire length on LAYER M7 = 573 um.
Total wire length on LAYER M8 = 694 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32120.
Up-via summary (total 32120):

----------------
 Active        0
     M1    10167
     M2    14590
     M3     5069
     M4     1608
     M5      448
     M6      142
     M7       94
     M8        2
     M9        0
----------------
           32120


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 4156.97 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 4157.03 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:01, memory = 4156.96 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:01, memory = 4156.96 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:01, memory = 4156.96 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:01, memory = 4156.96 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:01, memory = 4156.96 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:02, memory = 4156.96 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:02, memory = 4156.96 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:02, memory = 4156.96 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer          M4     M5
EOL                  0      2
Metal Spacing        0     14
Short                1      0
eolKeepOut           0      2
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:02, memory = 4156.96 (MB), peak = 4854.34 (MB)
Total wire length = 66168 um.
Total wire length on LAYER M1 = 45 um.
Total wire length on LAYER M2 = 21577 um.
Total wire length on LAYER M3 = 28280 um.
Total wire length on LAYER M4 = 9399 um.
Total wire length on LAYER M5 = 4071 um.
Total wire length on LAYER M6 = 1513 um.
Total wire length on LAYER M7 = 574 um.
Total wire length on LAYER M8 = 694 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32116.
Up-via summary (total 32116):

----------------
 Active        0
     M1    10165
     M2    14588
     M3     5067
     M4     1608
     M5      448
     M6      144
     M7       94
     M8        2
     M9        0
----------------
           32116


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 4156.96 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 4156.96 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:01, memory = 4156.96 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:01, memory = 4156.96 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:01, memory = 4156.96 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:01, memory = 4156.96 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:02, memory = 4157.03 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:04, memory = 4157.03 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:04, memory = 4157.03 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:04, memory = 4157.03 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer          M4     M5
EOL                  0      2
Metal Spacing        0     14
Short                1      0
eolKeepOut           0      2
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:04, memory = 4157.03 (MB), peak = 4854.34 (MB)
Total wire length = 66168 um.
Total wire length on LAYER M1 = 45 um.
Total wire length on LAYER M2 = 21577 um.
Total wire length on LAYER M3 = 28280 um.
Total wire length on LAYER M4 = 9399 um.
Total wire length on LAYER M5 = 4071 um.
Total wire length on LAYER M6 = 1513 um.
Total wire length on LAYER M7 = 574 um.
Total wire length on LAYER M8 = 694 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32114.
Up-via summary (total 32114):

----------------
 Active        0
     M1    10165
     M2    14588
     M3     5065
     M4     1608
     M5      448
     M6      144
     M7       94
     M8        2
     M9        0
----------------
           32114


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 4157.03 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 4157.03 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:01, memory = 4157.11 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:01, memory = 4157.11 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:01, memory = 4157.11 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:01, memory = 4157.11 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:02, memory = 4157.11 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:04, memory = 4157.11 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:04, memory = 4157.11 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:04, memory = 4157.11 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer          M4     M5
EOL                  0      2
Metal Spacing        0     14
Short                1      0
eolKeepOut           0      2
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 4157.11 (MB), peak = 4854.34 (MB)
Total wire length = 66168 um.
Total wire length on LAYER M1 = 45 um.
Total wire length on LAYER M2 = 21577 um.
Total wire length on LAYER M3 = 28280 um.
Total wire length on LAYER M4 = 9399 um.
Total wire length on LAYER M5 = 4071 um.
Total wire length on LAYER M6 = 1513 um.
Total wire length on LAYER M7 = 574 um.
Total wire length on LAYER M8 = 694 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32114.
Up-via summary (total 32114):

----------------
 Active        0
     M1    10165
     M2    14588
     M3     5065
     M4     1608
     M5      448
     M6      144
     M7       94
     M8        2
     M9        0
----------------
           32114


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 4157.11 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 4157.11 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:01, memory = 4156.93 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:01, memory = 4156.93 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:01, memory = 4156.93 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:01, memory = 4156.93 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:02, memory = 4156.82 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:04, memory = 4157.05 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:04, memory = 4157.05 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:04, memory = 4157.05 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer          M4     M5
EOL                  0      2
Metal Spacing        0     14
Short                1      0
eolKeepOut           0      2
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:04, memory = 4157.05 (MB), peak = 4854.34 (MB)
Total wire length = 66168 um.
Total wire length on LAYER M1 = 45 um.
Total wire length on LAYER M2 = 21577 um.
Total wire length on LAYER M3 = 28280 um.
Total wire length on LAYER M4 = 9399 um.
Total wire length on LAYER M5 = 4071 um.
Total wire length on LAYER M6 = 1513 um.
Total wire length on LAYER M7 = 574 um.
Total wire length on LAYER M8 = 694 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32114.
Up-via summary (total 32114):

----------------
 Active        0
     M1    10165
     M2    14588
     M3     5065
     M4     1608
     M5      448
     M6      144
     M7       94
     M8        2
     M9        0
----------------
           32114


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 4157.05 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 4156.98 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:02, memory = 4156.96 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:02, memory = 4156.96 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:02, memory = 4156.96 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:02, memory = 4156.96 (MB).
    Completing 70% with 17 violations.
    elapsed time = 00:00:02, memory = 4156.93 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:04, memory = 4156.93 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:04, memory = 4156.93 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:04, memory = 4156.93 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer          M5
EOL                  2
Metal Spacing       13
eolKeepOut           2
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:04, memory = 4156.93 (MB), peak = 4854.34 (MB)
Total wire length = 66169 um.
Total wire length on LAYER M1 = 44 um.
Total wire length on LAYER M2 = 21576 um.
Total wire length on LAYER M3 = 28279 um.
Total wire length on LAYER M4 = 9399 um.
Total wire length on LAYER M5 = 4073 um.
Total wire length on LAYER M6 = 1514 um.
Total wire length on LAYER M7 = 574 um.
Total wire length on LAYER M8 = 694 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32112.
Up-via summary (total 32112):

----------------
 Active        0
     M1    10163
     M2    14588
     M3     5061
     M4     1608
     M5      450
     M6      146
     M7       94
     M8        2
     M9        0
----------------
           32112


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 4156.93 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:00, memory = 4156.99 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:01, memory = 4157.07 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:01, memory = 4157.07 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:01, memory = 4157.07 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:01, memory = 4157.07 (MB).
    Completing 70% with 17 violations.
    elapsed time = 00:00:02, memory = 4157.07 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:04, memory = 4156.98 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:04, memory = 4156.98 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:04, memory = 4156.98 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer          M5
EOL                  1
Metal Spacing       12
Short                1
eolKeepOut           3
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 4156.98 (MB), peak = 4854.34 (MB)
Total wire length = 66169 um.
Total wire length on LAYER M1 = 44 um.
Total wire length on LAYER M2 = 21576 um.
Total wire length on LAYER M3 = 28279 um.
Total wire length on LAYER M4 = 9398 um.
Total wire length on LAYER M5 = 4072 um.
Total wire length on LAYER M6 = 1515 um.
Total wire length on LAYER M7 = 574 um.
Total wire length on LAYER M8 = 694 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32114.
Up-via summary (total 32114):

----------------
 Active        0
     M1    10163
     M2    14588
     M3     5061
     M4     1606
     M5      452
     M6      148
     M7       94
     M8        2
     M9        0
----------------
           32114


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 4156.98 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:03, memory = 4116.02 (MB).
    Completing 30% with 22 violations.
    elapsed time = 00:00:08, memory = 4116.03 (MB).
    Completing 40% with 22 violations.
    elapsed time = 00:00:08, memory = 4116.03 (MB).
    Completing 50% with 22 violations.
    elapsed time = 00:00:08, memory = 4116.03 (MB).
    Completing 60% with 22 violations.
    elapsed time = 00:00:08, memory = 4116.03 (MB).
    Completing 70% with 33 violations.
    elapsed time = 00:00:11, memory = 4116.03 (MB).
    Completing 80% with 32 violations.
    elapsed time = 00:00:16, memory = 4115.90 (MB).
    Completing 90% with 32 violations.
    elapsed time = 00:00:16, memory = 4115.90 (MB).
    Completing 100% with 32 violations.
    elapsed time = 00:00:16, memory = 4115.90 (MB).
[INFO DRT-0199]   Number of violations = 32.
Viol/Layer          V3     M4     V4     M5
CutSpcTbl            1      0      1      0
EOL                  0      1      0      2
Metal Spacing        0      0      0     11
Short                0      2      0      2
eolKeepOut           0      8      0      4
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:16, memory = 4011.35 (MB), peak = 4854.34 (MB)
Total wire length = 66165 um.
Total wire length on LAYER M1 = 38 um.
Total wire length on LAYER M2 = 21344 um.
Total wire length on LAYER M3 = 28242 um.
Total wire length on LAYER M4 = 9542 um.
Total wire length on LAYER M5 = 4118 um.
Total wire length on LAYER M6 = 1594 um.
Total wire length on LAYER M7 = 572 um.
Total wire length on LAYER M8 = 699 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32386.
Up-via summary (total 32386):

----------------
 Active        0
     M1    10043
     M2    14431
     M3     5310
     M4     1760
     M5      557
     M6      171
     M7      112
     M8        2
     M9        0
----------------
           32386


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 32 violations.
    elapsed time = 00:00:00, memory = 4011.35 (MB).
    Completing 20% with 21 violations.
    elapsed time = 00:00:00, memory = 4011.35 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:01, memory = 4011.35 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:01, memory = 4011.35 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:01, memory = 4011.35 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:01, memory = 4011.35 (MB).
    Completing 70% with 17 violations.
    elapsed time = 00:00:01, memory = 4011.35 (MB).
    Completing 80% with 16 violations.
    elapsed time = 00:00:02, memory = 4011.35 (MB).
    Completing 90% with 16 violations.
    elapsed time = 00:00:02, memory = 4011.35 (MB).
    Completing 100% with 16 violations.
    elapsed time = 00:00:02, memory = 4011.35 (MB).
[INFO DRT-0199]   Number of violations = 16.
Viol/Layer          V3     M5
CutSpcTbl            1      0
EOL                  0      1
Metal Spacing        0     11
Short                0      1
eolKeepOut           0      2
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 4011.35 (MB), peak = 4854.34 (MB)
Total wire length = 66165 um.
Total wire length on LAYER M1 = 38 um.
Total wire length on LAYER M2 = 21346 um.
Total wire length on LAYER M3 = 28242 um.
Total wire length on LAYER M4 = 9541 um.
Total wire length on LAYER M5 = 4117 um.
Total wire length on LAYER M6 = 1594 um.
Total wire length on LAYER M7 = 573 um.
Total wire length on LAYER M8 = 699 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32386.
Up-via summary (total 32386):

----------------
 Active        0
     M1    10045
     M2    14431
     M3     5310
     M4     1756
     M5      555
     M6      175
     M7      112
     M8        2
     M9        0
----------------
           32386


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 16 violations.
    elapsed time = 00:00:00, memory = 4011.35 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 4011.35 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:01, memory = 4011.45 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:01, memory = 4011.45 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:01, memory = 4011.45 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:01, memory = 4011.45 (MB).
    Completing 70% with 15 violations.
    elapsed time = 00:00:01, memory = 4011.45 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:02, memory = 4011.49 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:02, memory = 4011.49 (MB).
    Completing 100% with 15 violations.
    elapsed time = 00:00:02, memory = 4011.49 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer          V3     M5
CutSpcTbl            1      0
EOL                  0      1
Metal Spacing        0     10
Short                0      1
eolKeepOut           0      2
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:03, memory = 4011.49 (MB), peak = 4854.34 (MB)
Total wire length = 66166 um.
Total wire length on LAYER M1 = 38 um.
Total wire length on LAYER M2 = 21346 um.
Total wire length on LAYER M3 = 28242 um.
Total wire length on LAYER M4 = 9541 um.
Total wire length on LAYER M5 = 4118 um.
Total wire length on LAYER M6 = 1594 um.
Total wire length on LAYER M7 = 573 um.
Total wire length on LAYER M8 = 699 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32394.
Up-via summary (total 32394):

----------------
 Active        0
     M1    10047
     M2    14431
     M3     5308
     M4     1756
     M5      559
     M6      179
     M7      112
     M8        2
     M9        0
----------------
           32394


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 4011.49 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:01, memory = 4011.48 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:01, memory = 4011.48 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:01, memory = 4011.48 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:01, memory = 4011.48 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:01, memory = 4011.48 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:02, memory = 4011.41 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:02, memory = 4011.41 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:02, memory = 4011.41 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:02, memory = 4011.41 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer          M5
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:03, memory = 4011.41 (MB), peak = 4854.34 (MB)
Total wire length = 66165 um.
Total wire length on LAYER M1 = 38 um.
Total wire length on LAYER M2 = 21346 um.
Total wire length on LAYER M3 = 28240 um.
Total wire length on LAYER M4 = 9539 um.
Total wire length on LAYER M5 = 4117 um.
Total wire length on LAYER M6 = 1594 um.
Total wire length on LAYER M7 = 575 um.
Total wire length on LAYER M8 = 699 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32388.
Up-via summary (total 32388):

----------------
 Active        0
     M1    10049
     M2    14430
     M3     5299
     M4     1754
     M5      563
     M6      179
     M7      112
     M8        2
     M9        0
----------------
           32388


[INFO DRT-0195] Start 21st optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:01, memory = 4011.41 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer          M5
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4011.41 (MB), peak = 4854.34 (MB)
Total wire length = 66165 um.
Total wire length on LAYER M1 = 38 um.
Total wire length on LAYER M2 = 21346 um.
Total wire length on LAYER M3 = 28240 um.
Total wire length on LAYER M4 = 9539 um.
Total wire length on LAYER M5 = 4117 um.
Total wire length on LAYER M6 = 1594 um.
Total wire length on LAYER M7 = 575 um.
Total wire length on LAYER M8 = 699 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32388.
Up-via summary (total 32388):

----------------
 Active        0
     M1    10049
     M2    14430
     M3     5299
     M4     1754
     M5      563
     M6      179
     M7      112
     M8        2
     M9        0
----------------
           32388


[INFO DRT-0195] Start 22nd optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:01, memory = 4011.41 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer          M5
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4011.41 (MB), peak = 4854.34 (MB)
Total wire length = 66165 um.
Total wire length on LAYER M1 = 38 um.
Total wire length on LAYER M2 = 21346 um.
Total wire length on LAYER M3 = 28240 um.
Total wire length on LAYER M4 = 9539 um.
Total wire length on LAYER M5 = 4117 um.
Total wire length on LAYER M6 = 1594 um.
Total wire length on LAYER M7 = 575 um.
Total wire length on LAYER M8 = 699 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32388.
Up-via summary (total 32388):

----------------
 Active        0
     M1    10049
     M2    14430
     M3     5299
     M4     1754
     M5      563
     M6      179
     M7      112
     M8        2
     M9        0
----------------
           32388


[INFO DRT-0195] Start 23rd optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 4011.41 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 4011.41 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 4011.41 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M5
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4011.41 (MB), peak = 4854.34 (MB)
Total wire length = 66165 um.
Total wire length on LAYER M1 = 39 um.
Total wire length on LAYER M2 = 21347 um.
Total wire length on LAYER M3 = 28241 um.
Total wire length on LAYER M4 = 9539 um.
Total wire length on LAYER M5 = 4117 um.
Total wire length on LAYER M6 = 1594 um.
Total wire length on LAYER M7 = 575 um.
Total wire length on LAYER M8 = 699 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32398.
Up-via summary (total 32398):

----------------
 Active        0
     M1    10051
     M2    14434
     M3     5303
     M4     1754
     M5      563
     M6      179
     M7      112
     M8        2
     M9        0
----------------
           32398


[INFO DRT-0195] Start 24th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M5
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4011.41 (MB), peak = 4854.34 (MB)
Total wire length = 66165 um.
Total wire length on LAYER M1 = 39 um.
Total wire length on LAYER M2 = 21347 um.
Total wire length on LAYER M3 = 28241 um.
Total wire length on LAYER M4 = 9538 um.
Total wire length on LAYER M5 = 4117 um.
Total wire length on LAYER M6 = 1594 um.
Total wire length on LAYER M7 = 575 um.
Total wire length on LAYER M8 = 699 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32398.
Up-via summary (total 32398):

----------------
 Active        0
     M1    10051
     M2    14434
     M3     5303
     M4     1754
     M5      563
     M6      179
     M7      112
     M8        2
     M9        0
----------------
           32398


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4011.41 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:01, memory = 4011.41 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:01, memory = 4011.41 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:01, memory = 4011.41 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 4011.41 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 4011.41 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 4011.41 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4011.41 (MB), peak = 4854.34 (MB)
Total wire length = 66170 um.
Total wire length on LAYER M1 = 39 um.
Total wire length on LAYER M2 = 21351 um.
Total wire length on LAYER M3 = 28244 um.
Total wire length on LAYER M4 = 9539 um.
Total wire length on LAYER M5 = 4116 um.
Total wire length on LAYER M6 = 1591 um.
Total wire length on LAYER M7 = 575 um.
Total wire length on LAYER M8 = 699 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32432.
Up-via summary (total 32432):

----------------
 Active        0
     M1    10053
     M2    14449
     M3     5305
     M4     1766
     M5      562
     M6      183
     M7      112
     M8        2
     M9        0
----------------
           32432


[INFO DRT-0198] Complete detail routing.
Total wire length = 66170 um.
Total wire length on LAYER M1 = 39 um.
Total wire length on LAYER M2 = 21351 um.
Total wire length on LAYER M3 = 28244 um.
Total wire length on LAYER M4 = 9539 um.
Total wire length on LAYER M5 = 4116 um.
Total wire length on LAYER M6 = 1591 um.
Total wire length on LAYER M7 = 575 um.
Total wire length on LAYER M8 = 699 um.
Total wire length on LAYER M9 = 12 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 32432.
Up-via summary (total 32432):

----------------
 Active        0
     M1    10053
     M2    14449
     M3     5305
     M4     1766
     M5      562
     M6      183
     M7      112
     M8        2
     M9        0
----------------
           32432


[INFO DRT-0267] cpu time = 00:42:38, elapsed time = 00:07:55, memory = 4011.41 (MB), peak = 4854.34 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 8:12.85[h:]min:sec. CPU time: user 2532.33 sys 106.65 (535%). Peak memory: 4970844KB.
Running fillcell.tcl, stage 5_3_fillcell
[WARNING STA-0450] virtual clock clk can not be propagated.
filler_placement FILLERxp5_ASAP7_75t_R FILLER_ASAP7_75t_R DECAPx1_ASAP7_75t_R DECAPx2_ASAP7_75t_R DECAPx4_ASAP7_75t_R DECAPx6_ASAP7_75t_R DECAPx10_ASAP7_75t_R
[INFO DPL-0001] Placed 289129 filler instances.
Elapsed time: 0:04.68[h:]min:sec. CPU time: user 4.00 sys 0.58 (98%). Peak memory: 1272500KB.
cp ./results/asap7/riscv_v_bypass/base/5_3_fillcell.odb ./results/asap7/riscv_v_bypass/base/5_route.odb
cp ./results/asap7/riscv_v_bypass/base/4_cts.sdc ./results/asap7/riscv_v_bypass/base/5_route.sdc
Running density_fill.tcl, stage 6_1_fill
exec cp ./results/asap7/riscv_v_bypass/base/5_route.odb ./results/asap7/riscv_v_bypass/base/6_1_fill.odb
Elapsed time: 0:02.18[h:]min:sec. CPU time: user 1.80 sys 0.29 (95%). Peak memory: 366316KB.
cp ./results/asap7/riscv_v_bypass/base/5_route.sdc ./results/asap7/riscv_v_bypass/base/6_1_fill.sdc
Running final_report.tcl, stage 6_report
[WARNING STA-0450] virtual clock clk can not be propagated.
Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0435] Reading extraction model file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation riscv_v_bypass (max_merge_res 50.0) ...
[INFO RCX-0040] Final 25300 rc segments
[INFO RCX-0439] Coupling Cap extraction riscv_v_bypass ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0442] 12% of 91651 wires extracted
[INFO RCX-0442] 20% of 91651 wires extracted
[INFO RCX-0442] 29% of 91651 wires extracted
[INFO RCX-0442] 42% of 91651 wires extracted
[INFO RCX-0442] 51% of 91651 wires extracted
[INFO RCX-0442] 60% of 91651 wires extracted
[INFO RCX-0442] 86% of 91651 wires extracted
[INFO RCX-0442] 92% of 91651 wires extracted
[INFO RCX-0442] 100% of 91651 wires extracted
[INFO RCX-0045] Extract 3433 nets, 28731 rsegs, 28731 caps, 42363 ccs
[INFO RCX-0443] 3433 nets finished
[INFO PSM-0040] All shapes on net VDD are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VDD
Corner           : default
Supply voltage   : 7.70e-01 V
Worstcase voltage: 7.69e-01 V
Average voltage  : 7.70e-01 V
Average IR drop  : 1.73e-04 V
Worstcase IR drop: 7.66e-04 V
Percentage drop  : 0.10 %
######################################
[INFO PSM-0040] All shapes on net VSS are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VSS
Corner           : default
Supply voltage   : 0.00e+00 V
Worstcase voltage: 7.67e-04 V
Average voltage  : 1.74e-04 V
Average IR drop  : 1.74e-04 V
Worstcase IR drop: 7.67e-04 V
Percentage drop  : 0.10 %
######################################
Cell type report:                       Count       Area
  Fill cell                            289129   89307.53
  Tap cell                               8892     259.29
  Timing Repair Buffer                   1154     147.10
  Inverter                                 29       2.00
  Multi-Input combinational cell         1601     185.09
  Total                                300805   89901.01
Report metrics stage 6, finish...
No registers in design

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 593 u^2 1% utilization.
Elapsed time: 4:16.78[h:]min:sec. CPU time: user 253.61 sys 2.70 (99%). Peak memory: 4450728KB.
cp ./results/asap7/riscv_v_bypass/base/5_route.sdc ./results/asap7/riscv_v_bypass/base/6_final.sdc
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /usr/bin/klayout -zz -rd design_name=riscv_v_bypass \
        -rd in_def=./results/asap7/riscv_v_bypass/base/6_final.def \
        -rd in_files="/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds  " \
        -rd seal_file="" \
        -rd out_file=./results/asap7/riscv_v_bypass/base/6_1_merged.gds \
        -rd tech_file=./objects/asap7/riscv_v_bypass/base/klayout.lyt \
        -rd layer_map= \
        -r /home/ubuntu/mbucio/tools/openROAD/flow/util/def2stream.py) 2>&1 | tee ./logs/asap7/riscv_v_bypass/base/6_1_merge.log
[INFO] Reporting cells prior to loading DEF ...
[INFO] Reading DEF ...
[INFO] Clearing cells...
[INFO] Merging GDS/OAS files...
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds
[INFO] Copying toplevel cell 'riscv_v_bypass'
[INFO] Checking for missing cell from GDS/OAS...
[INFO] Found GDS_ALLOW_EMPTY variable.
[INFO] All LEF cells have matching GDS/OAS cells
[INFO] Checking for orphan cell in the final layout...
[INFO] No orphan cells
[INFO] Writing out GDS/OAS './results/asap7/riscv_v_bypass/base/6_1_merged.gds'
Elapsed time: 0:05.04[h:]min:sec. CPU time: user 4.66 sys 0.38 (99%). Peak memory: 925708KB.
cp results/asap7/riscv_v_bypass/base/6_1_merged.gds results/asap7/riscv_v_bypass/base/6_final.gds
./logs/asap7/riscv_v_bypass/base
Log                            Elapsed seconds Peak Memory/MB
1_1_yosys                                    4            141
1_1_yosys_canonicalize                       0             83
1_1_yosys_hier_report                        0             12
2_1_floorplan                                2            219
2_2_floorplan_io                             1            211
2_3_floorplan_tdms                           0             97
2_4_floorplan_macro                          1            209
2_5_floorplan_tapcell                        1            212
2_6_floorplan_pdn                            3            241
3_1_place_gp_skip_io                        74            447
3_2_place_iop                                1            232
3_3_place_gp                                80           1279
3_4_place_resized                            3            493
3_5_place_dp                                 5           1107
4_1_cts                                      6           1422
5_1_grt                                     11           1988
5_2_route                                  492           4854
5_3_fillcell                                 4           1242
6_1_fill                                     2            357
6_1_merge                                    5            904
6_report                                   256           4346
Total                                      951           4854
