Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Sep  8 16:55:35 2021
| Host         : DESKTOP-JBGI6VD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_example_timing_summary_routed.rpt -warn_on_violation -rpx vga_example_timing_summary_routed.rpx
| Design       : vga_example
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[0][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[0][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[0][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[0][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[0][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[0][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[0][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[0][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[0][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[0][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[10][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[10][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[10][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[10][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[10][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[10][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[10][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[10][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[10][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[10][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[11][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[11][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[11][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[11][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[11][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[11][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[11][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[11][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[11][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[11][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[12][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[12][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[12][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[12][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[12][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[12][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[12][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[12][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[12][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[12][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[13][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[13][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[13][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[13][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[13][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[13][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[13][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[13][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[13][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[13][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[14][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[14][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[14][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[14][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[14][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[14][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[14][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[14][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[14][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[14][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[15][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[15][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[15][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[15][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[15][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[15][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[15][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[15][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[15][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[15][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[16][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[16][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[16][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[16][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[16][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[16][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[16][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[16][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[16][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[16][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[17][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[17][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[17][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[17][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[17][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[17][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[17][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[17][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[17][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[17][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[18][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[18][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[18][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[18][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[18][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[18][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[18][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[18][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[18][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[18][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[19][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[19][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[19][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[19][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[19][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[19][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[19][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[19][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[19][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[19][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[1][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[1][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[1][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[1][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[1][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[1][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[1][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[1][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[1][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[1][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[2][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[2][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[2][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[2][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[2][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[2][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[2][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[2][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[2][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[2][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[3][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[3][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[3][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[3][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[3][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[3][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[3][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[3][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[3][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[3][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[4][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[4][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[4][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[4][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[4][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[4][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[4][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[4][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[4][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[4][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[5][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[5][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[5][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[5][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[5][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[5][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[5][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[5][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[5][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[5][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[6][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[6][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[6][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[6][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[6][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[6][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[6][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[6][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[6][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[6][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[7][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[7][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[7][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[7][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[7][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[7][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[7][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[7][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[7][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[7][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[8][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[8][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[8][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[8][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[8][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[8][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[8][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[8][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[8][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[8][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[9][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[9][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[9][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[9][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[9][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[9][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[9][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[9][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[9][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_fallen_blocks/my_reg_reg[9][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_rect_ctl/block_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_rect_ctl/block_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_rect_ctl/block_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_rect_ctl/block_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_rect_ctl/block_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_rect_ctl/rot_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_rect_ctl/rot_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_rect_ctl/xpos_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_rect_ctl/xpos_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_rect_ctl/xpos_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_rect_ctl/xpos_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_rect_ctl/ypos_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_rect_ctl/ypos_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_rect_ctl/ypos_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_rect_ctl/ypos_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_rect_ctl/ypos_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.624    -4173.302                    490                 1087        0.090        0.000                      0                 1087        3.000        0.000                       0                   716  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk75MHz_clk_wiz_0  {0.000 6.667}      13.333          75.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk75MHz_clk_wiz_0      -10.624    -4173.302                    490                 1087        0.090        0.000                      0                 1087        5.417        0.000                       0                   712  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_my/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_my/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_my/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_my/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_my/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_my/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk75MHz_clk_wiz_0
  To Clock:  clk75MHz_clk_wiz_0

Setup :          490  Failing Endpoints,  Worst Slack      -10.624ns,  Total Violation    -4173.302ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.624ns  (required time - arrival time)
  Source:                 my_fallen_blocks/level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            my_fallen_blocks/my_reg_reg[16][0]/D
                            (rising edge-triggered cell FDRE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk75MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk75MHz_clk_wiz_0 rise@13.333ns - clk75MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.919ns  (logic 10.122ns (42.318%)  route 13.797ns (57.682%))
  Logic Levels:           39  (CARRY4=23 LUT2=1 LUT3=5 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 11.785 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         1.565    -0.947    my_fallen_blocks/pclk
    SLICE_X39Y3          FDRE                                         r  my_fallen_blocks/level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_fallen_blocks/level_reg[0]/Q
                         net (fo=56, routed)          0.732     0.241    my_fallen_blocks/Q[0]
    SLICE_X37Y4          LUT3 (Prop_lut3_I0_O)        0.124     0.365 r  my_fallen_blocks/state[1]_i_201/O
                         net (fo=1, routed)           0.000     0.365    my_fallen_blocks/state[1]_i_201_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.592 f  my_fallen_blocks/state_reg[1]_i_121/O[1]
                         net (fo=5, routed)           1.074     1.666    my_fallen_blocks/state_reg[1]_i_121_n_6
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.303     1.969 r  my_fallen_blocks/state[1]_i_120/O
                         net (fo=23, routed)          0.665     2.634    my_fallen_blocks/state[1]_i_120_n_0
    SLICE_X33Y1          LUT4 (Prop_lut4_I1_O)        0.124     2.758 r  my_fallen_blocks/state[1]_i_263/O
                         net (fo=1, routed)           0.000     2.758    my_fallen_blocks/state[1]_i_263_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.159 r  my_fallen_blocks/state_reg[1]_i_148/CO[3]
                         net (fo=1, routed)           0.000     3.159    my_fallen_blocks/state_reg[1]_i_148_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.398 r  my_fallen_blocks/state_reg[1]_i_147/O[2]
                         net (fo=40, routed)          1.167     4.564    my_fallen_blocks/state_nxt30_out[9]
    SLICE_X39Y2          LUT3 (Prop_lut3_I1_O)        0.302     4.866 r  my_fallen_blocks/state[1]_i_385/O
                         net (fo=3, routed)           0.546     5.413    my_rect_ctl/level_reg[2][3]
    SLICE_X38Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.809 r  my_rect_ctl/state_reg[1]_i_670/CO[3]
                         net (fo=1, routed)           0.000     5.809    my_rect_ctl/state_reg[1]_i_670_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.926 r  my_rect_ctl/state_reg[1]_i_636/CO[3]
                         net (fo=1, routed)           0.000     5.926    my_rect_ctl/state_reg[1]_i_636_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.249 r  my_rect_ctl/state_reg[1]_i_580/O[1]
                         net (fo=3, routed)           0.642     6.891    my_rect_ctl/state_reg[1]_i_580_n_6
    SLICE_X32Y4          LUT3 (Prop_lut3_I2_O)        0.306     7.197 r  my_rect_ctl/state[1]_i_564/O
                         net (fo=1, routed)           0.733     7.930    my_rect_ctl/state[1]_i_564_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.328 r  my_rect_ctl/state_reg[1]_i_485/CO[3]
                         net (fo=1, routed)           0.000     8.328    my_rect_ctl/state_reg[1]_i_485_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  my_rect_ctl/state_reg[1]_i_374/CO[3]
                         net (fo=1, routed)           0.000     8.442    my_rect_ctl/state_reg[1]_i_374_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.776 r  my_rect_ctl/state_reg[1]_i_362/O[1]
                         net (fo=3, routed)           0.705     9.481    my_rect_ctl/state_reg[1]_i_362_n_6
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.303     9.784 r  my_rect_ctl/state[1]_i_278/O
                         net (fo=1, routed)           0.527    10.311    my_rect_ctl/state[1]_i_278_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.709 r  my_rect_ctl/state_reg[1]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.709    my_rect_ctl/state_reg[1]_i_163_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.823 r  my_rect_ctl/state_reg[1]_i_159/CO[3]
                         net (fo=1, routed)           0.000    10.823    my_rect_ctl/state_reg[1]_i_159_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.136 r  my_rect_ctl/state_reg[1]_i_94/O[3]
                         net (fo=6, routed)           0.793    11.929    my_rect_ctl/state_reg[1]_i_94_n_4
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.306    12.235 r  my_rect_ctl/state[1]_i_534/O
                         net (fo=1, routed)           0.000    12.235    my_rect_ctl/state[1]_i_534_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.785 r  my_rect_ctl/state_reg[1]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.785    my_rect_ctl/state_reg[1]_i_428_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.899 r  my_rect_ctl/state_reg[1]_i_339/CO[3]
                         net (fo=1, routed)           0.000    12.899    my_rect_ctl/state_reg[1]_i_339_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  my_rect_ctl/state_reg[1]_i_191/O[0]
                         net (fo=3, routed)           0.981    14.102    my_rect_ctl/state_reg[1]_i_191_n_7
    SLICE_X32Y9          LUT4 (Prop_lut4_I2_O)        0.299    14.401 r  my_rect_ctl/state[1]_i_351/O
                         net (fo=1, routed)           0.000    14.401    my_rect_ctl/state[1]_i_351_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.951 r  my_rect_ctl/state_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.951    my_rect_ctl/state_reg[1]_i_203_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.065 r  my_rect_ctl/state_reg[1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    15.065    my_rect_ctl/state_reg[1]_i_122_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.179 r  my_rect_ctl/state_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    15.179    my_rect_ctl/state_reg[1]_i_49_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.407 r  my_rect_ctl/state_reg[1]_i_23/CO[2]
                         net (fo=12, routed)          0.499    15.906    my_rect_ctl/state_reg[1]_i_23_n_1
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.313    16.219 f  my_rect_ctl/state[1]_i_161/O
                         net (fo=1, routed)           0.496    16.715    my_rect_ctl/state_nxt6[3]
    SLICE_X34Y12         LUT6 (Prop_lut6_I1_O)        0.124    16.839 r  my_rect_ctl/state[1]_i_86/O
                         net (fo=1, routed)           0.495    17.334    my_rect_ctl/state[1]_i_86_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.841 r  my_rect_ctl/state_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.841    my_rect_ctl/state_reg[1]_i_35_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  my_rect_ctl/state_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.955    my_rect_ctl/state_reg[1]_i_15_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.069 r  my_rect_ctl/state_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.069    my_rect_ctl/state_reg[1]_i_6_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.297 f  my_rect_ctl/state_reg[1]_i_4/CO[2]
                         net (fo=2, routed)           0.436    18.733    my_rect_ctl/state_nxt5
    SLICE_X36Y14         LUT4 (Prop_lut4_I1_O)        0.313    19.046 f  my_rect_ctl/state[1]_i_2/O
                         net (fo=3, routed)           0.559    19.605    my_rect_ctl/state[1]_i_2_n_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I1_O)        0.124    19.729 r  my_rect_ctl/state[0]_i_2/O
                         net (fo=115, routed)         0.536    20.265    my_rect_ctl/state_nxt[0]
    SLICE_X38Y13         LUT3 (Prop_lut3_I2_O)        0.124    20.389 r  my_rect_ctl/my_reg[19][0]_i_4/O
                         net (fo=57, routed)          0.642    21.031    my_rect_ctl/my_reg[19][0]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124    21.155 r  my_rect_ctl/my_reg[19][1]_i_3/O
                         net (fo=145, routed)         1.073    22.228    my_rect_ctl/my_reg_reg[0][9]_0
    SLICE_X46Y7          LUT5 (Prop_lut5_I0_O)        0.124    22.352 r  my_rect_ctl/my_reg[16][0]_i_2/O
                         net (fo=1, routed)           0.496    22.848    my_fallen_blocks/ypos_reg[0]_11
    SLICE_X46Y7          LUT5 (Prop_lut5_I2_O)        0.124    22.972 r  my_fallen_blocks/my_reg[16][0]_i_1/O
                         net (fo=1, routed)           0.000    22.972    my_fallen_blocks/my_reg[16][0]_i_1_n_0
    SLICE_X46Y7          FDRE                                         r  my_fallen_blocks/my_reg_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    10.247    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.338 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         1.447    11.785    my_fallen_blocks/pclk
    SLICE_X46Y7          FDRE                                         r  my_fallen_blocks/my_reg_reg[16][0]/C
                         clock pessimism              0.564    12.349    
                         clock uncertainty           -0.078    12.271    
    SLICE_X46Y7          FDRE (Setup_fdre_C_D)        0.077    12.348    my_fallen_blocks/my_reg_reg[16][0]
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                         -22.972    
  -------------------------------------------------------------------
                         slack                                -10.624    

Slack (VIOLATED) :        -10.491ns  (required time - arrival time)
  Source:                 my_fallen_blocks/level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            my_fallen_blocks/my_reg_reg[12][7]/D
                            (rising edge-triggered cell FDRE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk75MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk75MHz_clk_wiz_0 rise@13.333ns - clk75MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.737ns  (logic 10.122ns (42.643%)  route 13.615ns (57.357%))
  Logic Levels:           39  (CARRY4=23 LUT2=1 LUT3=5 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 11.784 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         1.565    -0.947    my_fallen_blocks/pclk
    SLICE_X39Y3          FDRE                                         r  my_fallen_blocks/level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_fallen_blocks/level_reg[0]/Q
                         net (fo=56, routed)          0.732     0.241    my_fallen_blocks/Q[0]
    SLICE_X37Y4          LUT3 (Prop_lut3_I0_O)        0.124     0.365 r  my_fallen_blocks/state[1]_i_201/O
                         net (fo=1, routed)           0.000     0.365    my_fallen_blocks/state[1]_i_201_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.592 f  my_fallen_blocks/state_reg[1]_i_121/O[1]
                         net (fo=5, routed)           1.074     1.666    my_fallen_blocks/state_reg[1]_i_121_n_6
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.303     1.969 r  my_fallen_blocks/state[1]_i_120/O
                         net (fo=23, routed)          0.665     2.634    my_fallen_blocks/state[1]_i_120_n_0
    SLICE_X33Y1          LUT4 (Prop_lut4_I1_O)        0.124     2.758 r  my_fallen_blocks/state[1]_i_263/O
                         net (fo=1, routed)           0.000     2.758    my_fallen_blocks/state[1]_i_263_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.159 r  my_fallen_blocks/state_reg[1]_i_148/CO[3]
                         net (fo=1, routed)           0.000     3.159    my_fallen_blocks/state_reg[1]_i_148_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.398 r  my_fallen_blocks/state_reg[1]_i_147/O[2]
                         net (fo=40, routed)          1.167     4.564    my_fallen_blocks/state_nxt30_out[9]
    SLICE_X39Y2          LUT3 (Prop_lut3_I1_O)        0.302     4.866 r  my_fallen_blocks/state[1]_i_385/O
                         net (fo=3, routed)           0.546     5.413    my_rect_ctl/level_reg[2][3]
    SLICE_X38Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.809 r  my_rect_ctl/state_reg[1]_i_670/CO[3]
                         net (fo=1, routed)           0.000     5.809    my_rect_ctl/state_reg[1]_i_670_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.926 r  my_rect_ctl/state_reg[1]_i_636/CO[3]
                         net (fo=1, routed)           0.000     5.926    my_rect_ctl/state_reg[1]_i_636_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.249 r  my_rect_ctl/state_reg[1]_i_580/O[1]
                         net (fo=3, routed)           0.642     6.891    my_rect_ctl/state_reg[1]_i_580_n_6
    SLICE_X32Y4          LUT3 (Prop_lut3_I2_O)        0.306     7.197 r  my_rect_ctl/state[1]_i_564/O
                         net (fo=1, routed)           0.733     7.930    my_rect_ctl/state[1]_i_564_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.328 r  my_rect_ctl/state_reg[1]_i_485/CO[3]
                         net (fo=1, routed)           0.000     8.328    my_rect_ctl/state_reg[1]_i_485_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  my_rect_ctl/state_reg[1]_i_374/CO[3]
                         net (fo=1, routed)           0.000     8.442    my_rect_ctl/state_reg[1]_i_374_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.776 r  my_rect_ctl/state_reg[1]_i_362/O[1]
                         net (fo=3, routed)           0.705     9.481    my_rect_ctl/state_reg[1]_i_362_n_6
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.303     9.784 r  my_rect_ctl/state[1]_i_278/O
                         net (fo=1, routed)           0.527    10.311    my_rect_ctl/state[1]_i_278_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.709 r  my_rect_ctl/state_reg[1]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.709    my_rect_ctl/state_reg[1]_i_163_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.823 r  my_rect_ctl/state_reg[1]_i_159/CO[3]
                         net (fo=1, routed)           0.000    10.823    my_rect_ctl/state_reg[1]_i_159_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.136 r  my_rect_ctl/state_reg[1]_i_94/O[3]
                         net (fo=6, routed)           0.793    11.929    my_rect_ctl/state_reg[1]_i_94_n_4
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.306    12.235 r  my_rect_ctl/state[1]_i_534/O
                         net (fo=1, routed)           0.000    12.235    my_rect_ctl/state[1]_i_534_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.785 r  my_rect_ctl/state_reg[1]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.785    my_rect_ctl/state_reg[1]_i_428_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.899 r  my_rect_ctl/state_reg[1]_i_339/CO[3]
                         net (fo=1, routed)           0.000    12.899    my_rect_ctl/state_reg[1]_i_339_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  my_rect_ctl/state_reg[1]_i_191/O[0]
                         net (fo=3, routed)           0.981    14.102    my_rect_ctl/state_reg[1]_i_191_n_7
    SLICE_X32Y9          LUT4 (Prop_lut4_I2_O)        0.299    14.401 r  my_rect_ctl/state[1]_i_351/O
                         net (fo=1, routed)           0.000    14.401    my_rect_ctl/state[1]_i_351_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.951 r  my_rect_ctl/state_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.951    my_rect_ctl/state_reg[1]_i_203_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.065 r  my_rect_ctl/state_reg[1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    15.065    my_rect_ctl/state_reg[1]_i_122_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.179 r  my_rect_ctl/state_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    15.179    my_rect_ctl/state_reg[1]_i_49_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.407 r  my_rect_ctl/state_reg[1]_i_23/CO[2]
                         net (fo=12, routed)          0.499    15.906    my_rect_ctl/state_reg[1]_i_23_n_1
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.313    16.219 f  my_rect_ctl/state[1]_i_161/O
                         net (fo=1, routed)           0.496    16.715    my_rect_ctl/state_nxt6[3]
    SLICE_X34Y12         LUT6 (Prop_lut6_I1_O)        0.124    16.839 r  my_rect_ctl/state[1]_i_86/O
                         net (fo=1, routed)           0.495    17.334    my_rect_ctl/state[1]_i_86_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.841 r  my_rect_ctl/state_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.841    my_rect_ctl/state_reg[1]_i_35_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  my_rect_ctl/state_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.955    my_rect_ctl/state_reg[1]_i_15_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.069 r  my_rect_ctl/state_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.069    my_rect_ctl/state_reg[1]_i_6_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.297 f  my_rect_ctl/state_reg[1]_i_4/CO[2]
                         net (fo=2, routed)           0.436    18.733    my_rect_ctl/state_nxt5
    SLICE_X36Y14         LUT4 (Prop_lut4_I1_O)        0.313    19.046 f  my_rect_ctl/state[1]_i_2/O
                         net (fo=3, routed)           0.559    19.605    my_rect_ctl/state[1]_i_2_n_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I1_O)        0.124    19.729 r  my_rect_ctl/state[0]_i_2/O
                         net (fo=115, routed)         0.536    20.265    my_rect_ctl/state_nxt[0]
    SLICE_X38Y13         LUT3 (Prop_lut3_I2_O)        0.124    20.389 r  my_rect_ctl/my_reg[19][0]_i_4/O
                         net (fo=57, routed)          0.642    21.031    my_rect_ctl/my_reg[19][0]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124    21.155 r  my_rect_ctl/my_reg[19][1]_i_3/O
                         net (fo=145, routed)         0.895    22.049    my_rect_ctl/my_reg_reg[0][9]_0
    SLICE_X44Y9          LUT4 (Prop_lut4_I0_O)        0.124    22.173 r  my_rect_ctl/my_reg[12][7]_i_2/O
                         net (fo=1, routed)           0.493    22.666    my_fallen_blocks/ypos_reg[0]_21
    SLICE_X44Y9          LUT5 (Prop_lut5_I3_O)        0.124    22.790 r  my_fallen_blocks/my_reg[12][7]_i_1/O
                         net (fo=1, routed)           0.000    22.790    my_fallen_blocks/my_reg[12][7]_i_1_n_0
    SLICE_X44Y9          FDRE                                         r  my_fallen_blocks/my_reg_reg[12][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    10.247    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.338 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         1.446    11.784    my_fallen_blocks/pclk
    SLICE_X44Y9          FDRE                                         r  my_fallen_blocks/my_reg_reg[12][7]/C
                         clock pessimism              0.564    12.348    
                         clock uncertainty           -0.078    12.270    
    SLICE_X44Y9          FDRE (Setup_fdre_C_D)        0.029    12.299    my_fallen_blocks/my_reg_reg[12][7]
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                         -22.790    
  -------------------------------------------------------------------
                         slack                                -10.491    

Slack (VIOLATED) :        -10.487ns  (required time - arrival time)
  Source:                 my_fallen_blocks/level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            my_fallen_blocks/my_reg_reg[16][6]/D
                            (rising edge-triggered cell FDRE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk75MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk75MHz_clk_wiz_0 rise@13.333ns - clk75MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.733ns  (logic 10.122ns (42.650%)  route 13.611ns (57.350%))
  Logic Levels:           39  (CARRY4=23 LUT2=1 LUT3=5 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 11.784 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         1.565    -0.947    my_fallen_blocks/pclk
    SLICE_X39Y3          FDRE                                         r  my_fallen_blocks/level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_fallen_blocks/level_reg[0]/Q
                         net (fo=56, routed)          0.732     0.241    my_fallen_blocks/Q[0]
    SLICE_X37Y4          LUT3 (Prop_lut3_I0_O)        0.124     0.365 r  my_fallen_blocks/state[1]_i_201/O
                         net (fo=1, routed)           0.000     0.365    my_fallen_blocks/state[1]_i_201_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.592 f  my_fallen_blocks/state_reg[1]_i_121/O[1]
                         net (fo=5, routed)           1.074     1.666    my_fallen_blocks/state_reg[1]_i_121_n_6
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.303     1.969 r  my_fallen_blocks/state[1]_i_120/O
                         net (fo=23, routed)          0.665     2.634    my_fallen_blocks/state[1]_i_120_n_0
    SLICE_X33Y1          LUT4 (Prop_lut4_I1_O)        0.124     2.758 r  my_fallen_blocks/state[1]_i_263/O
                         net (fo=1, routed)           0.000     2.758    my_fallen_blocks/state[1]_i_263_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.159 r  my_fallen_blocks/state_reg[1]_i_148/CO[3]
                         net (fo=1, routed)           0.000     3.159    my_fallen_blocks/state_reg[1]_i_148_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.398 r  my_fallen_blocks/state_reg[1]_i_147/O[2]
                         net (fo=40, routed)          1.167     4.564    my_fallen_blocks/state_nxt30_out[9]
    SLICE_X39Y2          LUT3 (Prop_lut3_I1_O)        0.302     4.866 r  my_fallen_blocks/state[1]_i_385/O
                         net (fo=3, routed)           0.546     5.413    my_rect_ctl/level_reg[2][3]
    SLICE_X38Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.809 r  my_rect_ctl/state_reg[1]_i_670/CO[3]
                         net (fo=1, routed)           0.000     5.809    my_rect_ctl/state_reg[1]_i_670_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.926 r  my_rect_ctl/state_reg[1]_i_636/CO[3]
                         net (fo=1, routed)           0.000     5.926    my_rect_ctl/state_reg[1]_i_636_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.249 r  my_rect_ctl/state_reg[1]_i_580/O[1]
                         net (fo=3, routed)           0.642     6.891    my_rect_ctl/state_reg[1]_i_580_n_6
    SLICE_X32Y4          LUT3 (Prop_lut3_I2_O)        0.306     7.197 r  my_rect_ctl/state[1]_i_564/O
                         net (fo=1, routed)           0.733     7.930    my_rect_ctl/state[1]_i_564_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.328 r  my_rect_ctl/state_reg[1]_i_485/CO[3]
                         net (fo=1, routed)           0.000     8.328    my_rect_ctl/state_reg[1]_i_485_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  my_rect_ctl/state_reg[1]_i_374/CO[3]
                         net (fo=1, routed)           0.000     8.442    my_rect_ctl/state_reg[1]_i_374_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.776 r  my_rect_ctl/state_reg[1]_i_362/O[1]
                         net (fo=3, routed)           0.705     9.481    my_rect_ctl/state_reg[1]_i_362_n_6
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.303     9.784 r  my_rect_ctl/state[1]_i_278/O
                         net (fo=1, routed)           0.527    10.311    my_rect_ctl/state[1]_i_278_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.709 r  my_rect_ctl/state_reg[1]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.709    my_rect_ctl/state_reg[1]_i_163_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.823 r  my_rect_ctl/state_reg[1]_i_159/CO[3]
                         net (fo=1, routed)           0.000    10.823    my_rect_ctl/state_reg[1]_i_159_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.136 r  my_rect_ctl/state_reg[1]_i_94/O[3]
                         net (fo=6, routed)           0.793    11.929    my_rect_ctl/state_reg[1]_i_94_n_4
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.306    12.235 r  my_rect_ctl/state[1]_i_534/O
                         net (fo=1, routed)           0.000    12.235    my_rect_ctl/state[1]_i_534_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.785 r  my_rect_ctl/state_reg[1]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.785    my_rect_ctl/state_reg[1]_i_428_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.899 r  my_rect_ctl/state_reg[1]_i_339/CO[3]
                         net (fo=1, routed)           0.000    12.899    my_rect_ctl/state_reg[1]_i_339_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  my_rect_ctl/state_reg[1]_i_191/O[0]
                         net (fo=3, routed)           0.981    14.102    my_rect_ctl/state_reg[1]_i_191_n_7
    SLICE_X32Y9          LUT4 (Prop_lut4_I2_O)        0.299    14.401 r  my_rect_ctl/state[1]_i_351/O
                         net (fo=1, routed)           0.000    14.401    my_rect_ctl/state[1]_i_351_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.951 r  my_rect_ctl/state_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.951    my_rect_ctl/state_reg[1]_i_203_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.065 r  my_rect_ctl/state_reg[1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    15.065    my_rect_ctl/state_reg[1]_i_122_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.179 r  my_rect_ctl/state_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    15.179    my_rect_ctl/state_reg[1]_i_49_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.407 r  my_rect_ctl/state_reg[1]_i_23/CO[2]
                         net (fo=12, routed)          0.499    15.906    my_rect_ctl/state_reg[1]_i_23_n_1
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.313    16.219 f  my_rect_ctl/state[1]_i_161/O
                         net (fo=1, routed)           0.496    16.715    my_rect_ctl/state_nxt6[3]
    SLICE_X34Y12         LUT6 (Prop_lut6_I1_O)        0.124    16.839 r  my_rect_ctl/state[1]_i_86/O
                         net (fo=1, routed)           0.495    17.334    my_rect_ctl/state[1]_i_86_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.841 r  my_rect_ctl/state_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.841    my_rect_ctl/state_reg[1]_i_35_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  my_rect_ctl/state_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.955    my_rect_ctl/state_reg[1]_i_15_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.069 r  my_rect_ctl/state_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.069    my_rect_ctl/state_reg[1]_i_6_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.297 f  my_rect_ctl/state_reg[1]_i_4/CO[2]
                         net (fo=2, routed)           0.436    18.733    my_rect_ctl/state_nxt5
    SLICE_X36Y14         LUT4 (Prop_lut4_I1_O)        0.313    19.046 f  my_rect_ctl/state[1]_i_2/O
                         net (fo=3, routed)           0.559    19.605    my_rect_ctl/state[1]_i_2_n_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I1_O)        0.124    19.729 r  my_rect_ctl/state[0]_i_2/O
                         net (fo=115, routed)         0.536    20.265    my_rect_ctl/state_nxt[0]
    SLICE_X38Y13         LUT3 (Prop_lut3_I2_O)        0.124    20.389 r  my_rect_ctl/my_reg[19][0]_i_4/O
                         net (fo=57, routed)          0.642    21.031    my_rect_ctl/my_reg[19][0]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124    21.155 r  my_rect_ctl/my_reg[19][1]_i_3/O
                         net (fo=145, routed)         0.980    22.135    my_rect_ctl/my_reg_reg[0][9]_0
    SLICE_X43Y7          LUT5 (Prop_lut5_I0_O)        0.124    22.259 r  my_rect_ctl/my_reg[16][6]_i_2/O
                         net (fo=1, routed)           0.403    22.662    my_fallen_blocks/ypos_reg[0]_17
    SLICE_X43Y7          LUT5 (Prop_lut5_I3_O)        0.124    22.786 r  my_fallen_blocks/my_reg[16][6]_i_1/O
                         net (fo=1, routed)           0.000    22.786    my_fallen_blocks/my_reg[16][6]_i_1_n_0
    SLICE_X43Y7          FDRE                                         r  my_fallen_blocks/my_reg_reg[16][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    10.247    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.338 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         1.446    11.784    my_fallen_blocks/pclk
    SLICE_X43Y7          FDRE                                         r  my_fallen_blocks/my_reg_reg[16][6]/C
                         clock pessimism              0.564    12.348    
                         clock uncertainty           -0.078    12.270    
    SLICE_X43Y7          FDRE (Setup_fdre_C_D)        0.029    12.299    my_fallen_blocks/my_reg_reg[16][6]
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                         -22.786    
  -------------------------------------------------------------------
                         slack                                -10.487    

Slack (VIOLATED) :        -10.456ns  (required time - arrival time)
  Source:                 my_fallen_blocks/level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            my_fallen_blocks/points_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk75MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk75MHz_clk_wiz_0 rise@13.333ns - clk75MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.473ns  (logic 9.998ns (42.594%)  route 13.475ns (57.406%))
  Logic Levels:           38  (CARRY4=23 LUT2=1 LUT3=5 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 11.789 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         1.565    -0.947    my_fallen_blocks/pclk
    SLICE_X39Y3          FDRE                                         r  my_fallen_blocks/level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_fallen_blocks/level_reg[0]/Q
                         net (fo=56, routed)          0.732     0.241    my_fallen_blocks/Q[0]
    SLICE_X37Y4          LUT3 (Prop_lut3_I0_O)        0.124     0.365 r  my_fallen_blocks/state[1]_i_201/O
                         net (fo=1, routed)           0.000     0.365    my_fallen_blocks/state[1]_i_201_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.592 f  my_fallen_blocks/state_reg[1]_i_121/O[1]
                         net (fo=5, routed)           1.074     1.666    my_fallen_blocks/state_reg[1]_i_121_n_6
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.303     1.969 r  my_fallen_blocks/state[1]_i_120/O
                         net (fo=23, routed)          0.665     2.634    my_fallen_blocks/state[1]_i_120_n_0
    SLICE_X33Y1          LUT4 (Prop_lut4_I1_O)        0.124     2.758 r  my_fallen_blocks/state[1]_i_263/O
                         net (fo=1, routed)           0.000     2.758    my_fallen_blocks/state[1]_i_263_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.159 r  my_fallen_blocks/state_reg[1]_i_148/CO[3]
                         net (fo=1, routed)           0.000     3.159    my_fallen_blocks/state_reg[1]_i_148_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.398 r  my_fallen_blocks/state_reg[1]_i_147/O[2]
                         net (fo=40, routed)          1.167     4.564    my_fallen_blocks/state_nxt30_out[9]
    SLICE_X39Y2          LUT3 (Prop_lut3_I1_O)        0.302     4.866 r  my_fallen_blocks/state[1]_i_385/O
                         net (fo=3, routed)           0.546     5.413    my_rect_ctl/level_reg[2][3]
    SLICE_X38Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.809 r  my_rect_ctl/state_reg[1]_i_670/CO[3]
                         net (fo=1, routed)           0.000     5.809    my_rect_ctl/state_reg[1]_i_670_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.926 r  my_rect_ctl/state_reg[1]_i_636/CO[3]
                         net (fo=1, routed)           0.000     5.926    my_rect_ctl/state_reg[1]_i_636_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.249 r  my_rect_ctl/state_reg[1]_i_580/O[1]
                         net (fo=3, routed)           0.642     6.891    my_rect_ctl/state_reg[1]_i_580_n_6
    SLICE_X32Y4          LUT3 (Prop_lut3_I2_O)        0.306     7.197 r  my_rect_ctl/state[1]_i_564/O
                         net (fo=1, routed)           0.733     7.930    my_rect_ctl/state[1]_i_564_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.328 r  my_rect_ctl/state_reg[1]_i_485/CO[3]
                         net (fo=1, routed)           0.000     8.328    my_rect_ctl/state_reg[1]_i_485_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  my_rect_ctl/state_reg[1]_i_374/CO[3]
                         net (fo=1, routed)           0.000     8.442    my_rect_ctl/state_reg[1]_i_374_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.776 r  my_rect_ctl/state_reg[1]_i_362/O[1]
                         net (fo=3, routed)           0.705     9.481    my_rect_ctl/state_reg[1]_i_362_n_6
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.303     9.784 r  my_rect_ctl/state[1]_i_278/O
                         net (fo=1, routed)           0.527    10.311    my_rect_ctl/state[1]_i_278_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.709 r  my_rect_ctl/state_reg[1]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.709    my_rect_ctl/state_reg[1]_i_163_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.823 r  my_rect_ctl/state_reg[1]_i_159/CO[3]
                         net (fo=1, routed)           0.000    10.823    my_rect_ctl/state_reg[1]_i_159_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.136 r  my_rect_ctl/state_reg[1]_i_94/O[3]
                         net (fo=6, routed)           0.793    11.929    my_rect_ctl/state_reg[1]_i_94_n_4
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.306    12.235 r  my_rect_ctl/state[1]_i_534/O
                         net (fo=1, routed)           0.000    12.235    my_rect_ctl/state[1]_i_534_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.785 r  my_rect_ctl/state_reg[1]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.785    my_rect_ctl/state_reg[1]_i_428_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.899 r  my_rect_ctl/state_reg[1]_i_339/CO[3]
                         net (fo=1, routed)           0.000    12.899    my_rect_ctl/state_reg[1]_i_339_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  my_rect_ctl/state_reg[1]_i_191/O[0]
                         net (fo=3, routed)           0.981    14.102    my_rect_ctl/state_reg[1]_i_191_n_7
    SLICE_X32Y9          LUT4 (Prop_lut4_I2_O)        0.299    14.401 r  my_rect_ctl/state[1]_i_351/O
                         net (fo=1, routed)           0.000    14.401    my_rect_ctl/state[1]_i_351_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.951 r  my_rect_ctl/state_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.951    my_rect_ctl/state_reg[1]_i_203_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.065 r  my_rect_ctl/state_reg[1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    15.065    my_rect_ctl/state_reg[1]_i_122_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.179 r  my_rect_ctl/state_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    15.179    my_rect_ctl/state_reg[1]_i_49_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.407 r  my_rect_ctl/state_reg[1]_i_23/CO[2]
                         net (fo=12, routed)          0.499    15.906    my_rect_ctl/state_reg[1]_i_23_n_1
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.313    16.219 f  my_rect_ctl/state[1]_i_161/O
                         net (fo=1, routed)           0.496    16.715    my_rect_ctl/state_nxt6[3]
    SLICE_X34Y12         LUT6 (Prop_lut6_I1_O)        0.124    16.839 r  my_rect_ctl/state[1]_i_86/O
                         net (fo=1, routed)           0.495    17.334    my_rect_ctl/state[1]_i_86_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.841 r  my_rect_ctl/state_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.841    my_rect_ctl/state_reg[1]_i_35_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  my_rect_ctl/state_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.955    my_rect_ctl/state_reg[1]_i_15_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.069 r  my_rect_ctl/state_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.069    my_rect_ctl/state_reg[1]_i_6_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.297 f  my_rect_ctl/state_reg[1]_i_4/CO[2]
                         net (fo=2, routed)           0.436    18.733    my_rect_ctl/state_nxt5
    SLICE_X36Y14         LUT4 (Prop_lut4_I1_O)        0.313    19.046 f  my_rect_ctl/state[1]_i_2/O
                         net (fo=3, routed)           0.559    19.605    my_rect_ctl/state[1]_i_2_n_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I1_O)        0.124    19.729 r  my_rect_ctl/state[0]_i_2/O
                         net (fo=115, routed)         0.536    20.265    my_rect_ctl/state_nxt[0]
    SLICE_X38Y13         LUT3 (Prop_lut3_I2_O)        0.124    20.389 r  my_rect_ctl/my_reg[19][0]_i_4/O
                         net (fo=57, routed)          0.642    21.031    my_rect_ctl/my_reg[19][0]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124    21.155 r  my_rect_ctl/my_reg[19][1]_i_3/O
                         net (fo=145, routed)         0.714    21.868    my_fallen_blocks/state_reg[0]
    SLICE_X49Y8          LUT6 (Prop_lut6_I4_O)        0.124    21.992 r  my_fallen_blocks/points[0]_i_1/O
                         net (fo=20, routed)          0.534    22.526    my_fallen_blocks/points0
    SLICE_X48Y6          FDRE                                         r  my_fallen_blocks/points_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    10.247    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.338 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         1.451    11.789    my_fallen_blocks/pclk
    SLICE_X48Y6          FDRE                                         r  my_fallen_blocks/points_reg[0]/C
                         clock pessimism              0.564    12.353    
                         clock uncertainty           -0.078    12.275    
    SLICE_X48Y6          FDRE (Setup_fdre_C_CE)      -0.205    12.070    my_fallen_blocks/points_reg[0]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                         -22.526    
  -------------------------------------------------------------------
                         slack                                -10.456    

Slack (VIOLATED) :        -10.456ns  (required time - arrival time)
  Source:                 my_fallen_blocks/level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            my_fallen_blocks/points_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk75MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk75MHz_clk_wiz_0 rise@13.333ns - clk75MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.473ns  (logic 9.998ns (42.594%)  route 13.475ns (57.406%))
  Logic Levels:           38  (CARRY4=23 LUT2=1 LUT3=5 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 11.789 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         1.565    -0.947    my_fallen_blocks/pclk
    SLICE_X39Y3          FDRE                                         r  my_fallen_blocks/level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_fallen_blocks/level_reg[0]/Q
                         net (fo=56, routed)          0.732     0.241    my_fallen_blocks/Q[0]
    SLICE_X37Y4          LUT3 (Prop_lut3_I0_O)        0.124     0.365 r  my_fallen_blocks/state[1]_i_201/O
                         net (fo=1, routed)           0.000     0.365    my_fallen_blocks/state[1]_i_201_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.592 f  my_fallen_blocks/state_reg[1]_i_121/O[1]
                         net (fo=5, routed)           1.074     1.666    my_fallen_blocks/state_reg[1]_i_121_n_6
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.303     1.969 r  my_fallen_blocks/state[1]_i_120/O
                         net (fo=23, routed)          0.665     2.634    my_fallen_blocks/state[1]_i_120_n_0
    SLICE_X33Y1          LUT4 (Prop_lut4_I1_O)        0.124     2.758 r  my_fallen_blocks/state[1]_i_263/O
                         net (fo=1, routed)           0.000     2.758    my_fallen_blocks/state[1]_i_263_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.159 r  my_fallen_blocks/state_reg[1]_i_148/CO[3]
                         net (fo=1, routed)           0.000     3.159    my_fallen_blocks/state_reg[1]_i_148_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.398 r  my_fallen_blocks/state_reg[1]_i_147/O[2]
                         net (fo=40, routed)          1.167     4.564    my_fallen_blocks/state_nxt30_out[9]
    SLICE_X39Y2          LUT3 (Prop_lut3_I1_O)        0.302     4.866 r  my_fallen_blocks/state[1]_i_385/O
                         net (fo=3, routed)           0.546     5.413    my_rect_ctl/level_reg[2][3]
    SLICE_X38Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.809 r  my_rect_ctl/state_reg[1]_i_670/CO[3]
                         net (fo=1, routed)           0.000     5.809    my_rect_ctl/state_reg[1]_i_670_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.926 r  my_rect_ctl/state_reg[1]_i_636/CO[3]
                         net (fo=1, routed)           0.000     5.926    my_rect_ctl/state_reg[1]_i_636_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.249 r  my_rect_ctl/state_reg[1]_i_580/O[1]
                         net (fo=3, routed)           0.642     6.891    my_rect_ctl/state_reg[1]_i_580_n_6
    SLICE_X32Y4          LUT3 (Prop_lut3_I2_O)        0.306     7.197 r  my_rect_ctl/state[1]_i_564/O
                         net (fo=1, routed)           0.733     7.930    my_rect_ctl/state[1]_i_564_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.328 r  my_rect_ctl/state_reg[1]_i_485/CO[3]
                         net (fo=1, routed)           0.000     8.328    my_rect_ctl/state_reg[1]_i_485_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  my_rect_ctl/state_reg[1]_i_374/CO[3]
                         net (fo=1, routed)           0.000     8.442    my_rect_ctl/state_reg[1]_i_374_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.776 r  my_rect_ctl/state_reg[1]_i_362/O[1]
                         net (fo=3, routed)           0.705     9.481    my_rect_ctl/state_reg[1]_i_362_n_6
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.303     9.784 r  my_rect_ctl/state[1]_i_278/O
                         net (fo=1, routed)           0.527    10.311    my_rect_ctl/state[1]_i_278_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.709 r  my_rect_ctl/state_reg[1]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.709    my_rect_ctl/state_reg[1]_i_163_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.823 r  my_rect_ctl/state_reg[1]_i_159/CO[3]
                         net (fo=1, routed)           0.000    10.823    my_rect_ctl/state_reg[1]_i_159_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.136 r  my_rect_ctl/state_reg[1]_i_94/O[3]
                         net (fo=6, routed)           0.793    11.929    my_rect_ctl/state_reg[1]_i_94_n_4
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.306    12.235 r  my_rect_ctl/state[1]_i_534/O
                         net (fo=1, routed)           0.000    12.235    my_rect_ctl/state[1]_i_534_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.785 r  my_rect_ctl/state_reg[1]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.785    my_rect_ctl/state_reg[1]_i_428_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.899 r  my_rect_ctl/state_reg[1]_i_339/CO[3]
                         net (fo=1, routed)           0.000    12.899    my_rect_ctl/state_reg[1]_i_339_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  my_rect_ctl/state_reg[1]_i_191/O[0]
                         net (fo=3, routed)           0.981    14.102    my_rect_ctl/state_reg[1]_i_191_n_7
    SLICE_X32Y9          LUT4 (Prop_lut4_I2_O)        0.299    14.401 r  my_rect_ctl/state[1]_i_351/O
                         net (fo=1, routed)           0.000    14.401    my_rect_ctl/state[1]_i_351_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.951 r  my_rect_ctl/state_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.951    my_rect_ctl/state_reg[1]_i_203_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.065 r  my_rect_ctl/state_reg[1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    15.065    my_rect_ctl/state_reg[1]_i_122_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.179 r  my_rect_ctl/state_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    15.179    my_rect_ctl/state_reg[1]_i_49_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.407 r  my_rect_ctl/state_reg[1]_i_23/CO[2]
                         net (fo=12, routed)          0.499    15.906    my_rect_ctl/state_reg[1]_i_23_n_1
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.313    16.219 f  my_rect_ctl/state[1]_i_161/O
                         net (fo=1, routed)           0.496    16.715    my_rect_ctl/state_nxt6[3]
    SLICE_X34Y12         LUT6 (Prop_lut6_I1_O)        0.124    16.839 r  my_rect_ctl/state[1]_i_86/O
                         net (fo=1, routed)           0.495    17.334    my_rect_ctl/state[1]_i_86_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.841 r  my_rect_ctl/state_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.841    my_rect_ctl/state_reg[1]_i_35_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  my_rect_ctl/state_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.955    my_rect_ctl/state_reg[1]_i_15_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.069 r  my_rect_ctl/state_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.069    my_rect_ctl/state_reg[1]_i_6_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.297 f  my_rect_ctl/state_reg[1]_i_4/CO[2]
                         net (fo=2, routed)           0.436    18.733    my_rect_ctl/state_nxt5
    SLICE_X36Y14         LUT4 (Prop_lut4_I1_O)        0.313    19.046 f  my_rect_ctl/state[1]_i_2/O
                         net (fo=3, routed)           0.559    19.605    my_rect_ctl/state[1]_i_2_n_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I1_O)        0.124    19.729 r  my_rect_ctl/state[0]_i_2/O
                         net (fo=115, routed)         0.536    20.265    my_rect_ctl/state_nxt[0]
    SLICE_X38Y13         LUT3 (Prop_lut3_I2_O)        0.124    20.389 r  my_rect_ctl/my_reg[19][0]_i_4/O
                         net (fo=57, routed)          0.642    21.031    my_rect_ctl/my_reg[19][0]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124    21.155 r  my_rect_ctl/my_reg[19][1]_i_3/O
                         net (fo=145, routed)         0.714    21.868    my_fallen_blocks/state_reg[0]
    SLICE_X49Y8          LUT6 (Prop_lut6_I4_O)        0.124    21.992 r  my_fallen_blocks/points[0]_i_1/O
                         net (fo=20, routed)          0.534    22.526    my_fallen_blocks/points0
    SLICE_X48Y6          FDRE                                         r  my_fallen_blocks/points_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    10.247    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.338 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         1.451    11.789    my_fallen_blocks/pclk
    SLICE_X48Y6          FDRE                                         r  my_fallen_blocks/points_reg[1]/C
                         clock pessimism              0.564    12.353    
                         clock uncertainty           -0.078    12.275    
    SLICE_X48Y6          FDRE (Setup_fdre_C_CE)      -0.205    12.070    my_fallen_blocks/points_reg[1]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                         -22.526    
  -------------------------------------------------------------------
                         slack                                -10.456    

Slack (VIOLATED) :        -10.456ns  (required time - arrival time)
  Source:                 my_fallen_blocks/level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            my_fallen_blocks/points_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk75MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk75MHz_clk_wiz_0 rise@13.333ns - clk75MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.473ns  (logic 9.998ns (42.594%)  route 13.475ns (57.406%))
  Logic Levels:           38  (CARRY4=23 LUT2=1 LUT3=5 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 11.789 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         1.565    -0.947    my_fallen_blocks/pclk
    SLICE_X39Y3          FDRE                                         r  my_fallen_blocks/level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_fallen_blocks/level_reg[0]/Q
                         net (fo=56, routed)          0.732     0.241    my_fallen_blocks/Q[0]
    SLICE_X37Y4          LUT3 (Prop_lut3_I0_O)        0.124     0.365 r  my_fallen_blocks/state[1]_i_201/O
                         net (fo=1, routed)           0.000     0.365    my_fallen_blocks/state[1]_i_201_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.592 f  my_fallen_blocks/state_reg[1]_i_121/O[1]
                         net (fo=5, routed)           1.074     1.666    my_fallen_blocks/state_reg[1]_i_121_n_6
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.303     1.969 r  my_fallen_blocks/state[1]_i_120/O
                         net (fo=23, routed)          0.665     2.634    my_fallen_blocks/state[1]_i_120_n_0
    SLICE_X33Y1          LUT4 (Prop_lut4_I1_O)        0.124     2.758 r  my_fallen_blocks/state[1]_i_263/O
                         net (fo=1, routed)           0.000     2.758    my_fallen_blocks/state[1]_i_263_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.159 r  my_fallen_blocks/state_reg[1]_i_148/CO[3]
                         net (fo=1, routed)           0.000     3.159    my_fallen_blocks/state_reg[1]_i_148_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.398 r  my_fallen_blocks/state_reg[1]_i_147/O[2]
                         net (fo=40, routed)          1.167     4.564    my_fallen_blocks/state_nxt30_out[9]
    SLICE_X39Y2          LUT3 (Prop_lut3_I1_O)        0.302     4.866 r  my_fallen_blocks/state[1]_i_385/O
                         net (fo=3, routed)           0.546     5.413    my_rect_ctl/level_reg[2][3]
    SLICE_X38Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.809 r  my_rect_ctl/state_reg[1]_i_670/CO[3]
                         net (fo=1, routed)           0.000     5.809    my_rect_ctl/state_reg[1]_i_670_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.926 r  my_rect_ctl/state_reg[1]_i_636/CO[3]
                         net (fo=1, routed)           0.000     5.926    my_rect_ctl/state_reg[1]_i_636_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.249 r  my_rect_ctl/state_reg[1]_i_580/O[1]
                         net (fo=3, routed)           0.642     6.891    my_rect_ctl/state_reg[1]_i_580_n_6
    SLICE_X32Y4          LUT3 (Prop_lut3_I2_O)        0.306     7.197 r  my_rect_ctl/state[1]_i_564/O
                         net (fo=1, routed)           0.733     7.930    my_rect_ctl/state[1]_i_564_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.328 r  my_rect_ctl/state_reg[1]_i_485/CO[3]
                         net (fo=1, routed)           0.000     8.328    my_rect_ctl/state_reg[1]_i_485_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  my_rect_ctl/state_reg[1]_i_374/CO[3]
                         net (fo=1, routed)           0.000     8.442    my_rect_ctl/state_reg[1]_i_374_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.776 r  my_rect_ctl/state_reg[1]_i_362/O[1]
                         net (fo=3, routed)           0.705     9.481    my_rect_ctl/state_reg[1]_i_362_n_6
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.303     9.784 r  my_rect_ctl/state[1]_i_278/O
                         net (fo=1, routed)           0.527    10.311    my_rect_ctl/state[1]_i_278_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.709 r  my_rect_ctl/state_reg[1]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.709    my_rect_ctl/state_reg[1]_i_163_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.823 r  my_rect_ctl/state_reg[1]_i_159/CO[3]
                         net (fo=1, routed)           0.000    10.823    my_rect_ctl/state_reg[1]_i_159_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.136 r  my_rect_ctl/state_reg[1]_i_94/O[3]
                         net (fo=6, routed)           0.793    11.929    my_rect_ctl/state_reg[1]_i_94_n_4
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.306    12.235 r  my_rect_ctl/state[1]_i_534/O
                         net (fo=1, routed)           0.000    12.235    my_rect_ctl/state[1]_i_534_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.785 r  my_rect_ctl/state_reg[1]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.785    my_rect_ctl/state_reg[1]_i_428_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.899 r  my_rect_ctl/state_reg[1]_i_339/CO[3]
                         net (fo=1, routed)           0.000    12.899    my_rect_ctl/state_reg[1]_i_339_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  my_rect_ctl/state_reg[1]_i_191/O[0]
                         net (fo=3, routed)           0.981    14.102    my_rect_ctl/state_reg[1]_i_191_n_7
    SLICE_X32Y9          LUT4 (Prop_lut4_I2_O)        0.299    14.401 r  my_rect_ctl/state[1]_i_351/O
                         net (fo=1, routed)           0.000    14.401    my_rect_ctl/state[1]_i_351_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.951 r  my_rect_ctl/state_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.951    my_rect_ctl/state_reg[1]_i_203_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.065 r  my_rect_ctl/state_reg[1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    15.065    my_rect_ctl/state_reg[1]_i_122_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.179 r  my_rect_ctl/state_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    15.179    my_rect_ctl/state_reg[1]_i_49_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.407 r  my_rect_ctl/state_reg[1]_i_23/CO[2]
                         net (fo=12, routed)          0.499    15.906    my_rect_ctl/state_reg[1]_i_23_n_1
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.313    16.219 f  my_rect_ctl/state[1]_i_161/O
                         net (fo=1, routed)           0.496    16.715    my_rect_ctl/state_nxt6[3]
    SLICE_X34Y12         LUT6 (Prop_lut6_I1_O)        0.124    16.839 r  my_rect_ctl/state[1]_i_86/O
                         net (fo=1, routed)           0.495    17.334    my_rect_ctl/state[1]_i_86_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.841 r  my_rect_ctl/state_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.841    my_rect_ctl/state_reg[1]_i_35_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  my_rect_ctl/state_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.955    my_rect_ctl/state_reg[1]_i_15_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.069 r  my_rect_ctl/state_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.069    my_rect_ctl/state_reg[1]_i_6_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.297 f  my_rect_ctl/state_reg[1]_i_4/CO[2]
                         net (fo=2, routed)           0.436    18.733    my_rect_ctl/state_nxt5
    SLICE_X36Y14         LUT4 (Prop_lut4_I1_O)        0.313    19.046 f  my_rect_ctl/state[1]_i_2/O
                         net (fo=3, routed)           0.559    19.605    my_rect_ctl/state[1]_i_2_n_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I1_O)        0.124    19.729 r  my_rect_ctl/state[0]_i_2/O
                         net (fo=115, routed)         0.536    20.265    my_rect_ctl/state_nxt[0]
    SLICE_X38Y13         LUT3 (Prop_lut3_I2_O)        0.124    20.389 r  my_rect_ctl/my_reg[19][0]_i_4/O
                         net (fo=57, routed)          0.642    21.031    my_rect_ctl/my_reg[19][0]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124    21.155 r  my_rect_ctl/my_reg[19][1]_i_3/O
                         net (fo=145, routed)         0.714    21.868    my_fallen_blocks/state_reg[0]
    SLICE_X49Y8          LUT6 (Prop_lut6_I4_O)        0.124    21.992 r  my_fallen_blocks/points[0]_i_1/O
                         net (fo=20, routed)          0.534    22.526    my_fallen_blocks/points0
    SLICE_X48Y6          FDRE                                         r  my_fallen_blocks/points_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    10.247    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.338 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         1.451    11.789    my_fallen_blocks/pclk
    SLICE_X48Y6          FDRE                                         r  my_fallen_blocks/points_reg[2]/C
                         clock pessimism              0.564    12.353    
                         clock uncertainty           -0.078    12.275    
    SLICE_X48Y6          FDRE (Setup_fdre_C_CE)      -0.205    12.070    my_fallen_blocks/points_reg[2]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                         -22.526    
  -------------------------------------------------------------------
                         slack                                -10.456    

Slack (VIOLATED) :        -10.456ns  (required time - arrival time)
  Source:                 my_fallen_blocks/level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            my_fallen_blocks/points_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk75MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk75MHz_clk_wiz_0 rise@13.333ns - clk75MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.473ns  (logic 9.998ns (42.594%)  route 13.475ns (57.406%))
  Logic Levels:           38  (CARRY4=23 LUT2=1 LUT3=5 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 11.789 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         1.565    -0.947    my_fallen_blocks/pclk
    SLICE_X39Y3          FDRE                                         r  my_fallen_blocks/level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_fallen_blocks/level_reg[0]/Q
                         net (fo=56, routed)          0.732     0.241    my_fallen_blocks/Q[0]
    SLICE_X37Y4          LUT3 (Prop_lut3_I0_O)        0.124     0.365 r  my_fallen_blocks/state[1]_i_201/O
                         net (fo=1, routed)           0.000     0.365    my_fallen_blocks/state[1]_i_201_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.592 f  my_fallen_blocks/state_reg[1]_i_121/O[1]
                         net (fo=5, routed)           1.074     1.666    my_fallen_blocks/state_reg[1]_i_121_n_6
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.303     1.969 r  my_fallen_blocks/state[1]_i_120/O
                         net (fo=23, routed)          0.665     2.634    my_fallen_blocks/state[1]_i_120_n_0
    SLICE_X33Y1          LUT4 (Prop_lut4_I1_O)        0.124     2.758 r  my_fallen_blocks/state[1]_i_263/O
                         net (fo=1, routed)           0.000     2.758    my_fallen_blocks/state[1]_i_263_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.159 r  my_fallen_blocks/state_reg[1]_i_148/CO[3]
                         net (fo=1, routed)           0.000     3.159    my_fallen_blocks/state_reg[1]_i_148_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.398 r  my_fallen_blocks/state_reg[1]_i_147/O[2]
                         net (fo=40, routed)          1.167     4.564    my_fallen_blocks/state_nxt30_out[9]
    SLICE_X39Y2          LUT3 (Prop_lut3_I1_O)        0.302     4.866 r  my_fallen_blocks/state[1]_i_385/O
                         net (fo=3, routed)           0.546     5.413    my_rect_ctl/level_reg[2][3]
    SLICE_X38Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.809 r  my_rect_ctl/state_reg[1]_i_670/CO[3]
                         net (fo=1, routed)           0.000     5.809    my_rect_ctl/state_reg[1]_i_670_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.926 r  my_rect_ctl/state_reg[1]_i_636/CO[3]
                         net (fo=1, routed)           0.000     5.926    my_rect_ctl/state_reg[1]_i_636_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.249 r  my_rect_ctl/state_reg[1]_i_580/O[1]
                         net (fo=3, routed)           0.642     6.891    my_rect_ctl/state_reg[1]_i_580_n_6
    SLICE_X32Y4          LUT3 (Prop_lut3_I2_O)        0.306     7.197 r  my_rect_ctl/state[1]_i_564/O
                         net (fo=1, routed)           0.733     7.930    my_rect_ctl/state[1]_i_564_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.328 r  my_rect_ctl/state_reg[1]_i_485/CO[3]
                         net (fo=1, routed)           0.000     8.328    my_rect_ctl/state_reg[1]_i_485_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  my_rect_ctl/state_reg[1]_i_374/CO[3]
                         net (fo=1, routed)           0.000     8.442    my_rect_ctl/state_reg[1]_i_374_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.776 r  my_rect_ctl/state_reg[1]_i_362/O[1]
                         net (fo=3, routed)           0.705     9.481    my_rect_ctl/state_reg[1]_i_362_n_6
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.303     9.784 r  my_rect_ctl/state[1]_i_278/O
                         net (fo=1, routed)           0.527    10.311    my_rect_ctl/state[1]_i_278_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.709 r  my_rect_ctl/state_reg[1]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.709    my_rect_ctl/state_reg[1]_i_163_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.823 r  my_rect_ctl/state_reg[1]_i_159/CO[3]
                         net (fo=1, routed)           0.000    10.823    my_rect_ctl/state_reg[1]_i_159_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.136 r  my_rect_ctl/state_reg[1]_i_94/O[3]
                         net (fo=6, routed)           0.793    11.929    my_rect_ctl/state_reg[1]_i_94_n_4
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.306    12.235 r  my_rect_ctl/state[1]_i_534/O
                         net (fo=1, routed)           0.000    12.235    my_rect_ctl/state[1]_i_534_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.785 r  my_rect_ctl/state_reg[1]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.785    my_rect_ctl/state_reg[1]_i_428_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.899 r  my_rect_ctl/state_reg[1]_i_339/CO[3]
                         net (fo=1, routed)           0.000    12.899    my_rect_ctl/state_reg[1]_i_339_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  my_rect_ctl/state_reg[1]_i_191/O[0]
                         net (fo=3, routed)           0.981    14.102    my_rect_ctl/state_reg[1]_i_191_n_7
    SLICE_X32Y9          LUT4 (Prop_lut4_I2_O)        0.299    14.401 r  my_rect_ctl/state[1]_i_351/O
                         net (fo=1, routed)           0.000    14.401    my_rect_ctl/state[1]_i_351_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.951 r  my_rect_ctl/state_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.951    my_rect_ctl/state_reg[1]_i_203_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.065 r  my_rect_ctl/state_reg[1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    15.065    my_rect_ctl/state_reg[1]_i_122_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.179 r  my_rect_ctl/state_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    15.179    my_rect_ctl/state_reg[1]_i_49_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.407 r  my_rect_ctl/state_reg[1]_i_23/CO[2]
                         net (fo=12, routed)          0.499    15.906    my_rect_ctl/state_reg[1]_i_23_n_1
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.313    16.219 f  my_rect_ctl/state[1]_i_161/O
                         net (fo=1, routed)           0.496    16.715    my_rect_ctl/state_nxt6[3]
    SLICE_X34Y12         LUT6 (Prop_lut6_I1_O)        0.124    16.839 r  my_rect_ctl/state[1]_i_86/O
                         net (fo=1, routed)           0.495    17.334    my_rect_ctl/state[1]_i_86_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.841 r  my_rect_ctl/state_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.841    my_rect_ctl/state_reg[1]_i_35_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  my_rect_ctl/state_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.955    my_rect_ctl/state_reg[1]_i_15_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.069 r  my_rect_ctl/state_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.069    my_rect_ctl/state_reg[1]_i_6_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.297 f  my_rect_ctl/state_reg[1]_i_4/CO[2]
                         net (fo=2, routed)           0.436    18.733    my_rect_ctl/state_nxt5
    SLICE_X36Y14         LUT4 (Prop_lut4_I1_O)        0.313    19.046 f  my_rect_ctl/state[1]_i_2/O
                         net (fo=3, routed)           0.559    19.605    my_rect_ctl/state[1]_i_2_n_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I1_O)        0.124    19.729 r  my_rect_ctl/state[0]_i_2/O
                         net (fo=115, routed)         0.536    20.265    my_rect_ctl/state_nxt[0]
    SLICE_X38Y13         LUT3 (Prop_lut3_I2_O)        0.124    20.389 r  my_rect_ctl/my_reg[19][0]_i_4/O
                         net (fo=57, routed)          0.642    21.031    my_rect_ctl/my_reg[19][0]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124    21.155 r  my_rect_ctl/my_reg[19][1]_i_3/O
                         net (fo=145, routed)         0.714    21.868    my_fallen_blocks/state_reg[0]
    SLICE_X49Y8          LUT6 (Prop_lut6_I4_O)        0.124    21.992 r  my_fallen_blocks/points[0]_i_1/O
                         net (fo=20, routed)          0.534    22.526    my_fallen_blocks/points0
    SLICE_X48Y6          FDRE                                         r  my_fallen_blocks/points_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    10.247    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.338 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         1.451    11.789    my_fallen_blocks/pclk
    SLICE_X48Y6          FDRE                                         r  my_fallen_blocks/points_reg[3]/C
                         clock pessimism              0.564    12.353    
                         clock uncertainty           -0.078    12.275    
    SLICE_X48Y6          FDRE (Setup_fdre_C_CE)      -0.205    12.070    my_fallen_blocks/points_reg[3]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                         -22.526    
  -------------------------------------------------------------------
                         slack                                -10.456    

Slack (VIOLATED) :        -10.426ns  (required time - arrival time)
  Source:                 my_fallen_blocks/level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            my_fallen_blocks/my_reg_reg[12][5]/D
                            (rising edge-triggered cell FDRE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk75MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk75MHz_clk_wiz_0 rise@13.333ns - clk75MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.725ns  (logic 10.122ns (42.663%)  route 13.603ns (57.337%))
  Logic Levels:           39  (CARRY4=23 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 11.786 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         1.565    -0.947    my_fallen_blocks/pclk
    SLICE_X39Y3          FDRE                                         r  my_fallen_blocks/level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_fallen_blocks/level_reg[0]/Q
                         net (fo=56, routed)          0.732     0.241    my_fallen_blocks/Q[0]
    SLICE_X37Y4          LUT3 (Prop_lut3_I0_O)        0.124     0.365 r  my_fallen_blocks/state[1]_i_201/O
                         net (fo=1, routed)           0.000     0.365    my_fallen_blocks/state[1]_i_201_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.592 f  my_fallen_blocks/state_reg[1]_i_121/O[1]
                         net (fo=5, routed)           1.074     1.666    my_fallen_blocks/state_reg[1]_i_121_n_6
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.303     1.969 r  my_fallen_blocks/state[1]_i_120/O
                         net (fo=23, routed)          0.665     2.634    my_fallen_blocks/state[1]_i_120_n_0
    SLICE_X33Y1          LUT4 (Prop_lut4_I1_O)        0.124     2.758 r  my_fallen_blocks/state[1]_i_263/O
                         net (fo=1, routed)           0.000     2.758    my_fallen_blocks/state[1]_i_263_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.159 r  my_fallen_blocks/state_reg[1]_i_148/CO[3]
                         net (fo=1, routed)           0.000     3.159    my_fallen_blocks/state_reg[1]_i_148_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.398 r  my_fallen_blocks/state_reg[1]_i_147/O[2]
                         net (fo=40, routed)          1.167     4.564    my_fallen_blocks/state_nxt30_out[9]
    SLICE_X39Y2          LUT3 (Prop_lut3_I1_O)        0.302     4.866 r  my_fallen_blocks/state[1]_i_385/O
                         net (fo=3, routed)           0.546     5.413    my_rect_ctl/level_reg[2][3]
    SLICE_X38Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.809 r  my_rect_ctl/state_reg[1]_i_670/CO[3]
                         net (fo=1, routed)           0.000     5.809    my_rect_ctl/state_reg[1]_i_670_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.926 r  my_rect_ctl/state_reg[1]_i_636/CO[3]
                         net (fo=1, routed)           0.000     5.926    my_rect_ctl/state_reg[1]_i_636_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.249 r  my_rect_ctl/state_reg[1]_i_580/O[1]
                         net (fo=3, routed)           0.642     6.891    my_rect_ctl/state_reg[1]_i_580_n_6
    SLICE_X32Y4          LUT3 (Prop_lut3_I2_O)        0.306     7.197 r  my_rect_ctl/state[1]_i_564/O
                         net (fo=1, routed)           0.733     7.930    my_rect_ctl/state[1]_i_564_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.328 r  my_rect_ctl/state_reg[1]_i_485/CO[3]
                         net (fo=1, routed)           0.000     8.328    my_rect_ctl/state_reg[1]_i_485_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  my_rect_ctl/state_reg[1]_i_374/CO[3]
                         net (fo=1, routed)           0.000     8.442    my_rect_ctl/state_reg[1]_i_374_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.776 r  my_rect_ctl/state_reg[1]_i_362/O[1]
                         net (fo=3, routed)           0.705     9.481    my_rect_ctl/state_reg[1]_i_362_n_6
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.303     9.784 r  my_rect_ctl/state[1]_i_278/O
                         net (fo=1, routed)           0.527    10.311    my_rect_ctl/state[1]_i_278_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.709 r  my_rect_ctl/state_reg[1]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.709    my_rect_ctl/state_reg[1]_i_163_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.823 r  my_rect_ctl/state_reg[1]_i_159/CO[3]
                         net (fo=1, routed)           0.000    10.823    my_rect_ctl/state_reg[1]_i_159_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.136 r  my_rect_ctl/state_reg[1]_i_94/O[3]
                         net (fo=6, routed)           0.793    11.929    my_rect_ctl/state_reg[1]_i_94_n_4
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.306    12.235 r  my_rect_ctl/state[1]_i_534/O
                         net (fo=1, routed)           0.000    12.235    my_rect_ctl/state[1]_i_534_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.785 r  my_rect_ctl/state_reg[1]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.785    my_rect_ctl/state_reg[1]_i_428_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.899 r  my_rect_ctl/state_reg[1]_i_339/CO[3]
                         net (fo=1, routed)           0.000    12.899    my_rect_ctl/state_reg[1]_i_339_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  my_rect_ctl/state_reg[1]_i_191/O[0]
                         net (fo=3, routed)           0.981    14.102    my_rect_ctl/state_reg[1]_i_191_n_7
    SLICE_X32Y9          LUT4 (Prop_lut4_I2_O)        0.299    14.401 r  my_rect_ctl/state[1]_i_351/O
                         net (fo=1, routed)           0.000    14.401    my_rect_ctl/state[1]_i_351_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.951 r  my_rect_ctl/state_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.951    my_rect_ctl/state_reg[1]_i_203_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.065 r  my_rect_ctl/state_reg[1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    15.065    my_rect_ctl/state_reg[1]_i_122_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.179 r  my_rect_ctl/state_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    15.179    my_rect_ctl/state_reg[1]_i_49_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.407 r  my_rect_ctl/state_reg[1]_i_23/CO[2]
                         net (fo=12, routed)          0.499    15.906    my_rect_ctl/state_reg[1]_i_23_n_1
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.313    16.219 f  my_rect_ctl/state[1]_i_161/O
                         net (fo=1, routed)           0.496    16.715    my_rect_ctl/state_nxt6[3]
    SLICE_X34Y12         LUT6 (Prop_lut6_I1_O)        0.124    16.839 r  my_rect_ctl/state[1]_i_86/O
                         net (fo=1, routed)           0.495    17.334    my_rect_ctl/state[1]_i_86_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.841 r  my_rect_ctl/state_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.841    my_rect_ctl/state_reg[1]_i_35_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  my_rect_ctl/state_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.955    my_rect_ctl/state_reg[1]_i_15_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.069 r  my_rect_ctl/state_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.069    my_rect_ctl/state_reg[1]_i_6_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.297 f  my_rect_ctl/state_reg[1]_i_4/CO[2]
                         net (fo=2, routed)           0.436    18.733    my_rect_ctl/state_nxt5
    SLICE_X36Y14         LUT4 (Prop_lut4_I1_O)        0.313    19.046 f  my_rect_ctl/state[1]_i_2/O
                         net (fo=3, routed)           0.559    19.605    my_rect_ctl/state[1]_i_2_n_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I1_O)        0.124    19.729 r  my_rect_ctl/state[0]_i_2/O
                         net (fo=115, routed)         0.536    20.265    my_rect_ctl/state_nxt[0]
    SLICE_X38Y13         LUT3 (Prop_lut3_I2_O)        0.124    20.389 r  my_rect_ctl/my_reg[19][0]_i_4/O
                         net (fo=57, routed)          0.642    21.031    my_rect_ctl/my_reg[19][0]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124    21.155 r  my_rect_ctl/my_reg[19][1]_i_3/O
                         net (fo=145, routed)         0.883    22.037    my_rect_ctl/my_reg_reg[0][9]_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I0_O)        0.124    22.161 r  my_rect_ctl/my_reg[12][5]_i_2/O
                         net (fo=1, routed)           0.493    22.655    my_fallen_blocks/ypos_reg[0]
    SLICE_X46Y5          LUT5 (Prop_lut5_I3_O)        0.124    22.779 r  my_fallen_blocks/my_reg[12][5]_i_1/O
                         net (fo=1, routed)           0.000    22.779    my_fallen_blocks/my_reg[12][5]_i_1_n_0
    SLICE_X46Y5          FDRE                                         r  my_fallen_blocks/my_reg_reg[12][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    10.247    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.338 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         1.448    11.786    my_fallen_blocks/pclk
    SLICE_X46Y5          FDRE                                         r  my_fallen_blocks/my_reg_reg[12][5]/C
                         clock pessimism              0.564    12.350    
                         clock uncertainty           -0.078    12.272    
    SLICE_X46Y5          FDRE (Setup_fdre_C_D)        0.081    12.353    my_fallen_blocks/my_reg_reg[12][5]
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                         -22.779    
  -------------------------------------------------------------------
                         slack                                -10.426    

Slack (VIOLATED) :        -10.375ns  (required time - arrival time)
  Source:                 my_fallen_blocks/level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            my_fallen_blocks/my_reg_reg[16][9]/D
                            (rising edge-triggered cell FDRE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk75MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk75MHz_clk_wiz_0 rise@13.333ns - clk75MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.627ns  (logic 10.122ns (42.840%)  route 13.505ns (57.160%))
  Logic Levels:           39  (CARRY4=23 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 11.788 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         1.565    -0.947    my_fallen_blocks/pclk
    SLICE_X39Y3          FDRE                                         r  my_fallen_blocks/level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_fallen_blocks/level_reg[0]/Q
                         net (fo=56, routed)          0.732     0.241    my_fallen_blocks/Q[0]
    SLICE_X37Y4          LUT3 (Prop_lut3_I0_O)        0.124     0.365 r  my_fallen_blocks/state[1]_i_201/O
                         net (fo=1, routed)           0.000     0.365    my_fallen_blocks/state[1]_i_201_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.592 f  my_fallen_blocks/state_reg[1]_i_121/O[1]
                         net (fo=5, routed)           1.074     1.666    my_fallen_blocks/state_reg[1]_i_121_n_6
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.303     1.969 r  my_fallen_blocks/state[1]_i_120/O
                         net (fo=23, routed)          0.665     2.634    my_fallen_blocks/state[1]_i_120_n_0
    SLICE_X33Y1          LUT4 (Prop_lut4_I1_O)        0.124     2.758 r  my_fallen_blocks/state[1]_i_263/O
                         net (fo=1, routed)           0.000     2.758    my_fallen_blocks/state[1]_i_263_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.159 r  my_fallen_blocks/state_reg[1]_i_148/CO[3]
                         net (fo=1, routed)           0.000     3.159    my_fallen_blocks/state_reg[1]_i_148_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.398 r  my_fallen_blocks/state_reg[1]_i_147/O[2]
                         net (fo=40, routed)          1.167     4.564    my_fallen_blocks/state_nxt30_out[9]
    SLICE_X39Y2          LUT3 (Prop_lut3_I1_O)        0.302     4.866 r  my_fallen_blocks/state[1]_i_385/O
                         net (fo=3, routed)           0.546     5.413    my_rect_ctl/level_reg[2][3]
    SLICE_X38Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.809 r  my_rect_ctl/state_reg[1]_i_670/CO[3]
                         net (fo=1, routed)           0.000     5.809    my_rect_ctl/state_reg[1]_i_670_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.926 r  my_rect_ctl/state_reg[1]_i_636/CO[3]
                         net (fo=1, routed)           0.000     5.926    my_rect_ctl/state_reg[1]_i_636_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.249 r  my_rect_ctl/state_reg[1]_i_580/O[1]
                         net (fo=3, routed)           0.642     6.891    my_rect_ctl/state_reg[1]_i_580_n_6
    SLICE_X32Y4          LUT3 (Prop_lut3_I2_O)        0.306     7.197 r  my_rect_ctl/state[1]_i_564/O
                         net (fo=1, routed)           0.733     7.930    my_rect_ctl/state[1]_i_564_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.328 r  my_rect_ctl/state_reg[1]_i_485/CO[3]
                         net (fo=1, routed)           0.000     8.328    my_rect_ctl/state_reg[1]_i_485_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  my_rect_ctl/state_reg[1]_i_374/CO[3]
                         net (fo=1, routed)           0.000     8.442    my_rect_ctl/state_reg[1]_i_374_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.776 r  my_rect_ctl/state_reg[1]_i_362/O[1]
                         net (fo=3, routed)           0.705     9.481    my_rect_ctl/state_reg[1]_i_362_n_6
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.303     9.784 r  my_rect_ctl/state[1]_i_278/O
                         net (fo=1, routed)           0.527    10.311    my_rect_ctl/state[1]_i_278_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.709 r  my_rect_ctl/state_reg[1]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.709    my_rect_ctl/state_reg[1]_i_163_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.823 r  my_rect_ctl/state_reg[1]_i_159/CO[3]
                         net (fo=1, routed)           0.000    10.823    my_rect_ctl/state_reg[1]_i_159_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.136 r  my_rect_ctl/state_reg[1]_i_94/O[3]
                         net (fo=6, routed)           0.793    11.929    my_rect_ctl/state_reg[1]_i_94_n_4
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.306    12.235 r  my_rect_ctl/state[1]_i_534/O
                         net (fo=1, routed)           0.000    12.235    my_rect_ctl/state[1]_i_534_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.785 r  my_rect_ctl/state_reg[1]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.785    my_rect_ctl/state_reg[1]_i_428_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.899 r  my_rect_ctl/state_reg[1]_i_339/CO[3]
                         net (fo=1, routed)           0.000    12.899    my_rect_ctl/state_reg[1]_i_339_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  my_rect_ctl/state_reg[1]_i_191/O[0]
                         net (fo=3, routed)           0.981    14.102    my_rect_ctl/state_reg[1]_i_191_n_7
    SLICE_X32Y9          LUT4 (Prop_lut4_I2_O)        0.299    14.401 r  my_rect_ctl/state[1]_i_351/O
                         net (fo=1, routed)           0.000    14.401    my_rect_ctl/state[1]_i_351_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.951 r  my_rect_ctl/state_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.951    my_rect_ctl/state_reg[1]_i_203_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.065 r  my_rect_ctl/state_reg[1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    15.065    my_rect_ctl/state_reg[1]_i_122_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.179 r  my_rect_ctl/state_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    15.179    my_rect_ctl/state_reg[1]_i_49_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.407 r  my_rect_ctl/state_reg[1]_i_23/CO[2]
                         net (fo=12, routed)          0.499    15.906    my_rect_ctl/state_reg[1]_i_23_n_1
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.313    16.219 f  my_rect_ctl/state[1]_i_161/O
                         net (fo=1, routed)           0.496    16.715    my_rect_ctl/state_nxt6[3]
    SLICE_X34Y12         LUT6 (Prop_lut6_I1_O)        0.124    16.839 r  my_rect_ctl/state[1]_i_86/O
                         net (fo=1, routed)           0.495    17.334    my_rect_ctl/state[1]_i_86_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.841 r  my_rect_ctl/state_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.841    my_rect_ctl/state_reg[1]_i_35_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  my_rect_ctl/state_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.955    my_rect_ctl/state_reg[1]_i_15_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.069 r  my_rect_ctl/state_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.069    my_rect_ctl/state_reg[1]_i_6_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.297 f  my_rect_ctl/state_reg[1]_i_4/CO[2]
                         net (fo=2, routed)           0.436    18.733    my_rect_ctl/state_nxt5
    SLICE_X36Y14         LUT4 (Prop_lut4_I1_O)        0.313    19.046 f  my_rect_ctl/state[1]_i_2/O
                         net (fo=3, routed)           0.559    19.605    my_rect_ctl/state[1]_i_2_n_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I1_O)        0.124    19.729 r  my_rect_ctl/state[0]_i_2/O
                         net (fo=115, routed)         0.536    20.265    my_rect_ctl/state_nxt[0]
    SLICE_X38Y13         LUT3 (Prop_lut3_I2_O)        0.124    20.389 r  my_rect_ctl/my_reg[19][0]_i_4/O
                         net (fo=57, routed)          0.642    21.031    my_rect_ctl/my_reg[19][0]_i_4_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I0_O)        0.124    21.155 r  my_rect_ctl/my_reg[19][1]_i_3/O
                         net (fo=145, routed)         0.871    22.026    my_rect_ctl/my_reg_reg[0][9]_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I0_O)        0.124    22.150 r  my_rect_ctl/my_reg[16][9]_i_2/O
                         net (fo=1, routed)           0.407    22.557    my_fallen_blocks/ypos_reg[1]_4
    SLICE_X51Y10         LUT5 (Prop_lut5_I3_O)        0.124    22.681 r  my_fallen_blocks/my_reg[16][9]_i_1/O
                         net (fo=1, routed)           0.000    22.681    my_fallen_blocks/my_reg[16][9]_i_1_n_0
    SLICE_X51Y10         FDRE                                         r  my_fallen_blocks/my_reg_reg[16][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    10.247    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.338 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         1.450    11.788    my_fallen_blocks/pclk
    SLICE_X51Y10         FDRE                                         r  my_fallen_blocks/my_reg_reg[16][9]/C
                         clock pessimism              0.564    12.352    
                         clock uncertainty           -0.078    12.274    
    SLICE_X51Y10         FDRE (Setup_fdre_C_D)        0.031    12.305    my_fallen_blocks/my_reg_reg[16][9]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                         -22.681    
  -------------------------------------------------------------------
                         slack                                -10.375    

Slack (VIOLATED) :        -10.358ns  (required time - arrival time)
  Source:                 my_fallen_blocks/level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            my_fallen_blocks/my_reg_reg[7][9]/D
                            (rising edge-triggered cell FDRE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk75MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk75MHz_clk_wiz_0 rise@13.333ns - clk75MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.617ns  (logic 9.998ns (42.333%)  route 13.619ns (57.667%))
  Logic Levels:           38  (CARRY4=23 LUT2=1 LUT3=5 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.783 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         1.565    -0.947    my_fallen_blocks/pclk
    SLICE_X39Y3          FDRE                                         r  my_fallen_blocks/level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_fallen_blocks/level_reg[0]/Q
                         net (fo=56, routed)          0.732     0.241    my_fallen_blocks/Q[0]
    SLICE_X37Y4          LUT3 (Prop_lut3_I0_O)        0.124     0.365 r  my_fallen_blocks/state[1]_i_201/O
                         net (fo=1, routed)           0.000     0.365    my_fallen_blocks/state[1]_i_201_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.592 f  my_fallen_blocks/state_reg[1]_i_121/O[1]
                         net (fo=5, routed)           1.074     1.666    my_fallen_blocks/state_reg[1]_i_121_n_6
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.303     1.969 r  my_fallen_blocks/state[1]_i_120/O
                         net (fo=23, routed)          0.665     2.634    my_fallen_blocks/state[1]_i_120_n_0
    SLICE_X33Y1          LUT4 (Prop_lut4_I1_O)        0.124     2.758 r  my_fallen_blocks/state[1]_i_263/O
                         net (fo=1, routed)           0.000     2.758    my_fallen_blocks/state[1]_i_263_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.159 r  my_fallen_blocks/state_reg[1]_i_148/CO[3]
                         net (fo=1, routed)           0.000     3.159    my_fallen_blocks/state_reg[1]_i_148_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.398 r  my_fallen_blocks/state_reg[1]_i_147/O[2]
                         net (fo=40, routed)          1.167     4.564    my_fallen_blocks/state_nxt30_out[9]
    SLICE_X39Y2          LUT3 (Prop_lut3_I1_O)        0.302     4.866 r  my_fallen_blocks/state[1]_i_385/O
                         net (fo=3, routed)           0.546     5.413    my_rect_ctl/level_reg[2][3]
    SLICE_X38Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.809 r  my_rect_ctl/state_reg[1]_i_670/CO[3]
                         net (fo=1, routed)           0.000     5.809    my_rect_ctl/state_reg[1]_i_670_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.926 r  my_rect_ctl/state_reg[1]_i_636/CO[3]
                         net (fo=1, routed)           0.000     5.926    my_rect_ctl/state_reg[1]_i_636_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.249 r  my_rect_ctl/state_reg[1]_i_580/O[1]
                         net (fo=3, routed)           0.642     6.891    my_rect_ctl/state_reg[1]_i_580_n_6
    SLICE_X32Y4          LUT3 (Prop_lut3_I2_O)        0.306     7.197 r  my_rect_ctl/state[1]_i_564/O
                         net (fo=1, routed)           0.733     7.930    my_rect_ctl/state[1]_i_564_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.328 r  my_rect_ctl/state_reg[1]_i_485/CO[3]
                         net (fo=1, routed)           0.000     8.328    my_rect_ctl/state_reg[1]_i_485_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  my_rect_ctl/state_reg[1]_i_374/CO[3]
                         net (fo=1, routed)           0.000     8.442    my_rect_ctl/state_reg[1]_i_374_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.776 r  my_rect_ctl/state_reg[1]_i_362/O[1]
                         net (fo=3, routed)           0.705     9.481    my_rect_ctl/state_reg[1]_i_362_n_6
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.303     9.784 r  my_rect_ctl/state[1]_i_278/O
                         net (fo=1, routed)           0.527    10.311    my_rect_ctl/state[1]_i_278_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.709 r  my_rect_ctl/state_reg[1]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.709    my_rect_ctl/state_reg[1]_i_163_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.823 r  my_rect_ctl/state_reg[1]_i_159/CO[3]
                         net (fo=1, routed)           0.000    10.823    my_rect_ctl/state_reg[1]_i_159_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.136 r  my_rect_ctl/state_reg[1]_i_94/O[3]
                         net (fo=6, routed)           0.793    11.929    my_rect_ctl/state_reg[1]_i_94_n_4
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.306    12.235 r  my_rect_ctl/state[1]_i_534/O
                         net (fo=1, routed)           0.000    12.235    my_rect_ctl/state[1]_i_534_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.785 r  my_rect_ctl/state_reg[1]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.785    my_rect_ctl/state_reg[1]_i_428_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.899 r  my_rect_ctl/state_reg[1]_i_339/CO[3]
                         net (fo=1, routed)           0.000    12.899    my_rect_ctl/state_reg[1]_i_339_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.121 r  my_rect_ctl/state_reg[1]_i_191/O[0]
                         net (fo=3, routed)           0.981    14.102    my_rect_ctl/state_reg[1]_i_191_n_7
    SLICE_X32Y9          LUT4 (Prop_lut4_I2_O)        0.299    14.401 r  my_rect_ctl/state[1]_i_351/O
                         net (fo=1, routed)           0.000    14.401    my_rect_ctl/state[1]_i_351_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.951 r  my_rect_ctl/state_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.951    my_rect_ctl/state_reg[1]_i_203_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.065 r  my_rect_ctl/state_reg[1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    15.065    my_rect_ctl/state_reg[1]_i_122_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.179 r  my_rect_ctl/state_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    15.179    my_rect_ctl/state_reg[1]_i_49_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.407 r  my_rect_ctl/state_reg[1]_i_23/CO[2]
                         net (fo=12, routed)          0.499    15.906    my_rect_ctl/state_reg[1]_i_23_n_1
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.313    16.219 f  my_rect_ctl/state[1]_i_161/O
                         net (fo=1, routed)           0.496    16.715    my_rect_ctl/state_nxt6[3]
    SLICE_X34Y12         LUT6 (Prop_lut6_I1_O)        0.124    16.839 r  my_rect_ctl/state[1]_i_86/O
                         net (fo=1, routed)           0.495    17.334    my_rect_ctl/state[1]_i_86_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.841 r  my_rect_ctl/state_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.841    my_rect_ctl/state_reg[1]_i_35_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  my_rect_ctl/state_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.955    my_rect_ctl/state_reg[1]_i_15_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.069 r  my_rect_ctl/state_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.069    my_rect_ctl/state_reg[1]_i_6_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.297 f  my_rect_ctl/state_reg[1]_i_4/CO[2]
                         net (fo=2, routed)           0.436    18.733    my_rect_ctl/state_nxt5
    SLICE_X36Y14         LUT4 (Prop_lut4_I1_O)        0.313    19.046 f  my_rect_ctl/state[1]_i_2/O
                         net (fo=3, routed)           0.559    19.605    my_rect_ctl/state[1]_i_2_n_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I1_O)        0.124    19.729 r  my_rect_ctl/state[0]_i_2/O
                         net (fo=115, routed)         0.536    20.265    my_rect_ctl/state_nxt[0]
    SLICE_X38Y13         LUT3 (Prop_lut3_I2_O)        0.124    20.389 r  my_rect_ctl/my_reg[19][0]_i_4/O
                         net (fo=57, routed)          1.077    21.466    my_rect_ctl/my_reg[19][0]_i_4_n_0
    SLICE_X31Y2          LUT6 (Prop_lut6_I0_O)        0.124    21.590 r  my_rect_ctl/my_reg[7][9]_i_2/O
                         net (fo=1, routed)           0.957    22.547    my_fallen_blocks/ypos_reg[0]_23
    SLICE_X39Y6          LUT6 (Prop_lut6_I4_O)        0.124    22.671 r  my_fallen_blocks/my_reg[7][9]_i_1/O
                         net (fo=1, routed)           0.000    22.671    my_fallen_blocks/my_reg[7][9]_i_1_n_0
    SLICE_X39Y6          FDRE                                         r  my_fallen_blocks/my_reg_reg[7][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.666 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    10.247    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.338 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         1.445    11.783    my_fallen_blocks/pclk
    SLICE_X39Y6          FDRE                                         r  my_fallen_blocks/my_reg_reg[7][9]/C
                         clock pessimism              0.579    12.362    
                         clock uncertainty           -0.078    12.284    
    SLICE_X39Y6          FDRE (Setup_fdre_C_D)        0.029    12.313    my_fallen_blocks/my_reg_reg[7][9]
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                         -22.671    
  -------------------------------------------------------------------
                         slack                                -10.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk75MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk75MHz_clk_wiz_0 rise@0.000ns - clk75MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.128%)  route 0.272ns (65.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         0.595    -0.586    uart_2/fifo_tx_unit/pclk
    SLICE_X61Y1          FDCE                                         r  uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.272    -0.173    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/ADDRD0
    SLICE_X60Y1          RAMD32                                       r  uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         0.865    -0.825    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X60Y1          RAMD32                                       r  uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMA/CLK
                         clock pessimism              0.251    -0.573    
    SLICE_X60Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk75MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk75MHz_clk_wiz_0 rise@0.000ns - clk75MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.128%)  route 0.272ns (65.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         0.595    -0.586    uart_2/fifo_tx_unit/pclk
    SLICE_X61Y1          FDCE                                         r  uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.272    -0.173    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/ADDRD0
    SLICE_X60Y1          RAMD32                                       r  uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         0.865    -0.825    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X60Y1          RAMD32                                       r  uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism              0.251    -0.573    
    SLICE_X60Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk75MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk75MHz_clk_wiz_0 rise@0.000ns - clk75MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.128%)  route 0.272ns (65.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         0.595    -0.586    uart_2/fifo_tx_unit/pclk
    SLICE_X61Y1          FDCE                                         r  uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.272    -0.173    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/ADDRD0
    SLICE_X60Y1          RAMD32                                       r  uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         0.865    -0.825    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X60Y1          RAMD32                                       r  uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMB/CLK
                         clock pessimism              0.251    -0.573    
    SLICE_X60Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk75MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk75MHz_clk_wiz_0 rise@0.000ns - clk75MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.128%)  route 0.272ns (65.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         0.595    -0.586    uart_2/fifo_tx_unit/pclk
    SLICE_X61Y1          FDCE                                         r  uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.272    -0.173    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/ADDRD0
    SLICE_X60Y1          RAMD32                                       r  uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         0.865    -0.825    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X60Y1          RAMD32                                       r  uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism              0.251    -0.573    
    SLICE_X60Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk75MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk75MHz_clk_wiz_0 rise@0.000ns - clk75MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.128%)  route 0.272ns (65.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         0.595    -0.586    uart_2/fifo_tx_unit/pclk
    SLICE_X61Y1          FDCE                                         r  uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.272    -0.173    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/ADDRD0
    SLICE_X60Y1          RAMD32                                       r  uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         0.865    -0.825    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X60Y1          RAMD32                                       r  uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMC/CLK
                         clock pessimism              0.251    -0.573    
    SLICE_X60Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk75MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk75MHz_clk_wiz_0 rise@0.000ns - clk75MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.128%)  route 0.272ns (65.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         0.595    -0.586    uart_2/fifo_tx_unit/pclk
    SLICE_X61Y1          FDCE                                         r  uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.272    -0.173    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/ADDRD0
    SLICE_X60Y1          RAMD32                                       r  uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         0.865    -0.825    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X60Y1          RAMD32                                       r  uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism              0.251    -0.573    
    SLICE_X60Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk75MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk75MHz_clk_wiz_0 rise@0.000ns - clk75MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.128%)  route 0.272ns (65.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         0.595    -0.586    uart_2/fifo_tx_unit/pclk
    SLICE_X61Y1          FDCE                                         r  uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.272    -0.173    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/ADDRD0
    SLICE_X60Y1          RAMS32                                       r  uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         0.865    -0.825    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X60Y1          RAMS32                                       r  uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMD/CLK
                         clock pessimism              0.251    -0.573    
    SLICE_X60Y1          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.263    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk75MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk75MHz_clk_wiz_0 rise@0.000ns - clk75MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.128%)  route 0.272ns (65.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         0.595    -0.586    uart_2/fifo_tx_unit/pclk
    SLICE_X61Y1          FDCE                                         r  uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  uart_2/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.272    -0.173    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/ADDRD0
    SLICE_X60Y1          RAMS32                                       r  uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         0.865    -0.825    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X60Y1          RAMS32                                       r  uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMD_D1/CLK
                         clock pessimism              0.251    -0.573    
    SLICE_X60Y1          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.263    uart_2/fifo_tx_unit/array_reg_reg_0_3_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 my_fallen_blocks/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            my_font_rom/char_line_pixels_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk75MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk75MHz_clk_wiz_0 rise@0.000ns - clk75MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.073%)  route 0.220ns (60.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         0.566    -0.615    my_fallen_blocks/pclk
    SLICE_X11Y4          FDRE                                         r  my_fallen_blocks/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  my_fallen_blocks/vcount_out_reg[1]/Q
                         net (fo=2, routed)           0.220    -0.255    my_font_rom/ADDRARDADDR[1]
    RAMB18_X0Y0          RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         0.878    -0.811    my_font_rom/pclk
    RAMB18_X0Y0          RAMB18E1                                     r  my_font_rom/char_line_pixels_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.354    my_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 uart_1/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            uart_1/fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk75MHz_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk75MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk75MHz_clk_wiz_0 rise@0.000ns - clk75MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.412%)  route 0.294ns (67.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         0.594    -0.587    uart_1/fifo_rx_unit/pclk
    SLICE_X65Y9          FDCE                                         r  uart_1/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  uart_1/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.294    -0.152    uart_1/fifo_rx_unit/array_reg_reg_0_3_6_7/ADDRD0
    SLICE_X64Y7          RAMD32                                       r  uart_1/fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk75MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_my/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_my/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_my/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    clk_wiz_0_my/inst/clk75MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_wiz_0_my/inst/clkout2_buf/O
                         net (fo=701, routed)         0.865    -0.825    uart_1/fifo_rx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X64Y7          RAMD32                                       r  uart_1/fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA/CLK
                         clock pessimism              0.253    -0.571    
    SLICE_X64Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.261    uart_1/fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk75MHz_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y0      my_font_rom/char_line_pixels_reg/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         13.333      11.178     BUFGCTRL_X0Y0    clk_wiz_0_my/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         13.333      11.178     BUFHCE_X0Y0      clk_wiz_0_my/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         13.333      11.859     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y0  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X0Y18      b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X9Y19      b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X0Y18      b_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X9Y20      b_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X48Y7      my_fallen_blocks/points_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y0  clk_wiz_0_my/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X64Y8      uart_1/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X64Y8      uart_1/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X64Y8      uart_1/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X64Y8      uart_1/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X64Y8      uart_1/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X64Y8      uart_1/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X64Y8      uart_1/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X64Y8      uart_1/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X64Y7      uart_1/fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X64Y7      uart_1/fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X64Y8      uart_1/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X64Y8      uart_1/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X64Y8      uart_1/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X64Y8      uart_1/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X64Y8      uart_1/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X64Y8      uart_1/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X64Y8      uart_1/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X64Y8      uart_1/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X64Y7      uart_1/fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X64Y7      uart_1/fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_my/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_my/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_my/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_my/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_my/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0_my/inst/mmcm_adv_inst/CLKFBOUT



