[[verilog]]
[[數位乙級]]
陳金森老師
```verilog
// Quartus II Verilog Template
// Binary counter

module no14v(clk,c,seg,sr);

	input clk;
	input [2:0]c;
	output reg [6:0]seg;
	output reg [3:0]sr;


	always @ (posedge clk)begin
		if(sr==0)seg<=1;
		sr=sr<<1;
		if(sr==0)sr=1;
		
		case(sr)
		
			2:begin
				if(c==1)seg<=79;
				if(c==2)seg<=18;
				if(c==4)seg<=6;
			end
			4:begin
				if(c==1)seg<=76;
				if(c==2)seg<=36;
				if(c==4)seg<=32;
			end
			8:begin
				if(c==1)seg<=13;
				if(c==2)seg<=0;
				if(c==4)seg<=4;
			end
			1:begin
				if(c==1)seg<=48;
				if(c==2)seg<=1;
				if(c==4)seg<=72;
			end
		endcase
	end
endmodule

```