\hypertarget{stm32h7xx__ll__adc_8h_source}{}\doxysection{stm32h7xx\+\_\+ll\+\_\+adc.\+h}
\label{stm32h7xx__ll__adc_8h_source}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_ll\_adc.h@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_ll\_adc.h}}
\mbox{\hyperlink{stm32h7xx__ll__adc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00020}00020\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00021}00021\ \textcolor{preprocessor}{\#ifndef\ STM32H7xx\_LL\_ADC\_H}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00022}00022\ \textcolor{preprocessor}{\#define\ STM32H7xx\_LL\_ADC\_H}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00023}00023\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00024}00024\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00025}00025\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00026}00026\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00027}00027\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00028}00028\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00029}00029\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx_8h}{stm32h7xx.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00030}00030\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00035}00035\ \textcolor{preprocessor}{\#if\ defined\ (ADC1)\ ||\ defined\ (ADC2)\ ||\ defined\ (ADC3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00036}00036\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00041}00041\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00042}00042\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00043}00043\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00044}00044\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00049}00049\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ calibration:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00050}00050\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ calibration\ factors\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00051}00051\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00052}00052\ \textcolor{comment}{/*\ To\ select\ into\ literals\ LL\_ADC\_CALIB\_OFFSET,\ LL\_ADC\_CALIB\_LINEARITY,\ ...\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00053}00053\ \textcolor{comment}{/*\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00054}00054\ \textcolor{comment}{/*\ (concatenation\ of\ multiple\ bits\ used\ in\ different\ registers)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00055}00055\ \textcolor{comment}{/*\ -\/\ ADC\ calibration\ configuration:\ configuration\ before\ calibration\ start\ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00056}00056\ \textcolor{comment}{/*\ -\/\ ADC\ calibration\ factors:\ register\ offset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00057}00057\ \textcolor{preprocessor}{\#define\ ADC\_CALIB\_FACTOR\_OFFSET\_REGOFFSET\ \ \ \ (0x00000000UL)\ }\textcolor{comment}{/*\ Register\ CALFACT\ defined\ as\ reference\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00058}00058\ \textcolor{preprocessor}{\#define\ ADC\_CALIB\_FACTOR\_LINEARITY\_REGOFFSET\ (0x00000001UL)\ }\textcolor{comment}{/*\ Register\ CALFACT2\ offset\ vs\ register\ CALFACT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00059}00059\ \textcolor{preprocessor}{\#define\ ADC\_CALIB\_FACTOR\_REGOFFSET\_MASK\ \ \ \ \ \ (ADC\_CALIB\_FACTOR\_OFFSET\_REGOFFSET\ |\ ADC\_CALIB\_FACTOR\_LINEARITY\_REGOFFSET)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00060}00060\ \textcolor{preprocessor}{\#define\ ADC\_CALIB\_MODE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CR\_ADCALLIN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00061}00061\ \textcolor{preprocessor}{\#define\ ADC\_CALIB\_MODE\_BINARY\_MASK\ \ \ \ \ \ \ \ \ \ \ (ADC\_CALIB\_FACTOR\_REGOFFSET\_MASK)\ }\textcolor{comment}{/*\ Mask\ to\ get\ binary\ value\ of\ calibration\ mode:\ 0\ for\ offset,\ 1\ for\ linearity\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00062}00062\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00063}00063\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00064}00064\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ regular\ sequencer:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00065}00065\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_REG\_RANK\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00066}00066\ \textcolor{comment}{/*\ -\/\ sequencer\ register\ offset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00067}00067\ \textcolor{comment}{/*\ -\/\ sequencer\ rank\ bits\ position\ into\ the\ selected\ register\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00068}00068\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00069}00069\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ group\ regular\ sequencer\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00070}00070\ \textcolor{comment}{/*\ (offset\ placed\ into\ a\ spare\ area\ of\ literal\ definition)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00071}00071\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00072}00072\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00073}00073\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00074}00074\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000300UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00075}00075\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00076}00076\ \textcolor{preprocessor}{\#define\ ADC\_REG\_SQRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_SQR2\_REGOFFSET\ |\ ADC\_SQR3\_REGOFFSET\ |\ ADC\_SQR4\_REGOFFSET)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00077}00077\ \textcolor{preprocessor}{\#define\ ADC\_SQRX\_REGOFFSET\_POS\ \ \ \ \ \ \ \ \ \ \ \ \ (8UL)\ }\textcolor{comment}{/*\ Position\ of\ bits\ ADC\_SQRx\_REGOFFSET\ in\ ADC\_REG\_SQRX\_REGOFFSET\_MASK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00078}00078\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_ID\_SQRX\_MASK\ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00079}00079\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00080}00080\ \textcolor{comment}{/*\ Definition\ of\ ADC\ group\ regular\ sequencer\ bits\ information\ to\ be\ inserted\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00081}00081\ \textcolor{comment}{/*\ into\ ADC\ group\ regular\ sequencer\ ranks\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00082}00082\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_1\_SQRX\_BITOFFSET\_POS\ \ (\ 6UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ bitfield\ "{}ADC\_SQR1\_SQ1"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00083}00083\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_2\_SQRX\_BITOFFSET\_POS\ \ (12UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ bitfield\ "{}ADC\_SQR1\_SQ2"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00084}00084\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_3\_SQRX\_BITOFFSET\_POS\ \ (18UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ bitfield\ "{}ADC\_SQR1\_SQ3"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00085}00085\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_4\_SQRX\_BITOFFSET\_POS\ \ (24UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ bitfield\ "{}ADC\_SQR1\_SQ4"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00086}00086\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_5\_SQRX\_BITOFFSET\_POS\ \ (\ 0UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ bitfield\ "{}ADC\_SQR2\_SQ5"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00087}00087\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_6\_SQRX\_BITOFFSET\_POS\ \ (\ 6UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ bitfield\ "{}ADC\_SQR2\_SQ6"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00088}00088\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_7\_SQRX\_BITOFFSET\_POS\ \ (12UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ bitfield\ "{}ADC\_SQR2\_SQ7"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00089}00089\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_8\_SQRX\_BITOFFSET\_POS\ \ (18UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ bitfield\ "{}ADC\_SQR2\_SQ8"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00090}00090\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_9\_SQRX\_BITOFFSET\_POS\ \ (24UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ bitfield\ "{}ADC\_SQR2\_SQ9"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00091}00091\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_10\_SQRX\_BITOFFSET\_POS\ (\ 0UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ bitfield\ "{}ADC\_SQR3\_SQ10"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00092}00092\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_11\_SQRX\_BITOFFSET\_POS\ (\ 6UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ bitfield\ "{}ADC\_SQR3\_SQ11"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00093}00093\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_12\_SQRX\_BITOFFSET\_POS\ (12UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ bitfield\ "{}ADC\_SQR3\_SQ12"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00094}00094\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_13\_SQRX\_BITOFFSET\_POS\ (18UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ bitfield\ "{}ADC\_SQR3\_SQ13"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00095}00095\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_14\_SQRX\_BITOFFSET\_POS\ (24UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ bitfield\ "{}ADC\_SQR3\_SQ14"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00096}00096\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_15\_SQRX\_BITOFFSET\_POS\ (\ 0UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ bitfield\ "{}ADC\_SQR4\_SQ15"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00097}00097\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_16\_SQRX\_BITOFFSET\_POS\ (\ 6UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ bitfield\ "{}ADC\_SQR4\_SQ16"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00098}00098\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00099}00099\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00100}00100\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00101}00101\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ injected\ sequencer:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00102}00102\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_INJ\_RANK\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00103}00103\ \textcolor{comment}{/*\ -\/\ data\ register\ offset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00104}00104\ \textcolor{comment}{/*\ -\/\ sequencer\ rank\ bits\ position\ into\ the\ selected\ register\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00105}00105\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00106}00106\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ group\ injected\ data\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00107}00107\ \textcolor{comment}{/*\ (offset\ placed\ into\ a\ spare\ area\ of\ literal\ definition)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00108}00108\ \textcolor{preprocessor}{\#define\ ADC\_JDR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00109}00109\ \textcolor{preprocessor}{\#define\ ADC\_JDR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00110}00110\ \textcolor{preprocessor}{\#define\ ADC\_JDR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00111}00111\ \textcolor{preprocessor}{\#define\ ADC\_JDR4\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000300UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00112}00112\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00113}00113\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ (ADC\_JDR1\_REGOFFSET\ |\ ADC\_JDR2\_REGOFFSET\ |\ ADC\_JDR3\_REGOFFSET\ |\ ADC\_JDR4\_REGOFFSET)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00114}00114\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK\ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00115}00115\ \textcolor{preprocessor}{\#define\ ADC\_JDRX\_REGOFFSET\_POS\ \ \ \ \ \ \ \ \ \ \ \ \ (8UL)\ }\textcolor{comment}{/*\ Position\ of\ bits\ ADC\_JDRx\_REGOFFSET\ in\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00116}00116\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00117}00117\ \textcolor{comment}{/*\ Definition\ of\ ADC\ group\ injected\ sequencer\ bits\ information\ to\ be\ inserted\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00118}00118\ \textcolor{comment}{/*\ into\ ADC\ group\ injected\ sequencer\ ranks\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00119}00119\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_RANK\_1\_JSQR\_BITOFFSET\_POS\ \ (ADC\_JSQR\_JSQ1\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00120}00120\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_RANK\_2\_JSQR\_BITOFFSET\_POS\ \ (ADC\_JSQR\_JSQ2\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00121}00121\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_RANK\_3\_JSQR\_BITOFFSET\_POS\ \ (ADC\_JSQR\_JSQ3\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00122}00122\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_RANK\_4\_JSQR\_BITOFFSET\_POS\ \ (ADC\_JSQR\_JSQ4\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00123}00123\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00124}00124\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00125}00125\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00126}00126\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ regular\ trigger:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00127}00127\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_REG\_TRIG\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00128}00128\ \textcolor{comment}{/*\ -\/\ regular\ trigger\ source\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00129}00129\ \textcolor{comment}{/*\ -\/\ regular\ trigger\ edge\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00130}00130\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT\ \ \ \ \ \ \ (ADC\_CFGR\_EXTEN\_0)\ }\textcolor{comment}{/*\ Trigger\ edge\ set\ to\ rising\ edge\ (default\ setting\ for\ compatibility\ with\ some\ ADC\ on\ other\ STM32\ families\ having\ this\ setting\ set\ by\ HW\ default\ value)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00131}00131\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00132}00132\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ source\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00133}00133\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00134}00134\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00135}00135\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_SOURCE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_REG\_TRIG\_SOFTWARE\ \&\ ADC\_CFGR\_EXTSEL)\ <<\ (4U\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00136}00136\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CFGR\_EXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00137}00137\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CFGR\_EXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00138}00138\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CFGR\_EXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 3UL))\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00139}00139\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00140}00140\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ edge\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00141}00141\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00142}00142\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00143}00143\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EDGE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_REG\_TRIG\_SOFTWARE\ \&\ ADC\_CFGR\_EXTEN)\ <<\ (4U\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00144}00144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00145}00145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00146}00146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 3UL))\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00147}00147\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00148}00148\ \textcolor{comment}{/*\ Definition\ of\ ADC\ group\ regular\ trigger\ bits\ information.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00149}00149\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EXTSEL\_BITOFFSET\_POS\ \ (\ 6UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ bitfield\ "{}ADC\_CFGR\_EXTSEL"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00150}00150\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EXTEN\_BITOFFSET\_POS\ \ \ (10UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ bitfield\ "{}ADC\_CFGR\_EXTEN"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00151}00151\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00152}00152\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00153}00153\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00154}00154\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ injected\ trigger:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00155}00155\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_INJ\_TRIG\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00156}00156\ \textcolor{comment}{/*\ -\/\ injected\ trigger\ source\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00157}00157\ \textcolor{comment}{/*\ -\/\ injected\ trigger\ edge\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00158}00158\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT\ \ \ \ \ \ (ADC\_JSQR\_JEXTEN\_0)\ }\textcolor{comment}{/*\ Trigger\ edge\ set\ to\ rising\ edge\ (default\ setting\ for\ compatibility\ with\ some\ ADC\ on\ other\ STM32\ families\ having\ this\ setting\ set\ by\ HW\ default\ value)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00159}00159\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00160}00160\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ source\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00161}00161\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00162}00162\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00163}00163\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_SOURCE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_INJ\_TRIG\_SOFTWARE\ \&\ ADC\_JSQR\_JEXTSEL)\ <<\ (4U\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00164}00164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_JSQR\_JEXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00165}00165\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_JSQR\_JEXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00166}00166\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_JSQR\_JEXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 3UL))\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00167}00167\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00168}00168\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ edge\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00169}00169\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00170}00170\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00171}00171\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EDGE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_INJ\_TRIG\_SOFTWARE\ \&\ ADC\_JSQR\_JEXTEN)\ <<\ (4U\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00172}00172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00173}00173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00174}00174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 3UL))\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00175}00175\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00176}00176\ \textcolor{comment}{/*\ Definition\ of\ ADC\ group\ injected\ trigger\ bits\ information.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00177}00177\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EXTSEL\_BITOFFSET\_POS\ \ (\ 2UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ bitfield\ "{}ADC\_JSQR\_JEXTSEL"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00178}00178\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EXTEN\_BITOFFSET\_POS\ \ \ (\ 6UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ bitfield\ "{}ADC\_JSQR\_JEXTEN"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00179}00179\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00180}00180\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00181}00181\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00182}00182\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00183}00183\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00184}00184\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00185}00185\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ channel:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00186}00186\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_CHANNEL\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00187}00187\ \textcolor{comment}{/*\ -\/\ channel\ identifier\ defined\ by\ number\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00188}00188\ \textcolor{comment}{/*\ -\/\ channel\ identifier\ defined\ by\ bitfield\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00189}00189\ \textcolor{comment}{/*\ -\/\ channel\ differentiation\ between\ external\ channels\ (connected\ to\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00190}00190\ \textcolor{comment}{/*\ \ \ GPIO\ pins)\ and\ internal\ channels\ (connected\ to\ internal\ paths)\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00191}00191\ \textcolor{comment}{/*\ -\/\ channel\ sampling\ time\ defined\ by\ SMPRx\ register\ offset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00192}00192\ \textcolor{comment}{/*\ \ \ and\ SMPx\ bits\ positions\ into\ SMPRx\ register\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00193}00193\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_NUMBER\_MASK\ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00194}00194\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_BITFIELD\_MASK\ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00195}00195\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS\ (26UL)}\textcolor{comment}{/*\ Value\ equivalent\ to\ bitfield\ "{}ADC\_CHANNEL\_ID\_NUMBER\_MASK"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00196}00196\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\ |\ ADC\_CHANNEL\_ID\_BITFIELD\_MASK\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00197}00197\ \textcolor{comment}{/*\ Equivalent\ mask\ of\ ADC\_CHANNEL\_NUMBER\_MASK\ aligned\ on\ register\ LSB\ (bit\ 0)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00198}00198\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0\ (ADC\_SQR2\_SQ5)\ }\textcolor{comment}{/*\ Equivalent\ to\ shift:\ (ADC\_CHANNEL\_NUMBER\_MASK\ >>\ [Position\ of\ bitfield\ "{}ADC\_CHANNEL\_NUMBER\_MASK"{}\ in\ register])\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00199}00199\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00200}00200\ \textcolor{comment}{/*\ Channel\ differentiation\ between\ external\ and\ internal\ channels\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00201}00201\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\ \ \ \ \ \ \ \ \ (0x80000000UL)\ }\textcolor{comment}{/*\ Marker\ of\ internal\ channel\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00202}00202\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK\ \ \ \ (ADC\_CHANNEL\_ID\_INTERNAL\_CH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00203}00203\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00204}00204\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ channel\ sampling\ time\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00205}00205\ \textcolor{comment}{/*\ (offset\ placed\ into\ a\ spare\ area\ of\ literal\ definition)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00206}00206\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00207}00207\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02000000UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00208}00208\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK\ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ADC\_SMPR2\_REGOFFSET)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00209}00209\ \textcolor{preprocessor}{\#define\ ADC\_SMPRX\_REGOFFSET\_POS\ \ \ \ \ \ \ \ \ \ \ \ (25UL)\ }\textcolor{comment}{/*\ Position\ of\ bits\ ADC\_SMPRx\_REGOFFSET\ in\ ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00210}00210\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00211}00211\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK\ \ \ \ (0x01F00000UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00212}00212\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS\ \ \ \ \ (20UL)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Value\ equivalent\ to\ bitfield\ "{}ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00213}00213\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00214}00214\ \textcolor{comment}{/*\ Definition\ of\ channels\ ID\ number\ information\ to\ be\ inserted\ into\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00215}00215\ \textcolor{comment}{/*\ channels\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00216}00216\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_0\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00217}00217\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_1\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00218}00218\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_2\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1CH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00219}00219\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_3\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1CH\_1\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00220}00220\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_4\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1CH\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00221}00221\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_5\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1CH\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00222}00222\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_6\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1CH\_2\ |\ ADC\_CFGR\_AWD1CH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00223}00223\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_7\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1CH\_2\ |\ ADC\_CFGR\_AWD1CH\_1\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00224}00224\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_8\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1CH\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00225}00225\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_9\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1CH\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00226}00226\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_10\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1CH\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1CH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00227}00227\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_11\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1CH\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1CH\_1\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00228}00228\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_12\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00229}00229\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_13\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00230}00230\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_14\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_2\ |\ ADC\_CFGR\_AWD1CH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00231}00231\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_15\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_2\ |\ ADC\_CFGR\_AWD1CH\_1\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00232}00232\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_16\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00233}00233\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_17\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00234}00234\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_18\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1CH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00235}00235\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_19\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1CH\_1\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00236}00236\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00237}00237\ \textcolor{comment}{/*\ Definition\ of\ channels\ ID\ bitfield\ information\ to\ be\ inserted\ into\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00238}00238\ \textcolor{comment}{/*\ channels\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00239}00239\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_0\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00240}00240\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_1\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00241}00241\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_2\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00242}00242\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_3\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00243}00243\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_4\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00244}00244\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_5\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00245}00245\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_6\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_6)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00246}00246\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_7\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_7)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00247}00247\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_8\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_8)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00248}00248\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_9\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_9)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00249}00249\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_10\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_10)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00250}00250\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_11\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_11)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00251}00251\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_12\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_12)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00252}00252\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_13\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_13)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00253}00253\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_14\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_14)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00254}00254\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_15\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_15)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00255}00255\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_16\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_16)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00256}00256\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_17\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_17)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00257}00257\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_18\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_18)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00258}00258\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_19\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_19)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00259}00259\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00260}00260\ \textcolor{comment}{/*\ Definition\ of\ channels\ sampling\ time\ information\ to\ be\ inserted\ into\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00261}00261\ \textcolor{comment}{/*\ channels\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00262}00262\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_0\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 0UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR1\_SMP0"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00263}00263\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_1\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 3UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR1\_SMP1"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00264}00264\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_2\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 6UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR1\_SMP2"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00265}00265\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_3\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 9UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR1\_SMP3"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00266}00266\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_4\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((12UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR1\_SMP4"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00267}00267\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_5\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((15UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR1\_SMP5"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00268}00268\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_6\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((18UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR1\_SMP6"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00269}00269\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_7\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((21UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR1\_SMP7"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00270}00270\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_8\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((24UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR1\_SMP8"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00271}00271\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_9\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((27UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR1\_SMP9"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00272}00272\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_10\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 0UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR2\_SMP10"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00273}00273\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_11\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 3UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR2\_SMP11"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00274}00274\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_12\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 6UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR2\_SMP12"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00275}00275\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_13\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 9UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR2\_SMP13"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00276}00276\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_14\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((12UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR2\_SMP14"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00277}00277\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_15\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((15UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR2\_SMP15"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00278}00278\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_16\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((18UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR2\_SMP16"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00279}00279\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_17\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((21UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR2\_SMP17"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00280}00280\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_18\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((24UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR2\_SMP18"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00281}00281\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_19\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((27UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ bitfield\ "{}ADC\_SMPR2\_SMP19"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00282}00282\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00283}00283\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00284}00284\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ mode\ single\ or\ differential\ ended:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00285}00285\ \textcolor{comment}{/*\ To\ select\ into\ literals\ LL\_ADC\_SINGLE\_ENDED\ or\ LL\_ADC\_SINGLE\_DIFFERENTIAL\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00286}00286\ \textcolor{comment}{/*\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00287}00287\ \textcolor{comment}{/*\ (concatenation\ of\ multiple\ bits\ used\ in\ different\ registers)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00288}00288\ \textcolor{comment}{/*\ -\/\ ADC\ calibration:\ calibration\ start,\ calibration\ factor\ get\ or\ set\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00289}00289\ \textcolor{comment}{/*\ -\/\ ADC\ channels:\ set\ each\ ADC\ channel\ ending\ mode\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00290}00290\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CALIB\_START\_MASK\ \ \ \ (ADC\_CR\_ADCALDIF)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00291}00291\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CALIB\_FACTOR\_MASK\ \ \ (ADC\_CALFACT\_CALFACT\_D\ |\ ADC\_CALFACT\_CALFACT\_S)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00292}00292\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CHANNEL\_MASK\ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_BITFIELD\_MASK)\ }\textcolor{comment}{/*\ Equivalent\ to\ ADC\_DIFSEL\_DIFSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00293}00293\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CHANNEL\_SHIFT\_MASK\ \ (ADC\_CALFACT\_CALFACT\_S\_4\ |\ ADC\_CALFACT\_CALFACT\_S\_3)\ }\textcolor{comment}{/*\ Bits\ chosen\ to\ perform\ of\ shift\ when\ single\ mode\ is\ selected,\ shift\ value\ out\ of\ channels\ bits\ range.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00294}00294\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_MASK\ \ \ (0x00010000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Selection\ of\ 1\ bit\ to\ discriminate\ differential\ mode:\ mask\ of\ bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00295}00295\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_POS\ \ \ \ (16UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Selection\ of\ 1\ bit\ to\ discriminate\ differential\ mode:\ position\ of\ bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00296}00296\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_SHIFT4\ (ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_POS\ -\/\ 4UL)\ }\textcolor{comment}{/*\ Shift\ of\ bit\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\ to\ position\ to\ perform\ a\ shift\ of\ 4\ ranks\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00297}00297\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00298}00298\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ analog\ watchdog:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00299}00299\ \textcolor{comment}{/*\ To\ select\ into\ literals\ LL\_ADC\_AWD\_CHANNELx\_xxx\ the\ relevant\ bits\ for:\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00300}00300\ \textcolor{comment}{/*\ (concatenation\ of\ multiple\ bits\ used\ in\ different\ analog\ watchdogs,\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00301}00301\ \textcolor{comment}{/*\ (feature\ of\ several\ watchdogs\ not\ available\ on\ all\ STM32\ families)).\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00302}00302\ \textcolor{comment}{/*\ -\/\ analog\ watchdog\ 1:\ monitored\ channel\ defined\ by\ number,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00303}00303\ \textcolor{comment}{/*\ \ \ selection\ of\ ADC\ group\ (ADC\ groups\ regular\ and-\/or\ injected).\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00304}00304\ \textcolor{comment}{/*\ -\/\ analog\ watchdog\ 2\ and\ 3:\ monitored\ channel\ defined\ by\ bitfield,\ no\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00305}00305\ \textcolor{comment}{/*\ \ \ selection\ on\ groups.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00306}00306\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00307}00307\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ analog\ watchdog\ channel\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00308}00308\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00309}00309\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00100000UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00310}00310\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00200000UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00311}00311\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00312}00312\ \textcolor{comment}{/*\ Register\ offset\ gap\ between\ AWD1\ and\ AWD2-\/AWD3\ configuration\ registers\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00313}00313\ \textcolor{comment}{/*\ (Set\ separately\ as\ ADC\_AWD\_CRX\_REGOFFSET\ to\ spare\ 32\ bits\ space\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00314}00314\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR12\_REGOFFSETGAP\_MASK\ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00315}00315\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR12\_REGOFFSETGAP\_VAL\ \ \ \ \ \ (0x00000024UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00316}00316\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00317}00317\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_REGOFFSET\ |\ ADC\_AWD\_CR2\_REGOFFSET\ |\ ADC\_AWD\_CR3\_REGOFFSET)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00318}00318\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00319}00319\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR1\_CHANNEL\_MASK\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00320}00320\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR23\_CHANNEL\_MASK\ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00321}00321\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR\_ALL\_CHANNEL\_MASK\ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_CHANNEL\_MASK\ |\ ADC\_AWD\_CR23\_CHANNEL\_MASK)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00322}00322\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00323}00323\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CRX\_REGOFFSET\_POS\ \ \ \ \ \ \ \ \ \ (20UL)\ }\textcolor{comment}{/*\ Position\ of\ bits\ ADC\_AWD\_CRx\_REGOFFSET\ in\ ADC\_AWD\_CRX\_REGOFFSET\_MASK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00324}00324\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00325}00325\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ analog\ watchdog\ threshold\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00326}00326\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_REGOFFSET)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00327}00327\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR2\_REGOFFSET)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00328}00328\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR3\_REGOFFSET)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00329}00329\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ \ (ADC\_AWD\_TR1\_REGOFFSET\ |\ ADC\_AWD\_TR2\_REGOFFSET\ |\ ADC\_AWD\_TR3\_REGOFFSET)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00330}00330\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TRX\_REGOFFSET\_POS\ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CRX\_REGOFFSET\_POS)\ \ \ \ \ }\textcolor{comment}{/*\ Position\ of\ bits\ ADC\_TRx\_REGOFFSET\ in\ ADC\_AWD\_TRX\_REGOFFSET\_MASK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00331}00331\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00332}00332\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TRX\_BIT\_HIGH\_MASK\ \ \ \ \ \ \ \ \ \ (0x00010000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Selection\ of\ 1\ bit\ to\ discriminate\ threshold\ high:\ mask\ of\ bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00333}00333\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TRX\_BIT\_HIGH\_POS\ \ \ \ \ \ \ \ \ \ \ (16UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Selection\ of\ 1\ bit\ to\ discriminate\ threshold\ high:\ position\ of\ bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00334}00334\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TRX\_BIT\_HIGH\_SHIFT4\ \ \ \ \ \ \ \ (ADC\_AWD\_TRX\_BIT\_HIGH\_POS\ -\/\ 4UL)\ }\textcolor{comment}{/*\ Shift\ of\ bit\ ADC\_AWD\_TRX\_BIT\_HIGH\ to\ position\ to\ perform\ a\ shift\ of\ 4\ ranks\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00335}00335\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00336}00336\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00337}00337\ \textcolor{comment}{/*\ Register\ offset\ gap\ between\ AWD1\ and\ AWD2-\/AWD3\ thresholds\ registers\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00338}00338\ \textcolor{comment}{/*\ (Set\ separately\ as\ ADC\_AWD\_TRX\_REGOFFSET\ to\ spare\ 32\ bits\ space\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00339}00339\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TR12\_REGOFFSETGAP\_MASK\ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00340}00340\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TR12\_REGOFFSETGAP\_VAL\ \ \ \ \ \ (0x00000022UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00341}00341\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00342}00342\ \textcolor{comment}{/*\ Legacy\ literals\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00343}00343\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD1\_TR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_ADC\_AWD1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00344}00344\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD2\_TR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_ADC\_AWD2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00345}00345\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD3\_TR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_ADC\_AWD3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00346}00346\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00347}00347\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ offset:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00348}00348\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ offset\ number\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00349}00349\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00350}00350\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00351}00351\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00352}00352\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00353}00353\ \textcolor{preprocessor}{\#define\ ADC\_OFRx\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_OFR1\_REGOFFSET\ |\ ADC\_OFR2\_REGOFFSET\ |\ ADC\_OFR3\_REGOFFSET\ |\ ADC\_OFR4\_REGOFFSET)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00354}00354\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00355}00355\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00356}00356\ \textcolor{comment}{/*\ ADC\ registers\ bits\ positions\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00357}00357\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_RES\_BITOFFSET\_POS\ \ \ \ \ \ \ \ \ (ADC\_CFGR\_RES\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00358}00358\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1SGL\_BITOFFSET\_POS\ \ \ \ \ (ADC\_CFGR\_AWD1SGL\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00359}00359\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1EN\_BITOFFSET\_POS\ \ \ \ \ \ (ADC\_CFGR\_AWD1EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00360}00360\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JAWD1EN\_BITOFFSET\_POS\ \ \ \ \ (ADC\_CFGR\_JAWD1EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00361}00361\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00362}00362\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_RES\_BITOFFSET\_POS\_ADC3\ \ \ \ (ADC3\_CFGR\_RES\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00363}00363\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00364}00364\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00365}00365\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00366}00366\ \textcolor{comment}{/*\ ADC\ registers\ bits\ groups\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00367}00367\ \textcolor{preprocessor}{\#define\ ADC\_CR\_BITS\_PROPERTY\_RS\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CR\_ADCAL\ |\ ADC\_CR\_JADSTP\ |\ ADC\_CR\_ADSTP\ |\ ADC\_CR\_JADSTART\ |\ ADC\_CR\_ADSTART\ |\ ADC\_CR\_ADDIS\ |\ ADC\_CR\_ADEN)\ }\textcolor{comment}{/*\ ADC\ register\ CR\ bits\ with\ HW\ property\ "{}rs"{}:\ Software\ can\ read\ as\ well\ as\ set\ this\ bit.\ Writing\ '0'\ has\ no\ effect\ on\ the\ bit\ value.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00368}00368\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00369}00369\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00370}00370\ \textcolor{comment}{/*\ ADC\ internal\ channels\ related\ definitions\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00371}00371\ \textcolor{comment}{/*\ Internal\ voltage\ reference\ VrefInt\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00372}00372\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00373}00373\ \textcolor{preprocessor}{\#define\ VREFINT\_CAL\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x8fff810UL))\ \ }\textcolor{comment}{/*\ Internal\ voltage\ reference,\ address\ of\ parameter\ VREFINT\_CAL:\ VrefInt\ ADC\ raw\ data\ acquired\ at\ temperature\ 30\ DegC\ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.3\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00374}00374\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Address\ related\ to\ STM32H7A3\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00375}00375\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ ADC\_VER\_V5\_90\ ||\ ADC\_VER\_V5\_X\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00376}00376\ \textcolor{preprocessor}{\#define\ VREFINT\_CAL\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x1FF1E860UL))\ }\textcolor{comment}{/*\ Internal\ voltage\ reference,\ address\ of\ parameter\ VREFINT\_CAL:\ VrefInt\ ADC\ raw\ data\ acquired\ at\ temperature\ 30\ DegC\ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.3\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00377}00377\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_VER\_V5\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00378}00378\ \textcolor{preprocessor}{\#define\ VREFINT\_CAL\_VREF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3300UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Analog\ voltage\ reference\ (Vref+)\ value\ with\ which\ temperature\ sensor\ has\ been\ calibrated\ in\ production\ (tolerance:\ +-\/10\ mV)\ (unit:\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00379}00379\ \textcolor{comment}{/*\ Temperature\ sensor\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00380}00380\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00381}00381\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL1\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x8fff814UL))\ \ }\textcolor{comment}{/*\ Internal\ temperature\ sensor,\ address\ of\ parameter\ TS\_CAL1:\ On\ STM32H7,\ temperature\ sensor\ ADC\ raw\ data\ acquired\ at\ temperature\ \ 30\ DegC\ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.3\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00382}00382\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL2\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x8fff818UL))\ \ }\textcolor{comment}{/*\ Internal\ temperature\ sensor,\ address\ of\ parameter\ TS\_CAL2:\ On\ STM32H7,\ temperature\ sensor\ ADC\ raw\ data\ acquired\ at\ temperature\ 110\ DegC\ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.3\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00383}00383\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Addresses\ related\ to\ STM32H7A3\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00384}00384\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ ADC\_VER\_V5\_90\ ||\ ADC\_VER\_V5\_X\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00385}00385\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL1\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x1FF1E820UL))\ }\textcolor{comment}{/*\ Internal\ temperature\ sensor,\ address\ of\ parameter\ TS\_CAL1:\ On\ STM32H7,\ temperature\ sensor\ ADC\ raw\ data\ acquired\ at\ temperature\ \ 30\ DegC\ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.3\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00386}00386\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL2\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x1FF1E840UL))\ }\textcolor{comment}{/*\ Internal\ temperature\ sensor,\ address\ of\ parameter\ TS\_CAL2:\ On\ STM32H7,\ temperature\ sensor\ ADC\ raw\ data\ acquired\ at\ temperature\ 110\ DegC\ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.3\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00387}00387\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_VER\_V5\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00388}00388\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00389}00389\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL1\_TEMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30L)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Internal\ temperature\ sensor,\ temperature\ at\ which\ temperature\ sensor\ has\ been\ calibrated\ in\ production\ for\ data\ into\ TEMPSENSOR\_CAL1\_ADDR\ (tolerance:\ +-\/5\ DegC)\ (unit:\ DegC).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00390}00390\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL2\_TEMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (110L)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Internal\ temperature\ sensor,\ temperature\ at\ which\ temperature\ sensor\ has\ been\ calibrated\ in\ production\ for\ data\ into\ TEMPSENSOR\_CAL2\_ADDR\ (tolerance:\ +-\/5\ DegC)\ (unit:\ DegC).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00391}00391\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL\_VREFANALOG\ \ \ \ \ \ \ \ \ \ (3300UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Analog\ voltage\ reference\ (Vref+)\ voltage\ with\ which\ temperature\ sensor\ has\ been\ calibrated\ in\ production\ (+-\/10\ mV)\ (unit:\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00392}00392\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00393}00393\ \textcolor{comment}{/*\ Registers\ addresses\ with\ ADC\ linearity\ calibration\ content\ (programmed\ during\ device\ production,\ specific\ to\ each\ device)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00394}00394\ \textcolor{preprocessor}{\#define\ ADC\_LINEAR\_CALIB\_REG\_1\_ADDR\ ((uint32\_t*)\ (0x1FF1EC00UL))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00395}00395\ \textcolor{preprocessor}{\#define\ ADC\_LINEAR\_CALIB\_REG\_2\_ADDR\ ((uint32\_t*)\ (0x1FF1EC04UL))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00396}00396\ \textcolor{preprocessor}{\#define\ ADC\_LINEAR\_CALIB\_REG\_3\_ADDR\ ((uint32\_t*)\ (0x1FF1EC08UL))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00397}00397\ \textcolor{preprocessor}{\#define\ ADC\_LINEAR\_CALIB\_REG\_4\_ADDR\ ((uint32\_t*)\ (0x1FF1EC0CUL))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00398}00398\ \textcolor{preprocessor}{\#define\ ADC\_LINEAR\_CALIB\_REG\_5\_ADDR\ ((uint32\_t*)\ (0x1FF1EC10UL))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00399}00399\ \textcolor{preprocessor}{\#define\ ADC\_LINEAR\_CALIB\_REG\_6\_ADDR\ ((uint32\_t*)\ (0x1FF1EC14UL))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00400}00400\ \textcolor{preprocessor}{\#define\ ADC\_LINEAR\_CALIB\_REG\_COUNT\ \ (6UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00406}00406\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00419}00419\ \textcolor{preprocessor}{\#define\ \_\_ADC\_PTR\_REG\_OFFSET(\_\_REG\_\_,\ \_\_REG\_OFFFSET\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00420}00420\ \textcolor{preprocessor}{\ ((\_\_IO\ uint32\_t\ *)((uint32\_t)\ ((uint32\_t)(\&(\_\_REG\_\_))\ +\ ((\_\_REG\_OFFFSET\_\_)\ <<\ 2UL))))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00421}00421\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00427}00427\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00428}00428\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00443}00443\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00444}00444\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00445}00445\ \ \ uint32\_t\ CommonClock;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00453}00453\ \ \ uint32\_t\ Multimode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00458}00458\ \ \ uint32\_t\ MultiDMATransfer;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00463}00463\ \ \ uint32\_t\ MultiTwoSamplingDelay;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00468}00468\ \}\ LL\_ADC\_CommonInitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00469}00469\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00490}00490\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00491}00491\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00492}00492\ \ \ uint32\_t\ Resolution;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00497}00497\ \ \ uint32\_t\ LeftBitShift;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00500}00500\ \ \ uint32\_t\ LowPowerMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00505}00505\ \}\ LL\_ADC\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00506}00506\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00526}00526\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00527}00527\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00528}00528\ \ \ uint32\_t\ TriggerSource;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00536}00536\ \ \ uint32\_t\ SequencerLength;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00541}00541\ \ \ uint32\_t\ SequencerDiscont;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00548}00548\ \ \ uint32\_t\ ContinuousMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00554}00554\ \ \ uint32\_t\ DataTransferMode;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00559}00559\ \ \ uint32\_t\ Overrun;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00565}00565\ \}\ LL\_ADC\_REG\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00566}00566\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00586}00586\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00587}00587\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00588}00588\ \ \ uint32\_t\ TriggerSource;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00596}00596\ \ \ uint32\_t\ SequencerLength;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00601}00601\ \ \ uint32\_t\ SequencerDiscont;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00608}00608\ \ \ uint32\_t\ TrigAuto;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00614}00614\ \}\ LL\_ADC\_INJ\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00615}00615\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00619}00619\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00620}00620\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00621}00621\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00630}00630\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_ADRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_ADRDY\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00631}00631\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOC\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00632}00632\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOS\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00633}00633\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_OVR\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00634}00634\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOSMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOSMP\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00635}00635\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_JEOC\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00636}00636\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_JEOS\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00637}00637\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JQOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_JQOVF\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00638}00638\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD1\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00639}00639\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD2\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00640}00640\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD3\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00641}00641\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_ADRDY\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_ADRDY\_MST\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00642}00642\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_ADRDY\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_ADRDY\_SLV\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00643}00643\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOC\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOC\_MST\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00644}00644\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOC\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOC\_SLV\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00645}00645\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOS\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOS\_MST\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00646}00646\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOS\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOS\_SLV\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00647}00647\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_OVR\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR\_MST\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00648}00648\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_OVR\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR\_SLV\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00649}00649\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOSMP\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOSMP\_MST\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00650}00650\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOSMP\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOSMP\_SLV\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00651}00651\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOC\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOC\_MST\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00652}00652\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOC\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOC\_SLV\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00653}00653\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOS\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOS\_MST\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00654}00654\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOS\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOS\_SLV\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00655}00655\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JQOVF\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JQOVF\_MST\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00656}00656\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JQOVF\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JQOVF\_SLV\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00657}00657\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD1\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD1\_MST\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00658}00658\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD1\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD1\_SLV\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00659}00659\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD2\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD2\_MST\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00660}00660\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD2\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD2\_SLV\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00661}00661\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD3\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD3\_MST\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00662}00662\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD3\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD3\_SLV\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00671}00671\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_ADRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_ADRDYIE\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00672}00672\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_EOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOCIE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00673}00673\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_EOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOSIE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00674}00674\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_OVRIE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00675}00675\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_EOSMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOSMPIE\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00676}00676\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_JEOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_JEOCIE\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00677}00677\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_JEOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_JEOSIE\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00678}00678\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_JQOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_JQOVFIE\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00679}00679\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD1IE\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00680}00680\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_AWD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD2IE\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00681}00681\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_AWD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD3IE\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00689}00689\ \textcolor{comment}{/*\ List\ of\ ADC\ registers\ intended\ to\ be\ used\ (most\ commonly)\ with\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00690}00690\ \textcolor{comment}{/*\ DMA\ transfer.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00691}00691\ \textcolor{comment}{/*\ Refer\ to\ function\ @ref\ LL\_ADC\_DMA\_GetRegAddr().\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00692}00692\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA\ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ }\textcolor{comment}{/*\ ADC\ group\ regular\ conversion\ data\ register\ (corresponding\ to\ register\ DR)\ to\ be\ used\ with\ ADC\ configured\ in\ independent\ mode.\ Without\ DMA\ transfer,\ register\ accessed\ by\ LL\ function\ @ref\ LL\_ADC\_REG\_ReadConversionData32()\ and\ other\ functions\ @ref\ LL\_ADC\_REG\_ReadConversionDatax()\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00693}00693\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA\_MULTI\ \ \ \ (0x00000001UL)\ }\textcolor{comment}{/*\ ADC\ group\ regular\ conversion\ data\ register\ (corresponding\ to\ register\ CDR)\ to\ be\ used\ with\ ADC\ configured\ in\ multimode\ (available\ on\ STM32\ devices\ with\ several\ ADC\ instances).\ Without\ DMA\ transfer,\ register\ accessed\ by\ LL\ function\ @ref\ LL\_ADC\_REG\_ReadMultiConversionData32()\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00701}00701\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV1\ \ \ \ \ \ \ \ (ADC\_CCR\_CKMODE\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00702}00702\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV2\ \ \ \ \ \ \ \ (ADC\_CCR\_CKMODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00703}00703\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV4\ \ \ \ \ \ \ \ (ADC\_CCR\_CKMODE\_1\ |\ ADC\_CCR\_CKMODE\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00704}00704\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00705}00705\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00706}00706\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00707}00707\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_1\ |\ ADC\_CCR\_PRESC\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00708}00708\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00709}00709\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV10\ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_PRESC\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00710}00710\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV12\ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_2\ |\ ADC\_CCR\_PRESC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00711}00711\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV16\ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_2\ |\ ADC\_CCR\_PRESC\_1\ |\ ADC\_CCR\_PRESC\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00712}00712\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV32\ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00713}00713\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV64\ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_3\ |\ ADC\_CCR\_PRESC\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00714}00714\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV128\ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_3\ |\ ADC\_CCR\_PRESC\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00715}00715\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV256\ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_3\ |\ ADC\_CCR\_PRESC\_1\ |\ ADC\_CCR\_PRESC\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00723}00723\ \textcolor{comment}{/*\ Note:\ Other\ measurement\ paths\ to\ internal\ channels\ may\ be\ available\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00724}00724\ \textcolor{comment}{/*\ \ \ \ \ \ \ (connections\ to\ other\ peripherals).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00725}00725\ \textcolor{comment}{/*\ \ \ \ \ \ \ If\ they\ are\ not\ listed\ below,\ they\ do\ not\ require\ any\ specific\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00726}00726\ \textcolor{comment}{/*\ \ \ \ \ \ \ path\ enable.\ In\ this\ case,\ Access\ to\ measurement\ path\ is\ done\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00727}00727\ \textcolor{comment}{/*\ \ \ \ \ \ \ only\ by\ selecting\ the\ corresponding\ ADC\ internal\ channel.\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00728}00728\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_NONE\ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00729}00729\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_VREFINT\ \ \ \ \ \ \ (ADC\_CCR\_VREFEN)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00730}00730\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_TEMPSENSOR\ \ \ \ (ADC\_CCR\_TSEN)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00731}00731\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_VBAT\ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_VBATEN)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00739}00739\ \textcolor{preprocessor}{\#define\ LL\_ADC\_BOOST\_MODE\_6MHZ25\ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00740}00740\ \textcolor{preprocessor}{\#define\ LL\_ADC\_BOOST\_MODE\_12MHZ5\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BOOST\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00741}00741\ \textcolor{preprocessor}{\#define\ LL\_ADC\_BOOST\_MODE\_20MHZ\ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BOOST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00742}00742\ \textcolor{preprocessor}{\#define\ LL\_ADC\_BOOST\_MODE\_25MHZ\ \ \ \ ((ADC\_CR\_BOOST\_0\ <<2)\ |\ ADC\_CR\_BOOST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00743}00743\ \textcolor{preprocessor}{\#define\ LL\_ADC\_BOOST\_MODE\_50MHZ\ \ \ \ ((ADC\_CR\_BOOST\_0\ <<2)\ |\ ADC\_CR\_BOOST\_1\ |\ ADC\_CR\_BOOST\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00751}00751\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CALIB\_OFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CALIB\_FACTOR\_OFFSET\_REGOFFSET)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00752}00752\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CALIB\_LINEARITY\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CALIB\_FACTOR\_LINEARITY\_REGOFFSET)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00753}00753\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CALIB\_OFFSET\_LINEARITY\ \ \ \ \ \ (ADC\_CALIB\_FACTOR\_LINEARITY\_REGOFFSET\ |\ ADC\_CR\_ADCALLIN)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00761}00761\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CALIB\_LINEARITY\_WORD1\ \ \ \ \ \ \ (ADC\_CR\_LINCALRDYW1)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00762}00762\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CALIB\_LINEARITY\_WORD2\ \ \ \ \ \ \ (ADC\_CR\_LINCALRDYW2)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00763}00763\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CALIB\_LINEARITY\_WORD3\ \ \ \ \ \ \ (ADC\_CR\_LINCALRDYW3)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00764}00764\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CALIB\_LINEARITY\_WORD4\ \ \ \ \ \ \ (ADC\_CR\_LINCALRDYW4)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00765}00765\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CALIB\_LINEARITY\_WORD5\ \ \ \ \ \ \ (ADC\_CR\_LINCALRDYW5)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00766}00766\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CALIB\_LINEARITY\_WORD6\ \ \ \ \ \ \ (ADC\_CR\_LINCALRDYW6)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00774}00774\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_16B\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00775}00775\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_14B\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_RES\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00776}00776\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_12B\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_RES\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00777}00777\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_10B\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_RES\_1\ |\ ADC\_CFGR\_RES\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00779}00779\ \textcolor{preprocessor}{\#if\ defined\ (ADC\_VER\_V5\_X)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00780}00780\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_14B\_OPT\ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_RES\_2\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_RES\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00781}00781\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_12B\_OPT\ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_RES\_2\ |\ ADC\_CFGR\_RES\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00782}00782\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00783}00783\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00784}00784\ \textcolor{preprocessor}{\#if\ defined\ (ADC\_VER\_V5\_3)\ ||\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00785}00785\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_8B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_RES\_2|ADC\_CFGR\_RES\_1\ |\ ADC\_CFGR\_RES\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00786}00786\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00787}00787\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_8B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_RES\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00791}00791\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00792}00792\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00793}00793\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_6B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC3\_CFGR\_RES\_1\ |\ ADC3\_CFGR\_RES\_0)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00794}00794\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00799}00799\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00803}00803\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DATA\_ALIGN\_RIGHT\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00804}00804\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DATA\_ALIGN\_LEFT\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC3\_CFGR\_ALIGN)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00809}00809\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00810}00810\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00814}00814\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LEFT\_BIT\_SHIFT\_NONE\ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00815}00815\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LEFT\_BIT\_SHIFT\_1\ \ \ \ \ (ADC\_CFGR2\_LSHIFT\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00816}00816\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LEFT\_BIT\_SHIFT\_2\ \ \ \ \ (ADC\_CFGR2\_LSHIFT\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00817}00817\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LEFT\_BIT\_SHIFT\_3\ \ \ \ \ (ADC\_CFGR2\_LSHIFT\_1\ |\ ADC\_CFGR2\_LSHIFT\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00818}00818\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LEFT\_BIT\_SHIFT\_4\ \ \ \ \ (ADC\_CFGR2\_LSHIFT\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00819}00819\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LEFT\_BIT\_SHIFT\_5\ \ \ \ \ (ADC\_CFGR2\_LSHIFT\_2\ |\ ADC\_CFGR2\_LSHIFT\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00820}00820\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LEFT\_BIT\_SHIFT\_6\ \ \ \ \ (ADC\_CFGR2\_LSHIFT\_2\ |\ ADC\_CFGR2\_LSHIFT\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00821}00821\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LEFT\_BIT\_SHIFT\_7\ \ \ \ \ (ADC\_CFGR2\_LSHIFT\_2\ |\ ADC\_CFGR2\_LSHIFT\_1\ |\ ADC\_CFGR2\_LSHIFT\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00822}00822\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LEFT\_BIT\_SHIFT\_8\ \ \ \ \ (ADC\_CFGR2\_LSHIFT\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00823}00823\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LEFT\_BIT\_SHIFT\_9\ \ \ \ \ (ADC\_CFGR2\_LSHIFT\_3\ |\ ADC\_CFGR2\_LSHIFT\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00824}00824\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LEFT\_BIT\_SHIFT\_10\ \ \ \ (ADC\_CFGR2\_LSHIFT\_3\ |\ ADC\_CFGR2\_LSHIFT\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00825}00825\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LEFT\_BIT\_SHIFT\_11\ \ \ \ (ADC\_CFGR2\_LSHIFT\_3\ |\ ADC\_CFGR2\_LSHIFT\_1\ |\ ADC\_CFGR2\_LSHIFT\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00826}00826\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LEFT\_BIT\_SHIFT\_12\ \ \ \ (ADC\_CFGR2\_LSHIFT\_3\ |\ ADC\_CFGR2\_LSHIFT\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00827}00827\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LEFT\_BIT\_SHIFT\_13\ \ \ \ (ADC\_CFGR2\_LSHIFT\_3\ |\ ADC\_CFGR2\_LSHIFT\_2\ |\ ADC\_CFGR2\_LSHIFT\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00828}00828\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LEFT\_BIT\_SHIFT\_14\ \ \ \ (ADC\_CFGR2\_LSHIFT\_3\ |\ ADC\_CFGR2\_LSHIFT\_2\ |\ ADC\_CFGR2\_LSHIFT\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00829}00829\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LEFT\_BIT\_SHIFT\_15\ \ \ \ (ADC\_CFGR2\_LSHIFT\_3\ |\ ADC\_CFGR2\_LSHIFT\_2\ |\ ADC\_CFGR2\_LSHIFT\_1\ |\ ADC\_CFGR2\_LSHIFT\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00837}00837\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LP\_MODE\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00838}00838\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LP\_AUTOWAIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AUTDLY)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00846}00846\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR1\_REGOFFSET\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00847}00847\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR2\_REGOFFSET\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00848}00848\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR3\_REGOFFSET\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00849}00849\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR4\_REGOFFSET\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00857}00857\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_SIGNED\_SATURATION\_DISABLE\ \ \ (0x00000000UL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00858}00858\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_SIGNED\_SATURATION\_ENABLE\ \ \ \ (ADC\_OFR1\_SSATE)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00866}00866\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_RSHIFT\_DISABLE\ \ \ (0x00000000UL)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00867}00867\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_RSHIFT\_ENABLE\ \ \ \ (ADC\_CFGR2\_RSHIFT1)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00871}00871\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00875}00875\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_SATURATION\_DISABLE\ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00876}00876\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_SATURATION\_ENABLE\ \ \ \ (ADC3\_OFR1\_SATEN)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00884}00884\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00885}00885\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC3\_OFR1\_OFFSET1\_EN)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00889}00889\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00893}00893\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_SIGN\_NEGATIVE\ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00894}00894\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_SIGN\_POSITIVE\ \ \ \ \ \ \ \ (ADC3\_OFR1\_OFFSETPOS)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00898}00898\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00899}00899\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00900}00900\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00901}00901\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00905}00905\ \textcolor{preprocessor}{\#define\ LL\_ADC\_GROUP\_REGULAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001UL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00906}00906\ \textcolor{preprocessor}{\#define\ LL\_ADC\_GROUP\_INJECTED\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002UL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00907}00907\ \textcolor{preprocessor}{\#define\ LL\_ADC\_GROUP\_REGULAR\_INJECTED\ \ \ \ \ \ (0x00000003UL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00915}00915\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_0\_NUMBER\ \ |\ ADC\_CHANNEL\_0\_SMP\ \ |\ ADC\_CHANNEL\_0\_BITFIELD\ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00916}00916\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_1\_NUMBER\ \ |\ ADC\_CHANNEL\_1\_SMP\ \ |\ ADC\_CHANNEL\_1\_BITFIELD\ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00917}00917\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_2\_NUMBER\ \ |\ ADC\_CHANNEL\_2\_SMP\ \ |\ ADC\_CHANNEL\_2\_BITFIELD\ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00918}00918\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_3\_NUMBER\ \ |\ ADC\_CHANNEL\_3\_SMP\ \ |\ ADC\_CHANNEL\_3\_BITFIELD\ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00919}00919\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_4\_NUMBER\ \ |\ ADC\_CHANNEL\_4\_SMP\ \ |\ ADC\_CHANNEL\_4\_BITFIELD\ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00920}00920\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_5\_NUMBER\ \ |\ ADC\_CHANNEL\_5\_SMP\ \ |\ ADC\_CHANNEL\_5\_BITFIELD\ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00921}00921\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_6\_NUMBER\ \ |\ ADC\_CHANNEL\_6\_SMP\ \ |\ ADC\_CHANNEL\_6\_BITFIELD\ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00922}00922\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_7\_NUMBER\ \ |\ ADC\_CHANNEL\_7\_SMP\ \ |\ ADC\_CHANNEL\_7\_BITFIELD\ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00923}00923\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_8\_NUMBER\ \ |\ ADC\_CHANNEL\_8\_SMP\ \ |\ ADC\_CHANNEL\_8\_BITFIELD\ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00924}00924\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_9\_NUMBER\ \ |\ ADC\_CHANNEL\_9\_SMP\ \ |\ ADC\_CHANNEL\_9\_BITFIELD\ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00925}00925\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_10\_NUMBER\ |\ ADC\_CHANNEL\_10\_SMP\ |\ ADC\_CHANNEL\_10\_BITFIELD)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00926}00926\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_11\_NUMBER\ |\ ADC\_CHANNEL\_11\_SMP\ |\ ADC\_CHANNEL\_11\_BITFIELD)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00927}00927\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_12\_NUMBER\ |\ ADC\_CHANNEL\_12\_SMP\ |\ ADC\_CHANNEL\_12\_BITFIELD)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00928}00928\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_13\_NUMBER\ |\ ADC\_CHANNEL\_13\_SMP\ |\ ADC\_CHANNEL\_13\_BITFIELD)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00929}00929\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_14\_NUMBER\ |\ ADC\_CHANNEL\_14\_SMP\ |\ ADC\_CHANNEL\_14\_BITFIELD)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00930}00930\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_15\_NUMBER\ |\ ADC\_CHANNEL\_15\_SMP\ |\ ADC\_CHANNEL\_15\_BITFIELD)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00931}00931\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_16\_NUMBER\ |\ ADC\_CHANNEL\_16\_SMP\ |\ ADC\_CHANNEL\_16\_BITFIELD)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00932}00932\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_17\_NUMBER\ |\ ADC\_CHANNEL\_17\_SMP\ |\ ADC\_CHANNEL\_17\_BITFIELD)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00933}00933\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_18\_NUMBER\ |\ ADC\_CHANNEL\_18\_SMP\ |\ ADC\_CHANNEL\_18\_BITFIELD)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00934}00934\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_19\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_19\_NUMBER\ |\ ADC\_CHANNEL\_19\_SMP\ |\ ADC\_CHANNEL\_19\_BITFIELD)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00935}00935\ \textcolor{preprocessor}{\#if\ defined(ADC3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00936}00936\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00937}00937\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_18\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00938}00938\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_TEMPSENSOR\ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_17\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00939}00939\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_16\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00940}00940\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00941}00941\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_19\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00942}00942\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_TEMPSENSOR\ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_18\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00943}00943\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_17\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00944}00944\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00945}00945\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00947}00947\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_19\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00948}00948\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_TEMPSENSOR\ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_18\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00949}00949\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_14\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00950}00950\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00951}00951\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_DAC1CH1\_ADC2\ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_16\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00952}00952\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_DAC1CH2\_ADC2\ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_17\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00953}00953\ \textcolor{preprocessor}{\#if\ defined(DAC2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00955}00955\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_DAC2CH1\_ADC2\ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_15\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00956}00956\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00964}00964\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_SOFTWARE\ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00965}00965\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH1\ \ \ \ \ \ (ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00966}00966\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH2\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00967}00967\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH3\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00968}00968\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_CH2\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00969}00969\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM3\_TRGO\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00970}00970\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM4\_CH4\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00971}00971\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_EXTI\_LINE11\ \ \ (ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00972}00972\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM8\_TRGO\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00973}00973\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM8\_TRGO2\ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00974}00974\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_TRGO\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00975}00975\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_TRGO2\ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00976}00976\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_TRGO\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00977}00977\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM4\_TRGO\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00978}00978\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM6\_TRGO\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00979}00979\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM15\_TRGO\ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00980}00980\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM3\_CH4\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00981}00981\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG1\ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00982}00982\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG3\ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00983}00983\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_LPTIM1\_OUT\ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00984}00984\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_LPTIM2\_OUT\ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00985}00985\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_LPTIM3\_OUT\ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00986}00986\ \textcolor{preprocessor}{\#if\ defined\ (TIM23)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00987}00987\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM23\_TRGO\ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00988}00988\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM23\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00989}00989\ \textcolor{preprocessor}{\#if\ defined\ (TIM24)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00990}00990\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM24\_TRGO\ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00991}00991\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM24\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l00999}00999\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_RISING\ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTEN\_0)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01000}01000\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_FALLING\ \ \ \ \ \ \ \ (ADC\_CFGR\_EXTEN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01001}01001\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_RISINGFALLING\ \ (ADC\_CFGR\_EXTEN\_1\ |\ ADC\_CFGR\_EXTEN\_0)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01005}01005\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01009}01009\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SAMPLING\_MODE\_NORMAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01010}01010\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SAMPLING\_MODE\_BULB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC3\_CFGR2\_BULB)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01012}01012\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SAMPLING\_MODE\_TRIGGER\_CONTROLED\ \ \ \ (ADC3\_CFGR2\_SMPTRIG)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01018}01018\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01019}01019\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01023}01023\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_CONV\_SINGLE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01024}01024\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_CONV\_CONTINUOUS\ \ \ \ \ \ \ \ \ (ADC\_CFGR\_CONT)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01032}01032\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DR\_TRANSFER\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01033}01033\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DMA\_TRANSFER\_LIMITED\ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_DMNGT\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01034}01034\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DMA\_TRANSFER\_UNLIMITED\ \ (ADC\_CFGR\_DMNGT\_1\ |\ ADC\_CFGR\_DMNGT\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01035}01035\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DFSDM\_TRANSFER\ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_DMNGT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01040}01040\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01045}01045\ \textcolor{preprocessor}{\#define\ LL\_ADC3\_REG\_DMA\_TRANSFER\_NONE\ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01046}01046\ \textcolor{preprocessor}{\#define\ LL\_ADC3\_REG\_DMA\_TRANSFER\_LIMITED\ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC3\_CFGR\_DMAEN)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01047}01047\ \textcolor{preprocessor}{\#define\ LL\_ADC3\_REG\_DMA\_TRANSFER\_UNLIMITED\ \ (ADC3\_CFGR\_DMACFG\ |\ ADC3\_CFGR\_DMAEN)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01051}01051\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01052}01052\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01056}01056\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_OVR\_DATA\_PRESERVED\ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01057}01057\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_OVR\_DATA\_OVERWRITTEN\ \ \ \ (ADC\_CFGR\_OVRMOD)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01065}01065\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_DISABLE\ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01066}01066\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_2RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01067}01067\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_3RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01068}01068\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_4RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_1\ |\ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01069}01069\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_5RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01070}01070\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_6RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01071}01071\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_7RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_2\ |\ ADC\_SQR1\_L\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01072}01072\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_8RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_2\ |\ ADC\_SQR1\_L\_1\ |\ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01073}01073\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_9RANKS\ \ (ADC\_SQR1\_L\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01074}01074\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_10RANKS\ (ADC\_SQR1\_L\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01075}01075\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_11RANKS\ (ADC\_SQR1\_L\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01076}01076\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_12RANKS\ (ADC\_SQR1\_L\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_1\ |\ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01077}01077\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_13RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01078}01078\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_14RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01079}01079\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_15RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2\ |\ ADC\_SQR1\_L\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01080}01080\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_16RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2\ |\ ADC\_SQR1\_L\_1\ |\ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01088}01088\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_DISABLE\ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01089}01089\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_1RANK\ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_DISCEN)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01090}01090\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_2RANKS\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_DISCNUM\_0\ |\ ADC\_CFGR\_DISCEN)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01091}01091\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_3RANKS\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_DISCNUM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_DISCEN)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01092}01092\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_4RANKS\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_DISCNUM\_1\ |\ ADC\_CFGR\_DISCNUM\_0\ |\ ADC\_CFGR\_DISCEN)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01093}01093\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_5RANKS\ \ \ \ \ \ (ADC\_CFGR\_DISCNUM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_DISCEN)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01094}01094\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_6RANKS\ \ \ \ \ \ (ADC\_CFGR\_DISCNUM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_DISCNUM\_0\ |\ ADC\_CFGR\_DISCEN)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01095}01095\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_7RANKS\ \ \ \ \ \ (ADC\_CFGR\_DISCNUM\_2\ |\ ADC\_CFGR\_DISCNUM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_DISCEN)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01096}01096\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_8RANKS\ \ \ \ \ \ (ADC\_CFGR\_DISCNUM\_2\ |\ ADC\_CFGR\_DISCNUM\_1\ |\ ADC\_CFGR\_DISCNUM\_0\ |\ ADC\_CFGR\_DISCEN)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01104}01104\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_1\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01105}01105\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_2\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01106}01106\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_3\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01107}01107\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_4\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01108}01108\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_5\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01109}01109\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_6\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01110}01110\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_7\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01111}01111\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_8\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01112}01112\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_9\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01113}01113\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_10\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01114}01114\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_11\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01115}01115\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_12\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01116}01116\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_13\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01117}01117\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_14\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01118}01118\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR4\_REGOFFSET\ |\ ADC\_REG\_RANK\_15\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01119}01119\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR4\_REGOFFSET\ |\ ADC\_REG\_RANK\_16\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01127}01127\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_SOFTWARE\ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01128}01128\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_TRGO\ \ \ \ \ \ (ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01129}01129\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_CH4\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01130}01130\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM2\_TRGO\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01131}01131\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM2\_CH1\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01132}01132\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH4\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01133}01133\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM4\_TRGO\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01134}01134\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_EXTI\_LINE15\ \ \ \ (ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01135}01135\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_CH4\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01136}01136\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_TRGO2\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01137}01137\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_TRGO\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01138}01138\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_TRGO2\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01139}01139\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH3\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01140}01140\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_TRGO\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01141}01141\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH1\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01142}01142\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM6\_TRGO\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01143}01143\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM15\_TRGO\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01144}01144\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG2\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01145}01145\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG4\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01146}01146\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_LPTIM1\_OUT\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01147}01147\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_LPTIM2\_OUT\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01148}01148\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_LPTIM3\_OUT\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01149}01149\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM23\_TRGO\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01150}01150\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM24\_TRGO\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01158}01158\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_RISING\ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTEN\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01159}01159\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_FALLING\ \ \ \ \ \ \ \ (ADC\_JSQR\_JEXTEN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01160}01160\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_RISINGFALLING\ \ (ADC\_JSQR\_JEXTEN\_1\ |\ ADC\_JSQR\_JEXTEN\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01168}01168\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_INDEPENDENT\ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01169}01169\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_FROM\_GRP\_REGULAR\ \ \ (ADC\_CFGR\_JAUTO)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01177}01177\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_QUEUE\_2CONTEXTS\_LAST\_ACTIVE\ (0x00000000UL)\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Group\ injected\ sequence\ context\ queue\ is\ enabled\ and\ can\ contain\ up\ to\ 2\ contexts.\ When\ all\ contexts\ have\ been\ processed,\ the\ queue\ maintains\ the\ last\ context\ active\ perpetually.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01178}01178\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_QUEUE\_2CONTEXTS\_END\_EMPTY\ \ \ (ADC\_CFGR\_JQM)\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Group\ injected\ sequence\ context\ queue\ is\ enabled\ and\ can\ contain\ up\ to\ 2\ contexts.\ When\ all\ contexts\ have\ been\ processed,\ the\ queue\ is\ empty\ and\ injected\ group\ triggers\ are\ disabled.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01179}01179\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_QUEUE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_JQDIS)\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Group\ injected\ sequence\ context\ queue\ is\ disabled:\ only\ 1\ sequence\ can\ be\ configured\ and\ is\ active\ perpetually.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01187}01187\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_DISABLE\ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01188}01188\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_2RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JL\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01189}01189\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_3RANKS\ \ (ADC\_JSQR\_JL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01190}01190\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_4RANKS\ \ (ADC\_JSQR\_JL\_1\ |\ ADC\_JSQR\_JL\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01198}01198\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_DISCONT\_DISABLE\ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01199}01199\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_DISCONT\_1RANK\ \ \ \ \ \ \ (ADC\_CFGR\_JDISCEN)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01207}01207\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR1\_REGOFFSET\ |\ ADC\_INJ\_RANK\_1\_JSQR\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01208}01208\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR2\_REGOFFSET\ |\ ADC\_INJ\_RANK\_2\_JSQR\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01209}01209\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR3\_REGOFFSET\ |\ ADC\_INJ\_RANK\_3\_JSQR\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01210}01210\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR4\_REGOFFSET\ |\ ADC\_INJ\_RANK\_4\_JSQR\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01218}01218\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_1CYCLE\_5\ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01219}01219\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_2CYCLES\_5\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP10\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01220}01220\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_8CYCLES\_5\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01221}01221\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_16CYCLES\_5\ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP10\_1\ |\ ADC\_SMPR2\_SMP10\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01222}01222\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_32CYCLES\_5\ \ \ \ \ (ADC\_SMPR2\_SMP10\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01223}01223\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_64CYCLES\_5\ \ \ \ \ (ADC\_SMPR2\_SMP10\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SMPR2\_SMP10\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01224}01224\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_387CYCLES\_5\ \ \ \ (ADC\_SMPR2\_SMP10\_2\ |\ ADC\_SMPR2\_SMP10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01225}01225\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_810CYCLES\_5\ \ \ \ (ADC\_SMPR2\_SMP10\_2\ |\ ADC\_SMPR2\_SMP10\_1\ |\ ADC\_SMPR2\_SMP10\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01229}01229\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01233}01233\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_ADC3\_2CYCLES\_5\ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01234}01234\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_ADC3\_6CYCLES\_5\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP10\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01235}01235\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_ADC3\_12CYCLES\_5\ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01236}01236\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_ADC3\_24CYCLES\_5\ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP10\_1\ |\ ADC\_SMPR2\_SMP10\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01237}01237\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_ADC3\_47CYCLES\_5\ \ \ \ \ (ADC\_SMPR2\_SMP10\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01238}01238\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_ADC3\_92CYCLES\_5\ \ \ \ \ (ADC\_SMPR2\_SMP10\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SMPR2\_SMP10\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01239}01239\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_ADC3\_247CYCLES\_5\ \ \ \ (ADC\_SMPR2\_SMP10\_2\ |\ ADC\_SMPR2\_SMP10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01240}01240\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_ADC3\_640CYCLES\_5\ \ \ \ (ADC\_SMPR2\_SMP10\_2\ |\ ADC\_SMPR2\_SMP10\_1\ |\ ADC\_SMPR2\_SMP10\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01244}01244\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01245}01245\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01249}01249\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SINGLE\_ENDED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CALFACT\_CALFACT\_S)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01250}01250\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DIFFERENTIAL\_ENDED\ \ \ \ \ \ \ \ \ \ (ADC\_CR\_ADCALDIF\ |\ ADC\_CALFACT\_CALFACT\_D)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01251}01251\ \textcolor{preprocessor}{\#define\ LL\_ADC\_BOTH\_SINGLE\_DIFF\_ENDED\ \ \ \ \ \ (LL\_ADC\_SINGLE\_ENDED\ |\ LL\_ADC\_DIFFERENTIAL\_ENDED)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01259}01259\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_CHANNEL\_MASK\ \ |\ ADC\_AWD\_CR1\_REGOFFSET)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01260}01260\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR23\_CHANNEL\_MASK\ |\ ADC\_AWD\_CR2\_REGOFFSET)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01261}01261\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR23\_CHANNEL\_MASK\ |\ ADC\_AWD\_CR3\_REGOFFSET)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01269}01269\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01270}01270\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_ALL\_CHANNELS\_REG\ \ \ \ \ \ \ \ (ADC\_AWD\_CR23\_CHANNEL\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01271}01271\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_ALL\_CHANNELS\_INJ\ \ \ \ \ \ \ \ (ADC\_AWD\_CR23\_CHANNEL\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01272}01272\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_ALL\_CHANNELS\_REG\_INJ\ \ \ \ (ADC\_AWD\_CR23\_CHANNEL\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01273}01273\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_0\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_0\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01274}01274\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_0\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_0\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01275}01275\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_0\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_0\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01276}01276\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_1\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_1\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01277}01277\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_1\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_1\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01278}01278\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_1\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_1\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01279}01279\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_2\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01280}01280\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_2\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01281}01281\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_2\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01282}01282\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_3\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01283}01283\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_3\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01284}01284\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_3\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01285}01285\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_4\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_4\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01286}01286\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_4\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_4\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01287}01287\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_4\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_4\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01288}01288\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_5\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_5\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01289}01289\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_5\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_5\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01290}01290\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_5\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_5\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01291}01291\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_6\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_6\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01292}01292\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_6\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_6\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01293}01293\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_6\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_6\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01294}01294\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_7\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_7\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01295}01295\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_7\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_7\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01296}01296\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_7\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_7\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01297}01297\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_8\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_8\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01298}01298\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_8\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_8\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01299}01299\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_8\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_8\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01300}01300\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_9\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_9\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01301}01301\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_9\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_9\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01302}01302\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_9\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_9\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01303}01303\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_10\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_10\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01304}01304\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_10\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_10\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01305}01305\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_10\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_10\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01306}01306\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_11\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_11\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01307}01307\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_11\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_11\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01308}01308\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_11\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_11\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01309}01309\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_12\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_12\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01310}01310\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_12\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_12\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01311}01311\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_12\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_12\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01312}01312\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_13\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_13\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01313}01313\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_13\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_13\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01314}01314\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_13\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_13\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01315}01315\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_14\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_14\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01316}01316\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_14\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_14\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01317}01317\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_14\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_14\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01318}01318\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_15\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_15\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01319}01319\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_15\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_15\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01320}01320\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_15\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_15\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01321}01321\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_16\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_16\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01322}01322\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_16\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_16\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01323}01323\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_16\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_16\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01324}01324\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_17\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_17\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01325}01325\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_17\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_17\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01326}01326\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_17\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_17\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01327}01327\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_18\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_18\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01328}01328\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_18\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_18\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01329}01329\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_18\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_18\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01330}01330\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_19\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_19\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01331}01331\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_19\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_19\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01332}01332\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_19\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_19\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01333}01333\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VREFINT\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01334}01334\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VREFINT\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01335}01335\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VREFINT\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01336}01336\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_REG\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01337}01337\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01338}01338\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_REG\_INJ\ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01339}01339\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VBAT\_REG\ \ \ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01340}01340\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VBAT\_INJ\ \ \ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01341}01341\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VBAT\_REG\_INJ\ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01342}01342\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH1\_ADC2\_REG\ \ \ \ \ ((LL\_ADC\_CHANNEL\_DAC1CH1\_ADC2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01343}01343\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH1\_ADC2\_INJ\ \ \ \ \ ((LL\_ADC\_CHANNEL\_DAC1CH1\_ADC2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01344}01344\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH1\_ADC2\_REG\_INJ\ ((LL\_ADC\_CHANNEL\_DAC1CH1\_ADC2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01345}01345\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH2\_ADC2\_REG\ \ \ \ \ ((LL\_ADC\_CHANNEL\_DAC1CH2\_ADC2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01346}01346\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH2\_ADC2\_INJ\ \ \ \ \ ((LL\_ADC\_CHANNEL\_DAC1CH2\_ADC2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01347}01347\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH2\_ADC2\_REG\_INJ\ ((LL\_ADC\_CHANNEL\_DAC1CH2\_ADC2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01355}01355\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_THRESHOLD\_HIGH\ \ \ \ \ \ \ \ \ \ (0x1UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01356}01356\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_THRESHOLD\_LOW\ \ \ \ \ \ \ \ \ \ \ (0x0UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01360}01360\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01364}01364\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_NONE\ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01365}01365\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_2SAMPLES\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC3\_TR1\_AWDFILT\_0)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01366}01366\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_3SAMPLES\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC3\_TR1\_AWDFILT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01367}01367\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_4SAMPLES\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC3\_TR1\_AWDFILT\_1\ |\ ADC3\_TR1\_AWDFILT\_0)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01368}01368\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_5SAMPLES\ \ \ \ \ \ (ADC3\_TR1\_AWDFILT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01369}01369\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_6SAMPLES\ \ \ \ \ \ (ADC3\_TR1\_AWDFILT\_2\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC3\_TR1\_AWDFILT\_0)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01370}01370\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_7SAMPLES\ \ \ \ \ \ (ADC3\_TR1\_AWDFILT\_2\ |\ ADC3\_TR1\_AWDFILT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01371}01371\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_8SAMPLES\ \ \ \ \ \ (ADC3\_TR1\_AWDFILT\_2\ |\ ADC3\_TR1\_AWDFILT\_1\ |\ ADC3\_TR1\_AWDFILT\_0)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01375}01375\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01376}01376\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01380}01380\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01381}01381\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_GRP\_REGULAR\_CONTINUED\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_ROVSE)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01382}01382\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_GRP\_REGULAR\_RESUMED\ \ \ \ \ (ADC\_CFGR2\_ROVSM\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_ROVSE)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01383}01383\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_GRP\_INJECTED\ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_JOVSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01384}01384\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_GRP\_INJ\_REG\_RESUMED\ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_JOVSE\ |\ ADC\_CFGR2\_ROVSE)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01392}01392\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_REG\_CONT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01393}01393\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_REG\_DISCONT\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_TROVS)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01397}01397\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01401}01401\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01402}01402\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC3\_CFGR2\_OVSR\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01403}01403\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC3\_CFGR2\_OVSR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01404}01404\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC3\_CFGR2\_OVSR\_1\ |\ ADC3\_CFGR2\_OVSR\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01405}01405\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_32\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC3\_CFGR2\_OVSR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01406}01406\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC3\_CFGR2\_OVSR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC3\_CFGR2\_OVSR\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01407}01407\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC3\_CFGR2\_OVSR\_2\ |\ ADC3\_CFGR2\_OVSR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01408}01408\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_256\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC3\_CFGR2\_OVSR\_2\ |\ ADC3\_CFGR2\_OVSR\_1\ |\ ADC3\_CFGR2\_OVSR\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01412}01412\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01413}01413\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01417}01417\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01418}01418\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_1\ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSS\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01419}01419\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_2\ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01420}01420\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_3\ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSS\_1\ |\ ADC\_CFGR2\_OVSS\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01421}01421\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_4\ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01422}01422\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_5\ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR2\_OVSS\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01423}01423\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_6\ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSS\_2\ |\ ADC\_CFGR2\_OVSS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01424}01424\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_7\ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSS\_2\ |\ ADC\_CFGR2\_OVSS\_1\ |\ ADC\_CFGR2\_OVSS\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01425}01425\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_8\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01426}01426\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_9\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR2\_OVSS\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01427}01427\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_10\ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR2\_OVSS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01428}01428\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_11\ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR2\_OVSS\_1\ |\ ADC\_CFGR2\_OVSS\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01436}01436\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_INDEPENDENT\ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01437}01437\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_SIMULT\ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DUAL\_2\ |\ ADC\_CCR\_DUAL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01438}01438\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_INTERL\ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DUAL\_2\ |\ ADC\_CCR\_DUAL\_1\ |\ ADC\_CCR\_DUAL\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01439}01439\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_INJ\_SIMULT\ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DUAL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DUAL\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01440}01440\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_INJ\_ALTERN\ \ \ \ \ \ \ (ADC\_CCR\_DUAL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DUAL\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01441}01441\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_SIM\_INJ\_SIM\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DUAL\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01442}01442\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_SIM\_INJ\_ALT\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DUAL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01443}01443\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_INT\_INJ\_SIM\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DUAL\_1\ |\ ADC\_CCR\_DUAL\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01451}01451\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_EACH\_ADC\ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01452}01452\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_RES\_32\_10B\ \ \ \ \ \ (ADC\_CCR\_DAMDF\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01453}01453\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_RES\_8B\ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_DAMDF\_1\ |\ ADC\_CCR\_DAMDF\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01461}01461\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_1CYCLE\_5\ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01462}01462\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_2CYCLES\_5\ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01463}01463\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_3CYCLES\_5\ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01464}01464\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_4CYCLES\_5\ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_1\ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01465}01465\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_4CYCLES\_5\_8\_BITS\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_2\ |\ ADC\_CCR\_DELAY\_1\ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01466}01466\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_5CYCLES\_5\ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01467}01467\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_5CYCLES\_5\_10\_BITS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_2\ |\ ADC\_CCR\_DELAY\_1\ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01468}01468\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_6CYCLES\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_DELAY\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01469}01469\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_6CYCLES\_5\ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01470}01470\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_6CYCLES\_5\_12\_BITS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_2\ |\ ADC\_CCR\_DELAY\_1\ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01471}01471\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_7CYCLES\_5\ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_2\ |\ ADC\_CCR\_DELAY\_1\ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01472}01472\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_8CYCLES\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_DELAY\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01473}01473\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_9CYCLES\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_DELAY\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01481}01481\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_MASTER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CDR\_RDATA\_MST)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01482}01482\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_SLAVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CDR\_RDATA\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01483}01483\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_MASTER\_SLAVE\ \ \ \ \ \ \ \ \ \ (ADC\_CDR\_RDATA\_SLV\ |\ ADC\_CDR\_RDATA\_MST)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01498}01498\ \textcolor{comment}{/*\ Note:\ Only\ ADC\ peripheral\ HW\ delays\ are\ defined\ in\ ADC\ LL\ driver\ driver,\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01499}01499\ \textcolor{comment}{/*\ \ \ \ \ \ \ not\ timeout\ values.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01500}01500\ \textcolor{comment}{/*\ \ \ \ \ \ \ Timeout\ values\ for\ ADC\ operations\ are\ dependent\ to\ device\ clock\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01501}01501\ \textcolor{comment}{/*\ \ \ \ \ \ \ configuration\ (system\ clock\ versus\ ADC\ clock),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01502}01502\ \textcolor{comment}{/*\ \ \ \ \ \ \ and\ therefore\ must\ be\ defined\ in\ user\ application.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01503}01503\ \textcolor{comment}{/*\ \ \ \ \ \ \ Indications\ for\ estimation\ of\ ADC\ timeout\ delays,\ for\ this\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01504}01504\ \textcolor{comment}{/*\ \ \ \ \ \ \ STM32\ series:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01505}01505\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ calibration\ time:\ maximum\ delay\ is\ 16384/fADC.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01506}01506\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ (refer\ to\ device\ datasheet,\ parameter\ "{}tCAL"{})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01507}01507\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ enable\ time:\ maximum\ delay\ is\ 1\ conversion\ cycle.\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01508}01508\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ (refer\ to\ device\ datasheet,\ parameter\ "{}tSTAB"{})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01509}01509\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ disable\ time:\ maximum\ delay\ should\ be\ a\ few\ ADC\ clock\ cycles\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01510}01510\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ stop\ conversion\ time:\ maximum\ delay\ should\ be\ a\ few\ ADC\ clock\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01511}01511\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ cycles\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01512}01512\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ conversion\ time:\ duration\ depending\ on\ ADC\ clock\ and\ ADC\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01513}01513\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ configuration.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01514}01514\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ (refer\ to\ device\ reference\ manual,\ section\ "{}Timing"{})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01515}01515\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01516}01516\ \textcolor{comment}{/*\ Delay\ for\ ADC\ stabilization\ time\ (ADC\ voltage\ regulator\ start-\/up\ time)\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01517}01517\ \textcolor{comment}{/*\ Delay\ set\ to\ maximum\ value\ (refer\ to\ device\ datasheet,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01518}01518\ \textcolor{comment}{/*\ parameter\ "{}tADCVREG\_STUP"{}).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01519}01519\ \textcolor{comment}{/*\ Unit:\ us\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01520}01520\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_INTERNAL\_REGUL\_STAB\_US\ (\ 10UL)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01522}01522\ \textcolor{comment}{/*\ Delay\ for\ internal\ voltage\ reference\ stabilization\ time.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01523}01523\ \textcolor{comment}{/*\ Delay\ set\ to\ maximum\ value\ (refer\ to\ device\ datasheet,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01524}01524\ \textcolor{comment}{/*\ parameter\ "{}ts\_vrefint"{}).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01525}01525\ \textcolor{comment}{/*\ Unit:\ us\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01526}01526\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_VREFINT\_STAB\_US\ \ \ \ \ \ \ (5UL)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01528}01528\ \textcolor{comment}{/*\ Delay\ for\ temperature\ sensor\ stabilization\ time.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01529}01529\ \textcolor{comment}{/*\ Literal\ set\ to\ maximum\ value\ (refer\ to\ device\ datasheet,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01530}01530\ \textcolor{comment}{/*\ parameter\ "{}tSTART\_RUN"{}).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01531}01531\ \textcolor{comment}{/*\ Unit:\ us\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01532}01532\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_TEMPSENSOR\_STAB\_US\ \ \ \ (\ 26UL)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01534}01534\ \textcolor{comment}{/*\ Delay\ required\ between\ ADC\ end\ of\ calibration\ and\ ADC\ enable.\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01535}01535\ \textcolor{comment}{/*\ Note:\ On\ this\ STM32\ series,\ a\ minimum\ number\ of\ ADC\ clock\ cycles\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01536}01536\ \textcolor{comment}{/*\ \ \ \ \ \ \ are\ required\ between\ ADC\ end\ of\ calibration\ and\ ADC\ enable.\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01537}01537\ \textcolor{comment}{/*\ \ \ \ \ \ \ Wait\ time\ can\ be\ computed\ in\ user\ application\ by\ waiting\ for\ the\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01538}01538\ \textcolor{comment}{/*\ \ \ \ \ \ \ equivalent\ number\ of\ CPU\ cycles,\ by\ taking\ into\ account\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01539}01539\ \textcolor{comment}{/*\ \ \ \ \ \ \ ratio\ of\ CPU\ clock\ versus\ ADC\ clock\ prescalers.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01540}01540\ \textcolor{comment}{/*\ Unit:\ ADC\ clock\ cycles.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01541}01541\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_CALIB\_ENABLE\_ADC\_CYCLES\ (\ \ 4UL)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01543}01543\ \textcolor{comment}{/*\ Fixed\ timeout\ value\ for\ ADC\ linearity\ word\ bit\ set/clear\ delay.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01544}01544\ \textcolor{comment}{/*\ Values\ defined\ to\ be\ higher\ than\ worst\ cases:\ low\ clock\ frequency,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01545}01545\ \textcolor{comment}{/*\ maximum\ prescalers.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01546}01546\ \textcolor{comment}{/*\ Ex\ of\ profile\ low\ frequency\ :\ f\_ADC\ at\ 4,577\ Khz\ (minimum\ value\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01547}01547\ \textcolor{comment}{/*\ according\ to\ Data\ sheet),\ linearity\ set/clear\ bit\ delay\ MAX\ =\ 6\ /\ f\_ADC\ +\ 3\ cycles\ AHB\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01548}01548\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ 6\ /\ 4577\ =\ 1,311ms\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01549}01549\ \textcolor{comment}{/*\ At\ maximum\ CPU\ speed\ (400\ MHz),\ this\ means\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01550}01550\ \textcolor{comment}{/*\ \ \ \ 3.58\ *\ 400\ MHz\ =\ 524400\ CPU\ cycles\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01551}01551\ \textcolor{preprocessor}{\#define\ ADC\_LINEARITY\_BIT\_TOGGLE\_TIMEOUT\ \ \ \ \ \ \ \ \ (524400UL)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01562}01562\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01578}01578\ \textcolor{preprocessor}{\#define\ LL\_ADC\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01579}01579\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01586}01586\ \textcolor{preprocessor}{\#define\ LL\_ADC\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01595}01595\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01612}01612\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC12\_RESOLUTION\_TO\_ADC3(\_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01613}01613\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01614}01614\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ ((\_\_ADC\_RESOLUTION\_\_)\ ==\ LL\_ADC\_RESOLUTION\_12B)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01615}01615\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ ?(0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01616}01616\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01617}01617\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ADC\_RESOLUTION\_\_)\ ==\ LL\_ADC\_RESOLUTION\_10B)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01618}01618\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ?(ADC\_CFGR\_RES\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01619}01619\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01620}01620\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ADC\_RESOLUTION\_\_)\ ==\ LL\_ADC\_RESOLUTION\_8B)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01621}01621\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ?(ADC\_CFGR\_RES\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01622}01622\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01623}01623\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ADC\_RESOLUTION\_\_)\ ==\ LL\_ADC\_RESOLUTION\_6B)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01624}01624\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ?((ADC\_CFGR\_RES\_2|ADC\_CFGR\_RES\_1\ |\ ADC\_CFGR\_RES\_0))\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01625}01625\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ :(0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01626}01626\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01627}01627\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01628}01628\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01629}01629\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01672}01672\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CHANNEL\_TO\_DECIMAL\_NB(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01673}01673\ \textcolor{preprocessor}{\ \ ((((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_BITFIELD\_MASK)\ ==\ 0UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01674}01674\ \textcolor{preprocessor}{\ \ \ \ ?\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01675}01675\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01676}01676\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01677}01677\ \textcolor{preprocessor}{\ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01678}01678\ \textcolor{preprocessor}{\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01679}01679\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (uint32\_t)POSITION\_VAL((\_\_CHANNEL\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01680}01680\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01681}01681\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01682}01682\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01725}01725\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_DECIMAL\_NB\_TO\_CHANNEL(\_\_DECIMAL\_NB\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01726}01726\ \textcolor{preprocessor}{\ \ (((\_\_DECIMAL\_NB\_\_)\ <=\ 9UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01727}01727\ \textcolor{preprocessor}{\ \ \ \ ?\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01728}01728\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_DECIMAL\_NB\_\_)\ <<\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01729}01729\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_0\ <<\ (\_\_DECIMAL\_NB\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01730}01730\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ (((3UL\ *\ (\_\_DECIMAL\_NB\_\_)))\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01731}01731\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01732}01732\ \textcolor{preprocessor}{\ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01733}01733\ \textcolor{preprocessor}{\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01734}01734\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_DECIMAL\_NB\_\_)\ <<\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01735}01735\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_0\ <<\ (\_\_DECIMAL\_NB\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01736}01736\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ (((3UL\ *\ ((\_\_DECIMAL\_NB\_\_)\ -\/\ 10UL)))\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01737}01737\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01738}01738\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01739}01739\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01791}01791\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01792}01792\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK)\ !=\ 0UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01793}01793\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01860}01860\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CHANNEL\_INTERNAL\_TO\_EXTERNAL(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01861}01861\ \textcolor{preprocessor}{\ \ ((\_\_CHANNEL\_\_)\ \&\ \string~ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01862}01862\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01889}01889\ \textcolor{preprocessor}{\#if\ defined(ADC3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01890}01890\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL\_AVAILABLE(\_\_ADC\_INSTANCE\_\_,\ \_\_CHANNEL\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01891}01891\ \textcolor{preprocessor}{\ \ ((((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01892}01892\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01893}01893\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_DAC1CH1\_ADC2)\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01894}01894\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_DAC1CH2\_ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01895}01895\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01896}01896\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01897}01897\ \textcolor{preprocessor}{\ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01898}01898\ \textcolor{preprocessor}{\ \ \ (((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01899}01899\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01900}01900\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_TEMPSENSOR)\ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01901}01901\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VBAT)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01902}01902\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01903}01903\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01904}01904\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01905}01905\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01906}01906\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01907}01907\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL\_AVAILABLE(\_\_ADC\_INSTANCE\_\_,\ \_\_CHANNEL\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01908}01908\ \textcolor{preprocessor}{\ \ ((((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01909}01909\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01910}01910\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_DAC1CH1\_ADC2)\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01911}01911\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_DAC1CH2\_ADC2)\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01912}01912\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_TEMPSENSOR)\ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01913}01913\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VBAT)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01914}01914\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01915}01915\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01916}01916\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01917}01917\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01918}01918\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l01919}01919\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02052}02052\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_CHANNEL\_GROUP(\_\_CHANNEL\_\_,\ \_\_GROUP\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02053}02053\ \textcolor{preprocessor}{\ \ (((\_\_GROUP\_\_)\ ==\ LL\_ADC\_GROUP\_REGULAR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02054}02054\ \textcolor{preprocessor}{\ \ \ \ ?\ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02055}02055\ \textcolor{preprocessor}{\ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02056}02056\ \textcolor{preprocessor}{\ \ \ \ \ \ ((\_\_GROUP\_\_)\ ==\ LL\_ADC\_GROUP\_INJECTED)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02057}02057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ?\ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02058}02058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02059}02059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02060}02060\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02061}02061\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02082}02082\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_SET\_THRESHOLD\_RESOLUTION(\_\_ADC\_RESOLUTION\_\_,\ \_\_AWD\_THRESHOLD\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02083}02083\ \textcolor{preprocessor}{\ \ ((\_\_AWD\_THRESHOLD\_\_)\ <<\ ((\_\_ADC\_RESOLUTION\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1U\ )))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02084}02084\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02105}02105\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_GET\_THRESHOLD\_RESOLUTION(\_\_ADC\_RESOLUTION\_\_,\ \_\_AWD\_THRESHOLD\_16\_BITS\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02106}02106\ \textcolor{preprocessor}{\ \ ((\_\_AWD\_THRESHOLD\_16\_BITS\_\_)\ >>\ ((\_\_ADC\_RESOLUTION\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1U\ )))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02107}02107\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02121}02121\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALIB\_FACTOR\_SINGLE\_DIFF(\_\_CALIB\_FACTOR\_SINGLE\_ENDED\_\_,\ \_\_CALIB\_FACTOR\_DIFFERENTIAL\_\_)\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02122}02122\ \textcolor{preprocessor}{\ \ (((\_\_CALIB\_FACTOR\_DIFFERENTIAL\_\_)\ <<\ ADC\_CALFACT\_CALFACT\_D\_Pos)\ |\ (\_\_CALIB\_FACTOR\_SINGLE\_ENDED\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02123}02123\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02137}02137\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_MULTI\_CONV\_DATA\_MASTER\_SLAVE(\_\_ADC\_MULTI\_MASTER\_SLAVE\_\_,\ \_\_ADC\_MULTI\_CONV\_DATA\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02138}02138\ \textcolor{preprocessor}{\ \ (((\_\_ADC\_MULTI\_CONV\_DATA\_\_)\ >>\ ((ADC\_CDR\_RDATA\_SLV\_Pos)\ \&\ \string~(\_\_ADC\_MULTI\_MASTER\_SLAVE\_\_)))\ \&\ ADC\_CDR\_RDATA\_MST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02139}02139\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02152}02152\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_MULTI\_INSTANCE\_MASTER(\_\_ADCx\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02153}02153\ \textcolor{preprocessor}{\ \ (\ (\ ((\_\_ADCx\_\_)\ ==\ ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02154}02154\ \textcolor{preprocessor}{\ \ \ \ )?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02155}02155\ \textcolor{preprocessor}{\ \ \ \ \ (ADC1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02156}02156\ \textcolor{preprocessor}{\ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02157}02157\ \textcolor{preprocessor}{\ \ \ \ \ (\_\_ADCx\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02158}02158\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02159}02159\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02170}02170\ \textcolor{preprocessor}{\#if\ defined(ADC3\_COMMON)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02171}02171\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_COMMON\_INSTANCE(\_\_ADCx\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02172}02172\ \textcolor{preprocessor}{\ \ ((((\_\_ADCx\_\_)\ ==\ ADC1)\ ||\ ((\_\_ADCx\_\_)\ ==\ ADC2))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02173}02173\ \textcolor{preprocessor}{\ \ \ \ ?\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02174}02174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC12\_COMMON)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02175}02175\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02176}02176\ \textcolor{preprocessor}{\ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02177}02177\ \textcolor{preprocessor}{\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02178}02178\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC3\_COMMON)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02179}02179\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02180}02180\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02181}02181\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02182}02182\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_COMMON\_INSTANCE(\_\_ADCx\_\_)\ \ \ (ADC12\_COMMON)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02183}02183\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02184}02184\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02202}02202\ \textcolor{preprocessor}{\#if\ defined(ADC3\_COMMON)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02203}02203\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_ENABLED\_ALL\_COMMON\_INSTANCE(\_\_ADCXY\_COMMON\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02204}02204\ \textcolor{preprocessor}{\ \ (((\_\_ADCXY\_COMMON\_\_)\ ==\ ADC12\_COMMON)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02205}02205\ \textcolor{preprocessor}{\ \ \ \ ?\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02206}02206\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (LL\_ADC\_IsEnabled(ADC1)\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02207}02207\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ LL\_ADC\_IsEnabled(ADC2)\ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02208}02208\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02209}02209\ \textcolor{preprocessor}{\ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02210}02210\ \textcolor{preprocessor}{\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02211}02211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (LL\_ADC\_IsEnabled(ADC3))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02212}02212\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02213}02213\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02214}02214\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02215}02215\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_ENABLED\_ALL\_COMMON\_INSTANCE(\_\_ADCXY\_COMMON\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02216}02216\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_IsEnabled(ADC1)\ |\ LL\_ADC\_IsEnabled(ADC2))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02217}02217\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02218}02218\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02233}02233\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02234}02234\ \textcolor{preprocessor}{\ \ (0xFFFFUL\ >>\ ((\_\_ADC\_RESOLUTION\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1UL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02235}02235\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02236}02236\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02250}02250\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC3\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02251}02251\ \textcolor{preprocessor}{\ \ \ \ (0xFFFUL\ >>\ ((\_\_ADC\_RESOLUTION\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\_ADC3\ -\/\ 1UL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02252}02252\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02273}02273\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_X)\ ||\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02274}02274\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION(\_\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02275}02275\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_CURRENT\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02276}02276\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_TARGET\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02277}02277\ \textcolor{preprocessor}{(\ (\_\_ADC\_RESOLUTION\_CURRENT\_\_\ ==\ LL\_ADC\_RESOLUTION\_8B)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02278}02278\ \textcolor{preprocessor}{\ \ ?(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02279}02279\ \textcolor{preprocessor}{\ \ \ \ ((\_\_DATA\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02280}02280\ \textcolor{preprocessor}{\ \ \ \ <<\ (((\_\_ADC\_RESOLUTION\_CURRENT\_\_)\ \&\ \string~(ADC\_CFGR\_RES\_1\ |\ ADC\_CFGR\_RES\_0)\ )\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1UL)))\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02281}02281\ \textcolor{preprocessor}{\ \ \ >>\ ((\_\_ADC\_RESOLUTION\_TARGET\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1UL))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02282}02282\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02283}02283\ \textcolor{preprocessor}{\ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02284}02284\ \textcolor{preprocessor}{\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02285}02285\ \textcolor{preprocessor}{\ \ \ \ \ (\_\_ADC\_RESOLUTION\_TARGET\_\_\ ==\ LL\_ADC\_RESOLUTION\_8B)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02286}02286\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ?\ (\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02287}02287\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ ((\_\_DATA\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02288}02288\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ <<\ ((\_\_ADC\_RESOLUTION\_CURRENT\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1UL)))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02289}02289\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ >>\ (((\_\_ADC\_RESOLUTION\_TARGET\_\_)\ \&\ \string~(ADC\_CFGR\_RES\_1\ |\ ADC\_CFGR\_RES\_0)\ )\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1UL))\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02290}02290\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02291}02291\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02292}02292\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02293}02293\ \textcolor{preprocessor}{\ \ \ \ ((\_\_DATA\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02294}02294\ \textcolor{preprocessor}{\ \ \ \ <<\ ((\_\_ADC\_RESOLUTION\_CURRENT\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1UL)))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02295}02295\ \textcolor{preprocessor}{\ \ \ \ >>\ ((\_\_ADC\_RESOLUTION\_TARGET\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1UL))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02296}02296\ \textcolor{preprocessor}{\ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02297}02297\ \textcolor{preprocessor}{\ \ \ )\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02298}02298\ \textcolor{preprocessor}{\ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02299}02299\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02300}02300\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02301}02301\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ defined(ADC\_VER\_V5\_3)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02302}02302\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION(\_\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02303}02303\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_CURRENT\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02304}02304\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_TARGET\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02305}02305\ \textcolor{preprocessor}{(\ (\_\_ADC\_RESOLUTION\_CURRENT\_\_\ ==\ LL\_ADC\_RESOLUTION\_8B)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02306}02306\ \textcolor{preprocessor}{\ \ ?(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02307}02307\ \textcolor{preprocessor}{\ \ \ \ ((\_\_DATA\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02308}02308\ \textcolor{preprocessor}{\ \ \ \ <<\ (((\_\_ADC\_RESOLUTION\_CURRENT\_\_)\ \&\ \string~(ADC\_CFGR\_RES\_1\ |\ ADC\_CFGR\_RES\_0)\ )\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1UL)))\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02309}02309\ \textcolor{preprocessor}{\ \ \ >>\ ((\_\_ADC\_RESOLUTION\_TARGET\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1UL))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02310}02310\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02311}02311\ \textcolor{preprocessor}{\ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02312}02312\ \textcolor{preprocessor}{\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02313}02313\ \textcolor{preprocessor}{\ \ \ \ \ (\_\_ADC\_RESOLUTION\_TARGET\_\_\ ==\ LL\_ADC\_RESOLUTION\_8B)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02314}02314\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ?\ (\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02315}02315\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ ((\_\_DATA\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02316}02316\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ <<\ ((\_\_ADC\_RESOLUTION\_CURRENT\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1UL)))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02317}02317\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ >>\ (((\_\_ADC\_RESOLUTION\_TARGET\_\_)\ \&\ \string~(ADC\_CFGR\_RES\_1\ |\ ADC\_CFGR\_RES\_0)\ )\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1UL))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02318}02318\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02319}02319\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02320}02320\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02321}02321\ \textcolor{preprocessor}{\ \ \ \ ((\_\_DATA\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02322}02322\ \textcolor{preprocessor}{\ \ \ \ <<\ ((\_\_ADC\_RESOLUTION\_CURRENT\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1UL)))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02323}02323\ \textcolor{preprocessor}{\ \ \ \ >>\ ((\_\_ADC\_RESOLUTION\_TARGET\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1UL))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02324}02324\ \textcolor{preprocessor}{\ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02325}02325\ \textcolor{preprocessor}{\ \ \ )\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02326}02326\ \textcolor{preprocessor}{\ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02327}02327\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02328}02328\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02329}02329\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02330}02330\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02349}02349\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION\_ADC3(\_\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02350}02350\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_CURRENT\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02351}02351\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_TARGET\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02352}02352\ \textcolor{preprocessor}{\ \ (((\_\_DATA\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02353}02353\ \textcolor{preprocessor}{\ \ \ \ <<\ ((\_\_ADC\_RESOLUTION\_CURRENT\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\_ADC3\ -\/\ 1UL)))\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02354}02354\ \textcolor{preprocessor}{\ \ \ >>\ ((\_\_ADC\_RESOLUTION\_TARGET\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\_ADC3\ -\/\ 1UL))\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02355}02355\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02356}02356\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02374}02374\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_DATA\_TO\_VOLTAGE(\_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02375}02375\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02376}02376\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02377}02377\ \textcolor{preprocessor}{\ \ ((\_\_ADC\_DATA\_\_)\ *\ (\_\_VREFANALOG\_VOLTAGE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02378}02378\ \textcolor{preprocessor}{\ \ \ /\ \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02379}02379\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02380}02380\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02407}02407\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_VREFANALOG\_VOLTAGE(\_\_VREFINT\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02408}02408\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02409}02409\ \textcolor{preprocessor}{\ \ (((uint32\_t)(*VREFINT\_CAL\_ADDR)\ *\ VREFINT\_CAL\_VREF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02410}02410\ \textcolor{preprocessor}{\ \ \ \ /\ \_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION((\_\_VREFINT\_ADC\_DATA\_\_),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02411}02411\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_ADC\_RESOLUTION\_\_),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02412}02412\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_ADC\_RESOLUTION\_16B)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02413}02413\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02414}02414\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02461}02461\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_TEMPERATURE(\_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02462}02462\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02463}02463\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02464}02464\ \textcolor{preprocessor}{\ \ ((((\ ((int32\_t)((\_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION((\_\_TEMPSENSOR\_ADC\_DATA\_\_),\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02465}02465\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_ADC\_RESOLUTION\_\_),\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02466}02466\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_ADC\_RESOLUTION\_16B)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02467}02467\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ (\_\_VREFANALOG\_VOLTAGE\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02468}02468\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ /\ TEMPSENSOR\_CAL\_VREFANALOG)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02469}02469\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ -\/\ (int32\_t)\ *TEMPSENSOR\_CAL1\_ADDR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02470}02470\ \textcolor{preprocessor}{\ \ \ \ \ )\ *\ (int32\_t)(TEMPSENSOR\_CAL2\_TEMP\ -\/\ TEMPSENSOR\_CAL1\_TEMP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02471}02471\ \textcolor{preprocessor}{\ \ \ \ )\ /\ (int32\_t)((int32\_t)*TEMPSENSOR\_CAL2\_ADDR\ -\/\ (int32\_t)*TEMPSENSOR\_CAL1\_ADDR)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02472}02472\ \textcolor{preprocessor}{\ \ \ )\ +\ TEMPSENSOR\_CAL1\_TEMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02473}02473\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02474}02474\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02520}02520\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_TEMPERATURE\_TYP\_PARAMS(\_\_TEMPSENSOR\_TYP\_AVGSLOPE\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02521}02521\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_TYP\_CALX\_V\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02522}02522\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_CALX\_TEMP\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02523}02523\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02524}02524\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02525}02525\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02526}02526\ \textcolor{preprocessor}{\ \ (((\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02527}02527\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (int32\_t)((((\_\_TEMPSENSOR\_ADC\_DATA\_\_)\ *\ (\_\_VREFANALOG\_VOLTAGE\_\_))\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02528}02528\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ /\ \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02529}02529\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ 1000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02530}02530\ \textcolor{preprocessor}{\ \ \ \ \ \ \ -\/\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02531}02531\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (int32\_t)(((\_\_TEMPSENSOR\_TYP\_CALX\_V\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02532}02532\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ 1000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02533}02533\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02534}02534\ \textcolor{preprocessor}{\ \ \ \ )\ /\ (int32\_t)(\_\_TEMPSENSOR\_TYP\_AVGSLOPE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02535}02535\ \textcolor{preprocessor}{\ \ \ )\ +\ (int32\_t)(\_\_TEMPSENSOR\_CALX\_TEMP\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02536}02536\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02537}02537\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02547}02547\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02586}02586\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_DMA\_GetRegAddr(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ \mbox{\hyperlink{lps22bh_8c_a8e39d30bce1b2172c347b10e96f05d1b}{Register}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02587}02587\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02588}02588\ \ \ uint32\_t\ data\_reg\_addr;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02589}02589\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02590}02590\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{lps22bh_8c_a8e39d30bce1b2172c347b10e96f05d1b}{Register}}\ ==\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02591}02591\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02592}02592\ \ \ \ \ \textcolor{comment}{/*\ Retrieve\ address\ of\ register\ DR\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02593}02593\ \ \ \ \ data\_reg\_addr\ =\ (uint32\_t)\ \&\ (ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02594}02594\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02595}02595\ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ (Register\ ==\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA\_MULTI)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02596}02596\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02597}02597\ \ \ \ \ \textcolor{comment}{/*\ Retrieve\ address\ of\ register\ CDR\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02598}02598\ \ \ \ \ data\_reg\_addr\ =\ (uint32\_t)\ \&\ ((\_\_LL\_ADC\_COMMON\_INSTANCE(ADCx))-\/>CDR);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02599}02599\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02600}02600\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02601}02601\ \ \ \textcolor{keywordflow}{return}\ data\_reg\_addr;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02602}02602\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02603}02603\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02646}02646\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCommonClock(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ CommonClock)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02647}02647\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02648}02648\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b41927167c714522bb04b6fff3820d}{ADC\_CCR\_CKMODE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163968c55b1756d3880add05e08e452f}{ADC\_CCR\_PRESC}},\ CommonClock);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02649}02649\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02650}02650\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02674}02674\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetCommonClock(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02675}02675\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02676}02676\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b41927167c714522bb04b6fff3820d}{ADC\_CCR\_CKMODE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163968c55b1756d3880add05e08e452f}{ADC\_CCR\_PRESC}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02677}02677\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02678}02678\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02714}02714\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCommonPathInternalCh(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ PathInternal)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02715}02715\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02716}02716\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc47464aaa52f565d8daa9cf1a86054}{ADC\_CCR\_VREFEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec05330012f52f35421531c72819fada}{ADC\_CCR\_TSEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeefa6f00268db0df10fb97112a9f456}{ADC\_CCR\_VBATEN}},\ PathInternal);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02717}02717\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02718}02718\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02736}02736\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetCommonPathInternalCh(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02737}02737\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02738}02738\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc47464aaa52f565d8daa9cf1a86054}{ADC\_CCR\_VREFEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec05330012f52f35421531c72819fada}{ADC\_CCR\_TSEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeefa6f00268db0df10fb97112a9f456}{ADC\_CCR\_VBATEN}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02739}02739\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02740}02740\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02783}02783\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCalibrationOffsetFactor(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SingleDiff,\ uint32\_t\ CalibrationFactor)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02784}02784\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02785}02785\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02786}02786\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>CALFACT\_RES13,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02787}02787\ \ \ \ \ \ \ \ \ \ \ \ \ \ SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_FACTOR\_MASK,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02788}02788\ \ \ \ \ \ \ \ \ \ \ \ \ \ CalibrationFactor\ <<\ (((SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_MASK)\ >>\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_SHIFT4)\ \&\ \string~(SingleDiff\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf2aa49ef5e2e03a137e7d42fd1eae1}{ADC\_CALFACT\_CALFACT\_S}})));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02789}02789\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02790}02790\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab52af14ef01c38de4adde4332a217421}{CALFACT}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02791}02791\ \ \ \ \ \ \ \ \ \ \ \ \ \ SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_FACTOR\_MASK,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02792}02792\ \ \ \ \ \ \ \ \ \ \ \ \ \ CalibrationFactor\ <<\ (((SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_MASK)\ >>\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_SHIFT4)\ \&\ \string~(SingleDiff\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf2aa49ef5e2e03a137e7d42fd1eae1}{ADC\_CALFACT\_CALFACT\_S}})));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02793}02793\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02794}02794\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02795}02795\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02814}02814\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetCalibrationOffsetFactor(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SingleDiff)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02815}02815\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02816}02816\ \ \ \textcolor{comment}{/*\ Retrieve\ bits\ with\ position\ in\ register\ depending\ on\ parameter\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02817}02817\ \ \ \textcolor{comment}{/*\ "{}SingleDiff"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02818}02818\ \ \ \textcolor{comment}{/*\ Parameter\ used\ with\ mask\ "{}ADC\_SINGLEDIFF\_CALIB\_FACTOR\_MASK"{}\ because\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02819}02819\ \ \ \textcolor{comment}{/*\ containing\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02820}02820\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02821}02821\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>CALFACT\_RES13,\ (SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_FACTOR\_MASK))\ >>\ ((SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_MASK)\ >>\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_SHIFT4));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02822}02822\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02823}02823\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab52af14ef01c38de4adde4332a217421}{CALFACT}},\ (SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_FACTOR\_MASK))\ >>\ ((SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_MASK)\ >>\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_SHIFT4));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02824}02824\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02825}02825\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02826}02826\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02849}02849\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCalibrationLinearFactor(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ LinearityWord,\ uint32\_t\ CalibrationFactor)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02850}02850\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02851}02851\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02852}02852\ \ \ \textcolor{keywordflow}{if}\ (ADCx\ !=\ \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02853}02853\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02854}02854\ \ \ \ \ uint32\_t\ timeout\_cpu\_cycles\ =\ ADC\_LINEARITY\_BIT\_TOGGLE\_TIMEOUT;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02855}02855\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>CALFACT2\_RES14,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a74e9ea204afb57bb735e3db8f44ab}{ADC\_CALFACT2\_LINCALFACT}},\ CalibrationFactor);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02856}02856\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga316f86ee3aca7e1f041d6ac58a6f8c5b}{ADC\_CR\_ADCALLIN}},\ LinearityWord);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02857}02857\ \ \ \ \ \textcolor{keywordflow}{while}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ LinearityWord)\ ==\ 0UL)\ \&\&\ (timeout\_cpu\_cycles\ >\ 0UL))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02858}02858\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02859}02859\ \ \ \ \ \ \ timeout\_cpu\_cycles-\/-\/;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02860}02860\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02861}02861\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02862}02862\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02863}02863\ \ \ uint32\_t\ timeout\_cpu\_cycles\ =\ ADC\_LINEARITY\_BIT\_TOGGLE\_TIMEOUT;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02864}02864\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a286aeb22123764ff93ba5a3ee08eeb92}{CALFACT2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a74e9ea204afb57bb735e3db8f44ab}{ADC\_CALFACT2\_LINCALFACT}},\ CalibrationFactor);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02865}02865\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga316f86ee3aca7e1f041d6ac58a6f8c5b}{ADC\_CR\_ADCALLIN}},\ LinearityWord);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02866}02866\ \ \ \textcolor{keywordflow}{while}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ LinearityWord)\ ==\ 0UL)\ \&\&\ (timeout\_cpu\_cycles\ >\ 0UL))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02867}02867\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02868}02868\ \ \ \ \ timeout\_cpu\_cycles-\/-\/;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02869}02869\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02870}02870\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02871}02871\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02872}02872\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02889}02889\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetCalibrationLinearFactor(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ LinearityWord)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02890}02890\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02891}02891\ \ \ uint32\_t\ timeout\_cpu\_cycles\ =\ ADC\_LINEARITY\_BIT\_TOGGLE\_TIMEOUT;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02892}02892\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ LinearityWord);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02893}02893\ \ \ \textcolor{keywordflow}{while}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ LinearityWord)\ !=\ 0UL)\ \&\&\ (timeout\_cpu\_cycles\ >\ 0UL))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02894}02894\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02895}02895\ \ \ \ \ timeout\_cpu\_cycles-\/-\/;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02896}02896\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02897}02897\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02898}02898\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>CALFACT2\_RES14,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a74e9ea204afb57bb735e3db8f44ab}{ADC\_CALFACT2\_LINCALFACT}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02899}02899\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02900}02900\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a286aeb22123764ff93ba5a3ee08eeb92}{CALFACT2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a74e9ea204afb57bb735e3db8f44ab}{ADC\_CALFACT2\_LINCALFACT}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02901}02901\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02902}02902\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02921}02921\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetResolution(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Resolution)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02922}02922\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02923}02923\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02924}02924\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02925}02925\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\_CFGR\_RES}},\ Resolution);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02926}02926\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02927}02927\ \textcolor{preprocessor}{\#elif\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02928}02928\ \ \ \textcolor{keywordflow}{if}\ (ADCx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02929}02929\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02930}02930\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ ADC3\_CFGR\_RES,\ (((Resolution\ \&\ 0x10UL)\ |\ 0x08UL\ |\ (Resolution\ \&\ 0x04UL))\ \ \&\ 0x00000018UL));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02931}02931\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02932}02932\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02933}02933\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02934}02934\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/>IDCODE\ \&\ 0x30000000UL)\ ==\ 0x10000000UL)\ \textcolor{comment}{/*\ Rev.Y\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02935}02935\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02936}02936\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\_CFGR\_RES}},\ Resolution);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02937}02937\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02938}02938\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ Rev.V\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02939}02939\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02940}02940\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (LL\_ADC\_RESOLUTION\_8B\ ==\ Resolution)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02941}02941\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02942}02942\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\_CFGR\_RES}},\ Resolution\ |\ 0x0000000CUL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02943}02943\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02944}02944\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02945}02945\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02946}02946\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\_CFGR\_RES}},\ Resolution);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02947}02947\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02948}02948\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02949}02949\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02950}02950\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02951}02951\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/>IDCODE\ \&\ 0x30000000UL)\ ==\ 0x10000000UL)\ \textcolor{comment}{/*\ Rev.Y\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02952}02952\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02953}02953\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\_CFGR\_RES}},\ Resolution);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02954}02954\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02955}02955\ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ Rev.V\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02956}02956\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02957}02957\ \ \ \ \ \textcolor{keywordflow}{if}\ (LL\_ADC\_RESOLUTION\_8B\ ==\ Resolution)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02958}02958\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02959}02959\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\_CFGR\_RES}},\ Resolution\ |\ 0x0000000CUL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02960}02960\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02961}02961\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02962}02962\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02963}02963\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\_CFGR\_RES}},\ Resolution);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02964}02964\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02965}02965\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02966}02966\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02967}02967\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_VER\_V5\_X*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02968}02968\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02969}02969\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02984}02984\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetResolution(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02985}02985\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02986}02986\ \textcolor{preprocessor}{\#if\ defined\ (ADC\_VER\_V5\_3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02987}02987\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02988}02988\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\_CFGR\_RES}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02989}02989\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02990}02990\ \textcolor{preprocessor}{\#elif\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02991}02991\ \ \ \textcolor{keywordflow}{if}\ (ADCx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02992}02992\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02993}02993\ \ \ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ ADC3\_CFGR\_RES));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02994}02994\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02995}02995\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02996}02996\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02997}02997\ \ \ \ \ \textcolor{keywordflow}{if}\ ((uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\_CFGR\_RES}}))\ ==\ 0x0000001CUL)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02998}02998\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l02999}02999\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ (LL\_ADC\_RESOLUTION\_8B);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03000}03000\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03001}03001\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03002}03002\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03003}03003\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\_CFGR\_RES}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03004}03004\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03005}03005\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03006}03006\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03007}03007\ \textcolor{preprocessor}{\#else\ \ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03008}03008\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/>IDCODE\ \&\ 0x30000000UL)\ ==\ 0x10000000UL)\ \textcolor{comment}{/*\ Rev.Y\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03009}03009\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03010}03010\ \ \ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\_CFGR\_RES}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03011}03011\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03012}03012\ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ Rev.V\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03013}03013\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03014}03014\ \ \ \ \ \textcolor{keywordflow}{if}\ ((uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\_CFGR\_RES}}))\ ==\ 0x0000001CUL)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03015}03015\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03016}03016\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ (LL\_ADC\_RESOLUTION\_8B);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03017}03017\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03018}03018\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03019}03019\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03020}03020\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\_CFGR\_RES}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03021}03021\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03022}03022\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03023}03023\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03024}03024\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_VER\_V5\_X\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03025}03025\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03026}03026\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03078}03078\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetLowPowerMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ LowPowerMode)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03079}03079\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03080}03080\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c745a8afc373cfb30d2eea5c3e2b539}{ADC\_CFGR\_AUTDLY}},\ LowPowerMode);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03081}03081\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03082}03082\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03129}03129\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetLowPowerMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03130}03130\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03131}03131\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c745a8afc373cfb30d2eea5c3e2b539}{ADC\_CFGR\_AUTDLY}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03132}03132\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03133}03133\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03165}03165\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetChannelPreSelection(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03166}03166\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03167}03167\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03168}03168\ \ \ \ \ \textcolor{keywordflow}{if}\ (ADCx\ !=\ \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03169}03169\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03170}03170\ \ \ \ \ \ \ \textcolor{comment}{/*\ ADC\ channels\ preselection\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03171}03171\ \ \ \ \ \ \ ADCx-\/>PCSEL\_RES0\ |=\ (1UL\ <<\ (\_\_LL\_ADC\_CHANNEL\_TO\_DECIMAL\_NB(Channel)\ \&\ 0x1FUL));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03172}03172\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03173}03173\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03174}03174\ \ \ \ \ \textcolor{comment}{/*\ ADC\ channels\ preselection\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03175}03175\ \ \ \ \ ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_acbf418ebd099fa2737293612e6b4656b}{PCSEL}}\ |=\ (1UL\ <<\ (\_\_LL\_ADC\_CHANNEL\_TO\_DECIMAL\_NB(Channel)\ \&\ 0x1FUL));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03176}03176\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03177}03177\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03178}03178\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03252}03252\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetOffset(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety,\ uint32\_t\ Channel,\ uint32\_t\ OffsetLevel)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03253}03253\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03254}03254\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a4686388b1cd45bca2ef737f1d614a8e7}{OFR1}},\ Offsety);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03255}03255\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03256}03256\ \ \ \textcolor{keywordflow}{if}\ (ADCx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03257}03257\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03258}03258\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03259}03259\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC3\_OFR1\_OFFSET1\_EN\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e94005518a839badc98d9713de326ee}{ADC\_OFR1\_OFFSET1\_CH}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga700209a12e66924a0fea72afd6e4bc1f}{ADC\_OFR1\_OFFSET1}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03260}03260\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC3\_OFR1\_OFFSET1\_EN\ |\ (Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ |\ OffsetLevel);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03261}03261\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03262}03262\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03263}03263\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03264}03264\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03265}03265\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03266}03266\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e94005518a839badc98d9713de326ee}{ADC\_OFR1\_OFFSET1\_CH}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga700209a12e66924a0fea72afd6e4bc1f}{ADC\_OFR1\_OFFSET1}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03267}03267\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ |\ OffsetLevel);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03268}03268\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03269}03269\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03270}03270\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03334}03334\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetOffsetChannel(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03335}03335\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03336}03336\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a4686388b1cd45bca2ef737f1d614a8e7}{OFR1}},\ Offsety);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03337}03337\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03338}03338\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e94005518a839badc98d9713de326ee}{ADC\_OFR1\_OFFSET1\_CH}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03339}03339\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03340}03340\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03360}03360\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetOffsetLevel(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03361}03361\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03362}03362\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a4686388b1cd45bca2ef737f1d614a8e7}{OFR1}},\ Offsety);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03363}03363\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03364}03364\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga700209a12e66924a0fea72afd6e4bc1f}{ADC\_OFR1\_OFFSET1}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03365}03365\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03366}03366\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03367}03367\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03383}03383\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetDataRightShift(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety,\ uint32\_t\ RigthShift)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03384}03384\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03385}03385\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b84ad94fc290a362d54efcdcc799ab8}{ADC\_CFGR2\_RSHIFT1}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4d3aa88ba877a62f1176e0b9eb4f27d}{ADC\_CFGR2\_RSHIFT2}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79d03a65dc58f2ceacb7b5709419978b}{ADC\_CFGR2\_RSHIFT3}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fe02bc849889f918c6fdbaf7b1be648}{ADC\_CFGR2\_RSHIFT4}}),\ RigthShift\ <<\ (Offsety\ \&\ 0x1FUL));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03386}03386\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03387}03387\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03402}03402\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetDataRightShift(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03403}03403\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03404}03404\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b84ad94fc290a362d54efcdcc799ab8}{ADC\_CFGR2\_RSHIFT1}}\ <<\ (Offsety\ \&\ 0x1FUL))))\ >>\ (Offsety\ \&\ 0x1FUL));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03405}03405\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03406}03406\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03425}03425\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetOffsetSignedSaturation(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety,\ uint32\_t\ OffsetSignedSaturation)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03426}03426\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03427}03427\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03428}03428\ \ \ \textcolor{keywordflow}{if}\ (ADCx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03429}03429\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03430}03430\ \ \ \ \ \textcolor{comment}{/*\ Function\ not\ available\ on\ this\ instance\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03431}03431\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03432}03432\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03433}03433\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03434}03434\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03435}03435\ \ \ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a4686388b1cd45bca2ef737f1d614a8e7}{OFR1}},\ Offsety);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03436}03436\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a48b264f301c8b5a697d9f747f85c0e}{ADC\_OFR1\_SSATE}},\ OffsetSignedSaturation);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03437}03437\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03438}03438\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03439}03439\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03457}03457\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetOffsetSignedSaturation(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03458}03458\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03459}03459\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03460}03460\ \ \ \textcolor{keywordflow}{if}\ (ADCx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03461}03461\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03462}03462\ \ \ \ \ \textcolor{comment}{/*\ Function\ not\ available\ on\ this\ instance\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03463}03463\ \ \ \ \ \textcolor{keywordflow}{return}\ 0UL;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03464}03464\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03465}03465\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03466}03466\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03467}03467\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03468}03468\ \ \ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a4686388b1cd45bca2ef737f1d614a8e7}{OFR1}},\ Offsety);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03469}03469\ \ \ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a48b264f301c8b5a697d9f747f85c0e}{ADC\_OFR1\_SSATE}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03470}03470\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03471}03471\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03472}03472\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03473}03473\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03496}03496\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetOffsetSaturation(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety,\ uint32\_t\ OffsetSaturation)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03497}03497\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03498}03498\ \ \ \textcolor{keywordflow}{if}\ (ADCx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03499}03499\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03500}03500\ \ \ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a4686388b1cd45bca2ef737f1d614a8e7}{OFR1}},\ Offsety);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03501}03501\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03502}03502\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03503}03503\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC3\_OFR1\_SATEN,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03504}03504\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OffsetSaturation);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03505}03505\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03506}03506\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03507}03507\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03525}03525\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetOffsetSaturation(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03526}03526\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03527}03527\ \ \ \textcolor{keywordflow}{if}\ (ADCx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03528}03528\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03529}03529\ \ \ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a4686388b1cd45bca2ef737f1d614a8e7}{OFR1}},\ Offsety);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03530}03530\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03531}03531\ \ \ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,\ ADC3\_OFR1\_SATEN);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03532}03532\ \ \ \}\textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03533}03533\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03534}03534\ \ \ \ \ \textcolor{keywordflow}{return}\ 0UL;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03535}03535\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03536}03536\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03537}03537\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03560}03560\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetOffsetSign(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety,\ uint32\_t\ OffsetSign)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03561}03561\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03562}03562\ \ \ \textcolor{keywordflow}{if}\ (ADCx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03563}03563\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03564}03564\ \ \ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a4686388b1cd45bca2ef737f1d614a8e7}{OFR1}},\ Offsety);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03565}03565\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03566}03566\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03567}03567\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC3\_OFR1\_OFFSETPOS,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03568}03568\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OffsetSign);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03569}03569\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03570}03570\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03571}03571\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03589}03589\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetOffsetSign(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03590}03590\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03591}03591\ \ \ \textcolor{keywordflow}{if}\ (ADCx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03592}03592\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03593}03593\ \ \ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a4686388b1cd45bca2ef737f1d614a8e7}{OFR1}},\ Offsety);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03594}03594\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03595}03595\ \ \ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,\ ADC3\_OFR1\_OFFSETPOS);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03596}03596\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03597}03597\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03598}03598\ \ \ \{\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03599}03599\ \ \ \ \ \textcolor{keywordflow}{return}\ 0UL;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03600}03600\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03601}03601\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03602}03602\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03629}03629\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetOffsetState(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety,\ uint32\_t\ OffsetState)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03630}03630\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03631}03631\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a4686388b1cd45bca2ef737f1d614a8e7}{OFR1}},\ Offsety);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03632}03632\ \ \ \textcolor{keywordflow}{if}\ (ADCx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03633}03633\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03634}03634\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03635}03635\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC3\_OFR1\_OFFSET1\_EN,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03636}03636\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OffsetState);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03637}03637\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03638}03638\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03639}03639\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03640}03640\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03641}03641\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a48b264f301c8b5a697d9f747f85c0e}{ADC\_OFR1\_SSATE}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03642}03642\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OffsetState);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03643}03643\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03644}03644\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03645}03645\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03663}03663\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetOffsetState(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03664}03664\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03665}03665\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a4686388b1cd45bca2ef737f1d614a8e7}{OFR1}},\ Offsety);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03666}03666\ \ \ \textcolor{keywordflow}{if}\ (ADCx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03667}03667\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03668}03668\ \ \ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,\ ADC3\_OFR1\_OFFSET1\_EN);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03669}03669\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03670}03670\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03671}03671\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03672}03672\ \ \ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a48b264f301c8b5a697d9f747f85c0e}{ADC\_OFR1\_SSATE}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03673}03673\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03674}03674\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03675}03675\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03676}03676\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03677}03677\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03730}03730\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ TriggerSource)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03731}03731\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03732}03732\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde20461b88c714bd033532116a3aa6a}{ADC\_CFGR\_EXTSEL}},\ TriggerSource);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03733}03733\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03734}03734\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03774}03774\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03775}03775\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03776}03776\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ TriggerSource\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde20461b88c714bd033532116a3aa6a}{ADC\_CFGR\_EXTSEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03777}03777\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03778}03778\ \ \ \textcolor{comment}{/*\ Value\ for\ shift\ of\ \{0;\ 4;\ 8;\ 12\}\ depending\ on\ value\ of\ bitfield\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03779}03779\ \ \ \textcolor{comment}{/*\ corresponding\ to\ ADC\_CFGR\_EXTEN\ \{0;\ 1;\ 2;\ 3\}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03780}03780\ \ \ uint32\_t\ ShiftExten\ =\ ((TriggerSource\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}})\ >>\ (ADC\_REG\_TRIG\_EXTEN\_BITOFFSET\_POS\ -\/\ 2UL));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03781}03781\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03782}03782\ \ \ \textcolor{comment}{/*\ Set\ bitfield\ corresponding\ to\ ADC\_CFGR\_EXTEN\ and\ ADC\_CFGR\_EXTSEL\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03783}03783\ \ \ \textcolor{comment}{/*\ to\ match\ with\ triggers\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03784}03784\ \ \ \textcolor{keywordflow}{return}\ ((TriggerSource}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03785}03785\ \ \ \ \ \ \ \ \ \ \ \ \&\ (ADC\_REG\_TRIG\_SOURCE\_MASK\ >>\ ShiftExten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde20461b88c714bd033532116a3aa6a}{ADC\_CFGR\_EXTSEL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03786}03786\ \ \ \ \ \ \ \ \ \ \ |\ ((ADC\_REG\_TRIG\_EDGE\_MASK\ >>\ ShiftExten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03787}03787\ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03788}03788\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03789}03789\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03801}03801\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_IsTriggerSourceSWStart(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03802}03802\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03803}03803\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}})\ ==\ (LL\_ADC\_REG\_TRIG\_SOFTWARE\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03804}03804\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03805}03805\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03821}03821\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetTriggerEdge(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ ExternalTriggerEdge)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03822}03822\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03823}03823\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}},\ ExternalTriggerEdge);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03824}03824\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03825}03825\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03836}03836\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetTriggerEdge(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03837}03837\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03838}03838\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03839}03839\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03840}03840\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03841}03841\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03860}03860\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSamplingMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SamplingMode)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03861}03861\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03862}03862\ \ \ \textcolor{keywordflow}{if}\ (ADCx\ !=\ \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03863}03863\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03864}03864\ \ \ \ \ \textcolor{comment}{/*\ Function\ not\ available\ on\ this\ instance\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03865}03865\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03866}03866\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03867}03867\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03868}03868\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}},\ ADC3\_CFGR2\_BULB\ |\ ADC3\_CFGR2\_SMPTRIG,\ SamplingMode);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03869}03869\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03870}03870\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03871}03871\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03872}03872\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03927}03927\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSequencerLength(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SequencerNbRanks)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03928}03928\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03929}03929\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\_SQR1\_L}},\ SequencerNbRanks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03930}03930\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03931}03931\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03981}03981\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetSequencerLength(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03982}03982\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03983}03983\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\_SQR1\_L}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03984}03984\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l03985}03985\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04013}04013\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SeqDiscont)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04014}04014\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04015}04015\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga213e7ac73ff5f6d57ef808b55a5d06d2}{ADC\_CFGR\_DISCEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4896e6f24dae71bcf906f5621b4516d4}{ADC\_CFGR\_DISCNUM}},\ SeqDiscont);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04016}04016\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04017}04017\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04036}04036\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04037}04037\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04038}04038\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga213e7ac73ff5f6d57ef808b55a5d06d2}{ADC\_CFGR\_DISCEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4896e6f24dae71bcf906f5621b4516d4}{ADC\_CFGR\_DISCNUM}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04039}04039\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04040}04040\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04128}04128\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSequencerRanks(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04129}04129\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04130}04130\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}Channel"{}\ with\ bits\ position\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04131}04131\ \ \ \textcolor{comment}{/*\ in\ register\ and\ register\ position\ depending\ on\ parameter\ "{}Rank"{}.\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04132}04132\ \ \ \textcolor{comment}{/*\ Parameters\ "{}Rank"{}\ and\ "{}Channel"{}\ are\ used\ with\ masks\ because\ containing\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04133}04133\ \ \ \textcolor{comment}{/*\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04134}04134\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}},\ ((Rank\ \&\ ADC\_REG\_SQRX\_REGOFFSET\_MASK)\ >>\ ADC\_SQRX\_REGOFFSET\_POS));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04135}04135\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04136}04136\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04137}04137\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0\ <<\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK),}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04138}04138\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ <<\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04139}04139\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04140}04140\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04230}04230\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetSequencerRanks(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04231}04231\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04232}04232\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}},\ ((Rank\ \&\ ADC\_REG\_SQRX\_REGOFFSET\_MASK)\ >>\ ADC\_SQRX\_REGOFFSET\_POS));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04233}04233\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04234}04234\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04235}04235\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0\ <<\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04236}04236\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK))\ <<\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04237}04237\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04238}04238\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04239}04239\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04259}04259\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetContinuousMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Continuous)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04260}04260\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04261}04261\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga821c516b84062c1548d1ec679449ae5f}{ADC\_CFGR\_CONT}},\ Continuous);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04262}04262\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04263}04263\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04276}04276\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetContinuousMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04277}04277\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04278}04278\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga821c516b84062c1548d1ec679449ae5f}{ADC\_CFGR\_CONT}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04279}04279\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04292}04292\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetDataTransferMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ DataTransferMode)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04293}04293\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04294}04294\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d1754ae57fde3e672db00eadfb2e9e}{ADC\_CFGR\_DMNGT}},\ DataTransferMode);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04295}04295\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04296}04296\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04297}04297\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04304}04304\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableDMAReq\ (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04305}04305\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04306}04306\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ ADC3\_CFGR\_DMAEN);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04307}04307\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04308}04308\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04309}04309\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableDMAReq(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04310}04310\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04311}04311\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ ADC3\_CFGR\_DMAEN);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04312}04312\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04313}04313\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04314}04314\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledDMAReq\ (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04315}04315\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04316}04316\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ ADC3\_CFGR\_DMAEN)\ ==\ (ADC3\_CFGR\_DMAEN))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04317}04317\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04353}04353\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetDMATransferMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ DMATransfer)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04354}04354\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04355}04355\ \ \ \textcolor{keywordflow}{if}\ (ADCx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04356}04356\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04357}04357\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ ADC3\_CFGR\_DMAEN\ |\ ADC3\_CFGR\_DMACFG,\ DMATransfer);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04358}04358\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04359}04359\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04360}04360\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04391}04391\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetDMATransferMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04392}04392\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04393}04393\ \ \ \textcolor{keywordflow}{if}\ (ADCx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04394}04394\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04395}04395\ \ \ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ ADC3\_CFGR\_DMAEN\ |\ ADC3\_CFGR\_DMACFG));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04396}04396\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04397}04397\ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04398}04398\ \ \ \{\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04399}04399\ \ \ \ \ \textcolor{keywordflow}{return}\ 0UL;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04400}04400\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04401}04401\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04402}04402\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04403}04403\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04404}04404\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04420}04420\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetDataTransferMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04421}04421\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04422}04422\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d1754ae57fde3e672db00eadfb2e9e}{ADC\_CFGR\_DMNGT}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04423}04423\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04424}04424\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04425}04425\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04446}04446\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetOverrun(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Overrun)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04447}04447\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04448}04448\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19413a93e5983d4c2a3caa18c569b14}{ADC\_CFGR\_OVRMOD}},\ Overrun);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04449}04449\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04450}04450\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04460}04460\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetOverrun(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04461}04461\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04462}04462\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19413a93e5983d4c2a3caa18c569b14}{ADC\_CFGR\_OVRMOD}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04463}04463\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04464}04464\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04517}04517\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ TriggerSource)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04518}04518\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04519}04519\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}},\ TriggerSource);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04520}04520\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04521}04521\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04561}04561\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_GetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04562}04562\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04563}04563\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ TriggerSource\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04564}04564\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04565}04565\ \ \ \textcolor{comment}{/*\ Value\ for\ shift\ of\ \{0;\ 4;\ 8;\ 12\}\ depending\ on\ value\ of\ bitfield\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04566}04566\ \ \ \textcolor{comment}{/*\ corresponding\ to\ ADC\_JSQR\_JEXTEN\ \{0;\ 1;\ 2;\ 3\}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04567}04567\ \ \ uint32\_t\ ShiftJexten\ =\ ((TriggerSource\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}})\ >>\ (ADC\_INJ\_TRIG\_EXTEN\_BITOFFSET\_POS\ -\/\ 2UL));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04568}04568\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04569}04569\ \ \ \textcolor{comment}{/*\ Set\ bitfield\ corresponding\ to\ ADC\_JSQR\_JEXTEN\ and\ ADC\_JSQR\_JEXTSEL\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04570}04570\ \ \ \textcolor{comment}{/*\ to\ match\ with\ triggers\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04571}04571\ \ \ \textcolor{keywordflow}{return}\ ((TriggerSource}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04572}04572\ \ \ \ \ \ \ \ \ \ \ \ \&\ (ADC\_INJ\_TRIG\_SOURCE\_MASK\ >>\ ShiftJexten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04573}04573\ \ \ \ \ \ \ \ \ \ \ |\ ((ADC\_INJ\_TRIG\_EDGE\_MASK\ >>\ ShiftJexten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04574}04574\ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04575}04575\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04576}04576\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04588}04588\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_IsTriggerSourceSWStart(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04589}04589\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04590}04590\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}})\ ==\ (LL\_ADC\_INJ\_TRIG\_SOFTWARE\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04591}04591\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04592}04592\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04608}04608\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetTriggerEdge(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ ExternalTriggerEdge)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04609}04609\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04610}04610\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}},\ ExternalTriggerEdge);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04611}04611\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04612}04612\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04623}04623\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_GetTriggerEdge(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04624}04624\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04625}04625\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04626}04626\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04627}04627\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04649}04649\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetSequencerLength(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SequencerNbRanks)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04650}04650\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04651}04651\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}},\ SequencerNbRanks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04652}04652\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04653}04653\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04670}04670\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_GetSequencerLength(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04671}04671\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04672}04672\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04673}04673\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04674}04674\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04688}04688\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SeqDiscont)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04689}04689\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04690}04690\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f75ebf90f85ba43654ce84312221a4}{ADC\_CFGR\_JDISCEN}},\ SeqDiscont);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04691}04691\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04692}04692\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04703}04703\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_GetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04704}04704\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04705}04705\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f75ebf90f85ba43654ce84312221a4}{ADC\_CFGR\_JDISCEN}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04706}04706\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04707}04707\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04766}04766\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetSequencerRanks(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04767}04767\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04768}04768\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}Channel"{}\ with\ bits\ position\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04769}04769\ \ \ \textcolor{comment}{/*\ in\ register\ depending\ on\ parameter\ "{}Rank"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04770}04770\ \ \ \textcolor{comment}{/*\ Parameters\ "{}Rank"{}\ and\ "{}Channel"{}\ are\ used\ with\ masks\ because\ containing\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04771}04771\ \ \ \textcolor{comment}{/*\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04772}04772\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04773}04773\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ <<\ (Rank\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK),}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04774}04774\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ <<\ (Rank\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04775}04775\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04776}04776\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04838}04838\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_GetSequencerRanks(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04839}04839\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04840}04840\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04841}04841\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ <<\ (Rank\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04842}04842\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (Rank\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))\ <<\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04843}04843\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04844}04844\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04845}04845\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04876}04876\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetTrigAuto(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ TrigAuto)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04877}04877\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04878}04878\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ad6df507751f55e64b21412f34664b}{ADC\_CFGR\_JAUTO}},\ TrigAuto);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04879}04879\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04880}04880\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04890}04890\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_GetTrigAuto(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04891}04891\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04892}04892\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ad6df507751f55e64b21412f34664b}{ADC\_CFGR\_JAUTO}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04893}04893\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04894}04894\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04936}04936\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetQueueMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ QueueMode)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04937}04937\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04938}04938\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04353744e03fd108feb56f6a08bc2f0}{ADC\_CFGR\_JQM}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75beb1c49661df317e99020112aca85d}{ADC\_CFGR\_JQDIS}},\ QueueMode);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04939}04939\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04940}04940\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04951}04951\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_GetQueueMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04952}04952\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04953}04953\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04353744e03fd108feb56f6a08bc2f0}{ADC\_CFGR\_JQM}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75beb1c49661df317e99020112aca85d}{ADC\_CFGR\_JQDIS}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04954}04954\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l04955}04955\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05152}05152\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_ConfigQueueContext(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05153}05153\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ TriggerSource,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05154}05154\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ ExternalTriggerEdge,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05155}05155\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ SequencerNbRanks,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05156}05156\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Rank1\_Channel,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05157}05157\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Rank2\_Channel,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05158}05158\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Rank3\_Channel,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05159}05159\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Rank4\_Channel)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05160}05160\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05161}05161\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}Rankx\_Channel"{}\ with\ bits\ position\ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05162}05162\ \ \ \textcolor{comment}{/*\ in\ register\ depending\ on\ literal\ "{}LL\_ADC\_INJ\_RANK\_x"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05163}05163\ \ \ \textcolor{comment}{/*\ Parameters\ "{}Rankx\_Channel"{}\ and\ "{}LL\_ADC\_INJ\_RANK\_x"{}\ are\ used\ with\ masks\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05164}05164\ \ \ \textcolor{comment}{/*\ because\ containing\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05165}05165\ \ \ \textcolor{comment}{/*\ If\ parameter\ "{}TriggerSource"{}\ is\ set\ to\ SW\ start,\ then\ parameter\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05166}05166\ \ \ \textcolor{comment}{/*\ "{}ExternalTriggerEdge"{}\ is\ discarded.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05167}05167\ \ \ uint32\_t\ is\_trigger\_not\_sw\ =\ (uint32\_t)((TriggerSource\ !=\ LL\_ADC\_INJ\_TRIG\_SOFTWARE)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05168}05168\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05169}05169\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}}\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05170}05170\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}}\ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05171}05171\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{ADC\_JSQR\_JSQ4}}\ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05172}05172\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{ADC\_JSQR\_JSQ3}}\ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05173}05173\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{ADC\_JSQR\_JSQ2}}\ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05174}05174\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{ADC\_JSQR\_JSQ1}}\ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05175}05175\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05176}05176\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TriggerSource\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}})\ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05177}05177\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ExternalTriggerEdge\ *\ (is\_trigger\_not\_sw))\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05178}05178\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Rank4\_Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ <<\ (LL\_ADC\_INJ\_RANK\_4\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05179}05179\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Rank3\_Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ <<\ (LL\_ADC\_INJ\_RANK\_3\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05180}05180\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Rank2\_Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ <<\ (LL\_ADC\_INJ\_RANK\_2\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05181}05181\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Rank1\_Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ <<\ (LL\_ADC\_INJ\_RANK\_1\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05182}05182\ \ \ \ \ \ \ \ \ \ \ \ \ \ SequencerNbRanks}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05183}05183\ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05184}05184\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05185}05185\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05282}05282\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetChannelSamplingTime(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel,\ uint32\_t\ SamplingTime)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05283}05283\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05284}05284\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}SamplingTime"{}\ with\ bits\ position\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05285}05285\ \ \ \textcolor{comment}{/*\ in\ register\ and\ register\ position\ depending\ on\ parameter\ "{}Channel"{}.\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05286}05286\ \ \ \textcolor{comment}{/*\ Parameter\ "{}Channel"{}\ is\ used\ with\ masks\ because\ containing\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05287}05287\ \ \ \textcolor{comment}{/*\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05288}05288\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{SMPR1}},\ ((Channel\ \&\ ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK)\ >>\ ADC\_SMPRX\_REGOFFSET\_POS));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05289}05289\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05290}05290\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05291}05291\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027abde03e4ff1cae275fbea702d2095}{ADC\_SMPR1\_SMP0}}\ <<\ ((Channel\ \&\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK)\ >>\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS),}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05292}05292\ \ \ \ \ \ \ \ \ \ \ \ \ \ SamplingTime\ \ \ <<\ ((Channel\ \&\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK)\ >>\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05293}05293\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05294}05294\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05367}05367\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetChannelSamplingTime(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05368}05368\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05369}05369\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{SMPR1}},\ ((Channel\ \&\ ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK)\ >>\ ADC\_SMPRX\_REGOFFSET\_POS));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05370}05370\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05371}05371\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05372}05372\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027abde03e4ff1cae275fbea702d2095}{ADC\_SMPR1\_SMP0}}\ <<\ ((Channel\ \&\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK)\ >>\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05373}05373\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ ((Channel\ \&\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK)\ >>\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05374}05374\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05375}05375\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05376}05376\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05428}05428\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetChannelSingleDiff(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel,\ uint32\_t\ SingleDiff)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05429}05429\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05430}05430\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05431}05431\ \ \ \textcolor{comment}{/*\ Bits\ of\ channels\ in\ single\ or\ differential\ mode\ are\ set\ only\ for\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05432}05432\ \ \ \textcolor{comment}{/*\ differential\ mode\ (for\ single\ mode,\ mask\ of\ bits\ allowed\ to\ be\ set\ is\ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05433}05433\ \ \ \textcolor{comment}{/*\ shifted\ out\ of\ range\ of\ bits\ of\ channels\ in\ single\ or\ differential\ mode.\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05434}05434\ \ \ \textcolor{keywordflow}{if}\ (ADCx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05435}05435\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05436}05436\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>LTR2\_DIFSEL,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05437}05437\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Channel\ \&\ ADC\_SINGLEDIFF\_CHANNEL\_MASK,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05438}05438\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (Channel\ \&\ ADC\_SINGLEDIFF\_CHANNEL\_MASK)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f425cee1f82c1082295777f1867c16f}{ADC\_DIFSEL\_DIFSEL}}\ >>\ (SingleDiff\ \&\ ADC\_SINGLEDIFF\_CHANNEL\_SHIFT\_MASK)));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05439}05439\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05440}05440\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05441}05441\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05442}05442\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>DIFSEL\_RES12,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05443}05443\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Channel\ \&\ ADC\_SINGLEDIFF\_CHANNEL\_MASK,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05444}05444\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (Channel\ \&\ ADC\_SINGLEDIFF\_CHANNEL\_MASK)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f425cee1f82c1082295777f1867c16f}{ADC\_DIFSEL\_DIFSEL}}\ >>\ (SingleDiff\ \&\ ADC\_SINGLEDIFF\_CHANNEL\_SHIFT\_MASK)));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05445}05445\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05446}05446\ \textcolor{preprocessor}{\#else\ \ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05447}05447\ \ \ \textcolor{comment}{/*\ Bits\ of\ channels\ in\ single\ or\ differential\ mode\ are\ set\ only\ for\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05448}05448\ \ \ \textcolor{comment}{/*\ differential\ mode\ (for\ single\ mode,\ mask\ of\ bits\ allowed\ to\ be\ set\ is\ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05449}05449\ \ \ \textcolor{comment}{/*\ shifted\ out\ of\ range\ of\ bits\ of\ channels\ in\ single\ or\ differential\ mode.\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05450}05450\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ae818864200b315ff24e20004da2e649b}{DIFSEL}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05451}05451\ \ \ \ \ \ \ \ \ \ \ \ \ \ Channel\ \&\ ADC\_SINGLEDIFF\_CHANNEL\_MASK,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05452}05452\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Channel\ \&\ ADC\_SINGLEDIFF\_CHANNEL\_MASK)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f425cee1f82c1082295777f1867c16f}{ADC\_DIFSEL\_DIFSEL}}\ >>\ (SingleDiff\ \&\ ADC\_SINGLEDIFF\_CHANNEL\_SHIFT\_MASK)));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05453}05453\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05454}05454\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05455}05455\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05499}05499\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetChannelSingleDiff(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05500}05500\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05501}05501\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05502}05502\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>DIFSEL\_RES12,\ (Channel\ \&\ ADC\_SINGLEDIFF\_CHANNEL\_MASK)));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05503}05503\ \textcolor{preprocessor}{\#else\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05504}05504\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ae818864200b315ff24e20004da2e649b}{DIFSEL}},\ (Channel\ \&\ ADC\_SINGLEDIFF\_CHANNEL\_MASK)));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05505}05505\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05506}05506\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05507}05507\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05647}05647\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetAnalogWDMonitChannels(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy,\ uint32\_t\ AWDChannelGroup)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05648}05648\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05649}05649\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}AWDChannelGroup"{}\ with\ bits\ position\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05650}05650\ \ \ \textcolor{comment}{/*\ in\ register\ and\ register\ position\ depending\ on\ parameter\ "{}AWDy"{}.\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05651}05651\ \ \ \textcolor{comment}{/*\ Parameters\ "{}AWDChannelGroup"{}\ and\ "{}AWDy"{}\ are\ used\ with\ masks\ because\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05652}05652\ \ \ \textcolor{comment}{/*\ containing\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05653}05653\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ ((AWDy\ \&\ ADC\_AWD\_CRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_CRX\_REGOFFSET\_POS)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05654}05654\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ ((AWDy\ \&\ ADC\_AWD\_CR12\_REGOFFSETGAP\_MASK)\ *\ ADC\_AWD\_CR12\_REGOFFSETGAP\_VAL));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05655}05655\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05656}05656\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05657}05657\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AWDy\ \&\ ADC\_AWD\_CR\_ALL\_CHANNEL\_MASK),}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05658}05658\ \ \ \ \ \ \ \ \ \ \ \ \ \ AWDChannelGroup\ \&\ AWDy);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05659}05659\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05660}05660\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05786}05786\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetAnalogWDMonitChannels(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05787}05787\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05788}05788\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ ((AWDy\ \&\ ADC\_AWD\_CRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_CRX\_REGOFFSET\_POS)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05789}05789\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ ((AWDy\ \&\ ADC\_AWD\_CR12\_REGOFFSETGAP\_MASK)\ *\ ADC\_AWD\_CR12\_REGOFFSETGAP\_VAL));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05790}05790\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05791}05791\ \ \ uint32\_t\ AnalogWDMonitChannels\ =\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,\ AWDy)\ \&\ AWDy\ \&\ ADC\_AWD\_CR\_ALL\_CHANNEL\_MASK);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05792}05792\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05793}05793\ \ \ \textcolor{comment}{/*\ If\ "{}AnalogWDMonitChannels"{}\ ==\ 0,\ then\ the\ selected\ AWD\ is\ disabled\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05794}05794\ \ \ \textcolor{comment}{/*\ (parameter\ value\ LL\_ADC\_AWD\_DISABLE).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05795}05795\ \ \ \textcolor{comment}{/*\ Else,\ the\ selected\ AWD\ is\ enabled\ and\ is\ monitoring\ a\ group\ of\ channels\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05796}05796\ \ \ \textcolor{comment}{/*\ or\ a\ single\ channel.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05797}05797\ \ \ \textcolor{keywordflow}{if}\ (AnalogWDMonitChannels\ !=\ 0UL)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05798}05798\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05799}05799\ \ \ \ \ \textcolor{keywordflow}{if}\ (AWDy\ ==\ LL\_ADC\_AWD1)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05800}05800\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05801}05801\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((AnalogWDMonitChannels\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e80cddd31bb22e69abe0fa914515f4}{ADC\_CFGR\_AWD1SGL}})\ ==\ 0UL)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05802}05802\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05803}05803\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ AWD\ monitoring\ a\ group\ of\ channels\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05804}05804\ \ \ \ \ \ \ \ \ AnalogWDMonitChannels\ =\ ((AnalogWDMonitChannels}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05805}05805\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (ADC\_AWD\_CR23\_CHANNEL\_MASK)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05806}05806\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05807}05807\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ (\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95732299dd4eedd4c34b00eafe06ec02}{ADC\_CFGR\_AWD1CH}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05808}05808\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05809}05809\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05810}05810\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05811}05811\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05812}05812\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ AWD\ monitoring\ a\ single\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05813}05813\ \ \ \ \ \ \ \ \ AnalogWDMonitChannels\ =\ (AnalogWDMonitChannels}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05814}05814\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd3ac73479e69a95097301f82149ff6f}{ADC\_AWD2CR\_AWD2CH\_0}}\ <<\ (AnalogWDMonitChannels\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6199fc9eee7c2bade8a144575f3388df}{ADC\_CFGR\_AWD1CH\_Pos}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05815}05815\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05816}05816\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05817}05817\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05818}05818\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05819}05819\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05820}05820\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((AnalogWDMonitChannels\ \&\ ADC\_AWD\_CR23\_CHANNEL\_MASK)\ ==\ ADC\_AWD\_CR23\_CHANNEL\_MASK)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05821}05821\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05822}05822\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ AWD\ monitoring\ a\ group\ of\ channels\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05823}05823\ \ \ \ \ \ \ \ \ AnalogWDMonitChannels\ =\ (ADC\_AWD\_CR23\_CHANNEL\_MASK}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05824}05824\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73249abd113dec0f23baad8ed97a519b}{ADC\_CFGR\_JAWD1EN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa348e5a8262fa4004bca7049df8ec8a}{ADC\_CFGR\_AWD1EN}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05825}05825\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05826}05826\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05827}05827\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05828}05828\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05829}05829\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ AWD\ monitoring\ a\ single\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05830}05830\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ AWD\ monitoring\ a\ group\ of\ channels\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05831}05831\ \ \ \ \ \ \ \ \ AnalogWDMonitChannels\ =\ (AnalogWDMonitChannels}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05832}05832\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73249abd113dec0f23baad8ed97a519b}{ADC\_CFGR\_JAWD1EN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa348e5a8262fa4004bca7049df8ec8a}{ADC\_CFGR\_AWD1EN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e80cddd31bb22e69abe0fa914515f4}{ADC\_CFGR\_AWD1SGL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05833}05833\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_\_LL\_ADC\_CHANNEL\_TO\_DECIMAL\_NB(AnalogWDMonitChannels)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6199fc9eee7c2bade8a144575f3388df}{ADC\_CFGR\_AWD1CH\_Pos}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05834}05834\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05835}05835\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05836}05836\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05837}05837\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05838}05838\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05839}05839\ \ \ \textcolor{keywordflow}{return}\ AnalogWDMonitChannels;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05840}05840\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05841}05841\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05895}05895\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetAnalogWDThresholds(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy,\ uint32\_t\ AWDThresholdsHighLow,\ uint32\_t\ AWDThresholdValue)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05896}05896\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05897}05897\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05898}05898\ \ \ \textcolor{keywordflow}{if}\ (ADCx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05899}05899\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05900}05900\ \ \ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}AWDThresholdValue"{}\ with\ bits\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05901}05901\ \ \ \ \ \textcolor{comment}{/*\ position\ in\ register\ and\ register\ position\ depending\ on\ parameters\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05902}05902\ \ \ \ \ \textcolor{comment}{/*\ "{}AWDThresholdsHighLow"{}\ and\ "{}AWDy"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05903}05903\ \ \ \ \ \textcolor{comment}{/*\ Parameters\ "{}AWDy"{}\ and\ "{}AWDThresholdValue"{}\ are\ used\ with\ masks\ because\ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05904}05904\ \ \ \ \ \textcolor{comment}{/*\ containing\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05905}05905\ \ \ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>LTR1\_TR1,\ ((AWDy\ \&\ ADC\_AWD\_TRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_TRX\_REGOFFSET\_POS));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05906}05906\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05907}05907\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05908}05908\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AWDThresholdsHighLow,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05909}05909\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AWDThresholdValue\ <<\ ((AWDThresholdsHighLow\ \&\ ADC\_AWD\_TRX\_BIT\_HIGH\_MASK)\ >>\ ADC\_AWD\_TRX\_BIT\_HIGH\_SHIFT4));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05910}05910\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05911}05911\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05912}05912\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05913}05913\ \ \ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}AWDThresholdValue"{}\ with\ bits\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05914}05914\ \ \ \ \ \textcolor{comment}{/*\ position\ in\ register\ and\ register\ position\ depending\ on\ parameters\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05915}05915\ \ \ \ \ \textcolor{comment}{/*\ "{}AWDThresholdsHighLow"{}\ and\ "{}AWDy"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05916}05916\ \ \ \ \ \textcolor{comment}{/*\ Parameters\ "{}AWDy"{}\ and\ "{}AWDThresholdValue"{}\ are\ used\ with\ masks\ because\ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05917}05917\ \ \ \ \ \textcolor{comment}{/*\ containing\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05918}05918\ \ \ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>LTR1\_TR1,\ (((AWDy\ \&\ ADC\_AWD\_TRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_TRX\_REGOFFSET\_POS)\ *\ 2UL)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05919}05919\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ ((AWDy\ \&\ ADC\_AWD\_TR12\_REGOFFSETGAP\_MASK)\ *\ ADC\_AWD\_TR12\_REGOFFSETGAP\_VAL)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05920}05920\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ (AWDThresholdsHighLow));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05921}05921\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05922}05922\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}{ADC\_LTR\_LT}},\ AWDThresholdValue);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05923}05923\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05924}05924\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05925}05925\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}AWDThresholdValue"{}\ with\ bits\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05926}05926\ \ \ \textcolor{comment}{/*\ position\ in\ register\ and\ register\ position\ depending\ on\ parameters\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05927}05927\ \ \ \textcolor{comment}{/*\ "{}AWDThresholdsHighLow"{}\ and\ "{}AWDy"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05928}05928\ \ \ \textcolor{comment}{/*\ Parameters\ "{}AWDy"{}\ and\ "{}AWDThresholdValue"{}\ are\ used\ with\ masks\ because\ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05929}05929\ \ \ \textcolor{comment}{/*\ containing\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05930}05930\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6d0e1d9e16ff9b66dadcd236b8dc871e}{LTR1}},\ (((AWDy\ \&\ ADC\_AWD\_TRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_TRX\_REGOFFSET\_POS)\ *\ 2UL)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05931}05931\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ ((AWDy\ \&\ ADC\_AWD\_TR12\_REGOFFSETGAP\_MASK)\ *\ ADC\_AWD\_TR12\_REGOFFSETGAP\_VAL)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05932}05932\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ (AWDThresholdsHighLow));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05933}05933\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05934}05934\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}{ADC\_LTR\_LT}},\ AWDThresholdValue);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05935}05935\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05936}05936\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05937}05937\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05961}05961\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetAnalogWDThresholds(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy,\ uint32\_t\ AWDThresholdsHighLow)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05962}05962\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05963}05963\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05964}05964\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>LTR1\_TR1,\ (((AWDy\ \&\ ADC\_AWD\_TRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_TRX\_REGOFFSET\_POS)\ *\ 2UL)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05965}05965\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ ((AWDy\ \&\ ADC\_AWD\_TR12\_REGOFFSETGAP\_MASK)\ *\ ADC\_AWD\_TR12\_REGOFFSETGAP\_VAL)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05966}05966\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ (AWDThresholdsHighLow));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05967}05967\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05968}05968\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}{ADC\_LTR\_LT}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05969}05969\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05970}05970\ \ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6d0e1d9e16ff9b66dadcd236b8dc871e}{LTR1}},\ (((AWDy\ \&\ ADC\_AWD\_TRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_TRX\_REGOFFSET\_POS)\ *\ 2UL)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05971}05971\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ ((AWDy\ \&\ ADC\_AWD\_TR12\_REGOFFSETGAP\_MASK)\ *\ ADC\_AWD\_TR12\_REGOFFSETGAP\_VAL)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05972}05972\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ (AWDThresholdsHighLow));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05973}05973\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05974}05974\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}{ADC\_LTR\_LT}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05975}05975\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05976}05976\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05977}05977\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05978}05978\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l05979}05979\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06024}06024\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ConfigAnalogWDThresholds(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy,\ uint32\_t\ AWDThresholdHighValue,\ uint32\_t\ AWDThresholdLowValue)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06025}06025\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06026}06026\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}AWDThresholdxxxValue"{}\ with\ bits\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06027}06027\ \ \ \textcolor{comment}{/*\ position\ in\ register\ and\ register\ position\ depending\ on\ parameter\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06028}06028\ \ \ \textcolor{comment}{/*\ "{}AWDy"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06029}06029\ \ \ \textcolor{comment}{/*\ Parameters\ "{}AWDy"{}\ and\ "{}AWDThresholdxxxValue"{}\ are\ used\ with\ masks\ because\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06030}06030\ \ \ \textcolor{comment}{/*\ containing\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06031}06031\ \ \ \textcolor{keywordflow}{if}\ (ADCx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06032}06032\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06033}06033\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>LTR1\_TR1,\ ((AWDy\ \&\ ADC\_AWD\_TRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_TRX\_REGOFFSET\_POS));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06034}06034\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06035}06035\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06036}06036\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC3\_TR1\_HT1\ |\ ADC3\_TR1\_LT1,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06037}06037\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (AWDThresholdHighValue\ <<\ ADC3\_TR1\_HT1\_Pos)\ |\ AWDThresholdLowValue);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06038}06038\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06039}06039\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06040}06040\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06041}06041\ \ \ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>LTR1\_TR1,\ (((AWDy\ \&\ ADC\_AWD\_TRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_TRX\_REGOFFSET\_POS)\ *\ 2UL)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06042}06042\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ ((AWDy\ \&\ ADC\_AWD\_TR12\_REGOFFSETGAP\_MASK)\ *\ ADC\_AWD\_TR12\_REGOFFSETGAP\_VAL)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06043}06043\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ (LL\_ADC\_AWD\_THRESHOLD\_LOW));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06044}06044\ \ \ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg2\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>LTR1\_TR1,\ (((AWDy\ \&\ ADC\_AWD\_TRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_TRX\_REGOFFSET\_POS)\ *\ 2UL)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06045}06045\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ ((AWDy\ \&\ ADC\_AWD\_TR12\_REGOFFSETGAP\_MASK)\ *\ ADC\_AWD\_TR12\_REGOFFSETGAP\_VAL)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06046}06046\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ (LL\_ADC\_AWD\_THRESHOLD\_HIGH));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06047}06047\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06048}06048\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}{ADC\_LTR\_LT}},\ AWDThresholdLowValue);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06049}06049\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}{ADC\_HTR\_HT}},\ AWDThresholdHighValue);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06050}06050\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06051}06051\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06052}06052\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06053}06053\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06078}06078\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetAWDFilteringConfiguration(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy,\ uint32\_t\ FilteringConfig)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06079}06079\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06080}06080\ \ \ \textcolor{keywordflow}{if}\ (ADCx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06081}06081\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06082}06082\ \ \ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06083}06083\ \ \ \ \ (void)(AWDy);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06084}06084\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>LTR1\_TR1,\ ADC3\_TR1\_AWDFILT,\ FilteringConfig);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06085}06085\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06086}06086\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06087}06087\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06107}06107\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetAWDFilteringConfiguration(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06108}06108\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06109}06109\ \ \ \textcolor{keywordflow}{if}\ (ADCx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06110}06110\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06111}06111\ \ \ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06112}06112\ \ \ \ \ (void)(AWDy);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06113}06113\ \ \ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>LTR1\_TR1,\ ADC3\_TR1\_AWDFILT));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06114}06114\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06115}06115\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06116}06116\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06117}06117\ \ \ \ \ \textcolor{comment}{/*\ Function\ not\ available\ on\ this\ instance,\ return\ 0\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06118}06118\ \ \ \ \ \textcolor{keywordflow}{return}\ 0UL;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06119}06119\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06120}06120\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06121}06121\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06155}06155\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetOverSamplingScope(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ OvsScope)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06156}06156\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06157}06157\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ff689152a4e5a8c532bcb28066636a}{ADC\_CFGR2\_ROVSE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga696139df17c4a2e2fd69efac34c76616}{ADC\_CFGR2\_JOVSE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac068ea2cb540312d356ccd5301d46a70}{ADC\_CFGR2\_ROVSM}},\ OvsScope);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06158}06158\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06159}06159\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06180}06180\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetOverSamplingScope(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06181}06181\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06182}06182\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ff689152a4e5a8c532bcb28066636a}{ADC\_CFGR2\_ROVSE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga696139df17c4a2e2fd69efac34c76616}{ADC\_CFGR2\_JOVSE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac068ea2cb540312d356ccd5301d46a70}{ADC\_CFGR2\_ROVSM}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06183}06183\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06184}06184\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06207}06207\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetOverSamplingDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ OverSamplingDiscont)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06208}06208\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06209}06209\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e4f43bb44ce34e13701c87f4eb3c352}{ADC\_CFGR2\_TROVS}},\ OverSamplingDiscont);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06210}06210\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06211}06211\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06226}06226\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetOverSamplingDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06227}06227\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06228}06228\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e4f43bb44ce34e13701c87f4eb3c352}{ADC\_CFGR2\_TROVS}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06229}06229\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06230}06230\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06260}06260\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ConfigOverSamplingRatioShift(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Ratio,\ uint32\_t\ Shift)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06261}06261\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06262}06262\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614603a6e2355d6e99a0f4349cf61ba8}{ADC\_CFGR2\_OVSS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bfff6ccf3acd6cc63734b91bd4fd9be}{ADC\_CFGR2\_OVSR}}),\ (Shift\ |\ (((Ratio\ -\/\ 1UL)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e03d88430168d2fdbda12af0d85c488}{ADC\_CFGR2\_OVSR\_Pos}}))));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06263}06263\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06264}06264\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06272}06272\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetOverSamplingRatio(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06273}06273\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06274}06274\ \ \ \textcolor{keywordflow}{return}\ (((uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bfff6ccf3acd6cc63734b91bd4fd9be}{ADC\_CFGR2\_OVSR}}))\ +\ (1UL\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e03d88430168d2fdbda12af0d85c488}{ADC\_CFGR2\_OVSR\_Pos}}))\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e03d88430168d2fdbda12af0d85c488}{ADC\_CFGR2\_OVSR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06275}06275\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06276}06276\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06296}06296\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetOverSamplingShift(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06297}06297\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06298}06298\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614603a6e2355d6e99a0f4349cf61ba8}{ADC\_CFGR2\_OVSS}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06299}06299\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06300}06300\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06324}06324\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetBoostMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ BoostMode)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06325}06325\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06326}06326\ \textcolor{preprocessor}{\#if\ defined(ADC\_VER\_V5\_V90)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06327}06327\ \ \ \textcolor{keywordflow}{if}\ (ADCx\ !=\ \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06328}06328\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06329}06329\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae54332003d42c3b2f418219b15b801f2}{ADC\_CR\_BOOST}},\ (BoostMode\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae54332003d42c3b2f418219b15b801f2}{ADC\_CR\_BOOST}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06330}06330\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06331}06331\ \textcolor{preprocessor}{\#else\ \ \ }\textcolor{comment}{/*\ ADC\_VER\_V5\_V90\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06332}06332\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/>IDCODE\ \&\ 0x30000000UL)\ ==\ 0x10000000UL)\ \textcolor{comment}{/*\ Cut\ 1.x\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06333}06333\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06334}06334\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7339bc9d897e0430e712514e20bfa45}{ADC\_CR\_BOOST\_0}},\ (BoostMode\ >>\ 2UL));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06335}06335\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06336}06336\ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ Cut\ 2.x\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06337}06337\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06338}06338\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae54332003d42c3b2f418219b15b801f2}{ADC\_CR\_BOOST}},\ (BoostMode\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae54332003d42c3b2f418219b15b801f2}{ADC\_CR\_BOOST}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06339}06339\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06340}06340\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06341}06341\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06342}06342\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06343}06343\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06354}06354\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetBoostMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06355}06355\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06356}06356\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/>IDCODE\ \&\ 0x30000000UL)\ ==\ 0x10000000UL)\ \textcolor{comment}{/*\ Cut\ 1.x\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06357}06357\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06358}06358\ \ \ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7339bc9d897e0430e712514e20bfa45}{ADC\_CR\_BOOST\_0}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06359}06359\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06360}06360\ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ Cut\ 2.x\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06361}06361\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06362}06362\ \ \ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae54332003d42c3b2f418219b15b801f2}{ADC\_CR\_BOOST}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae54332003d42c3b2f418219b15b801f2}{ADC\_CR\_BOOST}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06363}06363\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06364}06364\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06365}06365\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06392}06392\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetMultimode(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ Multimode)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06393}06393\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06394}06394\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2498e8e6e6fdd0d598969e9d34a29c0}{ADC\_CCR\_DUAL}},\ Multimode);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06395}06395\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06396}06396\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06416}06416\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetMultimode(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06417}06417\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06418}06418\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2498e8e6e6fdd0d598969e9d34a29c0}{ADC\_CCR\_DUAL}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06419}06419\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06420}06420\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06464}06464\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetMultiDMATransfer(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ MultiDMATransfer)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06465}06465\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06466}06466\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45caf14e3cd82a2fbadffa18fa1c67c}{ADC\_CCR\_DAMDF}},\ MultiDMATransfer);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06467}06467\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06468}06468\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06507}06507\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetMultiDMATransfer(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06508}06508\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06509}06509\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45caf14e3cd82a2fbadffa18fa1c67c}{ADC\_CCR\_DAMDF}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06510}06510\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06511}06511\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06552}06552\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetMultiTwoSamplingDelay(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ MultiTwoSamplingDelay)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06553}06553\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06554}06554\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\_CCR\_DELAY}},\ MultiTwoSamplingDelay);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06555}06555\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06556}06556\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06585}06585\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetMultiTwoSamplingDelay(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06586}06586\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06587}06587\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\_CCR\_DELAY}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06588}06588\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06589}06589\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06610}06610\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableDeepPowerDown(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06611}06611\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06612}06612\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06613}06613\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06614}06614\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06615}06615\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06616}06616\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06617}06617\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a713cf085ebc530caf2492c24edf86}{ADC\_CR\_DEEPPWD}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06618}06618\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06619}06619\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06633}06633\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableDeepPowerDown(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06634}06634\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06635}06635\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06636}06636\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06637}06637\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06638}06638\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a713cf085ebc530caf2492c24edf86}{ADC\_CR\_DEEPPWD}}\ |\ ADC\_CR\_BITS\_PROPERTY\_RS));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06639}06639\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06640}06640\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06647}06647\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsDeepPowerDownEnabled(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06648}06648\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06649}06649\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a713cf085ebc530caf2492c24edf86}{ADC\_CR\_DEEPPWD}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a713cf085ebc530caf2492c24edf86}{ADC\_CR\_DEEPPWD}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06650}06650\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06651}06651\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06666}06666\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableInternalRegulator(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06667}06667\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06668}06668\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06669}06669\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06670}06670\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06671}06671\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06672}06672\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06673}06673\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\_CR\_ADVREGEN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06674}06674\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06675}06675\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06685}06685\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableInternalRegulator(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06686}06686\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06687}06687\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\_CR\_ADVREGEN}}\ |\ ADC\_CR\_BITS\_PROPERTY\_RS));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06688}06688\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06689}06689\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06696}06696\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsInternalRegulatorEnabled(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06697}06697\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06698}06698\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\_CR\_ADVREGEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\_CR\_ADVREGEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06699}06699\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06700}06700\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06717}06717\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_Enable(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06718}06718\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06719}06719\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06720}06720\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06721}06721\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06722}06722\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06723}06723\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06724}06724\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\_CR\_ADEN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06725}06725\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06726}06726\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06737}06737\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_Disable(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06738}06738\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06739}06739\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06740}06740\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06741}06741\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06742}06742\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06743}06743\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06744}06744\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\_CR\_ADDIS}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06745}06745\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06746}06746\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06756}06756\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabled(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06757}06757\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06758}06758\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\_CR\_ADEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\_CR\_ADEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06759}06759\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06760}06760\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06767}06767\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsDisableOngoing(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06768}06768\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06769}06769\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\_CR\_ADDIS}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\_CR\_ADDIS}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06770}06770\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06771}06771\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06805}06805\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_StartCalibration(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ CalibrationMode,\ uint32\_t\ SingleDiff)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06806}06806\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06807}06807\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06808}06808\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06809}06809\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06810}06810\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06811}06811\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga316f86ee3aca7e1f041d6ac58a6f8c5b}{ADC\_CR\_ADCALLIN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga602da64684da4f219320006e99afa3a6}{ADC\_CR\_ADCALDIF}}\ |\ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06812}06812\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\_CR\_ADCAL}}\ |\ (CalibrationMode\ \&\ ADC\_CALIB\_MODE\_MASK)\ |\ (SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_START\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06813}06813\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06814}06814\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06821}06821\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsCalibrationOnGoing(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06822}06822\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06823}06823\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\_CR\_ADCAL}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\_CR\_ADCAL}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06824}06824\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06825}06825\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06852}06852\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_StartConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06853}06853\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06854}06854\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06855}06855\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06856}06856\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06857}06857\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06858}06858\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06859}06859\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\_CR\_ADSTART}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06860}06860\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06861}06861\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06872}06872\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_StopConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06873}06873\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06874}06874\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06875}06875\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06876}06876\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06877}06877\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06878}06878\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06879}06879\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\_CR\_ADSTP}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06880}06880\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06881}06881\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06888}06888\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_IsConversionOngoing(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06889}06889\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06890}06890\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\_CR\_ADSTART}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\_CR\_ADSTART}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06891}06891\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06892}06892\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06899}06899\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_IsStopConversionOngoing(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06900}06900\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06901}06901\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\_CR\_ADSTP}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\_CR\_ADSTP}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06902}06902\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06903}06903\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06913}06913\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_ReadConversionData32(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06914}06914\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06915}06915\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06916}06916\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06917}06917\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06928}06928\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint16\_t\ LL\_ADC\_REG\_ReadConversionData16(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06929}06929\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06930}06930\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06931}06931\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06932}06932\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06943}06943\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint16\_t\ LL\_ADC\_REG\_ReadConversionData14(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06944}06944\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06945}06945\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06946}06946\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06947}06947\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06958}06958\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint16\_t\ LL\_ADC\_REG\_ReadConversionData12(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06959}06959\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06960}06960\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06961}06961\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06962}06962\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06973}06973\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint16\_t\ LL\_ADC\_REG\_ReadConversionData10(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06974}06974\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06975}06975\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06976}06976\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06977}06977\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06988}06988\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint8\_t\ LL\_ADC\_REG\_ReadConversionData8(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06989}06989\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06990}06990\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l06991}06991\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07013}07013\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_ReadMultiConversionData32(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ ConversionData)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07014}07014\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07015}07015\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a760f86a1a18dffffda54fc15a977979f}{CDR}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07016}07016\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ConversionData)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07017}07017\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (\mbox{\hyperlink{group___exported__macros_ga47a8870d71d55cefb3df47cd8c815ec8}{POSITION\_VAL}}(ConversionData)\ \&\ 0x1FUL)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07018}07018\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07019}07019\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07020}07020\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07047}07047\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_StartConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07048}07048\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07049}07049\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07050}07050\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07051}07051\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07052}07052\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07053}07053\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07054}07054\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b3e6a6bfa0c60d25674e43da3387ca}{ADC\_CR\_JADSTART}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07055}07055\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07056}07056\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07067}07067\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_StopConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07068}07068\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07069}07069\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07070}07070\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07071}07071\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07072}07072\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07073}07073\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07074}07074\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae9f86a9852402b380d49f9781d75b9}{ADC\_CR\_JADSTP}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07075}07075\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07076}07076\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07083}07083\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_IsConversionOngoing(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07084}07084\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07085}07085\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b3e6a6bfa0c60d25674e43da3387ca}{ADC\_CR\_JADSTART}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b3e6a6bfa0c60d25674e43da3387ca}{ADC\_CR\_JADSTART}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07086}07086\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07087}07087\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07094}07094\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_IsStopConversionOngoing(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07095}07095\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07096}07096\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae9f86a9852402b380d49f9781d75b9}{ADC\_CR\_JADSTP}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae9f86a9852402b380d49f9781d75b9}{ADC\_CR\_JADSTP}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07097}07097\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07098}07098\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07116}07116\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_ReadConversionData32(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07117}07117\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07118}07118\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}},\ ((Rank\ \&\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK)\ >>\ ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07119}07119\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07120}07120\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07121}07121\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07122}07122\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07123}07123\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07124}07124\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07143}07143\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint16\_t\ LL\_ADC\_INJ\_ReadConversionData16(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07144}07144\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07145}07145\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}},\ ((Rank\ \&\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK)\ >>\ ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07146}07146\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07147}07147\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07148}07148\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07149}07149\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07150}07150\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07151}07151\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07170}07170\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint16\_t\ LL\_ADC\_INJ\_ReadConversionData14(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07171}07171\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07172}07172\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}},\ ((Rank\ \&\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK)\ >>\ ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07173}07173\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07174}07174\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07175}07175\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07176}07176\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07177}07177\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07178}07178\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07197}07197\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint16\_t\ LL\_ADC\_INJ\_ReadConversionData12(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07198}07198\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07199}07199\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}},\ ((Rank\ \&\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK)\ >>\ ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07200}07200\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07201}07201\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07202}07202\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07203}07203\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07204}07204\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07205}07205\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07224}07224\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint16\_t\ LL\_ADC\_INJ\_ReadConversionData10(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07225}07225\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07226}07226\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}},\ ((Rank\ \&\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK)\ >>\ ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07227}07227\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07228}07228\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07229}07229\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07230}07230\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07231}07231\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07232}07232\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07251}07251\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint8\_t\ LL\_ADC\_INJ\_ReadConversionData8(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07252}07252\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07253}07253\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}},\ ((Rank\ \&\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK)\ >>\ ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07254}07254\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07255}07255\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07256}07256\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07257}07257\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07258}07258\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07259}07259\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07277}07277\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07278}07278\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07279}07279\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_ADRDY)\ ==\ (LL\_ADC\_FLAG\_ADRDY))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07280}07280\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07281}07281\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07288}07288\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07289}07289\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07290}07290\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949681e78b978c1ccd680f11137a1550}{ADC\_ISR\_EOC}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949681e78b978c1ccd680f11137a1550}{ADC\_ISR\_EOC}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07291}07291\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07292}07292\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07299}07299\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07300}07300\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07301}07301\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_EOS)\ ==\ (LL\_ADC\_FLAG\_EOS))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07302}07302\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07303}07303\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07310}07310\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07311}07311\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07312}07312\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_OVR)\ ==\ (LL\_ADC\_FLAG\_OVR))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07313}07313\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07314}07314\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07321}07321\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07322}07322\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07323}07323\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_EOSMP)\ ==\ (LL\_ADC\_FLAG\_EOSMP))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07324}07324\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07325}07325\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07332}07332\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_JEOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07333}07333\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07334}07334\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_JEOC)\ ==\ (LL\_ADC\_FLAG\_JEOC))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07335}07335\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07336}07336\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07343}07343\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07344}07344\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07345}07345\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_JEOS)\ ==\ (LL\_ADC\_FLAG\_JEOS))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07346}07346\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07347}07347\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07354}07354\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_JQOVF(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07355}07355\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07356}07356\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_JQOVF)\ ==\ (LL\_ADC\_FLAG\_JQOVF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07357}07357\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07358}07358\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07365}07365\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07366}07366\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07367}07367\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_AWD1)\ ==\ (LL\_ADC\_FLAG\_AWD1))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07368}07368\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07369}07369\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07376}07376\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_AWD2(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07377}07377\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07378}07378\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_AWD2)\ ==\ (LL\_ADC\_FLAG\_AWD2))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07379}07379\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07380}07380\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07387}07387\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_AWD3(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07388}07388\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07389}07389\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_AWD3)\ ==\ (LL\_ADC\_FLAG\_AWD3))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07390}07390\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07391}07391\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07401}07401\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07402}07402\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07403}07403\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_ADRDY);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07404}07404\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07405}07405\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07412}07412\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07413}07413\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07414}07414\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_EOC);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07415}07415\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07416}07416\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07423}07423\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07424}07424\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07425}07425\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_EOS);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07426}07426\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07427}07427\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07434}07434\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07435}07435\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07436}07436\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_OVR);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07437}07437\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07438}07438\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07445}07445\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07446}07446\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07447}07447\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_EOSMP);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07448}07448\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07449}07449\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07456}07456\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_JEOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07457}07457\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07458}07458\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_JEOC);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07459}07459\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07460}07460\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07467}07467\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07468}07468\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07469}07469\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_JEOS);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07470}07470\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07471}07471\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07478}07478\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_JQOVF(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07479}07479\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07480}07480\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_JQOVF);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07481}07481\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07482}07482\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07489}07489\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07490}07490\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07491}07491\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_AWD1);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07492}07492\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07493}07493\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07500}07500\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_AWD2(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07501}07501\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07502}07502\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_AWD2);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07503}07503\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07504}07504\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07511}07511\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_AWD3(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07512}07512\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07513}07513\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_AWD3);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07514}07514\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07515}07515\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07523}07523\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_ADRDY(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07524}07524\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07525}07525\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_ADRDY\_MST)\ ==\ (LL\_ADC\_FLAG\_ADRDY\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07526}07526\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07527}07527\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07535}07535\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_ADRDY(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07536}07536\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07537}07537\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_ADRDY\_SLV)\ ==\ (LL\_ADC\_FLAG\_ADRDY\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07538}07538\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07539}07539\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07547}07547\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_EOC(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07548}07548\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07549}07549\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_EOC\_SLV)\ ==\ (LL\_ADC\_FLAG\_EOC\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07550}07550\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07551}07551\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07559}07559\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_EOC(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07560}07560\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07561}07561\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_EOC\_SLV)\ ==\ (LL\_ADC\_FLAG\_EOC\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07562}07562\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07563}07563\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07571}07571\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_EOS(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07572}07572\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07573}07573\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_EOS\_MST)\ ==\ (LL\_ADC\_FLAG\_EOS\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07574}07574\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07575}07575\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07583}07583\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_EOS(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07584}07584\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07585}07585\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_EOS\_SLV)\ ==\ (LL\_ADC\_FLAG\_EOS\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07586}07586\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07587}07587\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07595}07595\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_OVR(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07596}07596\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07597}07597\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_OVR\_MST)\ ==\ (LL\_ADC\_FLAG\_OVR\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07598}07598\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07599}07599\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07607}07607\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_OVR(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07608}07608\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07609}07609\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_OVR\_SLV)\ ==\ (LL\_ADC\_FLAG\_OVR\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07610}07610\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07611}07611\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07619}07619\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_EOSMP(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07620}07620\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07621}07621\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_EOSMP\_MST)\ ==\ (LL\_ADC\_FLAG\_EOSMP\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07622}07622\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07623}07623\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07631}07631\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_EOSMP(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07632}07632\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07633}07633\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_EOSMP\_SLV)\ ==\ (LL\_ADC\_FLAG\_EOSMP\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07634}07634\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07635}07635\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07643}07643\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_JEOC(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07644}07644\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07645}07645\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_JEOC\_MST)\ ==\ (LL\_ADC\_FLAG\_JEOC\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07646}07646\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07647}07647\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07655}07655\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_JEOC(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07656}07656\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07657}07657\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_JEOC\_SLV)\ ==\ (LL\_ADC\_FLAG\_JEOC\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07658}07658\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07659}07659\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07667}07667\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_JEOS(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07668}07668\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07669}07669\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_JEOS\_MST)\ ==\ (LL\_ADC\_FLAG\_JEOS\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07670}07670\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07671}07671\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07679}07679\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_JEOS(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07680}07680\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07681}07681\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_JEOS\_SLV)\ ==\ (LL\_ADC\_FLAG\_JEOS\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07682}07682\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07683}07683\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07691}07691\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_JQOVF(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07692}07692\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07693}07693\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_JQOVF\_MST)\ ==\ (LL\_ADC\_FLAG\_JQOVF\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07694}07694\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07695}07695\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07703}07703\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_JQOVF(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07704}07704\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07705}07705\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_JQOVF\_SLV)\ ==\ (LL\_ADC\_FLAG\_JQOVF\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07706}07706\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07707}07707\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07715}07715\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_AWD1(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07716}07716\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07717}07717\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_AWD1\_MST)\ ==\ (LL\_ADC\_FLAG\_AWD1\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07718}07718\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07719}07719\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07727}07727\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_AWD1(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07728}07728\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07729}07729\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_AWD1\_SLV)\ ==\ (LL\_ADC\_FLAG\_AWD1\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07730}07730\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07731}07731\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07739}07739\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_AWD2(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07740}07740\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07741}07741\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_AWD2\_MST)\ ==\ (LL\_ADC\_FLAG\_AWD2\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07742}07742\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07743}07743\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07751}07751\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_AWD2(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07752}07752\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07753}07753\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_AWD2\_SLV)\ ==\ (LL\_ADC\_FLAG\_AWD2\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07754}07754\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07755}07755\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07763}07763\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_AWD3(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07764}07764\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07765}07765\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_AWD3\_MST)\ ==\ (LL\_ADC\_FLAG\_AWD3\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07766}07766\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07767}07767\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07775}07775\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_AWD3(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07776}07776\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07777}07777\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_AWD3\_SLV)\ ==\ (LL\_ADC\_FLAG\_AWD3\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07778}07778\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07779}07779\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07794}07794\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07795}07795\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07796}07796\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_ADRDY);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07797}07797\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07798}07798\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07805}07805\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07806}07806\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07807}07807\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOC);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07808}07808\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07809}07809\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07816}07816\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07817}07817\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07818}07818\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOS);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07819}07819\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07820}07820\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07827}07827\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07828}07828\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07829}07829\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_OVR);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07830}07830\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07831}07831\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07838}07838\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07839}07839\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07840}07840\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOSMP);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07841}07841\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07842}07842\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07849}07849\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_JEOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07850}07850\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07851}07851\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_JEOC);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07852}07852\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07853}07853\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07860}07860\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07861}07861\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07862}07862\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_JEOS);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07863}07863\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07864}07864\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07871}07871\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_JQOVF(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07872}07872\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07873}07873\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_JQOVF);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07874}07874\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07875}07875\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07882}07882\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07883}07883\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07884}07884\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_AWD1);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07885}07885\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07886}07886\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07893}07893\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_AWD2(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07894}07894\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07895}07895\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_AWD2);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07896}07896\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07897}07897\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07904}07904\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_AWD3(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07905}07905\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07906}07906\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_AWD3);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07907}07907\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07908}07908\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07915}07915\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07916}07916\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07917}07917\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_ADRDY);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07918}07918\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07919}07919\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07926}07926\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07927}07927\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07928}07928\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOC);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07929}07929\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07930}07930\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07937}07937\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07938}07938\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07939}07939\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOS);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07940}07940\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07941}07941\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07948}07948\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07949}07949\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07950}07950\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_OVR);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07951}07951\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07952}07952\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07959}07959\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07960}07960\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07961}07961\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOSMP);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07962}07962\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07963}07963\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07970}07970\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_JEOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07971}07971\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07972}07972\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_JEOC);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07973}07973\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07974}07974\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07981}07981\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07982}07982\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07983}07983\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_JEOS);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07984}07984\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07985}07985\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07992}07992\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_JQOVF(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07993}07993\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07994}07994\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_JQOVF);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07995}07995\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l07996}07996\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08003}08003\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08004}08004\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08005}08005\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_AWD1);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08006}08006\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08007}08007\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08014}08014\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_AWD2(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08015}08015\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08016}08016\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_AWD2);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08017}08017\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08018}08018\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08025}08025\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_AWD3(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08026}08026\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08027}08027\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_AWD3);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08028}08028\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08029}08029\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08037}08037\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08038}08038\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08039}08039\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_ADRDY)\ ==\ (LL\_ADC\_IT\_ADRDY))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08040}08040\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08041}08041\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08049}08049\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08050}08050\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08051}08051\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOC)\ ==\ (LL\_ADC\_IT\_EOC))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08052}08052\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08053}08053\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08061}08061\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08062}08062\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08063}08063\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOS)\ ==\ (LL\_ADC\_IT\_EOS))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08064}08064\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08065}08065\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08073}08073\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08074}08074\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08075}08075\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_OVR)\ ==\ (LL\_ADC\_IT\_OVR))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08076}08076\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08077}08077\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08085}08085\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08086}08086\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08087}08087\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOSMP)\ ==\ (LL\_ADC\_IT\_EOSMP))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08088}08088\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08089}08089\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08097}08097\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_JEOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08098}08098\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08099}08099\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_JEOC)\ ==\ (LL\_ADC\_IT\_JEOC))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08100}08100\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08101}08101\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08109}08109\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08110}08110\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08111}08111\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_JEOS)\ ==\ (LL\_ADC\_IT\_JEOS))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08112}08112\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08113}08113\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08121}08121\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_JQOVF(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08122}08122\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08123}08123\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_JQOVF)\ ==\ (LL\_ADC\_IT\_JQOVF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08124}08124\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08125}08125\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08133}08133\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08134}08134\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08135}08135\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_AWD1)\ ==\ (LL\_ADC\_IT\_AWD1))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08136}08136\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08137}08137\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08145}08145\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_AWD2(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08146}08146\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08147}08147\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_AWD2)\ ==\ (LL\_ADC\_IT\_AWD2))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08148}08148\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08149}08149\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08157}08157\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_AWD3(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08158}08158\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08159}08159\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_AWD3)\ ==\ (LL\_ADC\_IT\_AWD3))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08160}08160\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08161}08161\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08166}08166\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08171}08171\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ common\ parameters\ and\ multimode\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08172}08172\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_CommonDeInit(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08173}08173\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_CommonInit(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ LL\_ADC\_CommonInitTypeDef\ *ADC\_CommonInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08174}08174\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_CommonStructInit(LL\_ADC\_CommonInitTypeDef\ *ADC\_CommonInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08175}08175\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08176}08176\ \textcolor{comment}{/*\ De-\/initialization\ of\ ADC\ instance,\ ADC\ group\ regular\ and\ ADC\ group\ injected\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08177}08177\ \textcolor{comment}{/*\ (availability\ of\ ADC\ group\ injected\ depends\ on\ STM32\ families)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08178}08178\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_DeInit(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08179}08179\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08180}08180\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ instance\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08181}08181\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ LL\_ADC\_InitTypeDef\ *ADC\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08182}08182\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_StructInit(LL\_ADC\_InitTypeDef\ *ADC\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08183}08183\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08184}08184\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ instance\ and\ ADC\ group\ regular\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08185}08185\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_REG\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ LL\_ADC\_REG\_InitTypeDef\ *ADC\_REG\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08186}08186\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_REG\_StructInit(LL\_ADC\_REG\_InitTypeDef\ *ADC\_REG\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08187}08187\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08188}08188\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ instance\ and\ ADC\ group\ injected\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08189}08189\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_INJ\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ LL\_ADC\_INJ\_InitTypeDef\ *ADC\_INJ\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08190}08190\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_INJ\_StructInit(LL\_ADC\_INJ\_InitTypeDef\ *ADC\_INJ\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08191}08191\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08195}08195\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08196}08196\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08205}08205\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC1\ ||\ ADC2\ ||\ ADC3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08206}08206\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08211}08211\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08212}08212\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08213}08213\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08214}08214\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08215}08215\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7xx\_LL\_ADC\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08216}08216\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__ll__adc_8h_source_l08217}08217\ \textcolor{comment}{/************************\ (C)\ COPYRIGHT\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
