

================================================================
== Vivado HLS Report for 'Timer'
================================================================
* Date:           Sun Jan 14 12:48:31 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lab3
* Solution:       solution
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.29|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+----------------+-----+-----+-----+-----+---------+
        |                                  |                |  Latency  |  Interval | Pipeline|
        |             Instance             |     Module     | min | max | min | max |   Type  |
        +----------------------------------+----------------+-----+-----+-----+-----+---------+
        |StgValue_16_Timer_on_clock_fu_66  |Timer_on_clock  |    0|    0|    0|    0|   none  |
        +----------------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_3 (12)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_i), !map !120

ST_1: StgValue_4 (13)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rst_i), !map !124

ST_1: StgValue_5 (14)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %en_i), !map !128

ST_1: StgValue_6 (15)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i13* %addr_bi), !map !132

ST_1: StgValue_7 (16)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_bi), !map !136

ST_1: StgValue_8 (17)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %we_bi), !map !140

ST_1: StgValue_9 (18)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_bo), !map !144

ST_1: StgValue_10 (19)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %Timer_m_tmr_V), !map !148

ST_1: StgValue_11 (20)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %Timer_m_tval_V), !map !152

ST_1: StgValue_12 (21)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %Timer_m_tconf_V), !map !156

ST_1: StgValue_13 (22)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:11
:10  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @p_str, [6 x i8]* @p_str) nounwind

ST_1: Timer_ssdm_thread (23)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:12
:11  %Timer_ssdm_thread = load i1* @Timer_ssdm_thread_M_on_clock, align 1

ST_1: StgValue_15 (24)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:12
:12  br i1 %Timer_ssdm_thread, label %1, label %._crit_edge


 <State 2>: 7.29ns
ST_2: StgValue_16 (26)  [1/1] 7.29ns  loc: ../../lab1/src/Timer.cpp:12
:0  call void @"Timer::on_clock"(i1* %clk_i, i1* %rst_i, i1* %en_i, i13* %addr_bi, i32* %data_bi, i4* %we_bi, i32* %data_bo, i32* %Timer_m_tmr_V, i32* %Timer_m_tval_V, i32* %Timer_m_tconf_V)

ST_2: StgValue_17 (27)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:12
:1  br label %._crit_edge

ST_2: StgValue_18 (29)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:12
._crit_edge:0  call void (...)* @_ssdm_op_SpecProcessDecl([6 x i8]* @p_str, i32 0, [9 x i8]* @p_str1) nounwind

ST_2: StgValue_19 (30)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:13
._crit_edge:1  call void (...)* @_ssdm_op_SpecSensitive([9 x i8]* @p_str1, [6 x i8]* @p_str2, i1* %clk_i, i32 1) nounwind

ST_2: StgValue_20 (31)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:14
._crit_edge:2  call void (...)* @_ssdm_op_SpecPort([6 x i8]* @p_str, i32 0, [7 x i8]* @p_str3, [6 x i8]* @p_str2, i32 0, i32 0, i1* %clk_i) nounwind

ST_2: StgValue_21 (32)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:15
._crit_edge:3  call void (...)* @_ssdm_op_SpecPort([6 x i8]* @p_str, i32 0, [7 x i8]* @p_str3, [6 x i8]* @p_str4, i32 0, i32 0, i1* %rst_i) nounwind

ST_2: StgValue_22 (33)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:16
._crit_edge:4  call void (...)* @_ssdm_op_SpecPort([6 x i8]* @p_str, i32 0, [7 x i8]* @p_str3, [5 x i8]* @p_str5, i32 0, i32 0, i1* %en_i) nounwind

ST_2: StgValue_23 (34)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:17
._crit_edge:5  call void (...)* @_ssdm_op_SpecPort([6 x i8]* @p_str, i32 0, [12 x i8]* @p_str6, [8 x i8]* @p_str7, i32 0, i32 0, i13* %addr_bi) nounwind

ST_2: StgValue_24 (35)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:18
._crit_edge:6  call void (...)* @_ssdm_op_SpecPort([6 x i8]* @p_str, i32 0, [6 x i8]* @p_str8, [8 x i8]* @p_str9, i32 0, i32 0, i32* %data_bi) nounwind

ST_2: StgValue_25 (36)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:19
._crit_edge:7  call void (...)* @_ssdm_op_SpecPort([6 x i8]* @p_str, i32 0, [11 x i8]* @p_str10, [6 x i8]* @p_str11, i32 0, i32 0, i4* %we_bi) nounwind

ST_2: StgValue_26 (37)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:20
._crit_edge:8  call void (...)* @_ssdm_op_SpecPort([6 x i8]* @p_str, i32 1, [14 x i8]* @p_str12, [8 x i8]* @p_str13, i32 0, i32 0, i32* %data_bo) nounwind

ST_2: StgValue_27 (38)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.h:24
._crit_edge:9  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk_i]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rst_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ en_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ addr_bi]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_bi]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ we_bi]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_bo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ Timer_m_tmr_V]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ Timer_m_tval_V]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ Timer_m_tconf_V]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ Timer_ssdm_thread_M_on_clock]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3        (specbitsmap    ) [ 000]
StgValue_4        (specbitsmap    ) [ 000]
StgValue_5        (specbitsmap    ) [ 000]
StgValue_6        (specbitsmap    ) [ 000]
StgValue_7        (specbitsmap    ) [ 000]
StgValue_8        (specbitsmap    ) [ 000]
StgValue_9        (specbitsmap    ) [ 000]
StgValue_10       (specbitsmap    ) [ 000]
StgValue_11       (specbitsmap    ) [ 000]
StgValue_12       (specbitsmap    ) [ 000]
StgValue_13       (spectopmodule  ) [ 000]
Timer_ssdm_thread (load           ) [ 001]
StgValue_15       (br             ) [ 000]
StgValue_16       (call           ) [ 000]
StgValue_17       (br             ) [ 000]
StgValue_18       (specprocessdecl) [ 000]
StgValue_19       (specsensitive  ) [ 000]
StgValue_20       (specport       ) [ 000]
StgValue_21       (specport       ) [ 000]
StgValue_22       (specport       ) [ 000]
StgValue_23       (specport       ) [ 000]
StgValue_24       (specport       ) [ 000]
StgValue_25       (specport       ) [ 000]
StgValue_26       (specport       ) [ 000]
StgValue_27       (ret            ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rst_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rst_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="en_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="en_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="addr_bi">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr_bi"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_bi">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_bi"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="we_bi">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="we_bi"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_bo">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_bo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Timer_m_tmr_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Timer_m_tmr_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Timer_m_tval_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Timer_m_tval_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Timer_m_tconf_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Timer_m_tconf_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Timer_ssdm_thread_M_on_clock">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Timer_ssdm_thread_M_on_clock"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Timer::on_clock"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDecl"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecSensitive"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="StgValue_16_Timer_on_clock_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="0" index="3" bw="1" slack="0"/>
<pin id="71" dir="0" index="4" bw="13" slack="0"/>
<pin id="72" dir="0" index="5" bw="32" slack="0"/>
<pin id="73" dir="0" index="6" bw="4" slack="0"/>
<pin id="74" dir="0" index="7" bw="32" slack="0"/>
<pin id="75" dir="0" index="8" bw="32" slack="0"/>
<pin id="76" dir="0" index="9" bw="32" slack="0"/>
<pin id="77" dir="0" index="10" bw="32" slack="0"/>
<pin id="78" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_16/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="Timer_ssdm_thread_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Timer_ssdm_thread/1 "/>
</bind>
</comp>

<comp id="94" class="1005" name="Timer_ssdm_thread_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="Timer_ssdm_thread "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="28" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="66" pin=4"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="66" pin=5"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="66" pin=6"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="66" pin=7"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="66" pin=8"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="66" pin=9"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="66" pin=10"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_bo | {2 }
	Port: Timer_m_tmr_V | {2 }
	Port: Timer_m_tval_V | {2 }
	Port: Timer_m_tconf_V | {2 }
 - Input state : 
	Port: Timer::Timer : rst_i | {2 }
	Port: Timer::Timer : en_i | {2 }
	Port: Timer::Timer : addr_bi | {2 }
	Port: Timer::Timer : data_bi | {2 }
	Port: Timer::Timer : Timer_m_tmr_V | {2 }
	Port: Timer::Timer : Timer_m_tval_V | {2 }
	Port: Timer::Timer : Timer_m_tconf_V | {2 }
	Port: Timer::Timer : Timer_ssdm_thread_M_on_clock | {1 }
  - Chain level:
	State 1
		StgValue_15 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   call   | StgValue_16_Timer_on_clock_fu_66 |  5.0095 |   234   |   235   |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |  5.0095 |   234   |   235   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|Timer_ssdm_thread_reg_94|    1   |
+------------------------+--------+
|          Total         |    1   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    5   |   234  |   235  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    1   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   235  |   235  |
+-----------+--------+--------+--------+
