cscope 15 $HOME\Documents\robocvproject\New folder\ADC1"               0000994440
	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\INTERR~1.C

1 #iâdeà
_INTERRUPTS_INCLUDED_


2 
	#_INTERRUPTS_INCLUDED_


	)

4 
	~"¡m32f4xx.h
"

6 
	#EXTI_FALLING_EDGE
 0

	)

7 
	#EXTI_RISING_EDGE
 1

	)

8 
	#EXTI_BOTH_EDGES
 2

	)

10 
USART3_IRQHªdËr
();

11 
EXTI1_IRQHªdËr
();

12 
EXTI2_IRQHªdËr
();

13 
EXTI3_IRQHªdËr
();

14 
EXTI4_IRQHªdËr
();

15 
EXTI15_10_IRQHªdËr
();

16 
EXTI9_5_IRQHªdËr
();

17 
EXTI0_IRQHªdËr
();

18 
add_ext_š‹¼u±
(
pš
, 
edge
);

19 
USB_OTG_BSP_Tim”IRQ
 ();

20 
ŒaûFÏg
;

21 
d–ay
(
__IO
 
ušt32_t
 
nCouÁ
);

27 
	$DMA2_SŒ—m0_IRQHªdËr
()

29 
DMA2
->
LIFCR
 |ð
DMA_LIFCR_CTCIF0
;

31 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST06C6~1.H

24 #iâdeà
__STM32F4xx_HASH_H


25 
	#__STM32F4xx_HASH_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f4xx.h
"

49 
ušt32_t
 
HASH_AlgoS–eùiÚ
;

51 
ušt32_t
 
HASH_AlgoMode
;

53 
ušt32_t
 
HASH_D©aTy³
;

56 
ušt32_t
 
HASH_HMACKeyTy³
;

58 } 
	tHASH_In™Ty³Def
;

65 
ušt32_t
 
D©a
[5];

67 } 
	tHASH_MsgDige¡
;

74 
ušt32_t
 
HASH_IMR
;

75 
ušt32_t
 
HASH_STR
;

76 
ušt32_t
 
HASH_CR
;

77 
ušt32_t
 
HASH_CSR
[51];

78 } 
	tHASH_CÚ‹xt
;

89 
	#HASH_AlgoS–eùiÚ_SHA1
 ((
ušt16_t
)0x0000è

	)

90 
	#HASH_AlgoS–eùiÚ_MD5
 ((
ušt16_t
)0x0080è

	)

92 
	#IS_HASH_ALGOSELECTION
(
ALGOSELECTION
è(((ALGOSELECTIONè=ð
HASH_AlgoS–eùiÚ_SHA1
) || \

93 ((
ALGOSELECTION
è=ð
HASH_AlgoS–eùiÚ_MD5
))

	)

101 
	#HASH_AlgoMode_HASH
 ((
ušt16_t
)0x0000è

	)

102 
	#HASH_AlgoMode_HMAC
 ((
ušt16_t
)0x0040è

	)

104 
	#IS_HASH_ALGOMODE
(
ALGOMODE
è(((ALGOMODEè=ð
HASH_AlgoMode_HASH
) || \

105 ((
ALGOMODE
è=ð
HASH_AlgoMode_HMAC
))

	)

113 
	#HASH_D©aTy³_32b
 ((
ušt16_t
)0x0000)

	)

114 
	#HASH_D©aTy³_16b
 ((
ušt16_t
)0x0010)

	)

115 
	#HASH_D©aTy³_8b
 ((
ušt16_t
)0x0020)

	)

116 
	#HASH_D©aTy³_1b
 ((
ušt16_t
)0x0030)

	)

118 
	#IS_HASH_DATATYPE
(
DATATYPE
è(((DATATYPEè=ð
HASH_D©aTy³_32b
)|| \

119 ((
DATATYPE
è=ð
HASH_D©aTy³_16b
)|| \

120 ((
DATATYPE
è=ð
HASH_D©aTy³_8b
)|| \

121 ((
DATATYPE
è=ð
HASH_D©aTy³_1b
))

	)

129 
	#HASH_HMACKeyTy³_ShÜtKey
 ((
ušt32_t
)0x00000000è

	)

130 
	#HASH_HMACKeyTy³_LÚgKey
 ((
ušt32_t
)0x00010000è

	)

132 
	#IS_HASH_HMAC_KEYTYPE
(
KEYTYPE
è(((KEYTYPEè=ð
HASH_HMACKeyTy³_ShÜtKey
) || \

133 ((
KEYTYPE
è=ð
HASH_HMACKeyTy³_LÚgKey
))

	)

141 
	#IS_HASH_VALIDBITSNUMBER
(
VALIDBITS
è((VALIDBITSè<ð0x1F)

	)

150 
	#HASH_IT_DINI
 ((
ušt8_t
)0x01è

	)

151 
	#HASH_IT_DCI
 ((
ušt8_t
)0x02è

	)

153 
	#IS_HASH_IT
(
IT
è((((ITè& (
ušt8_t
)0xFCè=ð0x00è&& ((ITè!ð0x00))

	)

154 
	#IS_HASH_GET_IT
(
IT
è(((ITè=ð
HASH_IT_DINI
è|| ((ITè=ð
HASH_IT_DCI
))

	)

163 
	#HASH_FLAG_DINIS
 ((
ušt16_t
)0x0001è

	)

164 
	#HASH_FLAG_DCIS
 ((
ušt16_t
)0x0002è

	)

165 
	#HASH_FLAG_DMAS
 ((
ušt16_t
)0x0004è

	)

166 
	#HASH_FLAG_BUSY
 ((
ušt16_t
)0x0008è

	)

167 
	#HASH_FLAG_DINNE
 ((
ušt16_t
)0x1000è

	)

169 
	#IS_HASH_GET_FLAG
(
FLAG
è(((FLAGè=ð
HASH_FLAG_DINIS
) || \

170 ((
FLAG
è=ð
HASH_FLAG_DCIS
) || \

171 ((
FLAG
è=ð
HASH_FLAG_DMAS
) || \

172 ((
FLAG
è=ð
HASH_FLAG_BUSY
) || \

173 ((
FLAG
è=ð
HASH_FLAG_DINNE
))

	)

175 
	#IS_HASH_CLEAR_FLAG
(
FLAG
)(((FLAGè=ð
HASH_FLAG_DINIS
) || \

176 ((
FLAG
è=ð
HASH_FLAG_DCIS
))

	)

190 
HASH_DeIn™
();

193 
HASH_In™
(
HASH_In™Ty³Def
* 
HASH_In™SŒuù
);

194 
HASH_SŒuùIn™
(
HASH_In™Ty³Def
* 
HASH_In™SŒuù
);

195 
HASH_Re£t
();

198 
HASH_D©aIn
(
ušt32_t
 
D©a
);

199 
ušt8_t
 
HASH_G‘InFIFOWÜdsNbr
();

200 
HASH_S‘La¡WÜdV®idB™sNbr
(
ušt16_t
 
V®idNumb”
);

201 
HASH_S¹Dige¡
();

202 
HASH_G‘Dige¡
(
HASH_MsgDige¡
* 
HASH_Mes§geDige¡
);

205 
HASH_SaveCÚ‹xt
(
HASH_CÚ‹xt
* 
HASH_CÚ‹xtSave
);

206 
HASH_Re¡ÜeCÚ‹xt
(
HASH_CÚ‹xt
* 
HASH_CÚ‹xtRe¡Üe
);

209 
HASH_DMACmd
(
FunùiÚ®S‹
 
NewS‹
);

212 
HASH_ITCÚfig
(
ušt8_t
 
HASH_IT
, 
FunùiÚ®S‹
 
NewS‹
);

213 
FÏgStus
 
HASH_G‘FÏgStus
(
ušt16_t
 
HASH_FLAG
);

214 
HASH_CË¬FÏg
(
ušt16_t
 
HASH_FLAG
);

215 
ITStus
 
HASH_G‘ITStus
(
ušt8_t
 
HASH_IT
);

216 
HASH_CË¬ITP’dšgB™
(
ušt8_t
 
HASH_IT
);

219 
E¼ÜStus
 
HASH_SHA1
(
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËn
, ušt8_ˆ
Ouut
[20]);

220 
E¼ÜStus
 
HMAC_SHA1
(
ušt8_t
 *
Key
, 
ušt32_t
 
KeyËn
,

221 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËn
,

222 
ušt8_t
 
Ouut
[20]);

225 
E¼ÜStus
 
HASH_MD5
(
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËn
, ušt8_ˆ
Ouut
[16]);

226 
E¼ÜStus
 
HMAC_MD5
(
ušt8_t
 *
Key
, 
ušt32_t
 
KeyËn
,

227 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËn
,

228 
ušt8_t
 
Ouut
[16]);

230 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST1B2B~1.H

24 #iâdeà
__STM32F4xx_PWR_H


25 
	#__STM32F4xx_PWR_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f4xx.h
"

53 
	#PWR_PVDLev–_0
 
PWR_CR_PLS_LEV0


	)

54 
	#PWR_PVDLev–_1
 
PWR_CR_PLS_LEV1


	)

55 
	#PWR_PVDLev–_2
 
PWR_CR_PLS_LEV2


	)

56 
	#PWR_PVDLev–_3
 
PWR_CR_PLS_LEV3


	)

57 
	#PWR_PVDLev–_4
 
PWR_CR_PLS_LEV4


	)

58 
	#PWR_PVDLev–_5
 
PWR_CR_PLS_LEV5


	)

59 
	#PWR_PVDLev–_6
 
PWR_CR_PLS_LEV6


	)

60 
	#PWR_PVDLev–_7
 
PWR_CR_PLS_LEV7


	)

62 
	#IS_PWR_PVD_LEVEL
(
LEVEL
è(((LEVELè=ð
PWR_PVDLev–_0
è|| ((LEVELè=ð
PWR_PVDLev–_1
)|| \

63 ((
LEVEL
è=ð
PWR_PVDLev–_2
è|| ((LEVELè=ð
PWR_PVDLev–_3
)|| \

64 ((
LEVEL
è=ð
PWR_PVDLev–_4
è|| ((LEVELè=ð
PWR_PVDLev–_5
)|| \

65 ((
LEVEL
è=ð
PWR_PVDLev–_6
è|| ((LEVELè=ð
PWR_PVDLev–_7
))

	)

75 
	#PWR_ReguÏtÜ_ON
 ((
ušt32_t
)0x00000000)

	)

76 
	#PWR_ReguÏtÜ_LowPow”
 
PWR_CR_LPDS


	)

77 
	#IS_PWR_REGULATOR
(
REGULATOR
è(((REGULATORè=ð
PWR_ReguÏtÜ_ON
) || \

78 ((
REGULATOR
è=ð
PWR_ReguÏtÜ_LowPow”
))

	)

87 
	#PWR_STOPEÁry_WFI
 ((
ušt8_t
)0x01)

	)

88 
	#PWR_STOPEÁry_WFE
 ((
ušt8_t
)0x02)

	)

89 
	#IS_PWR_STOP_ENTRY
(
ENTRY
è(((ENTRYè=ð
PWR_STOPEÁry_WFI
è|| ((ENTRYè=ð
PWR_STOPEÁry_WFE
))

	)

95 
	#PWR_ReguÏtÜ_VÞge_SÿË1
 ((
ušt32_t
)0x00004000)

	)

96 
	#PWR_ReguÏtÜ_VÞge_SÿË2
 ((
ušt32_t
)0x00000000)

	)

97 
	#IS_PWR_REGULATOR_VOLTAGE
(
VOLTAGE
è(((VOLTAGEè=ð
PWR_ReguÏtÜ_VÞge_SÿË1
è|| ((VOLTAGEè=ð
PWR_ReguÏtÜ_VÞge_SÿË2
))

	)

107 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

108 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

109 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

110 
	#PWR_FLAG_BRR
 
PWR_CSR_BRR


	)

111 
	#PWR_FLAG_VOSRDY
 
PWR_CSR_VOSRDY


	)

116 
	#PWR_FLAG_REGRDY
 
PWR_FLAG_VOSRDY


	)

121 
	#IS_PWR_GET_FLAG
(
FLAG
è(((FLAGè=ð
PWR_FLAG_WU
è|| ((FLAGè=ð
PWR_FLAG_SB
) || \

122 ((
FLAG
è=ð
PWR_FLAG_PVDO
è|| ((FLAGè=ð
PWR_FLAG_BRR
) || \

123 ((
FLAG
è=ð
PWR_FLAG_VOSRDY
))

	)

125 
	#IS_PWR_CLEAR_FLAG
(
FLAG
è(((FLAGè=ð
PWR_FLAG_WU
è|| ((FLAGè=ð
PWR_FLAG_SB
))

	)

138 
PWR_DeIn™
();

141 
PWR_BackupAcûssCmd
(
FunùiÚ®S‹
 
NewS‹
);

144 
PWR_PVDLev–CÚfig
(
ušt32_t
 
PWR_PVDLev–
);

145 
PWR_PVDCmd
(
FunùiÚ®S‹
 
NewS‹
);

148 
PWR_WakeUpPšCmd
(
FunùiÚ®S‹
 
NewS‹
);

151 
PWR_BackupReguÏtÜCmd
(
FunùiÚ®S‹
 
NewS‹
);

152 
PWR_MašReguÏtÜModeCÚfig
(
ušt32_t
 
PWR_ReguÏtÜ_VÞge
);

155 
PWR_FÏshPow”DownCmd
(
FunùiÚ®S‹
 
NewS‹
);

158 
PWR_EÁ”STOPMode
(
ušt32_t
 
PWR_ReguÏtÜ
, 
ušt8_t
 
PWR_STOPEÁry
);

159 
PWR_EÁ”STANDBYMode
();

162 
FÏgStus
 
PWR_G‘FÏgStus
(
ušt32_t
 
PWR_FLAG
);

163 
PWR_CË¬FÏg
(
ušt32_t
 
PWR_FLAG
);

165 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST21D2~1.H

24 #iâdeà
__STM32F4xx_USART_H


25 
	#__STM32F4xx_USART_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f4xx.h
"

50 
ušt32_t
 
USART_BaudR©e
;

56 
ušt16_t
 
USART_WÜdL’gth
;

59 
ušt16_t
 
USART_StÝB™s
;

62 
ušt16_t
 
USART_P¬™y
;

69 
ušt16_t
 
USART_Mode
;

72 
ušt16_t
 
USART_H¬dw¬eFlowCÚŒÞ
;

75 } 
	tUSART_In™Ty³Def
;

84 
ušt16_t
 
USART_Clock
;

87 
ušt16_t
 
USART_CPOL
;

90 
ušt16_t
 
USART_CPHA
;

93 
ušt16_t
 
USART_La¡B™
;

96 } 
	tUSART_ClockIn™Ty³Def
;

104 
	#IS_USART_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
USART1
) || \

105 ((
PERIPH
è=ð
USART2
) || \

106 ((
PERIPH
è=ð
USART3
) || \

107 ((
PERIPH
è=ð
UART4
) || \

108 ((
PERIPH
è=ð
UART5
) || \

109 ((
PERIPH
è=ð
USART6
))

	)

111 
	#IS_USART_1236_PERIPH
(
PERIPH
è(((PERIPHè=ð
USART1
) || \

112 ((
PERIPH
è=ð
USART2
) || \

113 ((
PERIPH
è=ð
USART3
) || \

114 ((
PERIPH
è=ð
USART6
))

	)

120 
	#USART_WÜdL’gth_8b
 ((
ušt16_t
)0x0000)

	)

121 
	#USART_WÜdL’gth_9b
 ((
ušt16_t
)0x1000)

	)

123 
	#IS_USART_WORD_LENGTH
(
LENGTH
è(((LENGTHè=ð
USART_WÜdL’gth_8b
) || \

124 ((
LENGTH
è=ð
USART_WÜdL’gth_9b
))

	)

133 
	#USART_StÝB™s_1
 ((
ušt16_t
)0x0000)

	)

134 
	#USART_StÝB™s_0_5
 ((
ušt16_t
)0x1000)

	)

135 
	#USART_StÝB™s_2
 ((
ušt16_t
)0x2000)

	)

136 
	#USART_StÝB™s_1_5
 ((
ušt16_t
)0x3000)

	)

137 
	#IS_USART_STOPBITS
(
STOPBITS
è(((STOPBITSè=ð
USART_StÝB™s_1
) || \

138 ((
STOPBITS
è=ð
USART_StÝB™s_0_5
) || \

139 ((
STOPBITS
è=ð
USART_StÝB™s_2
) || \

140 ((
STOPBITS
è=ð
USART_StÝB™s_1_5
))

	)

149 
	#USART_P¬™y_No
 ((
ušt16_t
)0x0000)

	)

150 
	#USART_P¬™y_Ev’
 ((
ušt16_t
)0x0400)

	)

151 
	#USART_P¬™y_Odd
 ((
ušt16_t
)0x0600)

	)

152 
	#IS_USART_PARITY
(
PARITY
è(((PARITYè=ð
USART_P¬™y_No
) || \

153 ((
PARITY
è=ð
USART_P¬™y_Ev’
) || \

154 ((
PARITY
è=ð
USART_P¬™y_Odd
))

	)

163 
	#USART_Mode_Rx
 ((
ušt16_t
)0x0004)

	)

164 
	#USART_Mode_Tx
 ((
ušt16_t
)0x0008)

	)

165 
	#IS_USART_MODE
(
MODE
è((((MODEè& (
ušt16_t
)0xFFF3è=ð0x00è&& ((MODEè!ð(ušt16_t)0x00))

	)

173 
	#USART_H¬dw¬eFlowCÚŒÞ_NÚe
 ((
ušt16_t
)0x0000)

	)

174 
	#USART_H¬dw¬eFlowCÚŒÞ_RTS
 ((
ušt16_t
)0x0100)

	)

175 
	#USART_H¬dw¬eFlowCÚŒÞ_CTS
 ((
ušt16_t
)0x0200)

	)

176 
	#USART_H¬dw¬eFlowCÚŒÞ_RTS_CTS
 ((
ušt16_t
)0x0300)

	)

177 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

178 (((
CONTROL
è=ð
USART_H¬dw¬eFlowCÚŒÞ_NÚe
) || \

179 ((
CONTROL
è=ð
USART_H¬dw¬eFlowCÚŒÞ_RTS
) || \

180 ((
CONTROL
è=ð
USART_H¬dw¬eFlowCÚŒÞ_CTS
) || \

181 ((
CONTROL
è=ð
USART_H¬dw¬eFlowCÚŒÞ_RTS_CTS
))

	)

189 
	#USART_Clock_Di§bË
 ((
ušt16_t
)0x0000)

	)

190 
	#USART_Clock_EÇbË
 ((
ušt16_t
)0x0800)

	)

191 
	#IS_USART_CLOCK
(
CLOCK
è(((CLOCKè=ð
USART_Clock_Di§bË
) || \

192 ((
CLOCK
è=ð
USART_Clock_EÇbË
))

	)

201 
	#USART_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

202 
	#USART_CPOL_High
 ((
ušt16_t
)0x0400)

	)

203 
	#IS_USART_CPOL
(
CPOL
è(((CPOLè=ð
USART_CPOL_Low
è|| ((CPOLè=ð
USART_CPOL_High
))

	)

213 
	#USART_CPHA_1Edge
 ((
ušt16_t
)0x0000)

	)

214 
	#USART_CPHA_2Edge
 ((
ušt16_t
)0x0200)

	)

215 
	#IS_USART_CPHA
(
CPHA
è(((CPHAè=ð
USART_CPHA_1Edge
è|| ((CPHAè=ð
USART_CPHA_2Edge
))

	)

225 
	#USART_La¡B™_Di§bË
 ((
ušt16_t
)0x0000)

	)

226 
	#USART_La¡B™_EÇbË
 ((
ušt16_t
)0x0100)

	)

227 
	#IS_USART_LASTBIT
(
LASTBIT
è(((LASTBITè=ð
USART_La¡B™_Di§bË
) || \

228 ((
LASTBIT
è=ð
USART_La¡B™_EÇbË
))

	)

237 
	#USART_IT_PE
 ((
ušt16_t
)0x0028)

	)

238 
	#USART_IT_TXE
 ((
ušt16_t
)0x0727)

	)

239 
	#USART_IT_TC
 ((
ušt16_t
)0x0626)

	)

240 
	#USART_IT_RXNE
 ((
ušt16_t
)0x0525)

	)

241 
	#USART_IT_ORE_RX
 ((
ušt16_t
)0x0325è

	)

242 
	#USART_IT_IDLE
 ((
ušt16_t
)0x0424)

	)

243 
	#USART_IT_LBD
 ((
ušt16_t
)0x0846)

	)

244 
	#USART_IT_CTS
 ((
ušt16_t
)0x096A)

	)

245 
	#USART_IT_ERR
 ((
ušt16_t
)0x0060)

	)

246 
	#USART_IT_ORE_ER
 ((
ušt16_t
)0x0360è

	)

247 
	#USART_IT_NE
 ((
ušt16_t
)0x0260)

	)

248 
	#USART_IT_FE
 ((
ušt16_t
)0x0160)

	)

253 
	#USART_IT_ORE
 
USART_IT_ORE_ER


	)

258 
	#IS_USART_CONFIG_IT
(
IT
è(((ITè=ð
USART_IT_PE
è|| ((ITè=ð
USART_IT_TXE
) || \

259 ((
IT
è=ð
USART_IT_TC
è|| ((ITè=ð
USART_IT_RXNE
) || \

260 ((
IT
è=ð
USART_IT_IDLE
è|| ((ITè=ð
USART_IT_LBD
) || \

261 ((
IT
è=ð
USART_IT_CTS
è|| ((ITè=ð
USART_IT_ERR
))

	)

262 
	#IS_USART_GET_IT
(
IT
è(((ITè=ð
USART_IT_PE
è|| ((ITè=ð
USART_IT_TXE
) || \

263 ((
IT
è=ð
USART_IT_TC
è|| ((ITè=ð
USART_IT_RXNE
) || \

264 ((
IT
è=ð
USART_IT_IDLE
è|| ((ITè=ð
USART_IT_LBD
) || \

265 ((
IT
è=ð
USART_IT_CTS
è|| ((ITè=ð
USART_IT_ORE
) || \

266 ((
IT
è=ð
USART_IT_ORE_RX
è|| ((ITè=ð
USART_IT_ORE_ER
) || \

267 ((
IT
è=ð
USART_IT_NE
è|| ((ITè=ð
USART_IT_FE
))

	)

268 
	#IS_USART_CLEAR_IT
(
IT
è(((ITè=ð
USART_IT_TC
è|| ((ITè=ð
USART_IT_RXNE
) || \

269 ((
IT
è=ð
USART_IT_LBD
è|| ((ITè=ð
USART_IT_CTS
))

	)

278 
	#USART_DMAReq_Tx
 ((
ušt16_t
)0x0080)

	)

279 
	#USART_DMAReq_Rx
 ((
ušt16_t
)0x0040)

	)

280 
	#IS_USART_DMAREQ
(
DMAREQ
è((((DMAREQè& (
ušt16_t
)0xFF3Fè=ð0x00è&& ((DMAREQè!ð(ušt16_t)0x00))

	)

290 
	#USART_WakeUp_IdËLše
 ((
ušt16_t
)0x0000)

	)

291 
	#USART_WakeUp_Add»ssM¬k
 ((
ušt16_t
)0x0800)

	)

292 
	#IS_USART_WAKEUP
(
WAKEUP
è(((WAKEUPè=ð
USART_WakeUp_IdËLše
) || \

293 ((
WAKEUP
è=ð
USART_WakeUp_Add»ssM¬k
))

	)

302 
	#USART_LINB»akD‘eùL’gth_10b
 ((
ušt16_t
)0x0000)

	)

303 
	#USART_LINB»akD‘eùL’gth_11b
 ((
ušt16_t
)0x0020)

	)

304 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
) \

305 (((
LENGTH
è=ð
USART_LINB»akD‘eùL’gth_10b
) || \

306 ((
LENGTH
è=ð
USART_LINB»akD‘eùL’gth_11b
))

	)

315 
	#USART_IrDAMode_LowPow”
 ((
ušt16_t
)0x0004)

	)

316 
	#USART_IrDAMode_NÜm®
 ((
ušt16_t
)0x0000)

	)

317 
	#IS_USART_IRDA_MODE
(
MODE
è(((MODEè=ð
USART_IrDAMode_LowPow”
) || \

318 ((
MODE
è=ð
USART_IrDAMode_NÜm®
))

	)

327 
	#USART_FLAG_CTS
 ((
ušt16_t
)0x0200)

	)

328 
	#USART_FLAG_LBD
 ((
ušt16_t
)0x0100)

	)

329 
	#USART_FLAG_TXE
 ((
ušt16_t
)0x0080)

	)

330 
	#USART_FLAG_TC
 ((
ušt16_t
)0x0040)

	)

331 
	#USART_FLAG_RXNE
 ((
ušt16_t
)0x0020)

	)

332 
	#USART_FLAG_IDLE
 ((
ušt16_t
)0x0010)

	)

333 
	#USART_FLAG_ORE
 ((
ušt16_t
)0x0008)

	)

334 
	#USART_FLAG_NE
 ((
ušt16_t
)0x0004)

	)

335 
	#USART_FLAG_FE
 ((
ušt16_t
)0x0002)

	)

336 
	#USART_FLAG_PE
 ((
ušt16_t
)0x0001)

	)

337 
	#IS_USART_FLAG
(
FLAG
è(((FLAGè=ð
USART_FLAG_PE
è|| ((FLAGè=ð
USART_FLAG_TXE
) || \

338 ((
FLAG
è=ð
USART_FLAG_TC
è|| ((FLAGè=ð
USART_FLAG_RXNE
) || \

339 ((
FLAG
è=ð
USART_FLAG_IDLE
è|| ((FLAGè=ð
USART_FLAG_LBD
) || \

340 ((
FLAG
è=ð
USART_FLAG_CTS
è|| ((FLAGè=ð
USART_FLAG_ORE
) || \

341 ((
FLAG
è=ð
USART_FLAG_NE
è|| ((FLAGè=ð
USART_FLAG_FE
))

	)

343 
	#IS_USART_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt16_t
)0xFC9Fè=ð0x00è&& ((FLAGè!ð(ušt16_t)0x00))

	)

345 
	#IS_USART_BAUDRATE
(
BAUDRATE
è(((BAUDRATEè> 0è&& ((BAUDRATEè< 7500001))

	)

346 
	#IS_USART_ADDRESS
(
ADDRESS
è((ADDRESSè<ð0xF)

	)

347 
	#IS_USART_DATA
(
DATA
è((DATAè<ð0x1FF)

	)

361 
USART_DeIn™
(
USART_Ty³Def
* 
USARTx
);

364 
USART_In™
(
USART_Ty³Def
* 
USARTx
, 
USART_In™Ty³Def
* 
USART_In™SŒuù
);

365 
USART_SŒuùIn™
(
USART_In™Ty³Def
* 
USART_In™SŒuù
);

366 
USART_ClockIn™
(
USART_Ty³Def
* 
USARTx
, 
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
);

367 
USART_ClockSŒuùIn™
(
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
);

368 
USART_Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

369 
USART_S‘P»sÿËr
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_P»sÿËr
);

370 
USART_Ov”Sam¶šg8Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

371 
USART_OÃB™M‘hodCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

374 
USART_S’dD©a
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
D©a
);

375 
ušt16_t
 
USART_ReûiveD©a
(
USART_Ty³Def
* 
USARTx
);

378 
USART_S‘Add»ss
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Add»ss
);

379 
USART_WakeUpCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_WakeUp
);

380 
USART_Reûiv”WakeUpCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

383 
USART_LINB»akD‘eùL’gthCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_LINB»akD‘eùL’gth
);

384 
USART_LINCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

385 
USART_S’dB»ak
(
USART_Ty³Def
* 
USARTx
);

388 
USART_H®fDu¶exCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

391 
USART_Sm¬tC¬dCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

392 
USART_Sm¬tC¬dNACKCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

393 
USART_S‘Gu¬dTime
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Gu¬dTime
);

396 
USART_IrDACÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IrDAMode
);

397 
USART_IrDACmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

400 
USART_DMACmd
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
);

403 
USART_ITCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
, 
FunùiÚ®S‹
 
NewS‹
);

404 
FÏgStus
 
USART_G‘FÏgStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
);

405 
USART_CË¬FÏg
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
);

406 
ITStus
 
USART_G‘ITStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
);

407 
USART_CË¬ITP’dšgB™
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
);

409 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST305D~1.H

24 #iâdeà
__STM32F4xx_EXTI_H


25 
	#__STM32F4xx_EXTI_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f4xx.h
"

50 
EXTI_Mode_IÁ”ru±
 = 0x00,

51 
EXTI_Mode_Ev’t
 = 0x04

53 
	tEXTIMode_Ty³Def
;

55 
	#IS_EXTI_MODE
(
MODE
è(((MODEè=ð
EXTI_Mode_IÁ”ru±
è|| ((MODEè=ð
EXTI_Mode_Ev’t
))

	)

63 
EXTI_Trigg”_Risšg
 = 0x08,

64 
EXTI_Trigg”_F®lšg
 = 0x0C,

65 
EXTI_Trigg”_Risšg_F®lšg
 = 0x10

66 } 
	tEXTITrigg”_Ty³Def
;

68 
	#IS_EXTI_TRIGGER
(
TRIGGER
è(((TRIGGERè=ð
EXTI_Trigg”_Risšg
) || \

69 ((
TRIGGER
è=ð
EXTI_Trigg”_F®lšg
) || \

70 ((
TRIGGER
è=ð
EXTI_Trigg”_Risšg_F®lšg
))

	)

77 
ušt32_t
 
EXTI_Lše
;

80 
EXTIMode_Ty³Def
 
EXTI_Mode
;

83 
EXTITrigg”_Ty³Def
 
EXTI_Trigg”
;

86 
FunùiÚ®S‹
 
EXTI_LšeCmd
;

88 } 
	tEXTI_In™Ty³Def
;

100 
	#EXTI_Lše0
 ((
ušt32_t
)0x00001è

	)

101 
	#EXTI_Lše1
 ((
ušt32_t
)0x00002è

	)

102 
	#EXTI_Lše2
 ((
ušt32_t
)0x00004è

	)

103 
	#EXTI_Lše3
 ((
ušt32_t
)0x00008è

	)

104 
	#EXTI_Lše4
 ((
ušt32_t
)0x00010è

	)

105 
	#EXTI_Lše5
 ((
ušt32_t
)0x00020è

	)

106 
	#EXTI_Lše6
 ((
ušt32_t
)0x00040è

	)

107 
	#EXTI_Lše7
 ((
ušt32_t
)0x00080è

	)

108 
	#EXTI_Lše8
 ((
ušt32_t
)0x00100è

	)

109 
	#EXTI_Lše9
 ((
ušt32_t
)0x00200è

	)

110 
	#EXTI_Lše10
 ((
ušt32_t
)0x00400è

	)

111 
	#EXTI_Lše11
 ((
ušt32_t
)0x00800è

	)

112 
	#EXTI_Lše12
 ((
ušt32_t
)0x01000è

	)

113 
	#EXTI_Lše13
 ((
ušt32_t
)0x02000è

	)

114 
	#EXTI_Lše14
 ((
ušt32_t
)0x04000è

	)

115 
	#EXTI_Lše15
 ((
ušt32_t
)0x08000è

	)

116 
	#EXTI_Lše16
 ((
ušt32_t
)0x10000è

	)

117 
	#EXTI_Lše17
 ((
ušt32_t
)0x20000è

	)

118 
	#EXTI_Lše18
 ((
ušt32_t
)0x40000è

	)

119 
	#EXTI_Lše19
 ((
ušt32_t
)0x80000è

	)

120 
	#EXTI_Lše20
 ((
ušt32_t
)0x00100000è

	)

121 
	#EXTI_Lše21
 ((
ušt32_t
)0x00200000è

	)

122 
	#EXTI_Lše22
 ((
ušt32_t
)0x00400000è

	)

124 
	#IS_EXTI_LINE
(
LINE
è((((LINEè& (
ušt32_t
)0xFF800000è=ð0x00è&& ((LINEè!ð(
ušt16_t
)0x00))

	)

126 
	#IS_GET_EXTI_LINE
(
LINE
è(((LINEè=ð
EXTI_Lše0
è|| ((LINEè=ð
EXTI_Lše1
) || \

127 ((
LINE
è=ð
EXTI_Lše2
è|| ((LINEè=ð
EXTI_Lše3
) || \

128 ((
LINE
è=ð
EXTI_Lše4
è|| ((LINEè=ð
EXTI_Lše5
) || \

129 ((
LINE
è=ð
EXTI_Lše6
è|| ((LINEè=ð
EXTI_Lše7
) || \

130 ((
LINE
è=ð
EXTI_Lše8
è|| ((LINEè=ð
EXTI_Lše9
) || \

131 ((
LINE
è=ð
EXTI_Lše10
è|| ((LINEè=ð
EXTI_Lše11
) || \

132 ((
LINE
è=ð
EXTI_Lše12
è|| ((LINEè=ð
EXTI_Lše13
) || \

133 ((
LINE
è=ð
EXTI_Lše14
è|| ((LINEè=ð
EXTI_Lše15
) || \

134 ((
LINE
è=ð
EXTI_Lše16
è|| ((LINEè=ð
EXTI_Lše17
) || \

135 ((
LINE
è=ð
EXTI_Lše18
è|| ((LINEè=ð
EXTI_Lše19
) || \

136 ((
LINE
è=ð
EXTI_Lše20
è|| ((LINEè=ð
EXTI_Lše21
) ||\

137 ((
LINE
è=ð
EXTI_Lše22
))

	)

151 
EXTI_DeIn™
();

154 
EXTI_In™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
);

155 
EXTI_SŒuùIn™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
);

156 
EXTI_G’”©eSWIÁ”ru±
(
ušt32_t
 
EXTI_Lše
);

159 
FÏgStus
 
EXTI_G‘FÏgStus
(
ušt32_t
 
EXTI_Lše
);

160 
EXTI_CË¬FÏg
(
ušt32_t
 
EXTI_Lše
);

161 
ITStus
 
EXTI_G‘ITStus
(
ušt32_t
 
EXTI_Lše
);

162 
EXTI_CË¬ITP’dšgB™
(
ušt32_t
 
EXTI_Lše
);

164 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST36C0~1.H

24 #iâdeà
__STM32F4xx_RNG_H


25 
	#__STM32F4xx_RNG_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f4xx.h
"

52 
	#RNG_FLAG_DRDY
 ((
ušt8_t
)0x0001è

	)

53 
	#RNG_FLAG_CECS
 ((
ušt8_t
)0x0002è

	)

54 
	#RNG_FLAG_SECS
 ((
ušt8_t
)0x0004è

	)

56 
	#IS_RNG_GET_FLAG
(
RNG_FLAG
è(((RNG_FLAGè=ð
RNG_FLAG_DRDY
) || \

57 ((
RNG_FLAG
è=ð
RNG_FLAG_CECS
) || \

58 ((
RNG_FLAG
è=ð
RNG_FLAG_SECS
))

	)

59 
	#IS_RNG_CLEAR_FLAG
(
RNG_FLAG
è(((RNG_FLAGè=ð
RNG_FLAG_CECS
) || \

60 ((
RNG_FLAG
è=ð
RNG_FLAG_SECS
))

	)

68 
	#RNG_IT_CEI
 ((
ušt8_t
)0x20è

	)

69 
	#RNG_IT_SEI
 ((
ušt8_t
)0x40è

	)

71 
	#IS_RNG_IT
(
IT
è((((ITè& (
ušt8_t
)0x9Fè=ð0x00è&& ((ITè!ð0x00))

	)

72 
	#IS_RNG_GET_IT
(
RNG_IT
è(((RNG_ITè=ð
RNG_IT_CEI
è|| ((RNG_ITè=ð
RNG_IT_SEI
))

	)

85 
RNG_DeIn™
();

88 
RNG_Cmd
(
FunùiÚ®S‹
 
NewS‹
);

91 
ušt32_t
 
RNG_G‘RªdomNumb”
();

94 
RNG_ITCÚfig
(
FunùiÚ®S‹
 
NewS‹
);

95 
FÏgStus
 
RNG_G‘FÏgStus
(
ušt8_t
 
RNG_FLAG
);

96 
RNG_CË¬FÏg
(
ušt8_t
 
RNG_FLAG
);

97 
ITStus
 
RNG_G‘ITStus
(
ušt8_t
 
RNG_IT
);

98 
RNG_CË¬ITP’dšgB™
(
ušt8_t
 
RNG_IT
);

100 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST3B3F~1.H

24 #iâdeà
__STM32F4xx_FLASH_H


25 
	#__STM32F4xx_FLASH_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f4xx.h
"

48 
FLASH_BUSY
 = 1,

49 
FLASH_ERROR_PGS
,

50 
FLASH_ERROR_PGP
,

51 
FLASH_ERROR_PGA
,

52 
FLASH_ERROR_WRP
,

53 
FLASH_ERROR_PROGRAM
,

54 
FLASH_ERROR_OPERATION
,

55 
FLASH_COMPLETE


57 
	tFLASH_Stus
;

68 
	#FLASH_L©’cy_0
 ((
ušt8_t
)0x0000è

	)

69 
	#FLASH_L©’cy_1
 ((
ušt8_t
)0x0001è

	)

70 
	#FLASH_L©’cy_2
 ((
ušt8_t
)0x0002è

	)

71 
	#FLASH_L©’cy_3
 ((
ušt8_t
)0x0003è

	)

72 
	#FLASH_L©’cy_4
 ((
ušt8_t
)0x0004è

	)

73 
	#FLASH_L©’cy_5
 ((
ušt8_t
)0x0005è

	)

74 
	#FLASH_L©’cy_6
 ((
ušt8_t
)0x0006è

	)

75 
	#FLASH_L©’cy_7
 ((
ušt8_t
)0x0007è

	)

77 
	#IS_FLASH_LATENCY
(
LATENCY
è(((LATENCYè=ð
FLASH_L©’cy_0
) || \

78 ((
LATENCY
è=ð
FLASH_L©’cy_1
) || \

79 ((
LATENCY
è=ð
FLASH_L©’cy_2
) || \

80 ((
LATENCY
è=ð
FLASH_L©’cy_3
) || \

81 ((
LATENCY
è=ð
FLASH_L©’cy_4
) || \

82 ((
LATENCY
è=ð
FLASH_L©’cy_5
) || \

83 ((
LATENCY
è=ð
FLASH_L©’cy_6
) || \

84 ((
LATENCY
è=ð
FLASH_L©’cy_7
))

	)

92 
	#VÞgeRªge_1
 ((
ušt8_t
)0x00è

	)

93 
	#VÞgeRªge_2
 ((
ušt8_t
)0x01è

	)

94 
	#VÞgeRªge_3
 ((
ušt8_t
)0x02è

	)

95 
	#VÞgeRªge_4
 ((
ušt8_t
)0x03è

	)

97 
	#IS_VOLTAGERANGE
(
RANGE
)(((RANGEè=ð
VÞgeRªge_1
) || \

98 ((
RANGE
è=ð
VÞgeRªge_2
) || \

99 ((
RANGE
è=ð
VÞgeRªge_3
) || \

100 ((
RANGE
è=ð
VÞgeRªge_4
))

	)

108 
	#FLASH_SeùÜ_0
 ((
ušt16_t
)0x0000è

	)

109 
	#FLASH_SeùÜ_1
 ((
ušt16_t
)0x0008è

	)

110 
	#FLASH_SeùÜ_2
 ((
ušt16_t
)0x0010è

	)

111 
	#FLASH_SeùÜ_3
 ((
ušt16_t
)0x0018è

	)

112 
	#FLASH_SeùÜ_4
 ((
ušt16_t
)0x0020è

	)

113 
	#FLASH_SeùÜ_5
 ((
ušt16_t
)0x0028è

	)

114 
	#FLASH_SeùÜ_6
 ((
ušt16_t
)0x0030è

	)

115 
	#FLASH_SeùÜ_7
 ((
ušt16_t
)0x0038è

	)

116 
	#FLASH_SeùÜ_8
 ((
ušt16_t
)0x0040è

	)

117 
	#FLASH_SeùÜ_9
 ((
ušt16_t
)0x0048è

	)

118 
	#FLASH_SeùÜ_10
 ((
ušt16_t
)0x0050è

	)

119 
	#FLASH_SeùÜ_11
 ((
ušt16_t
)0x0058è

	)

120 
	#IS_FLASH_SECTOR
(
SECTOR
è(((SECTORè=ð
FLASH_SeùÜ_0
è|| ((SECTORè=ð
FLASH_SeùÜ_1
) ||\

121 ((
SECTOR
è=ð
FLASH_SeùÜ_2
è|| ((SECTORè=ð
FLASH_SeùÜ_3
) ||\

122 ((
SECTOR
è=ð
FLASH_SeùÜ_4
è|| ((SECTORè=ð
FLASH_SeùÜ_5
) ||\

123 ((
SECTOR
è=ð
FLASH_SeùÜ_6
è|| ((SECTORè=ð
FLASH_SeùÜ_7
) ||\

124 ((
SECTOR
è=ð
FLASH_SeùÜ_8
è|| ((SECTORè=ð
FLASH_SeùÜ_9
) ||\

125 ((
SECTOR
è=ð
FLASH_SeùÜ_10
è|| ((SECTORè=ð
FLASH_SeùÜ_11
))

	)

126 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) < 0x080FFFFF)) ||\

127 (((
ADDRESS
è>ð0x1FFF7800è&& ((ADDRESSè< 0x1FFF7A0F)))

	)

135 
	#OB_WRP_SeùÜ_0
 ((
ušt32_t
)0x00000001è

	)

136 
	#OB_WRP_SeùÜ_1
 ((
ušt32_t
)0x00000002è

	)

137 
	#OB_WRP_SeùÜ_2
 ((
ušt32_t
)0x00000004è

	)

138 
	#OB_WRP_SeùÜ_3
 ((
ušt32_t
)0x00000008è

	)

139 
	#OB_WRP_SeùÜ_4
 ((
ušt32_t
)0x00000010è

	)

140 
	#OB_WRP_SeùÜ_5
 ((
ušt32_t
)0x00000020è

	)

141 
	#OB_WRP_SeùÜ_6
 ((
ušt32_t
)0x00000040è

	)

142 
	#OB_WRP_SeùÜ_7
 ((
ušt32_t
)0x00000080è

	)

143 
	#OB_WRP_SeùÜ_8
 ((
ušt32_t
)0x00000100è

	)

144 
	#OB_WRP_SeùÜ_9
 ((
ušt32_t
)0x00000200è

	)

145 
	#OB_WRP_SeùÜ_10
 ((
ušt32_t
)0x00000400è

	)

146 
	#OB_WRP_SeùÜ_11
 ((
ušt32_t
)0x00000800è

	)

147 
	#OB_WRP_SeùÜ_AÎ
 ((
ušt32_t
)0x00000FFFè

	)

149 
	#IS_OB_WRP
(
SECTOR
)((((SECTORè& (
ušt32_t
)0xFFFFF000è=ð0x00000000è&& ((SECTORè!ð0x00000000))

	)

157 
	#OB_RDP_Lev–_0
 ((
ušt8_t
)0xAA)

	)

158 
	#OB_RDP_Lev–_1
 ((
ušt8_t
)0x55)

	)

161 
	#IS_OB_RDP
(
LEVEL
è(((LEVELè=ð
OB_RDP_Lev–_0
)||\

162 ((
LEVEL
è=ð
OB_RDP_Lev–_1
))

	)

171 
	#OB_IWDG_SW
 ((
ušt8_t
)0x20è

	)

172 
	#OB_IWDG_HW
 ((
ušt8_t
)0x00è

	)

173 
	#IS_OB_IWDG_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_IWDG_SW
è|| ((SOURCEè=ð
OB_IWDG_HW
))

	)

181 
	#OB_STOP_NoRST
 ((
ušt8_t
)0x40è

	)

182 
	#OB_STOP_RST
 ((
ušt8_t
)0x00è

	)

183 
	#IS_OB_STOP_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STOP_NoRST
è|| ((SOURCEè=ð
OB_STOP_RST
))

	)

192 
	#OB_STDBY_NoRST
 ((
ušt8_t
)0x80è

	)

193 
	#OB_STDBY_RST
 ((
ušt8_t
)0x00è

	)

194 
	#IS_OB_STDBY_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STDBY_NoRST
è|| ((SOURCEè=ð
OB_STDBY_RST
))

	)

202 
	#OB_BOR_LEVEL3
 ((
ušt8_t
)0x00è

	)

203 
	#OB_BOR_LEVEL2
 ((
ušt8_t
)0x04è

	)

204 
	#OB_BOR_LEVEL1
 ((
ušt8_t
)0x08è

	)

205 
	#OB_BOR_OFF
 ((
ušt8_t
)0x0Cè

	)

206 
	#IS_OB_BOR
(
LEVEL
è(((LEVELè=ð
OB_BOR_LEVEL1
è|| ((LEVELè=ð
OB_BOR_LEVEL2
) ||\

207 ((
LEVEL
è=ð
OB_BOR_LEVEL3
è|| ((LEVELè=ð
OB_BOR_OFF
))

	)

215 
	#FLASH_IT_EOP
 ((
ušt32_t
)0x01000000è

	)

216 
	#FLASH_IT_ERR
 ((
ušt32_t
)0x02000000è

	)

217 
	#IS_FLASH_IT
(
IT
è((((ITè& (
ušt32_t
)0xFCFFFFFFè=ð0x00000000è&& ((ITè!ð0x00000000))

	)

225 
	#FLASH_FLAG_EOP
 ((
ušt32_t
)0x00000001è

	)

226 
	#FLASH_FLAG_OPERR
 ((
ušt32_t
)0x00000002è

	)

227 
	#FLASH_FLAG_WRPERR
 ((
ušt32_t
)0x00000010è

	)

228 
	#FLASH_FLAG_PGAERR
 ((
ušt32_t
)0x00000020è

	)

229 
	#FLASH_FLAG_PGPERR
 ((
ušt32_t
)0x00000040è

	)

230 
	#FLASH_FLAG_PGSERR
 ((
ušt32_t
)0x00000080è

	)

231 
	#FLASH_FLAG_BSY
 ((
ušt32_t
)0x00010000è

	)

232 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFFFFFF0Cè=ð0x00000000è&& ((FLAGè!ð0x00000000))

	)

233 
	#IS_FLASH_GET_FLAG
(
FLAG
è(((FLAGè=ð
FLASH_FLAG_EOP
è|| ((FLAGè=ð
FLASH_FLAG_OPERR
) || \

234 ((
FLAG
è=ð
FLASH_FLAG_WRPERR
è|| ((FLAGè=ð
FLASH_FLAG_PGAERR
) || \

235 ((
FLAG
è=ð
FLASH_FLAG_PGPERR
è|| ((FLAGè=ð
FLASH_FLAG_PGSERR
) || \

236 ((
FLAG
è=ð
FLASH_FLAG_BSY
))

	)

244 
	#FLASH_PSIZE_BYTE
 ((
ušt32_t
)0x00000000)

	)

245 
	#FLASH_PSIZE_HALF_WORD
 ((
ušt32_t
)0x00000100)

	)

246 
	#FLASH_PSIZE_WORD
 ((
ušt32_t
)0x00000200)

	)

247 
	#FLASH_PSIZE_DOUBLE_WORD
 ((
ušt32_t
)0x00000300)

	)

248 
	#CR_PSIZE_MASK
 ((
ušt32_t
)0xFFFFFCFF)

	)

256 
	#RDP_KEY
 ((
ušt16_t
)0x00A5)

	)

257 
	#FLASH_KEY1
 ((
ušt32_t
)0x45670123)

	)

258 
	#FLASH_KEY2
 ((
ušt32_t
)0xCDEF89AB)

	)

259 
	#FLASH_OPT_KEY1
 ((
ušt32_t
)0x08192A3B)

	)

260 
	#FLASH_OPT_KEY2
 ((
ušt32_t
)0x4C5D6E7F)

	)

268 
	#ACR_BYTE0_ADDRESS
 ((
ušt32_t
)0x40023C00)

	)

272 
	#OPTCR_BYTE0_ADDRESS
 ((
ušt32_t
)0x40023C14)

	)

273 
	#OPTCR_BYTE1_ADDRESS
 ((
ušt32_t
)0x40023C15)

	)

274 
	#OPTCR_BYTE2_ADDRESS
 ((
ušt32_t
)0x40023C16)

	)

284 
FLASH_S‘L©’cy
(
ušt32_t
 
FLASH_L©’cy
);

285 
FLASH_P»ãtchBufãrCmd
(
FunùiÚ®S‹
 
NewS‹
);

286 
FLASH_In¡ruùiÚCacheCmd
(
FunùiÚ®S‹
 
NewS‹
);

287 
FLASH_D©aCacheCmd
(
FunùiÚ®S‹
 
NewS‹
);

288 
FLASH_In¡ruùiÚCacheRe£t
();

289 
FLASH_D©aCacheRe£t
();

292 
FLASH_UÆock
();

293 
FLASH_Lock
();

294 
FLASH_Stus
 
FLASH_E¿£SeùÜ
(
ušt32_t
 
FLASH_SeùÜ
, 
ušt8_t
 
VÞgeRªge
);

295 
FLASH_Stus
 
FLASH_E¿£AÎSeùÜs
(
ušt8_t
 
VÞgeRªge
);

296 
FLASH_Stus
 
FLASH_Prog¿mDoubËWÜd
(
ušt32_t
 
Add»ss
, 
ušt64_t
 
D©a
);

297 
FLASH_Stus
 
FLASH_Prog¿mWÜd
(
ušt32_t
 
Add»ss
, ušt32_ˆ
D©a
);

298 
FLASH_Stus
 
FLASH_Prog¿mH®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
);

299 
FLASH_Stus
 
FLASH_Prog¿mBy‹
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
);

302 
FLASH_OB_UÆock
();

303 
FLASH_OB_Lock
();

304 
FLASH_OB_WRPCÚfig
(
ušt32_t
 
OB_WRP
, 
FunùiÚ®S‹
 
NewS‹
);

305 
FLASH_OB_RDPCÚfig
(
ušt8_t
 
OB_RDP
);

306 
FLASH_OB_U£rCÚfig
(
ušt8_t
 
OB_IWDG
, ušt8_ˆ
OB_STOP
, ušt8_ˆ
OB_STDBY
);

307 
FLASH_OB_BORCÚfig
(
ušt8_t
 
OB_BOR
);

308 
FLASH_Stus
 
FLASH_OB_Launch
();

309 
ušt8_t
 
FLASH_OB_G‘U£r
();

310 
ušt16_t
 
FLASH_OB_G‘WRP
();

311 
FÏgStus
 
FLASH_OB_G‘RDP
();

312 
ušt8_t
 
FLASH_OB_G‘BOR
();

315 
FLASH_ITCÚfig
(
ušt32_t
 
FLASH_IT
, 
FunùiÚ®S‹
 
NewS‹
);

316 
FÏgStus
 
FLASH_G‘FÏgStus
(
ušt32_t
 
FLASH_FLAG
);

317 
FLASH_CË¬FÏg
(
ušt32_t
 
FLASH_FLAG
);

318 
FLASH_Stus
 
FLASH_G‘Stus
();

319 
FLASH_Stus
 
FLASH_Wa™FÜLa¡O³¿tiÚ
();

321 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST3F92~1.H

24 #iâdeà
__STM32F4xx_TIM_H


25 
	#__STM32F4xx_TIM_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f4xx.h
"

51 
ušt16_t
 
TIM_P»sÿËr
;

54 
ušt16_t
 
TIM_CouÁ”Mode
;

57 
ušt32_t
 
TIM_P”iod
;

61 
ušt16_t
 
TIM_ClockDivisiÚ
;

64 
ušt8_t
 
TIM_R•‘™iÚCouÁ”
;

72 } 
	tTIM_TimeBa£In™Ty³Def
;

80 
ušt16_t
 
TIM_OCMode
;

83 
ušt16_t
 
TIM_OuutS‹
;

86 
ušt16_t
 
TIM_OuutNS‹
;

90 
ušt32_t
 
TIM_Pul£
;

93 
ušt16_t
 
TIM_OCPÞ¬™y
;

96 
ušt16_t
 
TIM_OCNPÞ¬™y
;

100 
ušt16_t
 
TIM_OCIdËS‹
;

104 
ušt16_t
 
TIM_OCNIdËS‹
;

107 } 
	tTIM_OCIn™Ty³Def
;

116 
ušt16_t
 
TIM_ChªÃl
;

119 
ušt16_t
 
TIM_ICPÞ¬™y
;

122 
ušt16_t
 
TIM_ICS–eùiÚ
;

125 
ušt16_t
 
TIM_ICP»sÿËr
;

128 
ušt16_t
 
TIM_ICFž‹r
;

130 } 
	tTIM_ICIn™Ty³Def
;

140 
ušt16_t
 
TIM_OSSRS‹
;

143 
ušt16_t
 
TIM_OSSIS‹
;

146 
ušt16_t
 
TIM_LOCKLev–
;

149 
ušt16_t
 
TIM_D—dTime
;

153 
ušt16_t
 
TIM_B»ak
;

156 
ušt16_t
 
TIM_B»akPÞ¬™y
;

159 
ušt16_t
 
TIM_Autom©icOuut
;

161 } 
	tTIM_BDTRIn™Ty³Def
;

169 
	#IS_TIM_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

170 ((
PERIPH
è=ð
TIM2
) || \

171 ((
PERIPH
è=ð
TIM3
) || \

172 ((
PERIPH
è=ð
TIM4
) || \

173 ((
PERIPH
è=ð
TIM5
) || \

174 ((
PERIPH
è=ð
TIM6
) || \

175 ((
PERIPH
è=ð
TIM7
) || \

176 ((
PERIPH
è=ð
TIM8
) || \

177 ((
PERIPH
è=ð
TIM9
) || \

178 ((
PERIPH
è=ð
TIM10
) || \

179 ((
PERIPH
è=ð
TIM11
) || \

180 ((
PERIPH
è=ð
TIM12
) || \

181 (((
PERIPH
è=ð
TIM13
) || \

182 ((
PERIPH
è=ð
TIM14
)))

	)

184 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

185 ((
PERIPH
è=ð
TIM2
) || \

186 ((
PERIPH
è=ð
TIM3
) || \

187 ((
PERIPH
è=ð
TIM4
) || \

188 ((
PERIPH
è=ð
TIM5
) || \

189 ((
PERIPH
è=ð
TIM8
) || \

190 ((
PERIPH
è=ð
TIM9
) || \

191 ((
PERIPH
è=ð
TIM10
) || \

192 ((
PERIPH
è=ð
TIM11
) || \

193 ((
PERIPH
è=ð
TIM12
) || \

194 ((
PERIPH
è=ð
TIM13
) || \

195 ((
PERIPH
è=ð
TIM14
))

	)

198 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

199 ((
PERIPH
è=ð
TIM2
) || \

200 ((
PERIPH
è=ð
TIM3
) || \

201 ((
PERIPH
è=ð
TIM4
) || \

202 ((
PERIPH
è=ð
TIM5
) || \

203 ((
PERIPH
è=ð
TIM8
) || \

204 ((
PERIPH
è=ð
TIM9
) || \

205 ((
PERIPH
è=ð
TIM12
))

	)

207 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

208 ((
PERIPH
è=ð
TIM2
) || \

209 ((
PERIPH
è=ð
TIM3
) || \

210 ((
PERIPH
è=ð
TIM4
) || \

211 ((
PERIPH
è=ð
TIM5
) || \

212 ((
PERIPH
è=ð
TIM8
))

	)

214 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

215 ((
PERIPH
è=ð
TIM8
))

	)

217 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
) || \

218 ((
PERIPH
è=ð
TIM2
) || \

219 ((
PERIPH
è=ð
TIM3
) || \

220 ((
PERIPH
è=ð
TIM4
) || \

221 ((
PERIPH
è=ð
TIM5
) || \

222 ((
PERIPH
è=ð
TIM6
) || \

223 ((
PERIPH
è=ð
TIM7
) || \

224 ((
PERIPH
è=ð
TIM8
))

	)

226 
	#IS_TIM_LIST6_PERIPH
(
TIMx
)(((TIMxè=ð
TIM2
) || \

227 ((
TIMx
è=ð
TIM5
) || \

228 ((
TIMx
è=ð
TIM11
))

	)

234 
	#TIM_OCMode_Timšg
 ((
ušt16_t
)0x0000)

	)

235 
	#TIM_OCMode_Aùive
 ((
ušt16_t
)0x0010)

	)

236 
	#TIM_OCMode_IÇùive
 ((
ušt16_t
)0x0020)

	)

237 
	#TIM_OCMode_ToggË
 ((
ušt16_t
)0x0030)

	)

238 
	#TIM_OCMode_PWM1
 ((
ušt16_t
)0x0060)

	)

239 
	#TIM_OCMode_PWM2
 ((
ušt16_t
)0x0070)

	)

240 
	#IS_TIM_OC_MODE
(
MODE
è(((MODEè=ð
TIM_OCMode_Timšg
) || \

241 ((
MODE
è=ð
TIM_OCMode_Aùive
) || \

242 ((
MODE
è=ð
TIM_OCMode_IÇùive
) || \

243 ((
MODE
è=ð
TIM_OCMode_ToggË
)|| \

244 ((
MODE
è=ð
TIM_OCMode_PWM1
) || \

245 ((
MODE
è=ð
TIM_OCMode_PWM2
))

	)

246 
	#IS_TIM_OCM
(
MODE
è(((MODEè=ð
TIM_OCMode_Timšg
) || \

247 ((
MODE
è=ð
TIM_OCMode_Aùive
) || \

248 ((
MODE
è=ð
TIM_OCMode_IÇùive
) || \

249 ((
MODE
è=ð
TIM_OCMode_ToggË
)|| \

250 ((
MODE
è=ð
TIM_OCMode_PWM1
) || \

251 ((
MODE
è=ð
TIM_OCMode_PWM2
) || \

252 ((
MODE
è=ð
TIM_FÜûdAùiÚ_Aùive
) || \

253 ((
MODE
è=ð
TIM_FÜûdAùiÚ_InAùive
))

	)

262 
	#TIM_OPMode_SšgË
 ((
ušt16_t
)0x0008)

	)

263 
	#TIM_OPMode_R•‘™ive
 ((
ušt16_t
)0x0000)

	)

264 
	#IS_TIM_OPM_MODE
(
MODE
è(((MODEè=ð
TIM_OPMode_SšgË
) || \

265 ((
MODE
è=ð
TIM_OPMode_R•‘™ive
))

	)

274 
	#TIM_ChªÃl_1
 ((
ušt16_t
)0x0000)

	)

275 
	#TIM_ChªÃl_2
 ((
ušt16_t
)0x0004)

	)

276 
	#TIM_ChªÃl_3
 ((
ušt16_t
)0x0008)

	)

277 
	#TIM_ChªÃl_4
 ((
ušt16_t
)0x000C)

	)

279 
	#IS_TIM_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
TIM_ChªÃl_1
) || \

280 ((
CHANNEL
è=ð
TIM_ChªÃl_2
) || \

281 ((
CHANNEL
è=ð
TIM_ChªÃl_3
) || \

282 ((
CHANNEL
è=ð
TIM_ChªÃl_4
))

	)

284 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
TIM_ChªÃl_1
) || \

285 ((
CHANNEL
è=ð
TIM_ChªÃl_2
))

	)

286 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
TIM_ChªÃl_1
) || \

287 ((
CHANNEL
è=ð
TIM_ChªÃl_2
) || \

288 ((
CHANNEL
è=ð
TIM_ChªÃl_3
))

	)

297 
	#TIM_CKD_DIV1
 ((
ušt16_t
)0x0000)

	)

298 
	#TIM_CKD_DIV2
 ((
ušt16_t
)0x0100)

	)

299 
	#TIM_CKD_DIV4
 ((
ušt16_t
)0x0200)

	)

300 
	#IS_TIM_CKD_DIV
(
DIV
è(((DIVè=ð
TIM_CKD_DIV1
) || \

301 ((
DIV
è=ð
TIM_CKD_DIV2
) || \

302 ((
DIV
è=ð
TIM_CKD_DIV4
))

	)

311 
	#TIM_CouÁ”Mode_Up
 ((
ušt16_t
)0x0000)

	)

312 
	#TIM_CouÁ”Mode_Down
 ((
ušt16_t
)0x0010)

	)

313 
	#TIM_CouÁ”Mode_C’‹rAligÃd1
 ((
ušt16_t
)0x0020)

	)

314 
	#TIM_CouÁ”Mode_C’‹rAligÃd2
 ((
ušt16_t
)0x0040)

	)

315 
	#TIM_CouÁ”Mode_C’‹rAligÃd3
 ((
ušt16_t
)0x0060)

	)

316 
	#IS_TIM_COUNTER_MODE
(
MODE
è(((MODEè=ð
TIM_CouÁ”Mode_Up
) || \

317 ((
MODE
è=ð
TIM_CouÁ”Mode_Down
) || \

318 ((
MODE
è=ð
TIM_CouÁ”Mode_C’‹rAligÃd1
) || \

319 ((
MODE
è=ð
TIM_CouÁ”Mode_C’‹rAligÃd2
) || \

320 ((
MODE
è=ð
TIM_CouÁ”Mode_C’‹rAligÃd3
))

	)

329 
	#TIM_OCPÞ¬™y_High
 ((
ušt16_t
)0x0000)

	)

330 
	#TIM_OCPÞ¬™y_Low
 ((
ušt16_t
)0x0002)

	)

331 
	#IS_TIM_OC_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_OCPÞ¬™y_High
) || \

332 ((
POLARITY
è=ð
TIM_OCPÞ¬™y_Low
))

	)

341 
	#TIM_OCNPÞ¬™y_High
 ((
ušt16_t
)0x0000)

	)

342 
	#TIM_OCNPÞ¬™y_Low
 ((
ušt16_t
)0x0008)

	)

343 
	#IS_TIM_OCN_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_OCNPÞ¬™y_High
) || \

344 ((
POLARITY
è=ð
TIM_OCNPÞ¬™y_Low
))

	)

353 
	#TIM_OuutS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

354 
	#TIM_OuutS‹_EÇbË
 ((
ušt16_t
)0x0001)

	)

355 
	#IS_TIM_OUTPUT_STATE
(
STATE
è(((STATEè=ð
TIM_OuutS‹_Di§bË
) || \

356 ((
STATE
è=ð
TIM_OuutS‹_EÇbË
))

	)

365 
	#TIM_OuutNS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

366 
	#TIM_OuutNS‹_EÇbË
 ((
ušt16_t
)0x0004)

	)

367 
	#IS_TIM_OUTPUTN_STATE
(
STATE
è(((STATEè=ð
TIM_OuutNS‹_Di§bË
) || \

368 ((
STATE
è=ð
TIM_OuutNS‹_EÇbË
))

	)

377 
	#TIM_CCx_EÇbË
 ((
ušt16_t
)0x0001)

	)

378 
	#TIM_CCx_Di§bË
 ((
ušt16_t
)0x0000)

	)

379 
	#IS_TIM_CCX
(
CCX
è(((CCXè=ð
TIM_CCx_EÇbË
) || \

380 ((
CCX
è=ð
TIM_CCx_Di§bË
))

	)

389 
	#TIM_CCxN_EÇbË
 ((
ušt16_t
)0x0004)

	)

390 
	#TIM_CCxN_Di§bË
 ((
ušt16_t
)0x0000)

	)

391 
	#IS_TIM_CCXN
(
CCXN
è(((CCXNè=ð
TIM_CCxN_EÇbË
) || \

392 ((
CCXN
è=ð
TIM_CCxN_Di§bË
))

	)

401 
	#TIM_B»ak_EÇbË
 ((
ušt16_t
)0x1000)

	)

402 
	#TIM_B»ak_Di§bË
 ((
ušt16_t
)0x0000)

	)

403 
	#IS_TIM_BREAK_STATE
(
STATE
è(((STATEè=ð
TIM_B»ak_EÇbË
) || \

404 ((
STATE
è=ð
TIM_B»ak_Di§bË
))

	)

413 
	#TIM_B»akPÞ¬™y_Low
 ((
ušt16_t
)0x0000)

	)

414 
	#TIM_B»akPÞ¬™y_High
 ((
ušt16_t
)0x2000)

	)

415 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_B»akPÞ¬™y_Low
) || \

416 ((
POLARITY
è=ð
TIM_B»akPÞ¬™y_High
))

	)

425 
	#TIM_Autom©icOuut_EÇbË
 ((
ušt16_t
)0x4000)

	)

426 
	#TIM_Autom©icOuut_Di§bË
 ((
ušt16_t
)0x0000)

	)

427 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
è(((STATEè=ð
TIM_Autom©icOuut_EÇbË
) || \

428 ((
STATE
è=ð
TIM_Autom©icOuut_Di§bË
))

	)

437 
	#TIM_LOCKLev–_OFF
 ((
ušt16_t
)0x0000)

	)

438 
	#TIM_LOCKLev–_1
 ((
ušt16_t
)0x0100)

	)

439 
	#TIM_LOCKLev–_2
 ((
ušt16_t
)0x0200)

	)

440 
	#TIM_LOCKLev–_3
 ((
ušt16_t
)0x0300)

	)

441 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
è(((LEVELè=ð
TIM_LOCKLev–_OFF
) || \

442 ((
LEVEL
è=ð
TIM_LOCKLev–_1
) || \

443 ((
LEVEL
è=ð
TIM_LOCKLev–_2
) || \

444 ((
LEVEL
è=ð
TIM_LOCKLev–_3
))

	)

453 
	#TIM_OSSIS‹_EÇbË
 ((
ušt16_t
)0x0400)

	)

454 
	#TIM_OSSIS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

455 
	#IS_TIM_OSSI_STATE
(
STATE
è(((STATEè=ð
TIM_OSSIS‹_EÇbË
) || \

456 ((
STATE
è=ð
TIM_OSSIS‹_Di§bË
))

	)

465 
	#TIM_OSSRS‹_EÇbË
 ((
ušt16_t
)0x0800)

	)

466 
	#TIM_OSSRS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

467 
	#IS_TIM_OSSR_STATE
(
STATE
è(((STATEè=ð
TIM_OSSRS‹_EÇbË
) || \

468 ((
STATE
è=ð
TIM_OSSRS‹_Di§bË
))

	)

477 
	#TIM_OCIdËS‹_S‘
 ((
ušt16_t
)0x0100)

	)

478 
	#TIM_OCIdËS‹_Re£t
 ((
ušt16_t
)0x0000)

	)

479 
	#IS_TIM_OCIDLE_STATE
(
STATE
è(((STATEè=ð
TIM_OCIdËS‹_S‘
) || \

480 ((
STATE
è=ð
TIM_OCIdËS‹_Re£t
))

	)

489 
	#TIM_OCNIdËS‹_S‘
 ((
ušt16_t
)0x0200)

	)

490 
	#TIM_OCNIdËS‹_Re£t
 ((
ušt16_t
)0x0000)

	)

491 
	#IS_TIM_OCNIDLE_STATE
(
STATE
è(((STATEè=ð
TIM_OCNIdËS‹_S‘
) || \

492 ((
STATE
è=ð
TIM_OCNIdËS‹_Re£t
))

	)

501 
	#TIM_ICPÞ¬™y_Risšg
 ((
ušt16_t
)0x0000)

	)

502 
	#TIM_ICPÞ¬™y_F®lšg
 ((
ušt16_t
)0x0002)

	)

503 
	#TIM_ICPÞ¬™y_BÙhEdge
 ((
ušt16_t
)0x000A)

	)

504 
	#IS_TIM_IC_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_ICPÞ¬™y_Risšg
) || \

505 ((
POLARITY
è=ð
TIM_ICPÞ¬™y_F®lšg
)|| \

506 ((
POLARITY
è=ð
TIM_ICPÞ¬™y_BÙhEdge
))

	)

515 
	#TIM_ICS–eùiÚ_DœeùTI
 ((
ušt16_t
)0x0001è

	)

517 
	#TIM_ICS–eùiÚ_IndœeùTI
 ((
ušt16_t
)0x0002è

	)

519 
	#TIM_ICS–eùiÚ_TRC
 ((
ušt16_t
)0x0003è

	)

520 
	#IS_TIM_IC_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_ICS–eùiÚ_DœeùTI
) || \

521 ((
SELECTION
è=ð
TIM_ICS–eùiÚ_IndœeùTI
) || \

522 ((
SELECTION
è=ð
TIM_ICS–eùiÚ_TRC
))

	)

531 
	#TIM_ICPSC_DIV1
 ((
ušt16_t
)0x0000è

	)

532 
	#TIM_ICPSC_DIV2
 ((
ušt16_t
)0x0004è

	)

533 
	#TIM_ICPSC_DIV4
 ((
ušt16_t
)0x0008è

	)

534 
	#TIM_ICPSC_DIV8
 ((
ušt16_t
)0x000Cè

	)

535 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_ICPSC_DIV1
) || \

536 ((
PRESCALER
è=ð
TIM_ICPSC_DIV2
) || \

537 ((
PRESCALER
è=ð
TIM_ICPSC_DIV4
) || \

538 ((
PRESCALER
è=ð
TIM_ICPSC_DIV8
))

	)

547 
	#TIM_IT_Upd©e
 ((
ušt16_t
)0x0001)

	)

548 
	#TIM_IT_CC1
 ((
ušt16_t
)0x0002)

	)

549 
	#TIM_IT_CC2
 ((
ušt16_t
)0x0004)

	)

550 
	#TIM_IT_CC3
 ((
ušt16_t
)0x0008)

	)

551 
	#TIM_IT_CC4
 ((
ušt16_t
)0x0010)

	)

552 
	#TIM_IT_COM
 ((
ušt16_t
)0x0020)

	)

553 
	#TIM_IT_Trigg”
 ((
ušt16_t
)0x0040)

	)

554 
	#TIM_IT_B»ak
 ((
ušt16_t
)0x0080)

	)

555 
	#IS_TIM_IT
(
IT
è((((ITè& (
ušt16_t
)0xFF00è=ð0x0000è&& ((ITè!ð0x0000))

	)

557 
	#IS_TIM_GET_IT
(
IT
è(((ITè=ð
TIM_IT_Upd©e
) || \

558 ((
IT
è=ð
TIM_IT_CC1
) || \

559 ((
IT
è=ð
TIM_IT_CC2
) || \

560 ((
IT
è=ð
TIM_IT_CC3
) || \

561 ((
IT
è=ð
TIM_IT_CC4
) || \

562 ((
IT
è=ð
TIM_IT_COM
) || \

563 ((
IT
è=ð
TIM_IT_Trigg”
) || \

564 ((
IT
è=ð
TIM_IT_B»ak
))

	)

573 
	#TIM_DMABa£_CR1
 ((
ušt16_t
)0x0000)

	)

574 
	#TIM_DMABa£_CR2
 ((
ušt16_t
)0x0001)

	)

575 
	#TIM_DMABa£_SMCR
 ((
ušt16_t
)0x0002)

	)

576 
	#TIM_DMABa£_DIER
 ((
ušt16_t
)0x0003)

	)

577 
	#TIM_DMABa£_SR
 ((
ušt16_t
)0x0004)

	)

578 
	#TIM_DMABa£_EGR
 ((
ušt16_t
)0x0005)

	)

579 
	#TIM_DMABa£_CCMR1
 ((
ušt16_t
)0x0006)

	)

580 
	#TIM_DMABa£_CCMR2
 ((
ušt16_t
)0x0007)

	)

581 
	#TIM_DMABa£_CCER
 ((
ušt16_t
)0x0008)

	)

582 
	#TIM_DMABa£_CNT
 ((
ušt16_t
)0x0009)

	)

583 
	#TIM_DMABa£_PSC
 ((
ušt16_t
)0x000A)

	)

584 
	#TIM_DMABa£_ARR
 ((
ušt16_t
)0x000B)

	)

585 
	#TIM_DMABa£_RCR
 ((
ušt16_t
)0x000C)

	)

586 
	#TIM_DMABa£_CCR1
 ((
ušt16_t
)0x000D)

	)

587 
	#TIM_DMABa£_CCR2
 ((
ušt16_t
)0x000E)

	)

588 
	#TIM_DMABa£_CCR3
 ((
ušt16_t
)0x000F)

	)

589 
	#TIM_DMABa£_CCR4
 ((
ušt16_t
)0x0010)

	)

590 
	#TIM_DMABa£_BDTR
 ((
ušt16_t
)0x0011)

	)

591 
	#TIM_DMABa£_DCR
 ((
ušt16_t
)0x0012)

	)

592 
	#TIM_DMABa£_OR
 ((
ušt16_t
)0x0013)

	)

593 
	#IS_TIM_DMA_BASE
(
BASE
è(((BASEè=ð
TIM_DMABa£_CR1
) || \

594 ((
BASE
è=ð
TIM_DMABa£_CR2
) || \

595 ((
BASE
è=ð
TIM_DMABa£_SMCR
) || \

596 ((
BASE
è=ð
TIM_DMABa£_DIER
) || \

597 ((
BASE
è=ð
TIM_DMABa£_SR
) || \

598 ((
BASE
è=ð
TIM_DMABa£_EGR
) || \

599 ((
BASE
è=ð
TIM_DMABa£_CCMR1
) || \

600 ((
BASE
è=ð
TIM_DMABa£_CCMR2
) || \

601 ((
BASE
è=ð
TIM_DMABa£_CCER
) || \

602 ((
BASE
è=ð
TIM_DMABa£_CNT
) || \

603 ((
BASE
è=ð
TIM_DMABa£_PSC
) || \

604 ((
BASE
è=ð
TIM_DMABa£_ARR
) || \

605 ((
BASE
è=ð
TIM_DMABa£_RCR
) || \

606 ((
BASE
è=ð
TIM_DMABa£_CCR1
) || \

607 ((
BASE
è=ð
TIM_DMABa£_CCR2
) || \

608 ((
BASE
è=ð
TIM_DMABa£_CCR3
) || \

609 ((
BASE
è=ð
TIM_DMABa£_CCR4
) || \

610 ((
BASE
è=ð
TIM_DMABa£_BDTR
) || \

611 ((
BASE
è=ð
TIM_DMABa£_DCR
) || \

612 ((
BASE
è=ð
TIM_DMABa£_OR
))

	)

621 
	#TIM_DMABur¡L’gth_1T¿nsãr
 ((
ušt16_t
)0x0000)

	)

622 
	#TIM_DMABur¡L’gth_2T¿nsãrs
 ((
ušt16_t
)0x0100)

	)

623 
	#TIM_DMABur¡L’gth_3T¿nsãrs
 ((
ušt16_t
)0x0200)

	)

624 
	#TIM_DMABur¡L’gth_4T¿nsãrs
 ((
ušt16_t
)0x0300)

	)

625 
	#TIM_DMABur¡L’gth_5T¿nsãrs
 ((
ušt16_t
)0x0400)

	)

626 
	#TIM_DMABur¡L’gth_6T¿nsãrs
 ((
ušt16_t
)0x0500)

	)

627 
	#TIM_DMABur¡L’gth_7T¿nsãrs
 ((
ušt16_t
)0x0600)

	)

628 
	#TIM_DMABur¡L’gth_8T¿nsãrs
 ((
ušt16_t
)0x0700)

	)

629 
	#TIM_DMABur¡L’gth_9T¿nsãrs
 ((
ušt16_t
)0x0800)

	)

630 
	#TIM_DMABur¡L’gth_10T¿nsãrs
 ((
ušt16_t
)0x0900)

	)

631 
	#TIM_DMABur¡L’gth_11T¿nsãrs
 ((
ušt16_t
)0x0A00)

	)

632 
	#TIM_DMABur¡L’gth_12T¿nsãrs
 ((
ušt16_t
)0x0B00)

	)

633 
	#TIM_DMABur¡L’gth_13T¿nsãrs
 ((
ušt16_t
)0x0C00)

	)

634 
	#TIM_DMABur¡L’gth_14T¿nsãrs
 ((
ušt16_t
)0x0D00)

	)

635 
	#TIM_DMABur¡L’gth_15T¿nsãrs
 ((
ušt16_t
)0x0E00)

	)

636 
	#TIM_DMABur¡L’gth_16T¿nsãrs
 ((
ušt16_t
)0x0F00)

	)

637 
	#TIM_DMABur¡L’gth_17T¿nsãrs
 ((
ušt16_t
)0x1000)

	)

638 
	#TIM_DMABur¡L’gth_18T¿nsãrs
 ((
ušt16_t
)0x1100)

	)

639 
	#IS_TIM_DMA_LENGTH
(
LENGTH
è(((LENGTHè=ð
TIM_DMABur¡L’gth_1T¿nsãr
) || \

640 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_2T¿nsãrs
) || \

641 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_3T¿nsãrs
) || \

642 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_4T¿nsãrs
) || \

643 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_5T¿nsãrs
) || \

644 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_6T¿nsãrs
) || \

645 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_7T¿nsãrs
) || \

646 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_8T¿nsãrs
) || \

647 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_9T¿nsãrs
) || \

648 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_10T¿nsãrs
) || \

649 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_11T¿nsãrs
) || \

650 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_12T¿nsãrs
) || \

651 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_13T¿nsãrs
) || \

652 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_14T¿nsãrs
) || \

653 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_15T¿nsãrs
) || \

654 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_16T¿nsãrs
) || \

655 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_17T¿nsãrs
) || \

656 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_18T¿nsãrs
))

	)

665 
	#TIM_DMA_Upd©e
 ((
ušt16_t
)0x0100)

	)

666 
	#TIM_DMA_CC1
 ((
ušt16_t
)0x0200)

	)

667 
	#TIM_DMA_CC2
 ((
ušt16_t
)0x0400)

	)

668 
	#TIM_DMA_CC3
 ((
ušt16_t
)0x0800)

	)

669 
	#TIM_DMA_CC4
 ((
ušt16_t
)0x1000)

	)

670 
	#TIM_DMA_COM
 ((
ušt16_t
)0x2000)

	)

671 
	#TIM_DMA_Trigg”
 ((
ušt16_t
)0x4000)

	)

672 
	#IS_TIM_DMA_SOURCE
(
SOURCE
è((((SOURCEè& (
ušt16_t
)0x80FFè=ð0x0000è&& ((SOURCEè!ð0x0000))

	)

682 
	#TIM_ExtTRGPSC_OFF
 ((
ušt16_t
)0x0000)

	)

683 
	#TIM_ExtTRGPSC_DIV2
 ((
ušt16_t
)0x1000)

	)

684 
	#TIM_ExtTRGPSC_DIV4
 ((
ušt16_t
)0x2000)

	)

685 
	#TIM_ExtTRGPSC_DIV8
 ((
ušt16_t
)0x3000)

	)

686 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_ExtTRGPSC_OFF
) || \

687 ((
PRESCALER
è=ð
TIM_ExtTRGPSC_DIV2
) || \

688 ((
PRESCALER
è=ð
TIM_ExtTRGPSC_DIV4
) || \

689 ((
PRESCALER
è=ð
TIM_ExtTRGPSC_DIV8
))

	)

698 
	#TIM_TS_ITR0
 ((
ušt16_t
)0x0000)

	)

699 
	#TIM_TS_ITR1
 ((
ušt16_t
)0x0010)

	)

700 
	#TIM_TS_ITR2
 ((
ušt16_t
)0x0020)

	)

701 
	#TIM_TS_ITR3
 ((
ušt16_t
)0x0030)

	)

702 
	#TIM_TS_TI1F_ED
 ((
ušt16_t
)0x0040)

	)

703 
	#TIM_TS_TI1FP1
 ((
ušt16_t
)0x0050)

	)

704 
	#TIM_TS_TI2FP2
 ((
ušt16_t
)0x0060)

	)

705 
	#TIM_TS_ETRF
 ((
ušt16_t
)0x0070)

	)

706 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_TS_ITR0
) || \

707 ((
SELECTION
è=ð
TIM_TS_ITR1
) || \

708 ((
SELECTION
è=ð
TIM_TS_ITR2
) || \

709 ((
SELECTION
è=ð
TIM_TS_ITR3
) || \

710 ((
SELECTION
è=ð
TIM_TS_TI1F_ED
) || \

711 ((
SELECTION
è=ð
TIM_TS_TI1FP1
) || \

712 ((
SELECTION
è=ð
TIM_TS_TI2FP2
) || \

713 ((
SELECTION
è=ð
TIM_TS_ETRF
))

	)

714 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_TS_ITR0
) || \

715 ((
SELECTION
è=ð
TIM_TS_ITR1
) || \

716 ((
SELECTION
è=ð
TIM_TS_ITR2
) || \

717 ((
SELECTION
è=ð
TIM_TS_ITR3
))

	)

726 
	#TIM_TIxEx‹º®CLK1Sourû_TI1
 ((
ušt16_t
)0x0050)

	)

727 
	#TIM_TIxEx‹º®CLK1Sourû_TI2
 ((
ušt16_t
)0x0060)

	)

728 
	#TIM_TIxEx‹º®CLK1Sourû_TI1ED
 ((
ušt16_t
)0x0040)

	)

737 
	#TIM_ExtTRGPÞ¬™y_Inv”‹d
 ((
ušt16_t
)0x8000)

	)

738 
	#TIM_ExtTRGPÞ¬™y_NÚInv”‹d
 ((
ušt16_t
)0x0000)

	)

739 
	#IS_TIM_EXT_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_ExtTRGPÞ¬™y_Inv”‹d
) || \

740 ((
POLARITY
è=ð
TIM_ExtTRGPÞ¬™y_NÚInv”‹d
))

	)

749 
	#TIM_PSCR–ßdMode_Upd©e
 ((
ušt16_t
)0x0000)

	)

750 
	#TIM_PSCR–ßdMode_ImmedŸ‹
 ((
ušt16_t
)0x0001)

	)

751 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
è(((RELOADè=ð
TIM_PSCR–ßdMode_Upd©e
) || \

752 ((
RELOAD
è=ð
TIM_PSCR–ßdMode_ImmedŸ‹
))

	)

761 
	#TIM_FÜûdAùiÚ_Aùive
 ((
ušt16_t
)0x0050)

	)

762 
	#TIM_FÜûdAùiÚ_InAùive
 ((
ušt16_t
)0x0040)

	)

763 
	#IS_TIM_FORCED_ACTION
(
ACTION
è(((ACTIONè=ð
TIM_FÜûdAùiÚ_Aùive
) || \

764 ((
ACTION
è=ð
TIM_FÜûdAùiÚ_InAùive
))

	)

773 
	#TIM_Encod”Mode_TI1
 ((
ušt16_t
)0x0001)

	)

774 
	#TIM_Encod”Mode_TI2
 ((
ušt16_t
)0x0002)

	)

775 
	#TIM_Encod”Mode_TI12
 ((
ušt16_t
)0x0003)

	)

776 
	#IS_TIM_ENCODER_MODE
(
MODE
è(((MODEè=ð
TIM_Encod”Mode_TI1
) || \

777 ((
MODE
è=ð
TIM_Encod”Mode_TI2
) || \

778 ((
MODE
è=ð
TIM_Encod”Mode_TI12
))

	)

788 
	#TIM_Ev’tSourû_Upd©e
 ((
ušt16_t
)0x0001)

	)

789 
	#TIM_Ev’tSourû_CC1
 ((
ušt16_t
)0x0002)

	)

790 
	#TIM_Ev’tSourû_CC2
 ((
ušt16_t
)0x0004)

	)

791 
	#TIM_Ev’tSourû_CC3
 ((
ušt16_t
)0x0008)

	)

792 
	#TIM_Ev’tSourû_CC4
 ((
ušt16_t
)0x0010)

	)

793 
	#TIM_Ev’tSourû_COM
 ((
ušt16_t
)0x0020)

	)

794 
	#TIM_Ev’tSourû_Trigg”
 ((
ušt16_t
)0x0040)

	)

795 
	#TIM_Ev’tSourû_B»ak
 ((
ušt16_t
)0x0080)

	)

796 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
è((((SOURCEè& (
ušt16_t
)0xFF00è=ð0x0000è&& ((SOURCEè!ð0x0000))

	)

806 
	#TIM_Upd©eSourû_Glob®
 ((
ušt16_t
)0x0000è

	)

809 
	#TIM_Upd©eSourû_ReguÏr
 ((
ušt16_t
)0x0001è

	)

810 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_Upd©eSourû_Glob®
) || \

811 ((
SOURCE
è=ð
TIM_Upd©eSourû_ReguÏr
))

	)

820 
	#TIM_OCP»lßd_EÇbË
 ((
ušt16_t
)0x0008)

	)

821 
	#TIM_OCP»lßd_Di§bË
 ((
ušt16_t
)0x0000)

	)

822 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
è(((STATEè=ð
TIM_OCP»lßd_EÇbË
) || \

823 ((
STATE
è=ð
TIM_OCP»lßd_Di§bË
))

	)

832 
	#TIM_OCFa¡_EÇbË
 ((
ušt16_t
)0x0004)

	)

833 
	#TIM_OCFa¡_Di§bË
 ((
ušt16_t
)0x0000)

	)

834 
	#IS_TIM_OCFAST_STATE
(
STATE
è(((STATEè=ð
TIM_OCFa¡_EÇbË
) || \

835 ((
STATE
è=ð
TIM_OCFa¡_Di§bË
))

	)

845 
	#TIM_OCCË¬_EÇbË
 ((
ušt16_t
)0x0080)

	)

846 
	#TIM_OCCË¬_Di§bË
 ((
ušt16_t
)0x0000)

	)

847 
	#IS_TIM_OCCLEAR_STATE
(
STATE
è(((STATEè=ð
TIM_OCCË¬_EÇbË
) || \

848 ((
STATE
è=ð
TIM_OCCË¬_Di§bË
))

	)

857 
	#TIM_TRGOSourû_Re£t
 ((
ušt16_t
)0x0000)

	)

858 
	#TIM_TRGOSourû_EÇbË
 ((
ušt16_t
)0x0010)

	)

859 
	#TIM_TRGOSourû_Upd©e
 ((
ušt16_t
)0x0020)

	)

860 
	#TIM_TRGOSourû_OC1
 ((
ušt16_t
)0x0030)

	)

861 
	#TIM_TRGOSourû_OC1Ref
 ((
ušt16_t
)0x0040)

	)

862 
	#TIM_TRGOSourû_OC2Ref
 ((
ušt16_t
)0x0050)

	)

863 
	#TIM_TRGOSourû_OC3Ref
 ((
ušt16_t
)0x0060)

	)

864 
	#TIM_TRGOSourû_OC4Ref
 ((
ušt16_t
)0x0070)

	)

865 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_TRGOSourû_Re£t
) || \

866 ((
SOURCE
è=ð
TIM_TRGOSourû_EÇbË
) || \

867 ((
SOURCE
è=ð
TIM_TRGOSourû_Upd©e
) || \

868 ((
SOURCE
è=ð
TIM_TRGOSourû_OC1
) || \

869 ((
SOURCE
è=ð
TIM_TRGOSourû_OC1Ref
) || \

870 ((
SOURCE
è=ð
TIM_TRGOSourû_OC2Ref
) || \

871 ((
SOURCE
è=ð
TIM_TRGOSourû_OC3Ref
) || \

872 ((
SOURCE
è=ð
TIM_TRGOSourû_OC4Ref
))

	)

881 
	#TIM_SÏveMode_Re£t
 ((
ušt16_t
)0x0004)

	)

882 
	#TIM_SÏveMode_G©ed
 ((
ušt16_t
)0x0005)

	)

883 
	#TIM_SÏveMode_Trigg”
 ((
ušt16_t
)0x0006)

	)

884 
	#TIM_SÏveMode_Ex‹º®1
 ((
ušt16_t
)0x0007)

	)

885 
	#IS_TIM_SLAVE_MODE
(
MODE
è(((MODEè=ð
TIM_SÏveMode_Re£t
) || \

886 ((
MODE
è=ð
TIM_SÏveMode_G©ed
) || \

887 ((
MODE
è=ð
TIM_SÏveMode_Trigg”
) || \

888 ((
MODE
è=ð
TIM_SÏveMode_Ex‹º®1
))

	)

897 
	#TIM_Ma¡”SÏveMode_EÇbË
 ((
ušt16_t
)0x0080)

	)

898 
	#TIM_Ma¡”SÏveMode_Di§bË
 ((
ušt16_t
)0x0000)

	)

899 
	#IS_TIM_MSM_STATE
(
STATE
è(((STATEè=ð
TIM_Ma¡”SÏveMode_EÇbË
) || \

900 ((
STATE
è=ð
TIM_Ma¡”SÏveMode_Di§bË
))

	)

908 
	#TIM2_TIM8_TRGO
 ((
ušt16_t
)0x0000)

	)

909 
	#TIM2_ETH_PTP
 ((
ušt16_t
)0x0400)

	)

910 
	#TIM2_USBFS_SOF
 ((
ušt16_t
)0x0800)

	)

911 
	#TIM2_USBHS_SOF
 ((
ušt16_t
)0x0C00)

	)

913 
	#TIM5_GPIO
 ((
ušt16_t
)0x0000)

	)

914 
	#TIM5_LSI
 ((
ušt16_t
)0x0040)

	)

915 
	#TIM5_LSE
 ((
ušt16_t
)0x0080)

	)

916 
	#TIM5_RTC
 ((
ušt16_t
)0x00C0)

	)

918 
	#TIM11_GPIO
 ((
ušt16_t
)0x0000)

	)

919 
	#TIM11_HSE
 ((
ušt16_t
)0x0002)

	)

921 
	#IS_TIM_REMAP
(
TIM_REMAP
è(((TIM_REMAPè=ð
TIM2_TIM8_TRGO
)||\

922 ((
TIM_REMAP
è=ð
TIM2_ETH_PTP
)||\

923 ((
TIM_REMAP
è=ð
TIM2_USBFS_SOF
)||\

924 ((
TIM_REMAP
è=ð
TIM2_USBHS_SOF
)||\

925 ((
TIM_REMAP
è=ð
TIM5_GPIO
)||\

926 ((
TIM_REMAP
è=ð
TIM5_LSI
)||\

927 ((
TIM_REMAP
è=ð
TIM5_LSE
)||\

928 ((
TIM_REMAP
è=ð
TIM5_RTC
)||\

929 ((
TIM_REMAP
è=ð
TIM11_GPIO
)||\

930 ((
TIM_REMAP
è=ð
TIM11_HSE
))

	)

939 
	#TIM_FLAG_Upd©e
 ((
ušt16_t
)0x0001)

	)

940 
	#TIM_FLAG_CC1
 ((
ušt16_t
)0x0002)

	)

941 
	#TIM_FLAG_CC2
 ((
ušt16_t
)0x0004)

	)

942 
	#TIM_FLAG_CC3
 ((
ušt16_t
)0x0008)

	)

943 
	#TIM_FLAG_CC4
 ((
ušt16_t
)0x0010)

	)

944 
	#TIM_FLAG_COM
 ((
ušt16_t
)0x0020)

	)

945 
	#TIM_FLAG_Trigg”
 ((
ušt16_t
)0x0040)

	)

946 
	#TIM_FLAG_B»ak
 ((
ušt16_t
)0x0080)

	)

947 
	#TIM_FLAG_CC1OF
 ((
ušt16_t
)0x0200)

	)

948 
	#TIM_FLAG_CC2OF
 ((
ušt16_t
)0x0400)

	)

949 
	#TIM_FLAG_CC3OF
 ((
ušt16_t
)0x0800)

	)

950 
	#TIM_FLAG_CC4OF
 ((
ušt16_t
)0x1000)

	)

951 
	#IS_TIM_GET_FLAG
(
FLAG
è(((FLAGè=ð
TIM_FLAG_Upd©e
) || \

952 ((
FLAG
è=ð
TIM_FLAG_CC1
) || \

953 ((
FLAG
è=ð
TIM_FLAG_CC2
) || \

954 ((
FLAG
è=ð
TIM_FLAG_CC3
) || \

955 ((
FLAG
è=ð
TIM_FLAG_CC4
) || \

956 ((
FLAG
è=ð
TIM_FLAG_COM
) || \

957 ((
FLAG
è=ð
TIM_FLAG_Trigg”
) || \

958 ((
FLAG
è=ð
TIM_FLAG_B»ak
) || \

959 ((
FLAG
è=ð
TIM_FLAG_CC1OF
) || \

960 ((
FLAG
è=ð
TIM_FLAG_CC2OF
) || \

961 ((
FLAG
è=ð
TIM_FLAG_CC3OF
) || \

962 ((
FLAG
è=ð
TIM_FLAG_CC4OF
))

	)

972 
	#IS_TIM_IC_FILTER
(
ICFILTER
è((ICFILTERè<ð0xF)

	)

981 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
è((EXTFILTERè<ð0xF)

	)

990 
	#TIM_DMABur¡L’gth_1By‹
 
TIM_DMABur¡L’gth_1T¿nsãr


	)

991 
	#TIM_DMABur¡L’gth_2By‹s
 
TIM_DMABur¡L’gth_2T¿nsãrs


	)

992 
	#TIM_DMABur¡L’gth_3By‹s
 
TIM_DMABur¡L’gth_3T¿nsãrs


	)

993 
	#TIM_DMABur¡L’gth_4By‹s
 
TIM_DMABur¡L’gth_4T¿nsãrs


	)

994 
	#TIM_DMABur¡L’gth_5By‹s
 
TIM_DMABur¡L’gth_5T¿nsãrs


	)

995 
	#TIM_DMABur¡L’gth_6By‹s
 
TIM_DMABur¡L’gth_6T¿nsãrs


	)

996 
	#TIM_DMABur¡L’gth_7By‹s
 
TIM_DMABur¡L’gth_7T¿nsãrs


	)

997 
	#TIM_DMABur¡L’gth_8By‹s
 
TIM_DMABur¡L’gth_8T¿nsãrs


	)

998 
	#TIM_DMABur¡L’gth_9By‹s
 
TIM_DMABur¡L’gth_9T¿nsãrs


	)

999 
	#TIM_DMABur¡L’gth_10By‹s
 
TIM_DMABur¡L’gth_10T¿nsãrs


	)

1000 
	#TIM_DMABur¡L’gth_11By‹s
 
TIM_DMABur¡L’gth_11T¿nsãrs


	)

1001 
	#TIM_DMABur¡L’gth_12By‹s
 
TIM_DMABur¡L’gth_12T¿nsãrs


	)

1002 
	#TIM_DMABur¡L’gth_13By‹s
 
TIM_DMABur¡L’gth_13T¿nsãrs


	)

1003 
	#TIM_DMABur¡L’gth_14By‹s
 
TIM_DMABur¡L’gth_14T¿nsãrs


	)

1004 
	#TIM_DMABur¡L’gth_15By‹s
 
TIM_DMABur¡L’gth_15T¿nsãrs


	)

1005 
	#TIM_DMABur¡L’gth_16By‹s
 
TIM_DMABur¡L’gth_16T¿nsãrs


	)

1006 
	#TIM_DMABur¡L’gth_17By‹s
 
TIM_DMABur¡L’gth_17T¿nsãrs


	)

1007 
	#TIM_DMABur¡L’gth_18By‹s
 
TIM_DMABur¡L’gth_18T¿nsãrs


	)

1020 
TIM_DeIn™
(
TIM_Ty³Def
* 
TIMx
);

1021 
TIM_TimeBa£In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
);

1022 
TIM_TimeBa£SŒuùIn™
(
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
);

1023 
TIM_P»sÿËrCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
P»sÿËr
, ušt16_ˆ
TIM_PSCR–ßdMode
);

1024 
TIM_CouÁ”ModeCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CouÁ”Mode
);

1025 
TIM_S‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
CouÁ”
);

1026 
TIM_S‘AutÜ–ßd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
AutÜ–ßd
);

1027 
ušt32_t
 
TIM_G‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
);

1028 
ušt16_t
 
TIM_G‘P»sÿËr
(
TIM_Ty³Def
* 
TIMx
);

1029 
TIM_Upd©eDi§bËCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1030 
TIM_Upd©eReque¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Upd©eSourû
);

1031 
TIM_ARRP»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1032 
TIM_S–eùOÃPul£Mode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OPMode
);

1033 
TIM_S‘ClockDivisiÚ
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CKD
);

1034 
TIM_Cmd
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1037 
TIM_OC1In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1038 
TIM_OC2In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1039 
TIM_OC3In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1040 
TIM_OC4In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1041 
TIM_OCSŒuùIn™
(
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1042 
TIM_S–eùOCxM
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_OCMode
);

1043 
TIM_S‘Com·»1
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»1
);

1044 
TIM_S‘Com·»2
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»2
);

1045 
TIM_S‘Com·»3
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»3
);

1046 
TIM_S‘Com·»4
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»4
);

1047 
TIM_FÜûdOC1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1048 
TIM_FÜûdOC2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1049 
TIM_FÜûdOC3CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1050 
TIM_FÜûdOC4CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1051 
TIM_OC1P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1052 
TIM_OC2P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1053 
TIM_OC3P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1054 
TIM_OC4P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1055 
TIM_OC1Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1056 
TIM_OC2Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1057 
TIM_OC3Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1058 
TIM_OC4Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1059 
TIM_CË¬OC1Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1060 
TIM_CË¬OC2Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1061 
TIM_CË¬OC3Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1062 
TIM_CË¬OC4Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1063 
TIM_OC1PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
);

1064 
TIM_OC1NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
);

1065 
TIM_OC2PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
);

1066 
TIM_OC2NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
);

1067 
TIM_OC3PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
);

1068 
TIM_OC3NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
);

1069 
TIM_OC4PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
);

1070 
TIM_CCxCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCx
);

1071 
TIM_CCxNCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCxN
);

1074 
TIM_ICIn™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1075 
TIM_ICSŒuùIn™
(
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1076 
TIM_PWMICÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1077 
ušt32_t
 
TIM_G‘C­tu»1
(
TIM_Ty³Def
* 
TIMx
);

1078 
ušt32_t
 
TIM_G‘C­tu»2
(
TIM_Ty³Def
* 
TIMx
);

1079 
ušt32_t
 
TIM_G‘C­tu»3
(
TIM_Ty³Def
* 
TIMx
);

1080 
ušt32_t
 
TIM_G‘C­tu»4
(
TIM_Ty³Def
* 
TIMx
);

1081 
TIM_S‘IC1P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1082 
TIM_S‘IC2P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1083 
TIM_S‘IC3P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1084 
TIM_S‘IC4P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1087 
TIM_BDTRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_BDTRIn™Ty³Def
 *
TIM_BDTRIn™SŒuù
);

1088 
TIM_BDTRSŒuùIn™
(
TIM_BDTRIn™Ty³Def
* 
TIM_BDTRIn™SŒuù
);

1089 
TIM_CŒlPWMOuuts
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1090 
TIM_S–eùCOM
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1091 
TIM_CCP»lßdCÚŒÞ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1094 
TIM_ITCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
, 
FunùiÚ®S‹
 
NewS‹
);

1095 
TIM_G’”©eEv’t
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ev’tSourû
);

1096 
FÏgStus
 
TIM_G‘FÏgStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
);

1097 
TIM_CË¬FÏg
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
);

1098 
ITStus
 
TIM_G‘ITStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
);

1099 
TIM_CË¬ITP’dšgB™
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
);

1100 
TIM_DMACÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMABa£
, ušt16_ˆ
TIM_DMABur¡L’gth
);

1101 
TIM_DMACmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMASourû
, 
FunùiÚ®S‹
 
NewS‹
);

1102 
TIM_S–eùCCDMA
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1105 
TIM_IÁ”ÇlClockCÚfig
(
TIM_Ty³Def
* 
TIMx
);

1106 
TIM_ITRxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
);

1107 
TIM_TIxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TIxEx‹º®CLKSourû
,

1108 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
ICFž‹r
);

1109 
TIM_ETRClockMode1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
, ušt16_ˆ
TIM_ExtTRGPÞ¬™y
,

1110 
ušt16_t
 
ExtTRGFž‹r
);

1111 
TIM_ETRClockMode2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
,

1112 
ušt16_t
 
TIM_ExtTRGPÞ¬™y
, ušt16_ˆ
ExtTRGFž‹r
);

1115 
TIM_S–eùIÅutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
);

1116 
TIM_S–eùOuutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TRGOSourû
);

1117 
TIM_S–eùSÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_SÏveMode
);

1118 
TIM_S–eùMa¡”SÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ma¡”SÏveMode
);

1119 
TIM_ETRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
, ušt16_ˆ
TIM_ExtTRGPÞ¬™y
,

1120 
ušt16_t
 
ExtTRGFž‹r
);

1123 
TIM_Encod”IÁ”çûCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Encod”Mode
,

1124 
ušt16_t
 
TIM_IC1PÞ¬™y
, ušt16_ˆ
TIM_IC2PÞ¬™y
);

1125 
TIM_S–eùH®lS’sÜ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1128 
TIM_Rem­CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Rem­
);

1130 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST47C3~1.H

24 #iâdeà
__STM32F4xx_DAC_H


25 
	#__STM32F4xx_DAC_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f4xx.h
"

50 
ušt32_t
 
DAC_Trigg”
;

53 
ušt32_t
 
DAC_WaveG’”©iÚ
;

57 
ušt32_t
 
DAC_LFSRUnmask_TrŸngËAm¶™ude
;

61 
ušt32_t
 
DAC_OuutBufãr
;

63 } 
	tDAC_In™Ty³Def
;

75 
	#DAC_Trigg”_NÚe
 ((
ušt32_t
)0x00000000è

	)

77 
	#DAC_Trigg”_T2_TRGO
 ((
ušt32_t
)0x00000024è

	)

78 
	#DAC_Trigg”_T4_TRGO
 ((
ušt32_t
)0x0000002Cè

	)

79 
	#DAC_Trigg”_T5_TRGO
 ((
ušt32_t
)0x0000001Cè

	)

80 
	#DAC_Trigg”_T6_TRGO
 ((
ušt32_t
)0x00000004è

	)

81 
	#DAC_Trigg”_T7_TRGO
 ((
ušt32_t
)0x00000014è

	)

82 
	#DAC_Trigg”_T8_TRGO
 ((
ušt32_t
)0x0000000Cè

	)

84 
	#DAC_Trigg”_Ext_IT9
 ((
ušt32_t
)0x00000034è

	)

85 
	#DAC_Trigg”_Soáw¬e
 ((
ušt32_t
)0x0000003Cè

	)

87 
	#IS_DAC_TRIGGER
(
TRIGGER
è(((TRIGGERè=ð
DAC_Trigg”_NÚe
) || \

88 ((
TRIGGER
è=ð
DAC_Trigg”_T6_TRGO
) || \

89 ((
TRIGGER
è=ð
DAC_Trigg”_T8_TRGO
) || \

90 ((
TRIGGER
è=ð
DAC_Trigg”_T7_TRGO
) || \

91 ((
TRIGGER
è=ð
DAC_Trigg”_T5_TRGO
) || \

92 ((
TRIGGER
è=ð
DAC_Trigg”_T2_TRGO
) || \

93 ((
TRIGGER
è=ð
DAC_Trigg”_T4_TRGO
) || \

94 ((
TRIGGER
è=ð
DAC_Trigg”_Ext_IT9
) || \

95 ((
TRIGGER
è=ð
DAC_Trigg”_Soáw¬e
))

	)

105 
	#DAC_WaveG’”©iÚ_NÚe
 ((
ušt32_t
)0x00000000)

	)

106 
	#DAC_WaveG’”©iÚ_Noi£
 ((
ušt32_t
)0x00000040)

	)

107 
	#DAC_WaveG’”©iÚ_TrŸngË
 ((
ušt32_t
)0x00000080)

	)

108 
	#IS_DAC_GENERATE_WAVE
(
WAVE
è(((WAVEè=ð
DAC_WaveG’”©iÚ_NÚe
) || \

109 ((
WAVE
è=ð
DAC_WaveG’”©iÚ_Noi£
) || \

110 ((
WAVE
è=ð
DAC_WaveG’”©iÚ_TrŸngË
))

	)

119 
	#DAC_LFSRUnmask_B™0
 ((
ušt32_t
)0x00000000è

	)

120 
	#DAC_LFSRUnmask_B™s1_0
 ((
ušt32_t
)0x00000100è

	)

121 
	#DAC_LFSRUnmask_B™s2_0
 ((
ušt32_t
)0x00000200è

	)

122 
	#DAC_LFSRUnmask_B™s3_0
 ((
ušt32_t
)0x00000300è

	)

123 
	#DAC_LFSRUnmask_B™s4_0
 ((
ušt32_t
)0x00000400è

	)

124 
	#DAC_LFSRUnmask_B™s5_0
 ((
ušt32_t
)0x00000500è

	)

125 
	#DAC_LFSRUnmask_B™s6_0
 ((
ušt32_t
)0x00000600è

	)

126 
	#DAC_LFSRUnmask_B™s7_0
 ((
ušt32_t
)0x00000700è

	)

127 
	#DAC_LFSRUnmask_B™s8_0
 ((
ušt32_t
)0x00000800è

	)

128 
	#DAC_LFSRUnmask_B™s9_0
 ((
ušt32_t
)0x00000900è

	)

129 
	#DAC_LFSRUnmask_B™s10_0
 ((
ušt32_t
)0x00000A00è

	)

130 
	#DAC_LFSRUnmask_B™s11_0
 ((
ušt32_t
)0x00000B00è

	)

131 
	#DAC_TrŸngËAm¶™ude_1
 ((
ušt32_t
)0x00000000è

	)

132 
	#DAC_TrŸngËAm¶™ude_3
 ((
ušt32_t
)0x00000100è

	)

133 
	#DAC_TrŸngËAm¶™ude_7
 ((
ušt32_t
)0x00000200è

	)

134 
	#DAC_TrŸngËAm¶™ude_15
 ((
ušt32_t
)0x00000300è

	)

135 
	#DAC_TrŸngËAm¶™ude_31
 ((
ušt32_t
)0x00000400è

	)

136 
	#DAC_TrŸngËAm¶™ude_63
 ((
ušt32_t
)0x00000500è

	)

137 
	#DAC_TrŸngËAm¶™ude_127
 ((
ušt32_t
)0x00000600è

	)

138 
	#DAC_TrŸngËAm¶™ude_255
 ((
ušt32_t
)0x00000700è

	)

139 
	#DAC_TrŸngËAm¶™ude_511
 ((
ušt32_t
)0x00000800è

	)

140 
	#DAC_TrŸngËAm¶™ude_1023
 ((
ušt32_t
)0x00000900è

	)

141 
	#DAC_TrŸngËAm¶™ude_2047
 ((
ušt32_t
)0x00000A00è

	)

142 
	#DAC_TrŸngËAm¶™ude_4095
 ((
ušt32_t
)0x00000B00è

	)

144 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
è(((VALUEè=ð
DAC_LFSRUnmask_B™0
) || \

145 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s1_0
) || \

146 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s2_0
) || \

147 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s3_0
) || \

148 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s4_0
) || \

149 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s5_0
) || \

150 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s6_0
) || \

151 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s7_0
) || \

152 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s8_0
) || \

153 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s9_0
) || \

154 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s10_0
) || \

155 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s11_0
) || \

156 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_1
) || \

157 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_3
) || \

158 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_7
) || \

159 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_15
) || \

160 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_31
) || \

161 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_63
) || \

162 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_127
) || \

163 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_255
) || \

164 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_511
) || \

165 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_1023
) || \

166 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_2047
) || \

167 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_4095
))

	)

176 
	#DAC_OuutBufãr_EÇbË
 ((
ušt32_t
)0x00000000)

	)

177 
	#DAC_OuutBufãr_Di§bË
 ((
ušt32_t
)0x00000002)

	)

178 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
è(((STATEè=ð
DAC_OuutBufãr_EÇbË
) || \

179 ((
STATE
è=ð
DAC_OuutBufãr_Di§bË
))

	)

188 
	#DAC_ChªÃl_1
 ((
ušt32_t
)0x00000000)

	)

189 
	#DAC_ChªÃl_2
 ((
ušt32_t
)0x00000010)

	)

190 
	#IS_DAC_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
DAC_ChªÃl_1
) || \

191 ((
CHANNEL
è=ð
DAC_ChªÃl_2
))

	)

200 
	#DAC_Align_12b_R
 ((
ušt32_t
)0x00000000)

	)

201 
	#DAC_Align_12b_L
 ((
ušt32_t
)0x00000004)

	)

202 
	#DAC_Align_8b_R
 ((
ušt32_t
)0x00000008)

	)

203 
	#IS_DAC_ALIGN
(
ALIGN
è(((ALIGNè=ð
DAC_Align_12b_R
) || \

204 ((
ALIGN
è=ð
DAC_Align_12b_L
) || \

205 ((
ALIGN
è=ð
DAC_Align_8b_R
))

	)

214 
	#DAC_Wave_Noi£
 ((
ušt32_t
)0x00000040)

	)

215 
	#DAC_Wave_TrŸngË
 ((
ušt32_t
)0x00000080)

	)

216 
	#IS_DAC_WAVE
(
WAVE
è(((WAVEè=ð
DAC_Wave_Noi£
) || \

217 ((
WAVE
è=ð
DAC_Wave_TrŸngË
))

	)

226 
	#IS_DAC_DATA
(
DATA
è((DATAè<ð0xFFF0)

	)

234 
	#DAC_IT_DMAUDR
 ((
ušt32_t
)0x00002000)

	)

235 
	#IS_DAC_IT
(
IT
è(((ITè=ð
DAC_IT_DMAUDR
))

	)

245 
	#DAC_FLAG_DMAUDR
 ((
ušt32_t
)0x00002000)

	)

246 
	#IS_DAC_FLAG
(
FLAG
è(((FLAGè=ð
DAC_FLAG_DMAUDR
))

	)

260 
DAC_DeIn™
();

263 
DAC_In™
(
ušt32_t
 
DAC_ChªÃl
, 
DAC_In™Ty³Def
* 
DAC_In™SŒuù
);

264 
DAC_SŒuùIn™
(
DAC_In™Ty³Def
* 
DAC_In™SŒuù
);

265 
DAC_Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

266 
DAC_Soáw¬eTrigg”Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

267 
DAC_Du®Soáw¬eTrigg”Cmd
(
FunùiÚ®S‹
 
NewS‹
);

268 
DAC_WaveG’”©iÚCmd
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_Wave
, 
FunùiÚ®S‹
 
NewS‹
);

269 
DAC_S‘ChªÃl1D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
);

270 
DAC_S‘ChªÃl2D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
);

271 
DAC_S‘Du®ChªÃlD©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a2
, ušt16_ˆ
D©a1
);

272 
ušt16_t
 
DAC_G‘D©aOuutV®ue
(
ušt32_t
 
DAC_ChªÃl
);

275 
DAC_DMACmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

278 
DAC_ITCÚfig
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

279 
FÏgStus
 
DAC_G‘FÏgStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
);

280 
DAC_CË¬FÏg
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
);

281 
ITStus
 
DAC_G‘ITStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
);

282 
DAC_CË¬ITP’dšgB™
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
);

284 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST58C8~1.H

24 #iâdeà
__STM32F4xx_SYSCFG_H


25 
	#__STM32F4xx_SYSCFG_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f4xx.h
"

52 
	#EXTI_PÜtSourûGPIOA
 ((
ušt8_t
)0x00)

	)

53 
	#EXTI_PÜtSourûGPIOB
 ((
ušt8_t
)0x01)

	)

54 
	#EXTI_PÜtSourûGPIOC
 ((
ušt8_t
)0x02)

	)

55 
	#EXTI_PÜtSourûGPIOD
 ((
ušt8_t
)0x03)

	)

56 
	#EXTI_PÜtSourûGPIOE
 ((
ušt8_t
)0x04)

	)

57 
	#EXTI_PÜtSourûGPIOF
 ((
ušt8_t
)0x05)

	)

58 
	#EXTI_PÜtSourûGPIOG
 ((
ušt8_t
)0x06)

	)

59 
	#EXTI_PÜtSourûGPIOH
 ((
ušt8_t
)0x07)

	)

60 
	#EXTI_PÜtSourûGPIOI
 ((
ušt8_t
)0x08)

	)

62 
	#IS_EXTI_PORT_SOURCE
(
PORTSOURCE
è(((PORTSOURCEè=ð
EXTI_PÜtSourûGPIOA
) || \

63 ((
PORTSOURCE
è=ð
EXTI_PÜtSourûGPIOB
) || \

64 ((
PORTSOURCE
è=ð
EXTI_PÜtSourûGPIOC
) || \

65 ((
PORTSOURCE
è=ð
EXTI_PÜtSourûGPIOD
) || \

66 ((
PORTSOURCE
è=ð
EXTI_PÜtSourûGPIOE
) || \

67 ((
PORTSOURCE
è=ð
EXTI_PÜtSourûGPIOF
) || \

68 ((
PORTSOURCE
è=ð
EXTI_PÜtSourûGPIOG
) || \

69 ((
PORTSOURCE
è=ð
EXTI_PÜtSourûGPIOH
) || \

70 ((
PORTSOURCE
è=ð
EXTI_PÜtSourûGPIOI
))

	)

79 
	#EXTI_PšSourû0
 ((
ušt8_t
)0x00)

	)

80 
	#EXTI_PšSourû1
 ((
ušt8_t
)0x01)

	)

81 
	#EXTI_PšSourû2
 ((
ušt8_t
)0x02)

	)

82 
	#EXTI_PšSourû3
 ((
ušt8_t
)0x03)

	)

83 
	#EXTI_PšSourû4
 ((
ušt8_t
)0x04)

	)

84 
	#EXTI_PšSourû5
 ((
ušt8_t
)0x05)

	)

85 
	#EXTI_PšSourû6
 ((
ušt8_t
)0x06)

	)

86 
	#EXTI_PšSourû7
 ((
ušt8_t
)0x07)

	)

87 
	#EXTI_PšSourû8
 ((
ušt8_t
)0x08)

	)

88 
	#EXTI_PšSourû9
 ((
ušt8_t
)0x09)

	)

89 
	#EXTI_PšSourû10
 ((
ušt8_t
)0x0A)

	)

90 
	#EXTI_PšSourû11
 ((
ušt8_t
)0x0B)

	)

91 
	#EXTI_PšSourû12
 ((
ušt8_t
)0x0C)

	)

92 
	#EXTI_PšSourû13
 ((
ušt8_t
)0x0D)

	)

93 
	#EXTI_PšSourû14
 ((
ušt8_t
)0x0E)

	)

94 
	#EXTI_PšSourû15
 ((
ušt8_t
)0x0F)

	)

95 
	#IS_EXTI_PIN_SOURCE
(
PINSOURCE
è(((PINSOURCEè=ð
EXTI_PšSourû0
) || \

96 ((
PINSOURCE
è=ð
EXTI_PšSourû1
) || \

97 ((
PINSOURCE
è=ð
EXTI_PšSourû2
) || \

98 ((
PINSOURCE
è=ð
EXTI_PšSourû3
) || \

99 ((
PINSOURCE
è=ð
EXTI_PšSourû4
) || \

100 ((
PINSOURCE
è=ð
EXTI_PšSourû5
) || \

101 ((
PINSOURCE
è=ð
EXTI_PšSourû6
) || \

102 ((
PINSOURCE
è=ð
EXTI_PšSourû7
) || \

103 ((
PINSOURCE
è=ð
EXTI_PšSourû8
) || \

104 ((
PINSOURCE
è=ð
EXTI_PšSourû9
) || \

105 ((
PINSOURCE
è=ð
EXTI_PšSourû10
) || \

106 ((
PINSOURCE
è=ð
EXTI_PšSourû11
) || \

107 ((
PINSOURCE
è=ð
EXTI_PšSourû12
) || \

108 ((
PINSOURCE
è=ð
EXTI_PšSourû13
) || \

109 ((
PINSOURCE
è=ð
EXTI_PšSourû14
) || \

110 ((
PINSOURCE
è=ð
EXTI_PšSourû15
))

	)

119 
	#SYSCFG_MemÜyRem­_FÏsh
 ((
ušt8_t
)0x00)

	)

120 
	#SYSCFG_MemÜyRem­_Sy¡emFÏsh
 ((
ušt8_t
)0x01)

	)

121 
	#SYSCFG_MemÜyRem­_FSMC
 ((
ušt8_t
)0x02)

	)

122 
	#SYSCFG_MemÜyRem­_SRAM
 ((
ušt8_t
)0x03)

	)

124 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
è(((REMAPè=ð
SYSCFG_MemÜyRem­_FÏsh
) || \

125 ((
REMAP
è=ð
SYSCFG_MemÜyRem­_Sy¡emFÏsh
) || \

126 ((
REMAP
è=ð
SYSCFG_MemÜyRem­_SRAM
) || \

127 ((
REMAP
è=ð
SYSCFG_MemÜyRem­_FSMC
))

	)

136 
	#SYSCFG_ETH_MedŸIÁ”çû_MII
 ((
ušt32_t
)0x00000000)

	)

137 
	#SYSCFG_ETH_MedŸIÁ”çû_RMII
 ((
ušt32_t
)0x00000001)

	)

139 
	#IS_SYSCFG_ETH_MEDIA_INTERFACE
(
INTERFACE
è(((INTERFACEè=ð
SYSCFG_ETH_MedŸIÁ”çû_MII
) || \

140 ((
INTERFACE
è=ð
SYSCFG_ETH_MedŸIÁ”çû_RMII
))

	)

152 
SYSCFG_DeIn™
();

153 
SYSCFG_MemÜyRem­CÚfig
(
ušt8_t
 
SYSCFG_MemÜyRem­
);

154 
SYSCFG_EXTILšeCÚfig
(
ušt8_t
 
EXTI_PÜtSourûGPIOx
, ušt8_ˆ
EXTI_PšSourûx
);

155 
SYSCFG_ETH_MedŸIÁ”çûCÚfig
(
ušt32_t
 
SYSCFG_ETH_MedŸIÁ”çû
);

156 
SYSCFG_Com³n§tiÚC–lCmd
(
FunùiÚ®S‹
 
NewS‹
);

157 
FÏgStus
 
SYSCFG_G‘Com³n§tiÚC–lStus
();

159 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST65D2~1.H

24 #iâdeà
__STM32F4xx_SDIO_H


25 
	#__STM32F4xx_SDIO_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f4xx.h
"

46 
ušt32_t
 
SDIO_ClockEdge
;

49 
ušt32_t
 
SDIO_ClockBy·ss
;

53 
ušt32_t
 
SDIO_ClockPow”Save
;

57 
ušt32_t
 
SDIO_BusWide
;

60 
ušt32_t
 
SDIO_H¬dw¬eFlowCÚŒÞ
;

63 
ušt8_t
 
SDIO_ClockDiv
;

66 } 
	tSDIO_In™Ty³Def
;

70 
ušt32_t
 
SDIO_Argum’t
;

75 
ušt32_t
 
SDIO_CmdIndex
;

77 
ušt32_t
 
SDIO_Re¥Ú£
;

80 
ušt32_t
 
SDIO_Wa™
;

83 
ušt32_t
 
SDIO_CPSM
;

86 } 
	tSDIO_CmdIn™Ty³Def
;

90 
ušt32_t
 
SDIO_D©aTimeOut
;

92 
ušt32_t
 
SDIO_D©aL’gth
;

94 
ušt32_t
 
SDIO_D©aBlockSize
;

97 
ušt32_t
 
SDIO_T¿nsãrDœ
;

101 
ušt32_t
 
SDIO_T¿nsãrMode
;

104 
ušt32_t
 
SDIO_DPSM
;

107 } 
	tSDIO_D©aIn™Ty³Def
;

120 
	#SDIO_ClockEdge_Risšg
 ((
ušt32_t
)0x00000000)

	)

121 
	#SDIO_ClockEdge_F®lšg
 ((
ušt32_t
)0x00002000)

	)

122 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
è(((EDGEè=ð
SDIO_ClockEdge_Risšg
) || \

123 ((
EDGE
è=ð
SDIO_ClockEdge_F®lšg
))

	)

132 
	#SDIO_ClockBy·ss_Di§bË
 ((
ušt32_t
)0x00000000)

	)

133 
	#SDIO_ClockBy·ss_EÇbË
 ((
ušt32_t
)0x00000400)

	)

134 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
è(((BYPASSè=ð
SDIO_ClockBy·ss_Di§bË
) || \

135 ((
BYPASS
è=ð
SDIO_ClockBy·ss_EÇbË
))

	)

144 
	#SDIO_ClockPow”Save_Di§bË
 ((
ušt32_t
)0x00000000)

	)

145 
	#SDIO_ClockPow”Save_EÇbË
 ((
ušt32_t
)0x00000200)

	)

146 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
è(((SAVEè=ð
SDIO_ClockPow”Save_Di§bË
) || \

147 ((
SAVE
è=ð
SDIO_ClockPow”Save_EÇbË
))

	)

156 
	#SDIO_BusWide_1b
 ((
ušt32_t
)0x00000000)

	)

157 
	#SDIO_BusWide_4b
 ((
ušt32_t
)0x00000800)

	)

158 
	#SDIO_BusWide_8b
 ((
ušt32_t
)0x00001000)

	)

159 
	#IS_SDIO_BUS_WIDE
(
WIDE
è(((WIDEè=ð
SDIO_BusWide_1b
è|| ((WIDEè=ð
SDIO_BusWide_4b
) || \

160 ((
WIDE
è=ð
SDIO_BusWide_8b
))

	)

170 
	#SDIO_H¬dw¬eFlowCÚŒÞ_Di§bË
 ((
ušt32_t
)0x00000000)

	)

171 
	#SDIO_H¬dw¬eFlowCÚŒÞ_EÇbË
 ((
ušt32_t
)0x00004000)

	)

172 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
è(((CONTROLè=ð
SDIO_H¬dw¬eFlowCÚŒÞ_Di§bË
) || \

173 ((
CONTROL
è=ð
SDIO_H¬dw¬eFlowCÚŒÞ_EÇbË
))

	)

182 
	#SDIO_Pow”S‹_OFF
 ((
ušt32_t
)0x00000000)

	)

183 
	#SDIO_Pow”S‹_ON
 ((
ušt32_t
)0x00000003)

	)

184 
	#IS_SDIO_POWER_STATE
(
STATE
è(((STATEè=ð
SDIO_Pow”S‹_OFF
è|| ((STATEè=ð
SDIO_Pow”S‹_ON
))

	)

194 
	#SDIO_IT_CCRCFAIL
 ((
ušt32_t
)0x00000001)

	)

195 
	#SDIO_IT_DCRCFAIL
 ((
ušt32_t
)0x00000002)

	)

196 
	#SDIO_IT_CTIMEOUT
 ((
ušt32_t
)0x00000004)

	)

197 
	#SDIO_IT_DTIMEOUT
 ((
ušt32_t
)0x00000008)

	)

198 
	#SDIO_IT_TXUNDERR
 ((
ušt32_t
)0x00000010)

	)

199 
	#SDIO_IT_RXOVERR
 ((
ušt32_t
)0x00000020)

	)

200 
	#SDIO_IT_CMDREND
 ((
ušt32_t
)0x00000040)

	)

201 
	#SDIO_IT_CMDSENT
 ((
ušt32_t
)0x00000080)

	)

202 
	#SDIO_IT_DATAEND
 ((
ušt32_t
)0x00000100)

	)

203 
	#SDIO_IT_STBITERR
 ((
ušt32_t
)0x00000200)

	)

204 
	#SDIO_IT_DBCKEND
 ((
ušt32_t
)0x00000400)

	)

205 
	#SDIO_IT_CMDACT
 ((
ušt32_t
)0x00000800)

	)

206 
	#SDIO_IT_TXACT
 ((
ušt32_t
)0x00001000)

	)

207 
	#SDIO_IT_RXACT
 ((
ušt32_t
)0x00002000)

	)

208 
	#SDIO_IT_TXFIFOHE
 ((
ušt32_t
)0x00004000)

	)

209 
	#SDIO_IT_RXFIFOHF
 ((
ušt32_t
)0x00008000)

	)

210 
	#SDIO_IT_TXFIFOF
 ((
ušt32_t
)0x00010000)

	)

211 
	#SDIO_IT_RXFIFOF
 ((
ušt32_t
)0x00020000)

	)

212 
	#SDIO_IT_TXFIFOE
 ((
ušt32_t
)0x00040000)

	)

213 
	#SDIO_IT_RXFIFOE
 ((
ušt32_t
)0x00080000)

	)

214 
	#SDIO_IT_TXDAVL
 ((
ušt32_t
)0x00100000)

	)

215 
	#SDIO_IT_RXDAVL
 ((
ušt32_t
)0x00200000)

	)

216 
	#SDIO_IT_SDIOIT
 ((
ušt32_t
)0x00400000)

	)

217 
	#SDIO_IT_CEATAEND
 ((
ušt32_t
)0x00800000)

	)

218 
	#IS_SDIO_IT
(
IT
è((((ITè& (
ušt32_t
)0xFF000000è=ð0x00è&& ((ITè!ð(ušt32_t)0x00))

	)

227 
	#IS_SDIO_CMD_INDEX
(
INDEX
è((INDEXè< 0x40)

	)

236 
	#SDIO_Re¥Ú£_No
 ((
ušt32_t
)0x00000000)

	)

237 
	#SDIO_Re¥Ú£_ShÜt
 ((
ušt32_t
)0x00000040)

	)

238 
	#SDIO_Re¥Ú£_LÚg
 ((
ušt32_t
)0x000000C0)

	)

239 
	#IS_SDIO_RESPONSE
(
RESPONSE
è(((RESPONSEè=ð
SDIO_Re¥Ú£_No
) || \

240 ((
RESPONSE
è=ð
SDIO_Re¥Ú£_ShÜt
) || \

241 ((
RESPONSE
è=ð
SDIO_Re¥Ú£_LÚg
))

	)

250 
	#SDIO_Wa™_No
 ((
ušt32_t
)0x00000000è

	)

251 
	#SDIO_Wa™_IT
 ((
ušt32_t
)0x00000100è

	)

252 
	#SDIO_Wa™_P’d
 ((
ušt32_t
)0x00000200è

	)

253 
	#IS_SDIO_WAIT
(
WAIT
è(((WAITè=ð
SDIO_Wa™_No
è|| ((WAITè=ð
SDIO_Wa™_IT
) || \

254 ((
WAIT
è=ð
SDIO_Wa™_P’d
))

	)

263 
	#SDIO_CPSM_Di§bË
 ((
ušt32_t
)0x00000000)

	)

264 
	#SDIO_CPSM_EÇbË
 ((
ušt32_t
)0x00000400)

	)

265 
	#IS_SDIO_CPSM
(
CPSM
è(((CPSMè=ð
SDIO_CPSM_EÇbË
è|| ((CPSMè=ð
SDIO_CPSM_Di§bË
))

	)

274 
	#SDIO_RESP1
 ((
ušt32_t
)0x00000000)

	)

275 
	#SDIO_RESP2
 ((
ušt32_t
)0x00000004)

	)

276 
	#SDIO_RESP3
 ((
ušt32_t
)0x00000008)

	)

277 
	#SDIO_RESP4
 ((
ušt32_t
)0x0000000C)

	)

278 
	#IS_SDIO_RESP
(
RESP
è(((RESPè=ð
SDIO_RESP1
è|| ((RESPè=ð
SDIO_RESP2
) || \

279 ((
RESP
è=ð
SDIO_RESP3
è|| ((RESPè=ð
SDIO_RESP4
))

	)

288 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
è((LENGTHè<ð0x01FFFFFF)

	)

297 
	#SDIO_D©aBlockSize_1b
 ((
ušt32_t
)0x00000000)

	)

298 
	#SDIO_D©aBlockSize_2b
 ((
ušt32_t
)0x00000010)

	)

299 
	#SDIO_D©aBlockSize_4b
 ((
ušt32_t
)0x00000020)

	)

300 
	#SDIO_D©aBlockSize_8b
 ((
ušt32_t
)0x00000030)

	)

301 
	#SDIO_D©aBlockSize_16b
 ((
ušt32_t
)0x00000040)

	)

302 
	#SDIO_D©aBlockSize_32b
 ((
ušt32_t
)0x00000050)

	)

303 
	#SDIO_D©aBlockSize_64b
 ((
ušt32_t
)0x00000060)

	)

304 
	#SDIO_D©aBlockSize_128b
 ((
ušt32_t
)0x00000070)

	)

305 
	#SDIO_D©aBlockSize_256b
 ((
ušt32_t
)0x00000080)

	)

306 
	#SDIO_D©aBlockSize_512b
 ((
ušt32_t
)0x00000090)

	)

307 
	#SDIO_D©aBlockSize_1024b
 ((
ušt32_t
)0x000000A0)

	)

308 
	#SDIO_D©aBlockSize_2048b
 ((
ušt32_t
)0x000000B0)

	)

309 
	#SDIO_D©aBlockSize_4096b
 ((
ušt32_t
)0x000000C0)

	)

310 
	#SDIO_D©aBlockSize_8192b
 ((
ušt32_t
)0x000000D0)

	)

311 
	#SDIO_D©aBlockSize_16384b
 ((
ušt32_t
)0x000000E0)

	)

312 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
è(((SIZEè=ð
SDIO_D©aBlockSize_1b
) || \

313 ((
SIZE
è=ð
SDIO_D©aBlockSize_2b
) || \

314 ((
SIZE
è=ð
SDIO_D©aBlockSize_4b
) || \

315 ((
SIZE
è=ð
SDIO_D©aBlockSize_8b
) || \

316 ((
SIZE
è=ð
SDIO_D©aBlockSize_16b
) || \

317 ((
SIZE
è=ð
SDIO_D©aBlockSize_32b
) || \

318 ((
SIZE
è=ð
SDIO_D©aBlockSize_64b
) || \

319 ((
SIZE
è=ð
SDIO_D©aBlockSize_128b
) || \

320 ((
SIZE
è=ð
SDIO_D©aBlockSize_256b
) || \

321 ((
SIZE
è=ð
SDIO_D©aBlockSize_512b
) || \

322 ((
SIZE
è=ð
SDIO_D©aBlockSize_1024b
) || \

323 ((
SIZE
è=ð
SDIO_D©aBlockSize_2048b
) || \

324 ((
SIZE
è=ð
SDIO_D©aBlockSize_4096b
) || \

325 ((
SIZE
è=ð
SDIO_D©aBlockSize_8192b
) || \

326 ((
SIZE
è=ð
SDIO_D©aBlockSize_16384b
))

	)

335 
	#SDIO_T¿nsãrDœ_ToC¬d
 ((
ušt32_t
)0x00000000)

	)

336 
	#SDIO_T¿nsãrDœ_ToSDIO
 ((
ušt32_t
)0x00000002)

	)

337 
	#IS_SDIO_TRANSFER_DIR
(
DIR
è(((DIRè=ð
SDIO_T¿nsãrDœ_ToC¬d
) || \

338 ((
DIR
è=ð
SDIO_T¿nsãrDœ_ToSDIO
))

	)

347 
	#SDIO_T¿nsãrMode_Block
 ((
ušt32_t
)0x00000000)

	)

348 
	#SDIO_T¿nsãrMode_SŒ—m
 ((
ušt32_t
)0x00000004)

	)

349 
	#IS_SDIO_TRANSFER_MODE
(
MODE
è(((MODEè=ð
SDIO_T¿nsãrMode_SŒ—m
) || \

350 ((
MODE
è=ð
SDIO_T¿nsãrMode_Block
))

	)

359 
	#SDIO_DPSM_Di§bË
 ((
ušt32_t
)0x00000000)

	)

360 
	#SDIO_DPSM_EÇbË
 ((
ušt32_t
)0x00000001)

	)

361 
	#IS_SDIO_DPSM
(
DPSM
è(((DPSMè=ð
SDIO_DPSM_EÇbË
è|| ((DPSMè=ð
SDIO_DPSM_Di§bË
))

	)

370 
	#SDIO_FLAG_CCRCFAIL
 ((
ušt32_t
)0x00000001)

	)

371 
	#SDIO_FLAG_DCRCFAIL
 ((
ušt32_t
)0x00000002)

	)

372 
	#SDIO_FLAG_CTIMEOUT
 ((
ušt32_t
)0x00000004)

	)

373 
	#SDIO_FLAG_DTIMEOUT
 ((
ušt32_t
)0x00000008)

	)

374 
	#SDIO_FLAG_TXUNDERR
 ((
ušt32_t
)0x00000010)

	)

375 
	#SDIO_FLAG_RXOVERR
 ((
ušt32_t
)0x00000020)

	)

376 
	#SDIO_FLAG_CMDREND
 ((
ušt32_t
)0x00000040)

	)

377 
	#SDIO_FLAG_CMDSENT
 ((
ušt32_t
)0x00000080)

	)

378 
	#SDIO_FLAG_DATAEND
 ((
ušt32_t
)0x00000100)

	)

379 
	#SDIO_FLAG_STBITERR
 ((
ušt32_t
)0x00000200)

	)

380 
	#SDIO_FLAG_DBCKEND
 ((
ušt32_t
)0x00000400)

	)

381 
	#SDIO_FLAG_CMDACT
 ((
ušt32_t
)0x00000800)

	)

382 
	#SDIO_FLAG_TXACT
 ((
ušt32_t
)0x00001000)

	)

383 
	#SDIO_FLAG_RXACT
 ((
ušt32_t
)0x00002000)

	)

384 
	#SDIO_FLAG_TXFIFOHE
 ((
ušt32_t
)0x00004000)

	)

385 
	#SDIO_FLAG_RXFIFOHF
 ((
ušt32_t
)0x00008000)

	)

386 
	#SDIO_FLAG_TXFIFOF
 ((
ušt32_t
)0x00010000)

	)

387 
	#SDIO_FLAG_RXFIFOF
 ((
ušt32_t
)0x00020000)

	)

388 
	#SDIO_FLAG_TXFIFOE
 ((
ušt32_t
)0x00040000)

	)

389 
	#SDIO_FLAG_RXFIFOE
 ((
ušt32_t
)0x00080000)

	)

390 
	#SDIO_FLAG_TXDAVL
 ((
ušt32_t
)0x00100000)

	)

391 
	#SDIO_FLAG_RXDAVL
 ((
ušt32_t
)0x00200000)

	)

392 
	#SDIO_FLAG_SDIOIT
 ((
ušt32_t
)0x00400000)

	)

393 
	#SDIO_FLAG_CEATAEND
 ((
ušt32_t
)0x00800000)

	)

394 
	#IS_SDIO_FLAG
(
FLAG
è(((FLAGè=ð
SDIO_FLAG_CCRCFAIL
) || \

395 ((
FLAG
è=ð
SDIO_FLAG_DCRCFAIL
) || \

396 ((
FLAG
è=ð
SDIO_FLAG_CTIMEOUT
) || \

397 ((
FLAG
è=ð
SDIO_FLAG_DTIMEOUT
) || \

398 ((
FLAG
è=ð
SDIO_FLAG_TXUNDERR
) || \

399 ((
FLAG
è=ð
SDIO_FLAG_RXOVERR
) || \

400 ((
FLAG
è=ð
SDIO_FLAG_CMDREND
) || \

401 ((
FLAG
è=ð
SDIO_FLAG_CMDSENT
) || \

402 ((
FLAG
è=ð
SDIO_FLAG_DATAEND
) || \

403 ((
FLAG
è=ð
SDIO_FLAG_STBITERR
) || \

404 ((
FLAG
è=ð
SDIO_FLAG_DBCKEND
) || \

405 ((
FLAG
è=ð
SDIO_FLAG_CMDACT
) || \

406 ((
FLAG
è=ð
SDIO_FLAG_TXACT
) || \

407 ((
FLAG
è=ð
SDIO_FLAG_RXACT
) || \

408 ((
FLAG
è=ð
SDIO_FLAG_TXFIFOHE
) || \

409 ((
FLAG
è=ð
SDIO_FLAG_RXFIFOHF
) || \

410 ((
FLAG
è=ð
SDIO_FLAG_TXFIFOF
) || \

411 ((
FLAG
è=ð
SDIO_FLAG_RXFIFOF
) || \

412 ((
FLAG
è=ð
SDIO_FLAG_TXFIFOE
) || \

413 ((
FLAG
è=ð
SDIO_FLAG_RXFIFOE
) || \

414 ((
FLAG
è=ð
SDIO_FLAG_TXDAVL
) || \

415 ((
FLAG
è=ð
SDIO_FLAG_RXDAVL
) || \

416 ((
FLAG
è=ð
SDIO_FLAG_SDIOIT
) || \

417 ((
FLAG
è=ð
SDIO_FLAG_CEATAEND
))

	)

419 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFF3FF800è=ð0x00è&& ((FLAGè!ð(ušt32_t)0x00))

	)

421 
	#IS_SDIO_GET_IT
(
IT
è(((ITè=ð
SDIO_IT_CCRCFAIL
) || \

422 ((
IT
è=ð
SDIO_IT_DCRCFAIL
) || \

423 ((
IT
è=ð
SDIO_IT_CTIMEOUT
) || \

424 ((
IT
è=ð
SDIO_IT_DTIMEOUT
) || \

425 ((
IT
è=ð
SDIO_IT_TXUNDERR
) || \

426 ((
IT
è=ð
SDIO_IT_RXOVERR
) || \

427 ((
IT
è=ð
SDIO_IT_CMDREND
) || \

428 ((
IT
è=ð
SDIO_IT_CMDSENT
) || \

429 ((
IT
è=ð
SDIO_IT_DATAEND
) || \

430 ((
IT
è=ð
SDIO_IT_STBITERR
) || \

431 ((
IT
è=ð
SDIO_IT_DBCKEND
) || \

432 ((
IT
è=ð
SDIO_IT_CMDACT
) || \

433 ((
IT
è=ð
SDIO_IT_TXACT
) || \

434 ((
IT
è=ð
SDIO_IT_RXACT
) || \

435 ((
IT
è=ð
SDIO_IT_TXFIFOHE
) || \

436 ((
IT
è=ð
SDIO_IT_RXFIFOHF
) || \

437 ((
IT
è=ð
SDIO_IT_TXFIFOF
) || \

438 ((
IT
è=ð
SDIO_IT_RXFIFOF
) || \

439 ((
IT
è=ð
SDIO_IT_TXFIFOE
) || \

440 ((
IT
è=ð
SDIO_IT_RXFIFOE
) || \

441 ((
IT
è=ð
SDIO_IT_TXDAVL
) || \

442 ((
IT
è=ð
SDIO_IT_RXDAVL
) || \

443 ((
IT
è=ð
SDIO_IT_SDIOIT
) || \

444 ((
IT
è=ð
SDIO_IT_CEATAEND
))

	)

446 
	#IS_SDIO_CLEAR_IT
(
IT
è((((ITè& (
ušt32_t
)0xFF3FF800è=ð0x00è&& ((ITè!ð(ušt32_t)0x00))

	)

456 
	#SDIO_R—dWa™Mode_CLK
 ((
ušt32_t
)0x00000000)

	)

457 
	#SDIO_R—dWa™Mode_DATA2
 ((
ušt32_t
)0x00000001)

	)

458 
	#IS_SDIO_READWAIT_MODE
(
MODE
è(((MODEè=ð
SDIO_R—dWa™Mode_CLK
) || \

459 ((
MODE
è=ð
SDIO_R—dWa™Mode_DATA2
))

	)

471 
SDIO_DeIn™
();

474 
SDIO_In™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
);

475 
SDIO_SŒuùIn™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
);

476 
SDIO_ClockCmd
(
FunùiÚ®S‹
 
NewS‹
);

477 
SDIO_S‘Pow”S‹
(
ušt32_t
 
SDIO_Pow”S‹
);

478 
ušt32_t
 
SDIO_G‘Pow”S‹
();

481 
SDIO_S’dCommªd
(
SDIO_CmdIn™Ty³Def
 *
SDIO_CmdIn™SŒuù
);

482 
SDIO_CmdSŒuùIn™
(
SDIO_CmdIn™Ty³Def
* 
SDIO_CmdIn™SŒuù
);

483 
ušt8_t
 
SDIO_G‘CommªdRe¥Ú£
();

484 
ušt32_t
 
SDIO_G‘Re¥Ú£
(ušt32_ˆ
SDIO_RESP
);

487 
SDIO_D©aCÚfig
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
);

488 
SDIO_D©aSŒuùIn™
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
);

489 
ušt32_t
 
SDIO_G‘D©aCouÁ”
();

490 
ušt32_t
 
SDIO_R—dD©a
();

491 
SDIO_Wr™eD©a
(
ušt32_t
 
D©a
);

492 
ušt32_t
 
SDIO_G‘FIFOCouÁ
();

495 
SDIO_S¹SDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
);

496 
SDIO_StÝSDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
);

497 
SDIO_S‘SDIOR—dWa™Mode
(
ušt32_t
 
SDIO_R—dWa™Mode
);

498 
SDIO_S‘SDIOO³¿tiÚ
(
FunùiÚ®S‹
 
NewS‹
);

499 
SDIO_S’dSDIOSu¥’dCmd
(
FunùiÚ®S‹
 
NewS‹
);

502 
SDIO_CommªdCom¶‘iÚCmd
(
FunùiÚ®S‹
 
NewS‹
);

503 
SDIO_CEATAITCmd
(
FunùiÚ®S‹
 
NewS‹
);

504 
SDIO_S’dCEATACmd
(
FunùiÚ®S‹
 
NewS‹
);

507 
SDIO_DMACmd
(
FunùiÚ®S‹
 
NewS‹
);

510 
SDIO_ITCÚfig
(
ušt32_t
 
SDIO_IT
, 
FunùiÚ®S‹
 
NewS‹
);

511 
FÏgStus
 
SDIO_G‘FÏgStus
(
ušt32_t
 
SDIO_FLAG
);

512 
SDIO_CË¬FÏg
(
ušt32_t
 
SDIO_FLAG
);

513 
ITStus
 
SDIO_G‘ITStus
(
ušt32_t
 
SDIO_IT
);

514 
SDIO_CË¬ITP’dšgB™
(
ušt32_t
 
SDIO_IT
);

516 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST6762~1.H

24 #iâdeà
__STM32F4xx_I2C_H


25 
	#__STM32F4xx_I2C_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f4xx.h
"

50 
ušt32_t
 
I2C_ClockS³ed
;

53 
ušt16_t
 
I2C_Mode
;

56 
ušt16_t
 
I2C_DutyCyþe
;

59 
ušt16_t
 
I2C_OwnAdd»ss1
;

62 
ušt16_t
 
I2C_Ack
;

65 
ušt16_t
 
I2C_AcknowËdgedAdd»ss
;

67 } 
	tI2C_In™Ty³Def
;

76 
	#IS_I2C_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
I2C1
) || \

77 ((
PERIPH
è=ð
I2C2
) || \

78 ((
PERIPH
è=ð
I2C3
))

	)

83 
	#I2C_Mode_I2C
 ((
ušt16_t
)0x0000)

	)

84 
	#I2C_Mode_SMBusDeviû
 ((
ušt16_t
)0x0002)

	)

85 
	#I2C_Mode_SMBusHo¡
 ((
ušt16_t
)0x000A)

	)

86 
	#IS_I2C_MODE
(
MODE
è(((MODEè=ð
I2C_Mode_I2C
) || \

87 ((
MODE
è=ð
I2C_Mode_SMBusDeviû
) || \

88 ((
MODE
è=ð
I2C_Mode_SMBusHo¡
))

	)

97 
	#I2C_DutyCyþe_16_9
 ((
ušt16_t
)0x4000è

	)

98 
	#I2C_DutyCyþe_2
 ((
ušt16_t
)0xBFFFè

	)

99 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
è(((CYCLEè=ð
I2C_DutyCyþe_16_9
) || \

100 ((
CYCLE
è=ð
I2C_DutyCyþe_2
))

	)

109 
	#I2C_Ack_EÇbË
 ((
ušt16_t
)0x0400)

	)

110 
	#I2C_Ack_Di§bË
 ((
ušt16_t
)0x0000)

	)

111 
	#IS_I2C_ACK_STATE
(
STATE
è(((STATEè=ð
I2C_Ack_EÇbË
) || \

112 ((
STATE
è=ð
I2C_Ack_Di§bË
))

	)

121 
	#I2C_DœeùiÚ_T¿nsm™‹r
 ((
ušt8_t
)0x00)

	)

122 
	#I2C_DœeùiÚ_Reûiv”
 ((
ušt8_t
)0x01)

	)

123 
	#IS_I2C_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ð
I2C_DœeùiÚ_T¿nsm™‹r
) || \

124 ((
DIRECTION
è=ð
I2C_DœeùiÚ_Reûiv”
))

	)

133 
	#I2C_AcknowËdgedAdd»ss_7b™
 ((
ušt16_t
)0x4000)

	)

134 
	#I2C_AcknowËdgedAdd»ss_10b™
 ((
ušt16_t
)0xC000)

	)

135 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
è(((ADDRESSè=ð
I2C_AcknowËdgedAdd»ss_7b™
) || \

136 ((
ADDRESS
è=ð
I2C_AcknowËdgedAdd»ss_10b™
))

	)

145 
	#I2C_Regi¡”_CR1
 ((
ušt8_t
)0x00)

	)

146 
	#I2C_Regi¡”_CR2
 ((
ušt8_t
)0x04)

	)

147 
	#I2C_Regi¡”_OAR1
 ((
ušt8_t
)0x08)

	)

148 
	#I2C_Regi¡”_OAR2
 ((
ušt8_t
)0x0C)

	)

149 
	#I2C_Regi¡”_DR
 ((
ušt8_t
)0x10)

	)

150 
	#I2C_Regi¡”_SR1
 ((
ušt8_t
)0x14)

	)

151 
	#I2C_Regi¡”_SR2
 ((
ušt8_t
)0x18)

	)

152 
	#I2C_Regi¡”_CCR
 ((
ušt8_t
)0x1C)

	)

153 
	#I2C_Regi¡”_TRISE
 ((
ušt8_t
)0x20)

	)

154 
	#IS_I2C_REGISTER
(
REGISTER
è(((REGISTERè=ð
I2C_Regi¡”_CR1
) || \

155 ((
REGISTER
è=ð
I2C_Regi¡”_CR2
) || \

156 ((
REGISTER
è=ð
I2C_Regi¡”_OAR1
) || \

157 ((
REGISTER
è=ð
I2C_Regi¡”_OAR2
) || \

158 ((
REGISTER
è=ð
I2C_Regi¡”_DR
) || \

159 ((
REGISTER
è=ð
I2C_Regi¡”_SR1
) || \

160 ((
REGISTER
è=ð
I2C_Regi¡”_SR2
) || \

161 ((
REGISTER
è=ð
I2C_Regi¡”_CCR
) || \

162 ((
REGISTER
è=ð
I2C_Regi¡”_TRISE
))

	)

171 
	#I2C_NACKPos™iÚ_Next
 ((
ušt16_t
)0x0800)

	)

172 
	#I2C_NACKPos™iÚ_Cu¼’t
 ((
ušt16_t
)0xF7FF)

	)

173 
	#IS_I2C_NACK_POSITION
(
POSITION
è(((POSITIONè=ð
I2C_NACKPos™iÚ_Next
) || \

174 ((
POSITION
è=ð
I2C_NACKPos™iÚ_Cu¼’t
))

	)

183 
	#I2C_SMBusAË¹_Low
 ((
ušt16_t
)0x2000)

	)

184 
	#I2C_SMBusAË¹_High
 ((
ušt16_t
)0xDFFF)

	)

185 
	#IS_I2C_SMBUS_ALERT
(
ALERT
è(((ALERTè=ð
I2C_SMBusAË¹_Low
) || \

186 ((
ALERT
è=ð
I2C_SMBusAË¹_High
))

	)

195 
	#I2C_PECPos™iÚ_Next
 ((
ušt16_t
)0x0800)

	)

196 
	#I2C_PECPos™iÚ_Cu¼’t
 ((
ušt16_t
)0xF7FF)

	)

197 
	#IS_I2C_PEC_POSITION
(
POSITION
è(((POSITIONè=ð
I2C_PECPos™iÚ_Next
) || \

198 ((
POSITION
è=ð
I2C_PECPos™iÚ_Cu¼’t
))

	)

207 
	#I2C_IT_BUF
 ((
ušt16_t
)0x0400)

	)

208 
	#I2C_IT_EVT
 ((
ušt16_t
)0x0200)

	)

209 
	#I2C_IT_ERR
 ((
ušt16_t
)0x0100)

	)

210 
	#IS_I2C_CONFIG_IT
(
IT
è((((ITè& (
ušt16_t
)0xF8FFè=ð0x00è&& ((ITè!ð0x00))

	)

219 
	#I2C_IT_SMBALERT
 ((
ušt32_t
)0x01008000)

	)

220 
	#I2C_IT_TIMEOUT
 ((
ušt32_t
)0x01004000)

	)

221 
	#I2C_IT_PECERR
 ((
ušt32_t
)0x01001000)

	)

222 
	#I2C_IT_OVR
 ((
ušt32_t
)0x01000800)

	)

223 
	#I2C_IT_AF
 ((
ušt32_t
)0x01000400)

	)

224 
	#I2C_IT_ARLO
 ((
ušt32_t
)0x01000200)

	)

225 
	#I2C_IT_BERR
 ((
ušt32_t
)0x01000100)

	)

226 
	#I2C_IT_TXE
 ((
ušt32_t
)0x06000080)

	)

227 
	#I2C_IT_RXNE
 ((
ušt32_t
)0x06000040)

	)

228 
	#I2C_IT_STOPF
 ((
ušt32_t
)0x02000010)

	)

229 
	#I2C_IT_ADD10
 ((
ušt32_t
)0x02000008)

	)

230 
	#I2C_IT_BTF
 ((
ušt32_t
)0x02000004)

	)

231 
	#I2C_IT_ADDR
 ((
ušt32_t
)0x02000002)

	)

232 
	#I2C_IT_SB
 ((
ušt32_t
)0x02000001)

	)

234 
	#IS_I2C_CLEAR_IT
(
IT
è((((ITè& (
ušt16_t
)0x20FFè=ð0x00è&& ((ITè!ð(ušt16_t)0x00))

	)

236 
	#IS_I2C_GET_IT
(
IT
è(((ITè=ð
I2C_IT_SMBALERT
è|| ((ITè=ð
I2C_IT_TIMEOUT
) || \

237 ((
IT
è=ð
I2C_IT_PECERR
è|| ((ITè=ð
I2C_IT_OVR
) || \

238 ((
IT
è=ð
I2C_IT_AF
è|| ((ITè=ð
I2C_IT_ARLO
) || \

239 ((
IT
è=ð
I2C_IT_BERR
è|| ((ITè=ð
I2C_IT_TXE
) || \

240 ((
IT
è=ð
I2C_IT_RXNE
è|| ((ITè=ð
I2C_IT_STOPF
) || \

241 ((
IT
è=ð
I2C_IT_ADD10
è|| ((ITè=ð
I2C_IT_BTF
) || \

242 ((
IT
è=ð
I2C_IT_ADDR
è|| ((ITè=ð
I2C_IT_SB
))

	)

255 
	#I2C_FLAG_DUALF
 ((
ušt32_t
)0x00800000)

	)

256 
	#I2C_FLAG_SMBHOST
 ((
ušt32_t
)0x00400000)

	)

257 
	#I2C_FLAG_SMBDEFAULT
 ((
ušt32_t
)0x00200000)

	)

258 
	#I2C_FLAG_GENCALL
 ((
ušt32_t
)0x00100000)

	)

259 
	#I2C_FLAG_TRA
 ((
ušt32_t
)0x00040000)

	)

260 
	#I2C_FLAG_BUSY
 ((
ušt32_t
)0x00020000)

	)

261 
	#I2C_FLAG_MSL
 ((
ušt32_t
)0x00010000)

	)

267 
	#I2C_FLAG_SMBALERT
 ((
ušt32_t
)0x10008000)

	)

268 
	#I2C_FLAG_TIMEOUT
 ((
ušt32_t
)0x10004000)

	)

269 
	#I2C_FLAG_PECERR
 ((
ušt32_t
)0x10001000)

	)

270 
	#I2C_FLAG_OVR
 ((
ušt32_t
)0x10000800)

	)

271 
	#I2C_FLAG_AF
 ((
ušt32_t
)0x10000400)

	)

272 
	#I2C_FLAG_ARLO
 ((
ušt32_t
)0x10000200)

	)

273 
	#I2C_FLAG_BERR
 ((
ušt32_t
)0x10000100)

	)

274 
	#I2C_FLAG_TXE
 ((
ušt32_t
)0x10000080)

	)

275 
	#I2C_FLAG_RXNE
 ((
ušt32_t
)0x10000040)

	)

276 
	#I2C_FLAG_STOPF
 ((
ušt32_t
)0x10000010)

	)

277 
	#I2C_FLAG_ADD10
 ((
ušt32_t
)0x10000008)

	)

278 
	#I2C_FLAG_BTF
 ((
ušt32_t
)0x10000004)

	)

279 
	#I2C_FLAG_ADDR
 ((
ušt32_t
)0x10000002)

	)

280 
	#I2C_FLAG_SB
 ((
ušt32_t
)0x10000001)

	)

282 
	#IS_I2C_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt16_t
)0x20FFè=ð0x00è&& ((FLAGè!ð(ušt16_t)0x00))

	)

284 
	#IS_I2C_GET_FLAG
(
FLAG
è(((FLAGè=ð
I2C_FLAG_DUALF
è|| ((FLAGè=ð
I2C_FLAG_SMBHOST
) || \

285 ((
FLAG
è=ð
I2C_FLAG_SMBDEFAULT
è|| ((FLAGè=ð
I2C_FLAG_GENCALL
) || \

286 ((
FLAG
è=ð
I2C_FLAG_TRA
è|| ((FLAGè=ð
I2C_FLAG_BUSY
) || \

287 ((
FLAG
è=ð
I2C_FLAG_MSL
è|| ((FLAGè=ð
I2C_FLAG_SMBALERT
) || \

288 ((
FLAG
è=ð
I2C_FLAG_TIMEOUT
è|| ((FLAGè=ð
I2C_FLAG_PECERR
) || \

289 ((
FLAG
è=ð
I2C_FLAG_OVR
è|| ((FLAGè=ð
I2C_FLAG_AF
) || \

290 ((
FLAG
è=ð
I2C_FLAG_ARLO
è|| ((FLAGè=ð
I2C_FLAG_BERR
) || \

291 ((
FLAG
è=ð
I2C_FLAG_TXE
è|| ((FLAGè=ð
I2C_FLAG_RXNE
) || \

292 ((
FLAG
è=ð
I2C_FLAG_STOPF
è|| ((FLAGè=ð
I2C_FLAG_ADD10
) || \

293 ((
FLAG
è=ð
I2C_FLAG_BTF
è|| ((FLAGè=ð
I2C_FLAG_ADDR
) || \

294 ((
FLAG
è=ð
I2C_FLAG_SB
))

	)

318 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
ušt32_t
)0x00030001è

	)

346 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
ušt32_t
)0x00070082è

	)

347 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
ušt32_t
)0x00030002è

	)

349 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
ušt32_t
)0x00030008è

	)

382 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
ušt32_t
)0x00030040è

	)

386 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
ušt32_t
)0x00070080è

	)

388 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
ušt32_t
)0x00070084è

	)

425 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
ušt32_t
)0x00020002è

	)

426 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
ušt32_t
)0x00060082è

	)

429 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
ušt32_t
)0x00820000è

	)

430 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
ušt32_t
)0x00860080è

	)

433 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
ušt32_t
)0x00120000è

	)

464 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
ušt32_t
)0x00020040è

	)

466 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
ušt32_t
)0x00000010è

	)

470 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
ušt32_t
)0x00060084è

	)

471 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
ušt32_t
)0x00060080è

	)

473 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
ušt32_t
)0x00000400è

	)

481 
	#IS_I2C_EVENT
(
EVENT
è(((EVENTè=ð
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
) || \

482 ((
EVENT
è=ð
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

483 ((
EVENT
è=ð
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

484 ((
EVENT
è=ð
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

485 ((
EVENT
è=ð
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

486 ((
EVENT
è=ð
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

487 ((
EVENT
è=ð(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

488 ((
EVENT
è=ð(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

489 ((
EVENT
è=ð
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

490 ((
EVENT
è=ð(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

491 ((
EVENT
è=ð(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

492 ((
EVENT
è=ð
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

493 ((
EVENT
è=ð
I2C_EVENT_MASTER_MODE_SELECT
) || \

494 ((
EVENT
è=ð
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

495 ((
EVENT
è=ð
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

496 ((
EVENT
è=ð
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

497 ((
EVENT
è=ð
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

498 ((
EVENT
è=ð
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

499 ((
EVENT
è=ð
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

500 ((
EVENT
è=ð
I2C_EVENT_SLAVE_ACK_FAILURE
))

	)

509 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
è((ADDRESS1è<ð0x3FF)

	)

518 
	#IS_I2C_CLOCK_SPEED
(
SPEED
è(((SPEEDè>ð0x1è&& ((SPEEDè<ð400000))

	)

531 
I2C_DeIn™
(
I2C_Ty³Def
* 
I2Cx
);

534 
I2C_In™
(
I2C_Ty³Def
* 
I2Cx
, 
I2C_In™Ty³Def
* 
I2C_In™SŒuù
);

535 
I2C_SŒuùIn™
(
I2C_In™Ty³Def
* 
I2C_In™SŒuù
);

536 
I2C_Cmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

537 
I2C_G’”©eSTART
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

538 
I2C_G’”©eSTOP
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

539 
I2C_S’d7b™Add»ss
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
, ušt8_ˆ
I2C_DœeùiÚ
);

540 
I2C_AcknowËdgeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

541 
I2C_OwnAdd»ss2CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
);

542 
I2C_Du®Add»ssCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

543 
I2C_G’”®C®lCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

544 
I2C_Soáw¬eRe£tCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

545 
I2C_SŒ‘chClockCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

546 
I2C_Fa¡ModeDutyCyþeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_DutyCyþe
);

547 
I2C_NACKPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_NACKPos™iÚ
);

548 
I2C_SMBusAË¹CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_SMBusAË¹
);

549 
I2C_ARPCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

552 
I2C_S’dD©a
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
D©a
);

553 
ušt8_t
 
I2C_ReûiveD©a
(
I2C_Ty³Def
* 
I2Cx
);

556 
I2C_T¿nsm™PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

557 
I2C_PECPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_PECPos™iÚ
);

558 
I2C_C®cuÏ‹PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

559 
ušt8_t
 
I2C_G‘PEC
(
I2C_Ty³Def
* 
I2Cx
);

562 
I2C_DMACmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

563 
I2C_DMALa¡T¿nsãrCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

566 
ušt16_t
 
I2C_R—dRegi¡”
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
I2C_Regi¡”
);

567 
I2C_ITCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_IT
, 
FunùiÚ®S‹
 
NewS‹
);

659 
E¼ÜStus
 
I2C_CheckEv’t
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_EVENT
);

665 
ušt32_t
 
I2C_G‘La¡Ev’t
(
I2C_Ty³Def
* 
I2Cx
);

671 
FÏgStus
 
I2C_G‘FÏgStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
);

674 
I2C_CË¬FÏg
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
);

675 
ITStus
 
I2C_G‘ITStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
);

676 
I2C_CË¬ITP’dšgB™
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
);

678 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST6CCC~1.H

24 #iâdeà
__STM32F4xx_GPIO_H


25 
	#__STM32F4xx_GPIO_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f4xx.h
"

44 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
GPIOA
) || \

45 ((
PERIPH
è=ð
GPIOB
) || \

46 ((
PERIPH
è=ð
GPIOC
) || \

47 ((
PERIPH
è=ð
GPIOD
) || \

48 ((
PERIPH
è=ð
GPIOE
) || \

49 ((
PERIPH
è=ð
GPIOF
) || \

50 ((
PERIPH
è=ð
GPIOG
) || \

51 ((
PERIPH
è=ð
GPIOH
) || \

52 ((
PERIPH
è=ð
GPIOI
))

	)

59 
GPIO_Mode_IN
 = 0x00,

60 
GPIO_Mode_OUT
 = 0x01,

61 
GPIO_Mode_AF
 = 0x02,

62 
GPIO_Mode_AN
 = 0x03

64 
	tGPIOMode_Ty³Def
;

65 
	#IS_GPIO_MODE
(
MODE
è(((MODEè=ð
GPIO_Mode_IN
è|| ((MODEè=ð
GPIO_Mode_OUT
) || \

66 ((
MODE
è=ð
GPIO_Mode_AF
)|| ((MODEè=ð
GPIO_Mode_AN
))

	)

73 
GPIO_OTy³_PP
 = 0x00,

74 
GPIO_OTy³_OD
 = 0x01

75 } 
	tGPIOOTy³_Ty³Def
;

76 
	#IS_GPIO_OTYPE
(
OTYPE
è(((OTYPEè=ð
GPIO_OTy³_PP
è|| ((OTYPEè=ð
GPIO_OTy³_OD
))

	)

84 
GPIO_S³ed_2MHz
 = 0x00,

85 
GPIO_S³ed_25MHz
 = 0x01,

86 
GPIO_S³ed_50MHz
 = 0x02,

87 
GPIO_S³ed_100MHz
 = 0x03

88 } 
	tGPIOS³ed_Ty³Def
;

89 
	#IS_GPIO_SPEED
(
SPEED
è(((SPEEDè=ð
GPIO_S³ed_2MHz
è|| ((SPEEDè=ð
GPIO_S³ed_25MHz
) || \

90 ((
SPEED
è=ð
GPIO_S³ed_50MHz
)|| ((SPEEDè=ð
GPIO_S³ed_100MHz
))

	)

97 
GPIO_PuPd_NOPULL
 = 0x00,

98 
GPIO_PuPd_UP
 = 0x01,

99 
GPIO_PuPd_DOWN
 = 0x02

100 } 
	tGPIOPuPd_Ty³Def
;

101 
	#IS_GPIO_PUPD
(
PUPD
è(((PUPDè=ð
GPIO_PuPd_NOPULL
è|| ((PUPDè=ð
GPIO_PuPd_UP
) || \

102 ((
PUPD
è=ð
GPIO_PuPd_DOWN
))

	)

109 
B™_RESET
 = 0,

110 
B™_SET


111 } 
	tB™AùiÚ
;

112 
	#IS_GPIO_BIT_ACTION
(
ACTION
è(((ACTIONè=ð
B™_RESET
è|| ((ACTIONè=ð
B™_SET
))

	)

120 
ušt32_t
 
GPIO_Pš
;

123 
GPIOMode_Ty³Def
 
GPIO_Mode
;

126 
GPIOS³ed_Ty³Def
 
GPIO_S³ed
;

129 
GPIOOTy³_Ty³Def
 
GPIO_OTy³
;

132 
GPIOPuPd_Ty³Def
 
GPIO_PuPd
;

134 } 
	tGPIO_In™Ty³Def
;

145 
	#GPIO_Pš_0
 ((
ušt16_t
)0x0001è

	)

146 
	#GPIO_Pš_1
 ((
ušt16_t
)0x0002è

	)

147 
	#GPIO_Pš_2
 ((
ušt16_t
)0x0004è

	)

148 
	#GPIO_Pš_3
 ((
ušt16_t
)0x0008è

	)

149 
	#GPIO_Pš_4
 ((
ušt16_t
)0x0010è

	)

150 
	#GPIO_Pš_5
 ((
ušt16_t
)0x0020è

	)

151 
	#GPIO_Pš_6
 ((
ušt16_t
)0x0040è

	)

152 
	#GPIO_Pš_7
 ((
ušt16_t
)0x0080è

	)

153 
	#GPIO_Pš_8
 ((
ušt16_t
)0x0100è

	)

154 
	#GPIO_Pš_9
 ((
ušt16_t
)0x0200è

	)

155 
	#GPIO_Pš_10
 ((
ušt16_t
)0x0400è

	)

156 
	#GPIO_Pš_11
 ((
ušt16_t
)0x0800è

	)

157 
	#GPIO_Pš_12
 ((
ušt16_t
)0x1000è

	)

158 
	#GPIO_Pš_13
 ((
ušt16_t
)0x2000è

	)

159 
	#GPIO_Pš_14
 ((
ušt16_t
)0x4000è

	)

160 
	#GPIO_Pš_15
 ((
ušt16_t
)0x8000è

	)

161 
	#GPIO_Pš_AÎ
 ((
ušt16_t
)0xFFFFè

	)

163 
	#IS_GPIO_PIN
(
PIN
è((((PINè& (
ušt16_t
)0x00è=ð0x00è&& ((PINè!ð(ušt16_t)0x00))

	)

164 
	#IS_GET_GPIO_PIN
(
PIN
è(((PINè=ð
GPIO_Pš_0
) || \

165 ((
PIN
è=ð
GPIO_Pš_1
) || \

166 ((
PIN
è=ð
GPIO_Pš_2
) || \

167 ((
PIN
è=ð
GPIO_Pš_3
) || \

168 ((
PIN
è=ð
GPIO_Pš_4
) || \

169 ((
PIN
è=ð
GPIO_Pš_5
) || \

170 ((
PIN
è=ð
GPIO_Pš_6
) || \

171 ((
PIN
è=ð
GPIO_Pš_7
) || \

172 ((
PIN
è=ð
GPIO_Pš_8
) || \

173 ((
PIN
è=ð
GPIO_Pš_9
) || \

174 ((
PIN
è=ð
GPIO_Pš_10
) || \

175 ((
PIN
è=ð
GPIO_Pš_11
) || \

176 ((
PIN
è=ð
GPIO_Pš_12
) || \

177 ((
PIN
è=ð
GPIO_Pš_13
) || \

178 ((
PIN
è=ð
GPIO_Pš_14
) || \

179 ((
PIN
è=ð
GPIO_Pš_15
))

	)

188 
	#GPIO_PšSourû0
 ((
ušt8_t
)0x00)

	)

189 
	#GPIO_PšSourû1
 ((
ušt8_t
)0x01)

	)

190 
	#GPIO_PšSourû2
 ((
ušt8_t
)0x02)

	)

191 
	#GPIO_PšSourû3
 ((
ušt8_t
)0x03)

	)

192 
	#GPIO_PšSourû4
 ((
ušt8_t
)0x04)

	)

193 
	#GPIO_PšSourû5
 ((
ušt8_t
)0x05)

	)

194 
	#GPIO_PšSourû6
 ((
ušt8_t
)0x06)

	)

195 
	#GPIO_PšSourû7
 ((
ušt8_t
)0x07)

	)

196 
	#GPIO_PšSourû8
 ((
ušt8_t
)0x08)

	)

197 
	#GPIO_PšSourû9
 ((
ušt8_t
)0x09)

	)

198 
	#GPIO_PšSourû10
 ((
ušt8_t
)0x0A)

	)

199 
	#GPIO_PšSourû11
 ((
ušt8_t
)0x0B)

	)

200 
	#GPIO_PšSourû12
 ((
ušt8_t
)0x0C)

	)

201 
	#GPIO_PšSourû13
 ((
ušt8_t
)0x0D)

	)

202 
	#GPIO_PšSourû14
 ((
ušt8_t
)0x0E)

	)

203 
	#GPIO_PšSourû15
 ((
ušt8_t
)0x0F)

	)

205 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
è(((PINSOURCEè=ð
GPIO_PšSourû0
) || \

206 ((
PINSOURCE
è=ð
GPIO_PšSourû1
) || \

207 ((
PINSOURCE
è=ð
GPIO_PšSourû2
) || \

208 ((
PINSOURCE
è=ð
GPIO_PšSourû3
) || \

209 ((
PINSOURCE
è=ð
GPIO_PšSourû4
) || \

210 ((
PINSOURCE
è=ð
GPIO_PšSourû5
) || \

211 ((
PINSOURCE
è=ð
GPIO_PšSourû6
) || \

212 ((
PINSOURCE
è=ð
GPIO_PšSourû7
) || \

213 ((
PINSOURCE
è=ð
GPIO_PšSourû8
) || \

214 ((
PINSOURCE
è=ð
GPIO_PšSourû9
) || \

215 ((
PINSOURCE
è=ð
GPIO_PšSourû10
) || \

216 ((
PINSOURCE
è=ð
GPIO_PšSourû11
) || \

217 ((
PINSOURCE
è=ð
GPIO_PšSourû12
) || \

218 ((
PINSOURCE
è=ð
GPIO_PšSourû13
) || \

219 ((
PINSOURCE
è=ð
GPIO_PšSourû14
) || \

220 ((
PINSOURCE
è=ð
GPIO_PšSourû15
))

	)

231 
	#GPIO_AF_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

232 
	#GPIO_AF_MCO
 ((
ušt8_t
)0x00è

	)

233 
	#GPIO_AF_TAMPER
 ((
ušt8_t
)0x00è

	)

234 
	#GPIO_AF_SWJ
 ((
ušt8_t
)0x00è

	)

235 
	#GPIO_AF_TRACE
 ((
ušt8_t
)0x00è

	)

240 
	#GPIO_AF_TIM1
 ((
ušt8_t
)0x01è

	)

241 
	#GPIO_AF_TIM2
 ((
ušt8_t
)0x01è

	)

246 
	#GPIO_AF_TIM3
 ((
ušt8_t
)0x02è

	)

247 
	#GPIO_AF_TIM4
 ((
ušt8_t
)0x02è

	)

248 
	#GPIO_AF_TIM5
 ((
ušt8_t
)0x02è

	)

253 
	#GPIO_AF_TIM8
 ((
ušt8_t
)0x03è

	)

254 
	#GPIO_AF_TIM9
 ((
ušt8_t
)0x03è

	)

255 
	#GPIO_AF_TIM10
 ((
ušt8_t
)0x03è

	)

256 
	#GPIO_AF_TIM11
 ((
ušt8_t
)0x03è

	)

261 
	#GPIO_AF_I2C1
 ((
ušt8_t
)0x04è

	)

262 
	#GPIO_AF_I2C2
 ((
ušt8_t
)0x04è

	)

263 
	#GPIO_AF_I2C3
 ((
ušt8_t
)0x04è

	)

268 
	#GPIO_AF_SPI1
 ((
ušt8_t
)0x05è

	)

269 
	#GPIO_AF_SPI2
 ((
ušt8_t
)0x05è

	)

274 
	#GPIO_AF_SPI3
 ((
ušt8_t
)0x06è

	)

279 
	#GPIO_AF_USART1
 ((
ušt8_t
)0x07è

	)

280 
	#GPIO_AF_USART2
 ((
ušt8_t
)0x07è

	)

281 
	#GPIO_AF_USART3
 ((
ušt8_t
)0x07è

	)

282 
	#GPIO_AF_I2S3ext
 ((
ušt8_t
)0x07è

	)

287 
	#GPIO_AF_UART4
 ((
ušt8_t
)0x08è

	)

288 
	#GPIO_AF_UART5
 ((
ušt8_t
)0x08è

	)

289 
	#GPIO_AF_USART6
 ((
ušt8_t
)0x08è

	)

294 
	#GPIO_AF_CAN1
 ((
ušt8_t
)0x09è

	)

295 
	#GPIO_AF_CAN2
 ((
ušt8_t
)0x09è

	)

296 
	#GPIO_AF_TIM12
 ((
ušt8_t
)0x09è

	)

297 
	#GPIO_AF_TIM13
 ((
ušt8_t
)0x09è

	)

298 
	#GPIO_AF_TIM14
 ((
ušt8_t
)0x09è

	)

303 
	#GPIO_AF_OTG_FS
 ((
ušt8_t
)0xAè

	)

304 
	#GPIO_AF_OTG_HS
 ((
ušt8_t
)0xAè

	)

309 
	#GPIO_AF_ETH
 ((
ušt8_t
)0x0Bè

	)

314 
	#GPIO_AF_FSMC
 ((
ušt8_t
)0xCè

	)

315 
	#GPIO_AF_OTG_HS_FS
 ((
ušt8_t
)0xCè

	)

316 
	#GPIO_AF_SDIO
 ((
ušt8_t
)0xCè

	)

321 
	#GPIO_AF_DCMI
 ((
ušt8_t
)0x0Dè

	)

326 
	#GPIO_AF_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

328 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF_RTC_50Hz
è|| ((AFè=ð
GPIO_AF_TIM14
) || \

329 ((
AF
è=ð
GPIO_AF_MCO
è|| ((AFè=ð
GPIO_AF_TAMPER
) || \

330 ((
AF
è=ð
GPIO_AF_SWJ
è|| ((AFè=ð
GPIO_AF_TRACE
) || \

331 ((
AF
è=ð
GPIO_AF_TIM1
è|| ((AFè=ð
GPIO_AF_TIM2
) || \

332 ((
AF
è=ð
GPIO_AF_TIM3
è|| ((AFè=ð
GPIO_AF_TIM4
) || \

333 ((
AF
è=ð
GPIO_AF_TIM5
è|| ((AFè=ð
GPIO_AF_TIM8
) || \

334 ((
AF
è=ð
GPIO_AF_I2C1
è|| ((AFè=ð
GPIO_AF_I2C2
) || \

335 ((
AF
è=ð
GPIO_AF_I2C3
è|| ((AFè=ð
GPIO_AF_SPI1
) || \

336 ((
AF
è=ð
GPIO_AF_SPI2
è|| ((AFè=ð
GPIO_AF_TIM13
) || \

337 ((
AF
è=ð
GPIO_AF_SPI3
è|| ((AFè=ð
GPIO_AF_TIM14
) || \

338 ((
AF
è=ð
GPIO_AF_USART1
è|| ((AFè=ð
GPIO_AF_USART2
) || \

339 ((
AF
è=ð
GPIO_AF_USART3
è|| ((AFè=ð
GPIO_AF_UART4
) || \

340 ((
AF
è=ð
GPIO_AF_UART5
è|| ((AFè=ð
GPIO_AF_USART6
) || \

341 ((
AF
è=ð
GPIO_AF_CAN1
è|| ((AFè=ð
GPIO_AF_CAN2
) || \

342 ((
AF
è=ð
GPIO_AF_OTG_FS
è|| ((AFè=ð
GPIO_AF_OTG_HS
) || \

343 ((
AF
è=ð
GPIO_AF_ETH
è|| ((AFè=ð
GPIO_AF_FSMC
) || \

344 ((
AF
è=ð
GPIO_AF_OTG_HS_FS
è|| ((AFè=ð
GPIO_AF_SDIO
) || \

345 ((
AF
è=ð
GPIO_AF_DCMI
è|| ((AFè=ð
GPIO_AF_EVENTOUT
))

	)

354 
	#GPIO_Mode_AIN
 
GPIO_Mode_AN


	)

356 
	#GPIO_AF_OTG1_FS
 
GPIO_AF_OTG_FS


	)

357 
	#GPIO_AF_OTG2_HS
 
GPIO_AF_OTG_HS


	)

358 
	#GPIO_AF_OTG2_FS
 
GPIO_AF_OTG_HS_FS


	)

372 
GPIO_DeIn™
(
GPIO_Ty³Def
* 
GPIOx
);

375 
GPIO_In™
(
GPIO_Ty³Def
* 
GPIOx
, 
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
);

376 
GPIO_SŒuùIn™
(
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
);

377 
GPIO_PšLockCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

380 
ušt8_t
 
GPIO_R—dIÅutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

381 
ušt16_t
 
GPIO_R—dIÅutD©a
(
GPIO_Ty³Def
* 
GPIOx
);

382 
ušt8_t
 
GPIO_R—dOuutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

383 
ušt16_t
 
GPIO_R—dOuutD©a
(
GPIO_Ty³Def
* 
GPIOx
);

384 
GPIO_S‘B™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

385 
GPIO_Re£tB™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

386 
GPIO_Wr™eB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
B™AùiÚ
 
B™V®
);

387 
GPIO_Wr™e
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
PÜtV®
);

388 
GPIO_ToggËB™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

391 
GPIO_PšAFCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_PšSourû
, 
ušt8_t
 
GPIO_AF
);

393 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST9FC8~1.H

24 #iâdeà
__STM32F4xx_WWDG_H


25 
	#__STM32F4xx_WWDG_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f4xx.h
"

53 
	#WWDG_P»sÿËr_1
 ((
ušt32_t
)0x00000000)

	)

54 
	#WWDG_P»sÿËr_2
 ((
ušt32_t
)0x00000080)

	)

55 
	#WWDG_P»sÿËr_4
 ((
ušt32_t
)0x00000100)

	)

56 
	#WWDG_P»sÿËr_8
 ((
ušt32_t
)0x00000180)

	)

57 
	#IS_WWDG_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
WWDG_P»sÿËr_1
) || \

58 ((
PRESCALER
è=ð
WWDG_P»sÿËr_2
) || \

59 ((
PRESCALER
è=ð
WWDG_P»sÿËr_4
) || \

60 ((
PRESCALER
è=ð
WWDG_P»sÿËr_8
))

	)

61 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
è((VALUEè<ð0x7F)

	)

62 
	#IS_WWDG_COUNTER
(
COUNTER
è(((COUNTERè>ð0x40è&& ((COUNTERè<ð0x7F))

	)

76 
WWDG_DeIn™
();

79 
WWDG_S‘P»sÿËr
(
ušt32_t
 
WWDG_P»sÿËr
);

80 
WWDG_S‘WšdowV®ue
(
ušt8_t
 
WšdowV®ue
);

81 
WWDG_EÇbËIT
();

82 
WWDG_S‘CouÁ”
(
ušt8_t
 
CouÁ”
);

85 
WWDG_EÇbË
(
ušt8_t
 
CouÁ”
);

88 
FÏgStus
 
WWDG_G‘FÏgStus
();

89 
WWDG_CË¬FÏg
();

91 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STAC72~1.H

23 #iâdeà
__STM32F4xx_DBGMCU_H


24 
	#__STM32F4xx_DBGMCU_H


	)

26 #ifdeà
__ýlu¥lus


31 
	~"¡m32f4xx.h
"

47 
	#DBGMCU_SLEEP
 ((
ušt32_t
)0x00000001)

	)

48 
	#DBGMCU_STOP
 ((
ušt32_t
)0x00000002)

	)

49 
	#DBGMCU_STANDBY
 ((
ušt32_t
)0x00000004)

	)

50 
	#IS_DBGMCU_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFFFFFF8è=ð0x00è&& ((PERIPHè!ð0x00))

	)

52 
	#DBGMCU_TIM2_STOP
 ((
ušt32_t
)0x00000001)

	)

53 
	#DBGMCU_TIM3_STOP
 ((
ušt32_t
)0x00000002)

	)

54 
	#DBGMCU_TIM4_STOP
 ((
ušt32_t
)0x00000004)

	)

55 
	#DBGMCU_TIM5_STOP
 ((
ušt32_t
)0x00000008)

	)

56 
	#DBGMCU_TIM6_STOP
 ((
ušt32_t
)0x00000010)

	)

57 
	#DBGMCU_TIM7_STOP
 ((
ušt32_t
)0x00000020)

	)

58 
	#DBGMCU_TIM12_STOP
 ((
ušt32_t
)0x00000040)

	)

59 
	#DBGMCU_TIM13_STOP
 ((
ušt32_t
)0x00000080)

	)

60 
	#DBGMCU_TIM14_STOP
 ((
ušt32_t
)0x00000100)

	)

61 
	#DBGMCU_RTC_STOP
 ((
ušt32_t
)0x00000400)

	)

62 
	#DBGMCU_WWDG_STOP
 ((
ušt32_t
)0x00000800)

	)

63 
	#DBGMCU_IWDG_STOP
 ((
ušt32_t
)0x00001000)

	)

64 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00200000)

	)

65 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00400000)

	)

66 
	#DBGMCU_I2C3_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00800000)

	)

67 
	#DBGMCU_CAN1_STOP
 ((
ušt32_t
)0x02000000)

	)

68 
	#DBGMCU_CAN2_STOP
 ((
ušt32_t
)0x04000000)

	)

69 
	#IS_DBGMCU_APB1PERIPH
(
PERIPH
è((((PERIPHè& 0xF91FE200è=ð0x00è&& ((PERIPHè!ð0x00))

	)

71 
	#DBGMCU_TIM1_STOP
 ((
ušt32_t
)0x00000001)

	)

72 
	#DBGMCU_TIM8_STOP
 ((
ušt32_t
)0x00000002)

	)

73 
	#DBGMCU_TIM9_STOP
 ((
ušt32_t
)0x00010000)

	)

74 
	#DBGMCU_TIM10_STOP
 ((
ušt32_t
)0x00020000)

	)

75 
	#DBGMCU_TIM11_STOP
 ((
ušt32_t
)0x00040000)

	)

76 
	#IS_DBGMCU_APB2PERIPH
(
PERIPH
è((((PERIPHè& 0xFFF8FFFCè=ð0x00è&& ((PERIPHè!ð0x00))

	)

83 
ušt32_t
 
DBGMCU_G‘REVID
();

84 
ušt32_t
 
DBGMCU_G‘DEVID
();

85 
DBGMCU_CÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
);

86 
DBGMCU_APB1P”hCÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
);

87 
DBGMCU_APB2P”hCÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
);

89 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STC5A5~1.H

23 #iâdeà
__STM32F4xx_DCMI_H


24 
	#__STM32F4xx_DCMI_H


	)

26 #ifdeà
__ýlu¥lus


31 
	~"¡m32f4xx.h
"

47 
ušt16_t
 
DCMI_C­tu»Mode
;

50 
ušt16_t
 
DCMI_SynchroMode
;

53 
ušt16_t
 
DCMI_PCKPÞ¬™y
;

56 
ušt16_t
 
DCMI_VSPÞ¬™y
;

59 
ušt16_t
 
DCMI_HSPÞ¬™y
;

62 
ušt16_t
 
DCMI_C­tu»R©e
;

65 
ušt16_t
 
DCMI_Ex‹ndedD©aMode
;

67 } 
	tDCMI_In™Ty³Def
;

74 
ušt16_t
 
DCMI_V”tiÿlS¹Lše
;

77 
ušt16_t
 
DCMI_HÜizÚlOff£tCouÁ
;

80 
ušt16_t
 
DCMI_V”tiÿlLšeCouÁ
;

83 
ušt16_t
 
DCMI_C­tu»CouÁ
;

86 } 
	tDCMI_CROPIn™Ty³Def
;

93 
ušt8_t
 
DCMI_F¿meS¹Code
;

94 
ušt8_t
 
DCMI_LšeS¹Code
;

95 
ušt8_t
 
DCMI_LšeEndCode
;

96 
ušt8_t
 
DCMI_F¿meEndCode
;

97 } 
	tDCMI_CodesIn™Ty³Def
;

108 
	#DCMI_C­tu»Mode_CÚtšuous
 ((
ušt16_t
)0x0000è

	)

110 
	#DCMI_C­tu»Mode_SÇpShÙ
 ((
ušt16_t
)0x0002è

	)

112 
	#IS_DCMI_CAPTURE_MODE
(
MODE
)(((MODEè=ð
DCMI_C­tu»Mode_CÚtšuous
) || \

113 ((
MODE
è=ð
DCMI_C­tu»Mode_SÇpShÙ
))

	)

122 
	#DCMI_SynchroMode_H¬dw¬e
 ((
ušt16_t
)0x0000è

	)

124 
	#DCMI_SynchroMode_Embedded
 ((
ušt16_t
)0x0010è

	)

126 
	#IS_DCMI_SYNCHRO
(
MODE
)(((MODEè=ð
DCMI_SynchroMode_H¬dw¬e
) || \

127 ((
MODE
è=ð
DCMI_SynchroMode_Embedded
))

	)

136 
	#DCMI_PCKPÞ¬™y_F®lšg
 ((
ušt16_t
)0x0000è

	)

137 
	#DCMI_PCKPÞ¬™y_Risšg
 ((
ušt16_t
)0x0020è

	)

138 
	#IS_DCMI_PCKPOLARITY
(
POLARITY
)(((POLARITYè=ð
DCMI_PCKPÞ¬™y_F®lšg
) || \

139 ((
POLARITY
è=ð
DCMI_PCKPÞ¬™y_Risšg
))

	)

148 
	#DCMI_VSPÞ¬™y_Low
 ((
ušt16_t
)0x0000è

	)

149 
	#DCMI_VSPÞ¬™y_High
 ((
ušt16_t
)0x0080è

	)

150 
	#IS_DCMI_VSPOLARITY
(
POLARITY
)(((POLARITYè=ð
DCMI_VSPÞ¬™y_Low
) || \

151 ((
POLARITY
è=ð
DCMI_VSPÞ¬™y_High
))

	)

160 
	#DCMI_HSPÞ¬™y_Low
 ((
ušt16_t
)0x0000è

	)

161 
	#DCMI_HSPÞ¬™y_High
 ((
ušt16_t
)0x0040è

	)

162 
	#IS_DCMI_HSPOLARITY
(
POLARITY
)(((POLARITYè=ð
DCMI_HSPÞ¬™y_Low
) || \

163 ((
POLARITY
è=ð
DCMI_HSPÞ¬™y_High
))

	)

172 
	#DCMI_C­tu»R©e_AÎ_F¿me
 ((
ušt16_t
)0x0000è

	)

173 
	#DCMI_C­tu»R©e_1of2_F¿me
 ((
ušt16_t
)0x0100è

	)

174 
	#DCMI_C­tu»R©e_1of4_F¿me
 ((
ušt16_t
)0x0200è

	)

175 
	#IS_DCMI_CAPTURE_RATE
(
RATE
è(((RATEè=ð
DCMI_C­tu»R©e_AÎ_F¿me
) || \

176 ((
RATE
è=ð
DCMI_C­tu»R©e_1of2_F¿me
) ||\

177 ((
RATE
è=ð
DCMI_C­tu»R©e_1of4_F¿me
))

	)

186 
	#DCMI_Ex‹ndedD©aMode_8b
 ((
ušt16_t
)0x0000è

	)

187 
	#DCMI_Ex‹ndedD©aMode_10b
 ((
ušt16_t
)0x0400è

	)

188 
	#DCMI_Ex‹ndedD©aMode_12b
 ((
ušt16_t
)0x0800è

	)

189 
	#DCMI_Ex‹ndedD©aMode_14b
 ((
ušt16_t
)0x0C00è

	)

190 
	#IS_DCMI_EXTENDED_DATA
(
DATA
)(((DATAè=ð
DCMI_Ex‹ndedD©aMode_8b
) || \

191 ((
DATA
è=ð
DCMI_Ex‹ndedD©aMode_10b
) ||\

192 ((
DATA
è=ð
DCMI_Ex‹ndedD©aMode_12b
) ||\

193 ((
DATA
è=ð
DCMI_Ex‹ndedD©aMode_14b
))

	)

202 
	#DCMI_IT_FRAME
 ((
ušt16_t
)0x0001)

	)

203 
	#DCMI_IT_OVF
 ((
ušt16_t
)0x0002)

	)

204 
	#DCMI_IT_ERR
 ((
ušt16_t
)0x0004)

	)

205 
	#DCMI_IT_VSYNC
 ((
ušt16_t
)0x0008)

	)

206 
	#DCMI_IT_LINE
 ((
ušt16_t
)0x0010)

	)

207 
	#IS_DCMI_CONFIG_IT
(
IT
è((((ITè& (
ušt16_t
)0xFFE0è=ð0x0000è&& ((ITè!ð0x0000))

	)

208 
	#IS_DCMI_GET_IT
(
IT
è(((ITè=ð
DCMI_IT_FRAME
) || \

209 ((
IT
è=ð
DCMI_IT_OVF
) || \

210 ((
IT
è=ð
DCMI_IT_ERR
) || \

211 ((
IT
è=ð
DCMI_IT_VSYNC
) || \

212 ((
IT
è=ð
DCMI_IT_LINE
))

	)

224 
	#DCMI_FLAG_HSYNC
 ((
ušt16_t
)0x2001)

	)

225 
	#DCMI_FLAG_VSYNC
 ((
ušt16_t
)0x2002)

	)

226 
	#DCMI_FLAG_FNE
 ((
ušt16_t
)0x2004)

	)

230 
	#DCMI_FLAG_FRAMERI
 ((
ušt16_t
)0x0001)

	)

231 
	#DCMI_FLAG_OVFRI
 ((
ušt16_t
)0x0002)

	)

232 
	#DCMI_FLAG_ERRRI
 ((
ušt16_t
)0x0004)

	)

233 
	#DCMI_FLAG_VSYNCRI
 ((
ušt16_t
)0x0008)

	)

234 
	#DCMI_FLAG_LINERI
 ((
ušt16_t
)0x0010)

	)

238 
	#DCMI_FLAG_FRAMEMI
 ((
ušt16_t
)0x1001)

	)

239 
	#DCMI_FLAG_OVFMI
 ((
ušt16_t
)0x1002)

	)

240 
	#DCMI_FLAG_ERRMI
 ((
ušt16_t
)0x1004)

	)

241 
	#DCMI_FLAG_VSYNCMI
 ((
ušt16_t
)0x1008)

	)

242 
	#DCMI_FLAG_LINEMI
 ((
ušt16_t
)0x1010)

	)

243 
	#IS_DCMI_GET_FLAG
(
FLAG
è(((FLAGè=ð
DCMI_FLAG_HSYNC
) || \

244 ((
FLAG
è=ð
DCMI_FLAG_VSYNC
) || \

245 ((
FLAG
è=ð
DCMI_FLAG_FNE
) || \

246 ((
FLAG
è=ð
DCMI_FLAG_FRAMERI
) || \

247 ((
FLAG
è=ð
DCMI_FLAG_OVFRI
) || \

248 ((
FLAG
è=ð
DCMI_FLAG_ERRRI
) || \

249 ((
FLAG
è=ð
DCMI_FLAG_VSYNCRI
) || \

250 ((
FLAG
è=ð
DCMI_FLAG_LINERI
) || \

251 ((
FLAG
è=ð
DCMI_FLAG_FRAMEMI
) || \

252 ((
FLAG
è=ð
DCMI_FLAG_OVFMI
) || \

253 ((
FLAG
è=ð
DCMI_FLAG_ERRMI
) || \

254 ((
FLAG
è=ð
DCMI_FLAG_VSYNCMI
) || \

255 ((
FLAG
è=ð
DCMI_FLAG_LINEMI
))

	)

257 
	#IS_DCMI_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt16_t
)0xFFE0è=ð0x0000è&& ((FLAGè!ð0x0000))

	)

270 
DCMI_DeIn™
();

273 
DCMI_In™
(
DCMI_In™Ty³Def
* 
DCMI_In™SŒuù
);

274 
DCMI_SŒuùIn™
(
DCMI_In™Ty³Def
* 
DCMI_In™SŒuù
);

275 
DCMI_CROPCÚfig
(
DCMI_CROPIn™Ty³Def
* 
DCMI_CROPIn™SŒuù
);

276 
DCMI_CROPCmd
(
FunùiÚ®S‹
 
NewS‹
);

277 
DCMI_S‘EmbeddedSynchroCodes
(
DCMI_CodesIn™Ty³Def
* 
DCMI_CodesIn™SŒuù
);

278 
DCMI_JPEGCmd
(
FunùiÚ®S‹
 
NewS‹
);

281 
DCMI_Cmd
(
FunùiÚ®S‹
 
NewS‹
);

282 
DCMI_C­tu»Cmd
(
FunùiÚ®S‹
 
NewS‹
);

283 
ušt32_t
 
DCMI_R—dD©a
();

286 
DCMI_ITCÚfig
(
ušt16_t
 
DCMI_IT
, 
FunùiÚ®S‹
 
NewS‹
);

287 
FÏgStus
 
DCMI_G‘FÏgStus
(
ušt16_t
 
DCMI_FLAG
);

288 
DCMI_CË¬FÏg
(
ušt16_t
 
DCMI_FLAG
);

289 
ITStus
 
DCMI_G‘ITStus
(
ušt16_t
 
DCMI_IT
);

290 
DCMI_CË¬ITP’dšgB™
(
ušt16_t
 
DCMI_IT
);

292 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STD079~1.H

23 #iâdeà
__STM32F4xx_RCC_H


24 
	#__STM32F4xx_RCC_H


	)

26 #ifdeà
__ýlu¥lus


31 
	~"¡m32f4xx.h
"

44 
ušt32_t
 
SYSCLK_F»qu’cy
;

45 
ušt32_t
 
HCLK_F»qu’cy
;

46 
ušt32_t
 
PCLK1_F»qu’cy
;

47 
ušt32_t
 
PCLK2_F»qu’cy
;

48 }
	tRCC_ClocksTy³Def
;

59 
	#RCC_HSE_OFF
 ((
ušt8_t
)0x00)

	)

60 
	#RCC_HSE_ON
 ((
ušt8_t
)0x01)

	)

61 
	#RCC_HSE_By·ss
 ((
ušt8_t
)0x05)

	)

62 
	#IS_RCC_HSE
(
HSE
è(((HSEè=ð
RCC_HSE_OFF
è|| ((HSEè=ð
RCC_HSE_ON
) || \

63 ((
HSE
è=ð
RCC_HSE_By·ss
))

	)

71 
	#RCC_PLLSourû_HSI
 ((
ušt32_t
)0x00000000)

	)

72 
	#RCC_PLLSourû_HSE
 ((
ušt32_t
)0x00400000)

	)

73 
	#IS_RCC_PLL_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_PLLSourû_HSI
) || \

74 ((
SOURCE
è=ð
RCC_PLLSourû_HSE
))

	)

75 
	#IS_RCC_PLLM_VALUE
(
VALUE
è((VALUEè<ð63)

	)

76 
	#IS_RCC_PLLN_VALUE
(
VALUE
è((192 <ð(VALUE)è&& ((VALUEè<ð432))

	)

77 
	#IS_RCC_PLLP_VALUE
(
VALUE
è(((VALUEè=ð2è|| ((VALUEè=ð4è|| ((VALUEè=ð6è|| ((VALUEè=ð8))

	)

78 
	#IS_RCC_PLLQ_VALUE
(
VALUE
è((4 <ð(VALUE)è&& ((VALUEè<ð15))

	)

80 
	#IS_RCC_PLLI2SN_VALUE
(
VALUE
è((192 <ð(VALUE)è&& ((VALUEè<ð432))

	)

81 
	#IS_RCC_PLLI2SR_VALUE
(
VALUE
è((2 <ð(VALUE)è&& ((VALUEè<ð7))

	)

89 
	#RCC_SYSCLKSourû_HSI
 ((
ušt32_t
)0x00000000)

	)

90 
	#RCC_SYSCLKSourû_HSE
 ((
ušt32_t
)0x00000001)

	)

91 
	#RCC_SYSCLKSourû_PLLCLK
 ((
ušt32_t
)0x00000002)

	)

92 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SYSCLKSourû_HSI
) || \

93 ((
SOURCE
è=ð
RCC_SYSCLKSourû_HSE
) || \

94 ((
SOURCE
è=ð
RCC_SYSCLKSourû_PLLCLK
))

	)

102 
	#RCC_SYSCLK_Div1
 ((
ušt32_t
)0x00000000)

	)

103 
	#RCC_SYSCLK_Div2
 ((
ušt32_t
)0x00000080)

	)

104 
	#RCC_SYSCLK_Div4
 ((
ušt32_t
)0x00000090)

	)

105 
	#RCC_SYSCLK_Div8
 ((
ušt32_t
)0x000000A0)

	)

106 
	#RCC_SYSCLK_Div16
 ((
ušt32_t
)0x000000B0)

	)

107 
	#RCC_SYSCLK_Div64
 ((
ušt32_t
)0x000000C0)

	)

108 
	#RCC_SYSCLK_Div128
 ((
ušt32_t
)0x000000D0)

	)

109 
	#RCC_SYSCLK_Div256
 ((
ušt32_t
)0x000000E0)

	)

110 
	#RCC_SYSCLK_Div512
 ((
ušt32_t
)0x000000F0)

	)

111 
	#IS_RCC_HCLK
(
HCLK
è(((HCLKè=ð
RCC_SYSCLK_Div1
è|| ((HCLKè=ð
RCC_SYSCLK_Div2
) || \

112 ((
HCLK
è=ð
RCC_SYSCLK_Div4
è|| ((HCLKè=ð
RCC_SYSCLK_Div8
) || \

113 ((
HCLK
è=ð
RCC_SYSCLK_Div16
è|| ((HCLKè=ð
RCC_SYSCLK_Div64
) || \

114 ((
HCLK
è=ð
RCC_SYSCLK_Div128
è|| ((HCLKè=ð
RCC_SYSCLK_Div256
) || \

115 ((
HCLK
è=ð
RCC_SYSCLK_Div512
))

	)

123 
	#RCC_HCLK_Div1
 ((
ušt32_t
)0x00000000)

	)

124 
	#RCC_HCLK_Div2
 ((
ušt32_t
)0x00001000)

	)

125 
	#RCC_HCLK_Div4
 ((
ušt32_t
)0x00001400)

	)

126 
	#RCC_HCLK_Div8
 ((
ušt32_t
)0x00001800)

	)

127 
	#RCC_HCLK_Div16
 ((
ušt32_t
)0x00001C00)

	)

128 
	#IS_RCC_PCLK
(
PCLK
è(((PCLKè=ð
RCC_HCLK_Div1
è|| ((PCLKè=ð
RCC_HCLK_Div2
) || \

129 ((
PCLK
è=ð
RCC_HCLK_Div4
è|| ((PCLKè=ð
RCC_HCLK_Div8
) || \

130 ((
PCLK
è=ð
RCC_HCLK_Div16
))

	)

138 
	#RCC_IT_LSIRDY
 ((
ušt8_t
)0x01)

	)

139 
	#RCC_IT_LSERDY
 ((
ušt8_t
)0x02)

	)

140 
	#RCC_IT_HSIRDY
 ((
ušt8_t
)0x04)

	)

141 
	#RCC_IT_HSERDY
 ((
ušt8_t
)0x08)

	)

142 
	#RCC_IT_PLLRDY
 ((
ušt8_t
)0x10)

	)

143 
	#RCC_IT_PLLI2SRDY
 ((
ušt8_t
)0x20)

	)

144 
	#RCC_IT_CSS
 ((
ušt8_t
)0x80)

	)

145 
	#IS_RCC_IT
(
IT
è((((ITè& (
ušt8_t
)0xC0è=ð0x00è&& ((ITè!ð0x00))

	)

146 
	#IS_RCC_GET_IT
(
IT
è(((ITè=ð
RCC_IT_LSIRDY
è|| ((ITè=ð
RCC_IT_LSERDY
) || \

147 ((
IT
è=ð
RCC_IT_HSIRDY
è|| ((ITè=ð
RCC_IT_HSERDY
) || \

148 ((
IT
è=ð
RCC_IT_PLLRDY
è|| ((ITè=ð
RCC_IT_CSS
) || \

149 ((
IT
è=ð
RCC_IT_PLLI2SRDY
))

	)

150 
	#IS_RCC_CLEAR_IT
(
IT
è((((ITè& (
ušt8_t
)0x40è=ð0x00è&& ((ITè!ð0x00))

	)

158 
	#RCC_LSE_OFF
 ((
ušt8_t
)0x00)

	)

159 
	#RCC_LSE_ON
 ((
ušt8_t
)0x01)

	)

160 
	#RCC_LSE_By·ss
 ((
ušt8_t
)0x04)

	)

161 
	#IS_RCC_LSE
(
LSE
è(((LSEè=ð
RCC_LSE_OFF
è|| ((LSEè=ð
RCC_LSE_ON
) || \

162 ((
LSE
è=ð
RCC_LSE_By·ss
))

	)

170 
	#RCC_RTCCLKSourû_LSE
 ((
ušt32_t
)0x00000100)

	)

171 
	#RCC_RTCCLKSourû_LSI
 ((
ušt32_t
)0x00000200)

	)

172 
	#RCC_RTCCLKSourû_HSE_Div2
 ((
ušt32_t
)0x00020300)

	)

173 
	#RCC_RTCCLKSourû_HSE_Div3
 ((
ušt32_t
)0x00030300)

	)

174 
	#RCC_RTCCLKSourû_HSE_Div4
 ((
ušt32_t
)0x00040300)

	)

175 
	#RCC_RTCCLKSourû_HSE_Div5
 ((
ušt32_t
)0x00050300)

	)

176 
	#RCC_RTCCLKSourû_HSE_Div6
 ((
ušt32_t
)0x00060300)

	)

177 
	#RCC_RTCCLKSourû_HSE_Div7
 ((
ušt32_t
)0x00070300)

	)

178 
	#RCC_RTCCLKSourû_HSE_Div8
 ((
ušt32_t
)0x00080300)

	)

179 
	#RCC_RTCCLKSourû_HSE_Div9
 ((
ušt32_t
)0x00090300)

	)

180 
	#RCC_RTCCLKSourû_HSE_Div10
 ((
ušt32_t
)0x000A0300)

	)

181 
	#RCC_RTCCLKSourû_HSE_Div11
 ((
ušt32_t
)0x000B0300)

	)

182 
	#RCC_RTCCLKSourû_HSE_Div12
 ((
ušt32_t
)0x000C0300)

	)

183 
	#RCC_RTCCLKSourû_HSE_Div13
 ((
ušt32_t
)0x000D0300)

	)

184 
	#RCC_RTCCLKSourû_HSE_Div14
 ((
ušt32_t
)0x000E0300)

	)

185 
	#RCC_RTCCLKSourû_HSE_Div15
 ((
ušt32_t
)0x000F0300)

	)

186 
	#RCC_RTCCLKSourû_HSE_Div16
 ((
ušt32_t
)0x00100300)

	)

187 
	#RCC_RTCCLKSourû_HSE_Div17
 ((
ušt32_t
)0x00110300)

	)

188 
	#RCC_RTCCLKSourû_HSE_Div18
 ((
ušt32_t
)0x00120300)

	)

189 
	#RCC_RTCCLKSourû_HSE_Div19
 ((
ušt32_t
)0x00130300)

	)

190 
	#RCC_RTCCLKSourû_HSE_Div20
 ((
ušt32_t
)0x00140300)

	)

191 
	#RCC_RTCCLKSourû_HSE_Div21
 ((
ušt32_t
)0x00150300)

	)

192 
	#RCC_RTCCLKSourû_HSE_Div22
 ((
ušt32_t
)0x00160300)

	)

193 
	#RCC_RTCCLKSourû_HSE_Div23
 ((
ušt32_t
)0x00170300)

	)

194 
	#RCC_RTCCLKSourû_HSE_Div24
 ((
ušt32_t
)0x00180300)

	)

195 
	#RCC_RTCCLKSourû_HSE_Div25
 ((
ušt32_t
)0x00190300)

	)

196 
	#RCC_RTCCLKSourû_HSE_Div26
 ((
ušt32_t
)0x001A0300)

	)

197 
	#RCC_RTCCLKSourû_HSE_Div27
 ((
ušt32_t
)0x001B0300)

	)

198 
	#RCC_RTCCLKSourû_HSE_Div28
 ((
ušt32_t
)0x001C0300)

	)

199 
	#RCC_RTCCLKSourû_HSE_Div29
 ((
ušt32_t
)0x001D0300)

	)

200 
	#RCC_RTCCLKSourû_HSE_Div30
 ((
ušt32_t
)0x001E0300)

	)

201 
	#RCC_RTCCLKSourû_HSE_Div31
 ((
ušt32_t
)0x001F0300)

	)

202 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_RTCCLKSourû_LSE
) || \

203 ((
SOURCE
è=ð
RCC_RTCCLKSourû_LSI
) || \

204 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div2
) || \

205 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div3
) || \

206 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div4
) || \

207 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div5
) || \

208 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div6
) || \

209 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div7
) || \

210 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div8
) || \

211 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div9
) || \

212 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div10
) || \

213 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div11
) || \

214 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div12
) || \

215 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div13
) || \

216 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div14
) || \

217 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div15
) || \

218 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div16
) || \

219 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div17
) || \

220 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div18
) || \

221 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div19
) || \

222 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div20
) || \

223 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div21
) || \

224 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div22
) || \

225 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div23
) || \

226 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div24
) || \

227 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div25
) || \

228 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div26
) || \

229 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div27
) || \

230 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div28
) || \

231 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div29
) || \

232 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div30
) || \

233 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div31
))

	)

241 
	#RCC_I2S2CLKSourû_PLLI2S
 ((
ušt8_t
)0x00)

	)

242 
	#RCC_I2S2CLKSourû_Ext
 ((
ušt8_t
)0x01)

	)

244 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2S2CLKSourû_PLLI2S
è|| ((SOURCEè=ð
RCC_I2S2CLKSourû_Ext
))

	)

252 
	#RCC_AHB1P”h_GPIOA
 ((
ušt32_t
)0x00000001)

	)

253 
	#RCC_AHB1P”h_GPIOB
 ((
ušt32_t
)0x00000002)

	)

254 
	#RCC_AHB1P”h_GPIOC
 ((
ušt32_t
)0x00000004)

	)

255 
	#RCC_AHB1P”h_GPIOD
 ((
ušt32_t
)0x00000008)

	)

256 
	#RCC_AHB1P”h_GPIOE
 ((
ušt32_t
)0x00000010)

	)

257 
	#RCC_AHB1P”h_GPIOF
 ((
ušt32_t
)0x00000020)

	)

258 
	#RCC_AHB1P”h_GPIOG
 ((
ušt32_t
)0x00000040)

	)

259 
	#RCC_AHB1P”h_GPIOH
 ((
ušt32_t
)0x00000080)

	)

260 
	#RCC_AHB1P”h_GPIOI
 ((
ušt32_t
)0x00000100)

	)

261 
	#RCC_AHB1P”h_CRC
 ((
ušt32_t
)0x00001000)

	)

262 
	#RCC_AHB1P”h_FLITF
 ((
ušt32_t
)0x00008000)

	)

263 
	#RCC_AHB1P”h_SRAM1
 ((
ušt32_t
)0x00010000)

	)

264 
	#RCC_AHB1P”h_SRAM2
 ((
ušt32_t
)0x00020000)

	)

265 
	#RCC_AHB1P”h_BKPSRAM
 ((
ušt32_t
)0x00040000)

	)

266 
	#RCC_AHB1P”h_CCMDATARAMEN
 ((
ušt32_t
)0x00100000)

	)

267 
	#RCC_AHB1P”h_DMA1
 ((
ušt32_t
)0x00200000)

	)

268 
	#RCC_AHB1P”h_DMA2
 ((
ušt32_t
)0x00400000)

	)

269 
	#RCC_AHB1P”h_ETH_MAC
 ((
ušt32_t
)0x02000000)

	)

270 
	#RCC_AHB1P”h_ETH_MAC_Tx
 ((
ušt32_t
)0x04000000)

	)

271 
	#RCC_AHB1P”h_ETH_MAC_Rx
 ((
ušt32_t
)0x08000000)

	)

272 
	#RCC_AHB1P”h_ETH_MAC_PTP
 ((
ušt32_t
)0x10000000)

	)

273 
	#RCC_AHB1P”h_OTG_HS
 ((
ušt32_t
)0x20000000)

	)

274 
	#RCC_AHB1P”h_OTG_HS_ULPI
 ((
ušt32_t
)0x40000000)

	)

275 
	#IS_RCC_AHB1_CLOCK_PERIPH
(
PERIPH
è((((PERIPHè& 0x818BEE00è=ð0x00è&& ((PERIPHè!ð0x00))

	)

276 
	#IS_RCC_AHB1_RESET_PERIPH
(
PERIPH
è((((PERIPHè& 0xDD9FEE00è=ð0x00è&& ((PERIPHè!ð0x00))

	)

277 
	#IS_RCC_AHB1_LPMODE_PERIPH
(
PERIPH
è((((PERIPHè& 0x81986E00è=ð0x00è&& ((PERIPHè!ð0x00))

	)

285 
	#RCC_AHB2P”h_DCMI
 ((
ušt32_t
)0x00000001)

	)

286 
	#RCC_AHB2P”h_CRYP
 ((
ušt32_t
)0x00000010)

	)

287 
	#RCC_AHB2P”h_HASH
 ((
ušt32_t
)0x00000020)

	)

288 
	#RCC_AHB2P”h_RNG
 ((
ušt32_t
)0x00000040)

	)

289 
	#RCC_AHB2P”h_OTG_FS
 ((
ušt32_t
)0x00000080)

	)

290 
	#IS_RCC_AHB2_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFFFFF0Eè=ð0x00è&& ((PERIPHè!ð0x00))

	)

298 
	#RCC_AHB3P”h_FSMC
 ((
ušt32_t
)0x00000001)

	)

299 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFFFFFFEè=ð0x00è&& ((PERIPHè!ð0x00))

	)

307 
	#RCC_APB1P”h_TIM2
 ((
ušt32_t
)0x00000001)

	)

308 
	#RCC_APB1P”h_TIM3
 ((
ušt32_t
)0x00000002)

	)

309 
	#RCC_APB1P”h_TIM4
 ((
ušt32_t
)0x00000004)

	)

310 
	#RCC_APB1P”h_TIM5
 ((
ušt32_t
)0x00000008)

	)

311 
	#RCC_APB1P”h_TIM6
 ((
ušt32_t
)0x00000010)

	)

312 
	#RCC_APB1P”h_TIM7
 ((
ušt32_t
)0x00000020)

	)

313 
	#RCC_APB1P”h_TIM12
 ((
ušt32_t
)0x00000040)

	)

314 
	#RCC_APB1P”h_TIM13
 ((
ušt32_t
)0x00000080)

	)

315 
	#RCC_APB1P”h_TIM14
 ((
ušt32_t
)0x00000100)

	)

316 
	#RCC_APB1P”h_WWDG
 ((
ušt32_t
)0x00000800)

	)

317 
	#RCC_APB1P”h_SPI2
 ((
ušt32_t
)0x00004000)

	)

318 
	#RCC_APB1P”h_SPI3
 ((
ušt32_t
)0x00008000)

	)

319 
	#RCC_APB1P”h_USART2
 ((
ušt32_t
)0x00020000)

	)

320 
	#RCC_APB1P”h_USART3
 ((
ušt32_t
)0x00040000)

	)

321 
	#RCC_APB1P”h_UART4
 ((
ušt32_t
)0x00080000)

	)

322 
	#RCC_APB1P”h_UART5
 ((
ušt32_t
)0x00100000)

	)

323 
	#RCC_APB1P”h_I2C1
 ((
ušt32_t
)0x00200000)

	)

324 
	#RCC_APB1P”h_I2C2
 ((
ušt32_t
)0x00400000)

	)

325 
	#RCC_APB1P”h_I2C3
 ((
ušt32_t
)0x00800000)

	)

326 
	#RCC_APB1P”h_CAN1
 ((
ušt32_t
)0x02000000)

	)

327 
	#RCC_APB1P”h_CAN2
 ((
ušt32_t
)0x04000000)

	)

328 
	#RCC_APB1P”h_PWR
 ((
ušt32_t
)0x10000000)

	)

329 
	#RCC_APB1P”h_DAC
 ((
ušt32_t
)0x20000000)

	)

330 
	#IS_RCC_APB1_PERIPH
(
PERIPH
è((((PERIPHè& 0xC9013600è=ð0x00è&& ((PERIPHè!ð0x00))

	)

338 
	#RCC_APB2P”h_TIM1
 ((
ušt32_t
)0x00000001)

	)

339 
	#RCC_APB2P”h_TIM8
 ((
ušt32_t
)0x00000002)

	)

340 
	#RCC_APB2P”h_USART1
 ((
ušt32_t
)0x00000010)

	)

341 
	#RCC_APB2P”h_USART6
 ((
ušt32_t
)0x00000020)

	)

342 
	#RCC_APB2P”h_ADC
 ((
ušt32_t
)0x00000100)

	)

343 
	#RCC_APB2P”h_ADC1
 ((
ušt32_t
)0x00000100)

	)

344 
	#RCC_APB2P”h_ADC2
 ((
ušt32_t
)0x00000200)

	)

345 
	#RCC_APB2P”h_ADC3
 ((
ušt32_t
)0x00000400)

	)

346 
	#RCC_APB2P”h_SDIO
 ((
ušt32_t
)0x00000800)

	)

347 
	#RCC_APB2P”h_SPI1
 ((
ušt32_t
)0x00001000)

	)

348 
	#RCC_APB2P”h_SYSCFG
 ((
ušt32_t
)0x00004000)

	)

349 
	#RCC_APB2P”h_TIM9
 ((
ušt32_t
)0x00010000)

	)

350 
	#RCC_APB2P”h_TIM10
 ((
ušt32_t
)0x00020000)

	)

351 
	#RCC_APB2P”h_TIM11
 ((
ušt32_t
)0x00040000)

	)

352 
	#IS_RCC_APB2_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFF8A0CCè=ð0x00è&& ((PERIPHè!ð0x00))

	)

353 
	#IS_RCC_APB2_RESET_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFF8A6CCè=ð0x00è&& ((PERIPHè!ð0x00))

	)

361 
	#RCC_MCO1Sourû_HSI
 ((
ušt32_t
)0x00000000)

	)

362 
	#RCC_MCO1Sourû_LSE
 ((
ušt32_t
)0x00200000)

	)

363 
	#RCC_MCO1Sourû_HSE
 ((
ušt32_t
)0x00400000)

	)

364 
	#RCC_MCO1Sourû_PLLCLK
 ((
ušt32_t
)0x00600000)

	)

365 
	#RCC_MCO1Div_1
 ((
ušt32_t
)0x00000000)

	)

366 
	#RCC_MCO1Div_2
 ((
ušt32_t
)0x04000000)

	)

367 
	#RCC_MCO1Div_3
 ((
ušt32_t
)0x05000000)

	)

368 
	#RCC_MCO1Div_4
 ((
ušt32_t
)0x06000000)

	)

369 
	#RCC_MCO1Div_5
 ((
ušt32_t
)0x07000000)

	)

370 
	#IS_RCC_MCO1SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_MCO1Sourû_HSI
è|| ((SOURCEè=ð
RCC_MCO1Sourû_LSE
) || \

371 ((
SOURCE
è=ð
RCC_MCO1Sourû_HSE
è|| ((SOURCEè=ð
RCC_MCO1Sourû_PLLCLK
))

	)

373 
	#IS_RCC_MCO1DIV
(
DIV
è(((DIVè=ð
RCC_MCO1Div_1
è|| ((DIVè=ð
RCC_MCO1Div_2
) || \

374 ((
DIV
è=ð
RCC_MCO1Div_3
è|| ((DIVè=ð
RCC_MCO1Div_4
) || \

375 ((
DIV
è=ð
RCC_MCO1Div_5
))

	)

383 
	#RCC_MCO2Sourû_SYSCLK
 ((
ušt32_t
)0x00000000)

	)

384 
	#RCC_MCO2Sourû_PLLI2SCLK
 ((
ušt32_t
)0x40000000)

	)

385 
	#RCC_MCO2Sourû_HSE
 ((
ušt32_t
)0x80000000)

	)

386 
	#RCC_MCO2Sourû_PLLCLK
 ((
ušt32_t
)0xC0000000)

	)

387 
	#RCC_MCO2Div_1
 ((
ušt32_t
)0x00000000)

	)

388 
	#RCC_MCO2Div_2
 ((
ušt32_t
)0x20000000)

	)

389 
	#RCC_MCO2Div_3
 ((
ušt32_t
)0x28000000)

	)

390 
	#RCC_MCO2Div_4
 ((
ušt32_t
)0x30000000)

	)

391 
	#RCC_MCO2Div_5
 ((
ušt32_t
)0x38000000)

	)

392 
	#IS_RCC_MCO2SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_MCO2Sourû_SYSCLK
è|| ((SOURCEè=ð
RCC_MCO2Sourû_PLLI2SCLK
)|| \

393 ((
SOURCE
è=ð
RCC_MCO2Sourû_HSE
è|| ((SOURCEè=ð
RCC_MCO2Sourû_PLLCLK
))

	)

395 
	#IS_RCC_MCO2DIV
(
DIV
è(((DIVè=ð
RCC_MCO2Div_1
è|| ((DIVè=ð
RCC_MCO2Div_2
) || \

396 ((
DIV
è=ð
RCC_MCO2Div_3
è|| ((DIVè=ð
RCC_MCO2Div_4
) || \

397 ((
DIV
è=ð
RCC_MCO2Div_5
))

	)

405 
	#RCC_FLAG_HSIRDY
 ((
ušt8_t
)0x21)

	)

406 
	#RCC_FLAG_HSERDY
 ((
ušt8_t
)0x31)

	)

407 
	#RCC_FLAG_PLLRDY
 ((
ušt8_t
)0x39)

	)

408 
	#RCC_FLAG_PLLI2SRDY
 ((
ušt8_t
)0x3B)

	)

409 
	#RCC_FLAG_LSERDY
 ((
ušt8_t
)0x41)

	)

410 
	#RCC_FLAG_LSIRDY
 ((
ušt8_t
)0x61)

	)

411 
	#RCC_FLAG_BORRST
 ((
ušt8_t
)0x79)

	)

412 
	#RCC_FLAG_PINRST
 ((
ušt8_t
)0x7A)

	)

413 
	#RCC_FLAG_PORRST
 ((
ušt8_t
)0x7B)

	)

414 
	#RCC_FLAG_SFTRST
 ((
ušt8_t
)0x7C)

	)

415 
	#RCC_FLAG_IWDGRST
 ((
ušt8_t
)0x7D)

	)

416 
	#RCC_FLAG_WWDGRST
 ((
ušt8_t
)0x7E)

	)

417 
	#RCC_FLAG_LPWRRST
 ((
ušt8_t
)0x7F)

	)

418 
	#IS_RCC_FLAG
(
FLAG
è(((FLAGè=ð
RCC_FLAG_HSIRDY
è|| ((FLAGè=ð
RCC_FLAG_HSERDY
) || \

419 ((
FLAG
è=ð
RCC_FLAG_PLLRDY
è|| ((FLAGè=ð
RCC_FLAG_LSERDY
) || \

420 ((
FLAG
è=ð
RCC_FLAG_LSIRDY
è|| ((FLAGè=ð
RCC_FLAG_BORRST
) || \

421 ((
FLAG
è=ð
RCC_FLAG_PINRST
è|| ((FLAGè=ð
RCC_FLAG_PORRST
) || \

422 ((
FLAG
è=ð
RCC_FLAG_SFTRST
è|| ((FLAGè=ð
RCC_FLAG_IWDGRST
)|| \

423 ((
FLAG
è=ð
RCC_FLAG_WWDGRST
)|| ((FLAGè=ð
RCC_FLAG_LPWRRST
)|| \

424 ((
FLAG
è=ð
RCC_FLAG_PLLI2SRDY
))

	)

425 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
è((VALUEè<ð0x1F)

	)

438 
RCC_DeIn™
();

441 
RCC_HSECÚfig
(
ušt8_t
 
RCC_HSE
);

442 
E¼ÜStus
 
RCC_Wa™FÜHSES¹Up
();

443 
RCC_Adju¡HSIC®ib¿tiÚV®ue
(
ušt8_t
 
HSIC®ib¿tiÚV®ue
);

444 
RCC_HSICmd
(
FunùiÚ®S‹
 
NewS‹
);

445 
RCC_LSECÚfig
(
ušt8_t
 
RCC_LSE
);

446 
RCC_LSICmd
(
FunùiÚ®S‹
 
NewS‹
);

448 
RCC_PLLCÚfig
(
ušt32_t
 
RCC_PLLSourû
, ušt32_ˆ
PLLM
, ušt32_ˆ
PLLN
, ušt32_ˆ
PLLP
, ušt32_ˆ
PLLQ
);

449 
RCC_PLLCmd
(
FunùiÚ®S‹
 
NewS‹
);

450 
RCC_PLLI2SCÚfig
(
ušt32_t
 
PLLI2SN
, ušt32_ˆ
PLLI2SR
);

451 
RCC_PLLI2SCmd
(
FunùiÚ®S‹
 
NewS‹
);

453 
RCC_ClockSecur™ySy¡emCmd
(
FunùiÚ®S‹
 
NewS‹
);

454 
RCC_MCO1CÚfig
(
ušt32_t
 
RCC_MCO1Sourû
, ušt32_ˆ
RCC_MCO1Div
);

455 
RCC_MCO2CÚfig
(
ušt32_t
 
RCC_MCO2Sourû
, ušt32_ˆ
RCC_MCO2Div
);

458 
RCC_SYSCLKCÚfig
(
ušt32_t
 
RCC_SYSCLKSourû
);

459 
ušt8_t
 
RCC_G‘SYSCLKSourû
();

460 
RCC_HCLKCÚfig
(
ušt32_t
 
RCC_SYSCLK
);

461 
RCC_PCLK1CÚfig
(
ušt32_t
 
RCC_HCLK
);

462 
RCC_PCLK2CÚfig
(
ušt32_t
 
RCC_HCLK
);

463 
RCC_G‘ClocksF»q
(
RCC_ClocksTy³Def
* 
RCC_Clocks
);

466 
RCC_RTCCLKCÚfig
(
ušt32_t
 
RCC_RTCCLKSourû
);

467 
RCC_RTCCLKCmd
(
FunùiÚ®S‹
 
NewS‹
);

468 
RCC_BackupRe£tCmd
(
FunùiÚ®S‹
 
NewS‹
);

469 
RCC_I2SCLKCÚfig
(
ušt32_t
 
RCC_I2SCLKSourû
);

471 
RCC_AHB1P”hClockCmd
(
ušt32_t
 
RCC_AHB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

472 
RCC_AHB2P”hClockCmd
(
ušt32_t
 
RCC_AHB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

473 
RCC_AHB3P”hClockCmd
(
ušt32_t
 
RCC_AHB3P”h
, 
FunùiÚ®S‹
 
NewS‹
);

474 
RCC_APB1P”hClockCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

475 
RCC_APB2P”hClockCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

477 
RCC_AHB1P”hRe£tCmd
(
ušt32_t
 
RCC_AHB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

478 
RCC_AHB2P”hRe£tCmd
(
ušt32_t
 
RCC_AHB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

479 
RCC_AHB3P”hRe£tCmd
(
ušt32_t
 
RCC_AHB3P”h
, 
FunùiÚ®S‹
 
NewS‹
);

480 
RCC_APB1P”hRe£tCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

481 
RCC_APB2P”hRe£tCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

483 
RCC_AHB1P”hClockLPModeCmd
(
ušt32_t
 
RCC_AHB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

484 
RCC_AHB2P”hClockLPModeCmd
(
ušt32_t
 
RCC_AHB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

485 
RCC_AHB3P”hClockLPModeCmd
(
ušt32_t
 
RCC_AHB3P”h
, 
FunùiÚ®S‹
 
NewS‹
);

486 
RCC_APB1P”hClockLPModeCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

487 
RCC_APB2P”hClockLPModeCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

490 
RCC_ITCÚfig
(
ušt8_t
 
RCC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

491 
FÏgStus
 
RCC_G‘FÏgStus
(
ušt8_t
 
RCC_FLAG
);

492 
RCC_CË¬FÏg
();

493 
ITStus
 
RCC_G‘ITStus
(
ušt8_t
 
RCC_IT
);

494 
RCC_CË¬ITP’dšgB™
(
ušt8_t
 
RCC_IT
);

496 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STD49B~1.H

24 #iâdeà
__STM32F4xx_SPI_H


25 
	#__STM32F4xx_SPI_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f4xx.h
"

50 
ušt16_t
 
SPI_DœeùiÚ
;

53 
ušt16_t
 
SPI_Mode
;

56 
ušt16_t
 
SPI_D©aSize
;

59 
ušt16_t
 
SPI_CPOL
;

62 
ušt16_t
 
SPI_CPHA
;

65 
ušt16_t
 
SPI_NSS
;

69 
ušt16_t
 
SPI_BaudR©eP»sÿËr
;

75 
ušt16_t
 
SPI_Fœ¡B™
;

78 
ušt16_t
 
SPI_CRCPÞynomŸl
;

79 } 
	tSPI_In™Ty³Def
;

88 
ušt16_t
 
I2S_Mode
;

91 
ušt16_t
 
I2S_Snd¬d
;

94 
ušt16_t
 
I2S_D©aFÜm©
;

97 
ušt16_t
 
I2S_MCLKOuut
;

100 
ušt32_t
 
I2S_AudioF»q
;

103 
ušt16_t
 
I2S_CPOL
;

105 } 
	tI2S_In™Ty³Def
;

113 
	#IS_SPI_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
SPI1
) || \

114 ((
PERIPH
è=ð
SPI2
) || \

115 ((
PERIPH
è=ð
SPI3
))

	)

117 
	#IS_SPI_ALL_PERIPH_EXT
(
PERIPH
è(((PERIPHè=ð
SPI1
) || \

118 ((
PERIPH
è=ð
SPI2
) || \

119 ((
PERIPH
è=ð
SPI3
) || \

120 ((
PERIPH
è=ð
I2S2ext
) || \

121 ((
PERIPH
è=ð
I2S3ext
))

	)

123 
	#IS_SPI_23_PERIPH
(
PERIPH
è(((PERIPHè=ð
SPI2
) || \

124 ((
PERIPH
è=ð
SPI3
))

	)

126 
	#IS_SPI_23_PERIPH_EXT
(
PERIPH
è(((PERIPHè=ð
SPI2
) || \

127 ((
PERIPH
è=ð
SPI3
) || \

128 ((
PERIPH
è=ð
I2S2ext
) || \

129 ((
PERIPH
è=ð
I2S3ext
))

	)

131 
	#IS_I2S_EXT_PERIPH
(
PERIPH
è(((PERIPHè=ð
I2S2ext
) || \

132 ((
PERIPH
è=ð
I2S3ext
))

	)

139 
	#SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
 ((
ušt16_t
)0x0000)

	)

140 
	#SPI_DœeùiÚ_2Lšes_RxOÆy
 ((
ušt16_t
)0x0400)

	)

141 
	#SPI_DœeùiÚ_1Lše_Rx
 ((
ušt16_t
)0x8000)

	)

142 
	#SPI_DœeùiÚ_1Lše_Tx
 ((
ušt16_t
)0xC000)

	)

143 
	#IS_SPI_DIRECTION_MODE
(
MODE
è(((MODEè=ð
SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
) || \

144 ((
MODE
è=ð
SPI_DœeùiÚ_2Lšes_RxOÆy
) || \

145 ((
MODE
è=ð
SPI_DœeùiÚ_1Lše_Rx
) || \

146 ((
MODE
è=ð
SPI_DœeùiÚ_1Lše_Tx
))

	)

155 
	#SPI_Mode_Ma¡”
 ((
ušt16_t
)0x0104)

	)

156 
	#SPI_Mode_SÏve
 ((
ušt16_t
)0x0000)

	)

157 
	#IS_SPI_MODE
(
MODE
è(((MODEè=ð
SPI_Mode_Ma¡”
) || \

158 ((
MODE
è=ð
SPI_Mode_SÏve
))

	)

167 
	#SPI_D©aSize_16b
 ((
ušt16_t
)0x0800)

	)

168 
	#SPI_D©aSize_8b
 ((
ušt16_t
)0x0000)

	)

169 
	#IS_SPI_DATASIZE
(
DATASIZE
è(((DATASIZEè=ð
SPI_D©aSize_16b
) || \

170 ((
DATASIZE
è=ð
SPI_D©aSize_8b
))

	)

179 
	#SPI_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

180 
	#SPI_CPOL_High
 ((
ušt16_t
)0x0002)

	)

181 
	#IS_SPI_CPOL
(
CPOL
è(((CPOLè=ð
SPI_CPOL_Low
) || \

182 ((
CPOL
è=ð
SPI_CPOL_High
))

	)

191 
	#SPI_CPHA_1Edge
 ((
ušt16_t
)0x0000)

	)

192 
	#SPI_CPHA_2Edge
 ((
ušt16_t
)0x0001)

	)

193 
	#IS_SPI_CPHA
(
CPHA
è(((CPHAè=ð
SPI_CPHA_1Edge
) || \

194 ((
CPHA
è=ð
SPI_CPHA_2Edge
))

	)

203 
	#SPI_NSS_Soá
 ((
ušt16_t
)0x0200)

	)

204 
	#SPI_NSS_H¬d
 ((
ušt16_t
)0x0000)

	)

205 
	#IS_SPI_NSS
(
NSS
è(((NSSè=ð
SPI_NSS_Soá
) || \

206 ((
NSS
è=ð
SPI_NSS_H¬d
))

	)

215 
	#SPI_BaudR©eP»sÿËr_2
 ((
ušt16_t
)0x0000)

	)

216 
	#SPI_BaudR©eP»sÿËr_4
 ((
ušt16_t
)0x0008)

	)

217 
	#SPI_BaudR©eP»sÿËr_8
 ((
ušt16_t
)0x0010)

	)

218 
	#SPI_BaudR©eP»sÿËr_16
 ((
ušt16_t
)0x0018)

	)

219 
	#SPI_BaudR©eP»sÿËr_32
 ((
ušt16_t
)0x0020)

	)

220 
	#SPI_BaudR©eP»sÿËr_64
 ((
ušt16_t
)0x0028)

	)

221 
	#SPI_BaudR©eP»sÿËr_128
 ((
ušt16_t
)0x0030)

	)

222 
	#SPI_BaudR©eP»sÿËr_256
 ((
ušt16_t
)0x0038)

	)

223 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
SPI_BaudR©eP»sÿËr_2
) || \

224 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_4
) || \

225 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_8
) || \

226 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_16
) || \

227 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_32
) || \

228 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_64
) || \

229 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_128
) || \

230 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_256
))

	)

239 
	#SPI_Fœ¡B™_MSB
 ((
ušt16_t
)0x0000)

	)

240 
	#SPI_Fœ¡B™_LSB
 ((
ušt16_t
)0x0080)

	)

241 
	#IS_SPI_FIRST_BIT
(
BIT
è(((BITè=ð
SPI_Fœ¡B™_MSB
) || \

242 ((
BIT
è=ð
SPI_Fœ¡B™_LSB
))

	)

251 
	#I2S_Mode_SÏveTx
 ((
ušt16_t
)0x0000)

	)

252 
	#I2S_Mode_SÏveRx
 ((
ušt16_t
)0x0100)

	)

253 
	#I2S_Mode_Ma¡”Tx
 ((
ušt16_t
)0x0200)

	)

254 
	#I2S_Mode_Ma¡”Rx
 ((
ušt16_t
)0x0300)

	)

255 
	#IS_I2S_MODE
(
MODE
è(((MODEè=ð
I2S_Mode_SÏveTx
) || \

256 ((
MODE
è=ð
I2S_Mode_SÏveRx
) || \

257 ((
MODE
è=ð
I2S_Mode_Ma¡”Tx
)|| \

258 ((
MODE
è=ð
I2S_Mode_Ma¡”Rx
))

	)

268 
	#I2S_Snd¬d_Phžls
 ((
ušt16_t
)0x0000)

	)

269 
	#I2S_Snd¬d_MSB
 ((
ušt16_t
)0x0010)

	)

270 
	#I2S_Snd¬d_LSB
 ((
ušt16_t
)0x0020)

	)

271 
	#I2S_Snd¬d_PCMShÜt
 ((
ušt16_t
)0x0030)

	)

272 
	#I2S_Snd¬d_PCMLÚg
 ((
ušt16_t
)0x00B0)

	)

273 
	#IS_I2S_STANDARD
(
STANDARD
è(((STANDARDè=ð
I2S_Snd¬d_Phžls
) || \

274 ((
STANDARD
è=ð
I2S_Snd¬d_MSB
) || \

275 ((
STANDARD
è=ð
I2S_Snd¬d_LSB
) || \

276 ((
STANDARD
è=ð
I2S_Snd¬d_PCMShÜt
) || \

277 ((
STANDARD
è=ð
I2S_Snd¬d_PCMLÚg
))

	)

286 
	#I2S_D©aFÜm©_16b
 ((
ušt16_t
)0x0000)

	)

287 
	#I2S_D©aFÜm©_16bex‹nded
 ((
ušt16_t
)0x0001)

	)

288 
	#I2S_D©aFÜm©_24b
 ((
ušt16_t
)0x0003)

	)

289 
	#I2S_D©aFÜm©_32b
 ((
ušt16_t
)0x0005)

	)

290 
	#IS_I2S_DATA_FORMAT
(
FORMAT
è(((FORMATè=ð
I2S_D©aFÜm©_16b
) || \

291 ((
FORMAT
è=ð
I2S_D©aFÜm©_16bex‹nded
) || \

292 ((
FORMAT
è=ð
I2S_D©aFÜm©_24b
) || \

293 ((
FORMAT
è=ð
I2S_D©aFÜm©_32b
))

	)

302 
	#I2S_MCLKOuut_EÇbË
 ((
ušt16_t
)0x0200)

	)

303 
	#I2S_MCLKOuut_Di§bË
 ((
ušt16_t
)0x0000)

	)

304 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
è(((OUTPUTè=ð
I2S_MCLKOuut_EÇbË
) || \

305 ((
OUTPUT
è=ð
I2S_MCLKOuut_Di§bË
))

	)

314 
	#I2S_AudioF»q_192k
 ((
ušt32_t
)192000)

	)

315 
	#I2S_AudioF»q_96k
 ((
ušt32_t
)96000)

	)

316 
	#I2S_AudioF»q_48k
 ((
ušt32_t
)48000)

	)

317 
	#I2S_AudioF»q_44k
 ((
ušt32_t
)44100)

	)

318 
	#I2S_AudioF»q_32k
 ((
ušt32_t
)32000)

	)

319 
	#I2S_AudioF»q_22k
 ((
ušt32_t
)22050)

	)

320 
	#I2S_AudioF»q_16k
 ((
ušt32_t
)16000)

	)

321 
	#I2S_AudioF»q_11k
 ((
ušt32_t
)11025)

	)

322 
	#I2S_AudioF»q_8k
 ((
ušt32_t
)8000)

	)

323 
	#I2S_AudioF»q_DeçuÉ
 ((
ušt32_t
)2)

	)

325 
	#IS_I2S_AUDIO_FREQ
(
FREQ
è((((FREQè>ð
I2S_AudioF»q_8k
) && \

326 ((
FREQ
è<ð
I2S_AudioF»q_192k
)) || \

327 ((
FREQ
è=ð
I2S_AudioF»q_DeçuÉ
))

	)

336 
	#I2S_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

337 
	#I2S_CPOL_High
 ((
ušt16_t
)0x0008)

	)

338 
	#IS_I2S_CPOL
(
CPOL
è(((CPOLè=ð
I2S_CPOL_Low
) || \

339 ((
CPOL
è=ð
I2S_CPOL_High
))

	)

348 
	#SPI_I2S_DMAReq_Tx
 ((
ušt16_t
)0x0002)

	)

349 
	#SPI_I2S_DMAReq_Rx
 ((
ušt16_t
)0x0001)

	)

350 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
è((((DMAREQè& (
ušt16_t
)0xFFFCè=ð0x00è&& ((DMAREQè!ð0x00))

	)

359 
	#SPI_NSSIÁ”ÇlSoá_S‘
 ((
ušt16_t
)0x0100)

	)

360 
	#SPI_NSSIÁ”ÇlSoá_Re£t
 ((
ušt16_t
)0xFEFF)

	)

361 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
è(((INTERNALè=ð
SPI_NSSIÁ”ÇlSoá_S‘
) || \

362 ((
INTERNAL
è=ð
SPI_NSSIÁ”ÇlSoá_Re£t
))

	)

371 
	#SPI_CRC_Tx
 ((
ušt8_t
)0x00)

	)

372 
	#SPI_CRC_Rx
 ((
ušt8_t
)0x01)

	)

373 
	#IS_SPI_CRC
(
CRC
è(((CRCè=ð
SPI_CRC_Tx
è|| ((CRCè=ð
SPI_CRC_Rx
))

	)

382 
	#SPI_DœeùiÚ_Rx
 ((
ušt16_t
)0xBFFF)

	)

383 
	#SPI_DœeùiÚ_Tx
 ((
ušt16_t
)0x4000)

	)

384 
	#IS_SPI_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ð
SPI_DœeùiÚ_Rx
) || \

385 ((
DIRECTION
è=ð
SPI_DœeùiÚ_Tx
))

	)

394 
	#SPI_I2S_IT_TXE
 ((
ušt8_t
)0x71)

	)

395 
	#SPI_I2S_IT_RXNE
 ((
ušt8_t
)0x60)

	)

396 
	#SPI_I2S_IT_ERR
 ((
ušt8_t
)0x50)

	)

397 
	#I2S_IT_UDR
 ((
ušt8_t
)0x53)

	)

398 
	#SPI_I2S_IT_TIFRFE
 ((
ušt8_t
)0x58)

	)

400 
	#IS_SPI_I2S_CONFIG_IT
(
IT
è(((ITè=ð
SPI_I2S_IT_TXE
) || \

401 ((
IT
è=ð
SPI_I2S_IT_RXNE
) || \

402 ((
IT
è=ð
SPI_I2S_IT_ERR
))

	)

404 
	#SPI_I2S_IT_OVR
 ((
ušt8_t
)0x56)

	)

405 
	#SPI_IT_MODF
 ((
ušt8_t
)0x55)

	)

406 
	#SPI_IT_CRCERR
 ((
ušt8_t
)0x54)

	)

408 
	#IS_SPI_I2S_CLEAR_IT
(
IT
è(((ITè=ð
SPI_IT_CRCERR
))

	)

410 
	#IS_SPI_I2S_GET_IT
(
IT
è(((ITè=ð
SPI_I2S_IT_RXNE
)|| ((ITè=ð
SPI_I2S_IT_TXE
) || \

411 ((
IT
è=ð
SPI_IT_CRCERR
è|| ((ITè=ð
SPI_IT_MODF
) || \

412 ((
IT
è=ð
SPI_I2S_IT_OVR
è|| ((ITè=ð
I2S_IT_UDR
) ||\

413 ((
IT
è=ð
SPI_I2S_IT_TIFRFE
))

	)

422 
	#SPI_I2S_FLAG_RXNE
 ((
ušt16_t
)0x0001)

	)

423 
	#SPI_I2S_FLAG_TXE
 ((
ušt16_t
)0x0002)

	)

424 
	#I2S_FLAG_CHSIDE
 ((
ušt16_t
)0x0004)

	)

425 
	#I2S_FLAG_UDR
 ((
ušt16_t
)0x0008)

	)

426 
	#SPI_FLAG_CRCERR
 ((
ušt16_t
)0x0010)

	)

427 
	#SPI_FLAG_MODF
 ((
ušt16_t
)0x0020)

	)

428 
	#SPI_I2S_FLAG_OVR
 ((
ušt16_t
)0x0040)

	)

429 
	#SPI_I2S_FLAG_BSY
 ((
ušt16_t
)0x0080)

	)

430 
	#SPI_I2S_FLAG_TIFRFE
 ((
ušt16_t
)0x0100)

	)

432 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
è(((FLAGè=ð
SPI_FLAG_CRCERR
))

	)

433 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
è(((FLAGè=ð
SPI_I2S_FLAG_BSY
è|| ((FLAGè=ð
SPI_I2S_FLAG_OVR
) || \

434 ((
FLAG
è=ð
SPI_FLAG_MODF
è|| ((FLAGè=ð
SPI_FLAG_CRCERR
) || \

435 ((
FLAG
è=ð
I2S_FLAG_UDR
è|| ((FLAGè=ð
I2S_FLAG_CHSIDE
) || \

436 ((
FLAG
è=ð
SPI_I2S_FLAG_TXE
è|| ((FLAGè=ð
SPI_I2S_FLAG_RXNE
)|| \

437 ((
FLAG
è=ð
SPI_I2S_FLAG_TIFRFE
))

	)

446 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
è((POLYNOMIALè>ð0x1)

	)

455 
	#SPI_DMAReq_Tx
 
SPI_I2S_DMAReq_Tx


	)

456 
	#SPI_DMAReq_Rx
 
SPI_I2S_DMAReq_Rx


	)

457 
	#SPI_IT_TXE
 
SPI_I2S_IT_TXE


	)

458 
	#SPI_IT_RXNE
 
SPI_I2S_IT_RXNE


	)

459 
	#SPI_IT_ERR
 
SPI_I2S_IT_ERR


	)

460 
	#SPI_IT_OVR
 
SPI_I2S_IT_OVR


	)

461 
	#SPI_FLAG_RXNE
 
SPI_I2S_FLAG_RXNE


	)

462 
	#SPI_FLAG_TXE
 
SPI_I2S_FLAG_TXE


	)

463 
	#SPI_FLAG_OVR
 
SPI_I2S_FLAG_OVR


	)

464 
	#SPI_FLAG_BSY
 
SPI_I2S_FLAG_BSY


	)

465 
	#SPI_DeIn™
 
SPI_I2S_DeIn™


	)

466 
	#SPI_ITCÚfig
 
SPI_I2S_ITCÚfig


	)

467 
	#SPI_DMACmd
 
SPI_I2S_DMACmd


	)

468 
	#SPI_S’dD©a
 
SPI_I2S_S’dD©a


	)

469 
	#SPI_ReûiveD©a
 
SPI_I2S_ReûiveD©a


	)

470 
	#SPI_G‘FÏgStus
 
SPI_I2S_G‘FÏgStus


	)

471 
	#SPI_CË¬FÏg
 
SPI_I2S_CË¬FÏg


	)

472 
	#SPI_G‘ITStus
 
SPI_I2S_G‘ITStus


	)

473 
	#SPI_CË¬ITP’dšgB™
 
SPI_I2S_CË¬ITP’dšgB™


	)

486 
SPI_I2S_DeIn™
(
SPI_Ty³Def
* 
SPIx
);

489 
SPI_In™
(
SPI_Ty³Def
* 
SPIx
, 
SPI_In™Ty³Def
* 
SPI_In™SŒuù
);

490 
I2S_In™
(
SPI_Ty³Def
* 
SPIx
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
);

491 
SPI_SŒuùIn™
(
SPI_In™Ty³Def
* 
SPI_In™SŒuù
);

492 
I2S_SŒuùIn™
(
I2S_In™Ty³Def
* 
I2S_In™SŒuù
);

493 
SPI_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

494 
I2S_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

495 
SPI_D©aSizeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_D©aSize
);

496 
SPI_BiDœeùiÚ®LšeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_DœeùiÚ
);

497 
SPI_NSSIÁ”ÇlSoáw¬eCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_NSSIÁ”ÇlSoá
);

498 
SPI_SSOuutCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

499 
SPI_TIModeCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

501 
I2S_FuÎDu¶exCÚfig
(
SPI_Ty³Def
* 
I2Sxext
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
);

504 
SPI_I2S_S’dD©a
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
D©a
);

505 
ušt16_t
 
SPI_I2S_ReûiveD©a
(
SPI_Ty³Def
* 
SPIx
);

508 
SPI_C®cuÏ‹CRC
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

509 
SPI_T¿nsm™CRC
(
SPI_Ty³Def
* 
SPIx
);

510 
ušt16_t
 
SPI_G‘CRC
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_CRC
);

511 
ušt16_t
 
SPI_G‘CRCPÞynomŸl
(
SPI_Ty³Def
* 
SPIx
);

514 
SPI_I2S_DMACmd
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
);

517 
SPI_I2S_ITCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
, 
FunùiÚ®S‹
 
NewS‹
);

518 
FÏgStus
 
SPI_I2S_G‘FÏgStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
);

519 
SPI_I2S_CË¬FÏg
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
);

520 
ITStus
 
SPI_I2S_G‘ITStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
);

521 
SPI_I2S_CË¬ITP’dšgB™
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
);

523 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STE181~1.H

24 #iâdeà
__STM32F4xx_DMA_H


25 
	#__STM32F4xx_DMA_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f4xx.h
"

50 
ušt32_t
 
DMA_ChªÃl
;

53 
ušt32_t
 
DMA_P”h”®Ba£Addr
;

55 
ušt32_t
 
DMA_MemÜy0Ba£Addr
;

59 
ušt32_t
 
DMA_DIR
;

63 
ušt32_t
 
DMA_BufãrSize
;

67 
ušt32_t
 
DMA_P”h”®Inc
;

70 
ušt32_t
 
DMA_MemÜyInc
;

73 
ušt32_t
 
DMA_P”h”®D©aSize
;

76 
ušt32_t
 
DMA_MemÜyD©aSize
;

79 
ušt32_t
 
DMA_Mode
;

84 
ušt32_t
 
DMA_PriÜ™y
;

87 
ušt32_t
 
DMA_FIFOMode
;

92 
ušt32_t
 
DMA_FIFOTh»shÞd
;

95 
ušt32_t
 
DMA_MemÜyBur¡
;

100 
ušt32_t
 
DMA_P”h”®Bur¡
;

104 } 
	tDMA_In™Ty³Def
;

112 
	#IS_DMA_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
DMA1_SŒ—m0
) || \

113 ((
PERIPH
è=ð
DMA1_SŒ—m1
) || \

114 ((
PERIPH
è=ð
DMA1_SŒ—m2
) || \

115 ((
PERIPH
è=ð
DMA1_SŒ—m3
) || \

116 ((
PERIPH
è=ð
DMA1_SŒ—m4
) || \

117 ((
PERIPH
è=ð
DMA1_SŒ—m5
) || \

118 ((
PERIPH
è=ð
DMA1_SŒ—m6
) || \

119 ((
PERIPH
è=ð
DMA1_SŒ—m7
) || \

120 ((
PERIPH
è=ð
DMA2_SŒ—m0
) || \

121 ((
PERIPH
è=ð
DMA2_SŒ—m1
) || \

122 ((
PERIPH
è=ð
DMA2_SŒ—m2
) || \

123 ((
PERIPH
è=ð
DMA2_SŒ—m3
) || \

124 ((
PERIPH
è=ð
DMA2_SŒ—m4
) || \

125 ((
PERIPH
è=ð
DMA2_SŒ—m5
) || \

126 ((
PERIPH
è=ð
DMA2_SŒ—m6
) || \

127 ((
PERIPH
è=ð
DMA2_SŒ—m7
))

	)

129 
	#IS_DMA_ALL_CONTROLLER
(
CONTROLLER
è(((CONTROLLERè=ð
DMA1
) || \

130 ((
CONTROLLER
è=ð
DMA2
))

	)

135 
	#DMA_ChªÃl_0
 ((
ušt32_t
)0x00000000)

	)

136 
	#DMA_ChªÃl_1
 ((
ušt32_t
)0x02000000)

	)

137 
	#DMA_ChªÃl_2
 ((
ušt32_t
)0x04000000)

	)

138 
	#DMA_ChªÃl_3
 ((
ušt32_t
)0x06000000)

	)

139 
	#DMA_ChªÃl_4
 ((
ušt32_t
)0x08000000)

	)

140 
	#DMA_ChªÃl_5
 ((
ušt32_t
)0x0A000000)

	)

141 
	#DMA_ChªÃl_6
 ((
ušt32_t
)0x0C000000)

	)

142 
	#DMA_ChªÃl_7
 ((
ušt32_t
)0x0E000000)

	)

144 
	#IS_DMA_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
DMA_ChªÃl_0
) || \

145 ((
CHANNEL
è=ð
DMA_ChªÃl_1
) || \

146 ((
CHANNEL
è=ð
DMA_ChªÃl_2
) || \

147 ((
CHANNEL
è=ð
DMA_ChªÃl_3
) || \

148 ((
CHANNEL
è=ð
DMA_ChªÃl_4
) || \

149 ((
CHANNEL
è=ð
DMA_ChªÃl_5
) || \

150 ((
CHANNEL
è=ð
DMA_ChªÃl_6
) || \

151 ((
CHANNEL
è=ð
DMA_ChªÃl_7
))

	)

160 
	#DMA_DIR_P”h”®ToMemÜy
 ((
ušt32_t
)0x00000000)

	)

161 
	#DMA_DIR_MemÜyToP”h”®
 ((
ušt32_t
)0x00000040)

	)

162 
	#DMA_DIR_MemÜyToMemÜy
 ((
ušt32_t
)0x00000080)

	)

164 
	#IS_DMA_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ð
DMA_DIR_P”h”®ToMemÜy
 ) || \

165 ((
DIRECTION
è=ð
DMA_DIR_MemÜyToP”h”®
) || \

166 ((
DIRECTION
è=ð
DMA_DIR_MemÜyToMemÜy
))

	)

175 
	#IS_DMA_BUFFER_SIZE
(
SIZE
è(((SIZEè>ð0x1è&& ((SIZEè< 0x10000))

	)

184 
	#DMA_P”h”®Inc_EÇbË
 ((
ušt32_t
)0x00000200)

	)

185 
	#DMA_P”h”®Inc_Di§bË
 ((
ušt32_t
)0x00000000)

	)

187 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
è(((STATEè=ð
DMA_P”h”®Inc_EÇbË
) || \

188 ((
STATE
è=ð
DMA_P”h”®Inc_Di§bË
))

	)

197 
	#DMA_MemÜyInc_EÇbË
 ((
ušt32_t
)0x00000400)

	)

198 
	#DMA_MemÜyInc_Di§bË
 ((
ušt32_t
)0x00000000)

	)

200 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
è(((STATEè=ð
DMA_MemÜyInc_EÇbË
) || \

201 ((
STATE
è=ð
DMA_MemÜyInc_Di§bË
))

	)

210 
	#DMA_P”h”®D©aSize_By‹
 ((
ušt32_t
)0x00000000)

	)

211 
	#DMA_P”h”®D©aSize_H®fWÜd
 ((
ušt32_t
)0x00000800)

	)

212 
	#DMA_P”h”®D©aSize_WÜd
 ((
ušt32_t
)0x00001000)

	)

214 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_P”h”®D©aSize_By‹
) || \

215 ((
SIZE
è=ð
DMA_P”h”®D©aSize_H®fWÜd
) || \

216 ((
SIZE
è=ð
DMA_P”h”®D©aSize_WÜd
))

	)

225 
	#DMA_MemÜyD©aSize_By‹
 ((
ušt32_t
)0x00000000)

	)

226 
	#DMA_MemÜyD©aSize_H®fWÜd
 ((
ušt32_t
)0x00002000)

	)

227 
	#DMA_MemÜyD©aSize_WÜd
 ((
ušt32_t
)0x00004000)

	)

229 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_MemÜyD©aSize_By‹
) || \

230 ((
SIZE
è=ð
DMA_MemÜyD©aSize_H®fWÜd
) || \

231 ((
SIZE
è=ð
DMA_MemÜyD©aSize_WÜd
 ))

	)

240 
	#DMA_Mode_NÜm®
 ((
ušt32_t
)0x00000000)

	)

241 
	#DMA_Mode_CœcuÏr
 ((
ušt32_t
)0x00000100)

	)

243 
	#IS_DMA_MODE
(
MODE
è(((MODEè=ð
DMA_Mode_NÜm®
 ) || \

244 ((
MODE
è=ð
DMA_Mode_CœcuÏr
))

	)

253 
	#DMA_PriÜ™y_Low
 ((
ušt32_t
)0x00000000)

	)

254 
	#DMA_PriÜ™y_Medium
 ((
ušt32_t
)0x00010000)

	)

255 
	#DMA_PriÜ™y_High
 ((
ušt32_t
)0x00020000)

	)

256 
	#DMA_PriÜ™y_V”yHigh
 ((
ušt32_t
)0x00030000)

	)

258 
	#IS_DMA_PRIORITY
(
PRIORITY
è(((PRIORITYè=ð
DMA_PriÜ™y_Low
 ) || \

259 ((
PRIORITY
è=ð
DMA_PriÜ™y_Medium
) || \

260 ((
PRIORITY
è=ð
DMA_PriÜ™y_High
) || \

261 ((
PRIORITY
è=ð
DMA_PriÜ™y_V”yHigh
))

	)

270 
	#DMA_FIFOMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

271 
	#DMA_FIFOMode_EÇbË
 ((
ušt32_t
)0x00000004)

	)

273 
	#IS_DMA_FIFO_MODE_STATE
(
STATE
è(((STATEè=ð
DMA_FIFOMode_Di§bË
 ) || \

274 ((
STATE
è=ð
DMA_FIFOMode_EÇbË
))

	)

283 
	#DMA_FIFOTh»shÞd_1Qu¬‹rFuÎ
 ((
ušt32_t
)0x00000000)

	)

284 
	#DMA_FIFOTh»shÞd_H®fFuÎ
 ((
ušt32_t
)0x00000001)

	)

285 
	#DMA_FIFOTh»shÞd_3Qu¬‹rsFuÎ
 ((
ušt32_t
)0x00000002)

	)

286 
	#DMA_FIFOTh»shÞd_FuÎ
 ((
ušt32_t
)0x00000003)

	)

288 
	#IS_DMA_FIFO_THRESHOLD
(
THRESHOLD
è(((THRESHOLDè=ð
DMA_FIFOTh»shÞd_1Qu¬‹rFuÎ
 ) || \

289 ((
THRESHOLD
è=ð
DMA_FIFOTh»shÞd_H®fFuÎ
) || \

290 ((
THRESHOLD
è=ð
DMA_FIFOTh»shÞd_3Qu¬‹rsFuÎ
) || \

291 ((
THRESHOLD
è=ð
DMA_FIFOTh»shÞd_FuÎ
))

	)

300 
	#DMA_MemÜyBur¡_SšgË
 ((
ušt32_t
)0x00000000)

	)

301 
	#DMA_MemÜyBur¡_INC4
 ((
ušt32_t
)0x00800000)

	)

302 
	#DMA_MemÜyBur¡_INC8
 ((
ušt32_t
)0x01000000)

	)

303 
	#DMA_MemÜyBur¡_INC16
 ((
ušt32_t
)0x01800000)

	)

305 
	#IS_DMA_MEMORY_BURST
(
BURST
è(((BURSTè=ð
DMA_MemÜyBur¡_SšgË
) || \

306 ((
BURST
è=ð
DMA_MemÜyBur¡_INC4
) || \

307 ((
BURST
è=ð
DMA_MemÜyBur¡_INC8
) || \

308 ((
BURST
è=ð
DMA_MemÜyBur¡_INC16
))

	)

317 
	#DMA_P”h”®Bur¡_SšgË
 ((
ušt32_t
)0x00000000)

	)

318 
	#DMA_P”h”®Bur¡_INC4
 ((
ušt32_t
)0x00200000)

	)

319 
	#DMA_P”h”®Bur¡_INC8
 ((
ušt32_t
)0x00400000)

	)

320 
	#DMA_P”h”®Bur¡_INC16
 ((
ušt32_t
)0x00600000)

	)

322 
	#IS_DMA_PERIPHERAL_BURST
(
BURST
è(((BURSTè=ð
DMA_P”h”®Bur¡_SšgË
) || \

323 ((
BURST
è=ð
DMA_P”h”®Bur¡_INC4
) || \

324 ((
BURST
è=ð
DMA_P”h”®Bur¡_INC8
) || \

325 ((
BURST
è=ð
DMA_P”h”®Bur¡_INC16
))

	)

334 
	#DMA_FIFOStus_Less1Qu¬‹rFuÎ
 ((
ušt32_t
)0x00000000 << 3)

	)

335 
	#DMA_FIFOStus_1Qu¬‹rFuÎ
 ((
ušt32_t
)0x00000001 << 3)

	)

336 
	#DMA_FIFOStus_H®fFuÎ
 ((
ušt32_t
)0x00000002 << 3)

	)

337 
	#DMA_FIFOStus_3Qu¬‹rsFuÎ
 ((
ušt32_t
)0x00000003 << 3)

	)

338 
	#DMA_FIFOStus_Em±y
 ((
ušt32_t
)0x00000004 << 3)

	)

339 
	#DMA_FIFOStus_FuÎ
 ((
ušt32_t
)0x00000005 << 3)

	)

341 
	#IS_DMA_FIFO_STATUS
(
STATUS
è(((STATUSè=ð
DMA_FIFOStus_Less1Qu¬‹rFuÎ
 ) || \

342 ((
STATUS
è=ð
DMA_FIFOStus_H®fFuÎ
) || \

343 ((
STATUS
è=ð
DMA_FIFOStus_1Qu¬‹rFuÎ
) || \

344 ((
STATUS
è=ð
DMA_FIFOStus_3Qu¬‹rsFuÎ
) || \

345 ((
STATUS
è=ð
DMA_FIFOStus_FuÎ
) || \

346 ((
STATUS
è=ð
DMA_FIFOStus_Em±y
))

	)

354 
	#DMA_FLAG_FEIF0
 ((
ušt32_t
)0x10800001)

	)

355 
	#DMA_FLAG_DMEIF0
 ((
ušt32_t
)0x10800004)

	)

356 
	#DMA_FLAG_TEIF0
 ((
ušt32_t
)0x10000008)

	)

357 
	#DMA_FLAG_HTIF0
 ((
ušt32_t
)0x10000010)

	)

358 
	#DMA_FLAG_TCIF0
 ((
ušt32_t
)0x10000020)

	)

359 
	#DMA_FLAG_FEIF1
 ((
ušt32_t
)0x10000040)

	)

360 
	#DMA_FLAG_DMEIF1
 ((
ušt32_t
)0x10000100)

	)

361 
	#DMA_FLAG_TEIF1
 ((
ušt32_t
)0x10000200)

	)

362 
	#DMA_FLAG_HTIF1
 ((
ušt32_t
)0x10000400)

	)

363 
	#DMA_FLAG_TCIF1
 ((
ušt32_t
)0x10000800)

	)

364 
	#DMA_FLAG_FEIF2
 ((
ušt32_t
)0x10010000)

	)

365 
	#DMA_FLAG_DMEIF2
 ((
ušt32_t
)0x10040000)

	)

366 
	#DMA_FLAG_TEIF2
 ((
ušt32_t
)0x10080000)

	)

367 
	#DMA_FLAG_HTIF2
 ((
ušt32_t
)0x10100000)

	)

368 
	#DMA_FLAG_TCIF2
 ((
ušt32_t
)0x10200000)

	)

369 
	#DMA_FLAG_FEIF3
 ((
ušt32_t
)0x10400000)

	)

370 
	#DMA_FLAG_DMEIF3
 ((
ušt32_t
)0x11000000)

	)

371 
	#DMA_FLAG_TEIF3
 ((
ušt32_t
)0x12000000)

	)

372 
	#DMA_FLAG_HTIF3
 ((
ušt32_t
)0x14000000)

	)

373 
	#DMA_FLAG_TCIF3
 ((
ušt32_t
)0x18000000)

	)

374 
	#DMA_FLAG_FEIF4
 ((
ušt32_t
)0x20000001)

	)

375 
	#DMA_FLAG_DMEIF4
 ((
ušt32_t
)0x20000004)

	)

376 
	#DMA_FLAG_TEIF4
 ((
ušt32_t
)0x20000008)

	)

377 
	#DMA_FLAG_HTIF4
 ((
ušt32_t
)0x20000010)

	)

378 
	#DMA_FLAG_TCIF4
 ((
ušt32_t
)0x20000020)

	)

379 
	#DMA_FLAG_FEIF5
 ((
ušt32_t
)0x20000040)

	)

380 
	#DMA_FLAG_DMEIF5
 ((
ušt32_t
)0x20000100)

	)

381 
	#DMA_FLAG_TEIF5
 ((
ušt32_t
)0x20000200)

	)

382 
	#DMA_FLAG_HTIF5
 ((
ušt32_t
)0x20000400)

	)

383 
	#DMA_FLAG_TCIF5
 ((
ušt32_t
)0x20000800)

	)

384 
	#DMA_FLAG_FEIF6
 ((
ušt32_t
)0x20010000)

	)

385 
	#DMA_FLAG_DMEIF6
 ((
ušt32_t
)0x20040000)

	)

386 
	#DMA_FLAG_TEIF6
 ((
ušt32_t
)0x20080000)

	)

387 
	#DMA_FLAG_HTIF6
 ((
ušt32_t
)0x20100000)

	)

388 
	#DMA_FLAG_TCIF6
 ((
ušt32_t
)0x20200000)

	)

389 
	#DMA_FLAG_FEIF7
 ((
ušt32_t
)0x20400000)

	)

390 
	#DMA_FLAG_DMEIF7
 ((
ušt32_t
)0x21000000)

	)

391 
	#DMA_FLAG_TEIF7
 ((
ušt32_t
)0x22000000)

	)

392 
	#DMA_FLAG_HTIF7
 ((
ušt32_t
)0x24000000)

	)

393 
	#DMA_FLAG_TCIF7
 ((
ušt32_t
)0x28000000)

	)

395 
	#IS_DMA_CLEAR_FLAG
(
FLAG
) ((((FLAG) & 0x30000000) != 0x30000000) && (((FLAG) & 0x30000000) != 0) && \

396 (((
FLAG
è& 0xC082F082è=ð0x00è&& ((FLAGè!ð0x00))

	)

398 
	#IS_DMA_GET_FLAG
(
FLAG
è(((FLAGè=ð
DMA_FLAG_TCIF0
è|| ((FLAGè=ð
DMA_FLAG_HTIF0
) || \

399 ((
FLAG
è=ð
DMA_FLAG_TEIF0
è|| ((FLAGè=ð
DMA_FLAG_DMEIF0
) || \

400 ((
FLAG
è=ð
DMA_FLAG_FEIF0
è|| ((FLAGè=ð
DMA_FLAG_TCIF1
) || \

401 ((
FLAG
è=ð
DMA_FLAG_HTIF1
è|| ((FLAGè=ð
DMA_FLAG_TEIF1
) || \

402 ((
FLAG
è=ð
DMA_FLAG_DMEIF1
è|| ((FLAGè=ð
DMA_FLAG_FEIF1
) || \

403 ((
FLAG
è=ð
DMA_FLAG_TCIF2
è|| ((FLAGè=ð
DMA_FLAG_HTIF2
) || \

404 ((
FLAG
è=ð
DMA_FLAG_TEIF2
è|| ((FLAGè=ð
DMA_FLAG_DMEIF2
) || \

405 ((
FLAG
è=ð
DMA_FLAG_FEIF2
è|| ((FLAGè=ð
DMA_FLAG_TCIF3
) || \

406 ((
FLAG
è=ð
DMA_FLAG_HTIF3
è|| ((FLAGè=ð
DMA_FLAG_TEIF3
) || \

407 ((
FLAG
è=ð
DMA_FLAG_DMEIF3
è|| ((FLAGè=ð
DMA_FLAG_FEIF3
) || \

408 ((
FLAG
è=ð
DMA_FLAG_TCIF4
è|| ((FLAGè=ð
DMA_FLAG_HTIF4
) || \

409 ((
FLAG
è=ð
DMA_FLAG_TEIF4
è|| ((FLAGè=ð
DMA_FLAG_DMEIF4
) || \

410 ((
FLAG
è=ð
DMA_FLAG_FEIF4
è|| ((FLAGè=ð
DMA_FLAG_TCIF5
) || \

411 ((
FLAG
è=ð
DMA_FLAG_HTIF5
è|| ((FLAGè=ð
DMA_FLAG_TEIF5
) || \

412 ((
FLAG
è=ð
DMA_FLAG_DMEIF5
è|| ((FLAGè=ð
DMA_FLAG_FEIF5
) || \

413 ((
FLAG
è=ð
DMA_FLAG_TCIF6
è|| ((FLAGè=ð
DMA_FLAG_HTIF6
) || \

414 ((
FLAG
è=ð
DMA_FLAG_TEIF6
è|| ((FLAGè=ð
DMA_FLAG_DMEIF6
) || \

415 ((
FLAG
è=ð
DMA_FLAG_FEIF6
è|| ((FLAGè=ð
DMA_FLAG_TCIF7
) || \

416 ((
FLAG
è=ð
DMA_FLAG_HTIF7
è|| ((FLAGè=ð
DMA_FLAG_TEIF7
) || \

417 ((
FLAG
è=ð
DMA_FLAG_DMEIF7
è|| ((FLAGè=ð
DMA_FLAG_FEIF7
))

	)

426 
	#DMA_IT_TC
 ((
ušt32_t
)0x00000010)

	)

427 
	#DMA_IT_HT
 ((
ušt32_t
)0x00000008)

	)

428 
	#DMA_IT_TE
 ((
ušt32_t
)0x00000004)

	)

429 
	#DMA_IT_DME
 ((
ušt32_t
)0x00000002)

	)

430 
	#DMA_IT_FE
 ((
ušt32_t
)0x00000080)

	)

432 
	#IS_DMA_CONFIG_IT
(
IT
è((((ITè& 0xFFFFFF61è=ð0x00è&& ((ITè!ð0x00))

	)

441 
	#DMA_IT_FEIF0
 ((
ušt32_t
)0x90000001)

	)

442 
	#DMA_IT_DMEIF0
 ((
ušt32_t
)0x10001004)

	)

443 
	#DMA_IT_TEIF0
 ((
ušt32_t
)0x10002008)

	)

444 
	#DMA_IT_HTIF0
 ((
ušt32_t
)0x10004010)

	)

445 
	#DMA_IT_TCIF0
 ((
ušt32_t
)0x10008020)

	)

446 
	#DMA_IT_FEIF1
 ((
ušt32_t
)0x90000040)

	)

447 
	#DMA_IT_DMEIF1
 ((
ušt32_t
)0x10001100)

	)

448 
	#DMA_IT_TEIF1
 ((
ušt32_t
)0x10002200)

	)

449 
	#DMA_IT_HTIF1
 ((
ušt32_t
)0x10004400)

	)

450 
	#DMA_IT_TCIF1
 ((
ušt32_t
)0x10008800)

	)

451 
	#DMA_IT_FEIF2
 ((
ušt32_t
)0x90010000)

	)

452 
	#DMA_IT_DMEIF2
 ((
ušt32_t
)0x10041000)

	)

453 
	#DMA_IT_TEIF2
 ((
ušt32_t
)0x10082000)

	)

454 
	#DMA_IT_HTIF2
 ((
ušt32_t
)0x10104000)

	)

455 
	#DMA_IT_TCIF2
 ((
ušt32_t
)0x10208000)

	)

456 
	#DMA_IT_FEIF3
 ((
ušt32_t
)0x90400000)

	)

457 
	#DMA_IT_DMEIF3
 ((
ušt32_t
)0x11001000)

	)

458 
	#DMA_IT_TEIF3
 ((
ušt32_t
)0x12002000)

	)

459 
	#DMA_IT_HTIF3
 ((
ušt32_t
)0x14004000)

	)

460 
	#DMA_IT_TCIF3
 ((
ušt32_t
)0x18008000)

	)

461 
	#DMA_IT_FEIF4
 ((
ušt32_t
)0xA0000001)

	)

462 
	#DMA_IT_DMEIF4
 ((
ušt32_t
)0x20001004)

	)

463 
	#DMA_IT_TEIF4
 ((
ušt32_t
)0x20002008)

	)

464 
	#DMA_IT_HTIF4
 ((
ušt32_t
)0x20004010)

	)

465 
	#DMA_IT_TCIF4
 ((
ušt32_t
)0x20008020)

	)

466 
	#DMA_IT_FEIF5
 ((
ušt32_t
)0xA0000040)

	)

467 
	#DMA_IT_DMEIF5
 ((
ušt32_t
)0x20001100)

	)

468 
	#DMA_IT_TEIF5
 ((
ušt32_t
)0x20002200)

	)

469 
	#DMA_IT_HTIF5
 ((
ušt32_t
)0x20004400)

	)

470 
	#DMA_IT_TCIF5
 ((
ušt32_t
)0x20008800)

	)

471 
	#DMA_IT_FEIF6
 ((
ušt32_t
)0xA0010000)

	)

472 
	#DMA_IT_DMEIF6
 ((
ušt32_t
)0x20041000)

	)

473 
	#DMA_IT_TEIF6
 ((
ušt32_t
)0x20082000)

	)

474 
	#DMA_IT_HTIF6
 ((
ušt32_t
)0x20104000)

	)

475 
	#DMA_IT_TCIF6
 ((
ušt32_t
)0x20208000)

	)

476 
	#DMA_IT_FEIF7
 ((
ušt32_t
)0xA0400000)

	)

477 
	#DMA_IT_DMEIF7
 ((
ušt32_t
)0x21001000)

	)

478 
	#DMA_IT_TEIF7
 ((
ušt32_t
)0x22002000)

	)

479 
	#DMA_IT_HTIF7
 ((
ušt32_t
)0x24004000)

	)

480 
	#DMA_IT_TCIF7
 ((
ušt32_t
)0x28008000)

	)

482 
	#IS_DMA_CLEAR_IT
(
IT
) ((((IT) & 0x30000000) != 0x30000000) && \

483 (((
IT
) & 0x30000000) != 0) && ((IT) != 0x00) && \

484 (((
IT
è& 0x40820082è=ð0x00))

	)

486 
	#IS_DMA_GET_IT
(
IT
è(((ITè=ð
DMA_IT_TCIF0
è|| ((ITè=ð
DMA_IT_HTIF0
) || \

487 ((
IT
è=ð
DMA_IT_TEIF0
è|| ((ITè=ð
DMA_IT_DMEIF0
) || \

488 ((
IT
è=ð
DMA_IT_FEIF0
è|| ((ITè=ð
DMA_IT_TCIF1
) || \

489 ((
IT
è=ð
DMA_IT_HTIF1
è|| ((ITè=ð
DMA_IT_TEIF1
) || \

490 ((
IT
è=ð
DMA_IT_DMEIF1
)|| ((ITè=ð
DMA_IT_FEIF1
) || \

491 ((
IT
è=ð
DMA_IT_TCIF2
è|| ((ITè=ð
DMA_IT_HTIF2
) || \

492 ((
IT
è=ð
DMA_IT_TEIF2
è|| ((ITè=ð
DMA_IT_DMEIF2
) || \

493 ((
IT
è=ð
DMA_IT_FEIF2
è|| ((ITè=ð
DMA_IT_TCIF3
) || \

494 ((
IT
è=ð
DMA_IT_HTIF3
è|| ((ITè=ð
DMA_IT_TEIF3
) || \

495 ((
IT
è=ð
DMA_IT_DMEIF3
)|| ((ITè=ð
DMA_IT_FEIF3
) || \

496 ((
IT
è=ð
DMA_IT_TCIF4
è|| ((ITè=ð
DMA_IT_HTIF4
) || \

497 ((
IT
è=ð
DMA_IT_TEIF4
è|| ((ITè=ð
DMA_IT_DMEIF4
) || \

498 ((
IT
è=ð
DMA_IT_FEIF4
è|| ((ITè=ð
DMA_IT_TCIF5
) || \

499 ((
IT
è=ð
DMA_IT_HTIF5
è|| ((ITè=ð
DMA_IT_TEIF5
) || \

500 ((
IT
è=ð
DMA_IT_DMEIF5
)|| ((ITè=ð
DMA_IT_FEIF5
) || \

501 ((
IT
è=ð
DMA_IT_TCIF6
è|| ((ITè=ð
DMA_IT_HTIF6
) || \

502 ((
IT
è=ð
DMA_IT_TEIF6
è|| ((ITè=ð
DMA_IT_DMEIF6
) || \

503 ((
IT
è=ð
DMA_IT_FEIF6
è|| ((ITè=ð
DMA_IT_TCIF7
) || \

504 ((
IT
è=ð
DMA_IT_HTIF7
è|| ((ITè=ð
DMA_IT_TEIF7
) || \

505 ((
IT
è=ð
DMA_IT_DMEIF7
)|| ((ITè=ð
DMA_IT_FEIF7
))

	)

514 
	#DMA_PINCOS_Psize
 ((
ušt32_t
)0x00000000)

	)

515 
	#DMA_PINCOS_WÜdAligÃd
 ((
ušt32_t
)0x00008000)

	)

517 
	#IS_DMA_PINCOS_SIZE
(
SIZE
è(((SIZEè=ð
DMA_PINCOS_Psize
) || \

518 ((
SIZE
è=ð
DMA_PINCOS_WÜdAligÃd
))

	)

527 
	#DMA_FlowCŒl_MemÜy
 ((
ušt32_t
)0x00000000)

	)

528 
	#DMA_FlowCŒl_P”h”®
 ((
ušt32_t
)0x00000020)

	)

530 
	#IS_DMA_FLOW_CTRL
(
CTRL
è(((CTRLè=ð
DMA_FlowCŒl_MemÜy
) || \

531 ((
CTRL
è=ð
DMA_FlowCŒl_P”h”®
))

	)

540 
	#DMA_MemÜy_0
 ((
ušt32_t
)0x00000000)

	)

541 
	#DMA_MemÜy_1
 ((
ušt32_t
)0x00080000)

	)

543 
	#IS_DMA_CURRENT_MEM
(
MEM
è(((MEMè=ð
DMA_MemÜy_0
è|| ((MEMè=ð
DMA_MemÜy_1
))

	)

556 
DMA_DeIn™
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
);

559 
DMA_In™
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
DMA_In™Ty³Def
* 
DMA_In™SŒuù
);

560 
DMA_SŒuùIn™
(
DMA_In™Ty³Def
* 
DMA_In™SŒuù
);

561 
DMA_Cmd
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
FunùiÚ®S‹
 
NewS‹
);

564 
DMA_P”hIncOff£tSizeCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_Pšcos
);

565 
DMA_FlowCÚŒÞËrCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_FlowCŒl
);

568 
DMA_S‘Cu¼D©aCouÁ”
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt16_t
 
CouÁ”
);

569 
ušt16_t
 
DMA_G‘Cu¼D©aCouÁ”
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
);

572 
DMA_DoubËBufãrModeCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
MemÜy1Ba£Addr
,

573 
ušt32_t
 
DMA_Cu¼’tMemÜy
);

574 
DMA_DoubËBufãrModeCmd
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
FunùiÚ®S‹
 
NewS‹
);

575 
DMA_MemÜyT¬g‘CÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
MemÜyBa£Addr
,

576 
ušt32_t
 
DMA_MemÜyT¬g‘
);

577 
ušt32_t
 
DMA_G‘Cu¼’tMemÜyT¬g‘
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
);

580 
FunùiÚ®S‹
 
DMA_G‘CmdStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
);

581 
ušt32_t
 
DMA_G‘FIFOStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
);

582 
FÏgStus
 
DMA_G‘FÏgStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_FLAG
);

583 
DMA_CË¬FÏg
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_FLAG
);

584 
DMA_ITCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_IT
, 
FunùiÚ®S‹
 
NewS‹
);

585 
ITStus
 
DMA_G‘ITStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_IT
);

586 
DMA_CË¬ITP’dšgB™
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_IT
);

588 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STE858~1.H

24 #iâdeà
__STM32F4xx_RTC_H


25 
	#__STM32F4xx_RTC_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f4xx.h
"

49 
ušt32_t
 
RTC_HourFÜm©
;

52 
ušt32_t
 
RTC_AsynchP»div
;

55 
ušt32_t
 
RTC_SynchP»div
;

57 } 
	tRTC_In™Ty³Def
;

64 
ušt8_t
 
RTC_Hours
;

69 
ušt8_t
 
RTC_Mšu‹s
;

72 
ušt8_t
 
RTC_SecÚds
;

75 
ušt8_t
 
RTC_H12
;

77 } 
	tRTC_TimeTy³Def
;

84 
ušt8_t
 
RTC_W“kDay
;

87 
ušt8_t
 
RTC_MÚth
;

90 
ušt8_t
 
RTC_D©e
;

93 
ušt8_t
 
RTC_Y—r
;

95 } 
	tRTC_D©eTy³Def
;

102 
RTC_TimeTy³Def
 
RTC_AÏrmTime
;

104 
ušt32_t
 
RTC_AÏrmMask
;

107 
ušt32_t
 
RTC_AÏrmD©eW“kDayS–
;

110 
ušt8_t
 
RTC_AÏrmD©eW“kDay
;

115 } 
	tRTC_AÏrmTy³Def
;

127 
	#RTC_HourFÜm©_24
 ((
ušt32_t
)0x00000000)

	)

128 
	#RTC_HourFÜm©_12
 ((
ušt32_t
)0x00000040)

	)

129 
	#IS_RTC_HOUR_FORMAT
(
FORMAT
è(((FORMATè=ð
RTC_HourFÜm©_12
) || \

130 ((
FORMAT
è=ð
RTC_HourFÜm©_24
))

	)

138 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
è((PREDIVè<ð0x7F)

	)

148 
	#IS_RTC_SYNCH_PREDIV
(
PREDIV
è((PREDIVè<ð0x7FFF)

	)

157 
	#IS_RTC_HOUR12
(
HOUR
è(((HOURè> 0è&& ((HOURè<ð12))

	)

158 
	#IS_RTC_HOUR24
(
HOUR
è((HOURè<ð23)

	)

159 
	#IS_RTC_MINUTES
(
MINUTES
è((MINUTESè<ð59)

	)

160 
	#IS_RTC_SECONDS
(
SECONDS
è((SECONDSè<ð59)

	)

169 
	#RTC_H12_AM
 ((
ušt8_t
)0x00)

	)

170 
	#RTC_H12_PM
 ((
ušt8_t
)0x40)

	)

171 
	#IS_RTC_H12
(
PM
è(((PMè=ð
RTC_H12_AM
è|| ((PMè=ð
RTC_H12_PM
))

	)

180 
	#IS_RTC_YEAR
(
YEAR
è((YEARè<ð99)

	)

191 
	#RTC_MÚth_Jªu¬y
 ((
ušt8_t
)0x01)

	)

192 
	#RTC_MÚth_Febru¬y
 ((
ušt8_t
)0x02)

	)

193 
	#RTC_MÚth_M¬ch
 ((
ušt8_t
)0x03)

	)

194 
	#RTC_MÚth_A´ž
 ((
ušt8_t
)0x04)

	)

195 
	#RTC_MÚth_May
 ((
ušt8_t
)0x05)

	)

196 
	#RTC_MÚth_JuÃ
 ((
ušt8_t
)0x06)

	)

197 
	#RTC_MÚth_July
 ((
ušt8_t
)0x07)

	)

198 
	#RTC_MÚth_Augu¡
 ((
ušt8_t
)0x08)

	)

199 
	#RTC_MÚth_S•‹mb”
 ((
ušt8_t
)0x09)

	)

200 
	#RTC_MÚth_Oùob”
 ((
ušt8_t
)0x10)

	)

201 
	#RTC_MÚth_Novemb”
 ((
ušt8_t
)0x11)

	)

202 
	#RTC_MÚth_Deûmb”
 ((
ušt8_t
)0x12)

	)

203 
	#IS_RTC_MONTH
(
MONTH
è(((MONTHè>ð1è&& ((MONTHè<ð12))

	)

204 
	#IS_RTC_DATE
(
DATE
è(((DATEè>ð1è&& ((DATEè<ð31))

	)

214 
	#RTC_W“kday_MÚday
 ((
ušt8_t
)0x01)

	)

215 
	#RTC_W“kday_Tuesday
 ((
ušt8_t
)0x02)

	)

216 
	#RTC_W“kday_WedÃsday
 ((
ušt8_t
)0x03)

	)

217 
	#RTC_W“kday_Thursday
 ((
ušt8_t
)0x04)

	)

218 
	#RTC_W“kday_Friday
 ((
ušt8_t
)0x05)

	)

219 
	#RTC_W“kday_S©urday
 ((
ušt8_t
)0x06)

	)

220 
	#RTC_W“kday_Sunday
 ((
ušt8_t
)0x07)

	)

221 
	#IS_RTC_WEEKDAY
(
WEEKDAY
è(((WEEKDAYè=ð
RTC_W“kday_MÚday
) || \

222 ((
WEEKDAY
è=ð
RTC_W“kday_Tuesday
) || \

223 ((
WEEKDAY
è=ð
RTC_W“kday_WedÃsday
) || \

224 ((
WEEKDAY
è=ð
RTC_W“kday_Thursday
) || \

225 ((
WEEKDAY
è=ð
RTC_W“kday_Friday
) || \

226 ((
WEEKDAY
è=ð
RTC_W“kday_S©urday
) || \

227 ((
WEEKDAY
è=ð
RTC_W“kday_Sunday
))

	)

236 
	#IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
DATE
è(((DATEè> 0è&& ((DATEè<ð31))

	)

237 
	#IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
WEEKDAY
è(((WEEKDAYè=ð
RTC_W“kday_MÚday
) || \

238 ((
WEEKDAY
è=ð
RTC_W“kday_Tuesday
) || \

239 ((
WEEKDAY
è=ð
RTC_W“kday_WedÃsday
) || \

240 ((
WEEKDAY
è=ð
RTC_W“kday_Thursday
) || \

241 ((
WEEKDAY
è=ð
RTC_W“kday_Friday
) || \

242 ((
WEEKDAY
è=ð
RTC_W“kday_S©urday
) || \

243 ((
WEEKDAY
è=ð
RTC_W“kday_Sunday
))

	)

253 
	#RTC_AÏrmD©eW“kDayS–_D©e
 ((
ušt32_t
)0x00000000)

	)

254 
	#RTC_AÏrmD©eW“kDayS–_W“kDay
 ((
ušt32_t
)0x40000000)

	)

256 
	#IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
SEL
è(((SELè=ð
RTC_AÏrmD©eW“kDayS–_D©e
) || \

257 ((
SEL
è=ð
RTC_AÏrmD©eW“kDayS–_W“kDay
))

	)

267 
	#RTC_AÏrmMask_NÚe
 ((
ušt32_t
)0x00000000)

	)

268 
	#RTC_AÏrmMask_D©eW“kDay
 ((
ušt32_t
)0x80000000)

	)

269 
	#RTC_AÏrmMask_Hours
 ((
ušt32_t
)0x00800000)

	)

270 
	#RTC_AÏrmMask_Mšu‹s
 ((
ušt32_t
)0x00008000)

	)

271 
	#RTC_AÏrmMask_SecÚds
 ((
ušt32_t
)0x00000080)

	)

272 
	#RTC_AÏrmMask_AÎ
 ((
ušt32_t
)0x80808080)

	)

273 
	#IS_ALARM_MASK
(
MASK
è(((MASKè& 0x7F7F7F7Fè=ð(
ušt32_t
)
RESET
)

	)

282 
	#RTC_AÏrm_A
 ((
ušt32_t
)0x00000100)

	)

283 
	#RTC_AÏrm_B
 ((
ušt32_t
)0x00000200)

	)

284 
	#IS_RTC_ALARM
(
ALARM
è(((ALARMè=ð
RTC_AÏrm_A
è|| ((ALARMè=ð
RTC_AÏrm_B
))

	)

285 
	#IS_RTC_CMD_ALARM
(
ALARM
è(((ALARMè& (
RTC_AÏrm_A
 | 
RTC_AÏrm_B
)è!ð(
ušt32_t
)
RESET
)

	)

294 
	#RTC_AÏrmSubSecÚdMask_AÎ
 ((
ušt32_t
)0x00000000è

	)

297 
	#RTC_AÏrmSubSecÚdMask_SS14_1
 ((
ušt32_t
)0x01000000è

	)

299 
	#RTC_AÏrmSubSecÚdMask_SS14_2
 ((
ušt32_t
)0x02000000è

	)

301 
	#RTC_AÏrmSubSecÚdMask_SS14_3
 ((
ušt32_t
)0x03000000è

	)

303 
	#RTC_AÏrmSubSecÚdMask_SS14_4
 ((
ušt32_t
)0x04000000è

	)

305 
	#RTC_AÏrmSubSecÚdMask_SS14_5
 ((
ušt32_t
)0x05000000è

	)

307 
	#RTC_AÏrmSubSecÚdMask_SS14_6
 ((
ušt32_t
)0x06000000è

	)

309 
	#RTC_AÏrmSubSecÚdMask_SS14_7
 ((
ušt32_t
)0x07000000è

	)

311 
	#RTC_AÏrmSubSecÚdMask_SS14_8
 ((
ušt32_t
)0x08000000è

	)

313 
	#RTC_AÏrmSubSecÚdMask_SS14_9
 ((
ušt32_t
)0x09000000è

	)

315 
	#RTC_AÏrmSubSecÚdMask_SS14_10
 ((
ušt32_t
)0x0A000000è

	)

317 
	#RTC_AÏrmSubSecÚdMask_SS14_11
 ((
ušt32_t
)0x0B000000è

	)

319 
	#RTC_AÏrmSubSecÚdMask_SS14_12
 ((
ušt32_t
)0x0C000000è

	)

321 
	#RTC_AÏrmSubSecÚdMask_SS14_13
 ((
ušt32_t
)0x0D000000è

	)

323 
	#RTC_AÏrmSubSecÚdMask_SS14
 ((
ušt32_t
)0x0E000000è

	)

325 
	#RTC_AÏrmSubSecÚdMask_NÚe
 ((
ušt32_t
)0x0F000000è

	)

327 
	#IS_RTC_ALARM_SUB_SECOND_MASK
(
MASK
è(((MASKè=ð
RTC_AÏrmSubSecÚdMask_AÎ
) || \

328 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_1
) || \

329 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_2
) || \

330 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_3
) || \

331 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_4
) || \

332 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_5
) || \

333 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_6
) || \

334 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_7
) || \

335 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_8
) || \

336 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_9
) || \

337 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_10
) || \

338 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_11
) || \

339 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_12
) || \

340 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14_13
) || \

341 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_SS14
) || \

342 ((
MASK
è=ð
RTC_AÏrmSubSecÚdMask_NÚe
))

	)

351 
	#IS_RTC_ALARM_SUB_SECOND_VALUE
(
VALUE
è((VALUEè<ð0x00007FFF)

	)

360 
	#RTC_WakeUpClock_RTCCLK_Div16
 ((
ušt32_t
)0x00000000)

	)

361 
	#RTC_WakeUpClock_RTCCLK_Div8
 ((
ušt32_t
)0x00000001)

	)

362 
	#RTC_WakeUpClock_RTCCLK_Div4
 ((
ušt32_t
)0x00000002)

	)

363 
	#RTC_WakeUpClock_RTCCLK_Div2
 ((
ušt32_t
)0x00000003)

	)

364 
	#RTC_WakeUpClock_CK_SPRE_16b™s
 ((
ušt32_t
)0x00000004)

	)

365 
	#RTC_WakeUpClock_CK_SPRE_17b™s
 ((
ušt32_t
)0x00000006)

	)

366 
	#IS_RTC_WAKEUP_CLOCK
(
CLOCK
è(((CLOCKè=ð
RTC_WakeUpClock_RTCCLK_Div16
) || \

367 ((
CLOCK
è=ð
RTC_WakeUpClock_RTCCLK_Div8
) || \

368 ((
CLOCK
è=ð
RTC_WakeUpClock_RTCCLK_Div4
) || \

369 ((
CLOCK
è=ð
RTC_WakeUpClock_RTCCLK_Div2
) || \

370 ((
CLOCK
è=ð
RTC_WakeUpClock_CK_SPRE_16b™s
) || \

371 ((
CLOCK
è=ð
RTC_WakeUpClock_CK_SPRE_17b™s
))

	)

372 
	#IS_RTC_WAKEUP_COUNTER
(
COUNTER
è((COUNTERè<ð0xFFFF)

	)

380 
	#RTC_TimeSmpEdge_Risšg
 ((
ušt32_t
)0x00000000)

	)

381 
	#RTC_TimeSmpEdge_F®lšg
 ((
ušt32_t
)0x00000008)

	)

382 
	#IS_RTC_TIMESTAMP_EDGE
(
EDGE
è(((EDGEè=ð
RTC_TimeSmpEdge_Risšg
) || \

383 ((
EDGE
è=ð
RTC_TimeSmpEdge_F®lšg
))

	)

391 
	#RTC_Ouut_Di§bË
 ((
ušt32_t
)0x00000000)

	)

392 
	#RTC_Ouut_AÏrmA
 ((
ušt32_t
)0x00200000)

	)

393 
	#RTC_Ouut_AÏrmB
 ((
ušt32_t
)0x00400000)

	)

394 
	#RTC_Ouut_WakeUp
 ((
ušt32_t
)0x00600000)

	)

396 
	#IS_RTC_OUTPUT
(
OUTPUT
è(((OUTPUTè=ð
RTC_Ouut_Di§bË
) || \

397 ((
OUTPUT
è=ð
RTC_Ouut_AÏrmA
) || \

398 ((
OUTPUT
è=ð
RTC_Ouut_AÏrmB
) || \

399 ((
OUTPUT
è=ð
RTC_Ouut_WakeUp
))

	)

408 
	#RTC_OuutPÞ¬™y_High
 ((
ušt32_t
)0x00000000)

	)

409 
	#RTC_OuutPÞ¬™y_Low
 ((
ušt32_t
)0x00100000)

	)

410 
	#IS_RTC_OUTPUT_POL
(
POL
è(((POLè=ð
RTC_OuutPÞ¬™y_High
) || \

411 ((
POL
è=ð
RTC_OuutPÞ¬™y_Low
))

	)

420 
	#RTC_C®ibSign_Pos™ive
 ((
ušt32_t
)0x00000000)

	)

421 
	#RTC_C®ibSign_Neg©ive
 ((
ušt32_t
)0x00000080)

	)

422 
	#IS_RTC_CALIB_SIGN
(
SIGN
è(((SIGNè=ð
RTC_C®ibSign_Pos™ive
) || \

423 ((
SIGN
è=ð
RTC_C®ibSign_Neg©ive
))

	)

424 
	#IS_RTC_CALIB_VALUE
(
VALUE
è((VALUEè< 0x20)

	)

433 
	#RTC_C®ibOuut_512Hz
 ((
ušt32_t
)0x00000000)

	)

434 
	#RTC_C®ibOuut_1Hz
 ((
ušt32_t
)0x00080000)

	)

435 
	#IS_RTC_CALIB_OUTPUT
(
OUTPUT
è(((OUTPUTè=ð
RTC_C®ibOuut_512Hz
) || \

436 ((
OUTPUT
è=ð
RTC_C®ibOuut_1Hz
))

	)

444 
	#RTC_SmoÙhC®ibP”iod_32£c
 ((
ušt32_t
)0x00000000è

	)

446 
	#RTC_SmoÙhC®ibP”iod_16£c
 ((
ušt32_t
)0x00002000è

	)

448 
	#RTC_SmoÙhC®ibP”iod_8£c
 ((
ušt32_t
)0x00004000è

	)

450 
	#IS_RTC_SMOOTH_CALIB_PERIOD
(
PERIOD
è(((PERIODè=ð
RTC_SmoÙhC®ibP”iod_32£c
) || \

451 ((
PERIOD
è=ð
RTC_SmoÙhC®ibP”iod_16£c
) || \

452 ((
PERIOD
è=ð
RTC_SmoÙhC®ibP”iod_8£c
))

	)

461 
	#RTC_SmoÙhC®ibPlusPul£s_S‘
 ((
ušt32_t
)0x00008000è

	)

464 
	#RTC_SmoÙhC®ibPlusPul£s_Re£t
 ((
ušt32_t
)0x00000000è

	)

466 
	#IS_RTC_SMOOTH_CALIB_PLUS
(
PLUS
è(((PLUSè=ð
RTC_SmoÙhC®ibPlusPul£s_S‘
) || \

467 ((
PLUS
è=ð
RTC_SmoÙhC®ibPlusPul£s_Re£t
))

	)

476 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
VALUE
è((VALUEè<ð0x000001FF)

	)

485 
	#RTC_DayLightSavšg_SUB1H
 ((
ušt32_t
)0x00020000)

	)

486 
	#RTC_DayLightSavšg_ADD1H
 ((
ušt32_t
)0x00010000)

	)

487 
	#IS_RTC_DAYLIGHT_SAVING
(
SAVE
è(((SAVEè=ð
RTC_DayLightSavšg_SUB1H
) || \

488 ((
SAVE
è=ð
RTC_DayLightSavšg_ADD1H
))

	)

490 
	#RTC_StÜeO³¿tiÚ_Re£t
 ((
ušt32_t
)0x00000000)

	)

491 
	#RTC_StÜeO³¿tiÚ_S‘
 ((
ušt32_t
)0x00040000)

	)

492 
	#IS_RTC_STORE_OPERATION
(
OPERATION
è(((OPERATIONè=ð
RTC_StÜeO³¿tiÚ_Re£t
) || \

493 ((
OPERATION
è=ð
RTC_StÜeO³¿tiÚ_S‘
))

	)

501 
	#RTC_Tam³rTrigg”_RisšgEdge
 ((
ušt32_t
)0x00000000)

	)

502 
	#RTC_Tam³rTrigg”_F®lšgEdge
 ((
ušt32_t
)0x00000001)

	)

503 
	#RTC_Tam³rTrigg”_LowLev–
 ((
ušt32_t
)0x00000000)

	)

504 
	#RTC_Tam³rTrigg”_HighLev–
 ((
ušt32_t
)0x00000001)

	)

505 
	#IS_RTC_TAMPER_TRIGGER
(
TRIGGER
è(((TRIGGERè=ð
RTC_Tam³rTrigg”_RisšgEdge
) || \

506 ((
TRIGGER
è=ð
RTC_Tam³rTrigg”_F®lšgEdge
) || \

507 ((
TRIGGER
è=ð
RTC_Tam³rTrigg”_LowLev–
) || \

508 ((
TRIGGER
è=ð
RTC_Tam³rTrigg”_HighLev–
))

	)

517 
	#RTC_Tam³rFž‹r_Di§bË
 ((
ušt32_t
)0x00000000è

	)

519 
	#RTC_Tam³rFž‹r_2Sam¶e
 ((
ušt32_t
)0x00000800è

	)

521 
	#RTC_Tam³rFž‹r_4Sam¶e
 ((
ušt32_t
)0x00001000è

	)

523 
	#RTC_Tam³rFž‹r_8Sam¶e
 ((
ušt32_t
)0x00001800è

	)

525 
	#IS_RTC_TAMPER_FILTER
(
FILTER
è(((FILTERè=ð
RTC_Tam³rFž‹r_Di§bË
) || \

526 ((
FILTER
è=ð
RTC_Tam³rFž‹r_2Sam¶e
) || \

527 ((
FILTER
è=ð
RTC_Tam³rFž‹r_4Sam¶e
) || \

528 ((
FILTER
è=ð
RTC_Tam³rFž‹r_8Sam¶e
))

	)

536 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div32768
 ((
ušt32_t
)0x00000000è

	)

538 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div16384
 ((
ušt32_t
)0x000000100è

	)

540 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div8192
 ((
ušt32_t
)0x00000200è

	)

542 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div4096
 ((
ušt32_t
)0x00000300è

	)

544 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div2048
 ((
ušt32_t
)0x00000400è

	)

546 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div1024
 ((
ušt32_t
)0x00000500è

	)

548 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div512
 ((
ušt32_t
)0x00000600è

	)

550 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div256
 ((
ušt32_t
)0x00000700è

	)

552 
	#IS_RTC_TAMPER_SAMPLING_FREQ
(
FREQ
è(((FREQè==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div32768
) || \

553 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div16384
) || \

554 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div8192
) || \

555 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div4096
) || \

556 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div2048
) || \

557 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div1024
) || \

558 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div512
) || \

559 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div256
))

	)

568 
	#RTC_Tam³rP»ch¬geDu¿tiÚ_1RTCCLK
 ((
ušt32_t
)0x00000000è

	)

570 
	#RTC_Tam³rP»ch¬geDu¿tiÚ_2RTCCLK
 ((
ušt32_t
)0x00002000è

	)

572 
	#RTC_Tam³rP»ch¬geDu¿tiÚ_4RTCCLK
 ((
ušt32_t
)0x00004000è

	)

574 
	#RTC_Tam³rP»ch¬geDu¿tiÚ_8RTCCLK
 ((
ušt32_t
)0x00006000è

	)

577 
	#IS_RTC_TAMPER_PRECHARGE_DURATION
(
DURATION
è(((DURATIONè=ð
RTC_Tam³rP»ch¬geDu¿tiÚ_1RTCCLK
) || \

578 ((
DURATION
è=ð
RTC_Tam³rP»ch¬geDu¿tiÚ_2RTCCLK
) || \

579 ((
DURATION
è=ð
RTC_Tam³rP»ch¬geDu¿tiÚ_4RTCCLK
) || \

580 ((
DURATION
è=ð
RTC_Tam³rP»ch¬geDu¿tiÚ_8RTCCLK
))

	)

588 
	#RTC_Tam³r_1
 
RTC_TAFCR_TAMP1E


	)

589 
	#IS_RTC_TAMPER
(
TAMPER
è(((TAMPERè=ð
RTC_Tam³r_1
))

	)

598 
	#RTC_Tam³rPš_PC13
 ((
ušt32_t
)0x00000000)

	)

599 
	#RTC_Tam³rPš_PI8
 ((
ušt32_t
)0x00010000)

	)

600 
	#IS_RTC_TAMPER_PIN
(
PIN
è(((PINè=ð
RTC_Tam³rPš_PC13
) || \

601 ((
PIN
è=ð
RTC_Tam³rPš_PI8
))

	)

609 
	#RTC_TimeSmpPš_PC13
 ((
ušt32_t
)0x00000000)

	)

610 
	#RTC_TimeSmpPš_PI8
 ((
ušt32_t
)0x00020000)

	)

611 
	#IS_RTC_TIMESTAMP_PIN
(
PIN
è(((PINè=ð
RTC_TimeSmpPš_PC13
) || \

612 ((
PIN
è=ð
RTC_TimeSmpPš_PI8
))

	)

620 
	#RTC_OuutTy³_O³nD¿š
 ((
ušt32_t
)0x00000000)

	)

621 
	#RTC_OuutTy³_PushPuÎ
 ((
ušt32_t
)0x00040000)

	)

622 
	#IS_RTC_OUTPUT_TYPE
(
TYPE
è(((TYPEè=ð
RTC_OuutTy³_O³nD¿š
) || \

623 ((
TYPE
è=ð
RTC_OuutTy³_PushPuÎ
))

	)

632 
	#RTC_ShiáAdd1S_Re£t
 ((
ušt32_t
)0x00000000)

	)

633 
	#RTC_ShiáAdd1S_S‘
 ((
ušt32_t
)0x80000000)

	)

634 
	#IS_RTC_SHIFT_ADD1S
(
SEL
è(((SELè=ð
RTC_ShiáAdd1S_Re£t
) || \

635 ((
SEL
è=ð
RTC_ShiáAdd1S_S‘
))

	)

643 
	#IS_RTC_SHIFT_SUBFS
(
FS
è((FSè<ð0x00007FFF)

	)

653 
	#RTC_BKP_DR0
 ((
ušt32_t
)0x00000000)

	)

654 
	#RTC_BKP_DR1
 ((
ušt32_t
)0x00000001)

	)

655 
	#RTC_BKP_DR2
 ((
ušt32_t
)0x00000002)

	)

656 
	#RTC_BKP_DR3
 ((
ušt32_t
)0x00000003)

	)

657 
	#RTC_BKP_DR4
 ((
ušt32_t
)0x00000004)

	)

658 
	#RTC_BKP_DR5
 ((
ušt32_t
)0x00000005)

	)

659 
	#RTC_BKP_DR6
 ((
ušt32_t
)0x00000006)

	)

660 
	#RTC_BKP_DR7
 ((
ušt32_t
)0x00000007)

	)

661 
	#RTC_BKP_DR8
 ((
ušt32_t
)0x00000008)

	)

662 
	#RTC_BKP_DR9
 ((
ušt32_t
)0x00000009)

	)

663 
	#RTC_BKP_DR10
 ((
ušt32_t
)0x0000000A)

	)

664 
	#RTC_BKP_DR11
 ((
ušt32_t
)0x0000000B)

	)

665 
	#RTC_BKP_DR12
 ((
ušt32_t
)0x0000000C)

	)

666 
	#RTC_BKP_DR13
 ((
ušt32_t
)0x0000000D)

	)

667 
	#RTC_BKP_DR14
 ((
ušt32_t
)0x0000000E)

	)

668 
	#RTC_BKP_DR15
 ((
ušt32_t
)0x0000000F)

	)

669 
	#RTC_BKP_DR16
 ((
ušt32_t
)0x00000010)

	)

670 
	#RTC_BKP_DR17
 ((
ušt32_t
)0x00000011)

	)

671 
	#RTC_BKP_DR18
 ((
ušt32_t
)0x00000012)

	)

672 
	#RTC_BKP_DR19
 ((
ušt32_t
)0x00000013)

	)

673 
	#IS_RTC_BKP
(
BKP
è(((BKPè=ð
RTC_BKP_DR0
) || \

674 ((
BKP
è=ð
RTC_BKP_DR1
) || \

675 ((
BKP
è=ð
RTC_BKP_DR2
) || \

676 ((
BKP
è=ð
RTC_BKP_DR3
) || \

677 ((
BKP
è=ð
RTC_BKP_DR4
) || \

678 ((
BKP
è=ð
RTC_BKP_DR5
) || \

679 ((
BKP
è=ð
RTC_BKP_DR6
) || \

680 ((
BKP
è=ð
RTC_BKP_DR7
) || \

681 ((
BKP
è=ð
RTC_BKP_DR8
) || \

682 ((
BKP
è=ð
RTC_BKP_DR9
) || \

683 ((
BKP
è=ð
RTC_BKP_DR10
) || \

684 ((
BKP
è=ð
RTC_BKP_DR11
) || \

685 ((
BKP
è=ð
RTC_BKP_DR12
) || \

686 ((
BKP
è=ð
RTC_BKP_DR13
) || \

687 ((
BKP
è=ð
RTC_BKP_DR14
) || \

688 ((
BKP
è=ð
RTC_BKP_DR15
) || \

689 ((
BKP
è=ð
RTC_BKP_DR16
) || \

690 ((
BKP
è=ð
RTC_BKP_DR17
) || \

691 ((
BKP
è=ð
RTC_BKP_DR18
) || \

692 ((
BKP
è=ð
RTC_BKP_DR19
))

	)

700 
	#RTC_FÜm©_BIN
 ((
ušt32_t
)0x000000000)

	)

701 
	#RTC_FÜm©_BCD
 ((
ušt32_t
)0x000000001)

	)

702 
	#IS_RTC_FORMAT
(
FORMAT
è(((FORMATè=ð
RTC_FÜm©_BIN
è|| ((FORMATè=ð
RTC_FÜm©_BCD
))

	)

711 
	#RTC_FLAG_RECALPF
 ((
ušt32_t
)0x00010000)

	)

712 
	#RTC_FLAG_TAMP1F
 ((
ušt32_t
)0x00002000)

	)

713 
	#RTC_FLAG_TSOVF
 ((
ušt32_t
)0x00001000)

	)

714 
	#RTC_FLAG_TSF
 ((
ušt32_t
)0x00000800)

	)

715 
	#RTC_FLAG_WUTF
 ((
ušt32_t
)0x00000400)

	)

716 
	#RTC_FLAG_ALRBF
 ((
ušt32_t
)0x00000200)

	)

717 
	#RTC_FLAG_ALRAF
 ((
ušt32_t
)0x00000100)

	)

718 
	#RTC_FLAG_INITF
 ((
ušt32_t
)0x00000040)

	)

719 
	#RTC_FLAG_RSF
 ((
ušt32_t
)0x00000020)

	)

720 
	#RTC_FLAG_INITS
 ((
ušt32_t
)0x00000010)

	)

721 
	#RTC_FLAG_SHPF
 ((
ušt32_t
)0x00000008)

	)

722 
	#RTC_FLAG_WUTWF
 ((
ušt32_t
)0x00000004)

	)

723 
	#RTC_FLAG_ALRBWF
 ((
ušt32_t
)0x00000002)

	)

724 
	#RTC_FLAG_ALRAWF
 ((
ušt32_t
)0x00000001)

	)

725 
	#IS_RTC_GET_FLAG
(
FLAG
è(((FLAGè=ð
RTC_FLAG_TSOVF
è|| ((FLAGè=ð
RTC_FLAG_TSF
) || \

726 ((
FLAG
è=ð
RTC_FLAG_WUTF
è|| ((FLAGè=ð
RTC_FLAG_ALRBF
) || \

727 ((
FLAG
è=ð
RTC_FLAG_ALRAF
è|| ((FLAGè=ð
RTC_FLAG_INITF
) || \

728 ((
FLAG
è=ð
RTC_FLAG_RSF
è|| ((FLAGè=ð
RTC_FLAG_WUTWF
) || \

729 ((
FLAG
è=ð
RTC_FLAG_ALRBWF
è|| ((FLAGè=ð
RTC_FLAG_ALRAWF
) || \

730 ((
FLAG
è=ð
RTC_FLAG_TAMP1F
è|| ((FLAGè=ð
RTC_FLAG_RECALPF
) || \

731 ((
FLAG
è=ð
RTC_FLAG_SHPF
))

	)

732 
	#IS_RTC_CLEAR_FLAG
(
FLAG
è(((FLAGè!ð(
ušt32_t
)
RESET
è&& (((FLAGè& 0xFFFF00DFè=ð(ušt32_t)RESET))

	)

740 
	#RTC_IT_TS
 ((
ušt32_t
)0x00008000)

	)

741 
	#RTC_IT_WUT
 ((
ušt32_t
)0x00004000)

	)

742 
	#RTC_IT_ALRB
 ((
ušt32_t
)0x00002000)

	)

743 
	#RTC_IT_ALRA
 ((
ušt32_t
)0x00001000)

	)

744 
	#RTC_IT_TAMP
 ((
ušt32_t
)0x00000004è

	)

745 
	#RTC_IT_TAMP1
 ((
ušt32_t
)0x00020000)

	)

747 
	#IS_RTC_CONFIG_IT
(
IT
è(((ITè!ð(
ušt32_t
)
RESET
è&& (((ITè& 0xFFFF0FFBè=ð(ušt32_t)RESET))

	)

748 
	#IS_RTC_GET_IT
(
IT
è(((ITè=ð
RTC_IT_TS
è|| ((ITè=ð
RTC_IT_WUT
) || \

749 ((
IT
è=ð
RTC_IT_ALRB
è|| ((ITè=ð
RTC_IT_ALRA
) || \

750 ((
IT
è=ð
RTC_IT_TAMP1
))

	)

751 
	#IS_RTC_CLEAR_IT
(
IT
è(((ITè!ð(
ušt32_t
)
RESET
è&& (((ITè& 0xFFFD0FFFè=ð(ušt32_t)RESET))

	)

760 
	#RTC_Dig™®C®ibCÚfig
 
RTC_Cßr£C®ibCÚfig


	)

761 
	#RTC_Dig™®C®ibCmd
 
RTC_Cßr£C®ibCmd


	)

775 
E¼ÜStus
 
RTC_DeIn™
();

778 
E¼ÜStus
 
RTC_In™
(
RTC_In™Ty³Def
* 
RTC_In™SŒuù
);

779 
RTC_SŒuùIn™
(
RTC_In™Ty³Def
* 
RTC_In™SŒuù
);

780 
RTC_Wr™ePrÙeùiÚCmd
(
FunùiÚ®S‹
 
NewS‹
);

781 
E¼ÜStus
 
RTC_EÁ”In™Mode
();

782 
RTC_Ex™In™Mode
();

783 
E¼ÜStus
 
RTC_Wa™FÜSynchro
();

784 
E¼ÜStus
 
RTC_RefClockCmd
(
FunùiÚ®S‹
 
NewS‹
);

785 
RTC_By·ssShadowCmd
(
FunùiÚ®S‹
 
NewS‹
);

788 
E¼ÜStus
 
RTC_S‘Time
(
ušt32_t
 
RTC_FÜm©
, 
RTC_TimeTy³Def
* 
RTC_TimeSŒuù
);

789 
RTC_TimeSŒuùIn™
(
RTC_TimeTy³Def
* 
RTC_TimeSŒuù
);

790 
RTC_G‘Time
(
ušt32_t
 
RTC_FÜm©
, 
RTC_TimeTy³Def
* 
RTC_TimeSŒuù
);

791 
ušt32_t
 
RTC_G‘SubSecÚd
();

792 
E¼ÜStus
 
RTC_S‘D©e
(
ušt32_t
 
RTC_FÜm©
, 
RTC_D©eTy³Def
* 
RTC_D©eSŒuù
);

793 
RTC_D©eSŒuùIn™
(
RTC_D©eTy³Def
* 
RTC_D©eSŒuù
);

794 
RTC_G‘D©e
(
ušt32_t
 
RTC_FÜm©
, 
RTC_D©eTy³Def
* 
RTC_D©eSŒuù
);

797 
RTC_S‘AÏrm
(
ušt32_t
 
RTC_FÜm©
, ušt32_ˆ
RTC_AÏrm
, 
RTC_AÏrmTy³Def
* 
RTC_AÏrmSŒuù
);

798 
RTC_AÏrmSŒuùIn™
(
RTC_AÏrmTy³Def
* 
RTC_AÏrmSŒuù
);

799 
RTC_G‘AÏrm
(
ušt32_t
 
RTC_FÜm©
, ušt32_ˆ
RTC_AÏrm
, 
RTC_AÏrmTy³Def
* 
RTC_AÏrmSŒuù
);

800 
E¼ÜStus
 
RTC_AÏrmCmd
(
ušt32_t
 
RTC_AÏrm
, 
FunùiÚ®S‹
 
NewS‹
);

801 
RTC_AÏrmSubSecÚdCÚfig
(
ušt32_t
 
RTC_AÏrm
, ušt32_ˆ
RTC_AÏrmSubSecÚdV®ue
, ušt32_ˆ
RTC_AÏrmSubSecÚdMask
);

802 
ušt32_t
 
RTC_G‘AÏrmSubSecÚd
(ušt32_ˆ
RTC_AÏrm
);

805 
RTC_WakeUpClockCÚfig
(
ušt32_t
 
RTC_WakeUpClock
);

806 
RTC_S‘WakeUpCouÁ”
(
ušt32_t
 
RTC_WakeUpCouÁ”
);

807 
ušt32_t
 
RTC_G‘WakeUpCouÁ”
();

808 
E¼ÜStus
 
RTC_WakeUpCmd
(
FunùiÚ®S‹
 
NewS‹
);

811 
RTC_DayLightSavšgCÚfig
(
ušt32_t
 
RTC_DayLightSavšg
, ušt32_ˆ
RTC_StÜeO³¿tiÚ
);

812 
ušt32_t
 
RTC_G‘StÜeO³¿tiÚ
();

815 
RTC_OuutCÚfig
(
ušt32_t
 
RTC_Ouut
, ušt32_ˆ
RTC_OuutPÞ¬™y
);

818 
E¼ÜStus
 
RTC_Cßr£C®ibCÚfig
(
ušt32_t
 
RTC_C®ibSign
, ušt32_ˆ
V®ue
);

819 
E¼ÜStus
 
RTC_Cßr£C®ibCmd
(
FunùiÚ®S‹
 
NewS‹
);

820 
RTC_C®ibOuutCmd
(
FunùiÚ®S‹
 
NewS‹
);

821 
RTC_C®ibOuutCÚfig
(
ušt32_t
 
RTC_C®ibOuut
);

822 
E¼ÜStus
 
RTC_SmoÙhC®ibCÚfig
(
ušt32_t
 
RTC_SmoÙhC®ibP”iod
,

823 
ušt32_t
 
RTC_SmoÙhC®ibPlusPul£s
,

824 
ušt32_t
 
RTC_SmouthC®ibMšusPul£sV®ue
);

827 
RTC_TimeSmpCmd
(
ušt32_t
 
RTC_TimeSmpEdge
, 
FunùiÚ®S‹
 
NewS‹
);

828 
RTC_G‘TimeSmp
(
ušt32_t
 
RTC_FÜm©
, 
RTC_TimeTy³Def
* 
RTC_SmpTimeSŒuù
,

829 
RTC_D©eTy³Def
* 
RTC_SmpD©eSŒuù
);

830 
ušt32_t
 
RTC_G‘TimeSmpSubSecÚd
();

833 
RTC_Tam³rTrigg”CÚfig
(
ušt32_t
 
RTC_Tam³r
, ušt32_ˆ
RTC_Tam³rTrigg”
);

834 
RTC_Tam³rCmd
(
ušt32_t
 
RTC_Tam³r
, 
FunùiÚ®S‹
 
NewS‹
);

835 
RTC_Tam³rFž‹rCÚfig
(
ušt32_t
 
RTC_Tam³rFž‹r
);

836 
RTC_Tam³rSam¶šgF»qCÚfig
(
ušt32_t
 
RTC_Tam³rSam¶šgF»q
);

837 
RTC_Tam³rPšsP»ch¬geDu¿tiÚ
(
ušt32_t
 
RTC_Tam³rP»ch¬geDu¿tiÚ
);

838 
RTC_TimeSmpOnTam³rD‘eùiÚCmd
(
FunùiÚ®S‹
 
NewS‹
);

839 
RTC_Tam³rPuÎUpCmd
(
FunùiÚ®S‹
 
NewS‹
);

842 
RTC_Wr™eBackupRegi¡”
(
ušt32_t
 
RTC_BKP_DR
, ušt32_ˆ
D©a
);

843 
ušt32_t
 
RTC_R—dBackupRegi¡”
(ušt32_ˆ
RTC_BKP_DR
);

847 
RTC_Tam³rPšS–eùiÚ
(
ušt32_t
 
RTC_Tam³rPš
);

848 
RTC_TimeSmpPšS–eùiÚ
(
ušt32_t
 
RTC_TimeSmpPš
);

849 
RTC_OuutTy³CÚfig
(
ušt32_t
 
RTC_OuutTy³
);

852 
E¼ÜStus
 
RTC_SynchroShiáCÚfig
(
ušt32_t
 
RTC_ShiáAdd1S
, ušt32_ˆ
RTC_ShiáSubFS
);

855 
RTC_ITCÚfig
(
ušt32_t
 
RTC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

856 
FÏgStus
 
RTC_G‘FÏgStus
(
ušt32_t
 
RTC_FLAG
);

857 
RTC_CË¬FÏg
(
ušt32_t
 
RTC_FLAG
);

858 
ITStus
 
RTC_G‘ITStus
(
ušt32_t
 
RTC_IT
);

859 
RTC_CË¬ITP’dšgB™
(
ušt32_t
 
RTC_IT
);

861 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STEF6E~1.H

24 #iâdeà
__STM32F4xx_IWDG_H


25 
	#__STM32F4xx_IWDG_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f4xx.h
"

52 
	#IWDG_Wr™eAcûss_EÇbË
 ((
ušt16_t
)0x5555)

	)

53 
	#IWDG_Wr™eAcûss_Di§bË
 ((
ušt16_t
)0x0000)

	)

54 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
è(((ACCESSè=ð
IWDG_Wr™eAcûss_EÇbË
) || \

55 ((
ACCESS
è=ð
IWDG_Wr™eAcûss_Di§bË
))

	)

63 
	#IWDG_P»sÿËr_4
 ((
ušt8_t
)0x00)

	)

64 
	#IWDG_P»sÿËr_8
 ((
ušt8_t
)0x01)

	)

65 
	#IWDG_P»sÿËr_16
 ((
ušt8_t
)0x02)

	)

66 
	#IWDG_P»sÿËr_32
 ((
ušt8_t
)0x03)

	)

67 
	#IWDG_P»sÿËr_64
 ((
ušt8_t
)0x04)

	)

68 
	#IWDG_P»sÿËr_128
 ((
ušt8_t
)0x05)

	)

69 
	#IWDG_P»sÿËr_256
 ((
ušt8_t
)0x06)

	)

70 
	#IS_IWDG_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
IWDG_P»sÿËr_4
) || \

71 ((
PRESCALER
è=ð
IWDG_P»sÿËr_8
) || \

72 ((
PRESCALER
è=ð
IWDG_P»sÿËr_16
) || \

73 ((
PRESCALER
è=ð
IWDG_P»sÿËr_32
) || \

74 ((
PRESCALER
è=ð
IWDG_P»sÿËr_64
) || \

75 ((
PRESCALER
è=ð
IWDG_P»sÿËr_128
)|| \

76 ((
PRESCALER
è=ð
IWDG_P»sÿËr_256
))

	)

84 
	#IWDG_FLAG_PVU
 ((
ušt16_t
)0x0001)

	)

85 
	#IWDG_FLAG_RVU
 ((
ušt16_t
)0x0002)

	)

86 
	#IS_IWDG_FLAG
(
FLAG
è(((FLAGè=ð
IWDG_FLAG_PVU
è|| ((FLAGè=ð
IWDG_FLAG_RVU
))

	)

87 
	#IS_IWDG_RELOAD
(
RELOAD
è((RELOADè<ð0xFFF)

	)

100 
IWDG_Wr™eAcûssCmd
(
ušt16_t
 
IWDG_Wr™eAcûss
);

101 
IWDG_S‘P»sÿËr
(
ušt8_t
 
IWDG_P»sÿËr
);

102 
IWDG_S‘R–ßd
(
ušt16_t
 
R–ßd
);

103 
IWDG_R–ßdCouÁ”
();

106 
IWDG_EÇbË
();

109 
FÏgStus
 
IWDG_G‘FÏgStus
(
ušt16_t
 
IWDG_FLAG
);

111 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STFA64~1.H

24 #iâdeà
__STM32F4xx_FSMC_H


25 
	#__STM32F4xx_FSMC_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f4xx.h
"

49 
ušt32_t
 
FSMC_Add»ssS‘upTime
;

54 
ušt32_t
 
FSMC_Add»ssHÞdTime
;

59 
ušt32_t
 
FSMC_D©aS‘upTime
;

64 
ušt32_t
 
FSMC_BusTuºAroundDu¿tiÚ
;

69 
ušt32_t
 
FSMC_CLKDivisiÚ
;

73 
ušt32_t
 
FSMC_D©aL©’cy
;

81 
ušt32_t
 
FSMC_AcûssMode
;

83 } 
	tFSMC_NORSRAMTimšgIn™Ty³Def
;

90 
ušt32_t
 
FSMC_Bªk
;

93 
ušt32_t
 
FSMC_D©aAdd»ssMux
;

97 
ušt32_t
 
FSMC_MemÜyTy³
;

101 
ušt32_t
 
FSMC_MemÜyD©aWidth
;

104 
ušt32_t
 
FSMC_Bur¡AcûssMode
;

108 
ušt32_t
 
FSMC_AsynchrÚousWa™
;

112 
ušt32_t
 
FSMC_Wa™SigÇlPÞ¬™y
;

116 
ušt32_t
 
FSMC_W¿pMode
;

120 
ušt32_t
 
FSMC_Wa™SigÇlAùive
;

125 
ušt32_t
 
FSMC_Wr™eO³¿tiÚ
;

128 
ušt32_t
 
FSMC_Wa™SigÇl
;

132 
ušt32_t
 
FSMC_Ex‹ndedMode
;

135 
ušt32_t
 
FSMC_Wr™eBur¡
;

138 
FSMC_NORSRAMTimšgIn™Ty³Def
* 
FSMC_R—dWr™eTimšgSŒuù
;

140 
FSMC_NORSRAMTimšgIn™Ty³Def
* 
FSMC_Wr™eTimšgSŒuù
;

141 } 
	tFSMC_NORSRAMIn™Ty³Def
;

148 
ušt32_t
 
FSMC_S‘upTime
;

154 
ušt32_t
 
FSMC_Wa™S‘upTime
;

160 
ušt32_t
 
FSMC_HÞdS‘upTime
;

167 
ušt32_t
 
FSMC_HiZS‘upTime
;

172 } 
	tFSMC_NAND_PCCARDTimšgIn™Ty³Def
;

179 
ušt32_t
 
FSMC_Bªk
;

182 
ušt32_t
 
FSMC_Wa™ã©u»
;

185 
ušt32_t
 
FSMC_MemÜyD©aWidth
;

188 
ušt32_t
 
FSMC_ECC
;

191 
ušt32_t
 
FSMC_ECCPageSize
;

194 
ušt32_t
 
FSMC_TCLRS‘upTime
;

198 
ušt32_t
 
FSMC_TARS‘upTime
;

202 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_CommÚS·ûTimšgSŒuù
;

204 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_A‰ribu‹S·ûTimšgSŒuù
;

205 } 
	tFSMC_NANDIn™Ty³Def
;

213 
ušt32_t
 
FSMC_Wa™ã©u»
;

216 
ušt32_t
 
FSMC_TCLRS‘upTime
;

220 
ušt32_t
 
FSMC_TARS‘upTime
;

225 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_CommÚS·ûTimšgSŒuù
;

227 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_A‰ribu‹S·ûTimšgSŒuù
;

229 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_IOS·ûTimšgSŒuù
;

230 } 
	tFSMC_PCCARDIn™Ty³Def
;

241 
	#FSMC_Bªk1_NORSRAM1
 ((
ušt32_t
)0x00000000)

	)

242 
	#FSMC_Bªk1_NORSRAM2
 ((
ušt32_t
)0x00000002)

	)

243 
	#FSMC_Bªk1_NORSRAM3
 ((
ušt32_t
)0x00000004)

	)

244 
	#FSMC_Bªk1_NORSRAM4
 ((
ušt32_t
)0x00000006)

	)

252 
	#FSMC_Bªk2_NAND
 ((
ušt32_t
)0x00000010)

	)

253 
	#FSMC_Bªk3_NAND
 ((
ušt32_t
)0x00000100)

	)

261 
	#FSMC_Bªk4_PCCARD
 ((
ušt32_t
)0x00001000)

	)

266 
	#IS_FSMC_NORSRAM_BANK
(
BANK
è(((BANKè=ð
FSMC_Bªk1_NORSRAM1
) || \

267 ((
BANK
è=ð
FSMC_Bªk1_NORSRAM2
) || \

268 ((
BANK
è=ð
FSMC_Bªk1_NORSRAM3
) || \

269 ((
BANK
è=ð
FSMC_Bªk1_NORSRAM4
))

	)

271 
	#IS_FSMC_NAND_BANK
(
BANK
è(((BANKè=ð
FSMC_Bªk2_NAND
) || \

272 ((
BANK
è=ð
FSMC_Bªk3_NAND
))

	)

274 
	#IS_FSMC_GETFLAG_BANK
(
BANK
è(((BANKè=ð
FSMC_Bªk2_NAND
) || \

275 ((
BANK
è=ð
FSMC_Bªk3_NAND
) || \

276 ((
BANK
è=ð
FSMC_Bªk4_PCCARD
))

	)

278 
	#IS_FSMC_IT_BANK
(
BANK
è(((BANKè=ð
FSMC_Bªk2_NAND
) || \

279 ((
BANK
è=ð
FSMC_Bªk3_NAND
) || \

280 ((
BANK
è=ð
FSMC_Bªk4_PCCARD
))

	)

290 
	#FSMC_D©aAdd»ssMux_Di§bË
 ((
ušt32_t
)0x00000000)

	)

291 
	#FSMC_D©aAdd»ssMux_EÇbË
 ((
ušt32_t
)0x00000002)

	)

292 
	#IS_FSMC_MUX
(
MUX
è(((MUXè=ð
FSMC_D©aAdd»ssMux_Di§bË
) || \

293 ((
MUX
è=ð
FSMC_D©aAdd»ssMux_EÇbË
))

	)

302 
	#FSMC_MemÜyTy³_SRAM
 ((
ušt32_t
)0x00000000)

	)

303 
	#FSMC_MemÜyTy³_PSRAM
 ((
ušt32_t
)0x00000004)

	)

304 
	#FSMC_MemÜyTy³_NOR
 ((
ušt32_t
)0x00000008)

	)

305 
	#IS_FSMC_MEMORY
(
MEMORY
è(((MEMORYè=ð
FSMC_MemÜyTy³_SRAM
) || \

306 ((
MEMORY
è=ð
FSMC_MemÜyTy³_PSRAM
)|| \

307 ((
MEMORY
è=ð
FSMC_MemÜyTy³_NOR
))

	)

316 
	#FSMC_MemÜyD©aWidth_8b
 ((
ušt32_t
)0x00000000)

	)

317 
	#FSMC_MemÜyD©aWidth_16b
 ((
ušt32_t
)0x00000010)

	)

318 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
è(((WIDTHè=ð
FSMC_MemÜyD©aWidth_8b
) || \

319 ((
WIDTH
è=ð
FSMC_MemÜyD©aWidth_16b
))

	)

328 
	#FSMC_Bur¡AcûssMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

329 
	#FSMC_Bur¡AcûssMode_EÇbË
 ((
ušt32_t
)0x00000100)

	)

330 
	#IS_FSMC_BURSTMODE
(
STATE
è(((STATEè=ð
FSMC_Bur¡AcûssMode_Di§bË
) || \

331 ((
STATE
è=ð
FSMC_Bur¡AcûssMode_EÇbË
))

	)

339 
	#FSMC_AsynchrÚousWa™_Di§bË
 ((
ušt32_t
)0x00000000)

	)

340 
	#FSMC_AsynchrÚousWa™_EÇbË
 ((
ušt32_t
)0x00008000)

	)

341 
	#IS_FSMC_ASYNWAIT
(
STATE
è(((STATEè=ð
FSMC_AsynchrÚousWa™_Di§bË
) || \

342 ((
STATE
è=ð
FSMC_AsynchrÚousWa™_EÇbË
))

	)

350 
	#FSMC_Wa™SigÇlPÞ¬™y_Low
 ((
ušt32_t
)0x00000000)

	)

351 
	#FSMC_Wa™SigÇlPÞ¬™y_High
 ((
ušt32_t
)0x00000200)

	)

352 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
è(((POLARITYè=ð
FSMC_Wa™SigÇlPÞ¬™y_Low
) || \

353 ((
POLARITY
è=ð
FSMC_Wa™SigÇlPÞ¬™y_High
))

	)

361 
	#FSMC_W¿pMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

362 
	#FSMC_W¿pMode_EÇbË
 ((
ušt32_t
)0x00000400)

	)

363 
	#IS_FSMC_WRAP_MODE
(
MODE
è(((MODEè=ð
FSMC_W¿pMode_Di§bË
) || \

364 ((
MODE
è=ð
FSMC_W¿pMode_EÇbË
))

	)

372 
	#FSMC_Wa™SigÇlAùive_BefÜeWa™S‹
 ((
ušt32_t
)0x00000000)

	)

373 
	#FSMC_Wa™SigÇlAùive_DuršgWa™S‹
 ((
ušt32_t
)0x00000800)

	)

374 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
è(((ACTIVEè=ð
FSMC_Wa™SigÇlAùive_BefÜeWa™S‹
) || \

375 ((
ACTIVE
è=ð
FSMC_Wa™SigÇlAùive_DuršgWa™S‹
))

	)

383 
	#FSMC_Wr™eO³¿tiÚ_Di§bË
 ((
ušt32_t
)0x00000000)

	)

384 
	#FSMC_Wr™eO³¿tiÚ_EÇbË
 ((
ušt32_t
)0x00001000)

	)

385 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
è(((OPERATIONè=ð
FSMC_Wr™eO³¿tiÚ_Di§bË
) || \

386 ((
OPERATION
è=ð
FSMC_Wr™eO³¿tiÚ_EÇbË
))

	)

394 
	#FSMC_Wa™SigÇl_Di§bË
 ((
ušt32_t
)0x00000000)

	)

395 
	#FSMC_Wa™SigÇl_EÇbË
 ((
ušt32_t
)0x00002000)

	)

396 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
è(((SIGNALè=ð
FSMC_Wa™SigÇl_Di§bË
) || \

397 ((
SIGNAL
è=ð
FSMC_Wa™SigÇl_EÇbË
))

	)

405 
	#FSMC_Ex‹ndedMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

406 
	#FSMC_Ex‹ndedMode_EÇbË
 ((
ušt32_t
)0x00004000)

	)

408 
	#IS_FSMC_EXTENDED_MODE
(
MODE
è(((MODEè=ð
FSMC_Ex‹ndedMode_Di§bË
) || \

409 ((
MODE
è=ð
FSMC_Ex‹ndedMode_EÇbË
))

	)

418 
	#FSMC_Wr™eBur¡_Di§bË
 ((
ušt32_t
)0x00000000)

	)

419 
	#FSMC_Wr™eBur¡_EÇbË
 ((
ušt32_t
)0x00080000)

	)

420 
	#IS_FSMC_WRITE_BURST
(
BURST
è(((BURSTè=ð
FSMC_Wr™eBur¡_Di§bË
) || \

421 ((
BURST
è=ð
FSMC_Wr™eBur¡_EÇbË
))

	)

429 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
è((TIMEè<ð0xF)

	)

437 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
è((TIMEè<ð0xF)

	)

445 
	#IS_FSMC_DATASETUP_TIME
(
TIME
è(((TIMEè> 0è&& ((TIMEè<ð0xFF))

	)

453 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
è((TIMEè<ð0xF)

	)

461 
	#IS_FSMC_CLK_DIV
(
DIV
è((DIVè<ð0xF)

	)

469 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
è((LATENCYè<ð0xF)

	)

477 
	#FSMC_AcûssMode_A
 ((
ušt32_t
)0x00000000)

	)

478 
	#FSMC_AcûssMode_B
 ((
ušt32_t
)0x10000000)

	)

479 
	#FSMC_AcûssMode_C
 ((
ušt32_t
)0x20000000)

	)

480 
	#FSMC_AcûssMode_D
 ((
ušt32_t
)0x30000000)

	)

481 
	#IS_FSMC_ACCESS_MODE
(
MODE
è(((MODEè=ð
FSMC_AcûssMode_A
) || \

482 ((
MODE
è=ð
FSMC_AcûssMode_B
) || \

483 ((
MODE
è=ð
FSMC_AcûssMode_C
) || \

484 ((
MODE
è=ð
FSMC_AcûssMode_D
))

	)

500 
	#FSMC_Wa™ã©u»_Di§bË
 ((
ušt32_t
)0x00000000)

	)

501 
	#FSMC_Wa™ã©u»_EÇbË
 ((
ušt32_t
)0x00000002)

	)

502 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
è(((FEATUREè=ð
FSMC_Wa™ã©u»_Di§bË
) || \

503 ((
FEATURE
è=ð
FSMC_Wa™ã©u»_EÇbË
))

	)

512 
	#FSMC_ECC_Di§bË
 ((
ušt32_t
)0x00000000)

	)

513 
	#FSMC_ECC_EÇbË
 ((
ušt32_t
)0x00000040)

	)

514 
	#IS_FSMC_ECC_STATE
(
STATE
è(((STATEè=ð
FSMC_ECC_Di§bË
) || \

515 ((
STATE
è=ð
FSMC_ECC_EÇbË
))

	)

523 
	#FSMC_ECCPageSize_256By‹s
 ((
ušt32_t
)0x00000000)

	)

524 
	#FSMC_ECCPageSize_512By‹s
 ((
ušt32_t
)0x00020000)

	)

525 
	#FSMC_ECCPageSize_1024By‹s
 ((
ušt32_t
)0x00040000)

	)

526 
	#FSMC_ECCPageSize_2048By‹s
 ((
ušt32_t
)0x00060000)

	)

527 
	#FSMC_ECCPageSize_4096By‹s
 ((
ušt32_t
)0x00080000)

	)

528 
	#FSMC_ECCPageSize_8192By‹s
 ((
ušt32_t
)0x000A0000)

	)

529 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
è(((SIZEè=ð
FSMC_ECCPageSize_256By‹s
) || \

530 ((
SIZE
è=ð
FSMC_ECCPageSize_512By‹s
) || \

531 ((
SIZE
è=ð
FSMC_ECCPageSize_1024By‹s
) || \

532 ((
SIZE
è=ð
FSMC_ECCPageSize_2048By‹s
) || \

533 ((
SIZE
è=ð
FSMC_ECCPageSize_4096By‹s
) || \

534 ((
SIZE
è=ð
FSMC_ECCPageSize_8192By‹s
))

	)

542 
	#IS_FSMC_TCLR_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

550 
	#IS_FSMC_TAR_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

558 
	#IS_FSMC_SETUP_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

566 
	#IS_FSMC_WAIT_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

574 
	#IS_FSMC_HOLD_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

582 
	#IS_FSMC_HIZ_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

590 
	#FSMC_IT_RisšgEdge
 ((
ušt32_t
)0x00000008)

	)

591 
	#FSMC_IT_Lev–
 ((
ušt32_t
)0x00000010)

	)

592 
	#FSMC_IT_F®lšgEdge
 ((
ušt32_t
)0x00000020)

	)

593 
	#IS_FSMC_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFFFFFC7è=ð0x00000000è&& ((ITè!ð0x00000000))

	)

594 
	#IS_FSMC_GET_IT
(
IT
è(((ITè=ð
FSMC_IT_RisšgEdge
) || \

595 ((
IT
è=ð
FSMC_IT_Lev–
) || \

596 ((
IT
è=ð
FSMC_IT_F®lšgEdge
))

	)

604 
	#FSMC_FLAG_RisšgEdge
 ((
ušt32_t
)0x00000001)

	)

605 
	#FSMC_FLAG_Lev–
 ((
ušt32_t
)0x00000002)

	)

606 
	#FSMC_FLAG_F®lšgEdge
 ((
ušt32_t
)0x00000004)

	)

607 
	#FSMC_FLAG_FEMPT
 ((
ušt32_t
)0x00000040)

	)

608 
	#IS_FSMC_GET_FLAG
(
FLAG
è(((FLAGè=ð
FSMC_FLAG_RisšgEdge
) || \

609 ((
FLAG
è=ð
FSMC_FLAG_Lev–
) || \

610 ((
FLAG
è=ð
FSMC_FLAG_F®lšgEdge
) || \

611 ((
FLAG
è=ð
FSMC_FLAG_FEMPT
))

	)

613 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFFFFFFF8è=ð0x00000000è&& ((FLAGè!ð0x00000000))

	)

630 
FSMC_NORSRAMDeIn™
(
ušt32_t
 
FSMC_Bªk
);

631 
FSMC_NORSRAMIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
);

632 
FSMC_NORSRAMSŒuùIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
);

633 
FSMC_NORSRAMCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

636 
FSMC_NANDDeIn™
(
ušt32_t
 
FSMC_Bªk
);

637 
FSMC_NANDIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
);

638 
FSMC_NANDSŒuùIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
);

639 
FSMC_NANDCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

640 
FSMC_NANDECCCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

641 
ušt32_t
 
FSMC_G‘ECC
(ušt32_ˆ
FSMC_Bªk
);

644 
FSMC_PCCARDDeIn™
();

645 
FSMC_PCCARDIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
);

646 
FSMC_PCCARDSŒuùIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
);

647 
FSMC_PCCARDCmd
(
FunùiÚ®S‹
 
NewS‹
);

650 
FSMC_ITCÚfig
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

651 
FÏgStus
 
FSMC_G‘FÏgStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
);

652 
FSMC_CË¬FÏg
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
);

653 
ITStus
 
FSMC_G‘ITStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
);

654 
FSMC_CË¬ITP’dšgB™
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
);

656 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STM32F~1.H

24 #iâdeà
__STM32F4xx_ADC_H


25 
	#__STM32F4xx_ADC_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f4xx.h
"

49 
ušt32_t
 
ADC_ResÞutiÚ
;

51 
FunùiÚ®S‹
 
ADC_SÿnCÚvMode
;

55 
FunùiÚ®S‹
 
ADC_CÚtšuousCÚvMode
;

58 
ušt32_t
 
ADC_Ex‹º®TrigCÚvEdge
;

62 
ušt32_t
 
ADC_Ex‹º®TrigCÚv
;

66 
ušt32_t
 
ADC_D©aAlign
;

69 
ušt8_t
 
ADC_NbrOfCÚv”siÚ
;

73 } 
	tADC_In™Ty³Def
;

80 
ušt32_t
 
ADC_Mode
;

83 
ušt32_t
 
ADC_P»sÿËr
;

86 
ušt32_t
 
ADC_DMAAcûssMode
;

90 
ušt32_t
 
ADC_TwoSam¶šgD–ay
;

94 } 
	tADC_CommÚIn™Ty³Def
;

102 
	#IS_ADC_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
ADC1
) || \

103 ((
PERIPH
è=ð
ADC2
) || \

104 ((
PERIPH
è=ð
ADC3
))

	)

109 
	#ADC_Mode_Ind•’d’t
 ((
ušt32_t
)0x00000000)

	)

110 
	#ADC_Du®Mode_RegSimuÉ_InjecSimuÉ
 ((
ušt32_t
)0x00000001)

	)

111 
	#ADC_Du®Mode_RegSimuÉ_AÉ”Trig
 ((
ušt32_t
)0x00000002)

	)

112 
	#ADC_Du®Mode_InjecSimuÉ
 ((
ušt32_t
)0x00000005)

	)

113 
	#ADC_Du®Mode_RegSimuÉ
 ((
ušt32_t
)0x00000006)

	)

114 
	#ADC_Du®Mode_IÁ”l
 ((
ušt32_t
)0x00000007)

	)

115 
	#ADC_Du®Mode_AÉ”Trig
 ((
ušt32_t
)0x00000009)

	)

116 
	#ADC_TrËMode_RegSimuÉ_InjecSimuÉ
 ((
ušt32_t
)0x00000011)

	)

117 
	#ADC_TrËMode_RegSimuÉ_AÉ”Trig
 ((
ušt32_t
)0x00000012)

	)

118 
	#ADC_TrËMode_InjecSimuÉ
 ((
ušt32_t
)0x00000015)

	)

119 
	#ADC_TrËMode_RegSimuÉ
 ((
ušt32_t
)0x00000016)

	)

120 
	#ADC_TrËMode_IÁ”l
 ((
ušt32_t
)0x00000017)

	)

121 
	#ADC_TrËMode_AÉ”Trig
 ((
ušt32_t
)0x00000019)

	)

122 
	#IS_ADC_MODE
(
MODE
è(((MODEè=ð
ADC_Mode_Ind•’d’t
) || \

123 ((
MODE
è=ð
ADC_Du®Mode_RegSimuÉ_InjecSimuÉ
) || \

124 ((
MODE
è=ð
ADC_Du®Mode_RegSimuÉ_AÉ”Trig
) || \

125 ((
MODE
è=ð
ADC_Du®Mode_InjecSimuÉ
) || \

126 ((
MODE
è=ð
ADC_Du®Mode_RegSimuÉ
) || \

127 ((
MODE
è=ð
ADC_Du®Mode_IÁ”l
) || \

128 ((
MODE
è=ð
ADC_Du®Mode_AÉ”Trig
) || \

129 ((
MODE
è=ð
ADC_TrËMode_RegSimuÉ_InjecSimuÉ
) || \

130 ((
MODE
è=ð
ADC_TrËMode_RegSimuÉ_AÉ”Trig
) || \

131 ((
MODE
è=ð
ADC_TrËMode_InjecSimuÉ
) || \

132 ((
MODE
è=ð
ADC_TrËMode_RegSimuÉ
) || \

133 ((
MODE
è=ð
ADC_TrËMode_IÁ”l
) || \

134 ((
MODE
è=ð
ADC_TrËMode_AÉ”Trig
))

	)

143 
	#ADC_P»sÿËr_Div2
 ((
ušt32_t
)0x00000000)

	)

144 
	#ADC_P»sÿËr_Div4
 ((
ušt32_t
)0x00010000)

	)

145 
	#ADC_P»sÿËr_Div6
 ((
ušt32_t
)0x00020000)

	)

146 
	#ADC_P»sÿËr_Div8
 ((
ušt32_t
)0x00030000)

	)

147 
	#IS_ADC_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
ADC_P»sÿËr_Div2
) || \

148 ((
PRESCALER
è=ð
ADC_P»sÿËr_Div4
) || \

149 ((
PRESCALER
è=ð
ADC_P»sÿËr_Div6
) || \

150 ((
PRESCALER
è=ð
ADC_P»sÿËr_Div8
))

	)

159 
	#ADC_DMAAcûssMode_Di§bËd
 ((
ušt32_t
)0x00000000è

	)

160 
	#ADC_DMAAcûssMode_1
 ((
ušt32_t
)0x00004000è

	)

161 
	#ADC_DMAAcûssMode_2
 ((
ušt32_t
)0x00008000è

	)

162 
	#ADC_DMAAcûssMode_3
 ((
ušt32_t
)0x0000C000è

	)

163 
	#IS_ADC_DMA_ACCESS_MODE
(
MODE
è(((MODEè=ð
ADC_DMAAcûssMode_Di§bËd
) || \

164 ((
MODE
è=ð
ADC_DMAAcûssMode_1
) || \

165 ((
MODE
è=ð
ADC_DMAAcûssMode_2
) || \

166 ((
MODE
è=ð
ADC_DMAAcûssMode_3
))

	)

176 
	#ADC_TwoSam¶šgD–ay_5Cyþes
 ((
ušt32_t
)0x00000000)

	)

177 
	#ADC_TwoSam¶šgD–ay_6Cyþes
 ((
ušt32_t
)0x00000100)

	)

178 
	#ADC_TwoSam¶šgD–ay_7Cyþes
 ((
ušt32_t
)0x00000200)

	)

179 
	#ADC_TwoSam¶šgD–ay_8Cyþes
 ((
ušt32_t
)0x00000300)

	)

180 
	#ADC_TwoSam¶šgD–ay_9Cyþes
 ((
ušt32_t
)0x00000400)

	)

181 
	#ADC_TwoSam¶šgD–ay_10Cyþes
 ((
ušt32_t
)0x00000500)

	)

182 
	#ADC_TwoSam¶šgD–ay_11Cyþes
 ((
ušt32_t
)0x00000600)

	)

183 
	#ADC_TwoSam¶šgD–ay_12Cyþes
 ((
ušt32_t
)0x00000700)

	)

184 
	#ADC_TwoSam¶šgD–ay_13Cyþes
 ((
ušt32_t
)0x00000800)

	)

185 
	#ADC_TwoSam¶šgD–ay_14Cyþes
 ((
ušt32_t
)0x00000900)

	)

186 
	#ADC_TwoSam¶šgD–ay_15Cyþes
 ((
ušt32_t
)0x00000A00)

	)

187 
	#ADC_TwoSam¶šgD–ay_16Cyþes
 ((
ušt32_t
)0x00000B00)

	)

188 
	#ADC_TwoSam¶šgD–ay_17Cyþes
 ((
ušt32_t
)0x00000C00)

	)

189 
	#ADC_TwoSam¶šgD–ay_18Cyþes
 ((
ušt32_t
)0x00000D00)

	)

190 
	#ADC_TwoSam¶šgD–ay_19Cyþes
 ((
ušt32_t
)0x00000E00)

	)

191 
	#ADC_TwoSam¶šgD–ay_20Cyþes
 ((
ušt32_t
)0x00000F00)

	)

192 
	#IS_ADC_SAMPLING_DELAY
(
DELAY
è(((DELAYè=ð
ADC_TwoSam¶šgD–ay_5Cyþes
) || \

193 ((
DELAY
è=ð
ADC_TwoSam¶šgD–ay_6Cyþes
) || \

194 ((
DELAY
è=ð
ADC_TwoSam¶šgD–ay_7Cyþes
) || \

195 ((
DELAY
è=ð
ADC_TwoSam¶šgD–ay_8Cyþes
) || \

196 ((
DELAY
è=ð
ADC_TwoSam¶šgD–ay_9Cyþes
) || \

197 ((
DELAY
è=ð
ADC_TwoSam¶šgD–ay_10Cyþes
) || \

198 ((
DELAY
è=ð
ADC_TwoSam¶šgD–ay_11Cyþes
) || \

199 ((
DELAY
è=ð
ADC_TwoSam¶šgD–ay_12Cyþes
) || \

200 ((
DELAY
è=ð
ADC_TwoSam¶šgD–ay_13Cyþes
) || \

201 ((
DELAY
è=ð
ADC_TwoSam¶šgD–ay_14Cyþes
) || \

202 ((
DELAY
è=ð
ADC_TwoSam¶šgD–ay_15Cyþes
) || \

203 ((
DELAY
è=ð
ADC_TwoSam¶šgD–ay_16Cyþes
) || \

204 ((
DELAY
è=ð
ADC_TwoSam¶šgD–ay_17Cyþes
) || \

205 ((
DELAY
è=ð
ADC_TwoSam¶šgD–ay_18Cyþes
) || \

206 ((
DELAY
è=ð
ADC_TwoSam¶šgD–ay_19Cyþes
) || \

207 ((
DELAY
è=ð
ADC_TwoSam¶šgD–ay_20Cyþes
))

	)

217 
	#ADC_ResÞutiÚ_12b
 ((
ušt32_t
)0x00000000)

	)

218 
	#ADC_ResÞutiÚ_10b
 ((
ušt32_t
)0x01000000)

	)

219 
	#ADC_ResÞutiÚ_8b
 ((
ušt32_t
)0x02000000)

	)

220 
	#ADC_ResÞutiÚ_6b
 ((
ušt32_t
)0x03000000)

	)

221 
	#IS_ADC_RESOLUTION
(
RESOLUTION
è(((RESOLUTIONè=ð
ADC_ResÞutiÚ_12b
) || \

222 ((
RESOLUTION
è=ð
ADC_ResÞutiÚ_10b
) || \

223 ((
RESOLUTION
è=ð
ADC_ResÞutiÚ_8b
) || \

224 ((
RESOLUTION
è=ð
ADC_ResÞutiÚ_6b
))

	)

234 
	#ADC_Ex‹º®TrigCÚvEdge_NÚe
 ((
ušt32_t
)0x00000000)

	)

235 
	#ADC_Ex‹º®TrigCÚvEdge_Risšg
 ((
ušt32_t
)0x10000000)

	)

236 
	#ADC_Ex‹º®TrigCÚvEdge_F®lšg
 ((
ušt32_t
)0x20000000)

	)

237 
	#ADC_Ex‹º®TrigCÚvEdge_RisšgF®lšg
 ((
ušt32_t
)0x30000000)

	)

238 
	#IS_ADC_EXT_TRIG_EDGE
(
EDGE
è(((EDGEè=ð
ADC_Ex‹º®TrigCÚvEdge_NÚe
) || \

239 ((
EDGE
è=ð
ADC_Ex‹º®TrigCÚvEdge_Risšg
) || \

240 ((
EDGE
è=ð
ADC_Ex‹º®TrigCÚvEdge_F®lšg
) || \

241 ((
EDGE
è=ð
ADC_Ex‹º®TrigCÚvEdge_RisšgF®lšg
))

	)

250 
	#ADC_Ex‹º®TrigCÚv_T1_CC1
 ((
ušt32_t
)0x00000000)

	)

251 
	#ADC_Ex‹º®TrigCÚv_T1_CC2
 ((
ušt32_t
)0x01000000)

	)

252 
	#ADC_Ex‹º®TrigCÚv_T1_CC3
 ((
ušt32_t
)0x02000000)

	)

253 
	#ADC_Ex‹º®TrigCÚv_T2_CC2
 ((
ušt32_t
)0x03000000)

	)

254 
	#ADC_Ex‹º®TrigCÚv_T2_CC3
 ((
ušt32_t
)0x04000000)

	)

255 
	#ADC_Ex‹º®TrigCÚv_T2_CC4
 ((
ušt32_t
)0x05000000)

	)

256 
	#ADC_Ex‹º®TrigCÚv_T2_TRGO
 ((
ušt32_t
)0x06000000)

	)

257 
	#ADC_Ex‹º®TrigCÚv_T3_CC1
 ((
ušt32_t
)0x07000000)

	)

258 
	#ADC_Ex‹º®TrigCÚv_T3_TRGO
 ((
ušt32_t
)0x08000000)

	)

259 
	#ADC_Ex‹º®TrigCÚv_T4_CC4
 ((
ušt32_t
)0x09000000)

	)

260 
	#ADC_Ex‹º®TrigCÚv_T5_CC1
 ((
ušt32_t
)0x0A000000)

	)

261 
	#ADC_Ex‹º®TrigCÚv_T5_CC2
 ((
ušt32_t
)0x0B000000)

	)

262 
	#ADC_Ex‹º®TrigCÚv_T5_CC3
 ((
ušt32_t
)0x0C000000)

	)

263 
	#ADC_Ex‹º®TrigCÚv_T8_CC1
 ((
ušt32_t
)0x0D000000)

	)

264 
	#ADC_Ex‹º®TrigCÚv_T8_TRGO
 ((
ušt32_t
)0x0E000000)

	)

265 
	#ADC_Ex‹º®TrigCÚv_Ext_IT11
 ((
ušt32_t
)0x0F000000)

	)

266 
	#IS_ADC_EXT_TRIG
(
REGTRIG
è(((REGTRIGè=ð
ADC_Ex‹º®TrigCÚv_T1_CC1
) || \

267 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T1_CC2
) || \

268 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T1_CC3
) || \

269 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T2_CC2
) || \

270 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T2_CC3
) || \

271 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T2_CC4
) || \

272 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T2_TRGO
) || \

273 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T3_CC1
) || \

274 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T3_TRGO
) || \

275 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T4_CC4
) || \

276 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T5_CC1
) || \

277 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T5_CC2
) || \

278 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T5_CC3
) || \

279 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T8_CC1
) || \

280 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T8_TRGO
) || \

281 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_Ext_IT11
))

	)

290 
	#ADC_D©aAlign_Right
 ((
ušt32_t
)0x00000000)

	)

291 
	#ADC_D©aAlign_Leá
 ((
ušt32_t
)0x00000800)

	)

292 
	#IS_ADC_DATA_ALIGN
(
ALIGN
è(((ALIGNè=ð
ADC_D©aAlign_Right
) || \

293 ((
ALIGN
è=ð
ADC_D©aAlign_Leá
))

	)

302 
	#ADC_ChªÃl_0
 ((
ušt8_t
)0x00)

	)

303 
	#ADC_ChªÃl_1
 ((
ušt8_t
)0x01)

	)

304 
	#ADC_ChªÃl_2
 ((
ušt8_t
)0x02)

	)

305 
	#ADC_ChªÃl_3
 ((
ušt8_t
)0x03)

	)

306 
	#ADC_ChªÃl_4
 ((
ušt8_t
)0x04)

	)

307 
	#ADC_ChªÃl_5
 ((
ušt8_t
)0x05)

	)

308 
	#ADC_ChªÃl_6
 ((
ušt8_t
)0x06)

	)

309 
	#ADC_ChªÃl_7
 ((
ušt8_t
)0x07)

	)

310 
	#ADC_ChªÃl_8
 ((
ušt8_t
)0x08)

	)

311 
	#ADC_ChªÃl_9
 ((
ušt8_t
)0x09)

	)

312 
	#ADC_ChªÃl_10
 ((
ušt8_t
)0x0A)

	)

313 
	#ADC_ChªÃl_11
 ((
ušt8_t
)0x0B)

	)

314 
	#ADC_ChªÃl_12
 ((
ušt8_t
)0x0C)

	)

315 
	#ADC_ChªÃl_13
 ((
ušt8_t
)0x0D)

	)

316 
	#ADC_ChªÃl_14
 ((
ušt8_t
)0x0E)

	)

317 
	#ADC_ChªÃl_15
 ((
ušt8_t
)0x0F)

	)

318 
	#ADC_ChªÃl_16
 ((
ušt8_t
)0x10)

	)

319 
	#ADC_ChªÃl_17
 ((
ušt8_t
)0x11)

	)

320 
	#ADC_ChªÃl_18
 ((
ušt8_t
)0x12)

	)

322 
	#ADC_ChªÃl_TempS’sÜ
 ((
ušt8_t
)
ADC_ChªÃl_16
)

	)

323 
	#ADC_ChªÃl_V»fšt
 ((
ušt8_t
)
ADC_ChªÃl_17
)

	)

324 
	#ADC_ChªÃl_Vb©
 ((
ušt8_t
)
ADC_ChªÃl_18
)

	)

326 
	#IS_ADC_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
ADC_ChªÃl_0
) || \

327 ((
CHANNEL
è=ð
ADC_ChªÃl_1
) || \

328 ((
CHANNEL
è=ð
ADC_ChªÃl_2
) || \

329 ((
CHANNEL
è=ð
ADC_ChªÃl_3
) || \

330 ((
CHANNEL
è=ð
ADC_ChªÃl_4
) || \

331 ((
CHANNEL
è=ð
ADC_ChªÃl_5
) || \

332 ((
CHANNEL
è=ð
ADC_ChªÃl_6
) || \

333 ((
CHANNEL
è=ð
ADC_ChªÃl_7
) || \

334 ((
CHANNEL
è=ð
ADC_ChªÃl_8
) || \

335 ((
CHANNEL
è=ð
ADC_ChªÃl_9
) || \

336 ((
CHANNEL
è=ð
ADC_ChªÃl_10
) || \

337 ((
CHANNEL
è=ð
ADC_ChªÃl_11
) || \

338 ((
CHANNEL
è=ð
ADC_ChªÃl_12
) || \

339 ((
CHANNEL
è=ð
ADC_ChªÃl_13
) || \

340 ((
CHANNEL
è=ð
ADC_ChªÃl_14
) || \

341 ((
CHANNEL
è=ð
ADC_ChªÃl_15
) || \

342 ((
CHANNEL
è=ð
ADC_ChªÃl_16
) || \

343 ((
CHANNEL
è=ð
ADC_ChªÃl_17
) || \

344 ((
CHANNEL
è=ð
ADC_ChªÃl_18
))

	)

353 
	#ADC_Sam¶eTime_3Cyþes
 ((
ušt8_t
)0x00)

	)

354 
	#ADC_Sam¶eTime_15Cyþes
 ((
ušt8_t
)0x01)

	)

355 
	#ADC_Sam¶eTime_28Cyþes
 ((
ušt8_t
)0x02)

	)

356 
	#ADC_Sam¶eTime_56Cyþes
 ((
ušt8_t
)0x03)

	)

357 
	#ADC_Sam¶eTime_84Cyþes
 ((
ušt8_t
)0x04)

	)

358 
	#ADC_Sam¶eTime_112Cyþes
 ((
ušt8_t
)0x05)

	)

359 
	#ADC_Sam¶eTime_144Cyþes
 ((
ušt8_t
)0x06)

	)

360 
	#ADC_Sam¶eTime_480Cyþes
 ((
ušt8_t
)0x07)

	)

361 
	#IS_ADC_SAMPLE_TIME
(
TIME
è(((TIMEè=ð
ADC_Sam¶eTime_3Cyþes
) || \

362 ((
TIME
è=ð
ADC_Sam¶eTime_15Cyþes
) || \

363 ((
TIME
è=ð
ADC_Sam¶eTime_28Cyþes
) || \

364 ((
TIME
è=ð
ADC_Sam¶eTime_56Cyþes
) || \

365 ((
TIME
è=ð
ADC_Sam¶eTime_84Cyþes
) || \

366 ((
TIME
è=ð
ADC_Sam¶eTime_112Cyþes
) || \

367 ((
TIME
è=ð
ADC_Sam¶eTime_144Cyþes
) || \

368 ((
TIME
è=ð
ADC_Sam¶eTime_480Cyþes
))

	)

377 
	#ADC_Ex‹º®TrigInjecCÚvEdge_NÚe
 ((
ušt32_t
)0x00000000)

	)

378 
	#ADC_Ex‹º®TrigInjecCÚvEdge_Risšg
 ((
ušt32_t
)0x00100000)

	)

379 
	#ADC_Ex‹º®TrigInjecCÚvEdge_F®lšg
 ((
ušt32_t
)0x00200000)

	)

380 
	#ADC_Ex‹º®TrigInjecCÚvEdge_RisšgF®lšg
 ((
ušt32_t
)0x00300000)

	)

381 
	#IS_ADC_EXT_INJEC_TRIG_EDGE
(
EDGE
è(((EDGEè=ð
ADC_Ex‹º®TrigInjecCÚvEdge_NÚe
) || \

382 ((
EDGE
è=ð
ADC_Ex‹º®TrigInjecCÚvEdge_Risšg
) || \

383 ((
EDGE
è=ð
ADC_Ex‹º®TrigInjecCÚvEdge_F®lšg
) || \

384 ((
EDGE
è=ð
ADC_Ex‹º®TrigInjecCÚvEdge_RisšgF®lšg
))

	)

394 
	#ADC_Ex‹º®TrigInjecCÚv_T1_CC4
 ((
ušt32_t
)0x00000000)

	)

395 
	#ADC_Ex‹º®TrigInjecCÚv_T1_TRGO
 ((
ušt32_t
)0x00010000)

	)

396 
	#ADC_Ex‹º®TrigInjecCÚv_T2_CC1
 ((
ušt32_t
)0x00020000)

	)

397 
	#ADC_Ex‹º®TrigInjecCÚv_T2_TRGO
 ((
ušt32_t
)0x00030000)

	)

398 
	#ADC_Ex‹º®TrigInjecCÚv_T3_CC2
 ((
ušt32_t
)0x00040000)

	)

399 
	#ADC_Ex‹º®TrigInjecCÚv_T3_CC4
 ((
ušt32_t
)0x00050000)

	)

400 
	#ADC_Ex‹º®TrigInjecCÚv_T4_CC1
 ((
ušt32_t
)0x00060000)

	)

401 
	#ADC_Ex‹º®TrigInjecCÚv_T4_CC2
 ((
ušt32_t
)0x00070000)

	)

402 
	#ADC_Ex‹º®TrigInjecCÚv_T4_CC3
 ((
ušt32_t
)0x00080000)

	)

403 
	#ADC_Ex‹º®TrigInjecCÚv_T4_TRGO
 ((
ušt32_t
)0x00090000)

	)

404 
	#ADC_Ex‹º®TrigInjecCÚv_T5_CC4
 ((
ušt32_t
)0x000A0000)

	)

405 
	#ADC_Ex‹º®TrigInjecCÚv_T5_TRGO
 ((
ušt32_t
)0x000B0000)

	)

406 
	#ADC_Ex‹º®TrigInjecCÚv_T8_CC2
 ((
ušt32_t
)0x000C0000)

	)

407 
	#ADC_Ex‹º®TrigInjecCÚv_T8_CC3
 ((
ušt32_t
)0x000D0000)

	)

408 
	#ADC_Ex‹º®TrigInjecCÚv_T8_CC4
 ((
ušt32_t
)0x000E0000)

	)

409 
	#ADC_Ex‹º®TrigInjecCÚv_Ext_IT15
 ((
ušt32_t
)0x000F0000)

	)

410 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
è(((INJTRIGè=ð
ADC_Ex‹º®TrigInjecCÚv_T1_CC4
) || \

411 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T1_TRGO
) || \

412 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T2_CC1
) || \

413 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T2_TRGO
) || \

414 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T3_CC2
) || \

415 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T3_CC4
) || \

416 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T4_CC1
) || \

417 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T4_CC2
) || \

418 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T4_CC3
) || \

419 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T4_TRGO
) || \

420 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T5_CC4
) || \

421 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T5_TRGO
) || \

422 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T8_CC2
) || \

423 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T8_CC3
) || \

424 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T8_CC4
) || \

425 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_Ext_IT15
))

	)

434 
	#ADC_InjeùedChªÃl_1
 ((
ušt8_t
)0x14)

	)

435 
	#ADC_InjeùedChªÃl_2
 ((
ušt8_t
)0x18)

	)

436 
	#ADC_InjeùedChªÃl_3
 ((
ušt8_t
)0x1C)

	)

437 
	#ADC_InjeùedChªÃl_4
 ((
ušt8_t
)0x20)

	)

438 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
ADC_InjeùedChªÃl_1
) || \

439 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_2
) || \

440 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_3
) || \

441 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_4
))

	)

450 
	#ADC_AÇlogW©chdog_SšgËRegEÇbË
 ((
ušt32_t
)0x00800200)

	)

451 
	#ADC_AÇlogW©chdog_SšgËInjecEÇbË
 ((
ušt32_t
)0x00400200)

	)

452 
	#ADC_AÇlogW©chdog_SšgËRegOrInjecEÇbË
 ((
ušt32_t
)0x00C00200)

	)

453 
	#ADC_AÇlogW©chdog_AÎRegEÇbË
 ((
ušt32_t
)0x00800000)

	)

454 
	#ADC_AÇlogW©chdog_AÎInjecEÇbË
 ((
ušt32_t
)0x00400000)

	)

455 
	#ADC_AÇlogW©chdog_AÎRegAÎInjecEÇbË
 ((
ušt32_t
)0x00C00000)

	)

456 
	#ADC_AÇlogW©chdog_NÚe
 ((
ušt32_t
)0x00000000)

	)

457 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
è(((WATCHDOGè=ð
ADC_AÇlogW©chdog_SšgËRegEÇbË
) || \

458 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_SšgËInjecEÇbË
) || \

459 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_SšgËRegOrInjecEÇbË
) || \

460 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_AÎRegEÇbË
) || \

461 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_AÎInjecEÇbË
) || \

462 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_AÎRegAÎInjecEÇbË
) || \

463 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_NÚe
))

	)

472 
	#ADC_IT_EOC
 ((
ušt16_t
)0x0205)

	)

473 
	#ADC_IT_AWD
 ((
ušt16_t
)0x0106)

	)

474 
	#ADC_IT_JEOC
 ((
ušt16_t
)0x0407)

	)

475 
	#ADC_IT_OVR
 ((
ušt16_t
)0x201A)

	)

476 
	#IS_ADC_IT
(
IT
è(((ITè=ð
ADC_IT_EOC
è|| ((ITè=ð
ADC_IT_AWD
) || \

477 ((
IT
è=ð
ADC_IT_JEOC
)|| ((ITè=ð
ADC_IT_OVR
))

	)

486 
	#ADC_FLAG_AWD
 ((
ušt8_t
)0x01)

	)

487 
	#ADC_FLAG_EOC
 ((
ušt8_t
)0x02)

	)

488 
	#ADC_FLAG_JEOC
 ((
ušt8_t
)0x04)

	)

489 
	#ADC_FLAG_JSTRT
 ((
ušt8_t
)0x08)

	)

490 
	#ADC_FLAG_STRT
 ((
ušt8_t
)0x10)

	)

491 
	#ADC_FLAG_OVR
 ((
ušt8_t
)0x20)

	)

493 
	#IS_ADC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt8_t
)0xC0è=ð0x00è&& ((FLAGè!ð0x00))

	)

494 
	#IS_ADC_GET_FLAG
(
FLAG
è(((FLAGè=ð
ADC_FLAG_AWD
) || \

495 ((
FLAG
è=ð
ADC_FLAG_EOC
) || \

496 ((
FLAG
è=ð
ADC_FLAG_JEOC
) || \

497 ((
FLAG
)=ð
ADC_FLAG_JSTRT
) || \

498 ((
FLAG
è=ð
ADC_FLAG_STRT
) || \

499 ((
FLAG
)=ð
ADC_FLAG_OVR
))

	)

508 
	#IS_ADC_THRESHOLD
(
THRESHOLD
è((THRESHOLDè<ð0xFFF)

	)

517 
	#IS_ADC_OFFSET
(
OFFSET
è((OFFSETè<ð0xFFF)

	)

526 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
è(((LENGTHè>ð0x1è&& ((LENGTHè<ð0x4))

	)

535 
	#IS_ADC_INJECTED_RANK
(
RANK
è(((RANKè>ð0x1è&& ((RANKè<ð0x4))

	)

544 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
è(((LENGTHè>ð0x1è&& ((LENGTHè<ð0x10))

	)

553 
	#IS_ADC_REGULAR_RANK
(
RANK
è(((RANKè>ð0x1è&& ((RANKè<ð0x10))

	)

562 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
è(((NUMBERè>ð0x1è&& ((NUMBERè<ð0x8))

	)

576 
ADC_DeIn™
();

579 
ADC_In™
(
ADC_Ty³Def
* 
ADCx
, 
ADC_In™Ty³Def
* 
ADC_In™SŒuù
);

580 
ADC_SŒuùIn™
(
ADC_In™Ty³Def
* 
ADC_In™SŒuù
);

581 
ADC_CommÚIn™
(
ADC_CommÚIn™Ty³Def
* 
ADC_CommÚIn™SŒuù
);

582 
ADC_CommÚSŒuùIn™
(
ADC_CommÚIn™Ty³Def
* 
ADC_CommÚIn™SŒuù
);

583 
ADC_Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

586 
ADC_AÇlogW©chdogCmd
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_AÇlogW©chdog
);

587 
ADC_AÇlogW©chdogTh»shÞdsCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
HighTh»shÞd
,ušt16_ˆ
LowTh»shÞd
);

588 
ADC_AÇlogW©chdogSšgËChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
);

591 
ADC_TempS’sÜV»fštCmd
(
FunùiÚ®S‹
 
NewS‹
);

592 
ADC_VBATCmd
(
FunùiÚ®S‹
 
NewS‹
);

595 
ADC_ReguÏrChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
);

596 
ADC_Soáw¬eS¹CÚv
(
ADC_Ty³Def
* 
ADCx
);

597 
FÏgStus
 
ADC_G‘Soáw¬eS¹CÚvStus
(
ADC_Ty³Def
* 
ADCx
);

598 
ADC_EOCOnEachReguÏrChªÃlCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

599 
ADC_CÚtšuousModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

600 
ADC_DiscModeChªÃlCouÁCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
Numb”
);

601 
ADC_DiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

602 
ušt16_t
 
ADC_G‘CÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
);

603 
ušt32_t
 
ADC_G‘MuÉiModeCÚv”siÚV®ue
();

606 
ADC_DMACmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

607 
ADC_DMAReque¡Aá”La¡T¿nsãrCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

608 
ADC_MuÉiModeDMAReque¡Aá”La¡T¿nsãrCmd
(
FunùiÚ®S‹
 
NewS‹
);

611 
ADC_InjeùedChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
);

612 
ADC_InjeùedSequ’ûrL’gthCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
L’gth
);

613 
ADC_S‘InjeùedOff£t
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
, 
ušt16_t
 
Off£t
);

614 
ADC_Ex‹º®TrigInjeùedCÚvCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_Ex‹º®TrigInjecCÚv
);

615 
ADC_Ex‹º®TrigInjeùedCÚvEdgeCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_Ex‹º®TrigInjecCÚvEdge
);

616 
ADC_Soáw¬eS¹InjeùedCÚv
(
ADC_Ty³Def
* 
ADCx
);

617 
FÏgStus
 
ADC_G‘Soáw¬eS¹InjeùedCÚvCmdStus
(
ADC_Ty³Def
* 
ADCx
);

618 
ADC_AutoInjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

619 
ADC_InjeùedDiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

620 
ušt16_t
 
ADC_G‘InjeùedCÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
);

623 
ADC_ITCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

624 
FÏgStus
 
ADC_G‘FÏgStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
);

625 
ADC_CË¬FÏg
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
);

626 
ITStus
 
ADC_G‘ITStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
);

627 
ADC_CË¬ITP’dšgB™
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
);

629 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STM32F~2.H

24 #iâdeà
__STM32F4xx_CAN_H


25 
	#__STM32F4xx_CAN_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f4xx.h
"

44 
	#IS_CAN_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
CAN1
) || \

45 ((
PERIPH
è=ð
CAN2
))

	)

52 
ušt16_t
 
CAN_P»sÿËr
;

55 
ušt8_t
 
CAN_Mode
;

58 
ušt8_t
 
CAN_SJW
;

63 
ušt8_t
 
CAN_BS1
;

67 
ušt8_t
 
CAN_BS2
;

70 
FunùiÚ®S‹
 
CAN_TTCM
;

73 
FunùiÚ®S‹
 
CAN_ABOM
;

76 
FunùiÚ®S‹
 
CAN_AWUM
;

79 
FunùiÚ®S‹
 
CAN_NART
;

82 
FunùiÚ®S‹
 
CAN_RFLM
;

85 
FunùiÚ®S‹
 
CAN_TXFP
;

87 } 
	tCAN_In™Ty³Def
;

94 
ušt16_t
 
CAN_Fž‹rIdHigh
;

98 
ušt16_t
 
CAN_Fž‹rIdLow
;

102 
ušt16_t
 
CAN_Fž‹rMaskIdHigh
;

107 
ušt16_t
 
CAN_Fž‹rMaskIdLow
;

112 
ušt16_t
 
CAN_Fž‹rFIFOAssignm’t
;

115 
ušt8_t
 
CAN_Fž‹rNumb”
;

117 
ušt8_t
 
CAN_Fž‹rMode
;

120 
ušt8_t
 
CAN_Fž‹rSÿË
;

123 
FunùiÚ®S‹
 
CAN_Fž‹rAùiv©iÚ
;

125 } 
	tCAN_Fž‹rIn™Ty³Def
;

132 
ušt32_t
 
StdId
;

135 
ušt32_t
 
ExtId
;

138 
ušt8_t
 
IDE
;

142 
ušt8_t
 
RTR
;

146 
ušt8_t
 
DLC
;

150 
ušt8_t
 
D©a
[8];

152 } 
	tCªTxMsg
;

159 
ušt32_t
 
StdId
;

162 
ušt32_t
 
ExtId
;

165 
ušt8_t
 
IDE
;

169 
ušt8_t
 
RTR
;

173 
ušt8_t
 
DLC
;

176 
ušt8_t
 
D©a
[8];

179 
ušt8_t
 
FMI
;

182 } 
	tCªRxMsg
;

194 
	#CAN_In™Stus_Fažed
 ((
ušt8_t
)0x00è

	)

195 
	#CAN_In™Stus_Sucûss
 ((
ušt8_t
)0x01è

	)

199 
	#CANINITFAILED
 
CAN_In™Stus_Fažed


	)

200 
	#CANINITOK
 
CAN_In™Stus_Sucûss


	)

209 
	#CAN_Mode_NÜm®
 ((
ušt8_t
)0x00è

	)

210 
	#CAN_Mode_LoÝBack
 ((
ušt8_t
)0x01è

	)

211 
	#CAN_Mode_Sž’t
 ((
ušt8_t
)0x02è

	)

212 
	#CAN_Mode_Sž’t_LoÝBack
 ((
ušt8_t
)0x03è

	)

214 
	#IS_CAN_MODE
(
MODE
è(((MODEè=ð
CAN_Mode_NÜm®
) || \

215 ((
MODE
è=ð
CAN_Mode_LoÝBack
)|| \

216 ((
MODE
è=ð
CAN_Mode_Sž’t
) || \

217 ((
MODE
è=ð
CAN_Mode_Sž’t_LoÝBack
))

	)

227 
	#CAN_O³¿tšgMode_In™Ÿliz©iÚ
 ((
ušt8_t
)0x00è

	)

228 
	#CAN_O³¿tšgMode_NÜm®
 ((
ušt8_t
)0x01è

	)

229 
	#CAN_O³¿tšgMode_SË•
 ((
ušt8_t
)0x02è

	)

232 
	#IS_CAN_OPERATING_MODE
(
MODE
è(((MODEè=ð
CAN_O³¿tšgMode_In™Ÿliz©iÚ
) ||\

233 ((
MODE
è=ð
CAN_O³¿tšgMode_NÜm®
)|| \

234 ((
MODE
è=ð
CAN_O³¿tšgMode_SË•
))

	)

244 
	#CAN_ModeStus_Fažed
 ((
ušt8_t
)0x00è

	)

245 
	#CAN_ModeStus_Sucûss
 ((
ušt8_t
)!
CAN_ModeStus_Fažed
è

	)

253 
	#CAN_SJW_1tq
 ((
ušt8_t
)0x00è

	)

254 
	#CAN_SJW_2tq
 ((
ušt8_t
)0x01è

	)

255 
	#CAN_SJW_3tq
 ((
ušt8_t
)0x02è

	)

256 
	#CAN_SJW_4tq
 ((
ušt8_t
)0x03è

	)

258 
	#IS_CAN_SJW
(
SJW
è(((SJWè=ð
CAN_SJW_1tq
è|| ((SJWè=ð
CAN_SJW_2tq
)|| \

259 ((
SJW
è=ð
CAN_SJW_3tq
è|| ((SJWè=ð
CAN_SJW_4tq
))

	)

267 
	#CAN_BS1_1tq
 ((
ušt8_t
)0x00è

	)

268 
	#CAN_BS1_2tq
 ((
ušt8_t
)0x01è

	)

269 
	#CAN_BS1_3tq
 ((
ušt8_t
)0x02è

	)

270 
	#CAN_BS1_4tq
 ((
ušt8_t
)0x03è

	)

271 
	#CAN_BS1_5tq
 ((
ušt8_t
)0x04è

	)

272 
	#CAN_BS1_6tq
 ((
ušt8_t
)0x05è

	)

273 
	#CAN_BS1_7tq
 ((
ušt8_t
)0x06è

	)

274 
	#CAN_BS1_8tq
 ((
ušt8_t
)0x07è

	)

275 
	#CAN_BS1_9tq
 ((
ušt8_t
)0x08è

	)

276 
	#CAN_BS1_10tq
 ((
ušt8_t
)0x09è

	)

277 
	#CAN_BS1_11tq
 ((
ušt8_t
)0x0Aè

	)

278 
	#CAN_BS1_12tq
 ((
ušt8_t
)0x0Bè

	)

279 
	#CAN_BS1_13tq
 ((
ušt8_t
)0x0Cè

	)

280 
	#CAN_BS1_14tq
 ((
ušt8_t
)0x0Dè

	)

281 
	#CAN_BS1_15tq
 ((
ušt8_t
)0x0Eè

	)

282 
	#CAN_BS1_16tq
 ((
ušt8_t
)0x0Fè

	)

284 
	#IS_CAN_BS1
(
BS1
è((BS1è<ð
CAN_BS1_16tq
)

	)

292 
	#CAN_BS2_1tq
 ((
ušt8_t
)0x00è

	)

293 
	#CAN_BS2_2tq
 ((
ušt8_t
)0x01è

	)

294 
	#CAN_BS2_3tq
 ((
ušt8_t
)0x02è

	)

295 
	#CAN_BS2_4tq
 ((
ušt8_t
)0x03è

	)

296 
	#CAN_BS2_5tq
 ((
ušt8_t
)0x04è

	)

297 
	#CAN_BS2_6tq
 ((
ušt8_t
)0x05è

	)

298 
	#CAN_BS2_7tq
 ((
ušt8_t
)0x06è

	)

299 
	#CAN_BS2_8tq
 ((
ušt8_t
)0x07è

	)

301 
	#IS_CAN_BS2
(
BS2
è((BS2è<ð
CAN_BS2_8tq
)

	)

309 
	#IS_CAN_PRESCALER
(
PRESCALER
è(((PRESCALERè>ð1è&& ((PRESCALERè<ð1024))

	)

317 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
è((NUMBERè<ð27)

	)

325 
	#CAN_Fž‹rMode_IdMask
 ((
ušt8_t
)0x00è

	)

326 
	#CAN_Fž‹rMode_IdLi¡
 ((
ušt8_t
)0x01è

	)

328 
	#IS_CAN_FILTER_MODE
(
MODE
è(((MODEè=ð
CAN_Fž‹rMode_IdMask
) || \

329 ((
MODE
è=ð
CAN_Fž‹rMode_IdLi¡
))

	)

337 
	#CAN_Fž‹rSÿË_16b™
 ((
ušt8_t
)0x00è

	)

338 
	#CAN_Fž‹rSÿË_32b™
 ((
ušt8_t
)0x01è

	)

340 
	#IS_CAN_FILTER_SCALE
(
SCALE
è(((SCALEè=ð
CAN_Fž‹rSÿË_16b™
) || \

341 ((
SCALE
è=ð
CAN_Fž‹rSÿË_32b™
))

	)

349 
	#CAN_Fž‹r_FIFO0
 ((
ušt8_t
)0x00è

	)

350 
	#CAN_Fž‹r_FIFO1
 ((
ušt8_t
)0x01è

	)

351 
	#IS_CAN_FILTER_FIFO
(
FIFO
è(((FIFOè=ð
CAN_Fž‹rFIFO0
) || \

352 ((
FIFO
è=ð
CAN_Fž‹rFIFO1
))

	)

355 
	#CAN_Fž‹rFIFO0
 
CAN_Fž‹r_FIFO0


	)

356 
	#CAN_Fž‹rFIFO1
 
CAN_Fž‹r_FIFO1


	)

364 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
è(((BANKNUMBERè>ð1è&& ((BANKNUMBERè<ð27))

	)

372 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
è((TRANSMITMAILBOXè<ð((
ušt8_t
)0x02))

	)

373 
	#IS_CAN_STDID
(
STDID
è((STDIDè<ð((
ušt32_t
)0x7FF))

	)

374 
	#IS_CAN_EXTID
(
EXTID
è((EXTIDè<ð((
ušt32_t
)0x1FFFFFFF))

	)

375 
	#IS_CAN_DLC
(
DLC
è((DLCè<ð((
ušt8_t
)0x08))

	)

383 
	#CAN_Id_Snd¬d
 ((
ušt32_t
)0x00000000è

	)

384 
	#CAN_Id_Ex‹nded
 ((
ušt32_t
)0x00000004è

	)

385 
	#IS_CAN_IDTYPE
(
IDTYPE
è(((IDTYPEè=ð
CAN_Id_Snd¬d
) || \

386 ((
IDTYPE
è=ð
CAN_Id_Ex‹nded
))

	)

389 
	#CAN_ID_STD
 
CAN_Id_Snd¬d


	)

390 
	#CAN_ID_EXT
 
CAN_Id_Ex‹nded


	)

398 
	#CAN_RTR_D©a
 ((
ušt32_t
)0x00000000è

	)

399 
	#CAN_RTR_RemÙe
 ((
ušt32_t
)0x00000002è

	)

400 
	#IS_CAN_RTR
(
RTR
è(((RTRè=ð
CAN_RTR_D©a
è|| ((RTRè=ð
CAN_RTR_RemÙe
))

	)

403 
	#CAN_RTR_DATA
 
CAN_RTR_D©a


	)

404 
	#CAN_RTR_REMOTE
 
CAN_RTR_RemÙe


	)

412 
	#CAN_TxStus_Fažed
 ((
ušt8_t
)0x00)

	)

413 
	#CAN_TxStus_Ok
 ((
ušt8_t
)0x01è

	)

414 
	#CAN_TxStus_P’dšg
 ((
ušt8_t
)0x02è

	)

415 
	#CAN_TxStus_NoMažBox
 ((
ušt8_t
)0x04è

	)

418 
	#CANTXFAILED
 
CAN_TxStus_Fažed


	)

419 
	#CANTXOK
 
CAN_TxStus_Ok


	)

420 
	#CANTXPENDING
 
CAN_TxStus_P’dšg


	)

421 
	#CAN_NO_MB
 
CAN_TxStus_NoMažBox


	)

429 
	#CAN_FIFO0
 ((
ušt8_t
)0x00è

	)

430 
	#CAN_FIFO1
 ((
ušt8_t
)0x01è

	)

432 
	#IS_CAN_FIFO
(
FIFO
è(((FIFOè=ð
CAN_FIFO0
è|| ((FIFOè=ð
CAN_FIFO1
))

	)

440 
	#CAN_SË•_Fažed
 ((
ušt8_t
)0x00è

	)

441 
	#CAN_SË•_Ok
 ((
ušt8_t
)0x01è

	)

444 
	#CANSLEEPFAILED
 
CAN_SË•_Fažed


	)

445 
	#CANSLEEPOK
 
CAN_SË•_Ok


	)

453 
	#CAN_WakeUp_Fažed
 ((
ušt8_t
)0x00è

	)

454 
	#CAN_WakeUp_Ok
 ((
ušt8_t
)0x01è

	)

457 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Fažed


	)

458 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

467 
	#CAN_E¼ÜCode_NoE¼
 ((
ušt8_t
)0x00è

	)

468 
	#CAN_E¼ÜCode_StuffE¼
 ((
ušt8_t
)0x10è

	)

469 
	#CAN_E¼ÜCode_FÜmE¼
 ((
ušt8_t
)0x20è

	)

470 
	#CAN_E¼ÜCode_ACKE¼
 ((
ušt8_t
)0x30è

	)

471 
	#CAN_E¼ÜCode_B™ReûssiveE¼
 ((
ušt8_t
)0x40è

	)

472 
	#CAN_E¼ÜCode_B™DomšªtE¼
 ((
ušt8_t
)0x50è

	)

473 
	#CAN_E¼ÜCode_CRCE¼
 ((
ušt8_t
)0x60è

	)

474 
	#CAN_E¼ÜCode_Soáw¬eS‘E¼
 ((
ušt8_t
)0x70è

	)

488 
	#CAN_FLAG_RQCP0
 ((
ušt32_t
)0x38000001è

	)

489 
	#CAN_FLAG_RQCP1
 ((
ušt32_t
)0x38000100è

	)

490 
	#CAN_FLAG_RQCP2
 ((
ušt32_t
)0x38010000è

	)

493 
	#CAN_FLAG_FMP0
 ((
ušt32_t
)0x12000003è

	)

494 
	#CAN_FLAG_FF0
 ((
ušt32_t
)0x32000008è

	)

495 
	#CAN_FLAG_FOV0
 ((
ušt32_t
)0x32000010è

	)

496 
	#CAN_FLAG_FMP1
 ((
ušt32_t
)0x14000003è

	)

497 
	#CAN_FLAG_FF1
 ((
ušt32_t
)0x34000008è

	)

498 
	#CAN_FLAG_FOV1
 ((
ušt32_t
)0x34000010è

	)

501 
	#CAN_FLAG_WKU
 ((
ušt32_t
)0x31000008è

	)

502 
	#CAN_FLAG_SLAK
 ((
ušt32_t
)0x31000012è

	)

507 
	#CAN_FLAG_EWG
 ((
ušt32_t
)0x10F00001è

	)

508 
	#CAN_FLAG_EPV
 ((
ušt32_t
)0x10F00002è

	)

509 
	#CAN_FLAG_BOF
 ((
ušt32_t
)0x10F00004è

	)

510 
	#CAN_FLAG_LEC
 ((
ušt32_t
)0x30F00070è

	)

512 
	#IS_CAN_GET_FLAG
(
FLAG
è(((FLAGè=ð
CAN_FLAG_LEC
è|| ((FLAGè=ð
CAN_FLAG_BOF
) || \

513 ((
FLAG
è=ð
CAN_FLAG_EPV
è|| ((FLAGè=ð
CAN_FLAG_EWG
) || \

514 ((
FLAG
è=ð
CAN_FLAG_WKU
è|| ((FLAGè=ð
CAN_FLAG_FOV0
) || \

515 ((
FLAG
è=ð
CAN_FLAG_FF0
è|| ((FLAGè=ð
CAN_FLAG_FMP0
) || \

516 ((
FLAG
è=ð
CAN_FLAG_FOV1
è|| ((FLAGè=ð
CAN_FLAG_FF1
) || \

517 ((
FLAG
è=ð
CAN_FLAG_FMP1
è|| ((FLAGè=ð
CAN_FLAG_RQCP2
) || \

518 ((
FLAG
è=ð
CAN_FLAG_RQCP1
)|| ((FLAGè=ð
CAN_FLAG_RQCP0
) || \

519 ((
FLAG
è=ð
CAN_FLAG_SLAK
 ))

	)

521 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAGè=ð
CAN_FLAG_LEC
è|| ((FLAGè=ð
CAN_FLAG_RQCP2
) || \

522 ((
FLAG
è=ð
CAN_FLAG_RQCP1
è|| ((FLAGè=ð
CAN_FLAG_RQCP0
) || \

523 ((
FLAG
è=ð
CAN_FLAG_FF0
è|| ((FLAGè=ð
CAN_FLAG_FOV0
) ||\

524 ((
FLAG
è=ð
CAN_FLAG_FF1
è|| ((FLAGè=ð
CAN_FLAG_FOV1
) || \

525 ((
FLAG
è=ð
CAN_FLAG_WKU
è|| ((FLAGè=ð
CAN_FLAG_SLAK
))

	)

534 
	#CAN_IT_TME
 ((
ušt32_t
)0x00000001è

	)

537 
	#CAN_IT_FMP0
 ((
ušt32_t
)0x00000002è

	)

538 
	#CAN_IT_FF0
 ((
ušt32_t
)0x00000004è

	)

539 
	#CAN_IT_FOV0
 ((
ušt32_t
)0x00000008è

	)

540 
	#CAN_IT_FMP1
 ((
ušt32_t
)0x00000010è

	)

541 
	#CAN_IT_FF1
 ((
ušt32_t
)0x00000020è

	)

542 
	#CAN_IT_FOV1
 ((
ušt32_t
)0x00000040è

	)

545 
	#CAN_IT_WKU
 ((
ušt32_t
)0x00010000è

	)

546 
	#CAN_IT_SLK
 ((
ušt32_t
)0x00020000è

	)

549 
	#CAN_IT_EWG
 ((
ušt32_t
)0x00000100è

	)

550 
	#CAN_IT_EPV
 ((
ušt32_t
)0x00000200è

	)

551 
	#CAN_IT_BOF
 ((
ušt32_t
)0x00000400è

	)

552 
	#CAN_IT_LEC
 ((
ušt32_t
)0x00000800è

	)

553 
	#CAN_IT_ERR
 ((
ušt32_t
)0x00008000è

	)

556 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

557 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

558 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

561 
	#IS_CAN_IT
(
IT
è(((ITè=ð
CAN_IT_TME
è|| ((ITè=ð
CAN_IT_FMP0
) ||\

562 ((
IT
è=ð
CAN_IT_FF0
è|| ((ITè=ð
CAN_IT_FOV0
) ||\

563 ((
IT
è=ð
CAN_IT_FMP1
è|| ((ITè=ð
CAN_IT_FF1
) ||\

564 ((
IT
è=ð
CAN_IT_FOV1
è|| ((ITè=ð
CAN_IT_EWG
) ||\

565 ((
IT
è=ð
CAN_IT_EPV
è|| ((ITè=ð
CAN_IT_BOF
) ||\

566 ((
IT
è=ð
CAN_IT_LEC
è|| ((ITè=ð
CAN_IT_ERR
) ||\

567 ((
IT
è=ð
CAN_IT_WKU
è|| ((ITè=ð
CAN_IT_SLK
))

	)

569 
	#IS_CAN_CLEAR_IT
(
IT
è(((ITè=ð
CAN_IT_TME
è|| ((ITè=ð
CAN_IT_FF0
) ||\

570 ((
IT
è=ð
CAN_IT_FOV0
)|| ((ITè=ð
CAN_IT_FF1
) ||\

571 ((
IT
è=ð
CAN_IT_FOV1
)|| ((ITè=ð
CAN_IT_EWG
) ||\

572 ((
IT
è=ð
CAN_IT_EPV
è|| ((ITè=ð
CAN_IT_BOF
) ||\

573 ((
IT
è=ð
CAN_IT_LEC
è|| ((ITè=ð
CAN_IT_ERR
) ||\

574 ((
IT
è=ð
CAN_IT_WKU
è|| ((ITè=ð
CAN_IT_SLK
))

	)

587 
CAN_DeIn™
(
CAN_Ty³Def
* 
CANx
);

590 
ušt8_t
 
CAN_In™
(
CAN_Ty³Def
* 
CANx
, 
CAN_In™Ty³Def
* 
CAN_In™SŒuù
);

591 
CAN_Fž‹rIn™
(
CAN_Fž‹rIn™Ty³Def
* 
CAN_Fž‹rIn™SŒuù
);

592 
CAN_SŒuùIn™
(
CAN_In™Ty³Def
* 
CAN_In™SŒuù
);

593 
CAN_SÏveS¹Bªk
(
ušt8_t
 
CAN_BªkNumb”
);

594 
CAN_DBGF»eze
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
);

595 
CAN_TTComModeCmd
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
);

598 
ušt8_t
 
CAN_T¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
CªTxMsg
* 
TxMes§ge
);

599 
ušt8_t
 
CAN_T¿nsm™Stus
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
T¿nsm™Mažbox
);

600 
CAN_CªûlT¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
Mažbox
);

603 
CAN_Reûive
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
, 
CªRxMsg
* 
RxMes§ge
);

604 
CAN_FIFOR–—£
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
);

605 
ušt8_t
 
CAN_Mes§geP’dšg
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
FIFONumb”
);

608 
ušt8_t
 
CAN_O³¿tšgModeReque¡
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
CAN_O³¿tšgMode
);

609 
ušt8_t
 
CAN_SË•
(
CAN_Ty³Def
* 
CANx
);

610 
ušt8_t
 
CAN_WakeUp
(
CAN_Ty³Def
* 
CANx
);

613 
ušt8_t
 
CAN_G‘La¡E¼ÜCode
(
CAN_Ty³Def
* 
CANx
);

614 
ušt8_t
 
CAN_G‘ReûiveE¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
);

615 
ušt8_t
 
CAN_G‘LSBT¿nsm™E¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
);

618 
CAN_ITCÚfig
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
, 
FunùiÚ®S‹
 
NewS‹
);

619 
FÏgStus
 
CAN_G‘FÏgStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
);

620 
CAN_CË¬FÏg
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
);

621 
ITStus
 
CAN_G‘ITStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
);

622 
CAN_CË¬ITP’dšgB™
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
);

624 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STM32F~3.H

24 #iâdeà
__STM32F4xx_CRC_H


25 
	#__STM32F4xx_CRC_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f4xx.h
"

56 
CRC_Re£tDR
();

57 
ušt32_t
 
CRC_C®cCRC
(ušt32_ˆ
D©a
);

58 
ušt32_t
 
CRC_C®cBlockCRC
(ušt32_ˆ
pBufãr
[], ušt32_ˆ
BufãrL’gth
);

59 
ušt32_t
 
CRC_G‘CRC
();

60 
CRC_S‘IDRegi¡”
(
ušt8_t
 
IDV®ue
);

61 
ušt8_t
 
CRC_G‘IDRegi¡”
();

63 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STM32F~4.H

24 #iâdeà
__STM32F4xx_CRYP_H


25 
	#__STM32F4xx_CRYP_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f4xx.h
"

49 
ušt16_t
 
CRYP_AlgoDœ
;

51 
ušt16_t
 
CRYP_AlgoMode
;

54 
ušt16_t
 
CRYP_D©aTy³
;

56 
ušt16_t
 
CRYP_KeySize
;

59 } 
	tCRYP_In™Ty³Def
;

66 
ušt32_t
 
CRYP_Key0Leá
;

67 
ušt32_t
 
CRYP_Key0Right
;

68 
ušt32_t
 
CRYP_Key1Leá
;

69 
ušt32_t
 
CRYP_Key1Right
;

70 
ušt32_t
 
CRYP_Key2Leá
;

71 
ušt32_t
 
CRYP_Key2Right
;

72 
ušt32_t
 
CRYP_Key3Leá
;

73 
ušt32_t
 
CRYP_Key3Right
;

74 } 
	tCRYP_KeyIn™Ty³Def
;

80 
ušt32_t
 
CRYP_IV0Leá
;

81 
ušt32_t
 
CRYP_IV0Right
;

82 
ušt32_t
 
CRYP_IV1Leá
;

83 
ušt32_t
 
CRYP_IV1Right
;

84 } 
	tCRYP_IVIn™Ty³Def
;

92 
ušt32_t
 
CR_b™s9to2
;

94 
ušt32_t
 
CRYP_IV0LR
;

95 
ušt32_t
 
CRYP_IV0RR
;

96 
ušt32_t
 
CRYP_IV1LR
;

97 
ušt32_t
 
CRYP_IV1RR
;

99 
ušt32_t
 
CRYP_K0LR
;

100 
ušt32_t
 
CRYP_K0RR
;

101 
ušt32_t
 
CRYP_K1LR
;

102 
ušt32_t
 
CRYP_K1RR
;

103 
ušt32_t
 
CRYP_K2LR
;

104 
ušt32_t
 
CRYP_K2RR
;

105 
ušt32_t
 
CRYP_K3LR
;

106 
ušt32_t
 
CRYP_K3RR
;

107 } 
	tCRYP_CÚ‹xt
;

119 
	#CRYP_AlgoDœ_Enüy±
 ((
ušt16_t
)0x0000)

	)

120 
	#CRYP_AlgoDœ_Deüy±
 ((
ušt16_t
)0x0004)

	)

121 
	#IS_CRYP_ALGODIR
(
ALGODIR
è(((ALGODIRè=ð
CRYP_AlgoDœ_Enüy±
) || \

122 ((
ALGODIR
è=ð
CRYP_AlgoDœ_Deüy±
))

	)

133 
	#CRYP_AlgoMode_TDES_ECB
 ((
ušt16_t
)0x0000)

	)

134 
	#CRYP_AlgoMode_TDES_CBC
 ((
ušt16_t
)0x0008)

	)

137 
	#CRYP_AlgoMode_DES_ECB
 ((
ušt16_t
)0x0010)

	)

138 
	#CRYP_AlgoMode_DES_CBC
 ((
ušt16_t
)0x0018)

	)

141 
	#CRYP_AlgoMode_AES_ECB
 ((
ušt16_t
)0x0020)

	)

142 
	#CRYP_AlgoMode_AES_CBC
 ((
ušt16_t
)0x0028)

	)

143 
	#CRYP_AlgoMode_AES_CTR
 ((
ušt16_t
)0x0030)

	)

144 
	#CRYP_AlgoMode_AES_Key
 ((
ušt16_t
)0x0038)

	)

146 
	#IS_CRYP_ALGOMODE
(
ALGOMODE
è(((ALGOMODEè=ð
CRYP_AlgoMode_TDES_ECB
) || \

147 ((
ALGOMODE
è=ð
CRYP_AlgoMode_TDES_CBC
)|| \

148 ((
ALGOMODE
è=ð
CRYP_AlgoMode_DES_ECB
)|| \

149 ((
ALGOMODE
è=ð
CRYP_AlgoMode_DES_CBC
) || \

150 ((
ALGOMODE
è=ð
CRYP_AlgoMode_AES_ECB
) || \

151 ((
ALGOMODE
è=ð
CRYP_AlgoMode_AES_CBC
) || \

152 ((
ALGOMODE
è=ð
CRYP_AlgoMode_AES_CTR
) || \

153 ((
ALGOMODE
è=ð
CRYP_AlgoMode_AES_Key
))

	)

161 
	#CRYP_D©aTy³_32b
 ((
ušt16_t
)0x0000)

	)

162 
	#CRYP_D©aTy³_16b
 ((
ušt16_t
)0x0040)

	)

163 
	#CRYP_D©aTy³_8b
 ((
ušt16_t
)0x0080)

	)

164 
	#CRYP_D©aTy³_1b
 ((
ušt16_t
)0x00C0)

	)

165 
	#IS_CRYP_DATATYPE
(
DATATYPE
è(((DATATYPEè=ð
CRYP_D©aTy³_32b
) || \

166 ((
DATATYPE
è=ð
CRYP_D©aTy³_16b
)|| \

167 ((
DATATYPE
è=ð
CRYP_D©aTy³_8b
)|| \

168 ((
DATATYPE
è=ð
CRYP_D©aTy³_1b
))

	)

176 
	#CRYP_KeySize_128b
 ((
ušt16_t
)0x0000)

	)

177 
	#CRYP_KeySize_192b
 ((
ušt16_t
)0x0100)

	)

178 
	#CRYP_KeySize_256b
 ((
ušt16_t
)0x0200)

	)

179 
	#IS_CRYP_KEYSIZE
(
KEYSIZE
è(((KEYSIZEè=ð
CRYP_KeySize_128b
)|| \

180 ((
KEYSIZE
è=ð
CRYP_KeySize_192b
)|| \

181 ((
KEYSIZE
è=ð
CRYP_KeySize_256b
))

	)

189 
	#CRYP_FLAG_BUSY
 ((
ušt8_t
)0x10è

	)

193 
	#CRYP_FLAG_IFEM
 ((
ušt8_t
)0x01è

	)

194 
	#CRYP_FLAG_IFNF
 ((
ušt8_t
)0x02è

	)

195 
	#CRYP_FLAG_INRIS
 ((
ušt8_t
)0x22è

	)

196 
	#CRYP_FLAG_OFNE
 ((
ušt8_t
)0x04è

	)

198 
	#CRYP_FLAG_OFFU
 ((
ušt8_t
)0x08è

	)

199 
	#CRYP_FLAG_OUTRIS
 ((
ušt8_t
)0x21è

	)

202 
	#IS_CRYP_GET_FLAG
(
FLAG
è(((FLAGè=ð
CRYP_FLAG_IFEM
) || \

203 ((
FLAG
è=ð
CRYP_FLAG_IFNF
) || \

204 ((
FLAG
è=ð
CRYP_FLAG_OFNE
) || \

205 ((
FLAG
è=ð
CRYP_FLAG_OFFU
) || \

206 ((
FLAG
è=ð
CRYP_FLAG_BUSY
) || \

207 ((
FLAG
è=ð
CRYP_FLAG_OUTRIS
)|| \

208 ((
FLAG
è=ð
CRYP_FLAG_INRIS
))

	)

216 
	#CRYP_IT_INI
 ((
ušt8_t
)0x01è

	)

217 
	#CRYP_IT_OUTI
 ((
ušt8_t
)0x02è

	)

218 
	#IS_CRYP_CONFIG_IT
(
IT
è((((ITè& (
ušt8_t
)0xFCè=ð0x00è&& ((ITè!ð0x00))

	)

219 
	#IS_CRYP_GET_IT
(
IT
è(((ITè=ð
CRYP_IT_INI
è|| ((ITè=ð
CRYP_IT_OUTI
))

	)

228 
	#MODE_ENCRYPT
 ((
ušt8_t
)0x01)

	)

229 
	#MODE_DECRYPT
 ((
ušt8_t
)0x00)

	)

238 
	#CRYP_DMAReq_D©aIN
 ((
ušt8_t
)0x01)

	)

239 
	#CRYP_DMAReq_D©aOUT
 ((
ušt8_t
)0x02)

	)

240 
	#IS_CRYP_DMAREQ
(
DMAREQ
è((((DMAREQè& (
ušt8_t
)0xFCè=ð0x00è&& ((DMAREQè!ð0x00))

	)

253 
CRYP_DeIn™
();

256 
CRYP_In™
(
CRYP_In™Ty³Def
* 
CRYP_In™SŒuù
);

257 
CRYP_SŒuùIn™
(
CRYP_In™Ty³Def
* 
CRYP_In™SŒuù
);

258 
CRYP_KeyIn™
(
CRYP_KeyIn™Ty³Def
* 
CRYP_KeyIn™SŒuù
);

259 
CRYP_KeySŒuùIn™
(
CRYP_KeyIn™Ty³Def
* 
CRYP_KeyIn™SŒuù
);

260 
CRYP_IVIn™
(
CRYP_IVIn™Ty³Def
* 
CRYP_IVIn™SŒuù
);

261 
CRYP_IVSŒuùIn™
(
CRYP_IVIn™Ty³Def
* 
CRYP_IVIn™SŒuù
);

262 
CRYP_Cmd
(
FunùiÚ®S‹
 
NewS‹
);

265 
CRYP_D©aIn
(
ušt32_t
 
D©a
);

266 
ušt32_t
 
CRYP_D©aOut
();

267 
CRYP_FIFOFlush
();

270 
E¼ÜStus
 
CRYP_SaveCÚ‹xt
(
CRYP_CÚ‹xt
* 
CRYP_CÚ‹xtSave
,

271 
CRYP_KeyIn™Ty³Def
* 
CRYP_KeyIn™SŒuù
);

272 
CRYP_Re¡ÜeCÚ‹xt
(
CRYP_CÚ‹xt
* 
CRYP_CÚ‹xtRe¡Üe
);

275 
CRYP_DMACmd
(
ušt8_t
 
CRYP_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
);

278 
CRYP_ITCÚfig
(
ušt8_t
 
CRYP_IT
, 
FunùiÚ®S‹
 
NewS‹
);

279 
ITStus
 
CRYP_G‘ITStus
(
ušt8_t
 
CRYP_IT
);

280 
FÏgStus
 
CRYP_G‘FÏgStus
(
ušt8_t
 
CRYP_FLAG
);

283 
E¼ÜStus
 
CRYP_AES_ECB
(
ušt8_t
 
Mode
,

284 
ušt8_t
 *
Key
, 
ušt16_t
 
Keysize
,

285 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
,

286 
ušt8_t
 *
Ouut
);

288 
E¼ÜStus
 
CRYP_AES_CBC
(
ušt8_t
 
Mode
,

289 
ušt8_t
 
In™VeùÜs
[16],

290 
ušt8_t
 *
Key
, 
ušt16_t
 
Keysize
,

291 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
,

292 
ušt8_t
 *
Ouut
);

294 
E¼ÜStus
 
CRYP_AES_CTR
(
ušt8_t
 
Mode
,

295 
ušt8_t
 
In™VeùÜs
[16],

296 
ušt8_t
 *
Key
, 
ušt16_t
 
Keysize
,

297 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
,

298 
ušt8_t
 *
Ouut
);

301 
E¼ÜStus
 
CRYP_TDES_ECB
(
ušt8_t
 
Mode
,

302 
ušt8_t
 
Key
[24],

303 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
,

304 
ušt8_t
 *
Ouut
);

306 
E¼ÜStus
 
CRYP_TDES_CBC
(
ušt8_t
 
Mode
,

307 
ušt8_t
 
Key
[24],

308 
ušt8_t
 
In™VeùÜs
[8],

309 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
,

310 
ušt8_t
 *
Ouut
);

313 
E¼ÜStus
 
CRYP_DES_ECB
(
ušt8_t
 
Mode
,

314 
ušt8_t
 
Key
[8],

315 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
,

316 
ušt8_t
 *
Ouut
);

318 
E¼ÜStus
 
CRYP_DES_CBC
(
ušt8_t
 
Mode
,

319 
ušt8_t
 
Key
[8],

320 
ušt8_t
 
In™VeùÜs
[8],

321 
ušt8_t
 *
IÅut
,
ušt32_t
 
IËngth
,

322 
ušt8_t
 *
Ouut
);

324 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\misc.h

24 #iâdeà
__MISC_H


25 
	#__MISC_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f4xx.h
"

50 
ušt8_t
 
NVIC_IRQChªÃl
;

55 
ušt8_t
 
NVIC_IRQChªÃlP»em±iÚPriÜ™y
;

60 
ušt8_t
 
NVIC_IRQChªÃlSubPriÜ™y
;

65 
FunùiÚ®S‹
 
NVIC_IRQChªÃlCmd
;

68 } 
	tNVIC_In™Ty³Def
;

80 
	#NVIC_VeùTab_RAM
 ((
ušt32_t
)0x20000000)

	)

81 
	#NVIC_VeùTab_FLASH
 ((
ušt32_t
)0x08000000)

	)

82 
	#IS_NVIC_VECTTAB
(
VECTTAB
è(((VECTTABè=ð
NVIC_VeùTab_RAM
) || \

83 ((
VECTTAB
è=ð
NVIC_VeùTab_FLASH
))

	)

92 
	#NVIC_LP_SEVONPEND
 ((
ušt8_t
)0x10)

	)

93 
	#NVIC_LP_SLEEPDEEP
 ((
ušt8_t
)0x04)

	)

94 
	#NVIC_LP_SLEEPONEXIT
 ((
ušt8_t
)0x02)

	)

95 
	#IS_NVIC_LP
(
LP
è(((LPè=ð
NVIC_LP_SEVONPEND
) || \

96 ((
LP
è=ð
NVIC_LP_SLEEPDEEP
) || \

97 ((
LP
è=ð
NVIC_LP_SLEEPONEXIT
))

	)

106 
	#NVIC_PriÜ™yGroup_0
 ((
ušt32_t
)0x700è

	)

108 
	#NVIC_PriÜ™yGroup_1
 ((
ušt32_t
)0x600è

	)

110 
	#NVIC_PriÜ™yGroup_2
 ((
ušt32_t
)0x500è

	)

112 
	#NVIC_PriÜ™yGroup_3
 ((
ušt32_t
)0x400è

	)

114 
	#NVIC_PriÜ™yGroup_4
 ((
ušt32_t
)0x300è

	)

117 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
è(((GROUPè=ð
NVIC_PriÜ™yGroup_0
) || \

118 ((
GROUP
è=ð
NVIC_PriÜ™yGroup_1
) || \

119 ((
GROUP
è=ð
NVIC_PriÜ™yGroup_2
) || \

120 ((
GROUP
è=ð
NVIC_PriÜ™yGroup_3
) || \

121 ((
GROUP
è=ð
NVIC_PriÜ™yGroup_4
))

	)

123 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10)

	)

125 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10)

	)

127 
	#IS_NVIC_OFFSET
(
OFFSET
è((OFFSETè< 0x000FFFFF)

	)

137 
	#SysTick_CLKSourû_HCLK_Div8
 ((
ušt32_t
)0xFFFFFFFB)

	)

138 
	#SysTick_CLKSourû_HCLK
 ((
ušt32_t
)0x00000004)

	)

139 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
SysTick_CLKSourû_HCLK
) || \

140 ((
SOURCE
è=ð
SysTick_CLKSourû_HCLK_Div8
))

	)

152 
NVIC_PriÜ™yGroupCÚfig
(
ušt32_t
 
NVIC_PriÜ™yGroup
);

153 
NVIC_In™
(
NVIC_In™Ty³Def
* 
NVIC_In™SŒuù
);

154 
NVIC_S‘VeùÜTabË
(
ušt32_t
 
NVIC_VeùTab
, ušt32_ˆ
Off£t
);

155 
NVIC_Sy¡emLPCÚfig
(
ušt8_t
 
LowPow”Mode
, 
FunùiÚ®S‹
 
NewS‹
);

156 
SysTick_CLKSourûCÚfig
(
ušt32_t
 
SysTick_CLKSourû
);

158 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST1EFE~1.C

30 
	~"¡m32f4xx_fsmc.h
"

31 
	~"¡m32f4xx_rcc.h
"

47 
	#BCR_MBKEN_SET
 ((
ušt32_t
)0x00000001)

	)

48 
	#BCR_MBKEN_RESET
 ((
ušt32_t
)0x000FFFFE)

	)

49 
	#BCR_FACCEN_SET
 ((
ušt32_t
)0x00000040)

	)

52 
	#PCR_PBKEN_SET
 ((
ušt32_t
)0x00000004)

	)

53 
	#PCR_PBKEN_RESET
 ((
ušt32_t
)0x000FFFFB)

	)

54 
	#PCR_ECCEN_SET
 ((
ušt32_t
)0x00000040)

	)

55 
	#PCR_ECCEN_RESET
 ((
ušt32_t
)0x000FFFBF)

	)

56 
	#PCR_MEMORYTYPE_NAND
 ((
ušt32_t
)0x00000008)

	)

116 
	$FSMC_NORSRAMDeIn™
(
ušt32_t
 
FSMC_Bªk
)

119 
	`as£¹_·¿m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bªk
));

122 if(
FSMC_Bªk
 =ð
FSMC_Bªk1_NORSRAM1
)

124 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
] = 0x000030DB;

129 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
] = 0x000030D2;

131 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
 + 1] = 0x0FFFFFFF;

132 
FSMC_Bªk1E
->
BWTR
[
FSMC_Bªk
] = 0x0FFFFFFF;

133 
	}
}

143 
	$FSMC_NORSRAMIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
)

146 
	`as£¹_·¿m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
));

147 
	`as£¹_·¿m
(
	`IS_FSMC_MUX
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_D©aAdd»ssMux
));

148 
	`as£¹_·¿m
(
	`IS_FSMC_MEMORY
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyTy³
));

149 
	`as£¹_·¿m
(
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyD©aWidth
));

150 
	`as£¹_·¿m
(
	`IS_FSMC_BURSTMODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bur¡AcûssMode
));

151 
	`as£¹_·¿m
(
	`IS_FSMC_ASYNWAIT
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_AsynchrÚousWa™
));

152 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_POLARITY
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlPÞ¬™y
));

153 
	`as£¹_·¿m
(
	`IS_FSMC_WRAP_MODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_W¿pMode
));

154 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_SIGNAL_ACTIVE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlAùive
));

155 
	`as£¹_·¿m
(
	`IS_FSMC_WRITE_OPERATION
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eO³¿tiÚ
));

156 
	`as£¹_·¿m
(
	`IS_FSMC_WAITE_SIGNAL
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇl
));

157 
	`as£¹_·¿m
(
	`IS_FSMC_EXTENDED_MODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Ex‹ndedMode
));

158 
	`as£¹_·¿m
(
	`IS_FSMC_WRITE_BURST
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eBur¡
));

159 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
));

160 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
));

161 
	`as£¹_·¿m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
));

162 
	`as£¹_·¿m
(
	`IS_FSMC_TURNAROUND_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_BusTuºAroundDu¿tiÚ
));

163 
	`as£¹_·¿m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
));

164 
	`as£¹_·¿m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aL©’cy
));

165 
	`as£¹_·¿m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_AcûssMode
));

168 
FSMC_Bªk1
->
BTCR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
] =

169 (
ušt32_t
)
FSMC_NORSRAMIn™SŒuù
->
FSMC_D©aAdd»ssMux
 |

170 
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyTy³
 |

171 
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyD©aWidth
 |

172 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bur¡AcûssMode
 |

173 
FSMC_NORSRAMIn™SŒuù
->
FSMC_AsynchrÚousWa™
 |

174 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlPÞ¬™y
 |

175 
FSMC_NORSRAMIn™SŒuù
->
FSMC_W¿pMode
 |

176 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlAùive
 |

177 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eO³¿tiÚ
 |

178 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇl
 |

179 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Ex‹ndedMode
 |

180 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eBur¡
;

181 if(
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyTy³
 =ð
FSMC_MemÜyTy³_NOR
)

183 
FSMC_Bªk1
->
BTCR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
] |ð(
ušt32_t
)
BCR_FACCEN_SET
;

186 
FSMC_Bªk1
->
BTCR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
+1] =

187 (
ušt32_t
)
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
 |

188 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
 << 4) |

189 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
 << 8) |

190 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_BusTuºAroundDu¿tiÚ
 << 16) |

191 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
 << 20) |

192 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aL©’cy
 << 24) |

193 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_AcûssMode
;

197 if(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Ex‹ndedMode
 =ð
FSMC_Ex‹ndedMode_EÇbË
)

199 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
));

200 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
));

201 
	`as£¹_·¿m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
));

202 
	`as£¹_·¿m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
));

203 
	`as£¹_·¿m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aL©’cy
));

204 
	`as£¹_·¿m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_AcûssMode
));

205 
FSMC_Bªk1E
->
BWTR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
] =

206 (
ušt32_t
)
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
 |

207 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
 << 4 )|

208 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
 << 8) |

209 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
 << 20) |

210 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aL©’cy
 << 24) |

211 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_AcûssMode
;

215 
FSMC_Bªk1E
->
BWTR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
] = 0x0FFFFFFF;

217 
	}
}

225 
	$FSMC_NORSRAMSŒuùIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
)

228 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
 = 
FSMC_Bªk1_NORSRAM1
;

229 
FSMC_NORSRAMIn™SŒuù
->
FSMC_D©aAdd»ssMux
 = 
FSMC_D©aAdd»ssMux_EÇbË
;

230 
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyTy³
 = 
FSMC_MemÜyTy³_SRAM
;

231 
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyD©aWidth
 = 
FSMC_MemÜyD©aWidth_8b
;

232 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bur¡AcûssMode
 = 
FSMC_Bur¡AcûssMode_Di§bË
;

233 
FSMC_NORSRAMIn™SŒuù
->
FSMC_AsynchrÚousWa™
 = 
FSMC_AsynchrÚousWa™_Di§bË
;

234 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlPÞ¬™y
 = 
FSMC_Wa™SigÇlPÞ¬™y_Low
;

235 
FSMC_NORSRAMIn™SŒuù
->
FSMC_W¿pMode
 = 
FSMC_W¿pMode_Di§bË
;

236 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlAùive
 = 
FSMC_Wa™SigÇlAùive_BefÜeWa™S‹
;

237 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eO³¿tiÚ
 = 
FSMC_Wr™eO³¿tiÚ_EÇbË
;

238 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇl
 = 
FSMC_Wa™SigÇl_EÇbË
;

239 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Ex‹ndedMode
 = 
FSMC_Ex‹ndedMode_Di§bË
;

240 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eBur¡
 = 
FSMC_Wr™eBur¡_Di§bË
;

241 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
 = 0xF;

242 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
 = 0xF;

243 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
 = 0xFF;

244 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_BusTuºAroundDu¿tiÚ
 = 0xF;

245 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
 = 0xF;

246 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aL©’cy
 = 0xF;

247 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_AcûssMode
 = 
FSMC_AcûssMode_A
;

248 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
 = 0xF;

249 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
 = 0xF;

250 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
 = 0xFF;

251 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_BusTuºAroundDu¿tiÚ
 = 0xF;

252 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
 = 0xF;

253 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aL©’cy
 = 0xF;

254 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_AcûssMode
 = 
FSMC_AcûssMode_A
;

255 
	}
}

268 
	$FSMC_NORSRAMCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
)

270 
	`as£¹_·¿m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bªk
));

271 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

273 ià(
NewS‹
 !ð
DISABLE
)

276 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
] |ð
BCR_MBKEN_SET
;

281 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
] &ð
BCR_MBKEN_RESET
;

283 
	}
}

339 
	$FSMC_NANDDeIn™
(
ušt32_t
 
FSMC_Bªk
)

342 
	`as£¹_·¿m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bªk
));

344 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

347 
FSMC_Bªk2
->
PCR2
 = 0x00000018;

348 
FSMC_Bªk2
->
SR2
 = 0x00000040;

349 
FSMC_Bªk2
->
PMEM2
 = 0xFCFCFCFC;

350 
FSMC_Bªk2
->
PATT2
 = 0xFCFCFCFC;

356 
FSMC_Bªk3
->
PCR3
 = 0x00000018;

357 
FSMC_Bªk3
->
SR3
 = 0x00000040;

358 
FSMC_Bªk3
->
PMEM3
 = 0xFCFCFCFC;

359 
FSMC_Bªk3
->
PATT3
 = 0xFCFCFCFC;

361 
	}
}

370 
	$FSMC_NANDIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
)

372 
ušt32_t
 
tmµü
 = 0x00000000, 
tmµmem
 = 0x00000000, 
tmµ©t
 = 0x00000000;

375 
	`as£¹_·¿m
Ð
	`IS_FSMC_NAND_BANK
(
FSMC_NANDIn™SŒuù
->
FSMC_Bªk
));

376 
	`as£¹_·¿m
Ð
	`IS_FSMC_WAIT_FEATURE
(
FSMC_NANDIn™SŒuù
->
FSMC_Wa™ã©u»
));

377 
	`as£¹_·¿m
Ð
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NANDIn™SŒuù
->
FSMC_MemÜyD©aWidth
));

378 
	`as£¹_·¿m
Ð
	`IS_FSMC_ECC_STATE
(
FSMC_NANDIn™SŒuù
->
FSMC_ECC
));

379 
	`as£¹_·¿m
Ð
	`IS_FSMC_ECCPAGE_SIZE
(
FSMC_NANDIn™SŒuù
->
FSMC_ECCPageSize
));

380 
	`as£¹_·¿m
Ð
	`IS_FSMC_TCLR_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_TCLRS‘upTime
));

381 
	`as£¹_·¿m
Ð
	`IS_FSMC_TAR_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_TARS‘upTime
));

382 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
));

383 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

384 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
));

385 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

386 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
));

387 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

388 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
));

389 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

392 
tmµü
 = (
ušt32_t
)
FSMC_NANDIn™SŒuù
->
FSMC_Wa™ã©u»
 |

393 
PCR_MEMORYTYPE_NAND
 |

394 
FSMC_NANDIn™SŒuù
->
FSMC_MemÜyD©aWidth
 |

395 
FSMC_NANDIn™SŒuù
->
FSMC_ECC
 |

396 
FSMC_NANDIn™SŒuù
->
FSMC_ECCPageSize
 |

397 (
FSMC_NANDIn™SŒuù
->
FSMC_TCLRS‘upTime
 << 9 )|

398 (
FSMC_NANDIn™SŒuù
->
FSMC_TARS‘upTime
 << 13);

401 
tmµmem
 = (
ušt32_t
)
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

402 (
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

403 (
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 << 16)|

404 (
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

407 
tmµ©t
 = (
ušt32_t
)
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

408 (
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

409 (
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 << 16)|

410 (
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

412 if(
FSMC_NANDIn™SŒuù
->
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

415 
FSMC_Bªk2
->
PCR2
 = 
tmµü
;

416 
FSMC_Bªk2
->
PMEM2
 = 
tmµmem
;

417 
FSMC_Bªk2
->
PATT2
 = 
tmµ©t
;

422 
FSMC_Bªk3
->
PCR3
 = 
tmµü
;

423 
FSMC_Bªk3
->
PMEM3
 = 
tmµmem
;

424 
FSMC_Bªk3
->
PATT3
 = 
tmµ©t
;

426 
	}
}

435 
	$FSMC_NANDSŒuùIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
)

438 
FSMC_NANDIn™SŒuù
->
FSMC_Bªk
 = 
FSMC_Bªk2_NAND
;

439 
FSMC_NANDIn™SŒuù
->
FSMC_Wa™ã©u»
 = 
FSMC_Wa™ã©u»_Di§bË
;

440 
FSMC_NANDIn™SŒuù
->
FSMC_MemÜyD©aWidth
 = 
FSMC_MemÜyD©aWidth_8b
;

441 
FSMC_NANDIn™SŒuù
->
FSMC_ECC
 = 
FSMC_ECC_Di§bË
;

442 
FSMC_NANDIn™SŒuù
->
FSMC_ECCPageSize
 = 
FSMC_ECCPageSize_256By‹s
;

443 
FSMC_NANDIn™SŒuù
->
FSMC_TCLRS‘upTime
 = 0x0;

444 
FSMC_NANDIn™SŒuù
->
FSMC_TARS‘upTime
 = 0x0;

445 
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

446 
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

447 
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 = 0xFC;

448 
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

449 
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

450 
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

451 
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 = 0xFC;

452 
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

453 
	}
}

464 
	$FSMC_NANDCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
)

466 
	`as£¹_·¿m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bªk
));

467 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

469 ià(
NewS‹
 !ð
DISABLE
)

472 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

474 
FSMC_Bªk2
->
PCR2
 |ð
PCR_PBKEN_SET
;

478 
FSMC_Bªk3
->
PCR3
 |ð
PCR_PBKEN_SET
;

484 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

486 
FSMC_Bªk2
->
PCR2
 &ð
PCR_PBKEN_RESET
;

490 
FSMC_Bªk3
->
PCR3
 &ð
PCR_PBKEN_RESET
;

493 
	}
}

504 
	$FSMC_NANDECCCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
)

506 
	`as£¹_·¿m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bªk
));

507 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

509 ià(
NewS‹
 !ð
DISABLE
)

512 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

514 
FSMC_Bªk2
->
PCR2
 |ð
PCR_ECCEN_SET
;

518 
FSMC_Bªk3
->
PCR3
 |ð
PCR_ECCEN_SET
;

524 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

526 
FSMC_Bªk2
->
PCR2
 &ð
PCR_ECCEN_RESET
;

530 
FSMC_Bªk3
->
PCR3
 &ð
PCR_ECCEN_RESET
;

533 
	}
}

543 
ušt32_t
 
	$FSMC_G‘ECC
(
ušt32_t
 
FSMC_Bªk
)

545 
ušt32_t
 
eccv®
 = 0x00000000;

547 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

550 
eccv®
 = 
FSMC_Bªk2
->
ECCR2
;

555 
eccv®
 = 
FSMC_Bªk3
->
ECCR3
;

558 (
eccv®
);

559 
	}
}

607 
	$FSMC_PCCARDDeIn™
()

610 
FSMC_Bªk4
->
PCR4
 = 0x00000018;

611 
FSMC_Bªk4
->
SR4
 = 0x00000000;

612 
FSMC_Bªk4
->
PMEM4
 = 0xFCFCFCFC;

613 
FSMC_Bªk4
->
PATT4
 = 0xFCFCFCFC;

614 
FSMC_Bªk4
->
PIO4
 = 0xFCFCFCFC;

615 
	}
}

624 
	$FSMC_PCCARDIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
)

627 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_FEATURE
(
FSMC_PCCARDIn™SŒuù
->
FSMC_Wa™ã©u»
));

628 
	`as£¹_·¿m
(
	`IS_FSMC_TCLR_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_TCLRS‘upTime
));

629 
	`as£¹_·¿m
(
	`IS_FSMC_TAR_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_TARS‘upTime
));

631 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
));

632 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

633 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
));

634 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

636 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
));

637 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

638 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
));

639 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

640 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_S‘upTime
));

641 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

642 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
));

643 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

646 
FSMC_Bªk4
->
PCR4
 = (
ušt32_t
)
FSMC_PCCARDIn™SŒuù
->
FSMC_Wa™ã©u»
 |

647 
FSMC_MemÜyD©aWidth_16b
 |

648 (
FSMC_PCCARDIn™SŒuù
->
FSMC_TCLRS‘upTime
 << 9) |

649 (
FSMC_PCCARDIn™SŒuù
->
FSMC_TARS‘upTime
 << 13);

652 
FSMC_Bªk4
->
PMEM4
 = (
ušt32_t
)
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

653 (
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

654 (
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 << 16)|

655 (
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

658 
FSMC_Bªk4
->
PATT4
 = (
ušt32_t
)
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

659 (
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

660 (
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 << 16)|

661 (
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

664 
FSMC_Bªk4
->
PIO4
 = (
ušt32_t
)
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

665 (
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

666 (
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 << 16)|

667 (
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

668 
	}
}

676 
	$FSMC_PCCARDSŒuùIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
)

679 
FSMC_PCCARDIn™SŒuù
->
FSMC_Wa™ã©u»
 = 
FSMC_Wa™ã©u»_Di§bË
;

680 
FSMC_PCCARDIn™SŒuù
->
FSMC_TCLRS‘upTime
 = 0x0;

681 
FSMC_PCCARDIn™SŒuù
->
FSMC_TARS‘upTime
 = 0x0;

682 
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

683 
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

684 
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 = 0xFC;

685 
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

686 
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

687 
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

688 
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 = 0xFC;

689 
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

690 
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

691 
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

692 
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 = 0xFC;

693 
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

694 
	}
}

702 
	$FSMC_PCCARDCmd
(
FunùiÚ®S‹
 
NewS‹
)

704 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

706 ià(
NewS‹
 !ð
DISABLE
)

709 
FSMC_Bªk4
->
PCR4
 |ð
PCR_PBKEN_SET
;

714 
FSMC_Bªk4
->
PCR4
 &ð
PCR_PBKEN_RESET
;

716 
	}
}

749 
	$FSMC_ITCÚfig
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

751 
	`as£¹_·¿m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bªk
));

752 
	`as£¹_·¿m
(
	`IS_FSMC_IT
(
FSMC_IT
));

753 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

755 ià(
NewS‹
 !ð
DISABLE
)

758 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

760 
FSMC_Bªk2
->
SR2
 |ð
FSMC_IT
;

763 ià(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

765 
FSMC_Bªk3
->
SR3
 |ð
FSMC_IT
;

770 
FSMC_Bªk4
->
SR4
 |ð
FSMC_IT
;

776 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

779 
FSMC_Bªk2
->
SR2
 &ð(
ušt32_t
)~
FSMC_IT
;

782 ià(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

784 
FSMC_Bªk3
->
SR3
 &ð(
ušt32_t
)~
FSMC_IT
;

789 
FSMC_Bªk4
->
SR4
 &ð(
ušt32_t
)~
FSMC_IT
;

792 
	}
}

809 
FÏgStus
 
	$FSMC_G‘FÏgStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
)

811 
FÏgStus
 
b™¡©us
 = 
RESET
;

812 
ušt32_t
 
tmp¤
 = 0x00000000;

815 
	`as£¹_·¿m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bªk
));

816 
	`as£¹_·¿m
(
	`IS_FSMC_GET_FLAG
(
FSMC_FLAG
));

818 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

820 
tmp¤
 = 
FSMC_Bªk2
->
SR2
;

822 if(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

824 
tmp¤
 = 
FSMC_Bªk3
->
SR3
;

829 
tmp¤
 = 
FSMC_Bªk4
->
SR4
;

833 ià((
tmp¤
 & 
FSMC_FLAG
è!ð(
ušt16_t
)
RESET
 )

835 
b™¡©us
 = 
SET
;

839 
b™¡©us
 = 
RESET
;

842  
b™¡©us
;

843 
	}
}

859 
	$FSMC_CË¬FÏg
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
)

862 
	`as£¹_·¿m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bªk
));

863 
	`as£¹_·¿m
(
	`IS_FSMC_CLEAR_FLAG
(
FSMC_FLAG
)) ;

865 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

867 
FSMC_Bªk2
->
SR2
 &ð~
FSMC_FLAG
;

869 if(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

871 
FSMC_Bªk3
->
SR3
 &ð~
FSMC_FLAG
;

876 
FSMC_Bªk4
->
SR4
 &ð~
FSMC_FLAG
;

878 
	}
}

894 
ITStus
 
	$FSMC_G‘ITStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
)

896 
ITStus
 
b™¡©us
 = 
RESET
;

897 
ušt32_t
 
tmp¤
 = 0x0, 
™¡©us
 = 0x0, 
™’abË
 = 0x0;

900 
	`as£¹_·¿m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bªk
));

901 
	`as£¹_·¿m
(
	`IS_FSMC_GET_IT
(
FSMC_IT
));

903 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

905 
tmp¤
 = 
FSMC_Bªk2
->
SR2
;

907 if(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

909 
tmp¤
 = 
FSMC_Bªk3
->
SR3
;

914 
tmp¤
 = 
FSMC_Bªk4
->
SR4
;

917 
™¡©us
 = 
tmp¤
 & 
FSMC_IT
;

919 
™’abË
 = 
tmp¤
 & (
FSMC_IT
 >> 3);

920 ià((
™¡©us
 !ð(
ušt32_t
)
RESET
è&& (
™’abË
 != (uint32_t)RESET))

922 
b™¡©us
 = 
SET
;

926 
b™¡©us
 = 
RESET
;

928  
b™¡©us
;

929 
	}
}

945 
	$FSMC_CË¬ITP’dšgB™
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
)

948 
	`as£¹_·¿m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bªk
));

949 
	`as£¹_·¿m
(
	`IS_FSMC_IT
(
FSMC_IT
));

951 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

953 
FSMC_Bªk2
->
SR2
 &ð~(
FSMC_IT
 >> 3);

955 if(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

957 
FSMC_Bªk3
->
SR3
 &ð~(
FSMC_IT
 >> 3);

962 
FSMC_Bªk4
->
SR4
 &ð~(
FSMC_IT
 >> 3);

964 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST2CBD~1.C

82 
	~"¡m32f4xx_iwdg.h
"

97 
	#KR_KEY_RELOAD
 ((
ušt16_t
)0xAAAA)

	)

98 
	#KR_KEY_ENABLE
 ((
ušt16_t
)0xCCCC)

	)

129 
	$IWDG_Wr™eAcûssCmd
(
ušt16_t
 
IWDG_Wr™eAcûss
)

132 
	`as£¹_·¿m
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_Wr™eAcûss
));

133 
IWDG
->
KR
 = 
IWDG_Wr™eAcûss
;

134 
	}
}

149 
	$IWDG_S‘P»sÿËr
(
ušt8_t
 
IWDG_P»sÿËr
)

152 
	`as£¹_·¿m
(
	`IS_IWDG_PRESCALER
(
IWDG_P»sÿËr
));

153 
IWDG
->
PR
 = 
IWDG_P»sÿËr
;

154 
	}
}

162 
	$IWDG_S‘R–ßd
(
ušt16_t
 
R–ßd
)

165 
	`as£¹_·¿m
(
	`IS_IWDG_RELOAD
(
R–ßd
));

166 
IWDG
->
RLR
 = 
R–ßd
;

167 
	}
}

175 
	$IWDG_R–ßdCouÁ”
()

177 
IWDG
->
KR
 = 
KR_KEY_RELOAD
;

178 
	}
}

201 
	$IWDG_EÇbË
()

203 
IWDG
->
KR
 = 
KR_KEY_ENABLE
;

204 
	}
}

230 
FÏgStus
 
	$IWDG_G‘FÏgStus
(
ušt16_t
 
IWDG_FLAG
)

232 
FÏgStus
 
b™¡©us
 = 
RESET
;

234 
	`as£¹_·¿m
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

235 ià((
IWDG
->
SR
 & 
IWDG_FLAG
è!ð(
ušt32_t
)
RESET
)

237 
b™¡©us
 = 
SET
;

241 
b™¡©us
 = 
RESET
;

244  
b™¡©us
;

245 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST36BC~1.C

149 
	~"¡m32f4xx_sdio.h
"

150 
	~"¡m32f4xx_rcc.h
"

165 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

169 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04)

	)

170 
	#CLKEN_B™Numb”
 0x08

	)

171 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32è+ (
CLKEN_B™Numb”
 * 4))

	)

175 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0C)

	)

176 
	#SDIOSUSPEND_B™Numb”
 0x0B

	)

177 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
SDIOSUSPEND_B™Numb”
 * 4))

	)

180 
	#ENCMDCOMPL_B™Numb”
 0x0C

	)

181 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
ENCMDCOMPL_B™Numb”
 * 4))

	)

184 
	#NIEN_B™Numb”
 0x0D

	)

185 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
NIEN_B™Numb”
 * 4))

	)

188 
	#ATACMD_B™Numb”
 0x0E

	)

189 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
ATACMD_B™Numb”
 * 4))

	)

193 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2C)

	)

194 
	#DMAEN_B™Numb”
 0x03

	)

195 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
DMAEN_B™Numb”
 * 4))

	)

198 
	#RWSTART_B™Numb”
 0x08

	)

199 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
RWSTART_B™Numb”
 * 4))

	)

202 
	#RWSTOP_B™Numb”
 0x09

	)

203 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
RWSTOP_B™Numb”
 * 4))

	)

206 
	#RWMOD_B™Numb”
 0x0A

	)

207 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
RWMOD_B™Numb”
 * 4))

	)

210 
	#SDIOEN_B™Numb”
 0x0B

	)

211 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
SDIOEN_B™Numb”
 * 4))

	)

216 
	#CLKCR_CLEAR_MASK
 ((
ušt32_t
)0xFFFF8100)

	)

220 
	#PWR_PWRCTRL_MASK
 ((
ušt32_t
)0xFFFFFFFC)

	)

224 
	#DCTRL_CLEAR_MASK
 ((
ušt32_t
)0xFFFFFF08)

	)

228 
	#CMD_CLEAR_MASK
 ((
ušt32_t
)0xFFFFF800)

	)

231 
	#SDIO_RESP_ADDR
 ((
ušt32_t
)(
SDIO_BASE
 + 0x14))

	)

259 
	$SDIO_DeIn™
()

261 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SDIO
, 
ENABLE
);

262 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SDIO
, 
DISABLE
);

263 
	}
}

272 
	$SDIO_In™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
)

274 
ušt32_t
 
tm´eg
 = 0;

277 
	`as£¹_·¿m
(
	`IS_SDIO_CLOCK_EDGE
(
SDIO_In™SŒuù
->
SDIO_ClockEdge
));

278 
	`as£¹_·¿m
(
	`IS_SDIO_CLOCK_BYPASS
(
SDIO_In™SŒuù
->
SDIO_ClockBy·ss
));

279 
	`as£¹_·¿m
(
	`IS_SDIO_CLOCK_POWER_SAVE
(
SDIO_In™SŒuù
->
SDIO_ClockPow”Save
));

280 
	`as£¹_·¿m
(
	`IS_SDIO_BUS_WIDE
(
SDIO_In™SŒuù
->
SDIO_BusWide
));

281 
	`as£¹_·¿m
(
	`IS_SDIO_HARDWARE_FLOW_CONTROL
(
SDIO_In™SŒuù
->
SDIO_H¬dw¬eFlowCÚŒÞ
));

285 
tm´eg
 = 
SDIO
->
CLKCR
;

288 
tm´eg
 &ð
CLKCR_CLEAR_MASK
;

296 
tm´eg
 |ð(
SDIO_In™SŒuù
->
SDIO_ClockDiv
 | SDIO_In™SŒuù->
SDIO_ClockPow”Save
 |

297 
SDIO_In™SŒuù
->
SDIO_ClockBy·ss
 | SDIO_In™SŒuù->
SDIO_BusWide
 |

298 
SDIO_In™SŒuù
->
SDIO_ClockEdge
 | SDIO_In™SŒuù->
SDIO_H¬dw¬eFlowCÚŒÞ
);

301 
SDIO
->
CLKCR
 = 
tm´eg
;

302 
	}
}

310 
	$SDIO_SŒuùIn™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
)

313 
SDIO_In™SŒuù
->
SDIO_ClockDiv
 = 0x00;

314 
SDIO_In™SŒuù
->
SDIO_ClockEdge
 = 
SDIO_ClockEdge_Risšg
;

315 
SDIO_In™SŒuù
->
SDIO_ClockBy·ss
 = 
SDIO_ClockBy·ss_Di§bË
;

316 
SDIO_In™SŒuù
->
SDIO_ClockPow”Save
 = 
SDIO_ClockPow”Save_Di§bË
;

317 
SDIO_In™SŒuù
->
SDIO_BusWide
 = 
SDIO_BusWide_1b
;

318 
SDIO_In™SŒuù
->
SDIO_H¬dw¬eFlowCÚŒÞ
 = 
SDIO_H¬dw¬eFlowCÚŒÞ_Di§bË
;

319 
	}
}

327 
	$SDIO_ClockCmd
(
FunùiÚ®S‹
 
NewS‹
)

330 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

332 *(
__IO
 
ušt32_t
 *è
CLKCR_CLKEN_BB
 = (ušt32_t)
NewS‹
;

333 
	}
}

343 
	$SDIO_S‘Pow”S‹
(
ušt32_t
 
SDIO_Pow”S‹
)

346 
	`as£¹_·¿m
(
	`IS_SDIO_POWER_STATE
(
SDIO_Pow”S‹
));

348 
SDIO
->
POWER
 = 
SDIO_Pow”S‹
;

349 
	}
}

360 
ušt32_t
 
	$SDIO_G‘Pow”S‹
()

362  (
SDIO
->
POWER
 & (~
PWR_PWRCTRL_MASK
));

363 
	}
}

392 
	$SDIO_S’dCommªd
(
SDIO_CmdIn™Ty³Def
 *
SDIO_CmdIn™SŒuù
)

394 
ušt32_t
 
tm´eg
 = 0;

397 
	`as£¹_·¿m
(
	`IS_SDIO_CMD_INDEX
(
SDIO_CmdIn™SŒuù
->
SDIO_CmdIndex
));

398 
	`as£¹_·¿m
(
	`IS_SDIO_RESPONSE
(
SDIO_CmdIn™SŒuù
->
SDIO_Re¥Ú£
));

399 
	`as£¹_·¿m
(
	`IS_SDIO_WAIT
(
SDIO_CmdIn™SŒuù
->
SDIO_Wa™
));

400 
	`as£¹_·¿m
(
	`IS_SDIO_CPSM
(
SDIO_CmdIn™SŒuù
->
SDIO_CPSM
));

404 
SDIO
->
ARG
 = 
SDIO_CmdIn™SŒuù
->
SDIO_Argum’t
;

408 
tm´eg
 = 
SDIO
->
CMD
;

410 
tm´eg
 &ð
CMD_CLEAR_MASK
;

415 
tm´eg
 |ð(
ušt32_t
)
SDIO_CmdIn™SŒuù
->
SDIO_CmdIndex
 | SDIO_CmdIn™SŒuù->
SDIO_Re¥Ú£


416 | 
SDIO_CmdIn™SŒuù
->
SDIO_Wa™
 | SDIO_CmdIn™SŒuù->
SDIO_CPSM
;

419 
SDIO
->
CMD
 = 
tm´eg
;

420 
	}
}

428 
	$SDIO_CmdSŒuùIn™
(
SDIO_CmdIn™Ty³Def
* 
SDIO_CmdIn™SŒuù
)

431 
SDIO_CmdIn™SŒuù
->
SDIO_Argum’t
 = 0x00;

432 
SDIO_CmdIn™SŒuù
->
SDIO_CmdIndex
 = 0x00;

433 
SDIO_CmdIn™SŒuù
->
SDIO_Re¥Ú£
 = 
SDIO_Re¥Ú£_No
;

434 
SDIO_CmdIn™SŒuù
->
SDIO_Wa™
 = 
SDIO_Wa™_No
;

435 
SDIO_CmdIn™SŒuù
->
SDIO_CPSM
 = 
SDIO_CPSM_Di§bË
;

436 
	}
}

443 
ušt8_t
 
	$SDIO_G‘CommªdRe¥Ú£
()

445  (
ušt8_t
)(
SDIO
->
RESPCMD
);

446 
	}
}

458 
ušt32_t
 
	$SDIO_G‘Re¥Ú£
(
ušt32_t
 
SDIO_RESP
)

460 
__IO
 
ušt32_t
 
tmp
 = 0;

463 
	`as£¹_·¿m
(
	`IS_SDIO_RESP
(
SDIO_RESP
));

465 
tmp
 = 
SDIO_RESP_ADDR
 + 
SDIO_RESP
;

467  (*(
__IO
 
ušt32_t
 *è
tmp
);

468 
	}
}

496 
	$SDIO_D©aCÚfig
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
)

498 
ušt32_t
 
tm´eg
 = 0;

501 
	`as£¹_·¿m
(
	`IS_SDIO_DATA_LENGTH
(
SDIO_D©aIn™SŒuù
->
SDIO_D©aL’gth
));

502 
	`as£¹_·¿m
(
	`IS_SDIO_BLOCK_SIZE
(
SDIO_D©aIn™SŒuù
->
SDIO_D©aBlockSize
));

503 
	`as£¹_·¿m
(
	`IS_SDIO_TRANSFER_DIR
(
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrDœ
));

504 
	`as£¹_·¿m
(
	`IS_SDIO_TRANSFER_MODE
(
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrMode
));

505 
	`as£¹_·¿m
(
	`IS_SDIO_DPSM
(
SDIO_D©aIn™SŒuù
->
SDIO_DPSM
));

509 
SDIO
->
DTIMER
 = 
SDIO_D©aIn™SŒuù
->
SDIO_D©aTimeOut
;

513 
SDIO
->
DLEN
 = 
SDIO_D©aIn™SŒuù
->
SDIO_D©aL’gth
;

517 
tm´eg
 = 
SDIO
->
DCTRL
;

519 
tm´eg
 &ð
DCTRL_CLEAR_MASK
;

524 
tm´eg
 |ð(
ušt32_t
)
SDIO_D©aIn™SŒuù
->
SDIO_D©aBlockSize
 | SDIO_D©aIn™SŒuù->
SDIO_T¿nsãrDœ


525 | 
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrMode
 | SDIO_D©aIn™SŒuù->
SDIO_DPSM
;

528 
SDIO
->
DCTRL
 = 
tm´eg
;

529 
	}
}

537 
	$SDIO_D©aSŒuùIn™
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
)

540 
SDIO_D©aIn™SŒuù
->
SDIO_D©aTimeOut
 = 0xFFFFFFFF;

541 
SDIO_D©aIn™SŒuù
->
SDIO_D©aL’gth
 = 0x00;

542 
SDIO_D©aIn™SŒuù
->
SDIO_D©aBlockSize
 = 
SDIO_D©aBlockSize_1b
;

543 
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrDœ
 = 
SDIO_T¿nsãrDœ_ToC¬d
;

544 
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrMode
 = 
SDIO_T¿nsãrMode_Block
;

545 
SDIO_D©aIn™SŒuù
->
SDIO_DPSM
 = 
SDIO_DPSM_Di§bË
;

546 
	}
}

553 
ušt32_t
 
	$SDIO_G‘D©aCouÁ”
()

555  
SDIO
->
DCOUNT
;

556 
	}
}

563 
ušt32_t
 
	$SDIO_R—dD©a
()

565  
SDIO
->
FIFO
;

566 
	}
}

573 
	$SDIO_Wr™eD©a
(
ušt32_t
 
D©a
)

575 
SDIO
->
FIFO
 = 
D©a
;

576 
	}
}

583 
ušt32_t
 
	$SDIO_G‘FIFOCouÁ
()

585  
SDIO
->
FIFOCNT
;

586 
	}
}

612 
	$SDIO_S¹SDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
)

615 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

617 *(
__IO
 
ušt32_t
 *è
DCTRL_RWSTART_BB
 = (ušt32_tè
NewS‹
;

618 
	}
}

626 
	$SDIO_StÝSDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
)

629 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

631 *(
__IO
 
ušt32_t
 *è
DCTRL_RWSTOP_BB
 = (ušt32_tè
NewS‹
;

632 
	}
}

642 
	$SDIO_S‘SDIOR—dWa™Mode
(
ušt32_t
 
SDIO_R—dWa™Mode
)

645 
	`as£¹_·¿m
(
	`IS_SDIO_READWAIT_MODE
(
SDIO_R—dWa™Mode
));

647 *(
__IO
 
ušt32_t
 *è
DCTRL_RWMOD_BB
 = 
SDIO_R—dWa™Mode
;

648 
	}
}

656 
	$SDIO_S‘SDIOO³¿tiÚ
(
FunùiÚ®S‹
 
NewS‹
)

659 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

661 *(
__IO
 
ušt32_t
 *è
DCTRL_SDIOEN_BB
 = (ušt32_t)
NewS‹
;

662 
	}
}

670 
	$SDIO_S’dSDIOSu¥’dCmd
(
FunùiÚ®S‹
 
NewS‹
)

673 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

675 *(
__IO
 
ušt32_t
 *è
CMD_SDIOSUSPEND_BB
 = (ušt32_t)
NewS‹
;

676 
	}
}

702 
	$SDIO_CommªdCom¶‘iÚCmd
(
FunùiÚ®S‹
 
NewS‹
)

705 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

707 *(
__IO
 
ušt32_t
 *è
CMD_ENCMDCOMPL_BB
 = (ušt32_t)
NewS‹
;

708 
	}
}

716 
	$SDIO_CEATAITCmd
(
FunùiÚ®S‹
 
NewS‹
)

719 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

721 *(
__IO
 
ušt32_t
 *è
CMD_NIEN_BB
 = (ušt32_t)((~((ušt32_t)
NewS‹
)) & ((uint32_t)0x1));

722 
	}
}

730 
	$SDIO_S’dCEATACmd
(
FunùiÚ®S‹
 
NewS‹
)

733 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

735 *(
__IO
 
ušt32_t
 *è
CMD_ATACMD_BB
 = (ušt32_t)
NewS‹
;

736 
	}
}

762 
	$SDIO_DMACmd
(
FunùiÚ®S‹
 
NewS‹
)

765 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

767 *(
__IO
 
ušt32_t
 *è
DCTRL_DMAEN_BB
 = (ušt32_t)
NewS‹
;

768 
	}
}

820 
	$SDIO_ITCÚfig
(
ušt32_t
 
SDIO_IT
, 
FunùiÚ®S‹
 
NewS‹
)

823 
	`as£¹_·¿m
(
	`IS_SDIO_IT
(
SDIO_IT
));

824 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

826 ià(
NewS‹
 !ð
DISABLE
)

829 
SDIO
->
MASK
 |ð
SDIO_IT
;

834 
SDIO
->
MASK
 &ð~
SDIO_IT
;

836 
	}
}

868 
FÏgStus
 
	$SDIO_G‘FÏgStus
(
ušt32_t
 
SDIO_FLAG
)

870 
FÏgStus
 
b™¡©us
 = 
RESET
;

873 
	`as£¹_·¿m
(
	`IS_SDIO_FLAG
(
SDIO_FLAG
));

875 ià((
SDIO
->
STA
 & 
SDIO_FLAG
è!ð(
ušt32_t
)
RESET
)

877 
b™¡©us
 = 
SET
;

881 
b™¡©us
 = 
RESET
;

883  
b™¡©us
;

884 
	}
}

905 
	$SDIO_CË¬FÏg
(
ušt32_t
 
SDIO_FLAG
)

908 
	`as£¹_·¿m
(
	`IS_SDIO_CLEAR_FLAG
(
SDIO_FLAG
));

910 
SDIO
->
ICR
 = 
SDIO_FLAG
;

911 
	}
}

944 
ITStus
 
	$SDIO_G‘ITStus
(
ušt32_t
 
SDIO_IT
)

946 
ITStus
 
b™¡©us
 = 
RESET
;

949 
	`as£¹_·¿m
(
	`IS_SDIO_GET_IT
(
SDIO_IT
));

950 ià((
SDIO
->
STA
 & 
SDIO_IT
è!ð(
ušt32_t
)
RESET
)

952 
b™¡©us
 = 
SET
;

956 
b™¡©us
 = 
RESET
;

958  
b™¡©us
;

959 
	}
}

980 
	$SDIO_CË¬ITP’dšgB™
(
ušt32_t
 
SDIO_IT
)

983 
	`as£¹_·¿m
(
	`IS_SDIO_CLEAR_IT
(
SDIO_IT
));

985 
SDIO
->
ICR
 = 
SDIO_IT
;

986 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST3CC4~1.C

87 
	~"¡m32f4xx_i2c.h
"

88 
	~"¡m32f4xx_rcc.h
"

102 
	#CR1_CLEAR_MASK
 ((
ušt16_t
)0xFBF5è

	)

103 
	#FLAG_MASK
 ((
ušt32_t
)0x00FFFFFFè

	)

104 
	#ITEN_MASK
 ((
ušt32_t
)0x07000000è

	)

132 
	$I2C_DeIn™
(
I2C_Ty³Def
* 
I2Cx
)

135 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

137 ià(
I2Cx
 =ð
I2C1
)

140 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C1
, 
ENABLE
);

142 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C1
, 
DISABLE
);

144 ià(
I2Cx
 =ð
I2C2
)

147 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C2
, 
ENABLE
);

149 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C2
, 
DISABLE
);

153 ià(
I2Cx
 =ð
I2C3
)

156 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C3
, 
ENABLE
);

158 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C3
, 
DISABLE
);

161 
	}
}

175 
	$I2C_In™
(
I2C_Ty³Def
* 
I2Cx
, 
I2C_In™Ty³Def
* 
I2C_In™SŒuù
)

177 
ušt16_t
 
tm´eg
 = 0, 
äeq¿nge
 = 0;

178 
ušt16_t
 
»suÉ
 = 0x04;

179 
ušt32_t
 
pþk1
 = 8000000;

180 
RCC_ClocksTy³Def
 
rcc_þocks
;

182 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

183 
	`as£¹_·¿m
(
	`IS_I2C_CLOCK_SPEED
(
I2C_In™SŒuù
->
I2C_ClockS³ed
));

184 
	`as£¹_·¿m
(
	`IS_I2C_MODE
(
I2C_In™SŒuù
->
I2C_Mode
));

185 
	`as£¹_·¿m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_In™SŒuù
->
I2C_DutyCyþe
));

186 
	`as£¹_·¿m
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_In™SŒuù
->
I2C_OwnAdd»ss1
));

187 
	`as£¹_·¿m
(
	`IS_I2C_ACK_STATE
(
I2C_In™SŒuù
->
I2C_Ack
));

188 
	`as£¹_·¿m
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_In™SŒuù
->
I2C_AcknowËdgedAdd»ss
));

192 
tm´eg
 = 
I2Cx
->
CR2
;

194 
tm´eg
 &ð(
ušt16_t
)~((ušt16_t)
I2C_CR2_FREQ
);

196 
	`RCC_G‘ClocksF»q
(&
rcc_þocks
);

197 
pþk1
 = 
rcc_þocks
.
PCLK1_F»qu’cy
;

199 
äeq¿nge
 = (
ušt16_t
)(
pþk1
 / 1000000);

200 
tm´eg
 |ð
äeq¿nge
;

202 
I2Cx
->
CR2
 = 
tm´eg
;

206 
I2Cx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
I2C_CR1_PE
);

209 
tm´eg
 = 0;

212 ià(
I2C_In™SŒuù
->
I2C_ClockS³ed
 <= 100000)

215 
»suÉ
 = (
ušt16_t
)(
pþk1
 / (
I2C_In™SŒuù
->
I2C_ClockS³ed
 << 1));

217 ià(
»suÉ
 < 0x04)

220 
»suÉ
 = 0x04;

223 
tm´eg
 |ð
»suÉ
;

225 
I2Cx
->
TRISE
 = 
äeq¿nge
 + 1;

232 ià(
I2C_In™SŒuù
->
I2C_DutyCyþe
 =ð
I2C_DutyCyþe_2
)

235 
»suÉ
 = (
ušt16_t
)(
pþk1
 / (
I2C_In™SŒuù
->
I2C_ClockS³ed
 * 3));

240 
»suÉ
 = (
ušt16_t
)(
pþk1
 / (
I2C_In™SŒuù
->
I2C_ClockS³ed
 * 25));

242 
»suÉ
 |ð
I2C_DutyCyþe_16_9
;

246 ià((
»suÉ
 & 
I2C_CCR_CCR
) == 0)

249 
»suÉ
 |ð(
ušt16_t
)0x0001;

252 
tm´eg
 |ð(
ušt16_t
)(
»suÉ
 | 
I2C_CCR_FS
);

254 
I2Cx
->
TRISE
 = (
ušt16_t
)(((
äeq¿nge
 * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

258 
I2Cx
->
CCR
 = 
tm´eg
;

260 
I2Cx
->
CR1
 |ð
I2C_CR1_PE
;

264 
tm´eg
 = 
I2Cx
->
CR1
;

266 
tm´eg
 &ð
CR1_CLEAR_MASK
;

270 
tm´eg
 |ð(
ušt16_t
)((
ušt32_t
)
I2C_In™SŒuù
->
I2C_Mode
 | I2C_In™SŒuù->
I2C_Ack
);

272 
I2Cx
->
CR1
 = 
tm´eg
;

276 
I2Cx
->
OAR1
 = (
I2C_In™SŒuù
->
I2C_AcknowËdgedAdd»ss
 | I2C_In™SŒuù->
I2C_OwnAdd»ss1
);

277 
	}
}

284 
	$I2C_SŒuùIn™
(
I2C_In™Ty³Def
* 
I2C_In™SŒuù
)

288 
I2C_In™SŒuù
->
I2C_ClockS³ed
 = 5000;

290 
I2C_In™SŒuù
->
I2C_Mode
 = 
I2C_Mode_I2C
;

292 
I2C_In™SŒuù
->
I2C_DutyCyþe
 = 
I2C_DutyCyþe_2
;

294 
I2C_In™SŒuù
->
I2C_OwnAdd»ss1
 = 0;

296 
I2C_In™SŒuù
->
I2C_Ack
 = 
I2C_Ack_Di§bË
;

298 
I2C_In™SŒuù
->
I2C_AcknowËdgedAdd»ss
 = 
I2C_AcknowËdgedAdd»ss_7b™
;

299 
	}
}

308 
	$I2C_Cmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

311 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

312 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

313 ià(
NewS‹
 !ð
DISABLE
)

316 
I2Cx
->
CR1
 |ð
I2C_CR1_PE
;

321 
I2Cx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
I2C_CR1_PE
);

323 
	}
}

332 
	$I2C_G’”©eSTART
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

335 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

336 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

337 ià(
NewS‹
 !ð
DISABLE
)

340 
I2Cx
->
CR1
 |ð
I2C_CR1_START
;

345 
I2Cx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
I2C_CR1_START
);

347 
	}
}

356 
	$I2C_G’”©eSTOP
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

359 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

360 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

361 ià(
NewS‹
 !ð
DISABLE
)

364 
I2Cx
->
CR1
 |ð
I2C_CR1_STOP
;

369 
I2Cx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
I2C_CR1_STOP
);

371 
	}
}

384 
	$I2C_S’d7b™Add»ss
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
, ušt8_ˆ
I2C_DœeùiÚ
)

387 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

388 
	`as£¹_·¿m
(
	`IS_I2C_DIRECTION
(
I2C_DœeùiÚ
));

390 ià(
I2C_DœeùiÚ
 !ð
I2C_DœeùiÚ_T¿nsm™‹r
)

393 
Add»ss
 |ð
I2C_OAR1_ADD0
;

398 
Add»ss
 &ð(
ušt8_t
)~((ušt8_t)
I2C_OAR1_ADD0
);

401 
I2Cx
->
DR
 = 
Add»ss
;

402 
	}
}

411 
	$I2C_AcknowËdgeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

414 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

415 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

416 ià(
NewS‹
 !ð
DISABLE
)

419 
I2Cx
->
CR1
 |ð
I2C_CR1_ACK
;

424 
I2Cx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
I2C_CR1_ACK
);

426 
	}
}

434 
	$I2C_OwnAdd»ss2CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
)

436 
ušt16_t
 
tm´eg
 = 0;

439 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

442 
tm´eg
 = 
I2Cx
->
OAR2
;

445 
tm´eg
 &ð(
ušt16_t
)~((ušt16_t)
I2C_OAR2_ADD2
);

448 
tm´eg
 |ð(
ušt16_t
)((ušt16_t)
Add»ss
 & (uint16_t)0x00FE);

451 
I2Cx
->
OAR2
 = 
tm´eg
;

452 
	}
}

461 
	$I2C_Du®Add»ssCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

464 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

465 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

466 ià(
NewS‹
 !ð
DISABLE
)

469 
I2Cx
->
OAR2
 |ð
I2C_OAR2_ENDUAL
;

474 
I2Cx
->
OAR2
 &ð(
ušt16_t
)~((ušt16_t)
I2C_OAR2_ENDUAL
);

476 
	}
}

485 
	$I2C_G’”®C®lCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

488 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

489 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

490 ià(
NewS‹
 !ð
DISABLE
)

493 
I2Cx
->
CR1
 |ð
I2C_CR1_ENGC
;

498 
I2Cx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
I2C_CR1_ENGC
);

500 
	}
}

511 
	$I2C_Soáw¬eRe£tCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

514 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

515 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

516 ià(
NewS‹
 !ð
DISABLE
)

519 
I2Cx
->
CR1
 |ð
I2C_CR1_SWRST
;

524 
I2Cx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
I2C_CR1_SWRST
);

526 
	}
}

535 
	$I2C_SŒ‘chClockCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

538 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

539 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

540 ià(
NewS‹
 =ð
DISABLE
)

543 
I2Cx
->
CR1
 |ð
I2C_CR1_NOSTRETCH
;

548 
I2Cx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
I2C_CR1_NOSTRETCH
);

550 
	}
}

561 
	$I2C_Fa¡ModeDutyCyþeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_DutyCyþe
)

564 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

565 
	`as£¹_·¿m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCyþe
));

566 ià(
I2C_DutyCyþe
 !ð
I2C_DutyCyþe_16_9
)

569 
I2Cx
->
CCR
 &ð
I2C_DutyCyþe_2
;

574 
I2Cx
->
CCR
 |ð
I2C_DutyCyþe_16_9
;

576 
	}
}

599 
	$I2C_NACKPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_NACKPos™iÚ
)

602 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

603 
	`as£¹_·¿m
(
	`IS_I2C_NACK_POSITION
(
I2C_NACKPos™iÚ
));

606 ià(
I2C_NACKPos™iÚ
 =ð
I2C_NACKPos™iÚ_Next
)

609 
I2Cx
->
CR1
 |ð
I2C_NACKPos™iÚ_Next
;

614 
I2Cx
->
CR1
 &ð
I2C_NACKPos™iÚ_Cu¼’t
;

616 
	}
}

627 
	$I2C_SMBusAË¹CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_SMBusAË¹
)

630 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

631 
	`as£¹_·¿m
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusAË¹
));

632 ià(
I2C_SMBusAË¹
 =ð
I2C_SMBusAË¹_Low
)

635 
I2Cx
->
CR1
 |ð
I2C_SMBusAË¹_Low
;

640 
I2Cx
->
CR1
 &ð
I2C_SMBusAË¹_High
;

642 
	}
}

651 
	$I2C_ARPCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

654 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

655 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

656 ià(
NewS‹
 !ð
DISABLE
)

659 
I2Cx
->
CR1
 |ð
I2C_CR1_ENARP
;

664 
I2Cx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
I2C_CR1_ENARP
);

666 
	}
}

689 
	$I2C_S’dD©a
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
D©a
)

692 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

694 
I2Cx
->
DR
 = 
D©a
;

695 
	}
}

702 
ušt8_t
 
	$I2C_ReûiveD©a
(
I2C_Ty³Def
* 
I2Cx
)

705 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

707  (
ušt8_t
)
I2Cx
->
DR
;

708 
	}
}

733 
	$I2C_T¿nsm™PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

736 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

737 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

738 ià(
NewS‹
 !ð
DISABLE
)

741 
I2Cx
->
CR1
 |ð
I2C_CR1_PEC
;

746 
I2Cx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
I2C_CR1_PEC
);

748 
	}
}

764 
	$I2C_PECPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_PECPos™iÚ
)

767 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

768 
	`as£¹_·¿m
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPos™iÚ
));

769 ià(
I2C_PECPos™iÚ
 =ð
I2C_PECPos™iÚ_Next
)

772 
I2Cx
->
CR1
 |ð
I2C_PECPos™iÚ_Next
;

777 
I2Cx
->
CR1
 &ð
I2C_PECPos™iÚ_Cu¼’t
;

779 
	}
}

788 
	$I2C_C®cuÏ‹PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

791 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

792 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

793 ià(
NewS‹
 !ð
DISABLE
)

796 
I2Cx
->
CR1
 |ð
I2C_CR1_ENPEC
;

801 
I2Cx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
I2C_CR1_ENPEC
);

803 
	}
}

810 
ušt8_t
 
	$I2C_G‘PEC
(
I2C_Ty³Def
* 
I2Cx
)

813 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

815  ((
I2Cx
->
SR2
) >> 8);

816 
	}
}

843 
	$I2C_DMACmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

846 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

847 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

848 ià(
NewS‹
 !ð
DISABLE
)

851 
I2Cx
->
CR2
 |ð
I2C_CR2_DMAEN
;

856 
I2Cx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
I2C_CR2_DMAEN
);

858 
	}
}

867 
	$I2C_DMALa¡T¿nsãrCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

870 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

871 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

872 ià(
NewS‹
 !ð
DISABLE
)

875 
I2Cx
->
CR2
 |ð
I2C_CR2_LAST
;

880 
I2Cx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
I2C_CR2_LAST
);

882 
	}
}

1005 
ušt16_t
 
	$I2C_R—dRegi¡”
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
I2C_Regi¡”
)

1007 
__IO
 
ušt32_t
 
tmp
 = 0;

1010 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1011 
	`as£¹_·¿m
(
	`IS_I2C_REGISTER
(
I2C_Regi¡”
));

1013 
tmp
 = (
ušt32_t
è
I2Cx
;

1014 
tmp
 +ð
I2C_Regi¡”
;

1017  (*(
__IO
 
ušt16_t
 *è
tmp
);

1018 
	}
}

1032 
	$I2C_ITCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1035 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1036 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1037 
	`as£¹_·¿m
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

1039 ià(
NewS‹
 !ð
DISABLE
)

1042 
I2Cx
->
CR2
 |ð
I2C_IT
;

1047 
I2Cx
->
CR2
 &ð(
ušt16_t
)~
I2C_IT
;

1049 
	}
}

1091 
E¼ÜStus
 
	$I2C_CheckEv’t
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_EVENT
)

1093 
ušt32_t
 
Ï¡ev’t
 = 0;

1094 
ušt32_t
 
æag1
 = 0, 
æag2
 = 0;

1095 
E¼ÜStus
 
¡©us
 = 
ERROR
;

1098 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1099 
	`as£¹_·¿m
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

1102 
æag1
 = 
I2Cx
->
SR1
;

1103 
æag2
 = 
I2Cx
->
SR2
;

1104 
æag2
 = flag2 << 16;

1107 
Ï¡ev’t
 = (
æag1
 | 
æag2
è& 
FLAG_MASK
;

1110 ià((
Ï¡ev’t
 & 
I2C_EVENT
) == I2C_EVENT)

1113 
¡©us
 = 
SUCCESS
;

1118 
¡©us
 = 
ERROR
;

1121  
¡©us
;

1122 
	}
}

1139 
ušt32_t
 
	$I2C_G‘La¡Ev’t
(
I2C_Ty³Def
* 
I2Cx
)

1141 
ušt32_t
 
Ï¡ev’t
 = 0;

1142 
ušt32_t
 
æag1
 = 0, 
æag2
 = 0;

1145 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1148 
æag1
 = 
I2Cx
->
SR1
;

1149 
æag2
 = 
I2Cx
->
SR2
;

1150 
æag2
 = flag2 << 16;

1153 
Ï¡ev’t
 = (
æag1
 | 
æag2
è& 
FLAG_MASK
;

1156  
Ï¡ev’t
;

1157 
	}
}

1194 
FÏgStus
 
	$I2C_G‘FÏgStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
)

1196 
FÏgStus
 
b™¡©us
 = 
RESET
;

1197 
__IO
 
ušt32_t
 
i2üeg
 = 0, 
i2cxba£
 = 0;

1200 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1201 
	`as£¹_·¿m
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1204 
i2cxba£
 = (
ušt32_t
)
I2Cx
;

1207 
i2üeg
 = 
I2C_FLAG
 >> 28;

1210 
I2C_FLAG
 &ð
FLAG_MASK
;

1212 if(
i2üeg
 != 0)

1215 
i2cxba£
 += 0x14;

1220 
I2C_FLAG
 = (
ušt32_t
)(I2C_FLAG >> 16);

1222 
i2cxba£
 += 0x18;

1225 if(((*(
__IO
 
ušt32_t
 *)
i2cxba£
è& 
I2C_FLAG
è!ð(ušt32_t)
RESET
)

1228 
b™¡©us
 = 
SET
;

1233 
b™¡©us
 = 
RESET
;

1237  
b™¡©us
;

1238 
	}
}

1271 
	$I2C_CË¬FÏg
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
)

1273 
ušt32_t
 
æagpos
 = 0;

1275 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1276 
	`as£¹_·¿m
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1278 
æagpos
 = 
I2C_FLAG
 & 
FLAG_MASK
;

1280 
I2Cx
->
SR1
 = (
ušt16_t
)~
æagpos
;

1281 
	}
}

1305 
ITStus
 
	$I2C_G‘ITStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
)

1307 
ITStus
 
b™¡©us
 = 
RESET
;

1308 
ušt32_t
 
’abË¡©us
 = 0;

1311 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1312 
	`as£¹_·¿m
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1315 
’abË¡©us
 = (
ušt32_t
)(((
I2C_IT
 & 
ITEN_MASK
è>> 16è& (
I2Cx
->
CR2
)) ;

1318 
I2C_IT
 &ð
FLAG_MASK
;

1321 ià(((
I2Cx
->
SR1
 & 
I2C_IT
è!ð(
ušt32_t
)
RESET
è&& 
’abË¡©us
)

1324 
b™¡©us
 = 
SET
;

1329 
b™¡©us
 = 
RESET
;

1332  
b™¡©us
;

1333 
	}
}

1365 
	$I2C_CË¬ITP’dšgB™
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
)

1367 
ušt32_t
 
æagpos
 = 0;

1369 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1370 
	`as£¹_·¿m
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1373 
æagpos
 = 
I2C_IT
 & 
FLAG_MASK
;

1376 
I2Cx
->
SR1
 = (
ušt16_t
)~
æagpos
;

1377 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST3FB2~1.C

79 
	~"¡m32f4xx_gpio.h
"

80 
	~"¡m32f4xx_rcc.h
"

120 
	$GPIO_DeIn™
(
GPIO_Ty³Def
* 
GPIOx
)

123 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

125 ià(
GPIOx
 =ð
GPIOA
)

127 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOA
, 
ENABLE
);

128 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOA
, 
DISABLE
);

130 ià(
GPIOx
 =ð
GPIOB
)

132 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOB
, 
ENABLE
);

133 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOB
, 
DISABLE
);

135 ià(
GPIOx
 =ð
GPIOC
)

137 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOC
, 
ENABLE
);

138 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOC
, 
DISABLE
);

140 ià(
GPIOx
 =ð
GPIOD
)

142 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOD
, 
ENABLE
);

143 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOD
, 
DISABLE
);

145 ià(
GPIOx
 =ð
GPIOE
)

147 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOE
, 
ENABLE
);

148 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOE
, 
DISABLE
);

150 ià(
GPIOx
 =ð
GPIOF
)

152 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOF
, 
ENABLE
);

153 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOF
, 
DISABLE
);

155 ià(
GPIOx
 =ð
GPIOG
)

157 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOG
, 
ENABLE
);

158 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOG
, 
DISABLE
);

160 ià(
GPIOx
 =ð
GPIOH
)

162 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOH
, 
ENABLE
);

163 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOH
, 
DISABLE
);

167 ià(
GPIOx
 =ð
GPIOI
)

169 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOI
, 
ENABLE
);

170 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOI
, 
DISABLE
);

173 
	}
}

182 
	$GPIO_In™
(
GPIO_Ty³Def
* 
GPIOx
, 
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
)

184 
ušt32_t
 
pšpos
 = 0x00, 
pos
 = 0x00 , 
cu¼’š
 = 0x00;

187 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

188 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_In™SŒuù
->
GPIO_Pš
));

189 
	`as£¹_·¿m
(
	`IS_GPIO_MODE
(
GPIO_In™SŒuù
->
GPIO_Mode
));

190 
	`as£¹_·¿m
(
	`IS_GPIO_PUPD
(
GPIO_In™SŒuù
->
GPIO_PuPd
));

194 
pšpos
 = 0x00;…inpos < 0x10;…inpos++)

196 
pos
 = ((
ušt32_t
)0x01è<< 
pšpos
;

198 
cu¼’š
 = (
GPIO_In™SŒuù
->
GPIO_Pš
è& 
pos
;

200 ià(
cu¼’š
 =ð
pos
)

202 
GPIOx
->
MODER
 &ð~(
GPIO_MODER_MODER0
 << (
pšpos
 * 2));

203 
GPIOx
->
MODER
 |ð(((
ušt32_t
)
GPIO_In™SŒuù
->
GPIO_Mode
è<< (
pšpos
 * 2));

205 ià((
GPIO_In™SŒuù
->
GPIO_Mode
 =ð
GPIO_Mode_OUT
è|| (GPIO_In™SŒuù->GPIO_Mod=ð
GPIO_Mode_AF
))

208 
	`as£¹_·¿m
(
	`IS_GPIO_SPEED
(
GPIO_In™SŒuù
->
GPIO_S³ed
));

211 
GPIOx
->
OSPEEDR
 &ð~(
GPIO_OSPEEDER_OSPEEDR0
 << (
pšpos
 * 2));

212 
GPIOx
->
OSPEEDR
 |ð((
ušt32_t
)(
GPIO_In™SŒuù
->
GPIO_S³ed
è<< (
pšpos
 * 2));

215 
	`as£¹_·¿m
(
	`IS_GPIO_OTYPE
(
GPIO_In™SŒuù
->
GPIO_OTy³
));

218 
GPIOx
->
OTYPER
 &ð~((
GPIO_OTYPER_OT_0
è<< ((
ušt16_t
)
pšpos
)) ;

219 
GPIOx
->
OTYPER
 |ð(
ušt16_t
)(((ušt16_t)
GPIO_In™SŒuù
->
GPIO_OTy³
è<< ((ušt16_t)
pšpos
));

223 
GPIOx
->
PUPDR
 &ð~(
GPIO_PUPDR_PUPDR0
 << ((
ušt16_t
)
pšpos
 * 2));

224 
GPIOx
->
PUPDR
 |ð(((
ušt32_t
)
GPIO_In™SŒuù
->
GPIO_PuPd
è<< (
pšpos
 * 2));

227 
	}
}

234 
	$GPIO_SŒuùIn™
(
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
)

237 
GPIO_In™SŒuù
->
GPIO_Pš
 = 
GPIO_Pš_AÎ
;

238 
GPIO_In™SŒuù
->
GPIO_Mode
 = 
GPIO_Mode_IN
;

239 
GPIO_In™SŒuù
->
GPIO_S³ed
 = 
GPIO_S³ed_2MHz
;

240 
GPIO_In™SŒuù
->
GPIO_OTy³
 = 
GPIO_OTy³_PP
;

241 
GPIO_In™SŒuù
->
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

242 
	}
}

255 
	$GPIO_PšLockCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

257 
__IO
 
ušt32_t
 
tmp
 = 0x00010000;

260 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

261 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

263 
tmp
 |ð
GPIO_Pš
;

265 
GPIOx
->
LCKR
 = 
tmp
;

267 
GPIOx
->
LCKR
 = 
GPIO_Pš
;

269 
GPIOx
->
LCKR
 = 
tmp
;

271 
tmp
 = 
GPIOx
->
LCKR
;

273 
tmp
 = 
GPIOx
->
LCKR
;

274 
	}
}

299 
ušt8_t
 
	$GPIO_R—dIÅutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

301 
ušt8_t
 
b™¡©us
 = 0x00;

304 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

305 
	`as£¹_·¿m
(
	`IS_GET_GPIO_PIN
(
GPIO_Pš
));

307 ià((
GPIOx
->
IDR
 & 
GPIO_Pš
è!ð(
ušt32_t
)
B™_RESET
)

309 
b™¡©us
 = (
ušt8_t
)
B™_SET
;

313 
b™¡©us
 = (
ušt8_t
)
B™_RESET
;

315  
b™¡©us
;

316 
	}
}

323 
ušt16_t
 
	$GPIO_R—dIÅutD©a
(
GPIO_Ty³Def
* 
GPIOx
)

326 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

328  ((
ušt16_t
)
GPIOx
->
IDR
);

329 
	}
}

338 
ušt8_t
 
	$GPIO_R—dOuutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

340 
ušt8_t
 
b™¡©us
 = 0x00;

343 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

344 
	`as£¹_·¿m
(
	`IS_GET_GPIO_PIN
(
GPIO_Pš
));

346 ià((
GPIOx
->
ODR
 & 
GPIO_Pš
è!ð(
ušt32_t
)
B™_RESET
)

348 
b™¡©us
 = (
ušt8_t
)
B™_SET
;

352 
b™¡©us
 = (
ušt8_t
)
B™_RESET
;

354  
b™¡©us
;

355 
	}
}

362 
ušt16_t
 
	$GPIO_R—dOuutD©a
(
GPIO_Ty³Def
* 
GPIOx
)

365 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

367  ((
ušt16_t
)
GPIOx
->
ODR
);

368 
	}
}

380 
	$GPIO_S‘B™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

383 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

384 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

386 
GPIOx
->
BSRRL
 = 
GPIO_Pš
;

387 
	}
}

399 
	$GPIO_Re£tB™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

402 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

403 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

405 
GPIOx
->
BSRRH
 = 
GPIO_Pš
;

406 
	}
}

419 
	$GPIO_Wr™eB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
B™AùiÚ
 
B™V®
)

422 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

423 
	`as£¹_·¿m
(
	`IS_GET_GPIO_PIN
(
GPIO_Pš
));

424 
	`as£¹_·¿m
(
	`IS_GPIO_BIT_ACTION
(
B™V®
));

426 ià(
B™V®
 !ð
B™_RESET
)

428 
GPIOx
->
BSRRL
 = 
GPIO_Pš
;

432 
GPIOx
->
BSRRH
 = 
GPIO_Pš
 ;

434 
	}
}

442 
	$GPIO_Wr™e
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
PÜtV®
)

445 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

447 
GPIOx
->
ODR
 = 
PÜtV®
;

448 
	}
}

456 
	$GPIO_ToggËB™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

459 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

461 
GPIOx
->
ODR
 ^ð
GPIO_Pš
;

462 
	}
}

529 
	$GPIO_PšAFCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_PšSourû
, 
ušt8_t
 
GPIO_AF
)

531 
ušt32_t
 
‹mp
 = 0x00;

532 
ušt32_t
 
‹mp_2
 = 0x00;

535 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

536 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PšSourû
));

537 
	`as£¹_·¿m
(
	`IS_GPIO_AF
(
GPIO_AF
));

539 
‹mp
 = ((
ušt32_t
)(
GPIO_AF
è<< ((ušt32_t)((ušt32_t)
GPIO_PšSourû
 & (uint32_t)0x07) * 4)) ;

540 
GPIOx
->
AFR
[
GPIO_PšSourû
 >> 0x03] &ð~((
ušt32_t
)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;

541 
‹mp_2
 = 
GPIOx
->
AFR
[
GPIO_PšSourû
 >> 0x03] | 
‹mp
;

542 
GPIOx
->
AFR
[
GPIO_PšSourû
 >> 0x03] = 
‹mp_2
;

543 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST4119~1.C

116 
	~"¡m32f4xx_dma.h
"

117 
	~"¡m32f4xx_rcc.h
"

132 
	#TRANSFER_IT_ENABLE_MASK
 (
ušt32_t
)(
DMA_SxCR_TCIE
 | 
DMA_SxCR_HTIE
 | \

133 
DMA_SxCR_TEIE
 | 
DMA_SxCR_DMEIE
)

	)

135 
	#DMA_SŒ—m0_IT_MASK
 (
ušt32_t
)(
DMA_LISR_FEIF0
 | 
DMA_LISR_DMEIF0
 | \

136 
DMA_LISR_TEIF0
 | 
DMA_LISR_HTIF0
 | \

137 
DMA_LISR_TCIF0
)

	)

139 
	#DMA_SŒ—m1_IT_MASK
 (
ušt32_t
)(
DMA_SŒ—m0_IT_MASK
 << 6)

	)

140 
	#DMA_SŒ—m2_IT_MASK
 (
ušt32_t
)(
DMA_SŒ—m0_IT_MASK
 << 16)

	)

141 
	#DMA_SŒ—m3_IT_MASK
 (
ušt32_t
)(
DMA_SŒ—m0_IT_MASK
 << 22)

	)

142 
	#DMA_SŒ—m4_IT_MASK
 (
ušt32_t
)(
DMA_SŒ—m0_IT_MASK
 | (ušt32_t)0x20000000)

	)

143 
	#DMA_SŒ—m5_IT_MASK
 (
ušt32_t
)(
DMA_SŒ—m1_IT_MASK
 | (ušt32_t)0x20000000)

	)

144 
	#DMA_SŒ—m6_IT_MASK
 (
ušt32_t
)(
DMA_SŒ—m2_IT_MASK
 | (ušt32_t)0x20000000)

	)

145 
	#DMA_SŒ—m7_IT_MASK
 (
ušt32_t
)(
DMA_SŒ—m3_IT_MASK
 | (ušt32_t)0x20000000)

	)

146 
	#TRANSFER_IT_MASK
 (
ušt32_t
)0x0F3C0F3C

	)

147 
	#HIGH_ISR_MASK
 (
ušt32_t
)0x20000000

	)

148 
	#RESERVED_MASK
 (
ušt32_t
)0x0F7D0F7D

	)

188 
	$DMA_DeIn™
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
)

191 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

194 
DMAy_SŒ—mx
->
CR
 &ð~((
ušt32_t
)
DMA_SxCR_EN
);

197 
DMAy_SŒ—mx
->
CR
 = 0;

200 
DMAy_SŒ—mx
->
NDTR
 = 0;

203 
DMAy_SŒ—mx
->
PAR
 = 0;

206 
DMAy_SŒ—mx
->
M0AR
 = 0;

209 
DMAy_SŒ—mx
->
M1AR
 = 0;

212 
DMAy_SŒ—mx
->
FCR
 = (
ušt32_t
)0x00000021;

215 ià(
DMAy_SŒ—mx
 =ð
DMA1_SŒ—m0
)

218 
DMA1
->
LIFCR
 = 
DMA_SŒ—m0_IT_MASK
;

220 ià(
DMAy_SŒ—mx
 =ð
DMA1_SŒ—m1
)

223 
DMA1
->
LIFCR
 = 
DMA_SŒ—m1_IT_MASK
;

225 ià(
DMAy_SŒ—mx
 =ð
DMA1_SŒ—m2
)

228 
DMA1
->
LIFCR
 = 
DMA_SŒ—m2_IT_MASK
;

230 ià(
DMAy_SŒ—mx
 =ð
DMA1_SŒ—m3
)

233 
DMA1
->
LIFCR
 = 
DMA_SŒ—m3_IT_MASK
;

235 ià(
DMAy_SŒ—mx
 =ð
DMA1_SŒ—m4
)

238 
DMA1
->
HIFCR
 = 
DMA_SŒ—m4_IT_MASK
;

240 ià(
DMAy_SŒ—mx
 =ð
DMA1_SŒ—m5
)

243 
DMA1
->
HIFCR
 = 
DMA_SŒ—m5_IT_MASK
;

245 ià(
DMAy_SŒ—mx
 =ð
DMA1_SŒ—m6
)

248 
DMA1
->
HIFCR
 = (
ušt32_t
)
DMA_SŒ—m6_IT_MASK
;

250 ià(
DMAy_SŒ—mx
 =ð
DMA1_SŒ—m7
)

253 
DMA1
->
HIFCR
 = 
DMA_SŒ—m7_IT_MASK
;

255 ià(
DMAy_SŒ—mx
 =ð
DMA2_SŒ—m0
)

258 
DMA2
->
LIFCR
 = 
DMA_SŒ—m0_IT_MASK
;

260 ià(
DMAy_SŒ—mx
 =ð
DMA2_SŒ—m1
)

263 
DMA2
->
LIFCR
 = 
DMA_SŒ—m1_IT_MASK
;

265 ià(
DMAy_SŒ—mx
 =ð
DMA2_SŒ—m2
)

268 
DMA2
->
LIFCR
 = 
DMA_SŒ—m2_IT_MASK
;

270 ià(
DMAy_SŒ—mx
 =ð
DMA2_SŒ—m3
)

273 
DMA2
->
LIFCR
 = 
DMA_SŒ—m3_IT_MASK
;

275 ià(
DMAy_SŒ—mx
 =ð
DMA2_SŒ—m4
)

278 
DMA2
->
HIFCR
 = 
DMA_SŒ—m4_IT_MASK
;

280 ià(
DMAy_SŒ—mx
 =ð
DMA2_SŒ—m5
)

283 
DMA2
->
HIFCR
 = 
DMA_SŒ—m5_IT_MASK
;

285 ià(
DMAy_SŒ—mx
 =ð
DMA2_SŒ—m6
)

288 
DMA2
->
HIFCR
 = 
DMA_SŒ—m6_IT_MASK
;

292 ià(
DMAy_SŒ—mx
 =ð
DMA2_SŒ—m7
)

295 
DMA2
->
HIFCR
 = 
DMA_SŒ—m7_IT_MASK
;

298 
	}
}

311 
	$DMA_In™
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
DMA_In™Ty³Def
* 
DMA_In™SŒuù
)

313 
ušt32_t
 
tm´eg
 = 0;

316 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

317 
	`as£¹_·¿m
(
	`IS_DMA_CHANNEL
(
DMA_In™SŒuù
->
DMA_ChªÃl
));

318 
	`as£¹_·¿m
(
	`IS_DMA_DIRECTION
(
DMA_In™SŒuù
->
DMA_DIR
));

319 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
DMA_In™SŒuù
->
DMA_BufãrSize
));

320 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_In™SŒuù
->
DMA_P”h”®Inc
));

321 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_In™SŒuù
->
DMA_MemÜyInc
));

322 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_In™SŒuù
->
DMA_P”h”®D©aSize
));

323 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_In™SŒuù
->
DMA_MemÜyD©aSize
));

324 
	`as£¹_·¿m
(
	`IS_DMA_MODE
(
DMA_In™SŒuù
->
DMA_Mode
));

325 
	`as£¹_·¿m
(
	`IS_DMA_PRIORITY
(
DMA_In™SŒuù
->
DMA_PriÜ™y
));

326 
	`as£¹_·¿m
(
	`IS_DMA_FIFO_MODE_STATE
(
DMA_In™SŒuù
->
DMA_FIFOMode
));

327 
	`as£¹_·¿m
(
	`IS_DMA_FIFO_THRESHOLD
(
DMA_In™SŒuù
->
DMA_FIFOTh»shÞd
));

328 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_BURST
(
DMA_In™SŒuù
->
DMA_MemÜyBur¡
));

329 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_BURST
(
DMA_In™SŒuù
->
DMA_P”h”®Bur¡
));

333 
tm´eg
 = 
DMAy_SŒ—mx
->
CR
;

336 
tm´eg
 &ð((
ušt32_t
)~(
DMA_SxCR_CHSEL
 | 
DMA_SxCR_MBURST
 | 
DMA_SxCR_PBURST
 | \

337 
DMA_SxCR_PL
 | 
DMA_SxCR_MSIZE
 | 
DMA_SxCR_PSIZE
 | \

338 
DMA_SxCR_MINC
 | 
DMA_SxCR_PINC
 | 
DMA_SxCR_CIRC
 | \

339 
DMA_SxCR_DIR
));

352 
tm´eg
 |ð
DMA_In™SŒuù
->
DMA_ChªÃl
 | DMA_In™SŒuù->
DMA_DIR
 |

353 
DMA_In™SŒuù
->
DMA_P”h”®Inc
 | DMA_In™SŒuù->
DMA_MemÜyInc
 |

354 
DMA_In™SŒuù
->
DMA_P”h”®D©aSize
 | DMA_In™SŒuù->
DMA_MemÜyD©aSize
 |

355 
DMA_In™SŒuù
->
DMA_Mode
 | DMA_In™SŒuù->
DMA_PriÜ™y
 |

356 
DMA_In™SŒuù
->
DMA_MemÜyBur¡
 | DMA_In™SŒuù->
DMA_P”h”®Bur¡
;

359 
DMAy_SŒ—mx
->
CR
 = 
tm´eg
;

363 
tm´eg
 = 
DMAy_SŒ—mx
->
FCR
;

366 
tm´eg
 &ð(
ušt32_t
)~(
DMA_SxFCR_DMDIS
 | 
DMA_SxFCR_FTH
);

371 
tm´eg
 |ð
DMA_In™SŒuù
->
DMA_FIFOMode
 | DMA_In™SŒuù->
DMA_FIFOTh»shÞd
;

374 
DMAy_SŒ—mx
->
FCR
 = 
tm´eg
;

378 
DMAy_SŒ—mx
->
NDTR
 = 
DMA_In™SŒuù
->
DMA_BufãrSize
;

382 
DMAy_SŒ—mx
->
PAR
 = 
DMA_In™SŒuù
->
DMA_P”h”®Ba£Addr
;

386 
DMAy_SŒ—mx
->
M0AR
 = 
DMA_In™SŒuù
->
DMA_MemÜy0Ba£Addr
;

387 
	}
}

395 
	$DMA_SŒuùIn™
(
DMA_In™Ty³Def
* 
DMA_In™SŒuù
)

399 
DMA_In™SŒuù
->
DMA_ChªÃl
 = 0;

402 
DMA_In™SŒuù
->
DMA_P”h”®Ba£Addr
 = 0;

405 
DMA_In™SŒuù
->
DMA_MemÜy0Ba£Addr
 = 0;

408 
DMA_In™SŒuù
->
DMA_DIR
 = 
DMA_DIR_P”h”®ToMemÜy
;

411 
DMA_In™SŒuù
->
DMA_BufãrSize
 = 0;

414 
DMA_In™SŒuù
->
DMA_P”h”®Inc
 = 
DMA_P”h”®Inc_Di§bË
;

417 
DMA_In™SŒuù
->
DMA_MemÜyInc
 = 
DMA_MemÜyInc_Di§bË
;

420 
DMA_In™SŒuù
->
DMA_P”h”®D©aSize
 = 
DMA_P”h”®D©aSize_By‹
;

423 
DMA_In™SŒuù
->
DMA_MemÜyD©aSize
 = 
DMA_MemÜyD©aSize_By‹
;

426 
DMA_In™SŒuù
->
DMA_Mode
 = 
DMA_Mode_NÜm®
;

429 
DMA_In™SŒuù
->
DMA_PriÜ™y
 = 
DMA_PriÜ™y_Low
;

432 
DMA_In™SŒuù
->
DMA_FIFOMode
 = 
DMA_FIFOMode_Di§bË
;

435 
DMA_In™SŒuù
->
DMA_FIFOTh»shÞd
 = 
DMA_FIFOTh»shÞd_1Qu¬‹rFuÎ
;

438 
DMA_In™SŒuù
->
DMA_MemÜyBur¡
 = 
DMA_MemÜyBur¡_SšgË
;

441 
DMA_In™SŒuù
->
DMA_P”h”®Bur¡
 = 
DMA_P”h”®Bur¡_SšgË
;

442 
	}
}

470 
	$DMA_Cmd
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
FunùiÚ®S‹
 
NewS‹
)

473 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

474 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

476 ià(
NewS‹
 !ð
DISABLE
)

479 
DMAy_SŒ—mx
->
CR
 |ð(
ušt32_t
)
DMA_SxCR_EN
;

484 
DMAy_SŒ—mx
->
CR
 &ð~(
ušt32_t
)
DMA_SxCR_EN
;

486 
	}
}

506 
	$DMA_P”hIncOff£tSizeCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_Pšcos
)

509 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

510 
	`as£¹_·¿m
(
	`IS_DMA_PINCOS_SIZE
(
DMA_Pšcos
));

513 if(
DMA_Pšcos
 !ð
DMA_PINCOS_Psize
)

516 
DMAy_SŒ—mx
->
CR
 |ð(
ušt32_t
)
DMA_SxCR_PINCOS
;

521 
DMAy_SŒ—mx
->
CR
 &ð~(
ušt32_t
)
DMA_SxCR_PINCOS
;

523 
	}
}

542 
	$DMA_FlowCÚŒÞËrCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_FlowCŒl
)

545 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

546 
	`as£¹_·¿m
(
	`IS_DMA_FLOW_CTRL
(
DMA_FlowCŒl
));

549 if(
DMA_FlowCŒl
 !ð
DMA_FlowCŒl_MemÜy
)

552 
DMAy_SŒ—mx
->
CR
 |ð(
ušt32_t
)
DMA_SxCR_PFCTRL
;

557 
DMAy_SŒ—mx
->
CR
 &ð~(
ušt32_t
)
DMA_SxCR_PFCTRL
;

559 
	}
}

626 
	$DMA_S‘Cu¼D©aCouÁ”
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt16_t
 
CouÁ”
)

629 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

632 
DMAy_SŒ—mx
->
NDTR
 = (
ušt16_t
)
CouÁ”
;

633 
	}
}

641 
ušt16_t
 
	$DMA_G‘Cu¼D©aCouÁ”
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
)

644 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

647  ((
ušt16_t
)(
DMAy_SŒ—mx
->
NDTR
));

648 
	}
}

718 
	$DMA_DoubËBufãrModeCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
MemÜy1Ba£Addr
,

719 
ušt32_t
 
DMA_Cu¼’tMemÜy
)

722 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

723 
	`as£¹_·¿m
(
	`IS_DMA_CURRENT_MEM
(
DMA_Cu¼’tMemÜy
));

725 ià(
DMA_Cu¼’tMemÜy
 !ð
DMA_MemÜy_0
)

728 
DMAy_SŒ—mx
->
CR
 |ð(
ušt32_t
)(
DMA_SxCR_CT
);

733 
DMAy_SŒ—mx
->
CR
 &ð~(
ušt32_t
)(
DMA_SxCR_CT
);

737 
DMAy_SŒ—mx
->
M1AR
 = 
MemÜy1Ba£Addr
;

738 
	}
}

749 
	$DMA_DoubËBufãrModeCmd
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
FunùiÚ®S‹
 
NewS‹
)

752 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

753 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

756 ià(
NewS‹
 !ð
DISABLE
)

759 
DMAy_SŒ—mx
->
CR
 |ð(
ušt32_t
)
DMA_SxCR_DBM
;

764 
DMAy_SŒ—mx
->
CR
 &ð~(
ušt32_t
)
DMA_SxCR_DBM
;

766 
	}
}

790 
	$DMA_MemÜyT¬g‘CÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
MemÜyBa£Addr
,

791 
ušt32_t
 
DMA_MemÜyT¬g‘
)

794 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

795 
	`as£¹_·¿m
(
	`IS_DMA_CURRENT_MEM
(
DMA_MemÜyT¬g‘
));

798 ià(
DMA_MemÜyT¬g‘
 !ð
DMA_MemÜy_0
)

801 
DMAy_SŒ—mx
->
M1AR
 = 
MemÜyBa£Addr
;

806 
DMAy_SŒ—mx
->
M0AR
 = 
MemÜyBa£Addr
;

808 
	}
}

816 
ušt32_t
 
	$DMA_G‘Cu¼’tMemÜyT¬g‘
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
)

818 
ušt32_t
 
tmp
 = 0;

821 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

824 ià((
DMAy_SŒ—mx
->
CR
 & 
DMA_SxCR_CT
) != 0)

827 
tmp
 = 1;

832 
tmp
 = 0;

834  
tmp
;

835 
	}
}

925 
FunùiÚ®S‹
 
	$DMA_G‘CmdStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
)

927 
FunùiÚ®S‹
 
¡©e
 = 
DISABLE
;

930 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

932 ià((
DMAy_SŒ—mx
->
CR
 & (
ušt32_t
)
DMA_SxCR_EN
) != 0)

935 
¡©e
 = 
ENABLE
;

941 
¡©e
 = 
DISABLE
;

943  
¡©e
;

944 
	}
}

959 
ušt32_t
 
	$DMA_G‘FIFOStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
)

961 
ušt32_t
 
tm´eg
 = 0;

964 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

967 
tm´eg
 = (
ušt32_t
)((
DMAy_SŒ—mx
->
FCR
 & 
DMA_SxFCR_FS
));

969  
tm´eg
;

970 
	}
}

986 
FÏgStus
 
	$DMA_G‘FÏgStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_FLAG
)

988 
FÏgStus
 
b™¡©us
 = 
RESET
;

989 
DMA_Ty³Def
* 
DMAy
;

990 
ušt32_t
 
tm´eg
 = 0;

993 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

994 
	`as£¹_·¿m
(
	`IS_DMA_GET_FLAG
(
DMA_FLAG
));

997 ià(
DMAy_SŒ—mx
 < 
DMA2_SŒ—m0
)

1000 
DMAy
 = 
DMA1
;

1005 
DMAy
 = 
DMA2
;

1009 ià((
DMA_FLAG
 & 
HIGH_ISR_MASK
è!ð(
ušt32_t
)
RESET
)

1012 
tm´eg
 = 
DMAy
->
HISR
;

1017 
tm´eg
 = 
DMAy
->
LISR
;

1021 
tm´eg
 &ð(
ušt32_t
)
RESERVED_MASK
;

1024 ià((
tm´eg
 & 
DMA_FLAG
è!ð(
ušt32_t
)
RESET
)

1027 
b™¡©us
 = 
SET
;

1032 
b™¡©us
 = 
RESET
;

1036  
b™¡©us
;

1037 
	}
}

1053 
	$DMA_CË¬FÏg
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_FLAG
)

1055 
DMA_Ty³Def
* 
DMAy
;

1058 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

1059 
	`as£¹_·¿m
(
	`IS_DMA_CLEAR_FLAG
(
DMA_FLAG
));

1062 ià(
DMAy_SŒ—mx
 < 
DMA2_SŒ—m0
)

1065 
DMAy
 = 
DMA1
;

1070 
DMAy
 = 
DMA2
;

1074 ià((
DMA_FLAG
 & 
HIGH_ISR_MASK
è!ð(
ušt32_t
)
RESET
)

1077 
DMAy
->
HIFCR
 = (
ušt32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1082 
DMAy
->
LIFCR
 = (
ušt32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1084 
	}
}

1100 
	$DMA_ITCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1103 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

1104 
	`as£¹_·¿m
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

1105 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1108 ià((
DMA_IT
 & 
DMA_IT_FE
) != 0)

1110 ià(
NewS‹
 !ð
DISABLE
)

1113 
DMAy_SŒ—mx
->
FCR
 |ð(
ušt32_t
)
DMA_IT_FE
;

1118 
DMAy_SŒ—mx
->
FCR
 &ð~(
ušt32_t
)
DMA_IT_FE
;

1123 ià(
DMA_IT
 !ð
DMA_IT_FE
)

1125 ià(
NewS‹
 !ð
DISABLE
)

1128 
DMAy_SŒ—mx
->
CR
 |ð(
ušt32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1133 
DMAy_SŒ—mx
->
CR
 &ð~(
ušt32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1136 
	}
}

1152 
ITStus
 
	$DMA_G‘ITStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_IT
)

1154 
ITStus
 
b™¡©us
 = 
RESET
;

1155 
DMA_Ty³Def
* 
DMAy
;

1156 
ušt32_t
 
tm´eg
 = 0, 
’abË¡©us
 = 0;

1159 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

1160 
	`as£¹_·¿m
(
	`IS_DMA_GET_IT
(
DMA_IT
));

1163 ià(
DMAy_SŒ—mx
 < 
DMA2_SŒ—m0
)

1166 
DMAy
 = 
DMA1
;

1171 
DMAy
 = 
DMA2
;

1175 ià((
DMA_IT
 & 
TRANSFER_IT_MASK
è!ð(
ušt32_t
)
RESET
)

1178 
tm´eg
 = (
ušt32_t
)((
DMA_IT
 >> 11è& 
TRANSFER_IT_ENABLE_MASK
);

1181 
’abË¡©us
 = (
ušt32_t
)(
DMAy_SŒ—mx
->
CR
 & 
tm´eg
);

1186 
’abË¡©us
 = (
ušt32_t
)(
DMAy_SŒ—mx
->
FCR
 & 
DMA_IT_FE
);

1190 ià((
DMA_IT
 & 
HIGH_ISR_MASK
è!ð(
ušt32_t
)
RESET
)

1193 
tm´eg
 = 
DMAy
->
HISR
 ;

1198 
tm´eg
 = 
DMAy
->
LISR
 ;

1202 
tm´eg
 &ð(
ušt32_t
)
RESERVED_MASK
;

1205 ià(((
tm´eg
 & 
DMA_IT
è!ð(
ušt32_t
)
RESET
è&& (
’abË¡©us
 != (uint32_t)RESET))

1208 
b™¡©us
 = 
SET
;

1213 
b™¡©us
 = 
RESET
;

1217  
b™¡©us
;

1218 
	}
}

1234 
	$DMA_CË¬ITP’dšgB™
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_IT
)

1236 
DMA_Ty³Def
* 
DMAy
;

1239 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

1240 
	`as£¹_·¿m
(
	`IS_DMA_CLEAR_IT
(
DMA_IT
));

1243 ià(
DMAy_SŒ—mx
 < 
DMA2_SŒ—m0
)

1246 
DMAy
 = 
DMA1
;

1251 
DMAy
 = 
DMA2
;

1255 ià((
DMA_IT
 & 
HIGH_ISR_MASK
è!ð(
ušt32_t
)
RESET
)

1258 
DMAy
->
HIFCR
 = (
ušt32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1263 
DMAy
->
LIFCR
 = (
ušt32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1265 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST43E2~1.C

41 
	~"¡m32f4xx_hash.h
"

54 
	#MD5BUSY_TIMEOUT
 ((
ušt32_t
è0x00010000)

	)

87 
E¼ÜStus
 
	$HASH_MD5
(
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËn
, ušt8_ˆ
Ouut
[16])

89 
HASH_In™Ty³Def
 
MD5_HASH_In™SŒuùu»
;

90 
HASH_MsgDige¡
 
MD5_Mes§geDige¡
;

91 
__IO
 
ušt16_t
 
nbv®idb™sd©a
 = 0;

92 
ušt32_t
 
i
 = 0;

93 
__IO
 
ušt32_t
 
couÁ”
 = 0;

94 
ušt32_t
 
busy¡©us
 = 0;

95 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

96 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

97 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

101 
nbv®idb™sd©a
 = 8 * (
IËn
 % 4);

104 
	`HASH_DeIn™
();

107 
MD5_HASH_In™SŒuùu»
.
HASH_AlgoS–eùiÚ
 = 
HASH_AlgoS–eùiÚ_MD5
;

108 
MD5_HASH_In™SŒuùu»
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

109 
MD5_HASH_In™SŒuùu»
.
HASH_D©aTy³
 = 
HASH_D©aTy³_8b
;

110 
	`HASH_In™
(&
MD5_HASH_In™SŒuùu»
);

113 
	`HASH_S‘La¡WÜdV®idB™sNbr
(
nbv®idb™sd©a
);

116 
i
=0; i<
IËn
; i+=4)

118 
	`HASH_D©aIn
(*(
ušt32_t
*)
špuddr
);

119 
špuddr
+=4;

123 
	`HASH_S¹Dige¡
();

128 
busy¡©us
 = 
	`HASH_G‘FÏgStus
(
HASH_FLAG_BUSY
);

129 
couÁ”
++;

131 (
couÁ”
 !ð
MD5BUSY_TIMEOUT
è&& (
busy¡©us
 !ð
RESET
));

133 ià(
busy¡©us
 !ð
RESET
)

135 
¡©us
 = 
ERROR
;

140 
	`HASH_G‘Dige¡
(&
MD5_Mes§geDige¡
);

141 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
MD5_Mes§geDige¡
.
D©a
[0]);

142 
ouuddr
+=4;

143 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
MD5_Mes§geDige¡
.
D©a
[1]);

144 
ouuddr
+=4;

145 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
MD5_Mes§geDige¡
.
D©a
[2]);

146 
ouuddr
+=4;

147 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
MD5_Mes§geDige¡
.
D©a
[3]);

149  
¡©us
;

150 
	}
}

163 
E¼ÜStus
 
	$HMAC_MD5
(
ušt8_t
 *
Key
, 
ušt32_t
 
KeyËn
, ušt8_ˆ*
IÅut
,

164 
ušt32_t
 
IËn
, 
ušt8_t
 
Ouut
[16])

166 
HASH_In™Ty³Def
 
MD5_HASH_In™SŒuùu»
;

167 
HASH_MsgDige¡
 
MD5_Mes§geDige¡
;

168 
__IO
 
ušt16_t
 
nbv®idb™sd©a
 = 0;

169 
__IO
 
ušt16_t
 
nbv®idb™skey
 = 0;

170 
ušt32_t
 
i
 = 0;

171 
__IO
 
ušt32_t
 
couÁ”
 = 0;

172 
ušt32_t
 
busy¡©us
 = 0;

173 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

174 
ušt32_t
 
keyaddr
 = (ušt32_t)
Key
;

175 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

176 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

179 
nbv®idb™sd©a
 = 8 * (
IËn
 % 4);

182 
nbv®idb™skey
 = 8 * (
KeyËn
 % 4);

185 
	`HASH_DeIn™
();

188 
MD5_HASH_In™SŒuùu»
.
HASH_AlgoS–eùiÚ
 = 
HASH_AlgoS–eùiÚ_MD5
;

189 
MD5_HASH_In™SŒuùu»
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

190 
MD5_HASH_In™SŒuùu»
.
HASH_D©aTy³
 = 
HASH_D©aTy³_8b
;

191 if(
KeyËn
 > 64)

194 
MD5_HASH_In™SŒuùu»
.
HASH_HMACKeyTy³
 = 
HASH_HMACKeyTy³_LÚgKey
;

199 
MD5_HASH_In™SŒuùu»
.
HASH_HMACKeyTy³
 = 
HASH_HMACKeyTy³_ShÜtKey
;

201 
	`HASH_In™
(&
MD5_HASH_In™SŒuùu»
);

204 
	`HASH_S‘La¡WÜdV®idB™sNbr
(
nbv®idb™skey
);

207 
i
=0; i<
KeyËn
; i+=4)

209 
	`HASH_D©aIn
(*(
ušt32_t
*)
keyaddr
);

210 
keyaddr
+=4;

214 
	`HASH_S¹Dige¡
();

219 
busy¡©us
 = 
	`HASH_G‘FÏgStus
(
HASH_FLAG_BUSY
);

220 
couÁ”
++;

222 (
couÁ”
 !ð
MD5BUSY_TIMEOUT
è&& (
busy¡©us
 !ð
RESET
));

224 ià(
busy¡©us
 !ð
RESET
)

226 
¡©us
 = 
ERROR
;

231 
	`HASH_S‘La¡WÜdV®idB™sNbr
(
nbv®idb™sd©a
);

234 
i
=0; i<
IËn
; i+=4)

236 
	`HASH_D©aIn
(*(
ušt32_t
*)
špuddr
);

237 
špuddr
+=4;

241 
	`HASH_S¹Dige¡
();

244 
couÁ”
 =0;

247 
busy¡©us
 = 
	`HASH_G‘FÏgStus
(
HASH_FLAG_BUSY
);

248 
couÁ”
++;

250 (
couÁ”
 !ð
MD5BUSY_TIMEOUT
è&& (
busy¡©us
 !ð
RESET
));

252 ià(
busy¡©us
 !ð
RESET
)

254 
¡©us
 = 
ERROR
;

259 
	`HASH_S‘La¡WÜdV®idB™sNbr
(
nbv®idb™skey
);

262 
keyaddr
 = (
ušt32_t
)
Key
;

263 
i
=0; i<
KeyËn
; i+=4)

265 
	`HASH_D©aIn
(*(
ušt32_t
*)
keyaddr
);

266 
keyaddr
+=4;

270 
	`HASH_S¹Dige¡
();

273 
couÁ”
 =0;

276 
busy¡©us
 = 
	`HASH_G‘FÏgStus
(
HASH_FLAG_BUSY
);

277 
couÁ”
++;

279 (
couÁ”
 !ð
MD5BUSY_TIMEOUT
è&& (
busy¡©us
 !ð
RESET
));

281 ià(
busy¡©us
 !ð
RESET
)

283 
¡©us
 = 
ERROR
;

288 
	`HASH_G‘Dige¡
(&
MD5_Mes§geDige¡
);

289 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
MD5_Mes§geDige¡
.
D©a
[0]);

290 
ouuddr
+=4;

291 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
MD5_Mes§geDige¡
.
D©a
[1]);

292 
ouuddr
+=4;

293 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
MD5_Mes§geDige¡
.
D©a
[2]);

294 
ouuddr
+=4;

295 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
MD5_Mes§geDige¡
.
D©a
[3]);

299  
¡©us
;

300 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST5629~1.C

43 
	~"¡m32f4xx_üyp.h
"

57 
	#DESBUSY_TIMEOUT
 ((
ušt32_t
è0x00010000)

	)

94 
E¼ÜStus
 
	$CRYP_DES_ECB
(
ušt8_t
 
Mode
, ušt8_ˆ
Key
[8], ušt8_ˆ*
IÅut
,

95 
ušt32_t
 
IËngth
, 
ušt8_t
 *
Ouut
)

97 
CRYP_In™Ty³Def
 
DES_CRYP_In™SŒuùu»
;

98 
CRYP_KeyIn™Ty³Def
 
DES_CRYP_KeyIn™SŒuùu»
;

99 
__IO
 
ušt32_t
 
couÁ”
 = 0;

100 
ušt32_t
 
busy¡©us
 = 0;

101 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

102 
ušt32_t
 
keyaddr
 = (ušt32_t)
Key
;

103 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

104 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

105 
ušt32_t
 
i
 = 0;

108 
	`CRYP_KeySŒuùIn™
(&
DES_CRYP_KeyIn™SŒuùu»
);

111 ifÐ
Mode
 =ð
MODE_ENCRYPT
 )

113 
DES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Enüy±
;

117 
DES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Deüy±
;

120 
DES_CRYP_In™SŒuùu»
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_ECB
;

121 
DES_CRYP_In™SŒuùu»
.
CRYP_D©aTy³
 = 
CRYP_D©aTy³_8b
;

122 
	`CRYP_In™
(&
DES_CRYP_In™SŒuùu»
);

125 
DES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

126 
keyaddr
+=4;

127 
DES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

128 
	`CRYP_KeyIn™
(& 
DES_CRYP_KeyIn™SŒuùu»
);

131 
	`CRYP_FIFOFlush
();

134 
	`CRYP_Cmd
(
ENABLE
);

136 
i
=0; ((i<
IËngth
è&& (
¡©us
 !ð
ERROR
)); i+=8)

140 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

141 
špuddr
+=4;

142 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

143 
špuddr
+=4;

146 
couÁ”
 = 0;

149 
busy¡©us
 = 
	`CRYP_G‘FÏgStus
(
CRYP_FLAG_BUSY
);

150 
couÁ”
++;

152 (
couÁ”
 !ð
DESBUSY_TIMEOUT
è&& (
busy¡©us
 !ð
RESET
));

154 ià(
busy¡©us
 !ð
RESET
)

156 
¡©us
 = 
ERROR
;

162 *(
ušt32_t
*)(
ouuddr
èð
	`CRYP_D©aOut
();

163 
ouuddr
+=4;

164 *(
ušt32_t
*)(
ouuddr
èð
	`CRYP_D©aOut
();

165 
ouuddr
+=4;

170 
	`CRYP_Cmd
(
DISABLE
);

172  
¡©us
;

173 
	}
}

190 
E¼ÜStus
 
	$CRYP_DES_CBC
(
ušt8_t
 
Mode
, ušt8_ˆ
Key
[8], ušt8_ˆ
In™VeùÜs
[8],

191 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
, ušt8_ˆ*
Ouut
)

193 
CRYP_In™Ty³Def
 
DES_CRYP_In™SŒuùu»
;

194 
CRYP_KeyIn™Ty³Def
 
DES_CRYP_KeyIn™SŒuùu»
;

195 
CRYP_IVIn™Ty³Def
 
DES_CRYP_IVIn™SŒuùu»
;

196 
__IO
 
ušt32_t
 
couÁ”
 = 0;

197 
ušt32_t
 
busy¡©us
 = 0;

198 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

199 
ušt32_t
 
keyaddr
 = (ušt32_t)
Key
;

200 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

201 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

202 
ušt32_t
 
ivaddr
 = (ušt32_t)
In™VeùÜs
;

203 
ušt32_t
 
i
 = 0;

206 
	`CRYP_KeySŒuùIn™
(&
DES_CRYP_KeyIn™SŒuùu»
);

209 if(
Mode
 =ð
MODE_ENCRYPT
)

211 
DES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Enüy±
;

215 
DES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Deüy±
;

218 
DES_CRYP_In™SŒuùu»
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_CBC
;

219 
DES_CRYP_In™SŒuùu»
.
CRYP_D©aTy³
 = 
CRYP_D©aTy³_8b
;

220 
	`CRYP_In™
(&
DES_CRYP_In™SŒuùu»
);

223 
DES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

224 
keyaddr
+=4;

225 
DES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

226 
	`CRYP_KeyIn™
(& 
DES_CRYP_KeyIn™SŒuùu»
);

229 
DES_CRYP_IVIn™SŒuùu»
.
CRYP_IV0Leá
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

230 
ivaddr
+=4;

231 
DES_CRYP_IVIn™SŒuùu»
.
CRYP_IV0Right
ð
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

232 
	`CRYP_IVIn™
(&
DES_CRYP_IVIn™SŒuùu»
);

235 
	`CRYP_FIFOFlush
();

238 
	`CRYP_Cmd
(
ENABLE
);

240 
i
=0; ((i<
IËngth
è&& (
¡©us
 !ð
ERROR
)); i+=8)

243 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

244 
špuddr
+=4;

245 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

246 
špuddr
+=4;

249 
couÁ”
 = 0;

252 
busy¡©us
 = 
	`CRYP_G‘FÏgStus
(
CRYP_FLAG_BUSY
);

253 
couÁ”
++;

255 (
couÁ”
 !ð
DESBUSY_TIMEOUT
è&& (
busy¡©us
 !ð
RESET
));

257 ià(
busy¡©us
 !ð
RESET
)

259 
¡©us
 = 
ERROR
;

264 *(
ušt32_t
*)(
ouuddr
èð
	`CRYP_D©aOut
();

265 
ouuddr
+=4;

266 *(
ušt32_t
*)(
ouuddr
èð
	`CRYP_D©aOut
();

267 
ouuddr
+=4;

272 
	`CRYP_Cmd
(
DISABLE
);

274  
¡©us
;

275 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST5EFE~1.C

152 
	~"¡m32f4xx_¥i.h
"

153 
	~"¡m32f4xx_rcc.h
"

168 
	#CR1_CLEAR_MASK
 ((
ušt16_t
)0x3040)

	)

169 
	#I2SCFGR_CLEAR_MASK
 ((
ušt16_t
)0xF040)

	)

172 
	#PLLCFGR_PPLR_MASK
 ((
ušt32_t
)0x70000000)

	)

173 
	#PLLCFGR_PPLN_MASK
 ((
ušt32_t
)0x00007FC0)

	)

175 
	#SPI_CR2_FRF
 ((
ušt16_t
)0x0010)

	)

176 
	#SPI_SR_TIFRFE
 ((
ušt16_t
)0x0100)

	)

218 
	$SPI_I2S_DeIn™
(
SPI_Ty³Def
* 
SPIx
)

221 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

223 ià(
SPIx
 =ð
SPI1
)

226 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SPI1
, 
ENABLE
);

228 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SPI1
, 
DISABLE
);

230 ià(
SPIx
 =ð
SPI2
)

233 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI2
, 
ENABLE
);

235 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI2
, 
DISABLE
);

239 ià(
SPIx
 =ð
SPI3
)

242 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI3
, 
ENABLE
);

244 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI3
, 
DISABLE
);

247 
	}
}

257 
	$SPI_In™
(
SPI_Ty³Def
* 
SPIx
, 
SPI_In™Ty³Def
* 
SPI_In™SŒuù
)

259 
ušt16_t
 
tm´eg
 = 0;

262 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

265 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_MODE
(
SPI_In™SŒuù
->
SPI_DœeùiÚ
));

266 
	`as£¹_·¿m
(
	`IS_SPI_MODE
(
SPI_In™SŒuù
->
SPI_Mode
));

267 
	`as£¹_·¿m
(
	`IS_SPI_DATASIZE
(
SPI_In™SŒuù
->
SPI_D©aSize
));

268 
	`as£¹_·¿m
(
	`IS_SPI_CPOL
(
SPI_In™SŒuù
->
SPI_CPOL
));

269 
	`as£¹_·¿m
(
	`IS_SPI_CPHA
(
SPI_In™SŒuù
->
SPI_CPHA
));

270 
	`as£¹_·¿m
(
	`IS_SPI_NSS
(
SPI_In™SŒuù
->
SPI_NSS
));

271 
	`as£¹_·¿m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_In™SŒuù
->
SPI_BaudR©eP»sÿËr
));

272 
	`as£¹_·¿m
(
	`IS_SPI_FIRST_BIT
(
SPI_In™SŒuù
->
SPI_Fœ¡B™
));

273 
	`as£¹_·¿m
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_In™SŒuù
->
SPI_CRCPÞynomŸl
));

277 
tm´eg
 = 
SPIx
->
CR1
;

279 
tm´eg
 &ð
CR1_CLEAR_MASK
;

288 
tm´eg
 |ð(
ušt16_t
)((
ušt32_t
)
SPI_In™SŒuù
->
SPI_DœeùiÚ
 | SPI_In™SŒuù->
SPI_Mode
 |

289 
SPI_In™SŒuù
->
SPI_D©aSize
 | SPI_In™SŒuù->
SPI_CPOL
 |

290 
SPI_In™SŒuù
->
SPI_CPHA
 | SPI_In™SŒuù->
SPI_NSS
 |

291 
SPI_In™SŒuù
->
SPI_BaudR©eP»sÿËr
 | SPI_In™SŒuù->
SPI_Fœ¡B™
);

293 
SPIx
->
CR1
 = 
tm´eg
;

296 
SPIx
->
I2SCFGR
 &ð(
ušt16_t
)~((ušt16_t)
SPI_I2SCFGR_I2SMOD
);

299 
SPIx
->
CRCPR
 = 
SPI_In™SŒuù
->
SPI_CRCPÞynomŸl
;

300 
	}
}

321 
	$I2S_In™
(
SPI_Ty³Def
* 
SPIx
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
)

323 
ušt16_t
 
tm´eg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
·ck‘Ëngth
 = 1;

324 
ušt32_t
 
tmp
 = 0, 
i2sþk
 = 0;

325 #iâdeà
I2S_EXTERNAL_CLOCK_VAL


326 
ušt32_t
 
¶lm
 = 0, 
¶Ê
 = 0, 
¶Ì
 = 0;

330 
	`as£¹_·¿m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

331 
	`as£¹_·¿m
(
	`IS_I2S_MODE
(
I2S_In™SŒuù
->
I2S_Mode
));

332 
	`as£¹_·¿m
(
	`IS_I2S_STANDARD
(
I2S_In™SŒuù
->
I2S_Snd¬d
));

333 
	`as£¹_·¿m
(
	`IS_I2S_DATA_FORMAT
(
I2S_In™SŒuù
->
I2S_D©aFÜm©
));

334 
	`as£¹_·¿m
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_In™SŒuù
->
I2S_MCLKOuut
));

335 
	`as£¹_·¿m
(
	`IS_I2S_AUDIO_FREQ
(
I2S_In™SŒuù
->
I2S_AudioF»q
));

336 
	`as£¹_·¿m
(
	`IS_I2S_CPOL
(
I2S_In™SŒuù
->
I2S_CPOL
));

340 
SPIx
->
I2SCFGR
 &ð
I2SCFGR_CLEAR_MASK
;

341 
SPIx
->
I2SPR
 = 0x0002;

344 
tm´eg
 = 
SPIx
->
I2SCFGR
;

347 if(
I2S_In™SŒuù
->
I2S_AudioF»q
 =ð
I2S_AudioF»q_DeçuÉ
)

349 
i2sodd
 = (
ušt16_t
)0;

350 
i2sdiv
 = (
ušt16_t
)2;

356 if(
I2S_In™SŒuù
->
I2S_D©aFÜm©
 =ð
I2S_D©aFÜm©_16b
)

359 
·ck‘Ëngth
 = 1;

364 
·ck‘Ëngth
 = 2;

371 #ifdeà
I2S_EXTERNAL_CLOCK_VAL


373 ià((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) == 0)

375 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_I2SSRC
;

379 
i2sþk
 = 
I2S_EXTERNAL_CLOCK_VAL
;

383 ià((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) != 0)

385 
RCC
->
CFGR
 &ð~(
ušt32_t
)
RCC_CFGR_I2SSRC
;

389 
¶Ê
 = (
ušt32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6) & \

390 (
RCC_PLLI2SCFGR_PLLI2SN
 >> 6));

393 
¶Ì
 = (
ušt32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28) & \

394 (
RCC_PLLI2SCFGR_PLLI2SR
 >> 28));

397 
¶lm
 = (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
);

400 
i2sþk
 = (
ušt32_t
)(((
HSE_VALUE
 / 
¶lm
è* 
¶Ê
è/ 
¶Ì
);

404 if(
I2S_In™SŒuù
->
I2S_MCLKOuut
 =ð
I2S_MCLKOuut_EÇbË
)

407 
tmp
 = (
ušt16_t
)(((((
i2sþk
 / 256è* 10è/ 
I2S_In™SŒuù
->
I2S_AudioF»q
)) + 5);

412 
tmp
 = (
ušt16_t
)(((((
i2sþk
 / (32 * 
·ck‘Ëngth
)è*10 ) / 
I2S_In™SŒuù
->
I2S_AudioF»q
)) + 5);

416 
tmp
 =mp / 10;

419 
i2sodd
 = (
ušt16_t
)(
tmp
 & (uint16_t)0x0001);

422 
i2sdiv
 = (
ušt16_t
)((
tmp
 - 
i2sodd
) / 2);

425 
i2sodd
 = (
ušt16_t
) (i2sodd << 8);

429 ià((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

432 
i2sdiv
 = 2;

433 
i2sodd
 = 0;

437 
SPIx
->
I2SPR
 = (
ušt16_t
)((ušt16_t)
i2sdiv
 | (ušt16_t)(
i2sodd
 | (ušt16_t)
I2S_In™SŒuù
->
I2S_MCLKOuut
));

440 
tm´eg
 |ð(
ušt16_t
)((ušt16_t)
SPI_I2SCFGR_I2SMOD
 | (ušt16_t)(
I2S_In™SŒuù
->
I2S_Mode
 | \

441 (
ušt16_t
)(
I2S_In™SŒuù
->
I2S_Snd¬d
 | (ušt16_t)(I2S_In™SŒuù->
I2S_D©aFÜm©
 | \

442 (
ušt16_t
)
I2S_In™SŒuù
->
I2S_CPOL
))));

445 
SPIx
->
I2SCFGR
 = 
tm´eg
;

446 
	}
}

453 
	$SPI_SŒuùIn™
(
SPI_In™Ty³Def
* 
SPI_In™SŒuù
)

457 
SPI_In™SŒuù
->
SPI_DœeùiÚ
 = 
SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
;

459 
SPI_In™SŒuù
->
SPI_Mode
 = 
SPI_Mode_SÏve
;

461 
SPI_In™SŒuù
->
SPI_D©aSize
 = 
SPI_D©aSize_8b
;

463 
SPI_In™SŒuù
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

465 
SPI_In™SŒuù
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

467 
SPI_In™SŒuù
->
SPI_NSS
 = 
SPI_NSS_H¬d
;

469 
SPI_In™SŒuù
->
SPI_BaudR©eP»sÿËr
 = 
SPI_BaudR©eP»sÿËr_2
;

471 
SPI_In™SŒuù
->
SPI_Fœ¡B™
 = 
SPI_Fœ¡B™_MSB
;

473 
SPI_In™SŒuù
->
SPI_CRCPÞynomŸl
 = 7;

474 
	}
}

481 
	$I2S_SŒuùIn™
(
I2S_In™Ty³Def
* 
I2S_In™SŒuù
)

485 
I2S_In™SŒuù
->
I2S_Mode
 = 
I2S_Mode_SÏveTx
;

488 
I2S_In™SŒuù
->
I2S_Snd¬d
 = 
I2S_Snd¬d_Phžls
;

491 
I2S_In™SŒuù
->
I2S_D©aFÜm©
 = 
I2S_D©aFÜm©_16b
;

494 
I2S_In™SŒuù
->
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Di§bË
;

497 
I2S_In™SŒuù
->
I2S_AudioF»q
 = 
I2S_AudioF»q_DeçuÉ
;

500 
I2S_In™SŒuù
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

501 
	}
}

510 
	$SPI_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

513 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

514 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

515 ià(
NewS‹
 !ð
DISABLE
)

518 
SPIx
->
CR1
 |ð
SPI_CR1_SPE
;

523 
SPIx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
SPI_CR1_SPE
);

525 
	}
}

535 
	$I2S_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

538 
	`as£¹_·¿m
(
	`IS_SPI_23_PERIPH_EXT
(
SPIx
));

539 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

541 ià(
NewS‹
 !ð
DISABLE
)

544 
SPIx
->
I2SCFGR
 |ð
SPI_I2SCFGR_I2SE
;

549 
SPIx
->
I2SCFGR
 &ð(
ušt16_t
)~((ušt16_t)
SPI_I2SCFGR_I2SE
);

551 
	}
}

562 
	$SPI_D©aSizeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_D©aSize
)

565 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

566 
	`as£¹_·¿m
(
	`IS_SPI_DATASIZE
(
SPI_D©aSize
));

568 
SPIx
->
CR1
 &ð(
ušt16_t
)~
SPI_D©aSize_16b
;

570 
SPIx
->
CR1
 |ð
SPI_D©aSize
;

571 
	}
}

582 
	$SPI_BiDœeùiÚ®LšeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_DœeùiÚ
)

585 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

586 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION
(
SPI_DœeùiÚ
));

587 ià(
SPI_DœeùiÚ
 =ð
SPI_DœeùiÚ_Tx
)

590 
SPIx
->
CR1
 |ð
SPI_DœeùiÚ_Tx
;

595 
SPIx
->
CR1
 &ð
SPI_DœeùiÚ_Rx
;

597 
	}
}

608 
	$SPI_NSSIÁ”ÇlSoáw¬eCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_NSSIÁ”ÇlSoá
)

611 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

612 
	`as£¹_·¿m
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSIÁ”ÇlSoá
));

613 ià(
SPI_NSSIÁ”ÇlSoá
 !ð
SPI_NSSIÁ”ÇlSoá_Re£t
)

616 
SPIx
->
CR1
 |ð
SPI_NSSIÁ”ÇlSoá_S‘
;

621 
SPIx
->
CR1
 &ð
SPI_NSSIÁ”ÇlSoá_Re£t
;

623 
	}
}

632 
	$SPI_SSOuutCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

635 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

636 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

637 ià(
NewS‹
 !ð
DISABLE
)

640 
SPIx
->
CR2
 |ð(
ušt16_t
)
SPI_CR2_SSOE
;

645 
SPIx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
SPI_CR2_SSOE
);

647 
	}
}

663 
	$SPI_TIModeCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

666 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

667 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

669 ià(
NewS‹
 !ð
DISABLE
)

672 
SPIx
->
CR2
 |ð
SPI_CR2_FRF
;

677 
SPIx
->
CR2
 &ð(
ušt16_t
)~
SPI_CR2_FRF
;

679 
	}
}

700 
	$I2S_FuÎDu¶exCÚfig
(
SPI_Ty³Def
* 
I2Sxext
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
)

702 
ušt16_t
 
tm´eg
 = 0, 
tmp
 = 0;

705 
	`as£¹_·¿m
(
	`IS_I2S_EXT_PERIPH
(
I2Sxext
));

706 
	`as£¹_·¿m
(
	`IS_I2S_MODE
(
I2S_In™SŒuù
->
I2S_Mode
));

707 
	`as£¹_·¿m
(
	`IS_I2S_STANDARD
(
I2S_In™SŒuù
->
I2S_Snd¬d
));

708 
	`as£¹_·¿m
(
	`IS_I2S_DATA_FORMAT
(
I2S_In™SŒuù
->
I2S_D©aFÜm©
));

709 
	`as£¹_·¿m
(
	`IS_I2S_CPOL
(
I2S_In™SŒuù
->
I2S_CPOL
));

713 
I2Sxext
->
I2SCFGR
 &ð
I2SCFGR_CLEAR_MASK
;

714 
I2Sxext
->
I2SPR
 = 0x0002;

717 
tm´eg
 = 
I2Sxext
->
I2SCFGR
;

720 ià((
I2S_In™SŒuù
->
I2S_Mode
 =ð
I2S_Mode_Ma¡”Tx
è|| (I2S_In™SŒuù->I2S_Mod=ð
I2S_Mode_SÏveTx
))

722 
tmp
 = 
I2S_Mode_SÏveRx
;

726 ià((
I2S_In™SŒuù
->
I2S_Mode
 =ð
I2S_Mode_Ma¡”Rx
è|| (I2S_In™SŒuù->I2S_Mod=ð
I2S_Mode_SÏveRx
))

728 
tmp
 = 
I2S_Mode_SÏveTx
;

734 
tm´eg
 |ð(
ušt16_t
)((ušt16_t)
SPI_I2SCFGR_I2SMOD
 | (ušt16_t)(
tmp
 | \

735 (
ušt16_t
)(
I2S_In™SŒuù
->
I2S_Snd¬d
 | (ušt16_t)(I2S_In™SŒuù->
I2S_D©aFÜm©
 | \

736 (
ušt16_t
)
I2S_In™SŒuù
->
I2S_CPOL
))));

739 
I2Sxext
->
I2SCFGR
 = 
tm´eg
;

740 
	}
}

775 
ušt16_t
 
	$SPI_I2S_ReûiveD©a
(
SPI_Ty³Def
* 
SPIx
)

778 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

781  
SPIx
->
DR
;

782 
	}
}

791 
	$SPI_I2S_S’dD©a
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
D©a
)

794 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

797 
SPIx
->
DR
 = 
D©a
;

798 
	}
}

880 
	$SPI_C®cuÏ‹CRC
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

883 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

884 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

885 ià(
NewS‹
 !ð
DISABLE
)

888 
SPIx
->
CR1
 |ð
SPI_CR1_CRCEN
;

893 
SPIx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
SPI_CR1_CRCEN
);

895 
	}
}

902 
	$SPI_T¿nsm™CRC
(
SPI_Ty³Def
* 
SPIx
)

905 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

908 
SPIx
->
CR1
 |ð
SPI_CR1_CRCNEXT
;

909 
	}
}

920 
ušt16_t
 
	$SPI_G‘CRC
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_CRC
)

922 
ušt16_t
 
üüeg
 = 0;

924 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

925 
	`as£¹_·¿m
(
	`IS_SPI_CRC
(
SPI_CRC
));

926 ià(
SPI_CRC
 !ð
SPI_CRC_Rx
)

929 
üüeg
 = 
SPIx
->
TXCRCR
;

934 
üüeg
 = 
SPIx
->
RXCRCR
;

937  
üüeg
;

938 
	}
}

945 
ušt16_t
 
	$SPI_G‘CRCPÞynomŸl
(
SPI_Ty³Def
* 
SPIx
)

948 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

951  
SPIx
->
CRCPR
;

952 
	}
}

982 
	$SPI_I2S_DMACmd
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
)

985 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

986 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

987 
	`as£¹_·¿m
(
	`IS_SPI_I2S_DMAREQ
(
SPI_I2S_DMAReq
));

989 ià(
NewS‹
 !ð
DISABLE
)

992 
SPIx
->
CR2
 |ð
SPI_I2S_DMAReq
;

997 
SPIx
->
CR2
 &ð(
ušt16_t
)~
SPI_I2S_DMAReq
;

999 
	}
}

1091 
	$SPI_I2S_ITCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1093 
ušt16_t
 
™pos
 = 0, 
™mask
 = 0 ;

1096 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1097 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1098 
	`as£¹_·¿m
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

1101 
™pos
 = 
SPI_I2S_IT
 >> 4;

1104 
™mask
 = (
ušt16_t
)1 << (ušt16_t)
™pos
;

1106 ià(
NewS‹
 !ð
DISABLE
)

1109 
SPIx
->
CR2
 |ð
™mask
;

1114 
SPIx
->
CR2
 &ð(
ušt16_t
)~
™mask
;

1116 
	}
}

1135 
FÏgStus
 
	$SPI_I2S_G‘FÏgStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
)

1137 
FÏgStus
 
b™¡©us
 = 
RESET
;

1139 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1140 
	`as£¹_·¿m
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

1143 ià((
SPIx
->
SR
 & 
SPI_I2S_FLAG
è!ð(
ušt16_t
)
RESET
)

1146 
b™¡©us
 = 
SET
;

1151 
b™¡©us
 = 
RESET
;

1154  
b™¡©us
;

1155 
	}
}

1176 
	$SPI_I2S_CË¬FÏg
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
)

1179 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1180 
	`as£¹_·¿m
(
	`IS_SPI_I2S_CLEAR_FLAG
(
SPI_I2S_FLAG
));

1183 
SPIx
->
SR
 = (
ušt16_t
)~
SPI_I2S_FLAG
;

1184 
	}
}

1201 
ITStus
 
	$SPI_I2S_G‘ITStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
)

1203 
ITStus
 
b™¡©us
 = 
RESET
;

1204 
ušt16_t
 
™pos
 = 0, 
™mask
 = 0, 
’abË¡©us
 = 0;

1207 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1208 
	`as£¹_·¿m
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

1211 
™pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1214 
™mask
 = 
SPI_I2S_IT
 >> 4;

1217 
™mask
 = 0x01 << itmask;

1220 
’abË¡©us
 = (
SPIx
->
CR2
 & 
™mask
) ;

1223 ià(((
SPIx
->
SR
 & 
™pos
è!ð(
ušt16_t
)
RESET
è&& 
’abË¡©us
)

1226 
b™¡©us
 = 
SET
;

1231 
b™¡©us
 = 
RESET
;

1234  
b™¡©us
;

1235 
	}
}

1256 
	$SPI_I2S_CË¬ITP’dšgB™
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
)

1258 
ušt16_t
 
™pos
 = 0;

1260 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1261 
	`as£¹_·¿m
(
	`IS_SPI_I2S_CLEAR_IT
(
SPI_I2S_IT
));

1264 
™pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1267 
SPIx
->
SR
 = (
ušt16_t
)~
™pos
;

1268 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST6B32~1.C

61 
	~"¡m32f4xx_exti.h
"

75 
	#EXTI_LINENONE
 ((
ušt32_t
)0x00000è

	)

103 
	$EXTI_DeIn™
()

105 
EXTI
->
IMR
 = 0x00000000;

106 
EXTI
->
EMR
 = 0x00000000;

107 
EXTI
->
RTSR
 = 0x00000000;

108 
EXTI
->
FTSR
 = 0x00000000;

109 
EXTI
->
PR
 = 0x007FFFFF;

110 
	}
}

119 
	$EXTI_In™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
)

121 
ušt32_t
 
tmp
 = 0;

124 
	`as£¹_·¿m
(
	`IS_EXTI_MODE
(
EXTI_In™SŒuù
->
EXTI_Mode
));

125 
	`as£¹_·¿m
(
	`IS_EXTI_TRIGGER
(
EXTI_In™SŒuù
->
EXTI_Trigg”
));

126 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
EXTI_In™SŒuù
->
EXTI_Lše
));

127 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
EXTI_In™SŒuù
->
EXTI_LšeCmd
));

129 
tmp
 = (
ušt32_t
)
EXTI_BASE
;

131 ià(
EXTI_In™SŒuù
->
EXTI_LšeCmd
 !ð
DISABLE
)

134 
EXTI
->
IMR
 &ð~
EXTI_In™SŒuù
->
EXTI_Lše
;

135 
EXTI
->
EMR
 &ð~
EXTI_In™SŒuù
->
EXTI_Lše
;

137 
tmp
 +ð
EXTI_In™SŒuù
->
EXTI_Mode
;

139 *(
__IO
 
ušt32_t
 *è
tmp
 |ð
EXTI_In™SŒuù
->
EXTI_Lše
;

142 
EXTI
->
RTSR
 &ð~
EXTI_In™SŒuù
->
EXTI_Lše
;

143 
EXTI
->
FTSR
 &ð~
EXTI_In™SŒuù
->
EXTI_Lše
;

146 ià(
EXTI_In™SŒuù
->
EXTI_Trigg”
 =ð
EXTI_Trigg”_Risšg_F®lšg
)

149 
EXTI
->
RTSR
 |ð
EXTI_In™SŒuù
->
EXTI_Lše
;

150 
EXTI
->
FTSR
 |ð
EXTI_In™SŒuù
->
EXTI_Lše
;

154 
tmp
 = (
ušt32_t
)
EXTI_BASE
;

155 
tmp
 +ð
EXTI_In™SŒuù
->
EXTI_Trigg”
;

157 *(
__IO
 
ušt32_t
 *è
tmp
 |ð
EXTI_In™SŒuù
->
EXTI_Lše
;

162 
tmp
 +ð
EXTI_In™SŒuù
->
EXTI_Mode
;

165 *(
__IO
 
ušt32_t
 *è
tmp
 &ð~
EXTI_In™SŒuù
->
EXTI_Lše
;

167 
	}
}

175 
	$EXTI_SŒuùIn™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
)

177 
EXTI_In™SŒuù
->
EXTI_Lše
 = 
EXTI_LINENONE
;

178 
EXTI_In™SŒuù
->
EXTI_Mode
 = 
EXTI_Mode_IÁ”ru±
;

179 
EXTI_In™SŒuù
->
EXTI_Trigg”
 = 
EXTI_Trigg”_F®lšg
;

180 
EXTI_In™SŒuù
->
EXTI_LšeCmd
 = 
DISABLE
;

181 
	}
}

190 
	$EXTI_G’”©eSWIÁ”ru±
(
ušt32_t
 
EXTI_Lše
)

193 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
EXTI_Lše
));

195 
EXTI
->
SWIER
 |ð
EXTI_Lše
;

196 
	}
}

220 
FÏgStus
 
	$EXTI_G‘FÏgStus
(
ušt32_t
 
EXTI_Lše
)

222 
FÏgStus
 
b™¡©us
 = 
RESET
;

224 
	`as£¹_·¿m
(
	`IS_GET_EXTI_LINE
(
EXTI_Lše
));

226 ià((
EXTI
->
PR
 & 
EXTI_Lše
è!ð(
ušt32_t
)
RESET
)

228 
b™¡©us
 = 
SET
;

232 
b™¡©us
 = 
RESET
;

234  
b™¡©us
;

235 
	}
}

243 
	$EXTI_CË¬FÏg
(
ušt32_t
 
EXTI_Lše
)

246 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
EXTI_Lše
));

248 
EXTI
->
PR
 = 
EXTI_Lše
;

249 
	}
}

257 
ITStus
 
	$EXTI_G‘ITStus
(
ušt32_t
 
EXTI_Lše
)

259 
ITStus
 
b™¡©us
 = 
RESET
;

260 
ušt32_t
 
’abË¡©us
 = 0;

262 
	`as£¹_·¿m
(
	`IS_GET_EXTI_LINE
(
EXTI_Lše
));

264 
’abË¡©us
 = 
EXTI
->
IMR
 & 
EXTI_Lše
;

265 ià(((
EXTI
->
PR
 & 
EXTI_Lše
è!ð(
ušt32_t
)
RESET
è&& (
’abË¡©us
 != (uint32_t)RESET))

267 
b™¡©us
 = 
SET
;

271 
b™¡©us
 = 
RESET
;

273  
b™¡©us
;

274 
	}
}

282 
	$EXTI_CË¬ITP’dšgB™
(
ušt32_t
 
EXTI_Lše
)

285 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
EXTI_Lše
));

287 
EXTI
->
PR
 = 
EXTI_Lše
;

288 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST6CEC~1.C

114 
	~"¡m32f4xx_tim.h
"

115 
	~"¡m32f4xx_rcc.h
"

130 
	#SMCR_ETR_MASK
 ((
ušt16_t
)0x00FF)

	)

131 
	#CCMR_OFFSET
 ((
ušt16_t
)0x0018)

	)

132 
	#CCER_CCE_SET
 ((
ušt16_t
)0x0001)

	)

133 
	#CCER_CCNE_SET
 ((
ušt16_t
)0x0004)

	)

134 
	#CCMR_OC13M_MASK
 ((
ušt16_t
)0xFF8F)

	)

135 
	#CCMR_OC24M_MASK
 ((
ušt16_t
)0x8FFF)

	)

140 
TI1_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

141 
ušt16_t
 
TIM_ICFž‹r
);

142 
TI2_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

143 
ušt16_t
 
TIM_ICFž‹r
);

144 
TI3_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

145 
ušt16_t
 
TIM_ICFž‹r
);

146 
TI4_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

147 
ušt16_t
 
TIM_ICFž‹r
);

194 
	$TIM_DeIn™
(
TIM_Ty³Def
* 
TIMx
)

197 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

199 ià(
TIMx
 =ð
TIM1
)

201 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM1
, 
ENABLE
);

202 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM1
, 
DISABLE
);

204 ià(
TIMx
 =ð
TIM2
)

206 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM2
, 
ENABLE
);

207 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM2
, 
DISABLE
);

209 ià(
TIMx
 =ð
TIM3
)

211 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM3
, 
ENABLE
);

212 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM3
, 
DISABLE
);

214 ià(
TIMx
 =ð
TIM4
)

216 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM4
, 
ENABLE
);

217 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM4
, 
DISABLE
);

219 ià(
TIMx
 =ð
TIM5
)

221 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM5
, 
ENABLE
);

222 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM5
, 
DISABLE
);

224 ià(
TIMx
 =ð
TIM6
)

226 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM6
, 
ENABLE
);

227 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM6
, 
DISABLE
);

229 ià(
TIMx
 =ð
TIM7
)

231 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM7
, 
ENABLE
);

232 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM7
, 
DISABLE
);

234 ià(
TIMx
 =ð
TIM8
)

236 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM8
, 
ENABLE
);

237 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM8
, 
DISABLE
);

239 ià(
TIMx
 =ð
TIM9
)

241 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM9
, 
ENABLE
);

242 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM9
, 
DISABLE
);

244 ià(
TIMx
 =ð
TIM10
)

246 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM10
, 
ENABLE
);

247 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM10
, 
DISABLE
);

249 ià(
TIMx
 =ð
TIM11
)

251 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM11
, 
ENABLE
);

252 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM11
, 
DISABLE
);

254 ià(
TIMx
 =ð
TIM12
)

256 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM12
, 
ENABLE
);

257 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM12
, 
DISABLE
);

259 ià(
TIMx
 =ð
TIM13
)

261 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM13
, 
ENABLE
);

262 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM13
, 
DISABLE
);

266 ià(
TIMx
 =ð
TIM14
)

268 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM14
, 
ENABLE
);

269 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM14
, 
DISABLE
);

272 
	}
}

282 
	$TIM_TimeBa£In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
)

284 
ušt16_t
 
tmpü1
 = 0;

287 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

288 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBa£In™SŒuù
->
TIM_CouÁ”Mode
));

289 
	`as£¹_·¿m
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBa£In™SŒuù
->
TIM_ClockDivisiÚ
));

291 
tmpü1
 = 
TIMx
->
CR1
;

293 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
)||

294 (
TIMx
 =ð
TIM2
è|| (TIMx =ð
TIM3
)||

295 (
TIMx
 =ð
TIM4
è|| (TIMx =ð
TIM5
))

298 
tmpü1
 &ð(
ušt16_t
)(~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
));

299 
tmpü1
 |ð(
ušt32_t
)
TIM_TimeBa£In™SŒuù
->
TIM_CouÁ”Mode
;

302 if((
TIMx
 !ð
TIM6
è&& (TIMx !ð
TIM7
))

305 
tmpü1
 &ð(
ušt16_t
)(~
TIM_CR1_CKD
);

306 
tmpü1
 |ð(
ušt32_t
)
TIM_TimeBa£In™SŒuù
->
TIM_ClockDivisiÚ
;

309 
TIMx
->
CR1
 = 
tmpü1
;

312 
TIMx
->
ARR
 = 
TIM_TimeBa£In™SŒuù
->
TIM_P”iod
 ;

315 
TIMx
->
PSC
 = 
TIM_TimeBa£In™SŒuù
->
TIM_P»sÿËr
;

317 ià((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
))

320 
TIMx
->
RCR
 = 
TIM_TimeBa£In™SŒuù
->
TIM_R•‘™iÚCouÁ”
;

325 
TIMx
->
EGR
 = 
TIM_PSCR–ßdMode_ImmedŸ‹
;

326 
	}
}

334 
	$TIM_TimeBa£SŒuùIn™
(
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
)

337 
TIM_TimeBa£In™SŒuù
->
TIM_P”iod
 = 0xFFFFFFFF;

338 
TIM_TimeBa£In™SŒuù
->
TIM_P»sÿËr
 = 0x0000;

339 
TIM_TimeBa£In™SŒuù
->
TIM_ClockDivisiÚ
 = 
TIM_CKD_DIV1
;

340 
TIM_TimeBa£In™SŒuù
->
TIM_CouÁ”Mode
 = 
TIM_CouÁ”Mode_Up
;

341 
TIM_TimeBa£In™SŒuù
->
TIM_R•‘™iÚCouÁ”
 = 0x0000;

342 
	}
}

354 
	$TIM_P»sÿËrCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
P»sÿËr
, ušt16_ˆ
TIM_PSCR–ßdMode
)

357 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

358 
	`as£¹_·¿m
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCR–ßdMode
));

360 
TIMx
->
PSC
 = 
P»sÿËr
;

362 
TIMx
->
EGR
 = 
TIM_PSCR–ßdMode
;

363 
	}
}

377 
	$TIM_CouÁ”ModeCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CouÁ”Mode
)

379 
ušt16_t
 
tmpü1
 = 0;

382 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

383 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
TIM_CouÁ”Mode
));

385 
tmpü1
 = 
TIMx
->
CR1
;

388 
tmpü1
 &ð(
ušt16_t
)~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

391 
tmpü1
 |ð
TIM_CouÁ”Mode
;

394 
TIMx
->
CR1
 = 
tmpü1
;

395 
	}
}

403 
	$TIM_S‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
CouÁ”
)

406 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

409 
TIMx
->
CNT
 = 
CouÁ”
;

410 
	}
}

418 
	$TIM_S‘AutÜ–ßd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
AutÜ–ßd
)

421 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

424 
TIMx
->
ARR
 = 
AutÜ–ßd
;

425 
	}
}

432 
ušt32_t
 
	$TIM_G‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
)

435 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

438  
TIMx
->
CNT
;

439 
	}
}

446 
ušt16_t
 
	$TIM_G‘P»sÿËr
(
TIM_Ty³Def
* 
TIMx
)

449 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

452  
TIMx
->
PSC
;

453 
	}
}

462 
	$TIM_Upd©eDi§bËCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

465 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

466 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

468 ià(
NewS‹
 !ð
DISABLE
)

471 
TIMx
->
CR1
 |ð
TIM_CR1_UDIS
;

476 
TIMx
->
CR1
 &ð(
ušt16_t
)~
TIM_CR1_UDIS
;

478 
	}
}

491 
	$TIM_Upd©eReque¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Upd©eSourû
)

494 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

495 
	`as£¹_·¿m
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_Upd©eSourû
));

497 ià(
TIM_Upd©eSourû
 !ð
TIM_Upd©eSourû_Glob®
)

500 
TIMx
->
CR1
 |ð
TIM_CR1_URS
;

505 
TIMx
->
CR1
 &ð(
ušt16_t
)~
TIM_CR1_URS
;

507 
	}
}

516 
	$TIM_ARRP»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

519 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

520 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

522 ià(
NewS‹
 !ð
DISABLE
)

525 
TIMx
->
CR1
 |ð
TIM_CR1_ARPE
;

530 
TIMx
->
CR1
 &ð(
ušt16_t
)~
TIM_CR1_ARPE
;

532 
	}
}

543 
	$TIM_S–eùOÃPul£Mode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OPMode
)

546 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

547 
	`as£¹_·¿m
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

550 
TIMx
->
CR1
 &ð(
ušt16_t
)~
TIM_CR1_OPM
;

553 
TIMx
->
CR1
 |ð
TIM_OPMode
;

554 
	}
}

566 
	$TIM_S‘ClockDivisiÚ
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CKD
)

569 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

570 
	`as£¹_·¿m
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

573 
TIMx
->
CR1
 &ð(
ušt16_t
)(~
TIM_CR1_CKD
);

576 
TIMx
->
CR1
 |ð
TIM_CKD
;

577 
	}
}

586 
	$TIM_Cmd
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

589 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

590 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

592 ià(
NewS‹
 !ð
DISABLE
)

595 
TIMx
->
CR1
 |ð
TIM_CR1_CEN
;

600 
TIMx
->
CR1
 &ð(
ušt16_t
)~
TIM_CR1_CEN
;

602 
	}
}

665 
	$TIM_OC1In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

667 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

670 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

671 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

672 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

673 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
));

676 
TIMx
->
CCER
 &ð(
ušt16_t
)~
TIM_CCER_CC1E
;

679 
tmpcûr
 = 
TIMx
->
CCER
;

681 
tmpü2
 = 
TIMx
->
CR2
;

684 
tmpccmrx
 = 
TIMx
->
CCMR1
;

687 
tmpccmrx
 &ð(
ušt16_t
)~
TIM_CCMR1_OC1M
;

688 
tmpccmrx
 &ð(
ušt16_t
)~
TIM_CCMR1_CC1S
;

690 
tmpccmrx
 |ð
TIM_OCIn™SŒuù
->
TIM_OCMode
;

693 
tmpcûr
 &ð(
ušt16_t
)~
TIM_CCER_CC1P
;

695 
tmpcûr
 |ð
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
;

698 
tmpcûr
 |ð
TIM_OCIn™SŒuù
->
TIM_OuutS‹
;

700 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
))

702 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
));

703 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
));

704 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
));

705 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

708 
tmpcûr
 &ð(
ušt16_t
)~
TIM_CCER_CC1NP
;

710 
tmpcûr
 |ð
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
;

712 
tmpcûr
 &ð(
ušt16_t
)~
TIM_CCER_CC1NE
;

715 
tmpcûr
 |ð
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
;

717 
tmpü2
 &ð(
ušt16_t
)~
TIM_CR2_OIS1
;

718 
tmpü2
 &ð(
ušt16_t
)~
TIM_CR2_OIS1N
;

720 
tmpü2
 |ð
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
;

722 
tmpü2
 |ð
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
;

725 
TIMx
->
CR2
 = 
tmpü2
;

728 
TIMx
->
CCMR1
 = 
tmpccmrx
;

731 
TIMx
->
CCR1
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

734 
TIMx
->
CCER
 = 
tmpcûr
;

735 
	}
}

746 
	$TIM_OC2In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

748 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

751 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

752 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

753 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

754 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
));

757 
TIMx
->
CCER
 &ð(
ušt16_t
)~
TIM_CCER_CC2E
;

760 
tmpcûr
 = 
TIMx
->
CCER
;

762 
tmpü2
 = 
TIMx
->
CR2
;

765 
tmpccmrx
 = 
TIMx
->
CCMR1
;

768 
tmpccmrx
 &ð(
ušt16_t
)~
TIM_CCMR1_OC2M
;

769 
tmpccmrx
 &ð(
ušt16_t
)~
TIM_CCMR1_CC2S
;

772 
tmpccmrx
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCMode
 << 8);

775 
tmpcûr
 &ð(
ušt16_t
)~
TIM_CCER_CC2P
;

777 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
 << 4);

780 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 << 4);

782 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
))

784 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
));

785 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
));

786 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
));

787 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

790 
tmpcûr
 &ð(
ušt16_t
)~
TIM_CCER_CC2NP
;

792 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
 << 4);

794 
tmpcûr
 &ð(
ušt16_t
)~
TIM_CCER_CC2NE
;

797 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
 << 4);

799 
tmpü2
 &ð(
ušt16_t
)~
TIM_CR2_OIS2
;

800 
tmpü2
 &ð(
ušt16_t
)~
TIM_CR2_OIS2N
;

802 
tmpü2
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 << 2);

804 
tmpü2
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
 << 2);

807 
TIMx
->
CR2
 = 
tmpü2
;

810 
TIMx
->
CCMR1
 = 
tmpccmrx
;

813 
TIMx
->
CCR2
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

816 
TIMx
->
CCER
 = 
tmpcûr
;

817 
	}
}

827 
	$TIM_OC3In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

829 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

832 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

833 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

834 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

835 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
));

838 
TIMx
->
CCER
 &ð(
ušt16_t
)~
TIM_CCER_CC3E
;

841 
tmpcûr
 = 
TIMx
->
CCER
;

843 
tmpü2
 = 
TIMx
->
CR2
;

846 
tmpccmrx
 = 
TIMx
->
CCMR2
;

849 
tmpccmrx
 &ð(
ušt16_t
)~
TIM_CCMR2_OC3M
;

850 
tmpccmrx
 &ð(
ušt16_t
)~
TIM_CCMR2_CC3S
;

852 
tmpccmrx
 |ð
TIM_OCIn™SŒuù
->
TIM_OCMode
;

855 
tmpcûr
 &ð(
ušt16_t
)~
TIM_CCER_CC3P
;

857 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
 << 8);

860 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 << 8);

862 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
))

864 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
));

865 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
));

866 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
));

867 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

870 
tmpcûr
 &ð(
ušt16_t
)~
TIM_CCER_CC3NP
;

872 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
 << 8);

874 
tmpcûr
 &ð(
ušt16_t
)~
TIM_CCER_CC3NE
;

877 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
 << 8);

879 
tmpü2
 &ð(
ušt16_t
)~
TIM_CR2_OIS3
;

880 
tmpü2
 &ð(
ušt16_t
)~
TIM_CR2_OIS3N
;

882 
tmpü2
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 << 4);

884 
tmpü2
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
 << 4);

887 
TIMx
->
CR2
 = 
tmpü2
;

890 
TIMx
->
CCMR2
 = 
tmpccmrx
;

893 
TIMx
->
CCR3
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

896 
TIMx
->
CCER
 = 
tmpcûr
;

897 
	}
}

907 
	$TIM_OC4In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

909 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

912 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

913 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

914 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

915 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
));

918 
TIMx
->
CCER
 &ð(
ušt16_t
)~
TIM_CCER_CC4E
;

921 
tmpcûr
 = 
TIMx
->
CCER
;

923 
tmpü2
 = 
TIMx
->
CR2
;

926 
tmpccmrx
 = 
TIMx
->
CCMR2
;

929 
tmpccmrx
 &ð(
ušt16_t
)~
TIM_CCMR2_OC4M
;

930 
tmpccmrx
 &ð(
ušt16_t
)~
TIM_CCMR2_CC4S
;

933 
tmpccmrx
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCMode
 << 8);

936 
tmpcûr
 &ð(
ušt16_t
)~
TIM_CCER_CC4P
;

938 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
 << 12);

941 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 << 12);

943 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
))

945 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

947 
tmpü2
 &=(
ušt16_t
è~
TIM_CR2_OIS4
;

949 
tmpü2
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 << 6);

952 
TIMx
->
CR2
 = 
tmpü2
;

955 
TIMx
->
CCMR2
 = 
tmpccmrx
;

958 
TIMx
->
CCR4
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

961 
TIMx
->
CCER
 = 
tmpcûr
;

962 
	}
}

970 
	$TIM_OCSŒuùIn™
(
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

973 
TIM_OCIn™SŒuù
->
TIM_OCMode
 = 
TIM_OCMode_Timšg
;

974 
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 = 
TIM_OuutS‹_Di§bË
;

975 
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
 = 
TIM_OuutNS‹_Di§bË
;

976 
TIM_OCIn™SŒuù
->
TIM_Pul£
 = 0x00000000;

977 
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
 = 
TIM_OCPÞ¬™y_High
;

978 
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
 = 
TIM_OCPÞ¬™y_High
;

979 
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 = 
TIM_OCIdËS‹_Re£t
;

980 
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
 = 
TIM_OCNIdËS‹_Re£t
;

981 
	}
}

1006 
	$TIM_S–eùOCxM
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_OCMode
)

1008 
ušt32_t
 
tmp
 = 0;

1009 
ušt16_t
 
tmp1
 = 0;

1012 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1013 
	`as£¹_·¿m
(
	`IS_TIM_CHANNEL
(
TIM_ChªÃl
));

1014 
	`as£¹_·¿m
(
	`IS_TIM_OCM
(
TIM_OCMode
));

1016 
tmp
 = (
ušt32_t
è
TIMx
;

1017 
tmp
 +ð
CCMR_OFFSET
;

1019 
tmp1
 = 
CCER_CCE_SET
 << (
ušt16_t
)
TIM_ChªÃl
;

1022 
TIMx
->
CCER
 &ð(
ušt16_t
è~
tmp1
;

1024 if((
TIM_ChªÃl
 =ð
TIM_ChªÃl_1
è||(TIM_ChªÃÈ=ð
TIM_ChªÃl_3
))

1026 
tmp
 +ð(
TIM_ChªÃl
>>1);

1029 *(
__IO
 
ušt32_t
 *è
tmp
 &ð
CCMR_OC13M_MASK
;

1032 *(
__IO
 
ušt32_t
 *è
tmp
 |ð
TIM_OCMode
;

1036 
tmp
 +ð(
ušt16_t
)(
TIM_ChªÃl
 - (uint16_t)4)>> (uint16_t)1;

1039 *(
__IO
 
ušt32_t
 *è
tmp
 &ð
CCMR_OC24M_MASK
;

1042 *(
__IO
 
ušt32_t
 *è
tmp
 |ð(
ušt16_t
)(
TIM_OCMode
 << 8);

1044 
	}
}

1052 
	$TIM_S‘Com·»1
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»1
)

1055 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1058 
TIMx
->
CCR1
 = 
Com·»1
;

1059 
	}
}

1068 
	$TIM_S‘Com·»2
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»2
)

1071 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1074 
TIMx
->
CCR2
 = 
Com·»2
;

1075 
	}
}

1083 
	$TIM_S‘Com·»3
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»3
)

1086 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1089 
TIMx
->
CCR3
 = 
Com·»3
;

1090 
	}
}

1098 
	$TIM_S‘Com·»4
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»4
)

1101 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1104 
TIMx
->
CCR4
 = 
Com·»4
;

1105 
	}
}

1116 
	$TIM_FÜûdOC1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1118 
ušt16_t
 
tmpccmr1
 = 0;

1121 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1122 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1123 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1126 
tmpccmr1
 &ð(
ušt16_t
)~
TIM_CCMR1_OC1M
;

1129 
tmpccmr1
 |ð
TIM_FÜûdAùiÚ
;

1132 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1133 
	}
}

1145 
	$TIM_FÜûdOC2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1147 
ušt16_t
 
tmpccmr1
 = 0;

1150 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1151 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1152 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1155 
tmpccmr1
 &ð(
ušt16_t
)~
TIM_CCMR1_OC2M
;

1158 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_FÜûdAùiÚ
 << 8);

1161 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1162 
	}
}

1173 
	$TIM_FÜûdOC3CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1175 
ušt16_t
 
tmpccmr2
 = 0;

1178 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1179 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1181 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1184 
tmpccmr2
 &ð(
ušt16_t
)~
TIM_CCMR2_OC3M
;

1187 
tmpccmr2
 |ð
TIM_FÜûdAùiÚ
;

1190 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1191 
	}
}

1202 
	$TIM_FÜûdOC4CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1204 
ušt16_t
 
tmpccmr2
 = 0;

1207 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1208 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1209 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1212 
tmpccmr2
 &ð(
ušt16_t
)~
TIM_CCMR2_OC4M
;

1215 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_FÜûdAùiÚ
 << 8);

1218 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1219 
	}
}

1230 
	$TIM_OC1P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1232 
ušt16_t
 
tmpccmr1
 = 0;

1235 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1236 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1238 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1241 
tmpccmr1
 &ð(
ušt16_t
)(~
TIM_CCMR1_OC1PE
);

1244 
tmpccmr1
 |ð
TIM_OCP»lßd
;

1247 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1248 
	}
}

1260 
	$TIM_OC2P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1262 
ušt16_t
 
tmpccmr1
 = 0;

1265 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1266 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1268 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1271 
tmpccmr1
 &ð(
ušt16_t
)(~
TIM_CCMR1_OC2PE
);

1274 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_OCP»lßd
 << 8);

1277 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1278 
	}
}

1289 
	$TIM_OC3P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1291 
ušt16_t
 
tmpccmr2
 = 0;

1294 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1295 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1297 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1300 
tmpccmr2
 &ð(
ušt16_t
)(~
TIM_CCMR2_OC3PE
);

1303 
tmpccmr2
 |ð
TIM_OCP»lßd
;

1306 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1307 
	}
}

1318 
	$TIM_OC4P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1320 
ušt16_t
 
tmpccmr2
 = 0;

1323 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1324 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1326 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1329 
tmpccmr2
 &ð(
ušt16_t
)(~
TIM_CCMR2_OC4PE
);

1332 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_OCP»lßd
 << 8);

1335 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1336 
	}
}

1347 
	$TIM_OC1Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1349 
ušt16_t
 
tmpccmr1
 = 0;

1352 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1353 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1356 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1359 
tmpccmr1
 &ð(
ušt16_t
)~
TIM_CCMR1_OC1FE
;

1362 
tmpccmr1
 |ð
TIM_OCFa¡
;

1365 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1366 
	}
}

1378 
	$TIM_OC2Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1380 
ušt16_t
 
tmpccmr1
 = 0;

1383 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1384 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1387 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1390 
tmpccmr1
 &ð(
ušt16_t
)(~
TIM_CCMR1_OC2FE
);

1393 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_OCFa¡
 << 8);

1396 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1397 
	}
}

1408 
	$TIM_OC3Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1410 
ušt16_t
 
tmpccmr2
 = 0;

1413 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1414 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1417 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1420 
tmpccmr2
 &ð(
ušt16_t
)~
TIM_CCMR2_OC3FE
;

1423 
tmpccmr2
 |ð
TIM_OCFa¡
;

1426 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1427 
	}
}

1438 
	$TIM_OC4Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1440 
ušt16_t
 
tmpccmr2
 = 0;

1443 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1444 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1447 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1450 
tmpccmr2
 &ð(
ušt16_t
)(~
TIM_CCMR2_OC4FE
);

1453 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_OCFa¡
 << 8);

1456 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1457 
	}
}

1468 
	$TIM_CË¬OC1Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1470 
ušt16_t
 
tmpccmr1
 = 0;

1473 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1474 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1476 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1479 
tmpccmr1
 &ð(
ušt16_t
)~
TIM_CCMR1_OC1CE
;

1482 
tmpccmr1
 |ð
TIM_OCCË¬
;

1485 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1486 
	}
}

1498 
	$TIM_CË¬OC2Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1500 
ušt16_t
 
tmpccmr1
 = 0;

1503 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1504 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1506 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1509 
tmpccmr1
 &ð(
ušt16_t
)~
TIM_CCMR1_OC2CE
;

1512 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_OCCË¬
 << 8);

1515 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1516 
	}
}

1527 
	$TIM_CË¬OC3Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1529 
ušt16_t
 
tmpccmr2
 = 0;

1532 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1533 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1535 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1538 
tmpccmr2
 &ð(
ušt16_t
)~
TIM_CCMR2_OC3CE
;

1541 
tmpccmr2
 |ð
TIM_OCCË¬
;

1544 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1545 
	}
}

1556 
	$TIM_CË¬OC4Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1558 
ušt16_t
 
tmpccmr2
 = 0;

1561 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1562 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1564 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1567 
tmpccmr2
 &ð(
ušt16_t
)~
TIM_CCMR2_OC4CE
;

1570 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_OCCË¬
 << 8);

1573 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1574 
	}
}

1585 
	$TIM_OC1PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
)

1587 
ušt16_t
 
tmpcûr
 = 0;

1590 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1591 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPÞ¬™y
));

1593 
tmpcûr
 = 
TIMx
->
CCER
;

1596 
tmpcûr
 &ð(
ušt16_t
)(~
TIM_CCER_CC1P
);

1597 
tmpcûr
 |ð
TIM_OCPÞ¬™y
;

1600 
TIMx
->
CCER
 = 
tmpcûr
;

1601 
	}
}

1612 
	$TIM_OC1NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
)

1614 
ušt16_t
 
tmpcûr
 = 0;

1616 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1617 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPÞ¬™y
));

1619 
tmpcûr
 = 
TIMx
->
CCER
;

1622 
tmpcûr
 &ð(
ušt16_t
)~
TIM_CCER_CC1NP
;

1623 
tmpcûr
 |ð
TIM_OCNPÞ¬™y
;

1626 
TIMx
->
CCER
 = 
tmpcûr
;

1627 
	}
}

1639 
	$TIM_OC2PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
)

1641 
ušt16_t
 
tmpcûr
 = 0;

1644 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1645 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPÞ¬™y
));

1647 
tmpcûr
 = 
TIMx
->
CCER
;

1650 
tmpcûr
 &ð(
ušt16_t
)(~
TIM_CCER_CC2P
);

1651 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCPÞ¬™y
 << 4);

1654 
TIMx
->
CCER
 = 
tmpcûr
;

1655 
	}
}

1666 
	$TIM_OC2NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
)

1668 
ušt16_t
 
tmpcûr
 = 0;

1671 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1672 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPÞ¬™y
));

1674 
tmpcûr
 = 
TIMx
->
CCER
;

1677 
tmpcûr
 &ð(
ušt16_t
)~
TIM_CCER_CC2NP
;

1678 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCNPÞ¬™y
 << 4);

1681 
TIMx
->
CCER
 = 
tmpcûr
;

1682 
	}
}

1693 
	$TIM_OC3PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
)

1695 
ušt16_t
 
tmpcûr
 = 0;

1698 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1699 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPÞ¬™y
));

1701 
tmpcûr
 = 
TIMx
->
CCER
;

1704 
tmpcûr
 &ð(
ušt16_t
)~
TIM_CCER_CC3P
;

1705 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCPÞ¬™y
 << 8);

1708 
TIMx
->
CCER
 = 
tmpcûr
;

1709 
	}
}

1720 
	$TIM_OC3NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
)

1722 
ušt16_t
 
tmpcûr
 = 0;

1725 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1726 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPÞ¬™y
));

1728 
tmpcûr
 = 
TIMx
->
CCER
;

1731 
tmpcûr
 &ð(
ušt16_t
)~
TIM_CCER_CC3NP
;

1732 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCNPÞ¬™y
 << 8);

1735 
TIMx
->
CCER
 = 
tmpcûr
;

1736 
	}
}

1747 
	$TIM_OC4PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
)

1749 
ušt16_t
 
tmpcûr
 = 0;

1752 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1753 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPÞ¬™y
));

1755 
tmpcûr
 = 
TIMx
->
CCER
;

1758 
tmpcûr
 &ð(
ušt16_t
)~
TIM_CCER_CC4P
;

1759 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCPÞ¬™y
 << 12);

1762 
TIMx
->
CCER
 = 
tmpcûr
;

1763 
	}
}

1778 
	$TIM_CCxCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCx
)

1780 
ušt16_t
 
tmp
 = 0;

1783 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1784 
	`as£¹_·¿m
(
	`IS_TIM_CHANNEL
(
TIM_ChªÃl
));

1785 
	`as£¹_·¿m
(
	`IS_TIM_CCX
(
TIM_CCx
));

1787 
tmp
 = 
CCER_CCE_SET
 << 
TIM_ChªÃl
;

1790 
TIMx
->
CCER
 &ð(
ušt16_t
)~ 
tmp
;

1793 
TIMx
->
CCER
 |ð(
ušt16_t
)(
TIM_CCx
 << 
TIM_ChªÃl
);

1794 
	}
}

1808 
	$TIM_CCxNCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCxN
)

1810 
ušt16_t
 
tmp
 = 0;

1813 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1814 
	`as£¹_·¿m
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_ChªÃl
));

1815 
	`as£¹_·¿m
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

1817 
tmp
 = 
CCER_CCNE_SET
 << 
TIM_ChªÃl
;

1820 
TIMx
->
CCER
 &ð(
ušt16_t
è~
tmp
;

1823 
TIMx
->
CCER
 |ð(
ušt16_t
)(
TIM_CCxN
 << 
TIM_ChªÃl
);

1824 
	}
}

1890 
	$TIM_ICIn™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
)

1893 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1894 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
));

1895 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
));

1896 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
));

1897 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
));

1899 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ð
TIM_ChªÃl_1
)

1902 
	`TI1_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
,

1903 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

1904 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

1906 
	`TIM_S‘IC1P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

1908 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ð
TIM_ChªÃl_2
)

1911 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1912 
	`TI2_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
,

1913 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

1914 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

1916 
	`TIM_S‘IC2P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

1918 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ð
TIM_ChªÃl_3
)

1921 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1922 
	`TI3_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
,

1923 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

1924 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

1926 
	`TIM_S‘IC3P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

1931 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1932 
	`TI4_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
,

1933 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

1934 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

1936 
	`TIM_S‘IC4P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

1938 
	}
}

1946 
	$TIM_ICSŒuùIn™
(
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
)

1949 
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 = 
TIM_ChªÃl_1
;

1950 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
 = 
TIM_ICPÞ¬™y_Risšg
;

1951 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
 = 
TIM_ICS–eùiÚ_DœeùTI
;

1952 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
 = 
TIM_ICPSC_DIV1
;

1953 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
 = 0x00;

1954 
	}
}

1965 
	$TIM_PWMICÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
)

1967 
ušt16_t
 
icÝpos™•Þ¬™y
 = 
TIM_ICPÞ¬™y_Risšg
;

1968 
ušt16_t
 
icÝpos™e£ËùiÚ
 = 
TIM_ICS–eùiÚ_DœeùTI
;

1971 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1974 ià(
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
 =ð
TIM_ICPÞ¬™y_Risšg
)

1976 
icÝpos™•Þ¬™y
 = 
TIM_ICPÞ¬™y_F®lšg
;

1980 
icÝpos™•Þ¬™y
 = 
TIM_ICPÞ¬™y_Risšg
;

1983 ià(
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
 =ð
TIM_ICS–eùiÚ_DœeùTI
)

1985 
icÝpos™e£ËùiÚ
 = 
TIM_ICS–eùiÚ_IndœeùTI
;

1989 
icÝpos™e£ËùiÚ
 = 
TIM_ICS–eùiÚ_DœeùTI
;

1991 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ð
TIM_ChªÃl_1
)

1994 
	`TI1_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
, TIM_ICIn™SŒuù->
TIM_ICS–eùiÚ
,

1995 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

1997 
	`TIM_S‘IC1P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

1999 
	`TI2_CÚfig
(
TIMx
, 
icÝpos™•Þ¬™y
, 
icÝpos™e£ËùiÚ
, 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

2001 
	`TIM_S‘IC2P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

2006 
	`TI2_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
, TIM_ICIn™SŒuù->
TIM_ICS–eùiÚ
,

2007 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

2009 
	`TIM_S‘IC2P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

2011 
	`TI1_CÚfig
(
TIMx
, 
icÝpos™•Þ¬™y
, 
icÝpos™e£ËùiÚ
, 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

2013 
	`TIM_S‘IC1P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

2015 
	}
}

2022 
ušt32_t
 
	$TIM_G‘C­tu»1
(
TIM_Ty³Def
* 
TIMx
)

2025 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2028  
TIMx
->
CCR1
;

2029 
	}
}

2037 
ušt32_t
 
	$TIM_G‘C­tu»2
(
TIM_Ty³Def
* 
TIMx
)

2040 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2043  
TIMx
->
CCR2
;

2044 
	}
}

2051 
ušt32_t
 
	$TIM_G‘C­tu»3
(
TIM_Ty³Def
* 
TIMx
)

2054 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2057  
TIMx
->
CCR3
;

2058 
	}
}

2065 
ušt32_t
 
	$TIM_G‘C­tu»4
(
TIM_Ty³Def
* 
TIMx
)

2068 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2071  
TIMx
->
CCR4
;

2072 
	}
}

2085 
	$TIM_S‘IC1P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2088 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2089 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2092 
TIMx
->
CCMR1
 &ð(
ušt16_t
)~
TIM_CCMR1_IC1PSC
;

2095 
TIMx
->
CCMR1
 |ð
TIM_ICPSC
;

2096 
	}
}

2110 
	$TIM_S‘IC2P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2113 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2114 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2117 
TIMx
->
CCMR1
 &ð(
ušt16_t
)~
TIM_CCMR1_IC2PSC
;

2120 
TIMx
->
CCMR1
 |ð(
ušt16_t
)(
TIM_ICPSC
 << 8);

2121 
	}
}

2134 
	$TIM_S‘IC3P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2137 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2138 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2141 
TIMx
->
CCMR2
 &ð(
ušt16_t
)~
TIM_CCMR2_IC3PSC
;

2144 
TIMx
->
CCMR2
 |ð
TIM_ICPSC
;

2145 
	}
}

2158 
	$TIM_S‘IC4P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2161 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2162 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2165 
TIMx
->
CCMR2
 &ð(
ušt16_t
)~
TIM_CCMR2_IC4PSC
;

2168 
TIMx
->
CCMR2
 |ð(
ušt16_t
)(
TIM_ICPSC
 << 8);

2169 
	}
}

2211 
	$TIM_BDTRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_BDTRIn™Ty³Def
 *
TIM_BDTRIn™SŒuù
)

2214 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2215 
	`as£¹_·¿m
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_OSSRS‹
));

2216 
	`as£¹_·¿m
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_OSSIS‹
));

2217 
	`as£¹_·¿m
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRIn™SŒuù
->
TIM_LOCKLev–
));

2218 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_B»ak
));

2219 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRIn™SŒuù
->
TIM_B»akPÞ¬™y
));

2220 
	`as£¹_·¿m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_Autom©icOuut
));

2224 
TIMx
->
BDTR
 = (
ušt32_t
)
TIM_BDTRIn™SŒuù
->
TIM_OSSRS‹
 | TIM_BDTRIn™SŒuù->
TIM_OSSIS‹
 |

2225 
TIM_BDTRIn™SŒuù
->
TIM_LOCKLev–
 | TIM_BDTRIn™SŒuù->
TIM_D—dTime
 |

2226 
TIM_BDTRIn™SŒuù
->
TIM_B»ak
 | TIM_BDTRIn™SŒuù->
TIM_B»akPÞ¬™y
 |

2227 
TIM_BDTRIn™SŒuù
->
TIM_Autom©icOuut
;

2228 
	}
}

2236 
	$TIM_BDTRSŒuùIn™
(
TIM_BDTRIn™Ty³Def
* 
TIM_BDTRIn™SŒuù
)

2239 
TIM_BDTRIn™SŒuù
->
TIM_OSSRS‹
 = 
TIM_OSSRS‹_Di§bË
;

2240 
TIM_BDTRIn™SŒuù
->
TIM_OSSIS‹
 = 
TIM_OSSIS‹_Di§bË
;

2241 
TIM_BDTRIn™SŒuù
->
TIM_LOCKLev–
 = 
TIM_LOCKLev–_OFF
;

2242 
TIM_BDTRIn™SŒuù
->
TIM_D—dTime
 = 0x00;

2243 
TIM_BDTRIn™SŒuù
->
TIM_B»ak
 = 
TIM_B»ak_Di§bË
;

2244 
TIM_BDTRIn™SŒuù
->
TIM_B»akPÞ¬™y
 = 
TIM_B»akPÞ¬™y_Low
;

2245 
TIM_BDTRIn™SŒuù
->
TIM_Autom©icOuut
 = 
TIM_Autom©icOuut_Di§bË
;

2246 
	}
}

2255 
	$TIM_CŒlPWMOuuts
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

2258 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2259 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2261 ià(
NewS‹
 !ð
DISABLE
)

2264 
TIMx
->
BDTR
 |ð
TIM_BDTR_MOE
;

2269 
TIMx
->
BDTR
 &ð(
ušt16_t
)~
TIM_BDTR_MOE
;

2271 
	}
}

2280 
	$TIM_S–eùCOM
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

2283 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2284 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2286 ià(
NewS‹
 !ð
DISABLE
)

2289 
TIMx
->
CR2
 |ð
TIM_CR2_CCUS
;

2294 
TIMx
->
CR2
 &ð(
ušt16_t
)~
TIM_CR2_CCUS
;

2296 
	}
}

2305 
	$TIM_CCP»lßdCÚŒÞ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

2308 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2309 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2310 ià(
NewS‹
 !ð
DISABLE
)

2313 
TIMx
->
CR2
 |ð
TIM_CR2_CCPC
;

2318 
TIMx
->
CR2
 &ð(
ušt16_t
)~
TIM_CR2_CCPC
;

2320 
	}
}

2362 
	$TIM_ITCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
, 
FunùiÚ®S‹
 
NewS‹
)

2365 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2366 
	`as£¹_·¿m
(
	`IS_TIM_IT
(
TIM_IT
));

2367 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2369 ià(
NewS‹
 !ð
DISABLE
)

2372 
TIMx
->
DIER
 |ð
TIM_IT
;

2377 
TIMx
->
DIER
 &ð(
ušt16_t
)~
TIM_IT
;

2379 
	}
}

2400 
	$TIM_G’”©eEv’t
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ev’tSourû
)

2403 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2404 
	`as£¹_·¿m
(
	`IS_TIM_EVENT_SOURCE
(
TIM_Ev’tSourû
));

2407 
TIMx
->
EGR
 = 
TIM_Ev’tSourû
;

2408 
	}
}

2433 
FÏgStus
 
	$TIM_G‘FÏgStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
)

2435 
ITStus
 
b™¡©us
 = 
RESET
;

2437 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2438 
	`as£¹_·¿m
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2441 ià((
TIMx
->
SR
 & 
TIM_FLAG
è!ð(
ušt16_t
)
RESET
)

2443 
b™¡©us
 = 
SET
;

2447 
b™¡©us
 = 
RESET
;

2449  
b™¡©us
;

2450 
	}
}

2475 
	$TIM_CË¬FÏg
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
)

2478 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2481 
TIMx
->
SR
 = (
ušt16_t
)~
TIM_FLAG
;

2482 
	}
}

2503 
ITStus
 
	$TIM_G‘ITStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
)

2505 
ITStus
 
b™¡©us
 = 
RESET
;

2506 
ušt16_t
 
™¡©us
 = 0x0, 
™’abË
 = 0x0;

2508 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2509 
	`as£¹_·¿m
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2511 
™¡©us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2513 
™’abË
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2514 ià((
™¡©us
 !ð(
ušt16_t
)
RESET
è&& (
™’abË
 != (uint16_t)RESET))

2516 
b™¡©us
 = 
SET
;

2520 
b™¡©us
 = 
RESET
;

2522  
b™¡©us
;

2523 
	}
}

2544 
	$TIM_CË¬ITP’dšgB™
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
)

2547 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2550 
TIMx
->
SR
 = (
ušt16_t
)~
TIM_IT
;

2551 
	}
}

2581 
	$TIM_DMACÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMABa£
, ušt16_ˆ
TIM_DMABur¡L’gth
)

2584 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2585 
	`as£¹_·¿m
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa£
));

2586 
	`as£¹_·¿m
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABur¡L’gth
));

2589 
TIMx
->
DCR
 = 
TIM_DMABa£
 | 
TIM_DMABur¡L’gth
;

2590 
	}
}

2608 
	$TIM_DMACmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMASourû
, 
FunùiÚ®S‹
 
NewS‹
)

2611 
	`as£¹_·¿m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2612 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASourû
));

2613 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2615 ià(
NewS‹
 !ð
DISABLE
)

2618 
TIMx
->
DIER
 |ð
TIM_DMASourû
;

2623 
TIMx
->
DIER
 &ð(
ušt16_t
)~
TIM_DMASourû
;

2625 
	}
}

2634 
	$TIM_S–eùCCDMA
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

2637 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2638 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2640 ià(
NewS‹
 !ð
DISABLE
)

2643 
TIMx
->
CR2
 |ð
TIM_CR2_CCDS
;

2648 
TIMx
->
CR2
 &ð(
ušt16_t
)~
TIM_CR2_CCDS
;

2650 
	}
}

2673 
	$TIM_IÁ”ÇlClockCÚfig
(
TIM_Ty³Def
* 
TIMx
)

2676 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2679 
TIMx
->
SMCR
 &ð(
ušt16_t
)~
TIM_SMCR_SMS
;

2680 
	}
}

2694 
	$TIM_ITRxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
)

2697 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2698 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_IÅutTrigg”Sourû
));

2701 
	`TIM_S–eùIÅutTrigg”
(
TIMx
, 
TIM_IÅutTrigg”Sourû
);

2704 
TIMx
->
SMCR
 |ð
TIM_SÏveMode_Ex‹º®1
;

2705 
	}
}

2724 
	$TIM_TIxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TIxEx‹º®CLKSourû
,

2725 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
ICFž‹r
)

2728 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2729 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPÞ¬™y
));

2730 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
ICFž‹r
));

2733 ià(
TIM_TIxEx‹º®CLKSourû
 =ð
TIM_TIxEx‹º®CLK1Sourû_TI2
)

2735 
	`TI2_CÚfig
(
TIMx
, 
TIM_ICPÞ¬™y
, 
TIM_ICS–eùiÚ_DœeùTI
, 
ICFž‹r
);

2739 
	`TI1_CÚfig
(
TIMx
, 
TIM_ICPÞ¬™y
, 
TIM_ICS–eùiÚ_DœeùTI
, 
ICFž‹r
);

2742 
	`TIM_S–eùIÅutTrigg”
(
TIMx
, 
TIM_TIxEx‹º®CLKSourû
);

2744 
TIMx
->
SMCR
 |ð
TIM_SÏveMode_Ex‹º®1
;

2745 
	}
}

2764 
	$TIM_ETRClockMode1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
,

2765 
ušt16_t
 
TIM_ExtTRGPÞ¬™y
, ušt16_ˆ
ExtTRGFž‹r
)

2767 
ušt16_t
 
tmpsmü
 = 0;

2770 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2771 
	`as£¹_·¿m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGP»sÿËr
));

2772 
	`as£¹_·¿m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPÞ¬™y
));

2773 
	`as£¹_·¿m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFž‹r
));

2775 
	`TIM_ETRCÚfig
(
TIMx
, 
TIM_ExtTRGP»sÿËr
, 
TIM_ExtTRGPÞ¬™y
, 
ExtTRGFž‹r
);

2778 
tmpsmü
 = 
TIMx
->
SMCR
;

2781 
tmpsmü
 &ð(
ušt16_t
)~
TIM_SMCR_SMS
;

2784 
tmpsmü
 |ð
TIM_SÏveMode_Ex‹º®1
;

2787 
tmpsmü
 &ð(
ušt16_t
)~
TIM_SMCR_TS
;

2788 
tmpsmü
 |ð
TIM_TS_ETRF
;

2791 
TIMx
->
SMCR
 = 
tmpsmü
;

2792 
	}
}

2811 
	$TIM_ETRClockMode2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
,

2812 
ušt16_t
 
TIM_ExtTRGPÞ¬™y
, ušt16_ˆ
ExtTRGFž‹r
)

2815 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2816 
	`as£¹_·¿m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGP»sÿËr
));

2817 
	`as£¹_·¿m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPÞ¬™y
));

2818 
	`as£¹_·¿m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFž‹r
));

2821 
	`TIM_ETRCÚfig
(
TIMx
, 
TIM_ExtTRGP»sÿËr
, 
TIM_ExtTRGPÞ¬™y
, 
ExtTRGFž‹r
);

2824 
TIMx
->
SMCR
 |ð
TIM_SMCR_ECE
;

2825 
	}
}

2879 
	$TIM_S–eùIÅutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
)

2881 
ušt16_t
 
tmpsmü
 = 0;

2884 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2885 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_IÅutTrigg”Sourû
));

2888 
tmpsmü
 = 
TIMx
->
SMCR
;

2891 
tmpsmü
 &ð(
ušt16_t
)~
TIM_SMCR_TS
;

2894 
tmpsmü
 |ð
TIM_IÅutTrigg”Sourû
;

2897 
TIMx
->
SMCR
 = 
tmpsmü
;

2898 
	}
}

2922 
	$TIM_S–eùOuutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TRGOSourû
)

2925 
	`as£¹_·¿m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2926 
	`as£¹_·¿m
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSourû
));

2929 
TIMx
->
CR2
 &ð(
ušt16_t
)~
TIM_CR2_MMS
;

2931 
TIMx
->
CR2
 |ð
TIM_TRGOSourû
;

2932 
	}
}

2946 
	$TIM_S–eùSÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_SÏveMode
)

2949 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2950 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_MODE
(
TIM_SÏveMode
));

2953 
TIMx
->
SMCR
 &ð(
ušt16_t
)~
TIM_SMCR_SMS
;

2956 
TIMx
->
SMCR
 |ð
TIM_SÏveMode
;

2957 
	}
}

2969 
	$TIM_S–eùMa¡”SÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ma¡”SÏveMode
)

2972 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2973 
	`as£¹_·¿m
(
	`IS_TIM_MSM_STATE
(
TIM_Ma¡”SÏveMode
));

2976 
TIMx
->
SMCR
 &ð(
ušt16_t
)~
TIM_SMCR_MSM
;

2979 
TIMx
->
SMCR
 |ð
TIM_Ma¡”SÏveMode
;

2980 
	}
}

2999 
	$TIM_ETRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
,

3000 
ušt16_t
 
TIM_ExtTRGPÞ¬™y
, ušt16_ˆ
ExtTRGFž‹r
)

3002 
ušt16_t
 
tmpsmü
 = 0;

3005 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3006 
	`as£¹_·¿m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGP»sÿËr
));

3007 
	`as£¹_·¿m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPÞ¬™y
));

3008 
	`as£¹_·¿m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFž‹r
));

3010 
tmpsmü
 = 
TIMx
->
SMCR
;

3013 
tmpsmü
 &ð
SMCR_ETR_MASK
;

3016 
tmpsmü
 |ð(
ušt16_t
)(
TIM_ExtTRGP»sÿËr
 | (ušt16_t)(
TIM_ExtTRGPÞ¬™y
 | (ušt16_t)(
ExtTRGFž‹r
 << (uint16_t)8)));

3019 
TIMx
->
SMCR
 = 
tmpsmü
;

3020 
	}
}

3057 
	$TIM_Encod”IÁ”çûCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Encod”Mode
,

3058 
ušt16_t
 
TIM_IC1PÞ¬™y
, ušt16_ˆ
TIM_IC2PÞ¬™y
)

3060 
ušt16_t
 
tmpsmü
 = 0;

3061 
ušt16_t
 
tmpccmr1
 = 0;

3062 
ušt16_t
 
tmpcûr
 = 0;

3065 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3066 
	`as£¹_·¿m
(
	`IS_TIM_ENCODER_MODE
(
TIM_Encod”Mode
));

3067 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1PÞ¬™y
));

3068 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2PÞ¬™y
));

3071 
tmpsmü
 = 
TIMx
->
SMCR
;

3074 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3077 
tmpcûr
 = 
TIMx
->
CCER
;

3080 
tmpsmü
 &ð(
ušt16_t
)~
TIM_SMCR_SMS
;

3081 
tmpsmü
 |ð
TIM_Encod”Mode
;

3084 
tmpccmr1
 &ð((
ušt16_t
)~
TIM_CCMR1_CC1S
è& ((ušt16_t)~
TIM_CCMR1_CC2S
);

3085 
tmpccmr1
 |ð
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

3088 
tmpcûr
 &ð((
ušt16_t
)~
TIM_CCER_CC1P
è& ((ušt16_t)~
TIM_CCER_CC2P
);

3089 
tmpcûr
 |ð(
ušt16_t
)(
TIM_IC1PÞ¬™y
 | (ušt16_t)(
TIM_IC2PÞ¬™y
 << (uint16_t)4));

3092 
TIMx
->
SMCR
 = 
tmpsmü
;

3095 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3098 
TIMx
->
CCER
 = 
tmpcûr
;

3099 
	}
}

3109 
	$TIM_S–eùH®lS’sÜ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

3112 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3113 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

3115 ià(
NewS‹
 !ð
DISABLE
)

3118 
TIMx
->
CR2
 |ð
TIM_CR2_TI1S
;

3123 
TIMx
->
CR2
 &ð(
ušt16_t
)~
TIM_CR2_TI1S
;

3125 
	}
}

3160 
	$TIM_Rem­CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Rem­
)

3163 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

3164 
	`as£¹_·¿m
(
	`IS_TIM_REMAP
(
TIM_Rem­
));

3167 
TIMx
->
OR
 = 
TIM_Rem­
;

3168 
	}
}

3191 
	$TI1_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

3192 
ušt16_t
 
TIM_ICFž‹r
)

3194 
ušt16_t
 
tmpccmr1
 = 0, 
tmpcûr
 = 0;

3197 
TIMx
->
CCER
 &ð(
ušt16_t
)~
TIM_CCER_CC1E
;

3198 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3199 
tmpcûr
 = 
TIMx
->
CCER
;

3202 
tmpccmr1
 &ð((
ušt16_t
)~
TIM_CCMR1_CC1S
è& ((ušt16_t)~
TIM_CCMR1_IC1F
);

3203 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_ICS–eùiÚ
 | (ušt16_t)(
TIM_ICFž‹r
 << (uint16_t)4));

3206 
tmpcûr
 &ð(
ušt16_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

3207 
tmpcûr
 |ð(
ušt16_t
)(
TIM_ICPÞ¬™y
 | (ušt16_t)
TIM_CCER_CC1E
);

3210 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3211 
TIMx
->
CCER
 = 
tmpcûr
;

3212 
	}
}

3232 
	$TI2_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

3233 
ušt16_t
 
TIM_ICFž‹r
)

3235 
ušt16_t
 
tmpccmr1
 = 0, 
tmpcûr
 = 0, 
tmp
 = 0;

3238 
TIMx
->
CCER
 &ð(
ušt16_t
)~
TIM_CCER_CC2E
;

3239 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3240 
tmpcûr
 = 
TIMx
->
CCER
;

3241 
tmp
 = (
ušt16_t
)(
TIM_ICPÞ¬™y
 << 4);

3244 
tmpccmr1
 &ð((
ušt16_t
)~
TIM_CCMR1_CC2S
è& ((ušt16_t)~
TIM_CCMR1_IC2F
);

3245 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_ICFž‹r
 << 12);

3246 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_ICS–eùiÚ
 << 8);

3249 
tmpcûr
 &ð(
ušt16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

3250 
tmpcûr
 |ð(
ušt16_t
)(
tmp
 | (ušt16_t)
TIM_CCER_CC2E
);

3253 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

3254 
TIMx
->
CCER
 = 
tmpcûr
;

3255 
	}
}

3274 
	$TI3_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

3275 
ušt16_t
 
TIM_ICFž‹r
)

3277 
ušt16_t
 
tmpccmr2
 = 0, 
tmpcûr
 = 0, 
tmp
 = 0;

3280 
TIMx
->
CCER
 &ð(
ušt16_t
)~
TIM_CCER_CC3E
;

3281 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3282 
tmpcûr
 = 
TIMx
->
CCER
;

3283 
tmp
 = (
ušt16_t
)(
TIM_ICPÞ¬™y
 << 8);

3286 
tmpccmr2
 &ð((
ušt16_t
)~
TIM_CCMR1_CC1S
è& ((ušt16_t)~
TIM_CCMR2_IC3F
);

3287 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_ICS–eùiÚ
 | (ušt16_t)(
TIM_ICFž‹r
 << (uint16_t)4));

3290 
tmpcûr
 &ð(
ušt16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

3291 
tmpcûr
 |ð(
ušt16_t
)(
tmp
 | (ušt16_t)
TIM_CCER_CC3E
);

3294 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3295 
TIMx
->
CCER
 = 
tmpcûr
;

3296 
	}
}

3315 
	$TI4_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

3316 
ušt16_t
 
TIM_ICFž‹r
)

3318 
ušt16_t
 
tmpccmr2
 = 0, 
tmpcûr
 = 0, 
tmp
 = 0;

3321 
TIMx
->
CCER
 &ð(
ušt16_t
)~
TIM_CCER_CC4E
;

3322 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3323 
tmpcûr
 = 
TIMx
->
CCER
;

3324 
tmp
 = (
ušt16_t
)(
TIM_ICPÞ¬™y
 << 12);

3327 
tmpccmr2
 &ð((
ušt16_t
)~
TIM_CCMR1_CC2S
è& ((ušt16_t)~
TIM_CCMR1_IC2F
);

3328 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_ICS–eùiÚ
 << 8);

3329 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_ICFž‹r
 << 12);

3332 
tmpcûr
 &ð(
ušt16_t
)~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
);

3333 
tmpcûr
 |ð(
ušt16_t
)(
tmp
 | (ušt16_t)
TIM_CCER_CC4E
);

3336 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3337 
TIMx
->
CCER
 = 
tmpcûr
 ;

3338 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST7ABC~1.C

85 
	~"¡m32f4xx_u§¹.h
"

86 
	~"¡m32f4xx_rcc.h
"

101 
	#CR1_CLEAR_MASK
 ((
ušt16_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | \

102 
USART_CR1_PS
 | 
USART_CR1_TE
 | \

103 
USART_CR1_RE
))

	)

106 
	#CR2_CLOCK_CLEAR_MASK
 ((
ušt16_t
)(
USART_CR2_CLKEN
 | 
USART_CR2_CPOL
 | \

107 
USART_CR2_CPHA
 | 
USART_CR2_LBCL
))

	)

110 
	#CR3_CLEAR_MASK
 ((
ušt16_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

113 
	#IT_MASK
 ((
ušt16_t
)0x001F)

	)

178 
	$USART_DeIn™
(
USART_Ty³Def
* 
USARTx
)

181 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

183 ià(
USARTx
 =ð
USART1
)

185 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_USART1
, 
ENABLE
);

186 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_USART1
, 
DISABLE
);

188 ià(
USARTx
 =ð
USART2
)

190 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART2
, 
ENABLE
);

191 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART2
, 
DISABLE
);

193 ià(
USARTx
 =ð
USART3
)

195 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART3
, 
ENABLE
);

196 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART3
, 
DISABLE
);

198 ià(
USARTx
 =ð
UART4
)

200 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART4
, 
ENABLE
);

201 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART4
, 
DISABLE
);

203 ià(
USARTx
 =ð
UART5
)

205 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART5
, 
ENABLE
);

206 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART5
, 
DISABLE
);

210 ià(
USARTx
 =ð
USART6
)

212 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_USART6
, 
ENABLE
);

213 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_USART6
, 
DISABLE
);

216 
	}
}

227 
	$USART_In™
(
USART_Ty³Def
* 
USARTx
, 
USART_In™Ty³Def
* 
USART_In™SŒuù
)

229 
ušt32_t
 
tm´eg
 = 0x00, 
­bþock
 = 0x00;

230 
ušt32_t
 
š‹g”divid”
 = 0x00;

231 
ušt32_t
 
äaùiÚ®divid”
 = 0x00;

232 
RCC_ClocksTy³Def
 
RCC_ClocksStus
;

235 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

236 
	`as£¹_·¿m
(
	`IS_USART_BAUDRATE
(
USART_In™SŒuù
->
USART_BaudR©e
));

237 
	`as£¹_·¿m
(
	`IS_USART_WORD_LENGTH
(
USART_In™SŒuù
->
USART_WÜdL’gth
));

238 
	`as£¹_·¿m
(
	`IS_USART_STOPBITS
(
USART_In™SŒuù
->
USART_StÝB™s
));

239 
	`as£¹_·¿m
(
	`IS_USART_PARITY
(
USART_In™SŒuù
->
USART_P¬™y
));

240 
	`as£¹_·¿m
(
	`IS_USART_MODE
(
USART_In™SŒuù
->
USART_Mode
));

241 
	`as£¹_·¿m
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒÞ
));

244 ià(
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒÞ
 !ð
USART_H¬dw¬eFlowCÚŒÞ_NÚe
)

246 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

250 
tm´eg
 = 
USARTx
->
CR2
;

253 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR2_STOP
);

257 
tm´eg
 |ð(
ušt32_t
)
USART_In™SŒuù
->
USART_StÝB™s
;

260 
USARTx
->
CR2
 = (
ušt16_t
)
tm´eg
;

263 
tm´eg
 = 
USARTx
->
CR1
;

266 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)
CR1_CLEAR_MASK
);

272 
tm´eg
 |ð(
ušt32_t
)
USART_In™SŒuù
->
USART_WÜdL’gth
 | USART_In™SŒuù->
USART_P¬™y
 |

273 
USART_In™SŒuù
->
USART_Mode
;

276 
USARTx
->
CR1
 = (
ušt16_t
)
tm´eg
;

279 
tm´eg
 = 
USARTx
->
CR3
;

282 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)
CR3_CLEAR_MASK
);

286 
tm´eg
 |ð
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒÞ
;

289 
USARTx
->
CR3
 = (
ušt16_t
)
tm´eg
;

293 
	`RCC_G‘ClocksF»q
(&
RCC_ClocksStus
);

295 ià((
USARTx
 =ð
USART1
è|| (USARTx =ð
USART6
))

297 
­bþock
 = 
RCC_ClocksStus
.
PCLK2_F»qu’cy
;

301 
­bþock
 = 
RCC_ClocksStus
.
PCLK1_F»qu’cy
;

305 ià((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

308 
š‹g”divid”
 = ((25 * 
­bþock
è/ (2 * (
USART_In™SŒuù
->
USART_BaudR©e
)));

313 
š‹g”divid”
 = ((25 * 
­bþock
è/ (4 * (
USART_In™SŒuù
->
USART_BaudR©e
)));

315 
tm´eg
 = (
š‹g”divid”
 / 100) << 4;

318 
äaùiÚ®divid”
 = 
š‹g”divid”
 - (100 * (
tm´eg
 >> 4));

321 ià((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

323 
tm´eg
 |ð((((
äaùiÚ®divid”
 * 8è+ 50è/ 100)è& ((
ušt8_t
)0x07);

327 
tm´eg
 |ð((((
äaùiÚ®divid”
 * 16è+ 50è/ 100)è& ((
ušt8_t
)0x0F);

331 
USARTx
->
BRR
 = (
ušt16_t
)
tm´eg
;

332 
	}
}

340 
	$USART_SŒuùIn™
(
USART_In™Ty³Def
* 
USART_In™SŒuù
)

343 
USART_In™SŒuù
->
USART_BaudR©e
 = 9600;

344 
USART_In™SŒuù
->
USART_WÜdL’gth
 = 
USART_WÜdL’gth_8b
;

345 
USART_In™SŒuù
->
USART_StÝB™s
 = 
USART_StÝB™s_1
;

346 
USART_In™SŒuù
->
USART_P¬™y
 = 
USART_P¬™y_No
 ;

347 
USART_In™SŒuù
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

348 
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒÞ
 = 
USART_H¬dw¬eFlowCÚŒÞ_NÚe
;

349 
	}
}

360 
	$USART_ClockIn™
(
USART_Ty³Def
* 
USARTx
, 
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
)

362 
ušt32_t
 
tm´eg
 = 0x00;

364 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

365 
	`as£¹_·¿m
(
	`IS_USART_CLOCK
(
USART_ClockIn™SŒuù
->
USART_Clock
));

366 
	`as£¹_·¿m
(
	`IS_USART_CPOL
(
USART_ClockIn™SŒuù
->
USART_CPOL
));

367 
	`as£¹_·¿m
(
	`IS_USART_CPHA
(
USART_ClockIn™SŒuù
->
USART_CPHA
));

368 
	`as£¹_·¿m
(
	`IS_USART_LASTBIT
(
USART_ClockIn™SŒuù
->
USART_La¡B™
));

371 
tm´eg
 = 
USARTx
->
CR2
;

373 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)
CR2_CLOCK_CLEAR_MASK
);

379 
tm´eg
 |ð(
ušt32_t
)
USART_ClockIn™SŒuù
->
USART_Clock
 | USART_ClockIn™SŒuù->
USART_CPOL
 |

380 
USART_ClockIn™SŒuù
->
USART_CPHA
 | USART_ClockIn™SŒuù->
USART_La¡B™
;

382 
USARTx
->
CR2
 = (
ušt16_t
)
tm´eg
;

383 
	}
}

391 
	$USART_ClockSŒuùIn™
(
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
)

394 
USART_ClockIn™SŒuù
->
USART_Clock
 = 
USART_Clock_Di§bË
;

395 
USART_ClockIn™SŒuù
->
USART_CPOL
 = 
USART_CPOL_Low
;

396 
USART_ClockIn™SŒuù
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

397 
USART_ClockIn™SŒuù
->
USART_La¡B™
 = 
USART_La¡B™_Di§bË
;

398 
	}
}

408 
	$USART_Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

411 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

412 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

414 ià(
NewS‹
 !ð
DISABLE
)

417 
USARTx
->
CR1
 |ð
USART_CR1_UE
;

422 
USARTx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR1_UE
);

424 
	}
}

434 
	$USART_S‘P»sÿËr
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_P»sÿËr
)

437 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

440 
USARTx
->
GTPR
 &ð
USART_GTPR_GT
;

442 
USARTx
->
GTPR
 |ð
USART_P»sÿËr
;

443 
	}
}

455 
	$USART_Ov”Sam¶šg8Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

458 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

459 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

461 ià(
NewS‹
 !ð
DISABLE
)

464 
USARTx
->
CR1
 |ð
USART_CR1_OVER8
;

469 
USARTx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR1_OVER8
);

471 
	}
}

481 
	$USART_OÃB™M‘hodCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

484 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

485 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

487 ià(
NewS‹
 !ð
DISABLE
)

490 
USARTx
->
CR3
 |ð
USART_CR3_ONEBIT
;

495 
USARTx
->
CR3
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR3_ONEBIT
);

497 
	}
}

538 
	$USART_S’dD©a
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
D©a
)

541 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

542 
	`as£¹_·¿m
(
	`IS_USART_DATA
(
D©a
));

545 
USARTx
->
DR
 = (
D©a
 & (
ušt16_t
)0x01FF);

546 
	}
}

554 
ušt16_t
 
	$USART_ReûiveD©a
(
USART_Ty³Def
* 
USARTx
)

557 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

560  (
ušt16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

561 
	}
}

605 
	$USART_S‘Add»ss
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Add»ss
)

608 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

609 
	`as£¹_·¿m
(
	`IS_USART_ADDRESS
(
USART_Add»ss
));

612 
USARTx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR2_ADD
);

614 
USARTx
->
CR2
 |ð
USART_Add»ss
;

615 
	}
}

625 
	$USART_Reûiv”WakeUpCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

628 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

629 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

631 ià(
NewS‹
 !ð
DISABLE
)

634 
USARTx
->
CR1
 |ð
USART_CR1_RWU
;

639 
USARTx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR1_RWU
);

641 
	}
}

652 
	$USART_WakeUpCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_WakeUp
)

655 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

656 
	`as£¹_·¿m
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

658 
USARTx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR1_WAKE
);

659 
USARTx
->
CR1
 |ð
USART_WakeUp
;

660 
	}
}

721 
	$USART_LINB»akD‘eùL’gthCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_LINB»akD‘eùL’gth
)

724 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

725 
	`as£¹_·¿m
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINB»akD‘eùL’gth
));

727 
USARTx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR2_LBDL
);

728 
USARTx
->
CR2
 |ð
USART_LINB»akD‘eùL’gth
;

729 
	}
}

739 
	$USART_LINCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

742 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

743 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

745 ià(
NewS‹
 !ð
DISABLE
)

748 
USARTx
->
CR2
 |ð
USART_CR2_LINEN
;

753 
USARTx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR2_LINEN
);

755 
	}
}

763 
	$USART_S’dB»ak
(
USART_Ty³Def
* 
USARTx
)

766 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

769 
USARTx
->
CR1
 |ð
USART_CR1_SBK
;

770 
	}
}

816 
	$USART_H®fDu¶exCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

819 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

820 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

822 ià(
NewS‹
 !ð
DISABLE
)

825 
USARTx
->
CR3
 |ð
USART_CR3_HDSEL
;

830 
USARTx
->
CR3
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR3_HDSEL
);

832 
	}
}

901 
	$USART_S‘Gu¬dTime
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Gu¬dTime
)

904 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

907 
USARTx
->
GTPR
 &ð
USART_GTPR_PSC
;

909 
USARTx
->
GTPR
 |ð(
ušt16_t
)((ušt16_t)
USART_Gu¬dTime
 << 0x08);

910 
	}
}

920 
	$USART_Sm¬tC¬dCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

923 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

924 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

925 ià(
NewS‹
 !ð
DISABLE
)

928 
USARTx
->
CR3
 |ð
USART_CR3_SCEN
;

933 
USARTx
->
CR3
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR3_SCEN
);

935 
	}
}

945 
	$USART_Sm¬tC¬dNACKCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

948 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

949 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

950 ià(
NewS‹
 !ð
DISABLE
)

953 
USARTx
->
CR3
 |ð
USART_CR3_NACK
;

958 
USARTx
->
CR3
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR3_NACK
);

960 
	}
}

1016 
	$USART_IrDACÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IrDAMode
)

1019 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1020 
	`as£¹_·¿m
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

1022 
USARTx
->
CR3
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR3_IRLP
);

1023 
USARTx
->
CR3
 |ð
USART_IrDAMode
;

1024 
	}
}

1034 
	$USART_IrDACmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

1037 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1038 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1040 ià(
NewS‹
 !ð
DISABLE
)

1043 
USARTx
->
CR3
 |ð
USART_CR3_IREN
;

1048 
USARTx
->
CR3
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR3_IREN
);

1050 
	}
}

1080 
	$USART_DMACmd
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
)

1083 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1084 
	`as£¹_·¿m
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

1085 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1087 ià(
NewS‹
 !ð
DISABLE
)

1091 
USARTx
->
CR3
 |ð
USART_DMAReq
;

1097 
USARTx
->
CR3
 &ð(
ušt16_t
)~
USART_DMAReq
;

1099 
	}
}

1208 
	$USART_ITCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1210 
ušt32_t
 
u§¹»g
 = 0x00, 
™pos
 = 0x00, 
™mask
 = 0x00;

1211 
ušt32_t
 
u§¹xba£
 = 0x00;

1213 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1214 
	`as£¹_·¿m
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

1215 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1218 ià(
USART_IT
 =ð
USART_IT_CTS
)

1220 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1223 
u§¹xba£
 = (
ušt32_t
)
USARTx
;

1226 
u§¹»g
 = (((
ušt8_t
)
USART_IT
) >> 0x05);

1229 
™pos
 = 
USART_IT
 & 
IT_MASK
;

1230 
™mask
 = (((
ušt32_t
)0x01è<< 
™pos
);

1232 ià(
u§¹»g
 == 0x01)

1234 
u§¹xba£
 += 0x0C;

1236 ià(
u§¹»g
 == 0x02)

1238 
u§¹xba£
 += 0x10;

1242 
u§¹xba£
 += 0x14;

1244 ià(
NewS‹
 !ð
DISABLE
)

1246 *(
__IO
 
ušt32_t
*)
u§¹xba£
 |ð
™mask
;

1250 *(
__IO
 
ušt32_t
*)
u§¹xba£
 &ð~
™mask
;

1252 
	}
}

1272 
FÏgStus
 
	$USART_G‘FÏgStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
)

1274 
FÏgStus
 
b™¡©us
 = 
RESET
;

1276 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1277 
	`as£¹_·¿m
(
	`IS_USART_FLAG
(
USART_FLAG
));

1280 ià(
USART_FLAG
 =ð
USART_FLAG_CTS
)

1282 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1285 ià((
USARTx
->
SR
 & 
USART_FLAG
è!ð(
ušt16_t
)
RESET
)

1287 
b™¡©us
 = 
SET
;

1291 
b™¡©us
 = 
RESET
;

1293  
b™¡©us
;

1294 
	}
}

1321 
	$USART_CË¬FÏg
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
)

1324 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1325 
	`as£¹_·¿m
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

1328 ià((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

1330 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1333 
USARTx
->
SR
 = (
ušt16_t
)~
USART_FLAG
;

1334 
	}
}

1355 
ITStus
 
	$USART_G‘ITStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
)

1357 
ušt32_t
 
b™pos
 = 0x00, 
™mask
 = 0x00, 
u§¹»g
 = 0x00;

1358 
ITStus
 
b™¡©us
 = 
RESET
;

1360 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1361 
	`as£¹_·¿m
(
	`IS_USART_GET_IT
(
USART_IT
));

1364 ià(
USART_IT
 =ð
USART_IT_CTS
)

1366 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1370 
u§¹»g
 = (((
ušt8_t
)
USART_IT
) >> 0x05);

1372 
™mask
 = 
USART_IT
 & 
IT_MASK
;

1373 
™mask
 = (
ušt32_t
)0x01 << itmask;

1375 ià(
u§¹»g
 == 0x01)

1377 
™mask
 &ð
USARTx
->
CR1
;

1379 ià(
u§¹»g
 == 0x02)

1381 
™mask
 &ð
USARTx
->
CR2
;

1385 
™mask
 &ð
USARTx
->
CR3
;

1388 
b™pos
 = 
USART_IT
 >> 0x08;

1389 
b™pos
 = (
ušt32_t
)0x01 << bitpos;

1390 
b™pos
 &ð
USARTx
->
SR
;

1391 ià((
™mask
 !ð(
ušt16_t
)
RESET
)&&(
b™pos
 != (uint16_t)RESET))

1393 
b™¡©us
 = 
SET
;

1397 
b™¡©us
 = 
RESET
;

1400  
b™¡©us
;

1401 
	}
}

1429 
	$USART_CË¬ITP’dšgB™
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
)

1431 
ušt16_t
 
b™pos
 = 0x00, 
™mask
 = 0x00;

1433 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1434 
	`as£¹_·¿m
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1437 ià(
USART_IT
 =ð
USART_IT_CTS
)

1439 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1442 
b™pos
 = 
USART_IT
 >> 0x08;

1443 
™mask
 = ((
ušt16_t
)0x01 << (ušt16_t)
b™pos
);

1444 
USARTx
->
SR
 = (
ušt16_t
)~
™mask
;

1445 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST7B53~1.C

43 
	~"¡m32f4xx_syscfg.h
"

44 
	~"¡m32f4xx_rcc.h
"

58 
	#SYSCFG_OFFSET
 (
SYSCFG_BASE
 - 
PERIPH_BASE
)

	)

61 
	#PMC_OFFSET
 (
SYSCFG_OFFSET
 + 0x04)

	)

62 
	#MII_RMII_SEL_B™Numb”
 ((
ušt8_t
)0x17)

	)

63 
	#PMC_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
PMC_OFFSET
 * 32è+ (
MII_RMII_SEL_B™Numb”
 * 4))

	)

67 
	#CMPCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x20)

	)

68 
	#CMP_PD_B™Numb”
 ((
ušt8_t
)0x00)

	)

69 
	#CMPCR_CMP_PD_BB
 (
PERIPH_BB_BASE
 + (
CMPCR_OFFSET
 * 32è+ (
CMP_PD_B™Numb”
 * 4))

	)

86 
	$SYSCFG_DeIn™
()

88 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SYSCFG
, 
ENABLE
);

89 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SYSCFG
, 
DISABLE
);

90 
	}
}

102 
	$SYSCFG_MemÜyRem­CÚfig
(
ušt8_t
 
SYSCFG_MemÜyRem­
)

105 
	`as£¹_·¿m
(
	`IS_SYSCFG_MEMORY_REMAP_CONFING
(
SYSCFG_MemÜyRem­
));

107 
SYSCFG
->
MEMRMP
 = 
SYSCFG_MemÜyRem­
;

108 
	}
}

119 
	$SYSCFG_EXTILšeCÚfig
(
ušt8_t
 
EXTI_PÜtSourûGPIOx
, ušt8_ˆ
EXTI_PšSourûx
)

121 
ušt32_t
 
tmp
 = 0x00;

124 
	`as£¹_·¿m
(
	`IS_EXTI_PORT_SOURCE
(
EXTI_PÜtSourûGPIOx
));

125 
	`as£¹_·¿m
(
	`IS_EXTI_PIN_SOURCE
(
EXTI_PšSourûx
));

127 
tmp
 = ((
ušt32_t
)0x0Fè<< (0x04 * (
EXTI_PšSourûx
 & (
ušt8_t
)0x03));

128 
SYSCFG
->
EXTICR
[
EXTI_PšSourûx
 >> 0x02] &ð~
tmp
;

129 
SYSCFG
->
EXTICR
[
EXTI_PšSourûx
 >> 0x02] |ð(((
ušt32_t
)
EXTI_PÜtSourûGPIOx
è<< (0x04 * (EXTI_PšSourûx & (
ušt8_t
)0x03)));

130 
	}
}

140 
	$SYSCFG_ETH_MedŸIÁ”çûCÚfig
(
ušt32_t
 
SYSCFG_ETH_MedŸIÁ”çû
)

142 
	`as£¹_·¿m
(
	`IS_SYSCFG_ETH_MEDIA_INTERFACE
(
SYSCFG_ETH_MedŸIÁ”çû
));

144 *(
__IO
 
ušt32_t
 *è
PMC_MII_RMII_SEL_BB
 = 
SYSCFG_ETH_MedŸIÁ”çû
;

145 
	}
}

157 
	$SYSCFG_Com³n§tiÚC–lCmd
(
FunùiÚ®S‹
 
NewS‹
)

160 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

162 *(
__IO
 
ušt32_t
 *è
CMPCR_CMP_PD_BB
 = (ušt32_t)
NewS‹
;

163 
	}
}

170 
FÏgStus
 
	$SYSCFG_G‘Com³n§tiÚC–lStus
()

172 
FÏgStus
 
b™¡©us
 = 
RESET
;

174 ià((
SYSCFG
->
CMPCR
 & 
SYSCFG_CMPCR_READY
 ) !ð(
ušt32_t
)
RESET
)

176 
b™¡©us
 = 
SET
;

180 
b™¡©us
 = 
RESET
;

182  
b™¡©us
;

183 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST8618~1.C

23 
	~"¡m32f4xx_dbgmcu.h
"

36 
	#IDCODE_DEVID_MASK
 ((
ušt32_t
)0x00000FFF)

	)

52 
ušt32_t
 
	$DBGMCU_G‘REVID
()

54 (
DBGMCU
->
IDCODE
 >> 16);

55 
	}
}

62 
ušt32_t
 
	$DBGMCU_G‘DEVID
()

64 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

65 
	}
}

78 
	$DBGMCU_CÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
)

81 
	`as£¹_·¿m
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_P”h
));

82 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

83 ià(
NewS‹
 !ð
DISABLE
)

85 
DBGMCU
->
CR
 |ð
DBGMCU_P”h
;

89 
DBGMCU
->
CR
 &ð~
DBGMCU_P”h
;

91 
	}
}

117 
	$DBGMCU_APB1P”hCÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
)

120 
	`as£¹_·¿m
(
	`IS_DBGMCU_APB1PERIPH
(
DBGMCU_P”h
));

121 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

123 ià(
NewS‹
 !ð
DISABLE
)

125 
DBGMCU
->
APB1FZ
 |ð
DBGMCU_P”h
;

129 
DBGMCU
->
APB1FZ
 &ð~
DBGMCU_P”h
;

131 
	}
}

146 
	$DBGMCU_APB2P”hCÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
)

149 
	`as£¹_·¿m
(
	`IS_DBGMCU_APB2PERIPH
(
DBGMCU_P”h
));

150 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

152 ià(
NewS‹
 !ð
DISABLE
)

154 
DBGMCU
->
APB2FZ
 |ð
DBGMCU_P”h
;

158 
DBGMCU
->
APB2FZ
 &ð~
DBGMCU_P”h
;

160 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST880C~1.C

32 
	~"¡m32f4xx_pwr.h
"

33 
	~"¡m32f4xx_rcc.h
"

47 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

52 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

53 
	#DBP_B™Numb”
 0x08

	)

54 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
DBP_B™Numb”
 * 4))

	)

57 
	#PVDE_B™Numb”
 0x04

	)

58 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PVDE_B™Numb”
 * 4))

	)

61 
	#FPDS_B™Numb”
 0x09

	)

62 
	#CR_FPDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
FPDS_B™Numb”
 * 4))

	)

65 
	#PMODE_B™Numb”
 0x0E

	)

66 
	#CR_PMODE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PMODE_B™Numb”
 * 4))

	)

72 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

73 
	#EWUP_B™Numb”
 0x08

	)

74 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
EWUP_B™Numb”
 * 4))

	)

77 
	#BRE_B™Numb”
 0x09

	)

78 
	#CSR_BRE_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
BRE_B™Numb”
 * 4))

	)

83 
	#CR_DS_MASK
 ((
ušt32_t
)0xFFFFFFFC)

	)

84 
	#CR_PLS_MASK
 ((
ušt32_t
)0xFFFFFF1F)

	)

120 
	$PWR_DeIn™
()

122 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_PWR
, 
ENABLE
);

123 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_PWR
, 
DISABLE
);

124 
	}
}

135 
	$PWR_BackupAcûssCmd
(
FunùiÚ®S‹
 
NewS‹
)

138 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

140 *(
__IO
 
ušt32_t
 *è
CR_DBP_BB
 = (ušt32_t)
NewS‹
;

141 
	}
}

181 
	$PWR_PVDLev–CÚfig
(
ušt32_t
 
PWR_PVDLev–
)

183 
ušt32_t
 
tm´eg
 = 0;

186 
	`as£¹_·¿m
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLev–
));

188 
tm´eg
 = 
PWR
->
CR
;

191 
tm´eg
 &ð
CR_PLS_MASK
;

194 
tm´eg
 |ð
PWR_PVDLev–
;

197 
PWR
->
CR
 = 
tm´eg
;

198 
	}
}

206 
	$PWR_PVDCmd
(
FunùiÚ®S‹
 
NewS‹
)

209 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

211 *(
__IO
 
ušt32_t
 *è
CR_PVDE_BB
 = (ušt32_t)
NewS‹
;

212 
	}
}

240 
	$PWR_WakeUpPšCmd
(
FunùiÚ®S‹
 
NewS‹
)

243 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

245 *(
__IO
 
ušt32_t
 *è
CSR_EWUP_BB
 = (ušt32_t)
NewS‹
;

246 
	}
}

298 
	$PWR_BackupReguÏtÜCmd
(
FunùiÚ®S‹
 
NewS‹
)

301 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

303 *(
__IO
 
ušt32_t
 *è
CSR_BRE_BB
 = (ušt32_t)
NewS‹
;

304 
	}
}

318 
	$PWR_MašReguÏtÜModeCÚfig
(
ušt32_t
 
PWR_ReguÏtÜ_VÞge
)

321 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR_VOLTAGE
(
PWR_ReguÏtÜ_VÞge
));

323 ià(
PWR_ReguÏtÜ_VÞge
 =ð
PWR_ReguÏtÜ_VÞge_SÿË2
)

325 
PWR
->
CR
 &ð~
PWR_ReguÏtÜ_VÞge_SÿË1
;

329 
PWR
->
CR
 |ð
PWR_ReguÏtÜ_VÞge_SÿË1
;

331 
	}
}

360 
	$PWR_FÏshPow”DownCmd
(
FunùiÚ®S‹
 
NewS‹
)

363 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

365 *(
__IO
 
ušt32_t
 *è
CR_FPDS_BB
 = (ušt32_t)
NewS‹
;

366 
	}
}

500 
	$PWR_EÁ”STOPMode
(
ušt32_t
 
PWR_ReguÏtÜ
, 
ušt8_t
 
PWR_STOPEÁry
)

502 
ušt32_t
 
tm´eg
 = 0;

505 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR
(
PWR_ReguÏtÜ
));

506 
	`as£¹_·¿m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEÁry
));

509 
tm´eg
 = 
PWR
->
CR
;

511 
tm´eg
 &ð
CR_DS_MASK
;

514 
tm´eg
 |ð
PWR_ReguÏtÜ
;

517 
PWR
->
CR
 = 
tm´eg
;

520 
SCB
->
SCR
 |ð
SCB_SCR_SLEEPDEEP_Msk
;

523 if(
PWR_STOPEÁry
 =ð
PWR_STOPEÁry_WFI
)

526 
	`__WFI
();

531 
	`__WFE
();

534 
SCB
->
SCR
 &ð(
ušt32_t
)~((ušt32_t)
SCB_SCR_SLEEPDEEP_Msk
);

535 
	}
}

548 
	$PWR_EÁ”STANDBYMode
()

551 
PWR
->
CR
 |ð
PWR_CR_CWUF
;

554 
PWR
->
CR
 |ð
PWR_CR_PDDS
;

557 
SCB
->
SCR
 |ð
SCB_SCR_SLEEPDEEP_Msk
;

560 #ià
	`defšed
 ( 
__CC_ARM
 )

561 
	`__fÜû_¡Ües
();

564 
	`__WFI
();

565 
	}
}

605 
FÏgStus
 
	$PWR_G‘FÏgStus
(
ušt32_t
 
PWR_FLAG
)

607 
FÏgStus
 
b™¡©us
 = 
RESET
;

610 
	`as£¹_·¿m
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

612 ià((
PWR
->
CSR
 & 
PWR_FLAG
è!ð(
ušt32_t
)
RESET
)

614 
b™¡©us
 = 
SET
;

618 
b™¡©us
 = 
RESET
;

621  
b™¡©us
;

622 
	}
}

632 
	$PWR_CË¬FÏg
(
ušt32_t
 
PWR_FLAG
)

635 
	`as£¹_·¿m
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

637 
PWR
->
CR
 |ð
PWR_FLAG
 << 2;

638 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST93C1~1.C

80 
	~"¡m32f4xx_wwdg.h
"

81 
	~"¡m32f4xx_rcc.h
"

96 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

98 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

99 
	#EWI_B™Numb”
 0x09

	)

100 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32è+ (
EWI_B™Numb”
 * 4))

	)

104 
	#CFR_WDGTB_MASK
 ((
ušt32_t
)0xFFFFFE7F)

	)

105 
	#CFR_W_MASK
 ((
ušt32_t
)0xFFFFFF80)

	)

106 
	#BIT_MASK
 ((
ušt8_t
)0x7F)

	)

134 
	$WWDG_DeIn™
()

136 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_WWDG
, 
ENABLE
);

137 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_WWDG
, 
DISABLE
);

138 
	}
}

150 
	$WWDG_S‘P»sÿËr
(
ušt32_t
 
WWDG_P»sÿËr
)

152 
ušt32_t
 
tm´eg
 = 0;

154 
	`as£¹_·¿m
(
	`IS_WWDG_PRESCALER
(
WWDG_P»sÿËr
));

156 
tm´eg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_MASK
;

158 
tm´eg
 |ð
WWDG_P»sÿËr
;

160 
WWDG
->
CFR
 = 
tm´eg
;

161 
	}
}

169 
	$WWDG_S‘WšdowV®ue
(
ušt8_t
 
WšdowV®ue
)

171 
__IO
 
ušt32_t
 
tm´eg
 = 0;

174 
	`as£¹_·¿m
(
	`IS_WWDG_WINDOW_VALUE
(
WšdowV®ue
));

177 
tm´eg
 = 
WWDG
->
CFR
 & 
CFR_W_MASK
;

180 
tm´eg
 |ð
WšdowV®ue
 & (
ušt32_t
è
BIT_MASK
;

183 
WWDG
->
CFR
 = 
tm´eg
;

184 
	}
}

192 
	$WWDG_EÇbËIT
()

194 *(
__IO
 
ušt32_t
 *è
CFR_EWI_BB
 = (ušt32_t)
ENABLE
;

195 
	}
}

204 
	$WWDG_S‘CouÁ”
(
ušt8_t
 
CouÁ”
)

207 
	`as£¹_·¿m
(
	`IS_WWDG_COUNTER
(
CouÁ”
));

210 
WWDG
->
CR
 = 
CouÁ”
 & 
BIT_MASK
;

211 
	}
}

235 
	$WWDG_EÇbË
(
ušt8_t
 
CouÁ”
)

238 
	`as£¹_·¿m
(
	`IS_WWDG_COUNTER
(
CouÁ”
));

239 
WWDG
->
CR
 = 
WWDG_CR_WDGA
 | 
CouÁ”
;

240 
	}
}

262 
FÏgStus
 
	$WWDG_G‘FÏgStus
()

264 
FÏgStus
 
b™¡©us
 = 
RESET
;

266 ià((
WWDG
->
SR
è!ð(
ušt32_t
)
RESET
)

268 
b™¡©us
 = 
SET
;

272 
b™¡©us
 = 
RESET
;

274  
b™¡©us
;

275 
	}
}

282 
	$WWDG_CË¬FÏg
()

284 
WWDG
->
SR
 = (
ušt32_t
)
RESET
;

285 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST9D60~1.C

123 
	~"¡m32f4xx_hash.h
"

124 
	~"¡m32f4xx_rcc.h
"

171 
	$HASH_DeIn™
()

174 
	`RCC_AHB2P”hRe£tCmd
(
RCC_AHB2P”h_HASH
, 
ENABLE
);

176 
	`RCC_AHB2P”hRe£tCmd
(
RCC_AHB2P”h_HASH
, 
DISABLE
);

177 
	}
}

191 
	$HASH_In™
(
HASH_In™Ty³Def
* 
HASH_In™SŒuù
)

194 
	`as£¹_·¿m
(
	`IS_HASH_ALGOSELECTION
(
HASH_In™SŒuù
->
HASH_AlgoS–eùiÚ
));

195 
	`as£¹_·¿m
(
	`IS_HASH_DATATYPE
(
HASH_In™SŒuù
->
HASH_D©aTy³
));

196 
	`as£¹_·¿m
(
	`IS_HASH_ALGOMODE
(
HASH_In™SŒuù
->
HASH_AlgoMode
));

199 
HASH
->
CR
 &ð~ (
HASH_CR_ALGO
 | 
HASH_CR_DATATYPE
 | 
HASH_CR_MODE
);

200 
HASH
->
CR
 |ð(
HASH_In™SŒuù
->
HASH_AlgoS–eùiÚ
 | \

201 
HASH_In™SŒuù
->
HASH_D©aTy³
 | \

202 
HASH_In™SŒuù
->
HASH_AlgoMode
);

205 if(
HASH_In™SŒuù
->
HASH_AlgoMode
 =ð
HASH_AlgoMode_HMAC
)

207 
	`as£¹_·¿m
(
	`IS_HASH_HMAC_KEYTYPE
(
HASH_In™SŒuù
->
HASH_HMACKeyTy³
));

208 
HASH
->
CR
 &ð~
HASH_CR_LKEY
;

209 
HASH
->
CR
 |ð
HASH_In™SŒuù
->
HASH_HMACKeyTy³
;

214 
HASH
->
CR
 |ð
HASH_CR_INIT
;

215 
	}
}

225 
	$HASH_SŒuùIn™
(
HASH_In™Ty³Def
* 
HASH_In™SŒuù
)

228 
HASH_In™SŒuù
->
HASH_AlgoS–eùiÚ
 = 
HASH_AlgoS–eùiÚ_SHA1
;

231 
HASH_In™SŒuù
->
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

234 
HASH_In™SŒuù
->
HASH_D©aTy³
 = 
HASH_D©aTy³_32b
;

237 
HASH_In™SŒuù
->
HASH_HMACKeyTy³
 = 
HASH_HMACKeyTy³_ShÜtKey
;

238 
	}
}

249 
	$HASH_Re£t
()

252 
HASH
->
CR
 |ð
HASH_CR_INIT
;

253 
	}
}

291 
	$HASH_S‘La¡WÜdV®idB™sNbr
(
ušt16_t
 
V®idNumb”
)

294 
	`as£¹_·¿m
(
	`IS_HASH_VALIDBITSNUMBER
(
V®idNumb”
));

297 
HASH
->
STR
 &ð~(
HASH_STR_NBW
);

298 
HASH
->
STR
 |ð
V®idNumb”
;

299 
	}
}

306 
	$HASH_D©aIn
(
ušt32_t
 
D©a
)

309 
HASH
->
DIN
 = 
D©a
;

310 
	}
}

317 
ušt8_t
 
	$HASH_G‘InFIFOWÜdsNbr
()

320  ((
HASH
->
CR
 & 
HASH_CR_NBW
) >> 8);

321 
	}
}

331 
	$HASH_G‘Dige¡
(
HASH_MsgDige¡
* 
HASH_Mes§geDige¡
)

334 
HASH_Mes§geDige¡
->
D©a
[0] = 
HASH
->
HR
[0];

335 
HASH_Mes§geDige¡
->
D©a
[1] = 
HASH
->
HR
[1];

336 
HASH_Mes§geDige¡
->
D©a
[2] = 
HASH
->
HR
[2];

337 
HASH_Mes§geDige¡
->
D©a
[3] = 
HASH
->
HR
[3];

338 
HASH_Mes§geDige¡
->
D©a
[4] = 
HASH
->
HR
[4];

339 
	}
}

346 
	$HASH_S¹Dige¡
()

349 
HASH
->
STR
 |ð
HASH_STR_DCAL
;

350 
	}
}

389 
	$HASH_SaveCÚ‹xt
(
HASH_CÚ‹xt
* 
HASH_CÚ‹xtSave
)

391 
ušt8_t
 
i
 = 0;

394 
HASH_CÚ‹xtSave
->
HASH_IMR
 = 
HASH
->
IMR
;

395 
HASH_CÚ‹xtSave
->
HASH_STR
 = 
HASH
->
STR
;

396 
HASH_CÚ‹xtSave
->
HASH_CR
 = 
HASH
->
CR
;

397 
i
=0; i<=50; i++)

399 
HASH_CÚ‹xtSave
->
HASH_CSR
[
i
] = 
HASH
->
CSR
[i];

401 
	}
}

411 
	$HASH_Re¡ÜeCÚ‹xt
(
HASH_CÚ‹xt
* 
HASH_CÚ‹xtRe¡Üe
)

413 
ušt8_t
 
i
 = 0;

416 
HASH
->
IMR
 = 
HASH_CÚ‹xtRe¡Üe
->
HASH_IMR
;

417 
HASH
->
STR
 = 
HASH_CÚ‹xtRe¡Üe
->
HASH_STR
;

418 
HASH
->
CR
 = 
HASH_CÚ‹xtRe¡Üe
->
HASH_CR
;

421 
HASH
->
CR
 |ð
HASH_CR_INIT
;

424 
i
=0; i<=50; i++)

426 
HASH
->
CSR
[
i
] = 
HASH_CÚ‹xtRe¡Üe
->
HASH_CSR
[i];

428 
	}
}

460 
	$HASH_DMACmd
(
FunùiÚ®S‹
 
NewS‹
)

463 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

465 ià(
NewS‹
 !ð
DISABLE
)

468 
HASH
->
CR
 |ð
HASH_CR_DMAE
;

473 
HASH
->
CR
 &ð~
HASH_CR_DMAE
;

475 
	}
}

555 
	$HASH_ITCÚfig
(
ušt8_t
 
HASH_IT
, 
FunùiÚ®S‹
 
NewS‹
)

558 
	`as£¹_·¿m
(
	`IS_HASH_IT
(
HASH_IT
));

559 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

561 ià(
NewS‹
 !ð
DISABLE
)

564 
HASH
->
IMR
 |ð
HASH_IT
;

569 
HASH
->
IMR
 &ð(
ušt8_t
è~
HASH_IT
;

571 
	}
}

584 
FÏgStus
 
	$HASH_G‘FÏgStus
(
ušt16_t
 
HASH_FLAG
)

586 
FÏgStus
 
b™¡©us
 = 
RESET
;

587 
ušt32_t
 
‹m´eg
 = 0;

590 
	`as£¹_·¿m
(
	`IS_HASH_GET_FLAG
(
HASH_FLAG
));

593 ià((
HASH_FLAG
 & 
HASH_FLAG_DINNE
è!ð(
ušt16_t
)
RESET
 )

595 
‹m´eg
 = 
HASH
->
CR
;

599 
‹m´eg
 = 
HASH
->
SR
;

603 ià((
‹m´eg
 & 
HASH_FLAG
è!ð(
ušt16_t
)
RESET
)

606 
b™¡©us
 = 
SET
;

611 
b™¡©us
 = 
RESET
;

615  
b™¡©us
;

616 
	}
}

625 
	$HASH_CË¬FÏg
(
ušt16_t
 
HASH_FLAG
)

628 
	`as£¹_·¿m
(
	`IS_HASH_CLEAR_FLAG
(
HASH_FLAG
));

631 
HASH
->
SR
 = ~(
ušt32_t
)
HASH_FLAG
;

632 
	}
}

641 
ITStus
 
	$HASH_G‘ITStus
(
ušt8_t
 
HASH_IT
)

643 
ITStus
 
b™¡©us
 = 
RESET
;

644 
ušt32_t
 
tm´eg
 = 0;

647 
	`as£¹_·¿m
(
	`IS_HASH_GET_IT
(
HASH_IT
));

651 
tm´eg
 = 
HASH
->
SR
;

653 ià(((
HASH
->
IMR
 & 
tm´eg
è& 
HASH_IT
è!ð
RESET
)

656 
b™¡©us
 = 
SET
;

661 
b™¡©us
 = 
RESET
;

664  
b™¡©us
;

665 
	}
}

675 
	$HASH_CË¬ITP’dšgB™
(
ušt8_t
 
HASH_IT
)

678 
	`as£¹_·¿m
(
	`IS_HASH_IT
(
HASH_IT
));

681 
HASH
->
SR
 = (
ušt8_t
)~
HASH_IT
;

682 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STBDDE~1.C

56 
	~"¡m32f4xx_rcc.h
"

70 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

73 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

74 
	#HSION_B™Numb”
 0x00

	)

75 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
HSION_B™Numb”
 * 4))

	)

77 
	#CSSON_B™Numb”
 0x13

	)

78 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
CSSON_B™Numb”
 * 4))

	)

80 
	#PLLON_B™Numb”
 0x18

	)

81 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PLLON_B™Numb”
 * 4))

	)

83 
	#PLLI2SON_B™Numb”
 0x1A

	)

84 
	#CR_PLLI2SON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PLLI2SON_B™Numb”
 * 4))

	)

88 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

89 
	#I2SSRC_B™Numb”
 0x17

	)

90 
	#CFGR_I2SSRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32è+ (
I2SSRC_B™Numb”
 * 4))

	)

94 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x70)

	)

95 
	#RTCEN_B™Numb”
 0x0F

	)

96 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32è+ (
RTCEN_B™Numb”
 * 4))

	)

98 
	#BDRST_B™Numb”
 0x10

	)

99 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32è+ (
BDRST_B™Numb”
 * 4))

	)

102 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x74)

	)

103 
	#LSION_B™Numb”
 0x00

	)

104 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
LSION_B™Numb”
 * 4))

	)

107 
	#CFGR_MCO2_RESET_MASK
 ((
ušt32_t
)0x07FFFFFF)

	)

108 
	#CFGR_MCO1_RESET_MASK
 ((
ušt32_t
)0xF89FFFFF)

	)

111 
	#FLAG_MASK
 ((
ušt8_t
)0x1F)

	)

114 
	#CR_BYTE3_ADDRESS
 ((
ušt32_t
)0x40023802)

	)

117 
	#CIR_BYTE2_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 0x0C + 0x01))

	)

120 
	#CIR_BYTE3_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 0x0C + 0x02))

	)

123 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

127 
__I
 
ušt8_t
 
	gAPBAHBP»scTabË
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

196 
	$RCC_DeIn™
()

199 
RCC
->
CR
 |ð(
ušt32_t
)0x00000001;

202 
RCC
->
CFGR
 = 0x00000000;

205 
RCC
->
CR
 &ð(
ušt32_t
)0xFEF6FFFF;

208 
RCC
->
PLLCFGR
 = 0x24003010;

211 
RCC
->
CR
 &ð(
ušt32_t
)0xFFFBFFFF;

214 
RCC
->
CIR
 = 0x00000000;

215 
	}
}

237 
	$RCC_HSECÚfig
(
ušt8_t
 
RCC_HSE
)

240 
	`as£¹_·¿m
(
	`IS_RCC_HSE
(
RCC_HSE
));

243 *(
__IO
 
ušt8_t
 *è
CR_BYTE3_ADDRESS
 = 
RCC_HSE_OFF
;

246 *(
__IO
 
ušt8_t
 *è
CR_BYTE3_ADDRESS
 = 
RCC_HSE
;

247 
	}
}

261 
E¼ÜStus
 
	$RCC_Wa™FÜHSES¹Up
()

263 
__IO
 
ušt32_t
 
¡¬tupcouÁ”
 = 0;

264 
E¼ÜStus
 
¡©us
 = 
ERROR
;

265 
FÏgStus
 
h£¡©us
 = 
RESET
;

269 
h£¡©us
 = 
	`RCC_G‘FÏgStus
(
RCC_FLAG_HSERDY
);

270 
¡¬tupcouÁ”
++;

271 } (
¡¬tupcouÁ”
 !ð
HSE_STARTUP_TIMEOUT
è&& (
h£¡©us
 =ð
RESET
));

273 ià(
	`RCC_G‘FÏgStus
(
RCC_FLAG_HSERDY
è!ð
RESET
)

275 
¡©us
 = 
SUCCESS
;

279 
¡©us
 = 
ERROR
;

281  (
¡©us
);

282 
	}
}

292 
	$RCC_Adju¡HSIC®ib¿tiÚV®ue
(
ušt8_t
 
HSIC®ib¿tiÚV®ue
)

294 
ušt32_t
 
tm´eg
 = 0;

296 
	`as£¹_·¿m
(
	`IS_RCC_CALIBRATION_VALUE
(
HSIC®ib¿tiÚV®ue
));

298 
tm´eg
 = 
RCC
->
CR
;

301 
tm´eg
 &ð~
RCC_CR_HSITRIM
;

304 
tm´eg
 |ð(
ušt32_t
)
HSIC®ib¿tiÚV®ue
 << 3;

307 
RCC
->
CR
 = 
tm´eg
;

308 
	}
}

328 
	$RCC_HSICmd
(
FunùiÚ®S‹
 
NewS‹
)

331 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

333 *(
__IO
 
ušt32_t
 *è
CR_HSION_BB
 = (ušt32_t)
NewS‹
;

334 
	}
}

353 
	$RCC_LSECÚfig
(
ušt8_t
 
RCC_LSE
)

356 
	`as£¹_·¿m
(
	`IS_RCC_LSE
(
RCC_LSE
));

360 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

363 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

366 
RCC_LSE
)

368 
RCC_LSE_ON
:

370 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

372 
RCC_LSE_By·ss
:

374 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_By·ss
 | 
RCC_LSE_ON
;

379 
	}
}

393 
	$RCC_LSICmd
(
FunùiÚ®S‹
 
NewS‹
)

396 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

398 *(
__IO
 
ušt32_t
 *è
CSR_LSION_BB
 = (ušt32_t)
NewS‹
;

399 
	}
}

436 
	$RCC_PLLCÚfig
(
ušt32_t
 
RCC_PLLSourû
, ušt32_ˆ
PLLM
, ušt32_ˆ
PLLN
, ušt32_ˆ
PLLP
, ušt32_ˆ
PLLQ
)

439 
	`as£¹_·¿m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSourû
));

440 
	`as£¹_·¿m
(
	`IS_RCC_PLLM_VALUE
(
PLLM
));

441 
	`as£¹_·¿m
(
	`IS_RCC_PLLN_VALUE
(
PLLN
));

442 
	`as£¹_·¿m
(
	`IS_RCC_PLLP_VALUE
(
PLLP
));

443 
	`as£¹_·¿m
(
	`IS_RCC_PLLQ_VALUE
(
PLLQ
));

445 
RCC
->
PLLCFGR
 = 
PLLM
 | (
PLLN
 << 6è| (((
PLLP
 >> 1è-1è<< 16è| (
RCC_PLLSourû
) |

446 (
PLLQ
 << 24);

447 
	}
}

459 
	$RCC_PLLCmd
(
FunùiÚ®S‹
 
NewS‹
)

462 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

463 *(
__IO
 
ušt32_t
 *è
CR_PLLON_BB
 = (ušt32_t)
NewS‹
;

464 
	}
}

485 
	$RCC_PLLI2SCÚfig
(
ušt32_t
 
PLLI2SN
, ušt32_ˆ
PLLI2SR
)

488 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

489 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

491 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6è| (
PLLI2SR
 << 28);

492 
	}
}

500 
	$RCC_PLLI2SCmd
(
FunùiÚ®S‹
 
NewS‹
)

503 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

504 *(
__IO
 
ušt32_t
 *è
CR_PLLI2SON_BB
 = (ušt32_t)
NewS‹
;

505 
	}
}

518 
	$RCC_ClockSecur™ySy¡emCmd
(
FunùiÚ®S‹
 
NewS‹
)

521 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

522 *(
__IO
 
ušt32_t
 *è
CR_CSSON_BB
 = (ušt32_t)
NewS‹
;

523 
	}
}

543 
	$RCC_MCO1CÚfig
(
ušt32_t
 
RCC_MCO1Sourû
, ušt32_ˆ
RCC_MCO1Div
)

545 
ušt32_t
 
tm´eg
 = 0;

548 
	`as£¹_·¿m
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCO1Sourû
));

549 
	`as£¹_·¿m
(
	`IS_RCC_MCO1DIV
(
RCC_MCO1Div
));

551 
tm´eg
 = 
RCC
->
CFGR
;

554 
tm´eg
 &ð
CFGR_MCO1_RESET_MASK
;

557 
tm´eg
 |ð
RCC_MCO1Sourû
 | 
RCC_MCO1Div
;

560 
RCC
->
CFGR
 = 
tm´eg
;

561 
	}
}

581 
	$RCC_MCO2CÚfig
(
ušt32_t
 
RCC_MCO2Sourû
, ušt32_ˆ
RCC_MCO2Div
)

583 
ušt32_t
 
tm´eg
 = 0;

586 
	`as£¹_·¿m
(
	`IS_RCC_MCO2SOURCE
(
RCC_MCO2Sourû
));

587 
	`as£¹_·¿m
(
	`IS_RCC_MCO2DIV
(
RCC_MCO2Div
));

589 
tm´eg
 = 
RCC
->
CFGR
;

592 
tm´eg
 &ð
CFGR_MCO2_RESET_MASK
;

595 
tm´eg
 |ð
RCC_MCO2Sourû
 | 
RCC_MCO2Div
;

598 
RCC
->
CFGR
 = 
tm´eg
;

599 
	}
}

687 
	$RCC_SYSCLKCÚfig
(
ušt32_t
 
RCC_SYSCLKSourû
)

689 
ušt32_t
 
tm´eg
 = 0;

692 
	`as£¹_·¿m
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSourû
));

694 
tm´eg
 = 
RCC
->
CFGR
;

697 
tm´eg
 &ð~
RCC_CFGR_SW
;

700 
tm´eg
 |ð
RCC_SYSCLKSourû
;

703 
RCC
->
CFGR
 = 
tm´eg
;

704 
	}
}

715 
ušt8_t
 
	$RCC_G‘SYSCLKSourû
()

717  ((
ušt8_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
));

718 
	}
}

740 
	$RCC_HCLKCÚfig
(
ušt32_t
 
RCC_SYSCLK
)

742 
ušt32_t
 
tm´eg
 = 0;

745 
	`as£¹_·¿m
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

747 
tm´eg
 = 
RCC
->
CFGR
;

750 
tm´eg
 &ð~
RCC_CFGR_HPRE
;

753 
tm´eg
 |ð
RCC_SYSCLK
;

756 
RCC
->
CFGR
 = 
tm´eg
;

757 
	}
}

772 
	$RCC_PCLK1CÚfig
(
ušt32_t
 
RCC_HCLK
)

774 
ušt32_t
 
tm´eg
 = 0;

777 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

779 
tm´eg
 = 
RCC
->
CFGR
;

782 
tm´eg
 &ð~
RCC_CFGR_PPRE1
;

785 
tm´eg
 |ð
RCC_HCLK
;

788 
RCC
->
CFGR
 = 
tm´eg
;

789 
	}
}

803 
	$RCC_PCLK2CÚfig
(
ušt32_t
 
RCC_HCLK
)

805 
ušt32_t
 
tm´eg
 = 0;

808 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

810 
tm´eg
 = 
RCC
->
CFGR
;

813 
tm´eg
 &ð~
RCC_CFGR_PPRE2
;

816 
tm´eg
 |ð
RCC_HCLK
 << 3;

819 
RCC
->
CFGR
 = 
tm´eg
;

820 
	}
}

855 
	$RCC_G‘ClocksF»q
(
RCC_ClocksTy³Def
* 
RCC_Clocks
)

857 
ušt32_t
 
tmp
 = 0, 
´esc
 = 0, 
¶lvco
 = 0, 
¶Í
 = 2, 
¶lsourû
 = 0, 
¶lm
 = 2;

860 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

862 
tmp
)

865 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSI_VALUE
;

868 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSE_VALUE
;

875 
¶lsourû
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

876 
¶lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

878 ià(
¶lsourû
 != 0)

881 
¶lvco
 = (
HSE_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

886 
¶lvco
 = (
HSI_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

889 
¶Í
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

890 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
¶lvco
/
¶Í
;

893 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSI_VALUE
;

899 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
;

900 
tmp
 =mp >> 4;

901 
´esc
 = 
APBAHBP»scTabË
[
tmp
];

903 
RCC_Clocks
->
HCLK_F»qu’cy
 = RCC_Clocks->
SYSCLK_F»qu’cy
 >> 
´esc
;

906 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
;

907 
tmp
 =mp >> 10;

908 
´esc
 = 
APBAHBP»scTabË
[
tmp
];

910 
RCC_Clocks
->
PCLK1_F»qu’cy
 = RCC_Clocks->
HCLK_F»qu’cy
 >> 
´esc
;

913 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
;

914 
tmp
 =mp >> 13;

915 
´esc
 = 
APBAHBP»scTabË
[
tmp
];

917 
RCC_Clocks
->
PCLK2_F»qu’cy
 = RCC_Clocks->
HCLK_F»qu’cy
 >> 
´esc
;

918 
	}
}

980 
	$RCC_RTCCLKCÚfig
(
ušt32_t
 
RCC_RTCCLKSourû
)

982 
ušt32_t
 
tm´eg
 = 0;

985 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSourû
));

987 ià((
RCC_RTCCLKSourû
 & 0x00000300) == 0x00000300)

989 
tm´eg
 = 
RCC
->
CFGR
;

992 
tm´eg
 &ð~
RCC_CFGR_RTCPRE
;

995 
tm´eg
 |ð(
RCC_RTCCLKSourû
 & 0xFFFFCFF);

998 
RCC
->
CFGR
 = 
tm´eg
;

1002 
RCC
->
BDCR
 |ð(
RCC_RTCCLKSourû
 & 0x00000FFF);

1003 
	}
}

1012 
	$RCC_RTCCLKCmd
(
FunùiÚ®S‹
 
NewS‹
)

1015 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1017 *(
__IO
 
ušt32_t
 *è
BDCR_RTCEN_BB
 = (ušt32_t)
NewS‹
;

1018 
	}
}

1029 
	$RCC_BackupRe£tCmd
(
FunùiÚ®S‹
 
NewS‹
)

1032 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1033 *(
__IO
 
ušt32_t
 *è
BDCR_BDRST_BB
 = (ušt32_t)
NewS‹
;

1034 
	}
}

1046 
	$RCC_I2SCLKCÚfig
(
ušt32_t
 
RCC_I2SCLKSourû
)

1049 
	`as£¹_·¿m
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSourû
));

1051 *(
__IO
 
ušt32_t
 *è
CFGR_I2SSRC_BB
 = 
RCC_I2SCLKSourû
;

1052 
	}
}

1085 
	$RCC_AHB1P”hClockCmd
(
ušt32_t
 
RCC_AHB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1088 
	`as£¹_·¿m
(
	`IS_RCC_AHB1_CLOCK_PERIPH
(
RCC_AHB1P”h
));

1090 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1091 ià(
NewS‹
 !ð
DISABLE
)

1093 
RCC
->
AHB1ENR
 |ð
RCC_AHB1P”h
;

1097 
RCC
->
AHB1ENR
 &ð~
RCC_AHB1P”h
;

1099 
	}
}

1117 
	$RCC_AHB2P”hClockCmd
(
ušt32_t
 
RCC_AHB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1120 
	`as£¹_·¿m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2P”h
));

1121 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1123 ià(
NewS‹
 !ð
DISABLE
)

1125 
RCC
->
AHB2ENR
 |ð
RCC_AHB2P”h
;

1129 
RCC
->
AHB2ENR
 &ð~
RCC_AHB2P”h
;

1131 
	}
}

1144 
	$RCC_AHB3P”hClockCmd
(
ušt32_t
 
RCC_AHB3P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1147 
	`as£¹_·¿m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3P”h
));

1148 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1150 ià(
NewS‹
 !ð
DISABLE
)

1152 
RCC
->
AHB3ENR
 |ð
RCC_AHB3P”h
;

1156 
RCC
->
AHB3ENR
 &ð~
RCC_AHB3P”h
;

1158 
	}
}

1194 
	$RCC_APB1P”hClockCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1197 
	`as£¹_·¿m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1P”h
));

1198 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1200 ià(
NewS‹
 !ð
DISABLE
)

1202 
RCC
->
APB1ENR
 |ð
RCC_APB1P”h
;

1206 
RCC
->
APB1ENR
 &ð~
RCC_APB1P”h
;

1208 
	}
}

1234 
	$RCC_APB2P”hClockCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1237 
	`as£¹_·¿m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2P”h
));

1238 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1240 ià(
NewS‹
 !ð
DISABLE
)

1242 
RCC
->
APB2ENR
 |ð
RCC_APB2P”h
;

1246 
RCC
->
APB2ENR
 &ð~
RCC_APB2P”h
;

1248 
	}
}

1273 
	$RCC_AHB1P”hRe£tCmd
(
ušt32_t
 
RCC_AHB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1276 
	`as£¹_·¿m
(
	`IS_RCC_AHB1_RESET_PERIPH
(
RCC_AHB1P”h
));

1277 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1279 ià(
NewS‹
 !ð
DISABLE
)

1281 
RCC
->
AHB1RSTR
 |ð
RCC_AHB1P”h
;

1285 
RCC
->
AHB1RSTR
 &ð~
RCC_AHB1P”h
;

1287 
	}
}

1302 
	$RCC_AHB2P”hRe£tCmd
(
ušt32_t
 
RCC_AHB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1305 
	`as£¹_·¿m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2P”h
));

1306 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1308 ià(
NewS‹
 !ð
DISABLE
)

1310 
RCC
->
AHB2RSTR
 |ð
RCC_AHB2P”h
;

1314 
RCC
->
AHB2RSTR
 &ð~
RCC_AHB2P”h
;

1316 
	}
}

1326 
	$RCC_AHB3P”hRe£tCmd
(
ušt32_t
 
RCC_AHB3P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1329 
	`as£¹_·¿m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3P”h
));

1330 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1332 ià(
NewS‹
 !ð
DISABLE
)

1334 
RCC
->
AHB3RSTR
 |ð
RCC_AHB3P”h
;

1338 
RCC
->
AHB3RSTR
 &ð~
RCC_AHB3P”h
;

1340 
	}
}

1373 
	$RCC_APB1P”hRe£tCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1376 
	`as£¹_·¿m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1P”h
));

1377 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1378 ià(
NewS‹
 !ð
DISABLE
)

1380 
RCC
->
APB1RSTR
 |ð
RCC_APB1P”h
;

1384 
RCC
->
APB1RSTR
 &ð~
RCC_APB1P”h
;

1386 
	}
}

1409 
	$RCC_APB2P”hRe£tCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1412 
	`as£¹_·¿m
(
	`IS_RCC_APB2_RESET_PERIPH
(
RCC_APB2P”h
));

1413 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1414 ià(
NewS‹
 !ð
DISABLE
)

1416 
RCC
->
APB2RSTR
 |ð
RCC_APB2P”h
;

1420 
RCC
->
APB2RSTR
 &ð~
RCC_APB2P”h
;

1422 
	}
}

1455 
	$RCC_AHB1P”hClockLPModeCmd
(
ušt32_t
 
RCC_AHB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1458 
	`as£¹_·¿m
(
	`IS_RCC_AHB1_LPMODE_PERIPH
(
RCC_AHB1P”h
));

1459 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1460 ià(
NewS‹
 !ð
DISABLE
)

1462 
RCC
->
AHB1LPENR
 |ð
RCC_AHB1P”h
;

1466 
RCC
->
AHB1LPENR
 &ð~
RCC_AHB1P”h
;

1468 
	}
}

1487 
	$RCC_AHB2P”hClockLPModeCmd
(
ušt32_t
 
RCC_AHB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1490 
	`as£¹_·¿m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2P”h
));

1491 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1492 ià(
NewS‹
 !ð
DISABLE
)

1494 
RCC
->
AHB2LPENR
 |ð
RCC_AHB2P”h
;

1498 
RCC
->
AHB2LPENR
 &ð~
RCC_AHB2P”h
;

1500 
	}
}

1514 
	$RCC_AHB3P”hClockLPModeCmd
(
ušt32_t
 
RCC_AHB3P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1517 
	`as£¹_·¿m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3P”h
));

1518 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1519 ià(
NewS‹
 !ð
DISABLE
)

1521 
RCC
->
AHB3LPENR
 |ð
RCC_AHB3P”h
;

1525 
RCC
->
AHB3LPENR
 &ð~
RCC_AHB3P”h
;

1527 
	}
}

1564 
	$RCC_APB1P”hClockLPModeCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1567 
	`as£¹_·¿m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1P”h
));

1568 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1569 ià(
NewS‹
 !ð
DISABLE
)

1571 
RCC
->
APB1LPENR
 |ð
RCC_APB1P”h
;

1575 
RCC
->
APB1LPENR
 &ð~
RCC_APB1P”h
;

1577 
	}
}

1604 
	$RCC_APB2P”hClockLPModeCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1607 
	`as£¹_·¿m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2P”h
));

1608 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1609 ià(
NewS‹
 !ð
DISABLE
)

1611 
RCC
->
APB2LPENR
 |ð
RCC_APB2P”h
;

1615 
RCC
->
APB2LPENR
 &ð~
RCC_APB2P”h
;

1617 
	}
}

1649 
	$RCC_ITCÚfig
(
ušt8_t
 
RCC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1652 
	`as£¹_·¿m
(
	`IS_RCC_IT
(
RCC_IT
));

1653 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1654 ià(
NewS‹
 !ð
DISABLE
)

1657 *(
__IO
 
ušt8_t
 *è
CIR_BYTE2_ADDRESS
 |ð
RCC_IT
;

1662 *(
__IO
 
ušt8_t
 *è
CIR_BYTE2_ADDRESS
 &ð(ušt8_t)~
RCC_IT
;

1664 
	}
}

1685 
FÏgStus
 
	$RCC_G‘FÏgStus
(
ušt8_t
 
RCC_FLAG
)

1687 
ušt32_t
 
tmp
 = 0;

1688 
ušt32_t
 
¡©u¤eg
 = 0;

1689 
FÏgStus
 
b™¡©us
 = 
RESET
;

1692 
	`as£¹_·¿m
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

1695 
tmp
 = 
RCC_FLAG
 >> 5;

1696 ià(
tmp
 == 1)

1698 
¡©u¤eg
 = 
RCC
->
CR
;

1700 ià(
tmp
 == 2)

1702 
¡©u¤eg
 = 
RCC
->
BDCR
;

1706 
¡©u¤eg
 = 
RCC
->
CSR
;

1710 
tmp
 = 
RCC_FLAG
 & 
FLAG_MASK
;

1711 ià((
¡©u¤eg
 & ((
ušt32_t
)1 << 
tmp
)è!ð(ušt32_t)
RESET
)

1713 
b™¡©us
 = 
SET
;

1717 
b™¡©us
 = 
RESET
;

1720  
b™¡©us
;

1721 
	}
}

1730 
	$RCC_CË¬FÏg
()

1733 
RCC
->
CSR
 |ð
RCC_CSR_RMVF
;

1734 
	}
}

1749 
ITStus
 
	$RCC_G‘ITStus
(
ušt8_t
 
RCC_IT
)

1751 
ITStus
 
b™¡©us
 = 
RESET
;

1754 
	`as£¹_·¿m
(
	`IS_RCC_GET_IT
(
RCC_IT
));

1757 ià((
RCC
->
CIR
 & 
RCC_IT
è!ð(
ušt32_t
)
RESET
)

1759 
b™¡©us
 = 
SET
;

1763 
b™¡©us
 = 
RESET
;

1766  
b™¡©us
;

1767 
	}
}

1782 
	$RCC_CË¬ITP’dšgB™
(
ušt8_t
 
RCC_IT
)

1785 
	`as£¹_·¿m
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

1789 *(
__IO
 
ušt8_t
 *è
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

1790 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STC468~1.C

118 
	~"¡m32f4xx_dac.h
"

119 
	~"¡m32f4xx_rcc.h
"

134 
	#CR_CLEAR_MASK
 ((
ušt32_t
)0x00000FFE)

	)

137 
	#DUAL_SWTRIG_SET
 ((
ušt32_t
)0x00000003)

	)

138 
	#DUAL_SWTRIG_RESET
 ((
ušt32_t
)0xFFFFFFFC)

	)

141 
	#DHR12R1_OFFSET
 ((
ušt32_t
)0x00000008)

	)

142 
	#DHR12R2_OFFSET
 ((
ušt32_t
)0x00000014)

	)

143 
	#DHR12RD_OFFSET
 ((
ušt32_t
)0x00000020)

	)

146 
	#DOR_OFFSET
 ((
ušt32_t
)0x0000002C)

	)

174 
	$DAC_DeIn™
()

177 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_DAC
, 
ENABLE
);

179 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_DAC
, 
DISABLE
);

180 
	}
}

193 
	$DAC_In™
(
ušt32_t
 
DAC_ChªÃl
, 
DAC_In™Ty³Def
* 
DAC_In™SŒuù
)

195 
ušt32_t
 
tm´eg1
 = 0, 
tm´eg2
 = 0;

198 
	`as£¹_·¿m
(
	`IS_DAC_TRIGGER
(
DAC_In™SŒuù
->
DAC_Trigg”
));

199 
	`as£¹_·¿m
(
	`IS_DAC_GENERATE_WAVE
(
DAC_In™SŒuù
->
DAC_WaveG’”©iÚ
));

200 
	`as£¹_·¿m
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_In™SŒuù
->
DAC_LFSRUnmask_TrŸngËAm¶™ude
));

201 
	`as£¹_·¿m
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_In™SŒuù
->
DAC_OuutBufãr
));

205 
tm´eg1
 = 
DAC
->
CR
;

207 
tm´eg1
 &ð~(
CR_CLEAR_MASK
 << 
DAC_ChªÃl
);

214 
tm´eg2
 = (
DAC_In™SŒuù
->
DAC_Trigg”
 | DAC_In™SŒuù->
DAC_WaveG’”©iÚ
 |

215 
DAC_In™SŒuù
->
DAC_LFSRUnmask_TrŸngËAm¶™ude
 | \

216 
DAC_In™SŒuù
->
DAC_OuutBufãr
);

218 
tm´eg1
 |ð
tm´eg2
 << 
DAC_ChªÃl
;

220 
DAC
->
CR
 = 
tm´eg1
;

221 
	}
}

229 
	$DAC_SŒuùIn™
(
DAC_In™Ty³Def
* 
DAC_In™SŒuù
)

233 
DAC_In™SŒuù
->
DAC_Trigg”
 = 
DAC_Trigg”_NÚe
;

235 
DAC_In™SŒuù
->
DAC_WaveG’”©iÚ
 = 
DAC_WaveG’”©iÚ_NÚe
;

237 
DAC_In™SŒuù
->
DAC_LFSRUnmask_TrŸngËAm¶™ude
 = 
DAC_LFSRUnmask_B™0
;

239 
DAC_In™SŒuù
->
DAC_OuutBufãr
 = 
DAC_OuutBufãr_EÇbË
;

240 
	}
}

253 
	$DAC_Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
)

256 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

257 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

259 ià(
NewS‹
 !ð
DISABLE
)

262 
DAC
->
CR
 |ð(
DAC_CR_EN1
 << 
DAC_ChªÃl
);

267 
DAC
->
CR
 &ð(~(
DAC_CR_EN1
 << 
DAC_ChªÃl
));

269 
	}
}

281 
	$DAC_Soáw¬eTrigg”Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
)

284 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

285 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

287 ià(
NewS‹
 !ð
DISABLE
)

290 
DAC
->
SWTRIGR
 |ð(
ušt32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_ChªÃl
 >> 4);

295 
DAC
->
SWTRIGR
 &ð~((
ušt32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_ChªÃl
 >> 4));

297 
	}
}

305 
	$DAC_Du®Soáw¬eTrigg”Cmd
(
FunùiÚ®S‹
 
NewS‹
)

308 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

310 ià(
NewS‹
 !ð
DISABLE
)

313 
DAC
->
SWTRIGR
 |ð
DUAL_SWTRIG_SET
;

318 
DAC
->
SWTRIGR
 &ð
DUAL_SWTRIG_RESET
;

320 
	}
}

336 
	$DAC_WaveG’”©iÚCmd
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_Wave
, 
FunùiÚ®S‹
 
NewS‹
)

339 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

340 
	`as£¹_·¿m
(
	`IS_DAC_WAVE
(
DAC_Wave
));

341 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

343 ià(
NewS‹
 !ð
DISABLE
)

346 
DAC
->
CR
 |ð
DAC_Wave
 << 
DAC_ChªÃl
;

351 
DAC
->
CR
 &ð~(
DAC_Wave
 << 
DAC_ChªÃl
);

353 
	}
}

365 
	$DAC_S‘ChªÃl1D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
)

367 
__IO
 
ušt32_t
 
tmp
 = 0;

370 
	`as£¹_·¿m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

371 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a
));

373 
tmp
 = (
ušt32_t
)
DAC_BASE
;

374 
tmp
 +ð
DHR12R1_OFFSET
 + 
DAC_Align
;

377 *(
__IO
 
ušt32_t
 *è
tmp
 = 
D©a
;

378 
	}
}

390 
	$DAC_S‘ChªÃl2D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
)

392 
__IO
 
ušt32_t
 
tmp
 = 0;

395 
	`as£¹_·¿m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

396 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a
));

398 
tmp
 = (
ušt32_t
)
DAC_BASE
;

399 
tmp
 +ð
DHR12R2_OFFSET
 + 
DAC_Align
;

402 *(
__IO
 
ušt32_t
 *)
tmp
 = 
D©a
;

403 
	}
}

418 
	$DAC_S‘Du®ChªÃlD©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a2
, ušt16_ˆ
D©a1
)

420 
ušt32_t
 
d©a
 = 0, 
tmp
 = 0;

423 
	`as£¹_·¿m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

424 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a1
));

425 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a2
));

428 ià(
DAC_Align
 =ð
DAC_Align_8b_R
)

430 
d©a
 = ((
ušt32_t
)
D©a2
 << 8è| 
D©a1
;

434 
d©a
 = ((
ušt32_t
)
D©a2
 << 16è| 
D©a1
;

437 
tmp
 = (
ušt32_t
)
DAC_BASE
;

438 
tmp
 +ð
DHR12RD_OFFSET
 + 
DAC_Align
;

441 *(
__IO
 
ušt32_t
 *)
tmp
 = 
d©a
;

442 
	}
}

452 
ušt16_t
 
	$DAC_G‘D©aOuutV®ue
(
ušt32_t
 
DAC_ChªÃl
)

454 
__IO
 
ušt32_t
 
tmp
 = 0;

457 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

459 
tmp
 = (
ušt32_t
è
DAC_BASE
 ;

460 
tmp
 +ð
DOR_OFFSET
 + ((
ušt32_t
)
DAC_ChªÃl
 >> 2);

463  (
ušt16_t
è(*(
__IO
 
ušt32_t
*è
tmp
);

464 
	}
}

497 
	$DAC_DMACmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
)

500 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

501 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

503 ià(
NewS‹
 !ð
DISABLE
)

506 
DAC
->
CR
 |ð(
DAC_CR_DMAEN1
 << 
DAC_ChªÃl
);

511 
DAC
->
CR
 &ð(~(
DAC_CR_DMAEN1
 << 
DAC_ChªÃl
));

513 
	}
}

545 
	$DAC_ITCÚfig
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

548 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

549 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

550 
	`as£¹_·¿m
(
	`IS_DAC_IT
(
DAC_IT
));

552 ià(
NewS‹
 !ð
DISABLE
)

555 
DAC
->
CR
 |ð(
DAC_IT
 << 
DAC_ChªÃl
);

560 
DAC
->
CR
 &ð(~(
ušt32_t
)(
DAC_IT
 << 
DAC_ChªÃl
));

562 
	}
}

577 
FÏgStus
 
	$DAC_G‘FÏgStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
)

579 
FÏgStus
 
b™¡©us
 = 
RESET
;

581 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

582 
	`as£¹_·¿m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

585 ià((
DAC
->
SR
 & (
DAC_FLAG
 << 
DAC_ChªÃl
)è!ð(
ušt8_t
)
RESET
)

588 
b™¡©us
 = 
SET
;

593 
b™¡©us
 = 
RESET
;

596  
b™¡©us
;

597 
	}
}

612 
	$DAC_CË¬FÏg
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
)

615 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

616 
	`as£¹_·¿m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

619 
DAC
->
SR
 = (
DAC_FLAG
 << 
DAC_ChªÃl
);

620 
	}
}

635 
ITStus
 
	$DAC_G‘ITStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
)

637 
ITStus
 
b™¡©us
 = 
RESET
;

638 
ušt32_t
 
’abË¡©us
 = 0;

641 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

642 
	`as£¹_·¿m
(
	`IS_DAC_IT
(
DAC_IT
));

645 
’abË¡©us
 = (
DAC
->
CR
 & (
DAC_IT
 << 
DAC_ChªÃl
)) ;

648 ià(((
DAC
->
SR
 & (
DAC_IT
 << 
DAC_ChªÃl
)è!ð(
ušt32_t
)
RESET
è&& 
’abË¡©us
)

651 
b™¡©us
 = 
SET
;

656 
b™¡©us
 = 
RESET
;

659  
b™¡©us
;

660 
	}
}

675 
	$DAC_CË¬ITP’dšgB™
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
)

678 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

679 
	`as£¹_·¿m
(
	`IS_DAC_IT
(
DAC_IT
));

682 
DAC
->
SR
 = (
DAC_IT
 << 
DAC_ChªÃl
);

683 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STC5CD~1.C

277 
	~"¡m32f4xx_¹c.h
"

278 
	~"¡m32f4xx_rcc.h
"

293 
	#RTC_TR_RESERVED_MASK
 ((
ušt32_t
)0x007F7F7F)

	)

294 
	#RTC_DR_RESERVED_MASK
 ((
ušt32_t
)0x00FFFF3F)

	)

295 
	#RTC_INIT_MASK
 ((
ušt32_t
)0xFFFFFFFF)

	)

296 
	#RTC_RSF_MASK
 ((
ušt32_t
)0xFFFFFF5F)

	)

297 
	#RTC_FLAGS_MASK
 ((
ušt32_t
)(
RTC_FLAG_TSOVF
 | 
RTC_FLAG_TSF
 | 
RTC_FLAG_WUTF
 | \

298 
RTC_FLAG_ALRBF
 | 
RTC_FLAG_ALRAF
 | 
RTC_FLAG_INITF
 | \

299 
RTC_FLAG_RSF
 | 
RTC_FLAG_INITS
 | 
RTC_FLAG_WUTWF
 | \

300 
RTC_FLAG_ALRBWF
 | 
RTC_FLAG_ALRAWF
 | 
RTC_FLAG_TAMP1F
 ))

	)

302 
	#INITMODE_TIMEOUT
 ((
ušt32_t
è0x00010000)

	)

303 
	#SYNCHRO_TIMEOUT
 ((
ušt32_t
è0x00020000)

	)

304 
	#RECALPF_TIMEOUT
 ((
ušt32_t
è0x00020000)

	)

305 
	#SHPF_TIMEOUT
 ((
ušt32_t
è0x00001000)

	)

310 
ušt8_t
 
RTC_By‹ToBcd2
(ušt8_ˆ
V®ue
);

311 
ušt8_t
 
RTC_Bcd2ToBy‹
(ušt8_ˆ
V®ue
);

367 
E¼ÜStus
 
	$RTC_DeIn™
()

369 
__IO
 
ušt32_t
 
wutcouÁ”
 = 0x00;

370 
ušt32_t
 
wutwf¡©us
 = 0x00;

371 
E¼ÜStus
 
¡©us
 = 
ERROR
;

374 
RTC
->
WPR
 = 0xCA;

375 
RTC
->
WPR
 = 0x53;

378 ià(
	`RTC_EÁ”In™Mode
(è=ð
ERROR
)

380 
¡©us
 = 
ERROR
;

385 
RTC
->
TR
 = (
ušt32_t
)0x00000000;

386 
RTC
->
DR
 = (
ušt32_t
)0x00002101;

388 
RTC
->
CR
 &ð(
ušt32_t
)0x00000007;

393 
wutwf¡©us
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

394 
wutcouÁ”
++;

396 (
wutcouÁ”
 !ð
INITMODE_TIMEOUT
è&& (
wutwf¡©us
 == 0x00));

398 ià((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
è=ð
RESET
)

400 
¡©us
 = 
ERROR
;

405 
RTC
->
CR
 &ð(
ušt32_t
)0x00000000;

406 
RTC
->
WUTR
 = (
ušt32_t
)0x0000FFFF;

407 
RTC
->
PRER
 = (
ušt32_t
)0x007F00FF;

408 
RTC
->
CALIBR
 = (
ušt32_t
)0x00000000;

409 
RTC
->
ALRMAR
 = (
ušt32_t
)0x00000000;

410 
RTC
->
ALRMBR
 = (
ušt32_t
)0x00000000;

413 
RTC
->
ISR
 = (
ušt32_t
)0x00000000;

416 
RTC
->
TAFCR
 = 0x00000000;

418 if(
	`RTC_Wa™FÜSynchro
(è=ð
ERROR
)

420 
¡©us
 = 
ERROR
;

424 
¡©us
 = 
SUCCESS
;

430 
RTC
->
WPR
 = 0xFF;

432  
¡©us
;

433 
	}
}

446 
E¼ÜStus
 
	$RTC_In™
(
RTC_In™Ty³Def
* 
RTC_In™SŒuù
)

448 
E¼ÜStus
 
¡©us
 = 
ERROR
;

451 
	`as£¹_·¿m
(
	`IS_RTC_HOUR_FORMAT
(
RTC_In™SŒuù
->
RTC_HourFÜm©
));

452 
	`as£¹_·¿m
(
	`IS_RTC_ASYNCH_PREDIV
(
RTC_In™SŒuù
->
RTC_AsynchP»div
));

453 
	`as£¹_·¿m
(
	`IS_RTC_SYNCH_PREDIV
(
RTC_In™SŒuù
->
RTC_SynchP»div
));

456 
RTC
->
WPR
 = 0xCA;

457 
RTC
->
WPR
 = 0x53;

460 ià(
	`RTC_EÁ”In™Mode
(è=ð
ERROR
)

462 
¡©us
 = 
ERROR
;

467 
RTC
->
CR
 &ð((
ušt32_t
)~(
RTC_CR_FMT
));

469 
RTC
->
CR
 |ð((
ušt32_t
)(
RTC_In™SŒuù
->
RTC_HourFÜm©
));

472 
RTC
->
PRER
 = (
ušt32_t
)(
RTC_In™SŒuù
->
RTC_SynchP»div
);

473 
RTC
->
PRER
 |ð(
ušt32_t
)(
RTC_In™SŒuù
->
RTC_AsynchP»div
 << 16);

476 
	`RTC_Ex™In™Mode
();

478 
¡©us
 = 
SUCCESS
;

481 
RTC
->
WPR
 = 0xFF;

483  
¡©us
;

484 
	}
}

492 
	$RTC_SŒuùIn™
(
RTC_In™Ty³Def
* 
RTC_In™SŒuù
)

495 
RTC_In™SŒuù
->
RTC_HourFÜm©
 = 
RTC_HourFÜm©_24
;

498 
RTC_In™SŒuù
->
RTC_AsynchP»div
 = (
ušt32_t
)0x7F;

501 
RTC_In™SŒuù
->
RTC_SynchP»div
 = (
ušt32_t
)0xFF;

502 
	}
}

514 
	$RTC_Wr™ePrÙeùiÚCmd
(
FunùiÚ®S‹
 
NewS‹
)

517 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

519 ià(
NewS‹
 !ð
DISABLE
)

522 
RTC
->
WPR
 = 0xFF;

527 
RTC
->
WPR
 = 0xCA;

528 
RTC
->
WPR
 = 0x53;

530 
	}
}

541 
E¼ÜStus
 
	$RTC_EÁ”In™Mode
()

543 
__IO
 
ušt32_t
 
š™couÁ”
 = 0x00;

544 
E¼ÜStus
 
¡©us
 = 
ERROR
;

545 
ušt32_t
 
š™¡©us
 = 0x00;

548 ià((
RTC
->
ISR
 & 
RTC_ISR_INITF
è=ð(
ušt32_t
)
RESET
)

551 
RTC
->
ISR
 = (
ušt32_t
)
RTC_INIT_MASK
;

556 
š™¡©us
 = 
RTC
->
ISR
 & 
RTC_ISR_INITF
;

557 
š™couÁ”
++;

559 (
š™couÁ”
 !ð
INITMODE_TIMEOUT
è&& (
š™¡©us
 == 0x00));

561 ià((
RTC
->
ISR
 & 
RTC_ISR_INITF
è!ð
RESET
)

563 
¡©us
 = 
SUCCESS
;

567 
¡©us
 = 
ERROR
;

572 
¡©us
 = 
SUCCESS
;

575  (
¡©us
);

576 
	}
}

587 
	$RTC_Ex™In™Mode
()

590 
RTC
->
ISR
 &ð(
ušt32_t
)~
RTC_ISR_INIT
;

591 
	}
}

609 
E¼ÜStus
 
	$RTC_Wa™FÜSynchro
()

611 
__IO
 
ušt32_t
 
synchrocouÁ”
 = 0;

612 
E¼ÜStus
 
¡©us
 = 
ERROR
;

613 
ušt32_t
 
synchro¡©us
 = 0x00;

616 
RTC
->
WPR
 = 0xCA;

617 
RTC
->
WPR
 = 0x53;

620 
RTC
->
ISR
 &ð(
ušt32_t
)
RTC_RSF_MASK
;

625 
synchro¡©us
 = 
RTC
->
ISR
 & 
RTC_ISR_RSF
;

626 
synchrocouÁ”
++;

628 (
synchrocouÁ”
 !ð
SYNCHRO_TIMEOUT
è&& (
synchro¡©us
 == 0x00));

630 ià((
RTC
->
ISR
 & 
RTC_ISR_RSF
è!ð
RESET
)

632 
¡©us
 = 
SUCCESS
;

636 
¡©us
 = 
ERROR
;

640 
RTC
->
WPR
 = 0xFF;

642  (
¡©us
);

643 
	}
}

653 
E¼ÜStus
 
	$RTC_RefClockCmd
(
FunùiÚ®S‹
 
NewS‹
)

655 
E¼ÜStus
 
¡©us
 = 
ERROR
;

658 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

661 
RTC
->
WPR
 = 0xCA;

662 
RTC
->
WPR
 = 0x53;

665 ià(
	`RTC_EÁ”In™Mode
(è=ð
ERROR
)

667 
¡©us
 = 
ERROR
;

671 ià(
NewS‹
 !ð
DISABLE
)

674 
RTC
->
CR
 |ð
RTC_CR_REFCKON
;

679 
RTC
->
CR
 &ð~
RTC_CR_REFCKON
;

682 
	`RTC_Ex™In™Mode
();

684 
¡©us
 = 
SUCCESS
;

688 
RTC
->
WPR
 = 0xFF;

690  
¡©us
;

691 
	}
}

701 
	$RTC_By·ssShadowCmd
(
FunùiÚ®S‹
 
NewS‹
)

704 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

707 
RTC
->
WPR
 = 0xCA;

708 
RTC
->
WPR
 = 0x53;

710 ià(
NewS‹
 !ð
DISABLE
)

713 
RTC
->
CR
 |ð(
ušt8_t
)
RTC_CR_BYPSHAD
;

718 
RTC
->
CR
 &ð(
ušt8_t
)~
RTC_CR_BYPSHAD
;

722 
RTC
->
WPR
 = 0xFF;

723 
	}
}

756 
E¼ÜStus
 
	$RTC_S‘Time
(
ušt32_t
 
RTC_FÜm©
, 
RTC_TimeTy³Def
* 
RTC_TimeSŒuù
)

758 
ušt32_t
 
tm´eg
 = 0;

759 
E¼ÜStus
 
¡©us
 = 
ERROR
;

762 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
RTC_FÜm©
));

764 ià(
RTC_FÜm©
 =ð
RTC_FÜm©_BIN
)

766 ià((
RTC
->
CR
 & 
RTC_CR_FMT
è!ð(
ušt32_t
)
RESET
)

768 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
RTC_TimeSŒuù
->
RTC_Hours
));

769 
	`as£¹_·¿m
(
	`IS_RTC_H12
(
RTC_TimeSŒuù
->
RTC_H12
));

773 
RTC_TimeSŒuù
->
RTC_H12
 = 0x00;

774 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
RTC_TimeSŒuù
->
RTC_Hours
));

776 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
RTC_TimeSŒuù
->
RTC_Mšu‹s
));

777 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
RTC_TimeSŒuù
->
RTC_SecÚds
));

781 ià((
RTC
->
CR
 & 
RTC_CR_FMT
è!ð(
ušt32_t
)
RESET
)

783 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
RTC_TimeSŒuù
->
RTC_Hours
);

784 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
tm´eg
));

785 
	`as£¹_·¿m
(
	`IS_RTC_H12
(
RTC_TimeSŒuù
->
RTC_H12
));

789 
RTC_TimeSŒuù
->
RTC_H12
 = 0x00;

790 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy‹
(
RTC_TimeSŒuù
->
RTC_Hours
)));

792 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy‹
(
RTC_TimeSŒuù
->
RTC_Mšu‹s
)));

793 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy‹
(
RTC_TimeSŒuù
->
RTC_SecÚds
)));

797 ià(
RTC_FÜm©
 !ð
RTC_FÜm©_BIN
)

799 
tm´eg
 = (((
ušt32_t
)(
RTC_TimeSŒuù
->
RTC_Hours
) << 16) | \

800 ((
ušt32_t
)(
RTC_TimeSŒuù
->
RTC_Mšu‹s
) << 8) | \

801 ((
ušt32_t
)
RTC_TimeSŒuù
->
RTC_SecÚds
) | \

802 ((
ušt32_t
)(
RTC_TimeSŒuù
->
RTC_H12
) << 16));

806 
tm´eg
 = (
ušt32_t
)(((ušt32_t)
	`RTC_By‹ToBcd2
(
RTC_TimeSŒuù
->
RTC_Hours
) << 16) | \

807 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_TimeSŒuù
->
RTC_Mšu‹s
) << 8) | \

808 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_TimeSŒuù
->
RTC_SecÚds
)) | \

809 (((
ušt32_t
)
RTC_TimeSŒuù
->
RTC_H12
) << 16));

813 
RTC
->
WPR
 = 0xCA;

814 
RTC
->
WPR
 = 0x53;

817 ià(
	`RTC_EÁ”In™Mode
(è=ð
ERROR
)

819 
¡©us
 = 
ERROR
;

824 
RTC
->
TR
 = (
ušt32_t
)(
tm´eg
 & 
RTC_TR_RESERVED_MASK
);

827 
	`RTC_Ex™In™Mode
();

829 if(
	`RTC_Wa™FÜSynchro
(è=ð
ERROR
)

831 
¡©us
 = 
ERROR
;

835 
¡©us
 = 
SUCCESS
;

840 
RTC
->
WPR
 = 0xFF;

842  
¡©us
;

843 
	}
}

852 
	$RTC_TimeSŒuùIn™
(
RTC_TimeTy³Def
* 
RTC_TimeSŒuù
)

855 
RTC_TimeSŒuù
->
RTC_H12
 = 
RTC_H12_AM
;

856 
RTC_TimeSŒuù
->
RTC_Hours
 = 0;

857 
RTC_TimeSŒuù
->
RTC_Mšu‹s
 = 0;

858 
RTC_TimeSŒuù
->
RTC_SecÚds
 = 0;

859 
	}
}

871 
	$RTC_G‘Time
(
ušt32_t
 
RTC_FÜm©
, 
RTC_TimeTy³Def
* 
RTC_TimeSŒuù
)

873 
ušt32_t
 
tm´eg
 = 0;

876 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
RTC_FÜm©
));

879 
tm´eg
 = (
ušt32_t
)(
RTC
->
TR
 & 
RTC_TR_RESERVED_MASK
);

882 
RTC_TimeSŒuù
->
RTC_Hours
 = (
ušt8_t
)((
tm´eg
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

883 
RTC_TimeSŒuù
->
RTC_Mšu‹s
 = (
ušt8_t
)((
tm´eg
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >>8);

884 
RTC_TimeSŒuù
->
RTC_SecÚds
 = (
ušt8_t
)(
tm´eg
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

885 
RTC_TimeSŒuù
->
RTC_H12
 = (
ušt8_t
)((
tm´eg
 & (
RTC_TR_PM
)) >> 16);

888 ià(
RTC_FÜm©
 =ð
RTC_FÜm©_BIN
)

891 
RTC_TimeSŒuù
->
RTC_Hours
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_TimeStruct->RTC_Hours);

892 
RTC_TimeSŒuù
->
RTC_Mšu‹s
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_TimeStruct->RTC_Minutes);

893 
RTC_TimeSŒuù
->
RTC_SecÚds
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_TimeStruct->RTC_Seconds);

895 
	}
}

904 
ušt32_t
 
	$RTC_G‘SubSecÚd
()

906 
ušt32_t
 
tm´eg
 = 0;

909 
tm´eg
 = (
ušt32_t
)(
RTC
->
SSR
);

912 (è(
RTC
->
DR
);

914  (
tm´eg
);

915 
	}
}

929 
E¼ÜStus
 
	$RTC_S‘D©e
(
ušt32_t
 
RTC_FÜm©
, 
RTC_D©eTy³Def
* 
RTC_D©eSŒuù
)

931 
ušt32_t
 
tm´eg
 = 0;

932 
E¼ÜStus
 
¡©us
 = 
ERROR
;

935 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
RTC_FÜm©
));

937 ià((
RTC_FÜm©
 =ð
RTC_FÜm©_BIN
è&& ((
RTC_D©eSŒuù
->
RTC_MÚth
 & 0x10) == 0x10))

939 
RTC_D©eSŒuù
->
RTC_MÚth
 = (RTC_D©eSŒuù->RTC_MÚth & (
ušt32_t
)~(0x10)) + 0x0A;

941 ià(
RTC_FÜm©
 =ð
RTC_FÜm©_BIN
)

943 
	`as£¹_·¿m
(
	`IS_RTC_YEAR
(
RTC_D©eSŒuù
->
RTC_Y—r
));

944 
	`as£¹_·¿m
(
	`IS_RTC_MONTH
(
RTC_D©eSŒuù
->
RTC_MÚth
));

945 
	`as£¹_·¿m
(
	`IS_RTC_DATE
(
RTC_D©eSŒuù
->
RTC_D©e
));

949 
	`as£¹_·¿m
(
	`IS_RTC_YEAR
(
	`RTC_Bcd2ToBy‹
(
RTC_D©eSŒuù
->
RTC_Y—r
)));

950 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
RTC_D©eSŒuù
->
RTC_MÚth
);

951 
	`as£¹_·¿m
(
	`IS_RTC_MONTH
(
tm´eg
));

952 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
RTC_D©eSŒuù
->
RTC_D©e
);

953 
	`as£¹_·¿m
(
	`IS_RTC_DATE
(
tm´eg
));

955 
	`as£¹_·¿m
(
	`IS_RTC_WEEKDAY
(
RTC_D©eSŒuù
->
RTC_W“kDay
));

958 ià(
RTC_FÜm©
 !ð
RTC_FÜm©_BIN
)

960 
tm´eg
 = ((((
ušt32_t
)
RTC_D©eSŒuù
->
RTC_Y—r
) << 16) | \

961 (((
ušt32_t
)
RTC_D©eSŒuù
->
RTC_MÚth
) << 8) | \

962 ((
ušt32_t
)
RTC_D©eSŒuù
->
RTC_D©e
) | \

963 (((
ušt32_t
)
RTC_D©eSŒuù
->
RTC_W“kDay
) << 13));

967 
tm´eg
 = (((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_D©eSŒuù
->
RTC_Y—r
) << 16) | \

968 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_D©eSŒuù
->
RTC_MÚth
) << 8) | \

969 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_D©eSŒuù
->
RTC_D©e
)) | \

970 ((
ušt32_t
)
RTC_D©eSŒuù
->
RTC_W“kDay
 << 13));

974 
RTC
->
WPR
 = 0xCA;

975 
RTC
->
WPR
 = 0x53;

978 ià(
	`RTC_EÁ”In™Mode
(è=ð
ERROR
)

980 
¡©us
 = 
ERROR
;

985 
RTC
->
DR
 = (
ušt32_t
)(
tm´eg
 & 
RTC_DR_RESERVED_MASK
);

988 
	`RTC_Ex™In™Mode
();

990 if(
	`RTC_Wa™FÜSynchro
(è=ð
ERROR
)

992 
¡©us
 = 
ERROR
;

996 
¡©us
 = 
SUCCESS
;

1000 
RTC
->
WPR
 = 0xFF;

1002  
¡©us
;

1003 
	}
}

1012 
	$RTC_D©eSŒuùIn™
(
RTC_D©eTy³Def
* 
RTC_D©eSŒuù
)

1015 
RTC_D©eSŒuù
->
RTC_W“kDay
 = 
RTC_W“kday_MÚday
;

1016 
RTC_D©eSŒuù
->
RTC_D©e
 = 1;

1017 
RTC_D©eSŒuù
->
RTC_MÚth
 = 
RTC_MÚth_Jªu¬y
;

1018 
RTC_D©eSŒuù
->
RTC_Y—r
 = 0;

1019 
	}
}

1031 
	$RTC_G‘D©e
(
ušt32_t
 
RTC_FÜm©
, 
RTC_D©eTy³Def
* 
RTC_D©eSŒuù
)

1033 
ušt32_t
 
tm´eg
 = 0;

1036 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
RTC_FÜm©
));

1039 
tm´eg
 = (
ušt32_t
)(
RTC
->
DR
 & 
RTC_DR_RESERVED_MASK
);

1042 
RTC_D©eSŒuù
->
RTC_Y—r
 = (
ušt8_t
)((
tm´eg
 & (
RTC_DR_YT
 | 
RTC_DR_YU
)) >> 16);

1043 
RTC_D©eSŒuù
->
RTC_MÚth
 = (
ušt8_t
)((
tm´eg
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

1044 
RTC_D©eSŒuù
->
RTC_D©e
 = (
ušt8_t
)(
tm´eg
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

1045 
RTC_D©eSŒuù
->
RTC_W“kDay
 = (
ušt8_t
)((
tm´eg
 & (
RTC_DR_WDU
)) >> 13);

1048 ià(
RTC_FÜm©
 =ð
RTC_FÜm©_BIN
)

1051 
RTC_D©eSŒuù
->
RTC_Y—r
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_DateStruct->RTC_Year);

1052 
RTC_D©eSŒuù
->
RTC_MÚth
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_DateStruct->RTC_Month);

1053 
RTC_D©eSŒuù
->
RTC_D©e
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_DateStruct->RTC_Date);

1055 
	}
}

1091 
	$RTC_S‘AÏrm
(
ušt32_t
 
RTC_FÜm©
, ušt32_ˆ
RTC_AÏrm
, 
RTC_AÏrmTy³Def
* 
RTC_AÏrmSŒuù
)

1093 
ušt32_t
 
tm´eg
 = 0;

1096 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
RTC_FÜm©
));

1097 
	`as£¹_·¿m
(
	`IS_RTC_ALARM
(
RTC_AÏrm
));

1098 
	`as£¹_·¿m
(
	`IS_ALARM_MASK
(
RTC_AÏrmSŒuù
->
RTC_AÏrmMask
));

1099 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDayS–
));

1101 ià(
RTC_FÜm©
 =ð
RTC_FÜm©_BIN
)

1103 ià((
RTC
->
CR
 & 
RTC_CR_FMT
è!ð(
ušt32_t
)
RESET
)

1105 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
));

1106 
	`as£¹_·¿m
(
	`IS_RTC_H12
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
));

1110 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
 = 0x00;

1111 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
));

1113 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Mšu‹s
));

1114 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_SecÚds
));

1116 if(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDayS–
 =ð
RTC_AÏrmD©eW“kDayS–_D©e
)

1118 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
));

1122 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
));

1127 ià((
RTC
->
CR
 & 
RTC_CR_FMT
è!ð(
ušt32_t
)
RESET
)

1129 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
);

1130 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
tm´eg
));

1131 
	`as£¹_·¿m
(
	`IS_RTC_H12
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
));

1135 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
 = 0x00;

1136 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy‹
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
)));

1139 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy‹
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Mšu‹s
)));

1140 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy‹
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_SecÚds
)));

1142 if(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDayS–
 =ð
RTC_AÏrmD©eW“kDayS–_D©e
)

1144 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
);

1145 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
tm´eg
));

1149 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
);

1150 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
tm´eg
));

1155 ià(
RTC_FÜm©
 !ð
RTC_FÜm©_BIN
)

1157 
tm´eg
 = (((
ušt32_t
)(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
) << 16) | \

1158 ((
ušt32_t
)(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Mšu‹s
) << 8) | \

1159 ((
ušt32_t
)
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_SecÚds
) | \

1160 ((
ušt32_t
)(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
) << 16) | \

1161 ((
ušt32_t
)(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
) << 24) | \

1162 ((
ušt32_t
)
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDayS–
) | \

1163 ((
ušt32_t
)
RTC_AÏrmSŒuù
->
RTC_AÏrmMask
));

1167 
tm´eg
 = (((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
) << 16) | \

1168 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Mšu‹s
) << 8) | \

1169 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_SecÚds
)) | \

1170 ((
ušt32_t
)(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
) << 16) | \

1171 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
) << 24) | \

1172 ((
ušt32_t
)
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDayS–
) | \

1173 ((
ušt32_t
)
RTC_AÏrmSŒuù
->
RTC_AÏrmMask
));

1177 
RTC
->
WPR
 = 0xCA;

1178 
RTC
->
WPR
 = 0x53;

1181 ià(
RTC_AÏrm
 =ð
RTC_AÏrm_A
)

1183 
RTC
->
ALRMAR
 = (
ušt32_t
)
tm´eg
;

1187 
RTC
->
ALRMBR
 = (
ušt32_t
)
tm´eg
;

1191 
RTC
->
WPR
 = 0xFF;

1192 
	}
}

1202 
	$RTC_AÏrmSŒuùIn™
(
RTC_AÏrmTy³Def
* 
RTC_AÏrmSŒuù
)

1205 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
 = 
RTC_H12_AM
;

1206 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
 = 0;

1207 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Mšu‹s
 = 0;

1208 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_SecÚds
 = 0;

1211 
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDayS–
 = 
RTC_AÏrmD©eW“kDayS–_D©e
;

1212 
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
 = 1;

1215 
RTC_AÏrmSŒuù
->
RTC_AÏrmMask
 = 
RTC_AÏrmMask_NÚe
;

1216 
	}
}

1232 
	$RTC_G‘AÏrm
(
ušt32_t
 
RTC_FÜm©
, ušt32_ˆ
RTC_AÏrm
, 
RTC_AÏrmTy³Def
* 
RTC_AÏrmSŒuù
)

1234 
ušt32_t
 
tm´eg
 = 0;

1237 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
RTC_FÜm©
));

1238 
	`as£¹_·¿m
(
	`IS_RTC_ALARM
(
RTC_AÏrm
));

1241 ià(
RTC_AÏrm
 =ð
RTC_AÏrm_A
)

1243 
tm´eg
 = (
ušt32_t
)(
RTC
->
ALRMAR
);

1247 
tm´eg
 = (
ušt32_t
)(
RTC
->
ALRMBR
);

1251 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
 = (
ušt32_t
)((
tm´eg
 & (
RTC_ALRMAR_HT
 | \

1252 
RTC_ALRMAR_HU
)) >> 16);

1253 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Mšu‹s
 = (
ušt32_t
)((
tm´eg
 & (
RTC_ALRMAR_MNT
 | \

1254 
RTC_ALRMAR_MNU
)) >> 8);

1255 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_SecÚds
 = (
ušt32_t
)(
tm´eg
 & (
RTC_ALRMAR_ST
 | \

1256 
RTC_ALRMAR_SU
));

1257 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
 = (
ušt32_t
)((
tm´eg
 & 
RTC_ALRMAR_PM
) >> 16);

1258 
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
 = (
ušt32_t
)((
tm´eg
 & (
RTC_ALRMAR_DT
 | 
RTC_ALRMAR_DU
)) >> 24);

1259 
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDayS–
 = (
ušt32_t
)(
tm´eg
 & 
RTC_ALRMAR_WDSEL
);

1260 
RTC_AÏrmSŒuù
->
RTC_AÏrmMask
 = (
ušt32_t
)(
tm´eg
 & 
RTC_AÏrmMask_AÎ
);

1262 ià(
RTC_FÜm©
 =ð
RTC_FÜm©_BIN
)

1264 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
 = 
	`RTC_Bcd2ToBy‹
(RTC_AlarmStruct-> \

1265 
RTC_AÏrmTime
.
RTC_Hours
);

1266 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Mšu‹s
 = 
	`RTC_Bcd2ToBy‹
(RTC_AlarmStruct-> \

1267 
RTC_AÏrmTime
.
RTC_Mšu‹s
);

1268 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_SecÚds
 = 
	`RTC_Bcd2ToBy‹
(RTC_AlarmStruct-> \

1269 
RTC_AÏrmTime
.
RTC_SecÚds
);

1270 
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
 = 
	`RTC_Bcd2ToBy‹
(RTC_AlarmStruct->RTC_AlarmDateWeekDay);

1272 
	}
}

1286 
E¼ÜStus
 
	$RTC_AÏrmCmd
(
ušt32_t
 
RTC_AÏrm
, 
FunùiÚ®S‹
 
NewS‹
)

1288 
__IO
 
ušt32_t
 
®¬mcouÁ”
 = 0x00;

1289 
ušt32_t
 
®¬m¡©us
 = 0x00;

1290 
E¼ÜStus
 
¡©us
 = 
ERROR
;

1293 
	`as£¹_·¿m
(
	`IS_RTC_CMD_ALARM
(
RTC_AÏrm
));

1294 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1297 
RTC
->
WPR
 = 0xCA;

1298 
RTC
->
WPR
 = 0x53;

1301 ià(
NewS‹
 !ð
DISABLE
)

1303 
RTC
->
CR
 |ð(
ušt32_t
)
RTC_AÏrm
;

1305 
¡©us
 = 
SUCCESS
;

1310 
RTC
->
CR
 &ð(
ušt32_t
)~
RTC_AÏrm
;

1315 
®¬m¡©us
 = 
RTC
->
ISR
 & (
RTC_AÏrm
 >> 8);

1316 
®¬mcouÁ”
++;

1318 (
®¬mcouÁ”
 !ð
INITMODE_TIMEOUT
è&& (
®¬m¡©us
 == 0x00));

1320 ià((
RTC
->
ISR
 & (
RTC_AÏrm
 >> 8)è=ð
RESET
)

1322 
¡©us
 = 
ERROR
;

1326 
¡©us
 = 
SUCCESS
;

1331 
RTC
->
WPR
 = 0xFF;

1333  
¡©us
;

1334 
	}
}

1381 
	$RTC_AÏrmSubSecÚdCÚfig
(
ušt32_t
 
RTC_AÏrm
, ušt32_ˆ
RTC_AÏrmSubSecÚdV®ue
, ušt32_ˆ
RTC_AÏrmSubSecÚdMask
)

1383 
ušt32_t
 
tm´eg
 = 0;

1386 
	`as£¹_·¿m
(
	`IS_RTC_ALARM
(
RTC_AÏrm
));

1387 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_SUB_SECOND_VALUE
(
RTC_AÏrmSubSecÚdV®ue
));

1388 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_SUB_SECOND_MASK
(
RTC_AÏrmSubSecÚdMask
));

1391 
RTC
->
WPR
 = 0xCA;

1392 
RTC
->
WPR
 = 0x53;

1395 
tm´eg
 = (
ušt32_t
è(ušt32_t)(
RTC_AÏrmSubSecÚdV®ue
è| (ušt32_t)(
RTC_AÏrmSubSecÚdMask
);

1397 ià(
RTC_AÏrm
 =ð
RTC_AÏrm_A
)

1400 
RTC
->
ALRMASSR
 = 
tm´eg
;

1405 
RTC
->
ALRMBSSR
 = 
tm´eg
;

1409 
RTC
->
WPR
 = 0xFF;

1411 
	}
}

1422 
ušt32_t
 
	$RTC_G‘AÏrmSubSecÚd
(
ušt32_t
 
RTC_AÏrm
)

1424 
ušt32_t
 
tm´eg
 = 0;

1427 ià(
RTC_AÏrm
 =ð
RTC_AÏrm_A
)

1429 
tm´eg
 = (
ušt32_t
)((
RTC
->
ALRMASSR
è& 
RTC_ALRMASSR_SS
);

1433 
tm´eg
 = (
ušt32_t
)((
RTC
->
ALRMBSSR
è& 
RTC_ALRMBSSR_SS
);

1436  (
tm´eg
);

1437 
	}
}

1471 
	$RTC_WakeUpClockCÚfig
(
ušt32_t
 
RTC_WakeUpClock
)

1474 
	`as£¹_·¿m
(
	`IS_RTC_WAKEUP_CLOCK
(
RTC_WakeUpClock
));

1477 
RTC
->
WPR
 = 0xCA;

1478 
RTC
->
WPR
 = 0x53;

1481 
RTC
->
CR
 &ð(
ušt32_t
)~
RTC_CR_WUCKSEL
;

1484 
RTC
->
CR
 |ð(
ušt32_t
)
RTC_WakeUpClock
;

1487 
RTC
->
WPR
 = 0xFF;

1488 
	}
}

1498 
	$RTC_S‘WakeUpCouÁ”
(
ušt32_t
 
RTC_WakeUpCouÁ”
)

1501 
	`as£¹_·¿m
(
	`IS_RTC_WAKEUP_COUNTER
(
RTC_WakeUpCouÁ”
));

1504 
RTC
->
WPR
 = 0xCA;

1505 
RTC
->
WPR
 = 0x53;

1508 
RTC
->
WUTR
 = (
ušt32_t
)
RTC_WakeUpCouÁ”
;

1511 
RTC
->
WPR
 = 0xFF;

1512 
	}
}

1519 
ušt32_t
 
	$RTC_G‘WakeUpCouÁ”
()

1522  ((
ušt32_t
)(
RTC
->
WUTR
 & 
RTC_WUTR_WUT
));

1523 
	}
}

1531 
E¼ÜStus
 
	$RTC_WakeUpCmd
(
FunùiÚ®S‹
 
NewS‹
)

1533 
__IO
 
ušt32_t
 
wutcouÁ”
 = 0x00;

1534 
ušt32_t
 
wutwf¡©us
 = 0x00;

1535 
E¼ÜStus
 
¡©us
 = 
ERROR
;

1538 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1541 
RTC
->
WPR
 = 0xCA;

1542 
RTC
->
WPR
 = 0x53;

1544 ià(
NewS‹
 !ð
DISABLE
)

1547 
RTC
->
CR
 |ð(
ušt32_t
)
RTC_CR_WUTE
;

1548 
¡©us
 = 
SUCCESS
;

1553 
RTC
->
CR
 &ð(
ušt32_t
)~
RTC_CR_WUTE
;

1557 
wutwf¡©us
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

1558 
wutcouÁ”
++;

1560 (
wutcouÁ”
 !ð
INITMODE_TIMEOUT
è&& (
wutwf¡©us
 == 0x00));

1562 ià((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
è=ð
RESET
)

1564 
¡©us
 = 
ERROR
;

1568 
¡©us
 = 
SUCCESS
;

1573 
RTC
->
WPR
 = 0xFF;

1575  
¡©us
;

1576 
	}
}

1609 
	$RTC_DayLightSavšgCÚfig
(
ušt32_t
 
RTC_DayLightSavšg
, ušt32_ˆ
RTC_StÜeO³¿tiÚ
)

1612 
	`as£¹_·¿m
(
	`IS_RTC_DAYLIGHT_SAVING
(
RTC_DayLightSavšg
));

1613 
	`as£¹_·¿m
(
	`IS_RTC_STORE_OPERATION
(
RTC_StÜeO³¿tiÚ
));

1616 
RTC
->
WPR
 = 0xCA;

1617 
RTC
->
WPR
 = 0x53;

1620 
RTC
->
CR
 &ð(
ušt32_t
)~(
RTC_CR_BCK
);

1623 
RTC
->
CR
 |ð(
ušt32_t
)(
RTC_DayLightSavšg
 | 
RTC_StÜeO³¿tiÚ
);

1626 
RTC
->
WPR
 = 0xFF;

1627 
	}
}

1636 
ušt32_t
 
	$RTC_G‘StÜeO³¿tiÚ
()

1638  (
RTC
->
CR
 & 
RTC_CR_BCK
);

1639 
	}
}

1675 
	$RTC_OuutCÚfig
(
ušt32_t
 
RTC_Ouut
, ušt32_ˆ
RTC_OuutPÞ¬™y
)

1678 
	`as£¹_·¿m
(
	`IS_RTC_OUTPUT
(
RTC_Ouut
));

1679 
	`as£¹_·¿m
(
	`IS_RTC_OUTPUT_POL
(
RTC_OuutPÞ¬™y
));

1682 
RTC
->
WPR
 = 0xCA;

1683 
RTC
->
WPR
 = 0x53;

1686 
RTC
->
CR
 &ð(
ušt32_t
)~(
RTC_CR_OSEL
 | 
RTC_CR_POL
);

1689 
RTC
->
CR
 |ð(
ušt32_t
)(
RTC_Ouut
 | 
RTC_OuutPÞ¬™y
);

1692 
RTC
->
WPR
 = 0xFF;

1693 
	}
}

1729 
E¼ÜStus
 
	$RTC_Cßr£C®ibCÚfig
(
ušt32_t
 
RTC_C®ibSign
, ušt32_ˆ
V®ue
)

1731 
E¼ÜStus
 
¡©us
 = 
ERROR
;

1734 
	`as£¹_·¿m
(
	`IS_RTC_CALIB_SIGN
(
RTC_C®ibSign
));

1735 
	`as£¹_·¿m
(
	`IS_RTC_CALIB_VALUE
(
V®ue
));

1738 
RTC
->
WPR
 = 0xCA;

1739 
RTC
->
WPR
 = 0x53;

1742 ià(
	`RTC_EÁ”In™Mode
(è=ð
ERROR
)

1744 
¡©us
 = 
ERROR
;

1749 
RTC
->
CALIBR
 = (
ušt32_t
)(
RTC_C®ibSign
 | 
V®ue
);

1751 
	`RTC_Ex™In™Mode
();

1753 
¡©us
 = 
SUCCESS
;

1757 
RTC
->
WPR
 = 0xFF;

1759  
¡©us
;

1760 
	}
}

1770 
E¼ÜStus
 
	$RTC_Cßr£C®ibCmd
(
FunùiÚ®S‹
 
NewS‹
)

1772 
E¼ÜStus
 
¡©us
 = 
ERROR
;

1775 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1778 
RTC
->
WPR
 = 0xCA;

1779 
RTC
->
WPR
 = 0x53;

1782 ià(
	`RTC_EÁ”In™Mode
(è=ð
ERROR
)

1784 
¡©us
 = 
ERROR
;

1788 ià(
NewS‹
 !ð
DISABLE
)

1791 
RTC
->
CR
 |ð(
ušt32_t
)
RTC_CR_DCE
;

1796 
RTC
->
CR
 &ð(
ušt32_t
)~
RTC_CR_DCE
;

1799 
	`RTC_Ex™In™Mode
();

1801 
¡©us
 = 
SUCCESS
;

1805 
RTC
->
WPR
 = 0xFF;

1807  
¡©us
;

1808 
	}
}

1816 
	$RTC_C®ibOuutCmd
(
FunùiÚ®S‹
 
NewS‹
)

1819 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1822 
RTC
->
WPR
 = 0xCA;

1823 
RTC
->
WPR
 = 0x53;

1825 ià(
NewS‹
 !ð
DISABLE
)

1828 
RTC
->
CR
 |ð(
ušt32_t
)
RTC_CR_COE
;

1833 
RTC
->
CR
 &ð(
ušt32_t
)~
RTC_CR_COE
;

1837 
RTC
->
WPR
 = 0xFF;

1838 
	}
}

1848 
	$RTC_C®ibOuutCÚfig
(
ušt32_t
 
RTC_C®ibOuut
)

1851 
	`as£¹_·¿m
(
	`IS_RTC_CALIB_OUTPUT
(
RTC_C®ibOuut
));

1854 
RTC
->
WPR
 = 0xCA;

1855 
RTC
->
WPR
 = 0x53;

1858 
RTC
->
CR
 &ð(
ušt32_t
)~(
RTC_CR_COSEL
);

1861 
RTC
->
CR
 |ð(
ušt32_t
)
RTC_C®ibOuut
;

1864 
RTC
->
WPR
 = 0xFF;

1865 
	}
}

1884 
E¼ÜStus
 
	$RTC_SmoÙhC®ibCÚfig
(
ušt32_t
 
RTC_SmoÙhC®ibP”iod
,

1885 
ušt32_t
 
RTC_SmoÙhC®ibPlusPul£s
,

1886 
ušt32_t
 
RTC_SmouthC®ibMšusPul£sV®ue
)

1888 
E¼ÜStus
 
¡©us
 = 
ERROR
;

1889 
ušt32_t
 
»ÿÍfcouÁ
 = 0;

1892 
	`as£¹_·¿m
(
	`IS_RTC_SMOOTH_CALIB_PERIOD
(
RTC_SmoÙhC®ibP”iod
));

1893 
	`as£¹_·¿m
(
	`IS_RTC_SMOOTH_CALIB_PLUS
(
RTC_SmoÙhC®ibPlusPul£s
));

1894 
	`as£¹_·¿m
(
	`IS_RTC_SMOOTH_CALIB_MINUS
(
RTC_SmouthC®ibMšusPul£sV®ue
));

1897 
RTC
->
WPR
 = 0xCA;

1898 
RTC
->
WPR
 = 0x53;

1901 ià((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
è!ð
RESET
)

1904 ((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
è!ð
RESET
è&& (
»ÿÍfcouÁ
 !ð
RECALPF_TIMEOUT
))

1906 
»ÿÍfcouÁ
++;

1911 ià((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
è=ð
RESET
)

1914 
RTC
->
CALR
 = (
ušt32_t
)((ušt32_t)
RTC_SmoÙhC®ibP”iod
 | (ušt32_t)
RTC_SmoÙhC®ibPlusPul£s
 | (ušt32_t)
RTC_SmouthC®ibMšusPul£sV®ue
);

1916 
¡©us
 = 
SUCCESS
;

1920 
¡©us
 = 
ERROR
;

1924 
RTC
->
WPR
 = 0xFF;

1926  (
E¼ÜStus
)(
¡©us
);

1927 
	}
}

1960 
	$RTC_TimeSmpCmd
(
ušt32_t
 
RTC_TimeSmpEdge
, 
FunùiÚ®S‹
 
NewS‹
)

1962 
ušt32_t
 
tm´eg
 = 0;

1965 
	`as£¹_·¿m
(
	`IS_RTC_TIMESTAMP_EDGE
(
RTC_TimeSmpEdge
));

1966 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1969 
tm´eg
 = (
ušt32_t
)(
RTC
->
CR
 & (ušt32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

1972 ià(
NewS‹
 !ð
DISABLE
)

1974 
tm´eg
 |ð(
ušt32_t
)(
RTC_TimeSmpEdge
 | 
RTC_CR_TSE
);

1978 
tm´eg
 |ð(
ušt32_t
)(
RTC_TimeSmpEdge
);

1982 
RTC
->
WPR
 = 0xCA;

1983 
RTC
->
WPR
 = 0x53;

1986 
RTC
->
CR
 = (
ušt32_t
)
tm´eg
;

1989 
RTC
->
WPR
 = 0xFF;

1990 
	}
}

2004 
	$RTC_G‘TimeSmp
(
ušt32_t
 
RTC_FÜm©
, 
RTC_TimeTy³Def
* 
RTC_SmpTimeSŒuù
,

2005 
RTC_D©eTy³Def
* 
RTC_SmpD©eSŒuù
)

2007 
ušt32_t
 
tm±ime
 = 0, 
tmpd©e
 = 0;

2010 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
RTC_FÜm©
));

2013 
tm±ime
 = (
ušt32_t
)(
RTC
->
TSTR
 & 
RTC_TR_RESERVED_MASK
);

2014 
tmpd©e
 = (
ušt32_t
)(
RTC
->
TSDR
 & 
RTC_DR_RESERVED_MASK
);

2017 
RTC_SmpTimeSŒuù
->
RTC_Hours
 = (
ušt8_t
)((
tm±ime
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

2018 
RTC_SmpTimeSŒuù
->
RTC_Mšu‹s
 = (
ušt8_t
)((
tm±ime
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >> 8);

2019 
RTC_SmpTimeSŒuù
->
RTC_SecÚds
 = (
ušt8_t
)(
tm±ime
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

2020 
RTC_SmpTimeSŒuù
->
RTC_H12
 = (
ušt8_t
)((
tm±ime
 & (
RTC_TR_PM
)) >> 16);

2023 
RTC_SmpD©eSŒuù
->
RTC_Y—r
 = 0;

2024 
RTC_SmpD©eSŒuù
->
RTC_MÚth
 = (
ušt8_t
)((
tmpd©e
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

2025 
RTC_SmpD©eSŒuù
->
RTC_D©e
 = (
ušt8_t
)(
tmpd©e
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

2026 
RTC_SmpD©eSŒuù
->
RTC_W“kDay
 = (
ušt8_t
)((
tmpd©e
 & (
RTC_DR_WDU
)) >> 13);

2029 ià(
RTC_FÜm©
 =ð
RTC_FÜm©_BIN
)

2032 
RTC_SmpTimeSŒuù
->
RTC_Hours
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_StampTimeStruct->RTC_Hours);

2033 
RTC_SmpTimeSŒuù
->
RTC_Mšu‹s
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_StampTimeStruct->RTC_Minutes);

2034 
RTC_SmpTimeSŒuù
->
RTC_SecÚds
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_StampTimeStruct->RTC_Seconds);

2037 
RTC_SmpD©eSŒuù
->
RTC_MÚth
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_StampDateStruct->RTC_Month);

2038 
RTC_SmpD©eSŒuù
->
RTC_D©e
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_StampDateStruct->RTC_Date);

2039 
RTC_SmpD©eSŒuù
->
RTC_W“kDay
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_StampDateStruct->RTC_WeekDay);

2041 
	}
}

2048 
ušt32_t
 
	$RTC_G‘TimeSmpSubSecÚd
()

2051  (
ušt32_t
)(
RTC
->
TSSSR
);

2052 
	}
}

2083 
	$RTC_Tam³rTrigg”CÚfig
(
ušt32_t
 
RTC_Tam³r
, ušt32_ˆ
RTC_Tam³rTrigg”
)

2086 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER
(
RTC_Tam³r
));

2087 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_TRIGGER
(
RTC_Tam³rTrigg”
));

2089 ià(
RTC_Tam³rTrigg”
 =ð
RTC_Tam³rTrigg”_RisšgEdge
)

2092 
RTC
->
TAFCR
 &ð(
ušt32_t
)((ušt32_t)~(
RTC_Tam³r
 << 1));

2097 
RTC
->
TAFCR
 |ð(
ušt32_t
)(
RTC_Tam³r
 << 1);

2099 
	}
}

2109 
	$RTC_Tam³rCmd
(
ušt32_t
 
RTC_Tam³r
, 
FunùiÚ®S‹
 
NewS‹
)

2112 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER
(
RTC_Tam³r
));

2113 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2115 ià(
NewS‹
 !ð
DISABLE
)

2118 
RTC
->
TAFCR
 |ð(
ušt32_t
)
RTC_Tam³r
;

2123 
RTC
->
TAFCR
 &ð(
ušt32_t
)~
RTC_Tam³r
;

2125 
	}
}

2140 
	$RTC_Tam³rFž‹rCÚfig
(
ušt32_t
 
RTC_Tam³rFž‹r
)

2143 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_FILTER
(
RTC_Tam³rFž‹r
));

2146 
RTC
->
TAFCR
 &ð(
ušt32_t
)~(
RTC_TAFCR_TAMPFLT
);

2149 
RTC
->
TAFCR
 |ð(
ušt32_t
)
RTC_Tam³rFž‹r
;

2150 
	}
}

2174 
	$RTC_Tam³rSam¶šgF»qCÚfig
(
ušt32_t
 
RTC_Tam³rSam¶šgF»q
)

2177 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_SAMPLING_FREQ
(
RTC_Tam³rSam¶šgF»q
));

2180 
RTC
->
TAFCR
 &ð(
ušt32_t
)~(
RTC_TAFCR_TAMPFREQ
);

2183 
RTC
->
TAFCR
 |ð(
ušt32_t
)
RTC_Tam³rSam¶šgF»q
;

2184 
	}
}

2197 
	$RTC_Tam³rPšsP»ch¬geDu¿tiÚ
(
ušt32_t
 
RTC_Tam³rP»ch¬geDu¿tiÚ
)

2200 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_PRECHARGE_DURATION
(
RTC_Tam³rP»ch¬geDu¿tiÚ
));

2203 
RTC
->
TAFCR
 &ð(
ušt32_t
)~(
RTC_TAFCR_TAMPPRCH
);

2206 
RTC
->
TAFCR
 |ð(
ušt32_t
)
RTC_Tam³rP»ch¬geDu¿tiÚ
;

2207 
	}
}

2217 
	$RTC_TimeSmpOnTam³rD‘eùiÚCmd
(
FunùiÚ®S‹
 
NewS‹
)

2220 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2222 ià(
NewS‹
 !ð
DISABLE
)

2225 
RTC
->
TAFCR
 |ð(
ušt32_t
)
RTC_TAFCR_TAMPTS
;

2230 
RTC
->
TAFCR
 &ð(
ušt32_t
)~
RTC_TAFCR_TAMPTS
;

2232 
	}
}

2240 
	$RTC_Tam³rPuÎUpCmd
(
FunùiÚ®S‹
 
NewS‹
)

2243 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2245 ià(
NewS‹
 !ð
DISABLE
)

2248 
RTC
->
TAFCR
 &ð(
ušt32_t
)~
RTC_TAFCR_TAMPPUDIS
;

2253 
RTC
->
TAFCR
 |ð(
ušt32_t
)
RTC_TAFCR_TAMPPUDIS
;

2255 
	}
}

2281 
	$RTC_Wr™eBackupRegi¡”
(
ušt32_t
 
RTC_BKP_DR
, ušt32_ˆ
D©a
)

2283 
__IO
 
ušt32_t
 
tmp
 = 0;

2286 
	`as£¹_·¿m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2288 
tmp
 = 
RTC_BASE
 + 0x50;

2289 
tmp
 +ð(
RTC_BKP_DR
 * 4);

2292 *(
__IO
 
ušt32_t
 *)
tmp
 = (ušt32_t)
D©a
;

2293 
	}
}

2302 
ušt32_t
 
	$RTC_R—dBackupRegi¡”
(
ušt32_t
 
RTC_BKP_DR
)

2304 
__IO
 
ušt32_t
 
tmp
 = 0;

2307 
	`as£¹_·¿m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2309 
tmp
 = 
RTC_BASE
 + 0x50;

2310 
tmp
 +ð(
RTC_BKP_DR
 * 4);

2313  (*(
__IO
 
ušt32_t
 *)
tmp
);

2314 
	}
}

2342 
	$RTC_Tam³rPšS–eùiÚ
(
ušt32_t
 
RTC_Tam³rPš
)

2345 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_PIN
(
RTC_Tam³rPš
));

2347 
RTC
->
TAFCR
 &ð(
ušt32_t
)~(
RTC_TAFCR_TAMPINSEL
);

2348 
RTC
->
TAFCR
 |ð(
ušt32_t
)(
RTC_Tam³rPš
);

2349 
	}
}

2359 
	$RTC_TimeSmpPšS–eùiÚ
(
ušt32_t
 
RTC_TimeSmpPš
)

2362 
	`as£¹_·¿m
(
	`IS_RTC_TIMESTAMP_PIN
(
RTC_TimeSmpPš
));

2364 
RTC
->
TAFCR
 &ð(
ušt32_t
)~(
RTC_TAFCR_TSINSEL
);

2365 
RTC
->
TAFCR
 |ð(
ušt32_t
)(
RTC_TimeSmpPš
);

2366 
	}
}

2378 
	$RTC_OuutTy³CÚfig
(
ušt32_t
 
RTC_OuutTy³
)

2381 
	`as£¹_·¿m
(
	`IS_RTC_OUTPUT_TYPE
(
RTC_OuutTy³
));

2383 
RTC
->
TAFCR
 &ð(
ušt32_t
)~(
RTC_TAFCR_ALARMOUTTYPE
);

2384 
RTC
->
TAFCR
 |ð(
ušt32_t
)(
RTC_OuutTy³
);

2385 
	}
}

2416 
E¼ÜStus
 
	$RTC_SynchroShiáCÚfig
(
ušt32_t
 
RTC_ShiáAdd1S
, ušt32_ˆ
RTC_ShiáSubFS
)

2418 
E¼ÜStus
 
¡©us
 = 
ERROR
;

2419 
ušt32_t
 
shpfcouÁ
 = 0;

2422 
	`as£¹_·¿m
(
	`IS_RTC_SHIFT_ADD1S
(
RTC_ShiáAdd1S
));

2423 
	`as£¹_·¿m
(
	`IS_RTC_SHIFT_SUBFS
(
RTC_ShiáSubFS
));

2426 
RTC
->
WPR
 = 0xCA;

2427 
RTC
->
WPR
 = 0x53;

2430 ià((
RTC
->
ISR
 & 
RTC_ISR_SHPF
è!ð
RESET
)

2433 ((
RTC
->
ISR
 & 
RTC_ISR_SHPF
è!ð
RESET
è&& (
shpfcouÁ
 !ð
SHPF_TIMEOUT
))

2435 
shpfcouÁ
++;

2440 ià((
RTC
->
ISR
 & 
RTC_ISR_SHPF
è=ð
RESET
)

2443 if((
RTC
->
CR
 & 
RTC_CR_REFCKON
è=ð
RESET
)

2446 
RTC
->
SHIFTR
 = (
ušt32_t
)(ušt32_t)(
RTC_ShiáSubFS
è| (ušt32_t)(
RTC_ShiáAdd1S
);

2448 if(
	`RTC_Wa™FÜSynchro
(è=ð
ERROR
)

2450 
¡©us
 = 
ERROR
;

2454 
¡©us
 = 
SUCCESS
;

2459 
¡©us
 = 
ERROR
;

2464 
¡©us
 = 
ERROR
;

2468 
RTC
->
WPR
 = 0xFF;

2470  (
E¼ÜStus
)(
¡©us
);

2471 
	}
}

2535 
	$RTC_ITCÚfig
(
ušt32_t
 
RTC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

2538 
	`as£¹_·¿m
(
	`IS_RTC_CONFIG_IT
(
RTC_IT
));

2539 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2542 
RTC
->
WPR
 = 0xCA;

2543 
RTC
->
WPR
 = 0x53;

2545 ià(
NewS‹
 !ð
DISABLE
)

2548 
RTC
->
CR
 |ð(
ušt32_t
)(
RTC_IT
 & ~
RTC_TAFCR_TAMPIE
);

2550 
RTC
->
TAFCR
 |ð(
ušt32_t
)(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2555 
RTC
->
CR
 &ð(
ušt32_t
)~(
RTC_IT
 & (ušt32_t)~
RTC_TAFCR_TAMPIE
);

2557 
RTC
->
TAFCR
 &ð(
ušt32_t
)~(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2560 
RTC
->
WPR
 = 0xFF;

2561 
	}
}

2581 
FÏgStus
 
	$RTC_G‘FÏgStus
(
ušt32_t
 
RTC_FLAG
)

2583 
FÏgStus
 
b™¡©us
 = 
RESET
;

2584 
ušt32_t
 
tm´eg
 = 0;

2587 
	`as£¹_·¿m
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

2590 
tm´eg
 = (
ušt32_t
)(
RTC
->
ISR
 & 
RTC_FLAGS_MASK
);

2593 ià((
tm´eg
 & 
RTC_FLAG
è!ð(
ušt32_t
)
RESET
)

2595 
b™¡©us
 = 
SET
;

2599 
b™¡©us
 = 
RESET
;

2601  
b™¡©us
;

2602 
	}
}

2617 
	$RTC_CË¬FÏg
(
ušt32_t
 
RTC_FLAG
)

2620 
	`as£¹_·¿m
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

2623 
RTC
->
ISR
 = (
ušt32_t
)((ušt32_t)(~((
RTC_FLAG
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2624 
	}
}

2637 
ITStus
 
	$RTC_G‘ITStus
(
ušt32_t
 
RTC_IT
)

2639 
ITStus
 
b™¡©us
 = 
RESET
;

2640 
ušt32_t
 
tm´eg
 = 0, 
’abË¡©us
 = 0;

2643 
	`as£¹_·¿m
(
	`IS_RTC_GET_IT
(
RTC_IT
));

2646 
tm´eg
 = (
ušt32_t
)(
RTC
->
TAFCR
 & (
RTC_TAFCR_TAMPIE
));

2649 
’abË¡©us
 = (
ušt32_t
)((
RTC
->
CR
 & 
RTC_IT
è| (
tm´eg
 & (RTC_IT >> 15)));

2652 
tm´eg
 = (
ušt32_t
)((
RTC
->
ISR
 & (ušt32_t)(
RTC_IT
 >> 4)));

2655 ià((
’abË¡©us
 !ð(
ušt32_t
)
RESET
è&& ((
tm´eg
 & 0x0000FFFF) != (uint32_t)RESET))

2657 
b™¡©us
 = 
SET
;

2661 
b™¡©us
 = 
RESET
;

2663  
b™¡©us
;

2664 
	}
}

2677 
	$RTC_CË¬ITP’dšgB™
(
ušt32_t
 
RTC_IT
)

2679 
ušt32_t
 
tm´eg
 = 0;

2682 
	`as£¹_·¿m
(
	`IS_RTC_CLEAR_IT
(
RTC_IT
));

2685 
tm´eg
 = (
ušt32_t
)(
RTC_IT
 >> 4);

2688 
RTC
->
ISR
 = (
ušt32_t
)((ušt32_t)(~((
tm´eg
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2689 
	}
}

2700 
ušt8_t
 
	$RTC_By‹ToBcd2
(
ušt8_t
 
V®ue
)

2702 
ušt8_t
 
bcdhigh
 = 0;

2704 
V®ue
 >= 10)

2706 
bcdhigh
++;

2707 
V®ue
 -= 10;

2710  ((
ušt8_t
)(
bcdhigh
 << 4è| 
V®ue
);

2711 
	}
}

2718 
ušt8_t
 
	$RTC_Bcd2ToBy‹
(
ušt8_t
 
V®ue
)

2720 
ušt8_t
 
tmp
 = 0;

2721 
tmp
 = ((
ušt8_t
)(
V®ue
 & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;

2722  (
tmp
 + (
V®ue
 & (
ušt8_t
)0x0F));

2723 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STD034~1.C

41 
	~"¡m32f4xx_hash.h
"

54 
	#SHA1BUSY_TIMEOUT
 ((
ušt32_t
è0x00010000)

	)

87 
E¼ÜStus
 
	$HASH_SHA1
(
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËn
, ušt8_ˆ
Ouut
[20])

89 
HASH_In™Ty³Def
 
SHA1_HASH_In™SŒuùu»
;

90 
HASH_MsgDige¡
 
SHA1_Mes§geDige¡
;

91 
__IO
 
ušt16_t
 
nbv®idb™sd©a
 = 0;

92 
ušt32_t
 
i
 = 0;

93 
__IO
 
ušt32_t
 
couÁ”
 = 0;

94 
ušt32_t
 
busy¡©us
 = 0;

95 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

96 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

97 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

100 
nbv®idb™sd©a
 = 8 * (
IËn
 % 4);

103 
	`HASH_DeIn™
();

106 
SHA1_HASH_In™SŒuùu»
.
HASH_AlgoS–eùiÚ
 = 
HASH_AlgoS–eùiÚ_SHA1
;

107 
SHA1_HASH_In™SŒuùu»
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

108 
SHA1_HASH_In™SŒuùu»
.
HASH_D©aTy³
 = 
HASH_D©aTy³_8b
;

109 
	`HASH_In™
(&
SHA1_HASH_In™SŒuùu»
);

112 
	`HASH_S‘La¡WÜdV®idB™sNbr
(
nbv®idb™sd©a
);

115 
i
=0; i<
IËn
; i+=4)

117 
	`HASH_D©aIn
(*(
ušt32_t
*)
špuddr
);

118 
špuddr
+=4;

122 
	`HASH_S¹Dige¡
();

127 
busy¡©us
 = 
	`HASH_G‘FÏgStus
(
HASH_FLAG_BUSY
);

128 
couÁ”
++;

130 (
couÁ”
 !ð
SHA1BUSY_TIMEOUT
è&& (
busy¡©us
 !ð
RESET
));

132 ià(
busy¡©us
 !ð
RESET
)

134 
¡©us
 = 
ERROR
;

139 
	`HASH_G‘Dige¡
(&
SHA1_Mes§geDige¡
);

140 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
SHA1_Mes§geDige¡
.
D©a
[0]);

141 
ouuddr
+=4;

142 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
SHA1_Mes§geDige¡
.
D©a
[1]);

143 
ouuddr
+=4;

144 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
SHA1_Mes§geDige¡
.
D©a
[2]);

145 
ouuddr
+=4;

146 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
SHA1_Mes§geDige¡
.
D©a
[3]);

147 
ouuddr
+=4;

148 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
SHA1_Mes§geDige¡
.
D©a
[4]);

150  
¡©us
;

151 
	}
}

164 
E¼ÜStus
 
	$HMAC_SHA1
(
ušt8_t
 *
Key
, 
ušt32_t
 
KeyËn
, ušt8_ˆ*
IÅut
,

165 
ušt32_t
 
IËn
, 
ušt8_t
 
Ouut
[20])

167 
HASH_In™Ty³Def
 
SHA1_HASH_In™SŒuùu»
;

168 
HASH_MsgDige¡
 
SHA1_Mes§geDige¡
;

169 
__IO
 
ušt16_t
 
nbv®idb™sd©a
 = 0;

170 
__IO
 
ušt16_t
 
nbv®idb™skey
 = 0;

171 
ušt32_t
 
i
 = 0;

172 
__IO
 
ušt32_t
 
couÁ”
 = 0;

173 
ušt32_t
 
busy¡©us
 = 0;

174 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

175 
ušt32_t
 
keyaddr
 = (ušt32_t)
Key
;

176 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

177 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

180 
nbv®idb™sd©a
 = 8 * (
IËn
 % 4);

183 
nbv®idb™skey
 = 8 * (
KeyËn
 % 4);

186 
	`HASH_DeIn™
();

189 
SHA1_HASH_In™SŒuùu»
.
HASH_AlgoS–eùiÚ
 = 
HASH_AlgoS–eùiÚ_SHA1
;

190 
SHA1_HASH_In™SŒuùu»
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

191 
SHA1_HASH_In™SŒuùu»
.
HASH_D©aTy³
 = 
HASH_D©aTy³_8b
;

192 if(
KeyËn
 > 64)

195 
SHA1_HASH_In™SŒuùu»
.
HASH_HMACKeyTy³
 = 
HASH_HMACKeyTy³_LÚgKey
;

200 
SHA1_HASH_In™SŒuùu»
.
HASH_HMACKeyTy³
 = 
HASH_HMACKeyTy³_ShÜtKey
;

202 
	`HASH_In™
(&
SHA1_HASH_In™SŒuùu»
);

205 
	`HASH_S‘La¡WÜdV®idB™sNbr
(
nbv®idb™skey
);

208 
i
=0; i<
KeyËn
; i+=4)

210 
	`HASH_D©aIn
(*(
ušt32_t
*)
keyaddr
);

211 
keyaddr
+=4;

215 
	`HASH_S¹Dige¡
();

220 
busy¡©us
 = 
	`HASH_G‘FÏgStus
(
HASH_FLAG_BUSY
);

221 
couÁ”
++;

223 (
couÁ”
 !ð
SHA1BUSY_TIMEOUT
è&& (
busy¡©us
 !ð
RESET
));

225 ià(
busy¡©us
 !ð
RESET
)

227 
¡©us
 = 
ERROR
;

232 
	`HASH_S‘La¡WÜdV®idB™sNbr
(
nbv®idb™sd©a
);

235 
i
=0; i<
IËn
; i+=4)

237 
	`HASH_D©aIn
(*(
ušt32_t
*)
špuddr
);

238 
špuddr
+=4;

242 
	`HASH_S¹Dige¡
();

246 
couÁ”
 =0;

249 
busy¡©us
 = 
	`HASH_G‘FÏgStus
(
HASH_FLAG_BUSY
);

250 
couÁ”
++;

252 (
couÁ”
 !ð
SHA1BUSY_TIMEOUT
è&& (
busy¡©us
 !ð
RESET
));

254 ià(
busy¡©us
 !ð
RESET
)

256 
¡©us
 = 
ERROR
;

261 
	`HASH_S‘La¡WÜdV®idB™sNbr
(
nbv®idb™skey
);

264 
keyaddr
 = (
ušt32_t
)
Key
;

265 
i
=0; i<
KeyËn
; i+=4)

267 
	`HASH_D©aIn
(*(
ušt32_t
*)
keyaddr
);

268 
keyaddr
+=4;

272 
	`HASH_S¹Dige¡
();

275 
couÁ”
 =0;

278 
busy¡©us
 = 
	`HASH_G‘FÏgStus
(
HASH_FLAG_BUSY
);

279 
couÁ”
++;

281 (
couÁ”
 !ð
SHA1BUSY_TIMEOUT
è&& (
busy¡©us
 !ð
RESET
));

283 ià(
busy¡©us
 !ð
RESET
)

285 
¡©us
 = 
ERROR
;

290 
	`HASH_G‘Dige¡
(&
SHA1_Mes§geDige¡
);

291 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
SHA1_Mes§geDige¡
.
D©a
[0]);

292 
ouuddr
+=4;

293 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
SHA1_Mes§geDige¡
.
D©a
[1]);

294 
ouuddr
+=4;

295 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
SHA1_Mes§geDige¡
.
D©a
[2]);

296 
ouuddr
+=4;

297 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
SHA1_Mes§geDige¡
.
D©a
[3]);

298 
ouuddr
+=4;

299 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
SHA1_Mes§geDige¡
.
D©a
[4]);

303  
¡©us
;

304 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STD56B~1.C

43 
	~"¡m32f4xx_üyp.h
"

57 
	#TDESBUSY_TIMEOUT
 ((
ušt32_t
è0x00010000)

	)

96 
E¼ÜStus
 
	$CRYP_TDES_ECB
(
ušt8_t
 
Mode
, ušt8_ˆ
Key
[24], ušt8_ˆ*
IÅut
,

97 
ušt32_t
 
IËngth
, 
ušt8_t
 *
Ouut
)

99 
CRYP_In™Ty³Def
 
TDES_CRYP_In™SŒuùu»
;

100 
CRYP_KeyIn™Ty³Def
 
TDES_CRYP_KeyIn™SŒuùu»
;

101 
__IO
 
ušt32_t
 
couÁ”
 = 0;

102 
ušt32_t
 
busy¡©us
 = 0;

103 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

104 
ušt32_t
 
keyaddr
 = (ušt32_t)
Key
;

105 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

106 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

107 
ušt32_t
 
i
 = 0;

110 
	`CRYP_KeySŒuùIn™
(&
TDES_CRYP_KeyIn™SŒuùu»
);

113 if(
Mode
 =ð
MODE_ENCRYPT
)

115 
TDES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Enüy±
;

119 
TDES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Deüy±
;

122 
TDES_CRYP_In™SŒuùu»
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

123 
TDES_CRYP_In™SŒuùu»
.
CRYP_D©aTy³
 = 
CRYP_D©aTy³_8b
;

124 
	`CRYP_In™
(&
TDES_CRYP_In™SŒuùu»
);

127 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

128 
keyaddr
+=4;

129 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

130 
keyaddr
+=4;

131 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

132 
keyaddr
+=4;

133 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

134 
keyaddr
+=4;

135 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

136 
keyaddr
+=4;

137 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

138 
	`CRYP_KeyIn™
(& 
TDES_CRYP_KeyIn™SŒuùu»
);

141 
	`CRYP_FIFOFlush
();

144 
	`CRYP_Cmd
(
ENABLE
);

146 
i
=0; ((i<
IËngth
è&& (
¡©us
 !ð
ERROR
)); i+=8)

149 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

150 
špuddr
+=4;

151 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

152 
špuddr
+=4;

155 
couÁ”
 = 0;

158 
busy¡©us
 = 
	`CRYP_G‘FÏgStus
(
CRYP_FLAG_BUSY
);

159 
couÁ”
++;

161 (
couÁ”
 !ð
TDESBUSY_TIMEOUT
è&& (
busy¡©us
 !ð
RESET
));

163 ià(
busy¡©us
 !ð
RESET
)

165 
¡©us
 = 
ERROR
;

171 *(
ušt32_t
*)(
ouuddr
èð
	`CRYP_D©aOut
();

172 
ouuddr
+=4;

173 *(
ušt32_t
*)(
ouuddr
èð
	`CRYP_D©aOut
();

174 
ouuddr
+=4;

179 
	`CRYP_Cmd
(
DISABLE
);

181  
¡©us
;

182 
	}
}

199 
E¼ÜStus
 
	$CRYP_TDES_CBC
(
ušt8_t
 
Mode
, ušt8_ˆ
Key
[24], ušt8_ˆ
In™VeùÜs
[8],

200 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
, ušt8_ˆ*
Ouut
)

202 
CRYP_In™Ty³Def
 
TDES_CRYP_In™SŒuùu»
;

203 
CRYP_KeyIn™Ty³Def
 
TDES_CRYP_KeyIn™SŒuùu»
;

204 
CRYP_IVIn™Ty³Def
 
TDES_CRYP_IVIn™SŒuùu»
;

205 
__IO
 
ušt32_t
 
couÁ”
 = 0;

206 
ušt32_t
 
busy¡©us
 = 0;

207 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

208 
ušt32_t
 
keyaddr
 = (ušt32_t)
Key
;

209 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

210 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

211 
ušt32_t
 
ivaddr
 = (ušt32_t)
In™VeùÜs
;

212 
ušt32_t
 
i
 = 0;

215 
	`CRYP_KeySŒuùIn™
(&
TDES_CRYP_KeyIn™SŒuùu»
);

218 if(
Mode
 =ð
MODE_ENCRYPT
)

220 
TDES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Enüy±
;

224 
TDES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Deüy±
;

226 
TDES_CRYP_In™SŒuùu»
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_CBC
;

227 
TDES_CRYP_In™SŒuùu»
.
CRYP_D©aTy³
 = 
CRYP_D©aTy³_8b
;

229 
	`CRYP_In™
(&
TDES_CRYP_In™SŒuùu»
);

232 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

233 
keyaddr
+=4;

234 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

235 
keyaddr
+=4;

236 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

237 
keyaddr
+=4;

238 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

239 
keyaddr
+=4;

240 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

241 
keyaddr
+=4;

242 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

243 
	`CRYP_KeyIn™
(& 
TDES_CRYP_KeyIn™SŒuùu»
);

246 
TDES_CRYP_IVIn™SŒuùu»
.
CRYP_IV0Leá
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

247 
ivaddr
+=4;

248 
TDES_CRYP_IVIn™SŒuùu»
.
CRYP_IV0Right
ð
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

249 
	`CRYP_IVIn™
(&
TDES_CRYP_IVIn™SŒuùu»
);

252 
	`CRYP_FIFOFlush
();

255 
	`CRYP_Cmd
(
ENABLE
);

257 
i
=0; ((i<
IËngth
è&& (
¡©us
 !ð
ERROR
)); i+=8)

260 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

261 
špuddr
+=4;

262 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

263 
špuddr
+=4;

266 
couÁ”
 = 0;

269 
busy¡©us
 = 
	`CRYP_G‘FÏgStus
(
CRYP_FLAG_BUSY
);

270 
couÁ”
++;

272 (
couÁ”
 !ð
TDESBUSY_TIMEOUT
è&& (
busy¡©us
 !ð
RESET
));

274 ià(
busy¡©us
 !ð
RESET
)

276 
¡©us
 = 
ERROR
;

282 *(
ušt32_t
*)(
ouuddr
èð
	`CRYP_D©aOut
();

283 
ouuddr
+=4;

284 *(
ušt32_t
*)(
ouuddr
èð
	`CRYP_D©aOut
();

285 
ouuddr
+=4;

290 
	`CRYP_Cmd
(
DISABLE
);

292  
¡©us
;

293 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STD5E9~1.C

82 
	~"¡m32f4xx_dcmi.h
"

83 
	~"¡m32f4xx_rcc.h
"

122 
	$DCMI_DeIn™
()

124 
DCMI
->
CR
 = 0x0;

125 
DCMI
->
IER
 = 0x0;

126 
DCMI
->
ICR
 = 0x1F;

127 
DCMI
->
ESCR
 = 0x0;

128 
DCMI
->
ESUR
 = 0x0;

129 
DCMI
->
CWSTRTR
 = 0x0;

130 
DCMI
->
CWSIZER
 = 0x0;

131 
	}
}

139 
	$DCMI_In™
(
DCMI_In™Ty³Def
* 
DCMI_In™SŒuù
)

141 
ušt32_t
 
‹mp
 = 0x0;

144 
	`as£¹_·¿m
(
	`IS_DCMI_CAPTURE_MODE
(
DCMI_In™SŒuù
->
DCMI_C­tu»Mode
));

145 
	`as£¹_·¿m
(
	`IS_DCMI_SYNCHRO
(
DCMI_In™SŒuù
->
DCMI_SynchroMode
));

146 
	`as£¹_·¿m
(
	`IS_DCMI_PCKPOLARITY
(
DCMI_In™SŒuù
->
DCMI_PCKPÞ¬™y
));

147 
	`as£¹_·¿m
(
	`IS_DCMI_VSPOLARITY
(
DCMI_In™SŒuù
->
DCMI_VSPÞ¬™y
));

148 
	`as£¹_·¿m
(
	`IS_DCMI_HSPOLARITY
(
DCMI_In™SŒuù
->
DCMI_HSPÞ¬™y
));

149 
	`as£¹_·¿m
(
	`IS_DCMI_CAPTURE_RATE
(
DCMI_In™SŒuù
->
DCMI_C­tu»R©e
));

150 
	`as£¹_·¿m
(
	`IS_DCMI_EXTENDED_DATA
(
DCMI_In™SŒuù
->
DCMI_Ex‹ndedD©aMode
));

154 
DCMI
->
CR
 &ð~(
DCMI_CR_ENABLE
 | 
DCMI_CR_CAPTURE
);

157 
‹mp
 = 
DCMI
->
CR
;

159 
‹mp
 &ð~((
ušt32_t
)
DCMI_CR_CM
 | 
DCMI_CR_ESS
 | 
DCMI_CR_PCKPOL
 |

160 
DCMI_CR_HSPOL
 | 
DCMI_CR_VSPOL
 | 
DCMI_CR_FCRC_0
 |

161 
DCMI_CR_FCRC_1
 | 
DCMI_CR_EDM_0
 | 
DCMI_CR_EDM_1
);

164 
‹mp
 |ð((
ušt32_t
)
DCMI_In™SŒuù
->
DCMI_C­tu»Mode
 |

165 
DCMI_In™SŒuù
->
DCMI_SynchroMode
 |

166 
DCMI_In™SŒuù
->
DCMI_PCKPÞ¬™y
 |

167 
DCMI_In™SŒuù
->
DCMI_VSPÞ¬™y
 |

168 
DCMI_In™SŒuù
->
DCMI_HSPÞ¬™y
 |

169 
DCMI_In™SŒuù
->
DCMI_C­tu»R©e
 |

170 
DCMI_In™SŒuù
->
DCMI_Ex‹ndedD©aMode
);

172 
DCMI
->
CR
 = 
‹mp
;

173 
	}
}

181 
	$DCMI_SŒuùIn™
(
DCMI_In™Ty³Def
* 
DCMI_In™SŒuù
)

184 
DCMI_In™SŒuù
->
DCMI_C­tu»Mode
 = 
DCMI_C­tu»Mode_CÚtšuous
;

185 
DCMI_In™SŒuù
->
DCMI_SynchroMode
 = 
DCMI_SynchroMode_H¬dw¬e
;

186 
DCMI_In™SŒuù
->
DCMI_PCKPÞ¬™y
 = 
DCMI_PCKPÞ¬™y_F®lšg
;

187 
DCMI_In™SŒuù
->
DCMI_VSPÞ¬™y
 = 
DCMI_VSPÞ¬™y_Low
;

188 
DCMI_In™SŒuù
->
DCMI_HSPÞ¬™y
 = 
DCMI_HSPÞ¬™y_Low
;

189 
DCMI_In™SŒuù
->
DCMI_C­tu»R©e
 = 
DCMI_C­tu»R©e_AÎ_F¿me
;

190 
DCMI_In™SŒuù
->
DCMI_Ex‹ndedD©aMode
 = 
DCMI_Ex‹ndedD©aMode_8b
;

191 
	}
}

201 
	$DCMI_CROPCÚfig
(
DCMI_CROPIn™Ty³Def
* 
DCMI_CROPIn™SŒuù
)

204 
DCMI
->
CWSTRTR
 = (
ušt32_t
)((ušt32_t)
DCMI_CROPIn™SŒuù
->
DCMI_HÜizÚlOff£tCouÁ
 |

205 ((
ušt32_t
)
DCMI_CROPIn™SŒuù
->
DCMI_V”tiÿlS¹Lše
 << 16));

208 
DCMI
->
CWSIZER
 = (
ušt32_t
)(
DCMI_CROPIn™SŒuù
->
DCMI_C­tu»CouÁ
 |

209 ((
ušt32_t
)
DCMI_CROPIn™SŒuù
->
DCMI_V”tiÿlLšeCouÁ
 << 16));

210 
	}
}

219 
	$DCMI_CROPCmd
(
FunùiÚ®S‹
 
NewS‹
)

222 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

224 ià(
NewS‹
 !ð
DISABLE
)

227 
DCMI
->
CR
 |ð(
ušt32_t
)
DCMI_CR_CROP
;

232 
DCMI
->
CR
 &ð~(
ušt32_t
)
DCMI_CR_CROP
;

234 
	}
}

242 
	$DCMI_S‘EmbeddedSynchroCodes
(
DCMI_CodesIn™Ty³Def
* 
DCMI_CodesIn™SŒuù
)

244 
DCMI
->
ESCR
 = (
ušt32_t
)(
DCMI_CodesIn™SŒuù
->
DCMI_F¿meS¹Code
 |

245 ((
ušt32_t
)
DCMI_CodesIn™SŒuù
->
DCMI_LšeS¹Code
 << 8)|

246 ((
ušt32_t
)
DCMI_CodesIn™SŒuù
->
DCMI_LšeEndCode
 << 16)|

247 ((
ušt32_t
)
DCMI_CodesIn™SŒuù
->
DCMI_F¿meEndCode
 << 24));

248 
	}
}

257 
	$DCMI_JPEGCmd
(
FunùiÚ®S‹
 
NewS‹
)

260 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

262 ià(
NewS‹
 !ð
DISABLE
)

265 
DCMI
->
CR
 |ð(
ušt32_t
)
DCMI_CR_JPEG
;

270 
DCMI
->
CR
 &ð~(
ušt32_t
)
DCMI_CR_JPEG
;

272 
	}
}

295 
	$DCMI_Cmd
(
FunùiÚ®S‹
 
NewS‹
)

298 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

300 ià(
NewS‹
 !ð
DISABLE
)

303 
DCMI
->
CR
 |ð(
ušt32_t
)
DCMI_CR_ENABLE
;

308 
DCMI
->
CR
 &ð~(
ušt32_t
)
DCMI_CR_ENABLE
;

310 
	}
}

318 
	$DCMI_C­tu»Cmd
(
FunùiÚ®S‹
 
NewS‹
)

321 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

323 ià(
NewS‹
 !ð
DISABLE
)

326 
DCMI
->
CR
 |ð(
ušt32_t
)
DCMI_CR_CAPTURE
;

331 
DCMI
->
CR
 &ð~(
ušt32_t
)
DCMI_CR_CAPTURE
;

333 
	}
}

340 
ušt32_t
 
	$DCMI_R—dD©a
()

342  
DCMI
->
DR
;

343 
	}
}

373 
	$DCMI_ITCÚfig
(
ušt16_t
 
DCMI_IT
, 
FunùiÚ®S‹
 
NewS‹
)

376 
	`as£¹_·¿m
(
	`IS_DCMI_CONFIG_IT
(
DCMI_IT
));

377 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

379 ià(
NewS‹
 !ð
DISABLE
)

382 
DCMI
->
IER
 |ð
DCMI_IT
;

387 
DCMI
->
IER
 &ð(
ušt16_t
)(~
DCMI_IT
);

389 
	}
}

410 
FÏgStus
 
	$DCMI_G‘FÏgStus
(
ušt16_t
 
DCMI_FLAG
)

412 
FÏgStus
 
b™¡©us
 = 
RESET
;

413 
ušt32_t
 
dcmœeg
, 
‹m´eg
 = 0;

416 
	`as£¹_·¿m
(
	`IS_DCMI_GET_FLAG
(
DCMI_FLAG
));

419 
dcmœeg
 = (((
ušt16_t
)
DCMI_FLAG
) >> 12);

421 ià(
dcmœeg
 == 0x01)

423 
‹m´eg
ð
DCMI
->
RISR
;

425 ià(
dcmœeg
 == 0x02)

427 
‹m´eg
 = 
DCMI
->
SR
;

431 
‹m´eg
 = 
DCMI
->
MISR
;

434 ià((
‹m´eg
 & 
DCMI_FLAG
è!ð(
ušt16_t
)
RESET
 )

436 
b™¡©us
 = 
SET
;

440 
b™¡©us
 = 
RESET
;

443  
b™¡©us
;

444 
	}
}

457 
	$DCMI_CË¬FÏg
(
ušt16_t
 
DCMI_FLAG
)

460 
	`as£¹_·¿m
(
	`IS_DCMI_CLEAR_FLAG
(
DCMI_FLAG
));

465 
DCMI
->
ICR
 = 
DCMI_FLAG
;

466 
	}
}

479 
ITStus
 
	$DCMI_G‘ITStus
(
ušt16_t
 
DCMI_IT
)

481 
ITStus
 
b™¡©us
 = 
RESET
;

482 
ušt32_t
 
™¡©us
 = 0;

485 
	`as£¹_·¿m
(
	`IS_DCMI_GET_IT
(
DCMI_IT
));

487 
™¡©us
 = 
DCMI
->
MISR
 & 
DCMI_IT
;

489 ià((
™¡©us
 !ð(
ušt16_t
)
RESET
))

491 
b™¡©us
 = 
SET
;

495 
b™¡©us
 = 
RESET
;

497  
b™¡©us
;

498 
	}
}

511 
	$DCMI_CË¬ITP’dšgB™
(
ušt16_t
 
DCMI_IT
)

516 
DCMI
->
ICR
 = 
DCMI_IT
;

517 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STE8F0~1.C

46 
	~"¡m32f4xx_üyp.h
"

59 
	#AESBUSY_TIMEOUT
 ((
ušt32_t
è0x00010000)

	)

98 
E¼ÜStus
 
	$CRYP_AES_ECB
(
ušt8_t
 
Mode
, ušt8_t* 
Key
, 
ušt16_t
 
Keysize
,

99 
ušt8_t
* 
IÅut
, 
ušt32_t
 
IËngth
, ušt8_t* 
Ouut
)

101 
CRYP_In™Ty³Def
 
AES_CRYP_In™SŒuùu»
;

102 
CRYP_KeyIn™Ty³Def
 
AES_CRYP_KeyIn™SŒuùu»
;

103 
__IO
 
ušt32_t
 
couÁ”
 = 0;

104 
ušt32_t
 
busy¡©us
 = 0;

105 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

106 
ušt32_t
 
keyaddr
 = (ušt32_t)
Key
;

107 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

108 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

109 
ušt32_t
 
i
 = 0;

112 
	`CRYP_KeySŒuùIn™
(&
AES_CRYP_KeyIn™SŒuùu»
);

114 
Keysize
)

117 
AES_CRYP_In™SŒuùu»
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

118 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

119 
keyaddr
+=4;

120 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

121 
keyaddr
+=4;

122 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

123 
keyaddr
+=4;

124 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

127 
AES_CRYP_In™SŒuùu»
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

128 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

129 
keyaddr
+=4;

130 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

131 
keyaddr
+=4;

132 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

133 
keyaddr
+=4;

134 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

135 
keyaddr
+=4;

136 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

137 
keyaddr
+=4;

138 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

141 
AES_CRYP_In™SŒuùu»
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

142 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key0Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

143 
keyaddr
+=4;

144 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key0Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

145 
keyaddr
+=4;

146 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

147 
keyaddr
+=4;

148 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

149 
keyaddr
+=4;

150 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

151 
keyaddr
+=4;

152 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

153 
keyaddr
+=4;

154 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

155 
keyaddr
+=4;

156 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

163 if(
Mode
 =ð
MODE_DECRYPT
)

166 
	`CRYP_FIFOFlush
();

169 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Deüy±
;

170 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

171 
AES_CRYP_In™SŒuùu»
.
CRYP_D©aTy³
 = 
CRYP_D©aTy³_32b
;

172 
	`CRYP_In™
(&
AES_CRYP_In™SŒuùu»
);

175 
	`CRYP_KeyIn™
(&
AES_CRYP_KeyIn™SŒuùu»
);

178 
	`CRYP_Cmd
(
ENABLE
);

183 
busy¡©us
 = 
	`CRYP_G‘FÏgStus
(
CRYP_FLAG_BUSY
);

184 
couÁ”
++;

186 (
couÁ”
 !ð
AESBUSY_TIMEOUT
è&& (
busy¡©us
 !ð
RESET
));

188 ià(
busy¡©us
 !ð
RESET
)

190 
¡©us
 = 
ERROR
;

195 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Deüy±
;

202 
	`CRYP_KeyIn™
(&
AES_CRYP_KeyIn™SŒuùu»
);

205 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Enüy±
;

208 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_ECB
;

209 
AES_CRYP_In™SŒuùu»
.
CRYP_D©aTy³
 = 
CRYP_D©aTy³_8b
;

210 
	`CRYP_In™
(&
AES_CRYP_In™SŒuùu»
);

213 
	`CRYP_FIFOFlush
();

216 
	`CRYP_Cmd
(
ENABLE
);

218 
i
=0; ((i<
IËngth
è&& (
¡©us
 !ð
ERROR
)); i+=16)

222 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

223 
špuddr
+=4;

224 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

225 
špuddr
+=4;

226 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

227 
špuddr
+=4;

228 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

229 
špuddr
+=4;

232 
couÁ”
 = 0;

235 
busy¡©us
 = 
	`CRYP_G‘FÏgStus
(
CRYP_FLAG_BUSY
);

236 
couÁ”
++;

238 (
couÁ”
 !ð
AESBUSY_TIMEOUT
è&& (
busy¡©us
 !ð
RESET
));

240 ià(
busy¡©us
 !ð
RESET
)

242 
¡©us
 = 
ERROR
;

248 *(
ušt32_t
*)(
ouuddr
èð
	`CRYP_D©aOut
();

249 
ouuddr
+=4;

250 *(
ušt32_t
*)(
ouuddr
èð
	`CRYP_D©aOut
();

251 
ouuddr
+=4;

252 *(
ušt32_t
*)(
ouuddr
èð
	`CRYP_D©aOut
();

253 
ouuddr
+=4;

254 *(
ušt32_t
*)(
ouuddr
èð
	`CRYP_D©aOut
();

255 
ouuddr
+=4;

260 
	`CRYP_Cmd
(
DISABLE
);

262  
¡©us
;

263 
	}
}

281 
E¼ÜStus
 
	$CRYP_AES_CBC
(
ušt8_t
 
Mode
, ušt8_ˆ
In™VeùÜs
[16], ušt8_ˆ*
Key
,

282 
ušt16_t
 
Keysize
, 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
,

283 
ušt8_t
 *
Ouut
)

285 
CRYP_In™Ty³Def
 
AES_CRYP_In™SŒuùu»
;

286 
CRYP_KeyIn™Ty³Def
 
AES_CRYP_KeyIn™SŒuùu»
;

287 
CRYP_IVIn™Ty³Def
 
AES_CRYP_IVIn™SŒuùu»
;

288 
__IO
 
ušt32_t
 
couÁ”
 = 0;

289 
ušt32_t
 
busy¡©us
 = 0;

290 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

291 
ušt32_t
 
keyaddr
 = (ušt32_t)
Key
;

292 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

293 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

294 
ušt32_t
 
ivaddr
 = (ušt32_t)
In™VeùÜs
;

295 
ušt32_t
 
i
 = 0;

298 
	`CRYP_KeySŒuùIn™
(&
AES_CRYP_KeyIn™SŒuùu»
);

300 
Keysize
)

303 
AES_CRYP_In™SŒuùu»
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

304 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

305 
keyaddr
+=4;

306 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

307 
keyaddr
+=4;

308 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

309 
keyaddr
+=4;

310 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

313 
AES_CRYP_In™SŒuùu»
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

314 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

315 
keyaddr
+=4;

316 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

317 
keyaddr
+=4;

318 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

319 
keyaddr
+=4;

320 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

321 
keyaddr
+=4;

322 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

323 
keyaddr
+=4;

324 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

327 
AES_CRYP_In™SŒuùu»
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

328 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key0Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

329 
keyaddr
+=4;

330 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key0Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

331 
keyaddr
+=4;

332 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

333 
keyaddr
+=4;

334 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

335 
keyaddr
+=4;

336 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

337 
keyaddr
+=4;

338 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

339 
keyaddr
+=4;

340 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

341 
keyaddr
+=4;

342 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

349 
AES_CRYP_IVIn™SŒuùu»
.
CRYP_IV0Leá
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

350 
ivaddr
+=4;

351 
AES_CRYP_IVIn™SŒuùu»
.
CRYP_IV0Right
ð
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

352 
ivaddr
+=4;

353 
AES_CRYP_IVIn™SŒuùu»
.
CRYP_IV1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

354 
ivaddr
+=4;

355 
AES_CRYP_IVIn™SŒuùu»
.
CRYP_IV1Right
ð
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

359 if(
Mode
 =ð
MODE_DECRYPT
)

362 
	`CRYP_FIFOFlush
();

365 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Deüy±
;

366 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

367 
AES_CRYP_In™SŒuùu»
.
CRYP_D©aTy³
 = 
CRYP_D©aTy³_32b
;

369 
	`CRYP_In™
(&
AES_CRYP_In™SŒuùu»
);

372 
	`CRYP_KeyIn™
(&
AES_CRYP_KeyIn™SŒuùu»
);

375 
	`CRYP_Cmd
(
ENABLE
);

380 
busy¡©us
 = 
	`CRYP_G‘FÏgStus
(
CRYP_FLAG_BUSY
);

381 
couÁ”
++;

383 (
couÁ”
 !ð
AESBUSY_TIMEOUT
è&& (
busy¡©us
 !ð
RESET
));

385 ià(
busy¡©us
 !ð
RESET
)

387 
¡©us
 = 
ERROR
;

392 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Deüy±
;

398 
	`CRYP_KeyIn™
(&
AES_CRYP_KeyIn™SŒuùu»
);

401 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Enüy±
;

403 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CBC
;

404 
AES_CRYP_In™SŒuùu»
.
CRYP_D©aTy³
 = 
CRYP_D©aTy³_8b
;

405 
	`CRYP_In™
(&
AES_CRYP_In™SŒuùu»
);

408 
	`CRYP_IVIn™
(&
AES_CRYP_IVIn™SŒuùu»
);

411 
	`CRYP_FIFOFlush
();

414 
	`CRYP_Cmd
(
ENABLE
);

417 
i
=0; ((i<
IËngth
è&& (
¡©us
 !ð
ERROR
)); i+=16)

421 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

422 
špuddr
+=4;

423 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

424 
špuddr
+=4;

425 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

426 
špuddr
+=4;

427 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

428 
špuddr
+=4;

430 
couÁ”
 = 0;

433 
busy¡©us
 = 
	`CRYP_G‘FÏgStus
(
CRYP_FLAG_BUSY
);

434 
couÁ”
++;

436 (
couÁ”
 !ð
AESBUSY_TIMEOUT
è&& (
busy¡©us
 !ð
RESET
));

438 ià(
busy¡©us
 !ð
RESET
)

440 
¡©us
 = 
ERROR
;

446 *(
ušt32_t
*)(
ouuddr
èð
	`CRYP_D©aOut
();

447 
ouuddr
+=4;

448 *(
ušt32_t
*)(
ouuddr
èð
	`CRYP_D©aOut
();

449 
ouuddr
+=4;

450 *(
ušt32_t
*)(
ouuddr
èð
	`CRYP_D©aOut
();

451 
ouuddr
+=4;

452 *(
ušt32_t
*)(
ouuddr
èð
	`CRYP_D©aOut
();

453 
ouuddr
+=4;

458 
	`CRYP_Cmd
(
DISABLE
);

460  
¡©us
;

461 
	}
}

479 
E¼ÜStus
 
	$CRYP_AES_CTR
(
ušt8_t
 
Mode
, ušt8_ˆ
In™VeùÜs
[16], ušt8_ˆ*
Key
,

480 
ušt16_t
 
Keysize
, 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
,

481 
ušt8_t
 *
Ouut
)

483 
CRYP_In™Ty³Def
 
AES_CRYP_In™SŒuùu»
;

484 
CRYP_KeyIn™Ty³Def
 
AES_CRYP_KeyIn™SŒuùu»
;

485 
CRYP_IVIn™Ty³Def
 
AES_CRYP_IVIn™SŒuùu»
;

486 
__IO
 
ušt32_t
 
couÁ”
 = 0;

487 
ušt32_t
 
busy¡©us
 = 0;

488 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

489 
ušt32_t
 
keyaddr
 = (ušt32_t)
Key
;

490 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

491 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

492 
ušt32_t
 
ivaddr
 = (ušt32_t)
In™VeùÜs
;

493 
ušt32_t
 
i
 = 0;

496 
	`CRYP_KeySŒuùIn™
(&
AES_CRYP_KeyIn™SŒuùu»
);

498 
Keysize
)

501 
AES_CRYP_In™SŒuùu»
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

502 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

503 
keyaddr
+=4;

504 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

505 
keyaddr
+=4;

506 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

507 
keyaddr
+=4;

508 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

511 
AES_CRYP_In™SŒuùu»
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

512 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

513 
keyaddr
+=4;

514 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

515 
keyaddr
+=4;

516 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

517 
keyaddr
+=4;

518 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

519 
keyaddr
+=4;

520 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

521 
keyaddr
+=4;

522 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

525 
AES_CRYP_In™SŒuùu»
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

526 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key0Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

527 
keyaddr
+=4;

528 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key0Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

529 
keyaddr
+=4;

530 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

531 
keyaddr
+=4;

532 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

533 
keyaddr
+=4;

534 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

535 
keyaddr
+=4;

536 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

537 
keyaddr
+=4;

538 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

539 
keyaddr
+=4;

540 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Right
ð
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

546 
AES_CRYP_IVIn™SŒuùu»
.
CRYP_IV0Leá
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

547 
ivaddr
+=4;

548 
AES_CRYP_IVIn™SŒuùu»
.
CRYP_IV0Right
ð
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

549 
ivaddr
+=4;

550 
AES_CRYP_IVIn™SŒuùu»
.
CRYP_IV1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

551 
ivaddr
+=4;

552 
AES_CRYP_IVIn™SŒuùu»
.
CRYP_IV1Right
ð
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

555 
	`CRYP_KeyIn™
(&
AES_CRYP_KeyIn™SŒuùu»
);

558 if(
Mode
 =ð
MODE_DECRYPT
)

561 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Deüy±
;

567 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Enüy±
;

569 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CTR
;

570 
AES_CRYP_In™SŒuùu»
.
CRYP_D©aTy³
 = 
CRYP_D©aTy³_8b
;

571 
	`CRYP_In™
(&
AES_CRYP_In™SŒuùu»
);

574 
	`CRYP_IVIn™
(&
AES_CRYP_IVIn™SŒuùu»
);

577 
	`CRYP_FIFOFlush
();

580 
	`CRYP_Cmd
(
ENABLE
);

582 
i
=0; ((i<
IËngth
è&& (
¡©us
 !ð
ERROR
)); i+=16)

586 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

587 
špuddr
+=4;

588 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

589 
špuddr
+=4;

590 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

591 
špuddr
+=4;

592 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

593 
špuddr
+=4;

595 
couÁ”
 = 0;

598 
busy¡©us
 = 
	`CRYP_G‘FÏgStus
(
CRYP_FLAG_BUSY
);

599 
couÁ”
++;

601 (
couÁ”
 !ð
AESBUSY_TIMEOUT
è&& (
busy¡©us
 !ð
RESET
));

603 ià(
busy¡©us
 !ð
RESET
)

605 
¡©us
 = 
ERROR
;

611 *(
ušt32_t
*)(
ouuddr
èð
	`CRYP_D©aOut
();

612 
ouuddr
+=4;

613 *(
ušt32_t
*)(
ouuddr
èð
	`CRYP_D©aOut
();

614 
ouuddr
+=4;

615 *(
ušt32_t
*)(
ouuddr
èð
	`CRYP_D©aOut
();

616 
ouuddr
+=4;

617 *(
ušt32_t
*)(
ouuddr
èð
	`CRYP_D©aOut
();

618 
ouuddr
+=4;

622 
	`CRYP_Cmd
(
DISABLE
);

624  
¡©us
;

625 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STF75B~1.C

70 
	~"¡m32f4xx_æash.h
"

83 
	#SECTOR_MASK
 ((
ušt32_t
)0xFFFFFF07)

	)

166 
	$FLASH_S‘L©’cy
(
ušt32_t
 
FLASH_L©’cy
)

169 
	`as£¹_·¿m
(
	`IS_FLASH_LATENCY
(
FLASH_L©’cy
));

172 *(
__IO
 
ušt8_t
 *)
ACR_BYTE0_ADDRESS
 = (ušt8_t)
FLASH_L©’cy
;

173 
	}
}

181 
	$FLASH_P»ãtchBufãrCmd
(
FunùiÚ®S‹
 
NewS‹
)

184 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

187 if(
NewS‹
 !ð
DISABLE
)

189 
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTEN
;

193 
FLASH
->
ACR
 &ð(~
FLASH_ACR_PRFTEN
);

195 
	}
}

203 
	$FLASH_In¡ruùiÚCacheCmd
(
FunùiÚ®S‹
 
NewS‹
)

206 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

208 if(
NewS‹
 !ð
DISABLE
)

210 
FLASH
->
ACR
 |ð
FLASH_ACR_ICEN
;

214 
FLASH
->
ACR
 &ð(~
FLASH_ACR_ICEN
);

216 
	}
}

224 
	$FLASH_D©aCacheCmd
(
FunùiÚ®S‹
 
NewS‹
)

227 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

229 if(
NewS‹
 !ð
DISABLE
)

231 
FLASH
->
ACR
 |ð
FLASH_ACR_DCEN
;

235 
FLASH
->
ACR
 &ð(~
FLASH_ACR_DCEN
);

237 
	}
}

245 
	$FLASH_In¡ruùiÚCacheRe£t
()

247 
FLASH
->
ACR
 |ð
FLASH_ACR_ICRST
;

248 
	}
}

256 
	$FLASH_D©aCacheRe£t
()

258 
FLASH
->
ACR
 |ð
FLASH_ACR_DCRST
;

259 
	}
}

300 
	$FLASH_UÆock
()

302 if((
FLASH
->
CR
 & 
FLASH_CR_LOCK
è!ð
RESET
)

305 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

306 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

308 
	}
}

315 
	$FLASH_Lock
()

318 
FLASH
->
CR
 |ð
FLASH_CR_LOCK
;

319 
	}
}

341 
FLASH_Stus
 
	$FLASH_E¿£SeùÜ
(
ušt32_t
 
FLASH_SeùÜ
, 
ušt8_t
 
VÞgeRªge
)

343 
ušt32_t
 
tmp_psize
 = 0x0;

344 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

347 
	`as£¹_·¿m
(
	`IS_FLASH_SECTOR
(
FLASH_SeùÜ
));

348 
	`as£¹_·¿m
(
	`IS_VOLTAGERANGE
(
VÞgeRªge
));

350 if(
VÞgeRªge
 =ð
VÞgeRªge_1
)

352 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

354 if(
VÞgeRªge
 =ð
VÞgeRªge_2
)

356 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

358 if(
VÞgeRªge
 =ð
VÞgeRªge_3
)

360 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

364 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

367 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

369 if(
¡©us
 =ð
FLASH_COMPLETE
)

372 
FLASH
->
CR
 &ð
CR_PSIZE_MASK
;

373 
FLASH
->
CR
 |ð
tmp_psize
;

374 
FLASH
->
CR
 &ð
SECTOR_MASK
;

375 
FLASH
->
CR
 |ð
FLASH_CR_SER
 | 
FLASH_SeùÜ
;

376 
FLASH
->
CR
 |ð
FLASH_CR_STRT
;

379 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

382 
FLASH
->
CR
 &ð(~
FLASH_CR_SER
);

383 
FLASH
->
CR
 &ð
SECTOR_MASK
;

386  
¡©us
;

387 
	}
}

406 
FLASH_Stus
 
	$FLASH_E¿£AÎSeùÜs
(
ušt8_t
 
VÞgeRªge
)

408 
ušt32_t
 
tmp_psize
 = 0x0;

409 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

412 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

413 
	`as£¹_·¿m
(
	`IS_VOLTAGERANGE
(
VÞgeRªge
));

415 if(
VÞgeRªge
 =ð
VÞgeRªge_1
)

417 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

419 if(
VÞgeRªge
 =ð
VÞgeRªge_2
)

421 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

423 if(
VÞgeRªge
 =ð
VÞgeRªge_3
)

425 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

429 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

431 if(
¡©us
 =ð
FLASH_COMPLETE
)

434 
FLASH
->
CR
 &ð
CR_PSIZE_MASK
;

435 
FLASH
->
CR
 |ð
tmp_psize
;

436 
FLASH
->
CR
 |ð
FLASH_CR_MER
;

437 
FLASH
->
CR
 |ð
FLASH_CR_STRT
;

440 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

443 
FLASH
->
CR
 &ð(~
FLASH_CR_MER
);

447  
¡©us
;

448 
	}
}

459 
FLASH_Stus
 
	$FLASH_Prog¿mDoubËWÜd
(
ušt32_t
 
Add»ss
, 
ušt64_t
 
D©a
)

461 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

464 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

467 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

469 if(
¡©us
 =ð
FLASH_COMPLETE
)

472 
FLASH
->
CR
 &ð
CR_PSIZE_MASK
;

473 
FLASH
->
CR
 |ð
FLASH_PSIZE_DOUBLE_WORD
;

474 
FLASH
->
CR
 |ð
FLASH_CR_PG
;

476 *(
__IO
 
ušt64_t
*)
Add»ss
 = 
D©a
;

479 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

482 
FLASH
->
CR
 &ð(~
FLASH_CR_PG
);

485  
¡©us
;

486 
	}
}

497 
FLASH_Stus
 
	$FLASH_Prog¿mWÜd
(
ušt32_t
 
Add»ss
, ušt32_ˆ
D©a
)

499 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

502 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

505 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

507 if(
¡©us
 =ð
FLASH_COMPLETE
)

510 
FLASH
->
CR
 &ð
CR_PSIZE_MASK
;

511 
FLASH
->
CR
 |ð
FLASH_PSIZE_WORD
;

512 
FLASH
->
CR
 |ð
FLASH_CR_PG
;

514 *(
__IO
 
ušt32_t
*)
Add»ss
 = 
D©a
;

517 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

520 
FLASH
->
CR
 &ð(~
FLASH_CR_PG
);

523  
¡©us
;

524 
	}
}

535 
FLASH_Stus
 
	$FLASH_Prog¿mH®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
)

537 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

540 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

543 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

545 if(
¡©us
 =ð
FLASH_COMPLETE
)

548 
FLASH
->
CR
 &ð
CR_PSIZE_MASK
;

549 
FLASH
->
CR
 |ð
FLASH_PSIZE_HALF_WORD
;

550 
FLASH
->
CR
 |ð
FLASH_CR_PG
;

552 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

555 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

558 
FLASH
->
CR
 &ð(~
FLASH_CR_PG
);

561  
¡©us
;

562 
	}
}

573 
FLASH_Stus
 
	$FLASH_Prog¿mBy‹
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
)

575 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

578 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

581 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

583 if(
¡©us
 =ð
FLASH_COMPLETE
)

586 
FLASH
->
CR
 &ð
CR_PSIZE_MASK
;

587 
FLASH
->
CR
 |ð
FLASH_PSIZE_BYTE
;

588 
FLASH
->
CR
 |ð
FLASH_CR_PG
;

590 *(
__IO
 
ušt8_t
*)
Add»ss
 = 
D©a
;

593 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

596 
FLASH
->
CR
 &ð(~
FLASH_CR_PG
);

600  
¡©us
;

601 
	}
}

658 
	$FLASH_OB_UÆock
()

660 if((
FLASH
->
OPTCR
 & 
FLASH_OPTCR_OPTLOCK
è!ð
RESET
)

663 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY1
;

664 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY2
;

666 
	}
}

673 
	$FLASH_OB_Lock
()

676 
FLASH
->
OPTCR
 |ð
FLASH_OPTCR_OPTLOCK
;

677 
	}
}

689 
	$FLASH_OB_WRPCÚfig
(
ušt32_t
 
OB_WRP
, 
FunùiÚ®S‹
 
NewS‹
)

691 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

694 
	`as£¹_·¿m
(
	`IS_OB_WRP
(
OB_WRP
));

695 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

697 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

699 if(
¡©us
 =ð
FLASH_COMPLETE
)

701 if(
NewS‹
 !ð
DISABLE
)

703 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 &ð(~
OB_WRP
);

707 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 |ð(ušt16_t)
OB_WRP
;

710 
	}
}

724 
	$FLASH_OB_RDPCÚfig
(
ušt8_t
 
OB_RDP
)

726 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

729 
	`as£¹_·¿m
(
	`IS_OB_RDP
(
OB_RDP
));

731 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

733 if(
¡©us
 =ð
FLASH_COMPLETE
)

735 *(
__IO
 
ušt8_t
*)
OPTCR_BYTE1_ADDRESS
 = 
OB_RDP
;

738 
	}
}

756 
	$FLASH_OB_U£rCÚfig
(
ušt8_t
 
OB_IWDG
, ušt8_ˆ
OB_STOP
, ušt8_ˆ
OB_STDBY
)

758 
ušt8_t
 
ÝtiÚtmp
 = 0xFF;

759 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

762 
	`as£¹_·¿m
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

763 
	`as£¹_·¿m
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

764 
	`as£¹_·¿m
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

767 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

769 if(
¡©us
 =ð
FLASH_COMPLETE
)

772 
ÝtiÚtmp
 = (
ušt8_t
)((*(
__IO
 ušt8_ˆ*)
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0F);

775 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 = 
OB_IWDG
 | (ušt8_t)(
OB_STDBY
 | (ušt8_t)(
OB_STOP
 | ((ušt8_t)
ÝtiÚtmp
)));

777 
	}
}

789 
	$FLASH_OB_BORCÚfig
(
ušt8_t
 
OB_BOR
)

792 
	`as£¹_·¿m
(
	`IS_OB_BOR
(
OB_BOR
));

795 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 &ð(~
FLASH_OPTCR_BOR_LEV
);

796 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |ð
OB_BOR
;

798 
	}
}

806 
FLASH_Stus
 
	$FLASH_OB_Launch
()

808 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

811 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |ð
FLASH_OPTCR_OPTSTRT
;

814 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

816  
¡©us
;

817 
	}
}

825 
ušt8_t
 
	$FLASH_OB_G‘U£r
()

828  (
ušt8_t
)(
FLASH
->
OPTCR
 >> 5);

829 
	}
}

836 
ušt16_t
 
	$FLASH_OB_G‘WRP
()

839  (*(
__IO
 
ušt16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

840 
	}
}

849 
FÏgStus
 
	$FLASH_OB_G‘RDP
()

851 
FÏgStus
 
»ad¡©us
 = 
RESET
;

853 ià((*(
__IO
 
ušt8_t
*)(
OPTCR_BYTE1_ADDRESS
è!ð(ušt8_t)
OB_RDP_Lev–_0
))

855 
»ad¡©us
 = 
SET
;

859 
»ad¡©us
 = 
RESET
;

861  
»ad¡©us
;

862 
	}
}

873 
ušt8_t
 
	$FLASH_OB_G‘BOR
()

876  (
ušt8_t
)(*(
__IO
 ušt8_ˆ*)(
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0C);

877 
	}
}

903 
	$FLASH_ITCÚfig
(
ušt32_t
 
FLASH_IT
, 
FunùiÚ®S‹
 
NewS‹
)

906 
	`as£¹_·¿m
(
	`IS_FLASH_IT
(
FLASH_IT
));

907 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

909 if(
NewS‹
 !ð
DISABLE
)

912 
FLASH
->
CR
 |ð
FLASH_IT
;

917 
FLASH
->
CR
 &ð~(
ušt32_t
)
FLASH_IT
;

919 
	}
}

934 
FÏgStus
 
	$FLASH_G‘FÏgStus
(
ušt32_t
 
FLASH_FLAG
)

936 
FÏgStus
 
b™¡©us
 = 
RESET
;

938 
	`as£¹_·¿m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
));

940 if((
FLASH
->
SR
 & 
FLASH_FLAG
è!ð(
ušt32_t
)
RESET
)

942 
b™¡©us
 = 
SET
;

946 
b™¡©us
 = 
RESET
;

949  
b™¡©us
;

950 
	}
}

964 
	$FLASH_CË¬FÏg
(
ušt32_t
 
FLASH_FLAG
)

967 
	`as£¹_·¿m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
));

970 
FLASH
->
SR
 = 
FLASH_FLAG
;

971 
	}
}

979 
FLASH_Stus
 
	$FLASH_G‘Stus
()

981 
FLASH_Stus
 
æash¡©us
 = 
FLASH_COMPLETE
;

983 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

985 
æash¡©us
 = 
FLASH_BUSY
;

989 if((
FLASH
->
SR
 & 
FLASH_FLAG_WRPERR
è!ð(
ušt32_t
)0x00)

991 
æash¡©us
 = 
FLASH_ERROR_WRP
;

995 if((
FLASH
->
SR
 & (
ušt32_t
)0xEF) != (uint32_t)0x00)

997 
æash¡©us
 = 
FLASH_ERROR_PROGRAM
;

1001 if((
FLASH
->
SR
 & 
FLASH_FLAG_OPERR
è!ð(
ušt32_t
)0x00)

1003 
æash¡©us
 = 
FLASH_ERROR_OPERATION
;

1007 
æash¡©us
 = 
FLASH_COMPLETE
;

1013  
æash¡©us
;

1014 
	}
}

1022 
FLASH_Stus
 
	$FLASH_Wa™FÜLa¡O³¿tiÚ
()

1024 
__IO
 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

1027 
¡©us
 = 
	`FLASH_G‘Stus
();

1032 
¡©us
 =ð
FLASH_BUSY
)

1034 
¡©us
 = 
	`FLASH_G‘Stus
();

1037  
¡©us
;

1038 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STFCC9~1.C

51 
	~"¡m32f4xx_ºg.h
"

52 
	~"¡m32f4xx_rcc.h
"

94 
	$RNG_DeIn™
()

97 
	`RCC_AHB2P”hRe£tCmd
(
RCC_AHB2P”h_RNG
, 
ENABLE
);

100 
	`RCC_AHB2P”hRe£tCmd
(
RCC_AHB2P”h_RNG
, 
DISABLE
);

101 
	}
}

109 
	$RNG_Cmd
(
FunùiÚ®S‹
 
NewS‹
)

112 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

114 ià(
NewS‹
 !ð
DISABLE
)

117 
RNG
->
CR
 |ð
RNG_CR_RNGEN
;

122 
RNG
->
CR
 &ð~
RNG_CR_RNGEN
;

124 
	}
}

171 
ušt32_t
 
	$RNG_G‘RªdomNumb”
()

174  
RNG
->
DR
;

175 
	}
}

268 
	$RNG_ITCÚfig
(
FunùiÚ®S‹
 
NewS‹
)

271 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

273 ià(
NewS‹
 !ð
DISABLE
)

276 
RNG
->
CR
 |ð
RNG_CR_IE
;

281 
RNG
->
CR
 &ð~
RNG_CR_IE
;

283 
	}
}

294 
FÏgStus
 
	$RNG_G‘FÏgStus
(
ušt8_t
 
RNG_FLAG
)

296 
FÏgStus
 
b™¡©us
 = 
RESET
;

298 
	`as£¹_·¿m
(
	`IS_RNG_GET_FLAG
(
RNG_FLAG
));

301 ià((
RNG
->
SR
 & 
RNG_FLAG
è!ð(
ušt8_t
)
RESET
)

304 
b™¡©us
 = 
SET
;

309 
b™¡©us
 = 
RESET
;

312  
b™¡©us
;

313 
	}
}

327 
	$RNG_CË¬FÏg
(
ušt8_t
 
RNG_FLAG
)

330 
	`as£¹_·¿m
(
	`IS_RNG_CLEAR_FLAG
(
RNG_FLAG
));

332 
RNG
->
SR
 = ~(
ušt32_t
)(((ušt32_t)
RNG_FLAG
) << 4);

333 
	}
}

343 
ITStus
 
	$RNG_G‘ITStus
(
ušt8_t
 
RNG_IT
)

345 
ITStus
 
b™¡©us
 = 
RESET
;

347 
	`as£¹_·¿m
(
	`IS_RNG_GET_IT
(
RNG_IT
));

350 ià((
RNG
->
SR
 & 
RNG_IT
è!ð(
ušt8_t
)
RESET
)

353 
b™¡©us
 = 
SET
;

358 
b™¡©us
 = 
RESET
;

361  
b™¡©us
;

362 
	}
}

373 
	$RNG_CË¬ITP’dšgB™
(
ušt8_t
 
RNG_IT
)

376 
	`as£¹_·¿m
(
	`IS_RNG_IT
(
RNG_IT
));

379 
RNG
->
SR
 = (
ušt8_t
)~
RNG_IT
;

380 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STM32F~1.C

98 
	~"¡m32f4xx_adc.h
"

99 
	~"¡m32f4xx_rcc.h
"

114 
	#CR1_DISCNUM_RESET
 ((
ušt32_t
)0xFFFF1FFF)

	)

117 
	#CR1_AWDCH_RESET
 ((
ušt32_t
)0xFFFFFFE0)

	)

120 
	#CR1_AWDMode_RESET
 ((
ušt32_t
)0xFF3FFDFF)

	)

123 
	#CR1_CLEAR_MASK
 ((
ušt32_t
)0xFCFFFEFF)

	)

126 
	#CR2_EXTEN_RESET
 ((
ušt32_t
)0xCFFFFFFF)

	)

129 
	#CR2_JEXTEN_RESET
 ((
ušt32_t
)0xFFCFFFFF)

	)

132 
	#CR2_JEXTSEL_RESET
 ((
ušt32_t
)0xFFF0FFFF)

	)

135 
	#CR2_CLEAR_MASK
 ((
ušt32_t
)0xC0FFF7FD)

	)

138 
	#SQR3_SQ_SET
 ((
ušt32_t
)0x0000001F)

	)

139 
	#SQR2_SQ_SET
 ((
ušt32_t
)0x0000001F)

	)

140 
	#SQR1_SQ_SET
 ((
ušt32_t
)0x0000001F)

	)

143 
	#SQR1_L_RESET
 ((
ušt32_t
)0xFF0FFFFF)

	)

146 
	#JSQR_JSQ_SET
 ((
ušt32_t
)0x0000001F)

	)

149 
	#JSQR_JL_SET
 ((
ušt32_t
)0x00300000)

	)

150 
	#JSQR_JL_RESET
 ((
ušt32_t
)0xFFCFFFFF)

	)

153 
	#SMPR1_SMP_SET
 ((
ušt32_t
)0x00000007)

	)

154 
	#SMPR2_SMP_SET
 ((
ušt32_t
)0x00000007)

	)

157 
	#JDR_OFFSET
 ((
ušt8_t
)0x28)

	)

160 
	#CDR_ADDRESS
 ((
ušt32_t
)0x40012308)

	)

163 
	#CR_CLEAR_MASK
 ((
ušt32_t
)0xFFFC30E0)

	)

206 
	$ADC_DeIn™
()

209 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC
, 
ENABLE
);

212 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC
, 
DISABLE
);

213 
	}
}

228 
	$ADC_In™
(
ADC_Ty³Def
* 
ADCx
, 
ADC_In™Ty³Def
* 
ADC_In™SŒuù
)

230 
ušt32_t
 
tm´eg1
 = 0;

231 
ušt8_t
 
tm´eg2
 = 0;

233 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

234 
	`as£¹_·¿m
(
	`IS_ADC_RESOLUTION
(
ADC_In™SŒuù
->
ADC_ResÞutiÚ
));

235 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
ADC_In™SŒuù
->
ADC_SÿnCÚvMode
));

236 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
ADC_In™SŒuù
->
ADC_CÚtšuousCÚvMode
));

237 
	`as£¹_·¿m
(
	`IS_ADC_EXT_TRIG_EDGE
(
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚvEdge
));

238 
	`as£¹_·¿m
(
	`IS_ADC_EXT_TRIG
(
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚv
));

239 
	`as£¹_·¿m
(
	`IS_ADC_DATA_ALIGN
(
ADC_In™SŒuù
->
ADC_D©aAlign
));

240 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_In™SŒuù
->
ADC_NbrOfCÚv”siÚ
));

244 
tm´eg1
 = 
ADCx
->
CR1
;

247 
tm´eg1
 &ð
CR1_CLEAR_MASK
;

252 
tm´eg1
 |ð(
ušt32_t
)(((ušt32_t)
ADC_In™SŒuù
->
ADC_SÿnCÚvMode
 << 8) | \

253 
ADC_In™SŒuù
->
ADC_ResÞutiÚ
);

255 
ADCx
->
CR1
 = 
tm´eg1
;

258 
tm´eg1
 = 
ADCx
->
CR2
;

261 
tm´eg1
 &ð
CR2_CLEAR_MASK
;

269 
tm´eg1
 |ð(
ušt32_t
)(
ADC_In™SŒuù
->
ADC_D©aAlign
 | \

270 
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚv
 |

271 
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚvEdge
 | \

272 ((
ušt32_t
)
ADC_In™SŒuù
->
ADC_CÚtšuousCÚvMode
 << 1));

275 
ADCx
->
CR2
 = 
tm´eg1
;

278 
tm´eg1
 = 
ADCx
->
SQR1
;

281 
tm´eg1
 &ð
SQR1_L_RESET
;

285 
tm´eg2
 |ð(
ušt8_t
)(
ADC_In™SŒuù
->
ADC_NbrOfCÚv”siÚ
 - (uint8_t)1);

286 
tm´eg1
 |ð((
ušt32_t
)
tm´eg2
 << 20);

289 
ADCx
->
SQR1
 = 
tm´eg1
;

290 
	}
}

303 
	$ADC_SŒuùIn™
(
ADC_In™Ty³Def
* 
ADC_In™SŒuù
)

306 
ADC_In™SŒuù
->
ADC_ResÞutiÚ
 = 
ADC_ResÞutiÚ_12b
;

309 
ADC_In™SŒuù
->
ADC_SÿnCÚvMode
 = 
DISABLE
;

312 
ADC_In™SŒuù
->
ADC_CÚtšuousCÚvMode
 = 
DISABLE
;

315 
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚvEdge
 = 
ADC_Ex‹º®TrigCÚvEdge_NÚe
;

318 
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚv
 = 
ADC_Ex‹º®TrigCÚv_T1_CC1
;

321 
ADC_In™SŒuù
->
ADC_D©aAlign
 = 
ADC_D©aAlign_Right
;

324 
ADC_In™SŒuù
->
ADC_NbrOfCÚv”siÚ
 = 1;

325 
	}
}

334 
	$ADC_CommÚIn™
(
ADC_CommÚIn™Ty³Def
* 
ADC_CommÚIn™SŒuù
)

336 
ušt32_t
 
tm´eg1
 = 0;

338 
	`as£¹_·¿m
(
	`IS_ADC_MODE
(
ADC_CommÚIn™SŒuù
->
ADC_Mode
));

339 
	`as£¹_·¿m
(
	`IS_ADC_PRESCALER
(
ADC_CommÚIn™SŒuù
->
ADC_P»sÿËr
));

340 
	`as£¹_·¿m
(
	`IS_ADC_DMA_ACCESS_MODE
(
ADC_CommÚIn™SŒuù
->
ADC_DMAAcûssMode
));

341 
	`as£¹_·¿m
(
	`IS_ADC_SAMPLING_DELAY
(
ADC_CommÚIn™SŒuù
->
ADC_TwoSam¶šgD–ay
));

344 
tm´eg1
 = 
ADC
->
CCR
;

347 
tm´eg1
 &ð
CR_CLEAR_MASK
;

355 
tm´eg1
 |ð(
ušt32_t
)(
ADC_CommÚIn™SŒuù
->
ADC_Mode
 |

356 
ADC_CommÚIn™SŒuù
->
ADC_P»sÿËr
 |

357 
ADC_CommÚIn™SŒuù
->
ADC_DMAAcûssMode
 |

358 
ADC_CommÚIn™SŒuù
->
ADC_TwoSam¶šgD–ay
);

361 
ADC
->
CCR
 = 
tm´eg1
;

362 
	}
}

370 
	$ADC_CommÚSŒuùIn™
(
ADC_CommÚIn™Ty³Def
* 
ADC_CommÚIn™SŒuù
)

373 
ADC_CommÚIn™SŒuù
->
ADC_Mode
 = 
ADC_Mode_Ind•’d’t
;

376 
ADC_CommÚIn™SŒuù
->
ADC_P»sÿËr
 = 
ADC_P»sÿËr_Div2
;

379 
ADC_CommÚIn™SŒuù
->
ADC_DMAAcûssMode
 = 
ADC_DMAAcûssMode_Di§bËd
;

382 
ADC_CommÚIn™SŒuù
->
ADC_TwoSam¶šgD–ay
 = 
ADC_TwoSam¶šgD–ay_5Cyþes
;

383 
	}
}

392 
	$ADC_Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

395 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

396 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

397 ià(
NewS‹
 !ð
DISABLE
)

400 
ADCx
->
CR2
 |ð(
ušt32_t
)
ADC_CR2_ADON
;

405 
ADCx
->
CR2
 &ð(
ušt32_t
)(~
ADC_CR2_ADON
);

407 
	}
}

450 
	$ADC_AÇlogW©chdogCmd
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_AÇlogW©chdog
)

452 
ušt32_t
 
tm´eg
 = 0;

454 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

455 
	`as£¹_·¿m
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_AÇlogW©chdog
));

458 
tm´eg
 = 
ADCx
->
CR1
;

461 
tm´eg
 &ð
CR1_AWDMode_RESET
;

464 
tm´eg
 |ð
ADC_AÇlogW©chdog
;

467 
ADCx
->
CR1
 = 
tm´eg
;

468 
	}
}

479 
	$ADC_AÇlogW©chdogTh»shÞdsCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
HighTh»shÞd
,

480 
ušt16_t
 
LowTh»shÞd
)

483 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

484 
	`as£¹_·¿m
(
	`IS_ADC_THRESHOLD
(
HighTh»shÞd
));

485 
	`as£¹_·¿m
(
	`IS_ADC_THRESHOLD
(
LowTh»shÞd
));

488 
ADCx
->
HTR
 = 
HighTh»shÞd
;

491 
ADCx
->
LTR
 = 
LowTh»shÞd
;

492 
	}
}

520 
	$ADC_AÇlogW©chdogSšgËChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
)

522 
ušt32_t
 
tm´eg
 = 0;

524 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

525 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

528 
tm´eg
 = 
ADCx
->
CR1
;

531 
tm´eg
 &ð
CR1_AWDCH_RESET
;

534 
tm´eg
 |ð
ADC_ChªÃl
;

537 
ADCx
->
CR1
 = 
tm´eg
;

538 
	}
}

585 
	$ADC_TempS’sÜV»fštCmd
(
FunùiÚ®S‹
 
NewS‹
)

588 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

589 ià(
NewS‹
 !ð
DISABLE
)

592 
ADC
->
CCR
 |ð(
ušt32_t
)
ADC_CCR_TSVREFE
;

597 
ADC
->
CCR
 &ð(
ušt32_t
)(~
ADC_CCR_TSVREFE
);

599 
	}
}

607 
	$ADC_VBATCmd
(
FunùiÚ®S‹
 
NewS‹
)

610 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

611 ià(
NewS‹
 !ð
DISABLE
)

614 
ADC
->
CCR
 |ð(
ušt32_t
)
ADC_CCR_VBATE
;

619 
ADC
->
CCR
 &ð(
ušt32_t
)(~
ADC_CCR_VBATE
);

621 
	}
}

708 
	$ADC_ReguÏrChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
)

710 
ušt32_t
 
tm´eg1
 = 0, 
tm´eg2
 = 0;

712 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

713 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

714 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_RANK
(
Rªk
));

715 
	`as£¹_·¿m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam¶eTime
));

718 ià(
ADC_ChªÃl
 > 
ADC_ChªÃl_9
)

721 
tm´eg1
 = 
ADCx
->
SMPR1
;

724 
tm´eg2
 = 
SMPR1_SMP_SET
 << (3 * (
ADC_ChªÃl
 - 10));

727 
tm´eg1
 &ð~
tm´eg2
;

730 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3 * (
ADC_ChªÃl
 - 10));

733 
tm´eg1
 |ð
tm´eg2
;

736 
ADCx
->
SMPR1
 = 
tm´eg1
;

741 
tm´eg1
 = 
ADCx
->
SMPR2
;

744 
tm´eg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_ChªÃl
);

747 
tm´eg1
 &ð~
tm´eg2
;

750 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3 * 
ADC_ChªÃl
);

753 
tm´eg1
 |ð
tm´eg2
;

756 
ADCx
->
SMPR2
 = 
tm´eg1
;

759 ià(
Rªk
 < 7)

762 
tm´eg1
 = 
ADCx
->
SQR3
;

765 
tm´eg2
 = 
SQR3_SQ_SET
 << (5 * (
Rªk
 - 1));

768 
tm´eg1
 &ð~
tm´eg2
;

771 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
Rªk
 - 1));

774 
tm´eg1
 |ð
tm´eg2
;

777 
ADCx
->
SQR3
 = 
tm´eg1
;

780 ià(
Rªk
 < 13)

783 
tm´eg1
 = 
ADCx
->
SQR2
;

786 
tm´eg2
 = 
SQR2_SQ_SET
 << (5 * (
Rªk
 - 7));

789 
tm´eg1
 &ð~
tm´eg2
;

792 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
Rªk
 - 7));

795 
tm´eg1
 |ð
tm´eg2
;

798 
ADCx
->
SQR2
 = 
tm´eg1
;

804 
tm´eg1
 = 
ADCx
->
SQR1
;

807 
tm´eg2
 = 
SQR1_SQ_SET
 << (5 * (
Rªk
 - 13));

810 
tm´eg1
 &ð~
tm´eg2
;

813 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
Rªk
 - 13));

816 
tm´eg1
 |ð
tm´eg2
;

819 
ADCx
->
SQR1
 = 
tm´eg1
;

821 
	}
}

828 
	$ADC_Soáw¬eS¹CÚv
(
ADC_Ty³Def
* 
ADCx
)

831 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

834 
ADCx
->
CR2
 |ð(
ušt32_t
)
ADC_CR2_SWSTART
;

835 
	}
}

842 
FÏgStus
 
	$ADC_G‘Soáw¬eS¹CÚvStus
(
ADC_Ty³Def
* 
ADCx
)

844 
FÏgStus
 
b™¡©us
 = 
RESET
;

846 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

849 ià((
ADCx
->
CR2
 & 
ADC_CR2_JSWSTART
è!ð(
ušt32_t
)
RESET
)

852 
b™¡©us
 = 
SET
;

857 
b™¡©us
 = 
RESET
;

861  
b™¡©us
;

862 
	}
}

872 
	$ADC_EOCOnEachReguÏrChªÃlCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

875 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

876 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

878 ià(
NewS‹
 !ð
DISABLE
)

881 
ADCx
->
CR2
 |ð(
ušt32_t
)
ADC_CR2_EOCS
;

886 
ADCx
->
CR2
 &ð(
ušt32_t
)(~
ADC_CR2_EOCS
);

888 
	}
}

897 
	$ADC_CÚtšuousModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

900 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

901 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

903 ià(
NewS‹
 !ð
DISABLE
)

906 
ADCx
->
CR2
 |ð(
ušt32_t
)
ADC_CR2_CONT
;

911 
ADCx
->
CR2
 &ð(
ušt32_t
)(~
ADC_CR2_CONT
);

913 
	}
}

923 
	$ADC_DiscModeChªÃlCouÁCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
Numb”
)

925 
ušt32_t
 
tm´eg1
 = 0;

926 
ušt32_t
 
tm´eg2
 = 0;

929 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

930 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numb”
));

933 
tm´eg1
 = 
ADCx
->
CR1
;

936 
tm´eg1
 &ð
CR1_DISCNUM_RESET
;

939 
tm´eg2
 = 
Numb”
 - 1;

940 
tm´eg1
 |ð
tm´eg2
 << 13;

943 
ADCx
->
CR1
 = 
tm´eg1
;

944 
	}
}

955 
	$ADC_DiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

958 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

959 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

961 ià(
NewS‹
 !ð
DISABLE
)

964 
ADCx
->
CR1
 |ð(
ušt32_t
)
ADC_CR1_DISCEN
;

969 
ADCx
->
CR1
 &ð(
ušt32_t
)(~
ADC_CR1_DISCEN
);

971 
	}
}

978 
ušt16_t
 
	$ADC_G‘CÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
)

981 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

984  (
ušt16_t
è
ADCx
->
DR
;

985 
	}
}

999 
ušt32_t
 
	$ADC_G‘MuÉiModeCÚv”siÚV®ue
()

1002  (*(
__IO
 
ušt32_t
 *è
CDR_ADDRESS
);

1003 
	}
}

1048 
	$ADC_DMACmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

1051 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1052 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1053 ià(
NewS‹
 !ð
DISABLE
)

1056 
ADCx
->
CR2
 |ð(
ušt32_t
)
ADC_CR2_DMA
;

1061 
ADCx
->
CR2
 &ð(
ušt32_t
)(~
ADC_CR2_DMA
);

1063 
	}
}

1072 
	$ADC_DMAReque¡Aá”La¡T¿nsãrCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

1075 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1076 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1077 ià(
NewS‹
 !ð
DISABLE
)

1080 
ADCx
->
CR2
 |ð(
ušt32_t
)
ADC_CR2_DDS
;

1085 
ADCx
->
CR2
 &ð(
ušt32_t
)(~
ADC_CR2_DDS
);

1087 
	}
}

1099 
	$ADC_MuÉiModeDMAReque¡Aá”La¡T¿nsãrCmd
(
FunùiÚ®S‹
 
NewS‹
)

1102 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1103 ià(
NewS‹
 !ð
DISABLE
)

1106 
ADC
->
CCR
 |ð(
ušt32_t
)
ADC_CCR_DDS
;

1111 
ADC
->
CCR
 &ð(
ušt32_t
)(~
ADC_CCR_DDS
);

1113 
	}
}

1186 
	$ADC_InjeùedChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
)

1188 
ušt32_t
 
tm´eg1
 = 0, 
tm´eg2
 = 0, 
tm´eg3
 = 0;

1190 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1191 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

1192 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_RANK
(
Rªk
));

1193 
	`as£¹_·¿m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam¶eTime
));

1195 ià(
ADC_ChªÃl
 > 
ADC_ChªÃl_9
)

1198 
tm´eg1
 = 
ADCx
->
SMPR1
;

1200 
tm´eg2
 = 
SMPR1_SMP_SET
 << (3*(
ADC_ChªÃl
 - 10));

1202 
tm´eg1
 &ð~
tm´eg2
;

1204 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3*(
ADC_ChªÃl
 - 10));

1206 
tm´eg1
 |ð
tm´eg2
;

1208 
ADCx
->
SMPR1
 = 
tm´eg1
;

1213 
tm´eg1
 = 
ADCx
->
SMPR2
;

1215 
tm´eg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_ChªÃl
);

1217 
tm´eg1
 &ð~
tm´eg2
;

1219 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3 * 
ADC_ChªÃl
);

1221 
tm´eg1
 |ð
tm´eg2
;

1223 
ADCx
->
SMPR2
 = 
tm´eg1
;

1227 
tm´eg1
 = 
ADCx
->
JSQR
;

1229 
tm´eg3
 = (
tm´eg1
 & 
JSQR_JL_SET
)>> 20;

1231 
tm´eg2
 = 
JSQR_JSQ_SET
 << (5 * (
ušt8_t
)((
Rªk
 + 3è- (
tm´eg3
 + 1)));

1233 
tm´eg1
 &ð~
tm´eg2
;

1235 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
ušt8_t
)((
Rªk
 + 3è- (
tm´eg3
 + 1)));

1237 
tm´eg1
 |ð
tm´eg2
;

1239 
ADCx
->
JSQR
 = 
tm´eg1
;

1240 
	}
}

1249 
	$ADC_InjeùedSequ’ûrL’gthCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
L’gth
)

1251 
ušt32_t
 
tm´eg1
 = 0;

1252 
ušt32_t
 
tm´eg2
 = 0;

1254 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1255 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_LENGTH
(
L’gth
));

1258 
tm´eg1
 = 
ADCx
->
JSQR
;

1261 
tm´eg1
 &ð
JSQR_JL_RESET
;

1264 
tm´eg2
 = 
L’gth
 - 1;

1265 
tm´eg1
 |ð
tm´eg2
 << 20;

1268 
ADCx
->
JSQR
 = 
tm´eg1
;

1269 
	}
}

1284 
	$ADC_S‘InjeùedOff£t
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
, 
ušt16_t
 
Off£t
)

1286 
__IO
 
ušt32_t
 
tmp
 = 0;

1288 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1289 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeùedChªÃl
));

1290 
	`as£¹_·¿m
(
	`IS_ADC_OFFSET
(
Off£t
));

1292 
tmp
 = (
ušt32_t
)
ADCx
;

1293 
tmp
 +ð
ADC_InjeùedChªÃl
;

1296 *(
__IO
 
ušt32_t
 *è
tmp
 = (ušt32_t)
Off£t
;

1297 
	}
}

1322 
	$ADC_Ex‹º®TrigInjeùedCÚvCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_Ex‹º®TrigInjecCÚv
)

1324 
ušt32_t
 
tm´eg
 = 0;

1326 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1327 
	`as£¹_·¿m
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_Ex‹º®TrigInjecCÚv
));

1330 
tm´eg
 = 
ADCx
->
CR2
;

1333 
tm´eg
 &ð
CR2_JEXTSEL_RESET
;

1336 
tm´eg
 |ð
ADC_Ex‹º®TrigInjecCÚv
;

1339 
ADCx
->
CR2
 = 
tm´eg
;

1340 
	}
}

1356 
	$ADC_Ex‹º®TrigInjeùedCÚvEdgeCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_Ex‹º®TrigInjecCÚvEdge
)

1358 
ušt32_t
 
tm´eg
 = 0;

1360 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1361 
	`as£¹_·¿m
(
	`IS_ADC_EXT_INJEC_TRIG_EDGE
(
ADC_Ex‹º®TrigInjecCÚvEdge
));

1363 
tm´eg
 = 
ADCx
->
CR2
;

1365 
tm´eg
 &ð
CR2_JEXTEN_RESET
;

1367 
tm´eg
 |ð
ADC_Ex‹º®TrigInjecCÚvEdge
;

1369 
ADCx
->
CR2
 = 
tm´eg
;

1370 
	}
}

1377 
	$ADC_Soáw¬eS¹InjeùedCÚv
(
ADC_Ty³Def
* 
ADCx
)

1380 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1382 
ADCx
->
CR2
 |ð(
ušt32_t
)
ADC_CR2_JSWSTART
;

1383 
	}
}

1390 
FÏgStus
 
	$ADC_G‘Soáw¬eS¹InjeùedCÚvCmdStus
(
ADC_Ty³Def
* 
ADCx
)

1392 
FÏgStus
 
b™¡©us
 = 
RESET
;

1394 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1397 ià((
ADCx
->
CR2
 & 
ADC_CR2_JSWSTART
è!ð(
ušt32_t
)
RESET
)

1400 
b™¡©us
 = 
SET
;

1405 
b™¡©us
 = 
RESET
;

1408  
b™¡©us
;

1409 
	}
}

1419 
	$ADC_AutoInjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

1422 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1423 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1424 ià(
NewS‹
 !ð
DISABLE
)

1427 
ADCx
->
CR1
 |ð(
ušt32_t
)
ADC_CR1_JAUTO
;

1432 
ADCx
->
CR1
 &ð(
ušt32_t
)(~
ADC_CR1_JAUTO
);

1434 
	}
}

1445 
	$ADC_InjeùedDiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

1448 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1449 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1450 ià(
NewS‹
 !ð
DISABLE
)

1453 
ADCx
->
CR1
 |ð(
ušt32_t
)
ADC_CR1_JDISCEN
;

1458 
ADCx
->
CR1
 &ð(
ušt32_t
)(~
ADC_CR1_JDISCEN
);

1460 
	}
}

1473 
ušt16_t
 
	$ADC_G‘InjeùedCÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
)

1475 
__IO
 
ušt32_t
 
tmp
 = 0;

1478 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1479 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeùedChªÃl
));

1481 
tmp
 = (
ušt32_t
)
ADCx
;

1482 
tmp
 +ð
ADC_InjeùedChªÃl
 + 
JDR_OFFSET
;

1485  (
ušt16_t
è(*(
__IO
 
ušt32_t
*è
tmp
);

1486 
	}
}

1581 
	$ADC_ITCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1583 
ušt32_t
 
™mask
 = 0;

1585 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1586 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1587 
	`as£¹_·¿m
(
	`IS_ADC_IT
(
ADC_IT
));

1590 
™mask
 = (
ušt8_t
)
ADC_IT
;

1591 
™mask
 = (
ušt32_t
)0x01 << itmask;

1593 ià(
NewS‹
 !ð
DISABLE
)

1596 
ADCx
->
CR1
 |ð
™mask
;

1601 
ADCx
->
CR1
 &ð(~(
ušt32_t
)
™mask
);

1603 
	}
}

1618 
FÏgStus
 
	$ADC_G‘FÏgStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
)

1620 
FÏgStus
 
b™¡©us
 = 
RESET
;

1622 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1623 
	`as£¹_·¿m
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1626 ià((
ADCx
->
SR
 & 
ADC_FLAG
è!ð(
ušt8_t
)
RESET
)

1629 
b™¡©us
 = 
SET
;

1634 
b™¡©us
 = 
RESET
;

1637  
b™¡©us
;

1638 
	}
}

1653 
	$ADC_CË¬FÏg
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
)

1656 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1657 
	`as£¹_·¿m
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1660 
ADCx
->
SR
 = ~(
ušt32_t
)
ADC_FLAG
;

1661 
	}
}

1674 
ITStus
 
	$ADC_G‘ITStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
)

1676 
ITStus
 
b™¡©us
 = 
RESET
;

1677 
ušt32_t
 
™mask
 = 0, 
’abË¡©us
 = 0;

1680 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1681 
	`as£¹_·¿m
(
	`IS_ADC_IT
(
ADC_IT
));

1684 
™mask
 = 
ADC_IT
 >> 8;

1687 
’abË¡©us
 = (
ADCx
->
CR1
 & ((
ušt32_t
)0x01 << (
ušt8_t
)
ADC_IT
)) ;

1690 ià(((
ADCx
->
SR
 & 
™mask
è!ð(
ušt32_t
)
RESET
è&& 
’abË¡©us
)

1693 
b™¡©us
 = 
SET
;

1698 
b™¡©us
 = 
RESET
;

1701  
b™¡©us
;

1702 
	}
}

1715 
	$ADC_CË¬ITP’dšgB™
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
)

1717 
ušt8_t
 
™mask
 = 0;

1719 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1720 
	`as£¹_·¿m
(
	`IS_ADC_IT
(
ADC_IT
));

1722 
™mask
 = (
ušt8_t
)(
ADC_IT
 >> 8);

1724 
ADCx
->
SR
 = ~(
ušt32_t
)
™mask
;

1725 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STM32F~2.C

80 
	~"¡m32f4xx_ÿn.h
"

81 
	~"¡m32f4xx_rcc.h
"

95 
	#MCR_DBF
 ((
ušt32_t
)0x00010000è

	)

98 
	#TMIDxR_TXRQ
 ((
ušt32_t
)0x00000001è

	)

101 
	#FMR_FINIT
 ((
ušt32_t
)0x00000001è

	)

104 
	#INAK_TIMEOUT
 ((
ušt32_t
)0x0000FFFF)

	)

106 
	#SLAK_TIMEOUT
 ((
ušt32_t
)0x0000FFFF)

	)

109 
	#CAN_FLAGS_TSR
 ((
ušt32_t
)0x08000000)

	)

111 
	#CAN_FLAGS_RF1R
 ((
ušt32_t
)0x04000000)

	)

113 
	#CAN_FLAGS_RF0R
 ((
ušt32_t
)0x02000000)

	)

115 
	#CAN_FLAGS_MSR
 ((
ušt32_t
)0x01000000)

	)

117 
	#CAN_FLAGS_ESR
 ((
ušt32_t
)0x00F00000)

	)

120 
	#CAN_TXMAILBOX_0
 ((
ušt8_t
)0x00)

	)

121 
	#CAN_TXMAILBOX_1
 ((
ušt8_t
)0x01)

	)

122 
	#CAN_TXMAILBOX_2
 ((
ušt8_t
)0x02)

	)

124 
	#CAN_MODE_MASK
 ((
ušt32_t
è0x00000003)

	)

130 
ITStus
 
CheckITStus
(
ušt32_t
 
CAN_Reg
, ušt32_ˆ
It_B™
);

162 
	$CAN_DeIn™
(
CAN_Ty³Def
* 
CANx
)

165 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

167 ià(
CANx
 =ð
CAN1
)

170 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CAN1
, 
ENABLE
);

172 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CAN1
, 
DISABLE
);

177 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CAN2
, 
ENABLE
);

179 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CAN2
, 
DISABLE
);

181 
	}
}

192 
ušt8_t
 
	$CAN_In™
(
CAN_Ty³Def
* 
CANx
, 
CAN_In™Ty³Def
* 
CAN_In™SŒuù
)

194 
ušt8_t
 
In™Stus
 = 
CAN_In™Stus_Fažed
;

195 
ušt32_t
 
wa™_ack
 = 0x00000000;

197 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

198 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_TTCM
));

199 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_ABOM
));

200 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_AWUM
));

201 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_NART
));

202 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_RFLM
));

203 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_TXFP
));

204 
	`as£¹_·¿m
(
	`IS_CAN_MODE
(
CAN_In™SŒuù
->
CAN_Mode
));

205 
	`as£¹_·¿m
(
	`IS_CAN_SJW
(
CAN_In™SŒuù
->
CAN_SJW
));

206 
	`as£¹_·¿m
(
	`IS_CAN_BS1
(
CAN_In™SŒuù
->
CAN_BS1
));

207 
	`as£¹_·¿m
(
	`IS_CAN_BS2
(
CAN_In™SŒuù
->
CAN_BS2
));

208 
	`as£¹_·¿m
(
	`IS_CAN_PRESCALER
(
CAN_In™SŒuù
->
CAN_P»sÿËr
));

211 
CANx
->
MCR
 &ð(~(
ušt32_t
)
CAN_MCR_SLEEP
);

214 
CANx
->
MCR
 |ð
CAN_MCR_INRQ
 ;

217 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
è!ðCAN_MSR_INAKè&& (
wa™_ack
 !ð
INAK_TIMEOUT
))

219 
wa™_ack
++;

223 ià((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

225 
In™Stus
 = 
CAN_In™Stus_Fažed
;

230 ià(
CAN_In™SŒuù
->
CAN_TTCM
 =ð
ENABLE
)

232 
CANx
->
MCR
 |ð
CAN_MCR_TTCM
;

236 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_TTCM
;

240 ià(
CAN_In™SŒuù
->
CAN_ABOM
 =ð
ENABLE
)

242 
CANx
->
MCR
 |ð
CAN_MCR_ABOM
;

246 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_ABOM
;

250 ià(
CAN_In™SŒuù
->
CAN_AWUM
 =ð
ENABLE
)

252 
CANx
->
MCR
 |ð
CAN_MCR_AWUM
;

256 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_AWUM
;

260 ià(
CAN_In™SŒuù
->
CAN_NART
 =ð
ENABLE
)

262 
CANx
->
MCR
 |ð
CAN_MCR_NART
;

266 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_NART
;

270 ià(
CAN_In™SŒuù
->
CAN_RFLM
 =ð
ENABLE
)

272 
CANx
->
MCR
 |ð
CAN_MCR_RFLM
;

276 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_RFLM
;

280 ià(
CAN_In™SŒuù
->
CAN_TXFP
 =ð
ENABLE
)

282 
CANx
->
MCR
 |ð
CAN_MCR_TXFP
;

286 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_TXFP
;

290 
CANx
->
BTR
 = (
ušt32_t
)((ušt32_t)
CAN_In™SŒuù
->
CAN_Mode
 << 30) | \

291 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_SJW
 << 24) | \

292 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_BS1
 << 16) | \

293 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_BS2
 << 20) | \

294 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_P»sÿËr
 - 1);

297 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_INRQ
;

300 
wa™_ack
 = 0;

302 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
è=ðCAN_MSR_INAKè&& (
wa™_ack
 !ð
INAK_TIMEOUT
))

304 
wa™_ack
++;

308 ià((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

310 
In™Stus
 = 
CAN_In™Stus_Fažed
;

314 
In™Stus
 = 
CAN_In™Stus_Sucûss
 ;

319  
In™Stus
;

320 
	}
}

329 
	$CAN_Fž‹rIn™
(
CAN_Fž‹rIn™Ty³Def
* 
CAN_Fž‹rIn™SŒuù
)

331 
ušt32_t
 
fž‹r_numb”_b™_pos
 = 0;

333 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_NUMBER
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
));

334 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_MODE
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMode
));

335 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_SCALE
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rSÿË
));

336 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_FIFO
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rFIFOAssignm’t
));

337 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rAùiv©iÚ
));

339 
fž‹r_numb”_b™_pos
 = ((
ušt32_t
)1è<< 
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
;

342 
CAN1
->
FMR
 |ð
FMR_FINIT
;

345 
CAN1
->
FA1R
 &ð~(
ušt32_t
)
fž‹r_numb”_b™_pos
;

348 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rSÿË
 =ð
CAN_Fž‹rSÿË_16b™
)

351 
CAN1
->
FS1R
 &ð~(
ušt32_t
)
fž‹r_numb”_b™_pos
;

355 
CAN1
->
sFž‹rRegi¡”
[
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
].
FR1
 =

356 ((0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMaskIdLow
) << 16) |

357 (0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rIdLow
);

361 
CAN1
->
sFž‹rRegi¡”
[
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
].
FR2
 =

362 ((0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMaskIdHigh
) << 16) |

363 (0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rIdHigh
);

366 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rSÿË
 =ð
CAN_Fž‹rSÿË_32b™
)

369 
CAN1
->
FS1R
 |ð
fž‹r_numb”_b™_pos
;

371 
CAN1
->
sFž‹rRegi¡”
[
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
].
FR1
 =

372 ((0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rIdHigh
) << 16) |

373 (0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rIdLow
);

375 
CAN1
->
sFž‹rRegi¡”
[
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
].
FR2
 =

376 ((0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMaskIdHigh
) << 16) |

377 (0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMaskIdLow
);

381 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMode
 =ð
CAN_Fž‹rMode_IdMask
)

384 
CAN1
->
FM1R
 &ð~(
ušt32_t
)
fž‹r_numb”_b™_pos
;

389 
CAN1
->
FM1R
 |ð(
ušt32_t
)
fž‹r_numb”_b™_pos
;

393 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rFIFOAssignm’t
 =ð
CAN_Fž‹r_FIFO0
)

396 
CAN1
->
FFA1R
 &ð~(
ušt32_t
)
fž‹r_numb”_b™_pos
;

399 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rFIFOAssignm’t
 =ð
CAN_Fž‹r_FIFO1
)

402 
CAN1
->
FFA1R
 |ð(
ušt32_t
)
fž‹r_numb”_b™_pos
;

406 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rAùiv©iÚ
 =ð
ENABLE
)

408 
CAN1
->
FA1R
 |ð
fž‹r_numb”_b™_pos
;

412 
CAN1
->
FMR
 &ð~
FMR_FINIT
;

413 
	}
}

420 
	$CAN_SŒuùIn™
(
CAN_In™Ty³Def
* 
CAN_In™SŒuù
)

425 
CAN_In™SŒuù
->
CAN_TTCM
 = 
DISABLE
;

428 
CAN_In™SŒuù
->
CAN_ABOM
 = 
DISABLE
;

431 
CAN_In™SŒuù
->
CAN_AWUM
 = 
DISABLE
;

434 
CAN_In™SŒuù
->
CAN_NART
 = 
DISABLE
;

437 
CAN_In™SŒuù
->
CAN_RFLM
 = 
DISABLE
;

440 
CAN_In™SŒuù
->
CAN_TXFP
 = 
DISABLE
;

443 
CAN_In™SŒuù
->
CAN_Mode
 = 
CAN_Mode_NÜm®
;

446 
CAN_In™SŒuù
->
CAN_SJW
 = 
CAN_SJW_1tq
;

449 
CAN_In™SŒuù
->
CAN_BS1
 = 
CAN_BS1_4tq
;

452 
CAN_In™SŒuù
->
CAN_BS2
 = 
CAN_BS2_3tq
;

455 
CAN_In™SŒuù
->
CAN_P»sÿËr
 = 1;

456 
	}
}

463 
	$CAN_SÏveS¹Bªk
(
ušt8_t
 
CAN_BªkNumb”
)

466 
	`as£¹_·¿m
(
	`IS_CAN_BANKNUMBER
(
CAN_BªkNumb”
));

469 
CAN1
->
FMR
 |ð
FMR_FINIT
;

472 
CAN1
->
FMR
 &ð(
ušt32_t
)0xFFFFC0F1 ;

473 
CAN1
->
FMR
 |ð(
ušt32_t
)(
CAN_BªkNumb”
)<<8;

476 
CAN1
->
FMR
 &ð~
FMR_FINIT
;

477 
	}
}

488 
	$CAN_DBGF»eze
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
)

491 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

492 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

494 ià(
NewS‹
 !ð
DISABLE
)

497 
CANx
->
MCR
 |ð
MCR_DBF
;

502 
CANx
->
MCR
 &ð~
MCR_DBF
;

504 
	}
}

518 
	$CAN_TTComModeCmd
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
)

521 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

522 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

523 ià(
NewS‹
 !ð
DISABLE
)

526 
CANx
->
MCR
 |ð
CAN_MCR_TTCM
;

529 
CANx
->
sTxMažBox
[0].
TDTR
 |ð((
ušt32_t
)
CAN_TDT0R_TGT
);

530 
CANx
->
sTxMažBox
[1].
TDTR
 |ð((
ušt32_t
)
CAN_TDT1R_TGT
);

531 
CANx
->
sTxMažBox
[2].
TDTR
 |ð((
ušt32_t
)
CAN_TDT2R_TGT
);

536 
CANx
->
MCR
 &ð(
ušt32_t
)(~(ušt32_t)
CAN_MCR_TTCM
);

539 
CANx
->
sTxMažBox
[0].
TDTR
 &ð((
ušt32_t
)~
CAN_TDT0R_TGT
);

540 
CANx
->
sTxMažBox
[1].
TDTR
 &ð((
ušt32_t
)~
CAN_TDT1R_TGT
);

541 
CANx
->
sTxMažBox
[2].
TDTR
 &ð((
ušt32_t
)~
CAN_TDT2R_TGT
);

543 
	}
}

572 
ušt8_t
 
	$CAN_T¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
CªTxMsg
* 
TxMes§ge
)

574 
ušt8_t
 
Œªsm™_mažbox
 = 0;

576 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

577 
	`as£¹_·¿m
(
	`IS_CAN_IDTYPE
(
TxMes§ge
->
IDE
));

578 
	`as£¹_·¿m
(
	`IS_CAN_RTR
(
TxMes§ge
->
RTR
));

579 
	`as£¹_·¿m
(
	`IS_CAN_DLC
(
TxMes§ge
->
DLC
));

582 ià((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

584 
Œªsm™_mažbox
 = 0;

586 ià((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

588 
Œªsm™_mažbox
 = 1;

590 ià((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

592 
Œªsm™_mažbox
 = 2;

596 
Œªsm™_mažbox
 = 
CAN_TxStus_NoMažBox
;

599 ià(
Œªsm™_mažbox
 !ð
CAN_TxStus_NoMažBox
)

602 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TIR
 &ð
TMIDxR_TXRQ
;

603 ià(
TxMes§ge
->
IDE
 =ð
CAN_Id_Snd¬d
)

605 
	`as£¹_·¿m
(
	`IS_CAN_STDID
(
TxMes§ge
->
StdId
));

606 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TIR
 |ð((
TxMes§ge
->
StdId
 << 21) | \

607 
TxMes§ge
->
RTR
);

611 
	`as£¹_·¿m
(
	`IS_CAN_EXTID
(
TxMes§ge
->
ExtId
));

612 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TIR
 |ð((
TxMes§ge
->
ExtId
 << 3) | \

613 
TxMes§ge
->
IDE
 | \

614 
TxMes§ge
->
RTR
);

618 
TxMes§ge
->
DLC
 &ð(
ušt8_t
)0x0000000F;

619 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TDTR
 &ð(
ušt32_t
)0xFFFFFFF0;

620 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TDTR
 |ð
TxMes§ge
->
DLC
;

623 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TDLR
 = (((
ušt32_t
)
TxMes§ge
->
D©a
[3] << 24) |

624 ((
ušt32_t
)
TxMes§ge
->
D©a
[2] << 16) |

625 ((
ušt32_t
)
TxMes§ge
->
D©a
[1] << 8) |

626 ((
ušt32_t
)
TxMes§ge
->
D©a
[0]));

627 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TDHR
 = (((
ušt32_t
)
TxMes§ge
->
D©a
[7] << 24) |

628 ((
ušt32_t
)
TxMes§ge
->
D©a
[6] << 16) |

629 ((
ušt32_t
)
TxMes§ge
->
D©a
[5] << 8) |

630 ((
ušt32_t
)
TxMes§ge
->
D©a
[4]));

632 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TIR
 |ð
TMIDxR_TXRQ
;

634  
Œªsm™_mažbox
;

635 
	}
}

644 
ušt8_t
 
	$CAN_T¿nsm™Stus
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
T¿nsm™Mažbox
)

646 
ušt32_t
 
¡©e
 = 0;

649 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

650 
	`as£¹_·¿m
(
	`IS_CAN_TRANSMITMAILBOX
(
T¿nsm™Mažbox
));

652 
T¿nsm™Mažbox
)

654 (
CAN_TXMAILBOX_0
):

655 
¡©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

657 (
CAN_TXMAILBOX_1
):

658 
¡©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

660 (
CAN_TXMAILBOX_2
):

661 
¡©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

664 
¡©e
 = 
CAN_TxStus_Fažed
;

667 
¡©e
)

671 
¡©e
 = 
CAN_TxStus_P’dšg
;

674 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
):

675 
¡©e
 = 
CAN_TxStus_Fažed
;

677 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
):

678 
¡©e
 = 
CAN_TxStus_Fažed
;

680 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
):

681 
¡©e
 = 
CAN_TxStus_Fažed
;

684 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):

685 
¡©e
 = 
CAN_TxStus_Ok
;

687 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):

688 
¡©e
 = 
CAN_TxStus_Ok
;

690 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):

691 
¡©e
 = 
CAN_TxStus_Ok
;

694 
¡©e
 = 
CAN_TxStus_Fažed
;

697  (
ušt8_t
è
¡©e
;

698 
	}
}

706 
	$CAN_CªûlT¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
Mažbox
)

709 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

710 
	`as£¹_·¿m
(
	`IS_CAN_TRANSMITMAILBOX
(
Mažbox
));

712 
Mažbox
)

714 (
CAN_TXMAILBOX_0
):

715 
CANx
->
TSR
 |ð
CAN_TSR_ABRQ0
;

717 (
CAN_TXMAILBOX_1
):

718 
CANx
->
TSR
 |ð
CAN_TSR_ABRQ1
;

720 (
CAN_TXMAILBOX_2
):

721 
CANx
->
TSR
 |ð
CAN_TSR_ABRQ2
;

726 
	}
}

756 
	$CAN_Reûive
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
, 
CªRxMsg
* 
RxMes§ge
)

759 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

760 
	`as£¹_·¿m
(
	`IS_CAN_FIFO
(
FIFONumb”
));

762 
RxMes§ge
->
IDE
 = (
ušt8_t
)0x04 & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RIR
;

763 ià(
RxMes§ge
->
IDE
 =ð
CAN_Id_Snd¬d
)

765 
RxMes§ge
->
StdId
 = (
ušt32_t
)0x000007FF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RIR
 >> 21);

769 
RxMes§ge
->
ExtId
 = (
ušt32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RIR
 >> 3);

772 
RxMes§ge
->
RTR
 = (
ušt8_t
)0x02 & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RIR
;

774 
RxMes§ge
->
DLC
 = (
ušt8_t
)0x0F & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDTR
;

776 
RxMes§ge
->
FMI
 = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDTR
 >> 8);

778 
RxMes§ge
->
D©a
[0] = (
ušt8_t
)0xFF & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
;

779 
RxMes§ge
->
D©a
[1] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
 >> 8);

780 
RxMes§ge
->
D©a
[2] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
 >> 16);

781 
RxMes§ge
->
D©a
[3] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
 >> 24);

782 
RxMes§ge
->
D©a
[4] = (
ušt8_t
)0xFF & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
;

783 
RxMes§ge
->
D©a
[5] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
 >> 8);

784 
RxMes§ge
->
D©a
[6] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
 >> 16);

785 
RxMes§ge
->
D©a
[7] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
 >> 24);

788 ià(
FIFONumb”
 =ð
CAN_FIFO0
)

790 
CANx
->
RF0R
 |ð
CAN_RF0R_RFOM0
;

795 
CANx
->
RF1R
 |ð
CAN_RF1R_RFOM1
;

797 
	}
}

805 
	$CAN_FIFOR–—£
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
)

808 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

809 
	`as£¹_·¿m
(
	`IS_CAN_FIFO
(
FIFONumb”
));

811 ià(
FIFONumb”
 =ð
CAN_FIFO0
)

813 
CANx
->
RF0R
 |ð
CAN_RF0R_RFOM0
;

818 
CANx
->
RF1R
 |ð
CAN_RF1R_RFOM1
;

820 
	}
}

828 
ušt8_t
 
	$CAN_Mes§geP’dšg
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
)

830 
ušt8_t
 
mes§ge_³ndšg
=0;

832 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

833 
	`as£¹_·¿m
(
	`IS_CAN_FIFO
(
FIFONumb”
));

834 ià(
FIFONumb”
 =ð
CAN_FIFO0
)

836 
mes§ge_³ndšg
 = (
ušt8_t
)(
CANx
->
RF0R
&(
ušt32_t
)0x03);

838 ià(
FIFONumb”
 =ð
CAN_FIFO1
)

840 
mes§ge_³ndšg
 = (
ušt8_t
)(
CANx
->
RF1R
&(
ušt32_t
)0x03);

844 
mes§ge_³ndšg
 = 0;

846  
mes§ge_³ndšg
;

847 
	}
}

878 
ušt8_t
 
	$CAN_O³¿tšgModeReque¡
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
CAN_O³¿tšgMode
)

880 
ušt8_t
 
¡©us
 = 
CAN_ModeStus_Fažed
;

883 
ušt32_t
 
timeout
 = 
INAK_TIMEOUT
;

886 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

887 
	`as£¹_·¿m
(
	`IS_CAN_OPERATING_MODE
(
CAN_O³¿tšgMode
));

889 ià(
CAN_O³¿tšgMode
 =ð
CAN_O³¿tšgMode_In™Ÿliz©iÚ
)

892 
CANx
->
MCR
 = (
ušt32_t
)((CANx->MCR & (ušt32_t)(~(ušt32_t)
CAN_MCR_SLEEP
)è| 
CAN_MCR_INRQ
);

895 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð
CAN_MSR_INAK
è&& (
timeout
 != 0))

897 
timeout
--;

899 ià((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð
CAN_MSR_INAK
)

901 
¡©us
 = 
CAN_ModeStus_Fažed
;

905 
¡©us
 = 
CAN_ModeStus_Sucûss
;

908 ià(
CAN_O³¿tšgMode
 =ð
CAN_O³¿tšgMode_NÜm®
)

911 
CANx
->
MCR
 &ð(
ušt32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

914 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð0è&& (
timeout
!=0))

916 
timeout
--;

918 ià((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

920 
¡©us
 = 
CAN_ModeStus_Fažed
;

924 
¡©us
 = 
CAN_ModeStus_Sucûss
;

927 ià(
CAN_O³¿tšgMode
 =ð
CAN_O³¿tšgMode_SË•
)

930 
CANx
->
MCR
 = (
ušt32_t
)((CANx->MCR & (ušt32_t)(~(ušt32_t)
CAN_MCR_INRQ
)è| 
CAN_MCR_SLEEP
);

933 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð
CAN_MSR_SLAK
è&& (
timeout
!=0))

935 
timeout
--;

937 ià((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð
CAN_MSR_SLAK
)

939 
¡©us
 = 
CAN_ModeStus_Fažed
;

943 
¡©us
 = 
CAN_ModeStus_Sucûss
;

948 
¡©us
 = 
CAN_ModeStus_Fažed
;

951  (
ušt8_t
è
¡©us
;

952 
	}
}

959 
ušt8_t
 
	$CAN_SË•
(
CAN_Ty³Def
* 
CANx
)

961 
ušt8_t
 
¦“p¡©us
 = 
CAN_SË•_Fažed
;

964 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

967 
CANx
->
MCR
 = (((CANx->MCRè& (
ušt32_t
)(~(ušt32_t)
CAN_MCR_INRQ
)è| 
CAN_MCR_SLEEP
);

970 ià((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

973 
¦“p¡©us
 = 
CAN_SË•_Ok
;

976  (
ušt8_t
)
¦“p¡©us
;

977 
	}
}

984 
ušt8_t
 
	$CAN_WakeUp
(
CAN_Ty³Def
* 
CANx
)

986 
ušt32_t
 
wa™_¦ak
 = 
SLAK_TIMEOUT
;

987 
ušt8_t
 
wakeup¡©us
 = 
CAN_WakeUp_Fažed
;

990 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

993 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_SLEEP
;

996 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
è=ðCAN_MSR_SLAK)&&(
wa™_¦ak
!=0x00))

998 
wa™_¦ak
--;

1000 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

1003 
wakeup¡©us
 = 
CAN_WakeUp_Ok
;

1006  (
ušt8_t
)
wakeup¡©us
;

1007 
	}
}

1046 
ušt8_t
 
	$CAN_G‘La¡E¼ÜCode
(
CAN_Ty³Def
* 
CANx
)

1048 
ušt8_t
 
”rÜcode
=0;

1051 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1054 
”rÜcode
 = (((
ušt8_t
)
CANx
->
ESR
è& (ušt8_t)
CAN_ESR_LEC
);

1057  
”rÜcode
;

1058 
	}
}

1071 
ušt8_t
 
	$CAN_G‘ReûiveE¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
)

1073 
ušt8_t
 
couÁ”
=0;

1076 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1079 
couÁ”
 = (
ušt8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

1082  
couÁ”
;

1083 
	}
}

1091 
ušt8_t
 
	$CAN_G‘LSBT¿nsm™E¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
)

1093 
ušt8_t
 
couÁ”
=0;

1096 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1099 
couÁ”
 = (
ušt8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

1102  
couÁ”
;

1103 
	}
}

1298 
	$CAN_ITCÚfig
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1301 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1302 
	`as£¹_·¿m
(
	`IS_CAN_IT
(
CAN_IT
));

1303 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1305 ià(
NewS‹
 !ð
DISABLE
)

1308 
CANx
->
IER
 |ð
CAN_IT
;

1313 
CANx
->
IER
 &ð~
CAN_IT
;

1315 
	}
}

1338 
FÏgStus
 
	$CAN_G‘FÏgStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
)

1340 
FÏgStus
 
b™¡©us
 = 
RESET
;

1343 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1344 
	`as£¹_·¿m
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1347 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
è!ð(
ušt32_t
)
RESET
)

1350 ià((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(
ušt32_t
)
RESET
)

1353 
b™¡©us
 = 
SET
;

1358 
b™¡©us
 = 
RESET
;

1361 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
è!ð(
ušt32_t
)
RESET
)

1364 ià((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(
ušt32_t
)
RESET
)

1367 
b™¡©us
 = 
SET
;

1372 
b™¡©us
 = 
RESET
;

1375 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
è!ð(
ušt32_t
)
RESET
)

1378 ià((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(
ušt32_t
)
RESET
)

1381 
b™¡©us
 = 
SET
;

1386 
b™¡©us
 = 
RESET
;

1389 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
è!ð(
ušt32_t
)
RESET
)

1392 ià((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(
ušt32_t
)
RESET
)

1395 
b™¡©us
 = 
SET
;

1400 
b™¡©us
 = 
RESET
;

1406 ià((
ušt32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(ušt32_t)
RESET
)

1409 
b™¡©us
 = 
SET
;

1414 
b™¡©us
 = 
RESET
;

1418  
b™¡©us
;

1419 
	}
}

1438 
	$CAN_CË¬FÏg
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
)

1440 
ušt32_t
 
æagtmp
=0;

1442 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1443 
	`as£¹_·¿m
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1445 ià(
CAN_FLAG
 =ð
CAN_FLAG_LEC
)

1448 
CANx
->
ESR
 = (
ušt32_t
)
RESET
;

1452 
æagtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1454 ià((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
ušt32_t
)
RESET
)

1457 
CANx
->
RF0R
 = (
ušt32_t
)(
æagtmp
);

1459 ià((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
ušt32_t
)
RESET
)

1462 
CANx
->
RF1R
 = (
ušt32_t
)(
æagtmp
);

1464 ià((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
ušt32_t
)
RESET
)

1467 
CANx
->
TSR
 = (
ušt32_t
)(
æagtmp
);

1472 
CANx
->
MSR
 = (
ušt32_t
)(
æagtmp
);

1475 
	}
}

1498 
ITStus
 
	$CAN_G‘ITStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
)

1500 
ITStus
 
™¡©us
 = 
RESET
;

1502 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1503 
	`as£¹_·¿m
(
	`IS_CAN_IT
(
CAN_IT
));

1506 if((
CANx
->
IER
 & 
CAN_IT
è!ð
RESET
)

1509 
CAN_IT
)

1511 
CAN_IT_TME
:

1513 
™¡©us
 = 
	`CheckITStus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1515 
CAN_IT_FMP0
:

1517 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1519 
CAN_IT_FF0
:

1521 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1523 
CAN_IT_FOV0
:

1525 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1527 
CAN_IT_FMP1
:

1529 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1531 
CAN_IT_FF1
:

1533 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1535 
CAN_IT_FOV1
:

1537 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1539 
CAN_IT_WKU
:

1541 
™¡©us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1543 
CAN_IT_SLK
:

1545 
™¡©us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1547 
CAN_IT_EWG
:

1549 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1551 
CAN_IT_EPV
:

1553 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1555 
CAN_IT_BOF
:

1557 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1559 
CAN_IT_LEC
:

1561 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1563 
CAN_IT_ERR
:

1565 
™¡©us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1569 
™¡©us
 = 
RESET
;

1576 
™¡©us
 = 
RESET
;

1580  
™¡©us
;

1581 
	}
}

1602 
	$CAN_CË¬ITP’dšgB™
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
)

1605 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1606 
	`as£¹_·¿m
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1608 
CAN_IT
)

1610 
CAN_IT_TME
:

1612 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1614 
CAN_IT_FF0
:

1616 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1618 
CAN_IT_FOV0
:

1620 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1622 
CAN_IT_FF1
:

1624 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1626 
CAN_IT_FOV1
:

1628 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1630 
CAN_IT_WKU
:

1632 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1634 
CAN_IT_SLK
:

1636 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1638 
CAN_IT_EWG
:

1640 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1643 
CAN_IT_EPV
:

1645 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1648 
CAN_IT_BOF
:

1650 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1653 
CAN_IT_LEC
:

1655 
CANx
->
ESR
 = 
RESET
;

1657 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1659 
CAN_IT_ERR
:

1661 
CANx
->
ESR
 = 
RESET
;

1663 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1669 
	}
}

1680 
ITStus
 
	$CheckITStus
(
ušt32_t
 
CAN_Reg
, ušt32_ˆ
It_B™
)

1682 
ITStus
 
³ndšgb™¡©us
 = 
RESET
;

1684 ià((
CAN_Reg
 & 
It_B™
è!ð(
ušt32_t
)
RESET
)

1687 
³ndšgb™¡©us
 = 
SET
;

1692 
³ndšgb™¡©us
 = 
RESET
;

1694  
³ndšgb™¡©us
;

1695 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STM32F~3.C

23 
	~"¡m32f4xx_üc.h
"

50 
	$CRC_Re£tDR
()

53 
CRC
->
CR
 = 
CRC_CR_RESET
;

54 
	}
}

61 
ušt32_t
 
	$CRC_C®cCRC
(
ušt32_t
 
D©a
)

63 
CRC
->
DR
 = 
D©a
;

65  (
CRC
->
DR
);

66 
	}
}

74 
ušt32_t
 
	$CRC_C®cBlockCRC
(
ušt32_t
 
pBufãr
[], ušt32_ˆ
BufãrL’gth
)

76 
ušt32_t
 
šdex
 = 0;

78 
šdex
 = 0; index < 
BufãrL’gth
; index++)

80 
CRC
->
DR
 = 
pBufãr
[
šdex
];

82  (
CRC
->
DR
);

83 
	}
}

90 
ušt32_t
 
	$CRC_G‘CRC
()

92  (
CRC
->
DR
);

93 
	}
}

100 
	$CRC_S‘IDRegi¡”
(
ušt8_t
 
IDV®ue
)

102 
CRC
->
IDR
 = 
IDV®ue
;

103 
	}
}

110 
ušt8_t
 
	$CRC_G‘IDRegi¡”
()

112  (
CRC
->
IDR
);

113 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STM32F~4.C

159 
	~"¡m32f4xx_üyp.h
"

160 
	~"¡m32f4xx_rcc.h
"

173 
	#FLAG_MASK
 ((
ušt8_t
)0x20)

	)

174 
	#MAX_TIMEOUT
 ((
ušt16_t
)0xFFFF)

	)

215 
	$CRYP_DeIn™
()

218 
	`RCC_AHB2P”hRe£tCmd
(
RCC_AHB2P”h_CRYP
, 
ENABLE
);

221 
	`RCC_AHB2P”hRe£tCmd
(
RCC_AHB2P”h_CRYP
, 
DISABLE
);

222 
	}
}

231 
	$CRYP_In™
(
CRYP_In™Ty³Def
* 
CRYP_In™SŒuù
)

234 
	`as£¹_·¿m
(
	`IS_CRYP_ALGOMODE
(
CRYP_In™SŒuù
->
CRYP_AlgoMode
));

235 
	`as£¹_·¿m
(
	`IS_CRYP_DATATYPE
(
CRYP_In™SŒuù
->
CRYP_D©aTy³
));

236 
	`as£¹_·¿m
(
	`IS_CRYP_ALGODIR
(
CRYP_In™SŒuù
->
CRYP_AlgoDœ
));

239 
CRYP
->
CR
 &ð~
CRYP_CR_ALGOMODE
;

240 
CRYP
->
CR
 |ð
CRYP_In™SŒuù
->
CRYP_AlgoMode
;

243 
CRYP
->
CR
 &ð~
CRYP_CR_DATATYPE
;

244 
CRYP
->
CR
 |ð
CRYP_In™SŒuù
->
CRYP_D©aTy³
;

247 ià((
CRYP_In™SŒuù
->
CRYP_AlgoMode
 =ð
CRYP_AlgoMode_AES_ECB
) ||

248 (
CRYP_In™SŒuù
->
CRYP_AlgoMode
 =ð
CRYP_AlgoMode_AES_CBC
) ||

249 (
CRYP_In™SŒuù
->
CRYP_AlgoMode
 =ð
CRYP_AlgoMode_AES_CTR
) ||

250 (
CRYP_In™SŒuù
->
CRYP_AlgoMode
 =ð
CRYP_AlgoMode_AES_Key
))

252 
	`as£¹_·¿m
(
	`IS_CRYP_KEYSIZE
(
CRYP_In™SŒuù
->
CRYP_KeySize
));

253 
CRYP
->
CR
 &ð~
CRYP_CR_KEYSIZE
;

254 
CRYP
->
CR
 |ð
CRYP_In™SŒuù
->
CRYP_KeySize
;

260 
CRYP
->
CR
 &ð~
CRYP_CR_ALGODIR
;

261 
CRYP
->
CR
 |ð
CRYP_In™SŒuù
->
CRYP_AlgoDœ
;

262 
	}
}

270 
	$CRYP_SŒuùIn™
(
CRYP_In™Ty³Def
* 
CRYP_In™SŒuù
)

273 
CRYP_In™SŒuù
->
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Enüy±
;

276 
CRYP_In™SŒuù
->
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

279 
CRYP_In™SŒuù
->
CRYP_D©aTy³
 = 
CRYP_D©aTy³_32b
;

282 
CRYP_In™SŒuù
->
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

283 
	}
}

292 
	$CRYP_KeyIn™
(
CRYP_KeyIn™Ty³Def
* 
CRYP_KeyIn™SŒuù
)

295 
CRYP
->
K0LR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key0Leá
;

296 
CRYP
->
K0RR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key0Right
;

297 
CRYP
->
K1LR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key1Leá
;

298 
CRYP
->
K1RR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key1Right
;

299 
CRYP
->
K2LR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key2Leá
;

300 
CRYP
->
K2RR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key2Right
;

301 
CRYP
->
K3LR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key3Leá
;

302 
CRYP
->
K3RR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key3Right
;

303 
	}
}

311 
	$CRYP_KeySŒuùIn™
(
CRYP_KeyIn™Ty³Def
* 
CRYP_KeyIn™SŒuù
)

313 
CRYP_KeyIn™SŒuù
->
CRYP_Key0Leá
 = 0;

314 
CRYP_KeyIn™SŒuù
->
CRYP_Key0Right
 = 0;

315 
CRYP_KeyIn™SŒuù
->
CRYP_Key1Leá
 = 0;

316 
CRYP_KeyIn™SŒuù
->
CRYP_Key1Right
 = 0;

317 
CRYP_KeyIn™SŒuù
->
CRYP_Key2Leá
 = 0;

318 
CRYP_KeyIn™SŒuù
->
CRYP_Key2Right
 = 0;

319 
CRYP_KeyIn™SŒuù
->
CRYP_Key3Leá
 = 0;

320 
CRYP_KeyIn™SŒuù
->
CRYP_Key3Right
 = 0;

321 
	}
}

329 
	$CRYP_IVIn™
(
CRYP_IVIn™Ty³Def
* 
CRYP_IVIn™SŒuù
)

331 
CRYP
->
IV0LR
 = 
CRYP_IVIn™SŒuù
->
CRYP_IV0Leá
;

332 
CRYP
->
IV0RR
 = 
CRYP_IVIn™SŒuù
->
CRYP_IV0Right
;

333 
CRYP
->
IV1LR
 = 
CRYP_IVIn™SŒuù
->
CRYP_IV1Leá
;

334 
CRYP
->
IV1RR
 = 
CRYP_IVIn™SŒuù
->
CRYP_IV1Right
;

335 
	}
}

343 
	$CRYP_IVSŒuùIn™
(
CRYP_IVIn™Ty³Def
* 
CRYP_IVIn™SŒuù
)

345 
CRYP_IVIn™SŒuù
->
CRYP_IV0Leá
 = 0;

346 
CRYP_IVIn™SŒuù
->
CRYP_IV0Right
 = 0;

347 
CRYP_IVIn™SŒuù
->
CRYP_IV1Leá
 = 0;

348 
CRYP_IVIn™SŒuù
->
CRYP_IV1Right
 = 0;

349 
	}
}

358 
	$CRYP_FIFOFlush
()

361 
CRYP
->
CR
 |ð
CRYP_CR_FFLUSH
;

362 
	}
}

370 
	$CRYP_Cmd
(
FunùiÚ®S‹
 
NewS‹
)

373 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

375 ià(
NewS‹
 !ð
DISABLE
)

378 
CRYP
->
CR
 |ð
CRYP_CR_CRYPEN
;

383 
CRYP
->
CR
 &ð~
CRYP_CR_CRYPEN
;

385 
	}
}

413 
	$CRYP_D©aIn
(
ušt32_t
 
D©a
)

415 
CRYP
->
DR
 = 
D©a
;

416 
	}
}

423 
ušt32_t
 
	$CRYP_D©aOut
()

425  
CRYP
->
DOUT
;

426 
	}
}

466 
E¼ÜStus
 
	$CRYP_SaveCÚ‹xt
(
CRYP_CÚ‹xt
* 
CRYP_CÚ‹xtSave
,

467 
CRYP_KeyIn™Ty³Def
* 
CRYP_KeyIn™SŒuù
)

469 
__IO
 
ušt32_t
 
timeout
 = 0;

470 
ušt32_t
 
ckeckmask
 = 0, 
b™¡©us
;

471 
E¼ÜStus
 
¡©us
 = 
ERROR
;

474 
CRYP
->
DMACR
 &ð~(
ušt32_t
)
CRYP_DMACR_DIEN
;

480 ià((
CRYP
->
CR
 & (
ušt32_t
)(
CRYP_CR_ALGOMODE_TDES_ECB
 | 
CRYP_CR_ALGOMODE_TDES_CBC
)) != (uint32_t)0 )

482 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 ;

486 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 | 
CRYP_SR_OFNE
;

491 
b™¡©us
 = 
CRYP
->
SR
 & 
ckeckmask
;

492 
timeout
++;

494 (
timeout
 !ð
MAX_TIMEOUT
è&& (
b™¡©us
 !ð
CRYP_SR_IFEM
));

496 ià((
CRYP
->
SR
 & 
ckeckmask
è!ð
CRYP_SR_IFEM
)

498 
¡©us
 = 
ERROR
;

506 
CRYP
->
DMACR
 &ð~(
ušt32_t
)
CRYP_DMACR_DOEN
;

507 
CRYP
->
CR
 &ð~(
ušt32_t
)
CRYP_CR_CRYPEN
;

510 
CRYP_CÚ‹xtSave
->
CR_b™s9to2
 = 
CRYP
->
CR
 & (
CRYP_CR_KEYSIZE
 |

511 
CRYP_CR_DATATYPE
 |

512 
CRYP_CR_ALGOMODE
 |

513 
CRYP_CR_ALGODIR
);

516 
CRYP_CÚ‹xtSave
->
CRYP_IV0LR
 = 
CRYP
->
IV0LR
;

517 
CRYP_CÚ‹xtSave
->
CRYP_IV0RR
 = 
CRYP
->
IV0RR
;

518 
CRYP_CÚ‹xtSave
->
CRYP_IV1LR
 = 
CRYP
->
IV1LR
;

519 
CRYP_CÚ‹xtSave
->
CRYP_IV1RR
 = 
CRYP
->
IV1RR
;

522 
CRYP_CÚ‹xtSave
->
CRYP_K0LR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key0Leá
;

523 
CRYP_CÚ‹xtSave
->
CRYP_K0RR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key0Right
;

524 
CRYP_CÚ‹xtSave
->
CRYP_K1LR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key1Leá
;

525 
CRYP_CÚ‹xtSave
->
CRYP_K1RR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key1Right
;

526 
CRYP_CÚ‹xtSave
->
CRYP_K2LR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key2Leá
;

527 
CRYP_CÚ‹xtSave
->
CRYP_K2RR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key2Right
;

528 
CRYP_CÚ‹xtSave
->
CRYP_K3LR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key3Leá
;

529 
CRYP_CÚ‹xtSave
->
CRYP_K3RR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key3Right
;

534 
¡©us
 = 
SUCCESS
;

537  
¡©us
;

538 
	}
}

551 
	$CRYP_Re¡ÜeCÚ‹xt
(
CRYP_CÚ‹xt
* 
CRYP_CÚ‹xtRe¡Üe
)

555 
CRYP
->
CR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CR_b™s9to2
;

558 
CRYP
->
K0LR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_K0LR
;

559 
CRYP
->
K0RR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_K0RR
;

560 
CRYP
->
K1LR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_K1LR
;

561 
CRYP
->
K1RR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_K1RR
;

562 
CRYP
->
K2LR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_K2LR
;

563 
CRYP
->
K2RR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_K2RR
;

564 
CRYP
->
K3LR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_K3LR
;

565 
CRYP
->
K3RR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_K3RR
;

568 
CRYP
->
IV0LR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_IV0LR
;

569 
CRYP
->
IV0RR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_IV0RR
;

570 
CRYP
->
IV1LR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_IV1LR
;

571 
CRYP
->
IV1RR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_IV1RR
;

574 
CRYP
->
CR
 |ð
CRYP_CR_CRYPEN
;

575 
	}
}

612 
	$CRYP_DMACmd
(
ušt8_t
 
CRYP_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
)

615 
	`as£¹_·¿m
(
	`IS_CRYP_DMAREQ
(
CRYP_DMAReq
));

616 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

618 ià(
NewS‹
 !ð
DISABLE
)

621 
CRYP
->
DMACR
 |ð
CRYP_DMAReq
;

626 
CRYP
->
DMACR
 &ð(
ušt8_t
)~
CRYP_DMAReq
;

628 
	}
}

737 
	$CRYP_ITCÚfig
(
ušt8_t
 
CRYP_IT
, 
FunùiÚ®S‹
 
NewS‹
)

740 
	`as£¹_·¿m
(
	`IS_CRYP_CONFIG_IT
(
CRYP_IT
));

741 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

743 ià(
NewS‹
 !ð
DISABLE
)

746 
CRYP
->
IMSCR
 |ð
CRYP_IT
;

751 
CRYP
->
IMSCR
 &ð(
ušt8_t
)~
CRYP_IT
;

753 
	}
}

765 
ITStus
 
	$CRYP_G‘ITStus
(
ušt8_t
 
CRYP_IT
)

767 
ITStus
 
b™¡©us
 = 
RESET
;

769 
	`as£¹_·¿m
(
	`IS_CRYP_GET_IT
(
CRYP_IT
));

772 ià((
CRYP
->
MISR
 & 
CRYP_IT
è!ð(
ušt8_t
)
RESET
)

775 
b™¡©us
 = 
SET
;

780 
b™¡©us
 = 
RESET
;

783  
b™¡©us
;

784 
	}
}

799 
FÏgStus
 
	$CRYP_G‘FÏgStus
(
ušt8_t
 
CRYP_FLAG
)

801 
FÏgStus
 
b™¡©us
 = 
RESET
;

802 
ušt32_t
 
‹m´eg
 = 0;

805 
	`as£¹_·¿m
(
	`IS_CRYP_GET_FLAG
(
CRYP_FLAG
));

808 ià((
CRYP_FLAG
 & 
FLAG_MASK
) != 0x00)

810 
‹m´eg
 = 
CRYP
->
RISR
;

814 
‹m´eg
 = 
CRYP
->
SR
;

819 ià((
‹m´eg
 & 
CRYP_FLAG
 ) !ð(
ušt8_t
)
RESET
)

822 
b™¡©us
 = 
SET
;

827 
b™¡©us
 = 
RESET
;

831  
b™¡©us
;

832 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\misc.c

70 
	~"misc.h
"

83 
	#AIRCR_VECTKEY_MASK
 ((
ušt32_t
)0x05FA0000)

	)

112 
	$NVIC_PriÜ™yGroupCÚfig
(
ušt32_t
 
NVIC_PriÜ™yGroup
)

115 
	`as£¹_·¿m
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_PriÜ™yGroup
));

118 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_PriÜ™yGroup
;

119 
	}
}

130 
	$NVIC_In™
(
NVIC_In™Ty³Def
* 
NVIC_In™SŒuù
)

132 
ušt8_t
 
tmµriÜ™y
 = 0x00, 
tmµ»
 = 0x00, 
tmpsub
 = 0x0F;

135 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlCmd
));

136 
	`as£¹_·¿m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlP»em±iÚPriÜ™y
));

137 
	`as£¹_·¿m
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlSubPriÜ™y
));

139 ià(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlCmd
 !ð
DISABLE
)

142 
tmµriÜ™y
 = (0x700 - ((
SCB
->
AIRCR
è& (
ušt32_t
)0x700))>> 0x08;

143 
tmµ»
 = (0x4 - 
tmµriÜ™y
);

144 
tmpsub
 =mpsub >> 
tmµriÜ™y
;

146 
tmµriÜ™y
 = 
NVIC_In™SŒuù
->
NVIC_IRQChªÃlP»em±iÚPriÜ™y
 << 
tmµ»
;

147 
tmµriÜ™y
 |ð(
ušt8_t
)(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlSubPriÜ™y
 & 
tmpsub
);

149 
tmµriÜ™y
 =mppriority << 0x04;

151 
NVIC
->
IP
[
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
] = 
tmµriÜ™y
;

154 
NVIC
->
ISER
[
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 >> 0x05] =

155 (
ušt32_t
)0x01 << (
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 & (
ušt8_t
)0x1F);

160 
NVIC
->
ICER
[
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 >> 0x05] =

161 (
ušt32_t
)0x01 << (
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 & (
ušt8_t
)0x1F);

163 
	}
}

174 
	$NVIC_S‘VeùÜTabË
(
ušt32_t
 
NVIC_VeùTab
, ušt32_ˆ
Off£t
)

177 
	`as£¹_·¿m
(
	`IS_NVIC_VECTTAB
(
NVIC_VeùTab
));

178 
	`as£¹_·¿m
(
	`IS_NVIC_OFFSET
(
Off£t
));

180 
SCB
->
VTOR
 = 
NVIC_VeùTab
 | (
Off£t
 & (
ušt32_t
)0x1FFFFF80);

181 
	}
}

193 
	$NVIC_Sy¡emLPCÚfig
(
ušt8_t
 
LowPow”Mode
, 
FunùiÚ®S‹
 
NewS‹
)

196 
	`as£¹_·¿m
(
	`IS_NVIC_LP
(
LowPow”Mode
));

197 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

199 ià(
NewS‹
 !ð
DISABLE
)

201 
SCB
->
SCR
 |ð
LowPow”Mode
;

205 
SCB
->
SCR
 &ð(
ušt32_t
)(~(ušt32_t)
LowPow”Mode
);

207 
	}
}

217 
	$SysTick_CLKSourûCÚfig
(
ušt32_t
 
SysTick_CLKSourû
)

220 
	`as£¹_·¿m
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSourû
));

221 ià(
SysTick_CLKSourû
 =ð
SysTick_CLKSourû_HCLK
)

223 
SysTick
->
CTRL
 |ð
SysTick_CLKSourû_HCLK
;

227 
SysTick
->
CTRL
 &ð
SysTick_CLKSourû_HCLK_Div8
;

229 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\STM32F~1.LD

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
¬m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
è: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 1024
K


41 
	`RAM
 (
rwx
è: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 128
K


42 
	`CCRAM
 (
rwx
è: 
ORIGIN
 = 0x10000000, 
LENGTH
 = 64
K


43 
	}
}

73 
	gSECTIONS


75 .
	g‹xt
 :

77 
KEEP
(*(.
i¤_veùÜ
))

78 *(.
‹xt
*)

80 
KEEP
(*(.
š™
))

81 
KEEP
(*(.
fši
))

84 *
ütbegš
.
o
(.
ùÜs
)

85 *
ütbegš
?.
o
(.
ùÜs
)

86 *(
EXCLUDE_FILE
(*
ü‹nd
?.
o
 *ü‹nd.oè.
ùÜs
)

87 *(
SORT
(.
ùÜs
.*))

88 *(.
ùÜs
)

91 *
ütbegš
.
o
(.
dtÜs
)

92 *
ütbegš
?.
o
(.
dtÜs
)

93 *(
EXCLUDE_FILE
(*
ü‹nd
?.
o
 *ü‹nd.oè.
dtÜs
)

94 *(
SORT
(.
dtÜs
.*))

95 *(.
dtÜs
)

97 *(.
rod©a
*)

99 
KEEP
(*(.
eh_äame
*))

100 } > 
ROM


102 .
ARM
.
exb
 :

104 *(.
ARM
.
exb
* .
gnu
.
lškÚû
.
¬mexb
.*)

105 } > 
ROM


107 
__exidx_¡¬t
 = .;

108 .
	gARM
.
	gexidx
 :

110 *(.
ARM
.
exidx
* .
gnu
.
lškÚû
.
¬mexidx
.*)

111 } > 
ROM


112 
__exidx_’d
 = .;

114 
	g__‘ext
 = .;

116 .
	gd©a
 : 
AT
 (
__‘ext
)

118 
__d©a_¡¬t__
 = .;

119 *(
	gvbË
)

120 *(.
	gd©a
*)

122 . = 
ALIGN
(4);

124 
PROVIDE_HIDDEN
 (
__´eš™_¬¿y_¡¬t
 = .);

125 
KEEP
(*(.
´eš™_¬¿y
))

126 
PROVIDE_HIDDEN
 (
__´eš™_¬¿y_’d
 = .);

128 . = 
ALIGN
(4);

130 
PROVIDE_HIDDEN
 (
__š™_¬¿y_¡¬t
 = .);

131 
KEEP
(*(
SORT
(.
š™_¬¿y
.*)))

132 
KEEP
(*(.
š™_¬¿y
))

133 
PROVIDE_HIDDEN
 (
__š™_¬¿y_’d
 = .);

136 . = 
ALIGN
(4);

138 
PROVIDE_HIDDEN
 (
__fši_¬¿y_¡¬t
 = .);

139 
KEEP
(*(
SORT
(.
fši_¬¿y
.*)))

140 
KEEP
(*(.
fši_¬¿y
))

141 
PROVIDE_HIDDEN
 (
__fši_¬¿y_’d
 = .);

143 . = 
ALIGN
(4);

145 
	g__d©a_’d__
 = .;

147 } > 
	gRAM


149 .
bss
 (
NOLOAD
):

151 
__bss_¡¬t__
 = .;

152 *(.
	gbss
*)

153 *(
	gCOMMON
)

154 
	g__bss_’d__
 = .;

155 } > 
	gRAM


157 .
h—p
 (
NOLOAD
):

159 
__’d__
 = .;

160 
	g’d
 = 
__’d__
;

161 *(.
	gh—p
*)

162 
	g__H—pLim™
 = .;

163 } > 
	gRAM


168 .
¡ack_dummy
 (
NOLOAD
):

170 *(.
¡ack
)

171 } > 
RAM


175 
__SckTÝ
 = 
ORIGIN
(
RAM
è+ 
LENGTH
(RAM);

176 
	g__SckLim™
 = 
__SckTÝ
 - 
SIZEOF
(.
¡ack_dummy
);

177 
PROVIDE
(
__¡ack
 = 
__SckTÝ
);

180 
ASSERT
(
__SckLim™
 >ð
__H—pLim™
, "region RAM overflowed with stack")

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\STM32F~2.LD

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
¬m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
è: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 1024
K


41 
	`RAM
 (
rwx
è: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 128
K


42 
	`CCRAM
 (
rwx
è: 
ORIGIN
 = 0x10000000, 
LENGTH
 = 64
K


43 
	}
}

73 
	gSECTIONS


75 .
	g‹xt
 :

77 
KEEP
(*(.
i¤_veùÜ
))

78 *(.
‹xt
*)

80 
KEEP
(*(.
š™
))

81 
KEEP
(*(.
fši
))

84 *
ütbegš
.
o
(.
ùÜs
)

85 *
ütbegš
?.
o
(.
ùÜs
)

86 *(
EXCLUDE_FILE
(*
ü‹nd
?.
o
 *ü‹nd.oè.
ùÜs
)

87 *(
SORT
(.
ùÜs
.*))

88 *(.
ùÜs
)

91 *
ütbegš
.
o
(.
dtÜs
)

92 *
ütbegš
?.
o
(.
dtÜs
)

93 *(
EXCLUDE_FILE
(*
ü‹nd
?.
o
 *ü‹nd.oè.
dtÜs
)

94 *(
SORT
(.
dtÜs
.*))

95 *(.
dtÜs
)

97 *(.
rod©a
*)

99 
KEEP
(*(.
eh_äame
*))

100 } > 
RAM


102 .
ARM
.
exb
 :

104 *(.
ARM
.
exb
* .
gnu
.
lškÚû
.
¬mexb
.*)

105 } > 
RAM


107 
__exidx_¡¬t
 = .;

108 .
	gARM
.
	gexidx
 :

110 *(.
ARM
.
exidx
* .
gnu
.
lškÚû
.
¬mexidx
.*)

111 } > 
RAM


112 
__exidx_’d
 = .;

114 
	g__‘ext
 = .;

116 .
	gd©a
 : 
AT
 (
__‘ext
)

118 
__d©a_¡¬t__
 = .;

119 *(
	gvbË
)

120 *(.
	gd©a
*)

122 . = 
ALIGN
(4);

124 
PROVIDE_HIDDEN
 (
__´eš™_¬¿y_¡¬t
 = .);

125 
KEEP
(*(.
´eš™_¬¿y
))

126 
PROVIDE_HIDDEN
 (
__´eš™_¬¿y_’d
 = .);

128 . = 
ALIGN
(4);

130 
PROVIDE_HIDDEN
 (
__š™_¬¿y_¡¬t
 = .);

131 
KEEP
(*(
SORT
(.
š™_¬¿y
.*)))

132 
KEEP
(*(.
š™_¬¿y
))

133 
PROVIDE_HIDDEN
 (
__š™_¬¿y_’d
 = .);

136 . = 
ALIGN
(4);

138 
PROVIDE_HIDDEN
 (
__fši_¬¿y_¡¬t
 = .);

139 
KEEP
(*(
SORT
(.
fši_¬¿y
.*)))

140 
KEEP
(*(.
fši_¬¿y
))

141 
PROVIDE_HIDDEN
 (
__fši_¬¿y_’d
 = .);

143 . = 
ALIGN
(4);

145 
	g__d©a_’d__
 = .;

147 } > 
	gRAM


149 .
bss
 (
NOLOAD
):

151 
__bss_¡¬t__
 = .;

152 *(.
	gbss
*)

153 *(
	gCOMMON
)

154 
	g__bss_’d__
 = .;

155 } > 
	gRAM


157 .
h—p
 (
NOLOAD
):

159 
__’d__
 = .;

160 
	g’d
 = 
__’d__
;

161 *(.
	gh—p
*)

162 
	g__H—pLim™
 = .;

163 } > 
	gRAM


168 .
¡ack_dummy
 (
NOLOAD
):

170 . = 
ALIGN
(8);

171 *(.
	g¡ack
)

172 } > 
RAM


176 
	g__SckTÝ
 = 
ORIGIN
(
RAM
è+ 
LENGTH
(RAM);

177 
	g__SckLim™
 = 
__SckTÝ
 - 
SIZEOF
(.
¡ack_dummy
);

178 
PROVIDE
(
__¡ack
 = 
__SckTÝ
);

181 
ASSERT
(
__SckLim™
 >ð
__H—pLim™
, "region RAM overflowed with stack")

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\cmsis\ARM_CO~1.H

24 #iâdeà
_ARM_COMMON_TABLES_H


25 
	#_ARM_COMMON_TABLES_H


	)

27 
	~"¬m_m©h.h
"

29 
ušt16_t
 
¬mB™RevTabË
[256];

30 
q15_t
 
¬mRecTabËQ15
[64];

31 
q31_t
 
¬mRecTabËQ31
[64];

32 cÚ¡ 
q31_t
 
»®CÛfAQ31
[1024];

33 cÚ¡ 
q31_t
 
»®CÛfBQ31
[1024];

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\cmsis\CORE_C~1.H

24 #ifdeà
__ýlu¥lus


28 #iâdeà
__CORE_CM4_SIMD_H


29 
	#__CORE_CM4_SIMD_H


	)

43 #ià 
defšed
 ( 
__CC_ARM
 )

47 
	#__SADD8
 
__§dd8


	)

48 
	#__QADD8
 
__qadd8


	)

49 
	#__SHADD8
 
__shadd8


	)

50 
	#__UADD8
 
__uadd8


	)

51 
	#__UQADD8
 
__uqadd8


	)

52 
	#__UHADD8
 
__uhadd8


	)

53 
	#__SSUB8
 
__ssub8


	)

54 
	#__QSUB8
 
__qsub8


	)

55 
	#__SHSUB8
 
__shsub8


	)

56 
	#__USUB8
 
__usub8


	)

57 
	#__UQSUB8
 
__uqsub8


	)

58 
	#__UHSUB8
 
__uhsub8


	)

59 
	#__SADD16
 
__§dd16


	)

60 
	#__QADD16
 
__qadd16


	)

61 
	#__SHADD16
 
__shadd16


	)

62 
	#__UADD16
 
__uadd16


	)

63 
	#__UQADD16
 
__uqadd16


	)

64 
	#__UHADD16
 
__uhadd16


	)

65 
	#__SSUB16
 
__ssub16


	)

66 
	#__QSUB16
 
__qsub16


	)

67 
	#__SHSUB16
 
__shsub16


	)

68 
	#__USUB16
 
__usub16


	)

69 
	#__UQSUB16
 
__uqsub16


	)

70 
	#__UHSUB16
 
__uhsub16


	)

71 
	#__SASX
 
__§sx


	)

72 
	#__QASX
 
__qasx


	)

73 
	#__SHASX
 
__shasx


	)

74 
	#__UASX
 
__uasx


	)

75 
	#__UQASX
 
__uqasx


	)

76 
	#__UHASX
 
__uhasx


	)

77 
	#__SSAX
 
__s§x


	)

78 
	#__QSAX
 
__q§x


	)

79 
	#__SHSAX
 
__sh§x


	)

80 
	#__USAX
 
__u§x


	)

81 
	#__UQSAX
 
__uq§x


	)

82 
	#__UHSAX
 
__uh§x


	)

83 
	#__USAD8
 
__u§d8


	)

84 
	#__USADA8
 
__u§da8


	)

85 
	#__SSAT16
 
__s§t16


	)

86 
	#__USAT16
 
__u§t16


	)

87 
	#__UXTB16
 
__uxtb16


	)

88 
	#__UXTAB16
 
__uxb16


	)

89 
	#__SXTB16
 
__sxtb16


	)

90 
	#__SXTAB16
 
__sxb16


	)

91 
	#__SMUAD
 
__smuad


	)

92 
	#__SMUADX
 
__smuadx


	)

93 
	#__SMLAD
 
__smÏd


	)

94 
	#__SMLADX
 
__smÏdx


	)

95 
	#__SMLALD
 
__smÏld


	)

96 
	#__SMLALDX
 
__smÏldx


	)

97 
	#__SMUSD
 
__smusd


	)

98 
	#__SMUSDX
 
__smusdx


	)

99 
	#__SMLSD
 
__smlsd


	)

100 
	#__SMLSDX
 
__smlsdx


	)

101 
	#__SMLSLD
 
__sml¦d


	)

102 
	#__SMLSLDX
 
__sml¦dx


	)

103 
	#__SEL
 
__£l


	)

104 
	#__QADD
 
__qadd


	)

105 
	#__QSUB
 
__qsub


	)

107 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)) ) & 0x0000FFFFUL) | \

108 ((((
ušt32_t
)(
ARG2
)è<< (
ARG3
)è& 0xFFFF0000ULè)

	)

110 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)) ) & 0xFFFF0000UL) | \

111 ((((
ušt32_t
)(
ARG2
)è>> (
ARG3
)è& 0x0000FFFFULè)

	)

118 #–ià
defšed
 ( 
__ICCARM__
 )

121 
	~<cmsis_Ÿr.h
>

190 #–ià
defšed
 ( 
__GNUC__
 )

194 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

196 
ušt32_t
 
»suÉ
;

198 
__ASM
 vÞ©ž("§dd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

199 (
»suÉ
);

200 
	}
}

202 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

204 
ušt32_t
 
»suÉ
;

206 
__ASM
 vÞ©ž("qadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

207 (
»suÉ
);

208 
	}
}

210 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

212 
ušt32_t
 
»suÉ
;

214 
__ASM
 vÞ©ž("shadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

215 (
»suÉ
);

216 
	}
}

218 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

220 
ušt32_t
 
»suÉ
;

222 
__ASM
 vÞ©ž("uadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

223 (
»suÉ
);

224 
	}
}

226 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

228 
ušt32_t
 
»suÉ
;

230 
__ASM
 vÞ©ž("uqadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

231 (
»suÉ
);

232 
	}
}

234 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

236 
ušt32_t
 
»suÉ
;

238 
__ASM
 vÞ©ž("uhadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

239 (
»suÉ
);

240 
	}
}

243 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

245 
ušt32_t
 
»suÉ
;

247 
__ASM
 vÞ©ž("ssub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

248 (
»suÉ
);

249 
	}
}

251 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

253 
ušt32_t
 
»suÉ
;

255 
__ASM
 vÞ©ž("qsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

256 (
»suÉ
);

257 
	}
}

259 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

261 
ušt32_t
 
»suÉ
;

263 
__ASM
 vÞ©ž("shsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

264 (
»suÉ
);

265 
	}
}

267 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__USUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

269 
ušt32_t
 
»suÉ
;

271 
__ASM
 vÞ©ž("usub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

272 (
»suÉ
);

273 
	}
}

275 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

277 
ušt32_t
 
»suÉ
;

279 
__ASM
 vÞ©ž("uqsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

280 (
»suÉ
);

281 
	}
}

283 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

285 
ušt32_t
 
»suÉ
;

287 
__ASM
 vÞ©ž("uhsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

288 (
»suÉ
);

289 
	}
}

292 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

294 
ušt32_t
 
»suÉ
;

296 
__ASM
 vÞ©ž("§dd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

297 (
»suÉ
);

298 
	}
}

300 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

302 
ušt32_t
 
»suÉ
;

304 
__ASM
 vÞ©ž("qadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

305 (
»suÉ
);

306 
	}
}

308 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

310 
ušt32_t
 
»suÉ
;

312 
__ASM
 vÞ©ž("shadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

313 (
»suÉ
);

314 
	}
}

316 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

318 
ušt32_t
 
»suÉ
;

320 
__ASM
 vÞ©ž("uadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

321 (
»suÉ
);

322 
	}
}

324 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

326 
ušt32_t
 
»suÉ
;

328 
__ASM
 vÞ©ž("uqadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

329 (
»suÉ
);

330 
	}
}

332 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

334 
ušt32_t
 
»suÉ
;

336 
__ASM
 vÞ©ž("uhadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

337 (
»suÉ
);

338 
	}
}

340 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

342 
ušt32_t
 
»suÉ
;

344 
__ASM
 vÞ©ž("ssub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

345 (
»suÉ
);

346 
	}
}

348 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

350 
ušt32_t
 
»suÉ
;

352 
__ASM
 vÞ©ž("qsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

353 (
»suÉ
);

354 
	}
}

356 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

358 
ušt32_t
 
»suÉ
;

360 
__ASM
 vÞ©ž("shsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

361 (
»suÉ
);

362 
	}
}

364 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__USUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

366 
ušt32_t
 
»suÉ
;

368 
__ASM
 vÞ©ž("usub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

369 (
»suÉ
);

370 
	}
}

372 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

374 
ušt32_t
 
»suÉ
;

376 
__ASM
 vÞ©ž("uqsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

377 (
»suÉ
);

378 
	}
}

380 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

382 
ušt32_t
 
»suÉ
;

384 
__ASM
 vÞ©ž("uhsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

385 (
»suÉ
);

386 
	}
}

388 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

390 
ušt32_t
 
»suÉ
;

392 
__ASM
 vÞ©ž("§sx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

393 (
»suÉ
);

394 
	}
}

396 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

398 
ušt32_t
 
»suÉ
;

400 
__ASM
 vÞ©ž("qasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

401 (
»suÉ
);

402 
	}
}

404 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

406 
ušt32_t
 
»suÉ
;

408 
__ASM
 vÞ©ž("shasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

409 (
»suÉ
);

410 
	}
}

412 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

414 
ušt32_t
 
»suÉ
;

416 
__ASM
 vÞ©ž("uasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

417 (
»suÉ
);

418 
	}
}

420 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

422 
ušt32_t
 
»suÉ
;

424 
__ASM
 vÞ©ž("uqasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

425 (
»suÉ
);

426 
	}
}

428 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

430 
ušt32_t
 
»suÉ
;

432 
__ASM
 vÞ©ž("uhasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

433 (
»suÉ
);

434 
	}
}

436 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

438 
ušt32_t
 
»suÉ
;

440 
__ASM
 vÞ©ž("s§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

441 (
»suÉ
);

442 
	}
}

444 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

446 
ušt32_t
 
»suÉ
;

448 
__ASM
 vÞ©ž("q§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

449 (
»suÉ
);

450 
	}
}

452 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

454 
ušt32_t
 
»suÉ
;

456 
__ASM
 vÞ©ž("sh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

457 (
»suÉ
);

458 
	}
}

460 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__USAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

462 
ušt32_t
 
»suÉ
;

464 
__ASM
 vÞ©ž("u§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

465 (
»suÉ
);

466 
	}
}

468 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

470 
ušt32_t
 
»suÉ
;

472 
__ASM
 vÞ©ž("uq§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

473 (
»suÉ
);

474 
	}
}

476 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

478 
ušt32_t
 
»suÉ
;

480 
__ASM
 vÞ©ž("uh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

481 (
»suÉ
);

482 
	}
}

484 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__USAD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

486 
ušt32_t
 
»suÉ
;

488 
__ASM
 vÞ©ž("u§d8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

489 (
»suÉ
);

490 
	}
}

492 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__USADA8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

494 
ušt32_t
 
»suÉ
;

496 
__ASM
 vÞ©ž("u§da8 %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

497 (
»suÉ
);

498 
	}
}

500 
	#__SSAT16
(
ARG1
,
ARG2
) \

502 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

503 
	`__ASM
 ("s§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

504 
__RES
; \

505 })

	)

507 
	#__USAT16
(
ARG1
,
ARG2
) \

509 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

510 
	`__ASM
 ("u§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

511 
__RES
; \

512 })

	)

514 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UXTB16
(
ušt32_t
 
Ý1
)

516 
ušt32_t
 
»suÉ
;

518 
__ASM
 vÞ©ž("uxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

519 (
»suÉ
);

520 
	}
}

522 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

524 
ušt32_t
 
»suÉ
;

526 
__ASM
 vÞ©ž("uxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

527 (
»suÉ
);

528 
	}
}

530 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SXTB16
(
ušt32_t
 
Ý1
)

532 
ušt32_t
 
»suÉ
;

534 
__ASM
 vÞ©ž("sxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

535 (
»suÉ
);

536 
	}
}

538 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

540 
ušt32_t
 
»suÉ
;

542 
__ASM
 vÞ©ž("sxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

543 (
»suÉ
);

544 
	}
}

546 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMUAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

548 
ušt32_t
 
»suÉ
;

550 
__ASM
 vÞ©ž("smuad %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

551 (
»suÉ
);

552 
	}
}

554 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMUADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

556 
ušt32_t
 
»suÉ
;

558 
__ASM
 vÞ©ž("smuadx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

559 (
»suÉ
);

560 
	}
}

562 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMLAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

564 
ušt32_t
 
»suÉ
;

566 
__ASM
 vÞ©ž("smÏd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

567 (
»suÉ
);

568 
	}
}

570 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMLADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

572 
ušt32_t
 
»suÉ
;

574 
__ASM
 vÞ©ž("smÏdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

575 (
»suÉ
);

576 
	}
}

578 
	#__SMLALD
(
ARG1
,
ARG2
,
ARG3
) \

580 
ušt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ušt32_t)((
ušt64_t
)(
ARG3
è>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

581 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
__ARG3_L
), "ô" (
__ARG3_H
è: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

582 (
ušt64_t
)(((ušt64_t)
__ARG3_H
 << 32è| 
__ARG3_L
); \

583 })

	)

585 
	#__SMLALDX
(
ARG1
,
ARG2
,
ARG3
) \

587 
ušt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ušt32_t)((
ušt64_t
)(
ARG3
è>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

588 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
__ARG3_L
), "ô" (
__ARG3_H
è: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

589 (
ušt64_t
)(((ušt64_t)
__ARG3_H
 << 32è| 
__ARG3_L
); \

590 })

	)

592 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMUSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

594 
ušt32_t
 
»suÉ
;

596 
__ASM
 vÞ©ž("smusd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

597 (
»suÉ
);

598 
	}
}

600 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMUSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

602 
ušt32_t
 
»suÉ
;

604 
__ASM
 vÞ©ž("smusdx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

605 (
»suÉ
);

606 
	}
}

608 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMLSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

610 
ušt32_t
 
»suÉ
;

612 
__ASM
 vÞ©ž("smlsd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

613 (
»suÉ
);

614 
	}
}

616 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMLSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

618 
ušt32_t
 
»suÉ
;

620 
__ASM
 vÞ©ž("smlsdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

621 (
»suÉ
);

622 
	}
}

624 
	#__SMLSLD
(
ARG1
,
ARG2
,
ARG3
) \

626 
ušt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ušt32_t)((
ARG3
è>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

627 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
__ARG3_L
), "ô" (
__ARG3_H
è: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

628 (
ušt64_t
)(((ušt64_t)
__ARG3_H
 << 32è| 
__ARG3_L
); \

629 })

	)

631 
	#__SMLSLDX
(
ARG1
,
ARG2
,
ARG3
) \

633 
ušt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ušt32_t)((
ARG3
è>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

634 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
__ARG3_L
), "ô" (
__ARG3_H
è: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

635 (
ušt64_t
)(((ušt64_t)
__ARG3_H
 << 32è| 
__ARG3_L
); \

636 })

	)

638 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SEL
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

640 
ušt32_t
 
»suÉ
;

642 
__ASM
 vÞ©ž("£È%0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

643 (
»suÉ
);

644 
	}
}

646 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QADD
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

648 
ušt32_t
 
»suÉ
;

650 
__ASM
 vÞ©ž("qadd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

651 (
»suÉ
);

652 
	}
}

654 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QSUB
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

656 
ušt32_t
 
»suÉ
;

658 
__ASM
 vÞ©ž("qsub %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

659 (
»suÉ
);

660 
	}
}

662 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
) \

664 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

665 
	`__ASM
 ("pkhbˆ%0, %1, %2,†¦ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

666 
__RES
; \

667 })

	)

669 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
) \

671 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

672 ià(
ARG3
 == 0) \

673 
	`__ASM
 ("pkhtb %0, %1, %2" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
) ); \

675 
	`__ASM
 ("pkhtb %0, %1, %2,‡¤ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

676 
__RES
; \

677 })

	)

683 #–ià
defšed
 ( 
__TASKING__
 )

699 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\cmsis\CORE_C~2.H

24 #iâdeà
__CORE_CMFUNC_H


25 
	#__CORE_CMFUNC_H


	)

34 #ià 
defšed
 ( 
__CC_ARM
 )

37 #ià(
__ARMCC_VERSION
 < 400677)

50 
__INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

52 
ušt32_t
 
__»gCÚŒÞ
 
	`__ASM
("control");

53 (
__»gCÚŒÞ
);

54 
	}
}

63 
__INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

65 
ušt32_t
 
__»gCÚŒÞ
 
	`__ASM
("control");

66 
__»gCÚŒÞ
 = 
cÚŒÞ
;

67 
	}
}

76 
__INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

78 
ušt32_t
 
__»gIPSR
 
	`__ASM
("ipsr");

79 (
__»gIPSR
);

80 
	}
}

89 
__INLINE
 
ušt32_t
 
	$__g‘_APSR
()

91 
ušt32_t
 
__»gAPSR
 
	`__ASM
("apsr");

92 (
__»gAPSR
);

93 
	}
}

102 
__INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

104 
ušt32_t
 
__»gXPSR
 
	`__ASM
("xpsr");

105 (
__»gXPSR
);

106 
	}
}

115 
__INLINE
 
ušt32_t
 
	$__g‘_PSP
()

117 
ušt32_t
 
__»gProûssSckPoš‹r
 
	`__ASM
("psp");

118 (
__»gProûssSckPoš‹r
);

119 
	}
}

128 
__INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

130 
ušt32_t
 
__»gProûssSckPoš‹r
 
	`__ASM
("psp");

131 
__»gProûssSckPoš‹r
 = 
tÝOfProcSck
;

132 
	}
}

141 
__INLINE
 
ušt32_t
 
	$__g‘_MSP
()

143 
ušt32_t
 
__»gMašSckPoš‹r
 
	`__ASM
("msp");

144 (
__»gMašSckPoš‹r
);

145 
	}
}

154 
__INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

156 
ušt32_t
 
__»gMašSckPoš‹r
 
	`__ASM
("msp");

157 
__»gMašSckPoš‹r
 = 
tÝOfMašSck
;

158 
	}
}

167 
__INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

169 
ušt32_t
 
__»gPriMask
 
	`__ASM
("primask");

170 (
__»gPriMask
);

171 
	}
}

180 
__INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

182 
ušt32_t
 
__»gPriMask
 
	`__ASM
("primask");

183 
__»gPriMask
 = (
´iMask
);

184 
	}
}

187 #ià (
__CORTEX_M
 >= 0x03)

194 
	#__’abË_çuÉ_œq
 
__’abË_fiq


	)

202 
	#__di§bË_çuÉ_œq
 
__di§bË_fiq


	)

211 
__INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

213 
ušt32_t
 
__»gBa£Pri
 
	`__ASM
("basepri");

214 (
__»gBa£Pri
);

215 
	}
}

224 
__INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
ba£Pri
)

226 
ušt32_t
 
__»gBa£Pri
 
	`__ASM
("basepri");

227 
__»gBa£Pri
 = (
ba£Pri
 & 0xff);

228 
	}
}

237 
__INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

239 
ušt32_t
 
__»gFauÉMask
 
	`__ASM
("faultmask");

240 (
__»gFauÉMask
);

241 
	}
}

250 
__INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

252 
ušt32_t
 
__»gFauÉMask
 
	`__ASM
("faultmask");

253 
__»gFauÉMask
 = (
çuÉMask
 & (
ušt32_t
)1);

254 
	}
}

259 #ià (
__CORTEX_M
 == 0x04)

267 
__INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

269 #ià(
__FPU_PRESENT
 =ð1è&& (
__FPU_USED
 == 1)

270 
ušt32_t
 
__»gåsü
 
	`__ASM
("fpscr");

271 (
__»gåsü
);

275 
	}
}

284 
__INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

286 #ià(
__FPU_PRESENT
 =ð1è&& (
__FPU_USED
 == 1)

287 
ušt32_t
 
__»gåsü
 
	`__ASM
("fpscr");

288 
__»gåsü
 = (
åsü
);

290 
	}
}

295 #–ià
defšed
 ( 
__ICCARM__
 )

298 
	~<cmsis_Ÿr.h
>

300 #–ià
defšed
 ( 
__GNUC__
 )

308 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__’abË_œq
()

310 
__ASM
 volatile ("cpsie i");

311 
	}
}

319 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__di§bË_œq
()

321 
__ASM
 volatile ("cpsid i");

322 
	}
}

331 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

333 
ušt32_t
 
»suÉ
;

335 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ" : "ô" (
»suÉ
) );

336 (
»suÉ
);

337 
	}
}

346 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

348 
__ASM
 vÞ©ž("MSR cÚŒÞ, %0" : : "r" (
cÚŒÞ
) );

349 
	}
}

358 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

360 
ušt32_t
 
»suÉ
;

362 
__ASM
 vÞ©ž("MRS %0, ip¤" : "ô" (
»suÉ
) );

363 (
»suÉ
);

364 
	}
}

373 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_APSR
()

375 
ušt32_t
 
»suÉ
;

377 
__ASM
 vÞ©ž("MRS %0,‡p¤" : "ô" (
»suÉ
) );

378 (
»suÉ
);

379 
	}
}

388 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

390 
ušt32_t
 
»suÉ
;

392 
__ASM
 vÞ©ž("MRS %0, xp¤" : "ô" (
»suÉ
) );

393 (
»suÉ
);

394 
	}
}

403 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_PSP
()

405 
ušt32_t
 
»suÉ
;

407 
__ASM
 vÞ©ž("MRS %0,…¥\n" : "ô" (
»suÉ
) );

408 (
»suÉ
);

409 
	}
}

418 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

420 
__ASM
 vÞ©ž("MSR…¥, %0\n" : : "r" (
tÝOfProcSck
) );

421 
	}
}

430 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_MSP
()

432 
ušt32_t
 
»suÉ
;

434 
__ASM
 vÞ©ž("MRS %0, m¥\n" : "ô" (
»suÉ
) );

435 (
»suÉ
);

436 
	}
}

445 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

447 
__ASM
 vÞ©ž("MSR m¥, %0\n" : : "r" (
tÝOfMašSck
) );

448 
	}
}

457 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

459 
ušt32_t
 
»suÉ
;

461 
__ASM
 vÞ©ž("MRS %0,…rimask" : "ô" (
»suÉ
) );

462 (
»suÉ
);

463 
	}
}

472 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

474 
__ASM
 vÞ©ž("MSR…rimask, %0" : : "r" (
´iMask
) );

475 
	}
}

478 #ià (
__CORTEX_M
 >= 0x03)

485 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__’abË_çuÉ_œq
()

487 
__ASM
 volatile ("cpsie f");

488 
	}
}

496 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__di§bË_çuÉ_œq
()

498 
__ASM
 volatile ("cpsid f");

499 
	}
}

508 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

510 
ušt32_t
 
»suÉ
;

512 
__ASM
 vÞ©ž("MRS %0, ba£´i_max" : "ô" (
»suÉ
) );

513 (
»suÉ
);

514 
	}
}

523 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
v®ue
)

525 
__ASM
 vÞ©ž("MSR ba£´i, %0" : : "r" (
v®ue
) );

526 
	}
}

535 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

537 
ušt32_t
 
»suÉ
;

539 
__ASM
 vÞ©ž("MRS %0, fauÉmask" : "ô" (
»suÉ
) );

540 (
»suÉ
);

541 
	}
}

550 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

552 
__ASM
 vÞ©ž("MSR fauÉmask, %0" : : "r" (
çuÉMask
) );

553 
	}
}

558 #ià (
__CORTEX_M
 == 0x04)

566 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

568 #ià(
__FPU_PRESENT
 =ð1è&& (
__FPU_USED
 == 1)

569 
ušt32_t
 
»suÉ
;

571 
__ASM
 vÞ©ž("VMRS %0, fpsü" : "ô" (
»suÉ
) );

572 (
»suÉ
);

576 
	}
}

585 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

587 #ià(
__FPU_PRESENT
 =ð1è&& (
__FPU_USED
 == 1)

588 
__ASM
 vÞ©ž("VMSR fpsü, %0" : : "r" (
åsü
) );

590 
	}
}

595 #–ià
defšed
 ( 
__TASKING__
 )

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\cmsis\CORE_C~3.H

24 #iâdeà
__CORE_CMINSTR_H


25 
	#__CORE_CMINSTR_H


	)

34 #ià 
defšed
 ( 
__CC_ARM
 )

37 #ià(
__ARMCC_VERSION
 < 400677)

46 
	#__NOP
 
__nÝ


	)

54 
	#__WFI
 
__wfi


	)

62 
	#__WFE
 
__wã


	)

69 
	#__SEV
 
__£v


	)

78 
	#__ISB
(è
	`__isb
(0xF)

	)

86 
	#__DSB
(è
	`__dsb
(0xF)

	)

94 
	#__DMB
(è
	`__dmb
(0xF)

	)

104 
	#__REV
 
__»v


	)

114 
__INLINE
 
__ASM
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

116 
»v16
 
r0
,„0

117 
bx
 
Ì


118 
	}
}

128 
__INLINE
 
__ASM
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

130 
»vsh
 
r0
,„0

131 
bx
 
Ì


132 
	}
}

135 #ià (
__CORTEX_M
 >= 0x03)

144 
	#__RBIT
 
__rb™


	)

154 
	#__LDREXB
(
±r
è((
ušt8_t
 ) 
	`__ld»x
ÕŒ))

	)

164 
	#__LDREXH
(
±r
è((
ušt16_t
è
	`__ld»x
ÕŒ))

	)

174 
	#__LDREXW
(
±r
è((
ušt32_t
 ) 
	`__ld»x
ÕŒ))

	)

186 
	#__STREXB
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

198 
	#__STREXH
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

210 
	#__STREXW
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

218 
	#__CLREX
 
__þ»x


	)

229 
	#__SSAT
 
__s§t


	)

240 
	#__USAT
 
__u§t


	)

250 
	#__CLZ
 
__þz


	)

256 #–ià
defšed
 ( 
__ICCARM__
 )

259 
	~<cmsis_Ÿr.h
>

262 #–ià
defšed
 ( 
__GNUC__
 )

269 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__NOP
()

271 
__ASM
 volatile ("nop");

272 
	}
}

280 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__WFI
()

282 
__ASM
 volatile ("wfi");

283 
	}
}

291 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__WFE
()

293 
__ASM
 volatile ("wfe");

294 
	}
}

301 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__SEV
()

303 
__ASM
 volatile ("sev");

304 
	}
}

313 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__ISB
()

315 
__ASM
 volatile ("isb");

316 
	}
}

324 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__DSB
()

326 
__ASM
 volatile ("dsb");

327 
	}
}

335 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__DMB
()

337 
__ASM
 volatile ("dmb");

338 
	}
}

348 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__REV
(
ušt32_t
 
v®ue
)

350 
ušt32_t
 
»suÉ
;

352 
__ASM
 vÞ©ž("»v %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

353 (
»suÉ
);

354 
	}
}

364 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

366 
ušt32_t
 
»suÉ
;

368 
__ASM
 vÞ©ž("»v16 %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

369 (
»suÉ
);

370 
	}
}

380 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

382 
ušt32_t
 
»suÉ
;

384 
__ASM
 vÞ©ž("»vsh %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

385 (
»suÉ
);

386 
	}
}

389 #ià (
__CORTEX_M
 >= 0x03)

398 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

400 
ušt32_t
 
»suÉ
;

402 
__ASM
 vÞ©ž("rb™ %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

403 (
»suÉ
);

404 
	}
}

414 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt8_t
 
	$__LDREXB
(vÞ©ž
ušt8_t
 *
addr
)

416 
ušt8_t
 
»suÉ
;

418 
__ASM
 vÞ©ž("ld»xb %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

419 (
»suÉ
);

420 
	}
}

430 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt16_t
 
	$__LDREXH
(vÞ©ž
ušt16_t
 *
addr
)

432 
ušt16_t
 
»suÉ
;

434 
__ASM
 vÞ©ž("ld»xh %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

435 (
»suÉ
);

436 
	}
}

446 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__LDREXW
(vÞ©ž
ušt32_t
 *
addr
)

448 
ušt32_t
 
»suÉ
;

450 
__ASM
 vÞ©ž("ld»x %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

451 (
»suÉ
);

452 
	}
}

464 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__STREXB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
addr
)

466 
ušt32_t
 
»suÉ
;

468 
__ASM
 vÞ©ž("¡»xb %0, %2, [%1]" : "ô" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

469 (
»suÉ
);

470 
	}
}

482 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__STREXH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
addr
)

484 
ušt32_t
 
»suÉ
;

486 
__ASM
 vÞ©ž("¡»xh %0, %2, [%1]" : "ô" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

487 (
»suÉ
);

488 
	}
}

500 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__STREXW
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
addr
)

502 
ušt32_t
 
»suÉ
;

504 
__ASM
 vÞ©ž("¡»x %0, %2, [%1]" : "ô" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

505 (
»suÉ
);

506 
	}
}

514 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__CLREX
()

516 
__ASM
 volatile ("clrex");

517 
	}
}

528 
	#__SSAT
(
ARG1
,
ARG2
) \

530 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

531 
	`__ASM
 ("s§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

532 
__RES
; \

533 })

	)

544 
	#__USAT
(
ARG1
,
ARG2
) \

546 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

547 
	`__ASM
 ("u§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

548 
__RES
; \

549 })

	)

559 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt8_t
 
	$__CLZ
(
ušt32_t
 
v®ue
)

561 
ušt8_t
 
»suÉ
;

563 
__ASM
 vÞ©ž("þz %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

564 (
»suÉ
);

565 
	}
}

572 #–ià
defšed
 ( 
__TASKING__
 )

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\cmsis\arm_math.h

251 #iâdeà
_ARM_MATH_H


252 
	#_ARM_MATH_H


	)

254 
	#__CMSIS_GENERIC


	)

256 #ià
defšed
 (
ARM_MATH_CM4
)

257 
	~"cÜe_cm4.h
"

258 #–ià
defšed
 (
ARM_MATH_CM3
)

259 
	~"cÜe_cm3.h
"

260 #–ià
defšed
 (
ARM_MATH_CM0
)

261 
	~"cÜe_cm0.h
"

263 
	~"ARMCM4.h
"

267 #undeà
__CMSIS_GENERIC


268 
	~"¡ršg.h
"

269 
	~"m©h.h
"

270 #ifdef 
__ýlu¥lus


280 
	#DELTA_Q31
 (0x100)

	)

281 
	#DELTA_Q15
 0x5

	)

282 
	#INDEX_MASK
 0x0000003F

	)

283 
	#PI
 3.14159265358979f

	)

289 
	#TABLE_SIZE
 256

	)

290 
	#TABLE_SPACING_Q31
 0x800000

	)

291 
	#TABLE_SPACING_Q15
 0x80

	)

298 
	#INPUT_SPACING
 0xB60B61

	)

307 
ARM_MATH_SUCCESS
 = 0,

308 
ARM_MATH_ARGUMENT_ERROR
 = -1,

309 
ARM_MATH_LENGTH_ERROR
 = -2,

310 
ARM_MATH_SIZE_MISMATCH
 = -3,

311 
ARM_MATH_NANINF
 = -4,

312 
ARM_MATH_SINGULAR
 = -5,

313 
ARM_MATH_TEST_FAILURE
 = -6

315 
	t¬m_¡©us
;

320 
št8_t
 
	tq7_t
;

325 
št16_t
 
	tq15_t
;

330 
št32_t
 
	tq31_t
;

335 
št64_t
 
	tq63_t
;

340 
	tæßt32_t
;

345 
	tæßt64_t
;

350 
	#__SIMD32
(
addr
è(*(
št32_t
 **è& (addr))

	)

352 #ià
defšed
 (
ARM_MATH_CM3
è|| defšed (
ARM_MATH_CM0
)

356 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
èÐ(((
št32_t
)(ARG1) << 0) & (int32_t)0x0000FFFF) | \

357 (((
št32_t
)(
ARG2
è<< 
ARG3
è& (št32_t)0xFFFF0000è)

	)

365 #iâdeà
ARM_MATH_BIG_ENDIAN


367 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
èÐ(((
št32_t
)(v0) << 0) & (int32_t)0x000000FF) | \

368 (((
št32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

369 (((
št32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

370 (((
št32_t
)(
v3
è<< 24è& (št32_t)0xFF000000è)

	)

373 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
èÐ(((
št32_t
)(v3) << 0) & (int32_t)0x000000FF) | \

374 (((
št32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

375 (((
št32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

376 (((
št32_t
)(
v0
è<< 24è& (št32_t)0xFF000000è)

	)

384 
__INLINE
 
q31_t
 
þ_q63_to_q31
(

385 
q63_t
 
x
)

387  ((
q31_t
è(
x
 >> 32) != ((q31_t) x >> 31)) ?

388 ((0x7FFFFFFF ^ ((
q31_t
è(
x
 >> 63)))) : (q31_t) x;

394 
__INLINE
 
q15_t
 
þ_q63_to_q15
(

395 
q63_t
 
x
)

397  ((
q31_t
è(
x
 >> 32) != ((q31_t) x >> 31)) ?

398 ((0x7FFF ^ ((
q15_t
è(
x
 >> 63)))) : (q15_t) (x >> 15);

404 
__INLINE
 
q7_t
 
þ_q31_to_q7
(

405 
q31_t
 
x
)

407  ((
q31_t
è(
x
 >> 24) != ((q31_t) x >> 23)) ?

408 ((0x7F ^ ((
q7_t
è(
x
 >> 31)))) : (q7_t) x;

414 
__INLINE
 
q15_t
 
þ_q31_to_q15
(

415 
q31_t
 
x
)

417  ((
q31_t
è(
x
 >> 16) != ((q31_t) x >> 15)) ?

418 ((0x7FFF ^ ((
q15_t
è(
x
 >> 31)))) : (q15_t) x;

425 
__INLINE
 
q63_t
 
muÉ32x64
(

426 
q63_t
 
x
,

427 
q31_t
 
y
)

429  ((((
q63_t
è(
x
 & 0x00000000FFFFFFFFè* 
y
) >> 32) +

430 (((
q63_t
è(
x
 >> 32è* 
y
)));

434 #ià
defšed
 (
ARM_MATH_CM0
è&& defšed ( 
__CC_ARM
 )

435 
	#__CLZ
 
__þz


	)

438 #ià
defšed
 (
ARM_MATH_CM0
è&& ((defšed (
__ICCARM__
)è||(defšed (
__GNUC__
)è|| defšed (
__TASKING__
) )

440 
__INLINE
 
ušt32_t
 
__CLZ
(
q31_t
 
d©a
);

443 
__INLINE
 
ušt32_t
 
__CLZ
(
q31_t
 
d©a
)

445 
ušt32_t
 
couÁ
 = 0;

446 
ušt32_t
 
mask
 = 0x80000000;

448 (
d©a
 & 
mask
) == 0)

450 
couÁ
 += 1u;

451 
mask
 = mask >> 1u;

454 (
couÁ
);

464 
__INLINE
 
ušt32_t
 
¬m_»c_q31
(

465 
q31_t
 
š
,

466 
q31_t
 * 
d¡
,

467 
q31_t
 * 
pRecTabË
)

470 
ušt32_t
 
out
, 
‹mpV®
;

471 
ušt32_t
 
šdex
, 
i
;

472 
ušt32_t
 
signB™s
;

474 if(
š
 > 0)

476 
signB™s
 = 
__CLZ
(
š
) - 1;

480 
signB™s
 = 
__CLZ
(-
š
) - 1;

484 
š
 = iÀ<< 
signB™s
;

487 
šdex
 = (
ušt32_t
è(
š
 >> 24u);

488 
šdex
 = (šdex & 
INDEX_MASK
);

491 
out
 = 
pRecTabË
[
šdex
];

495 
i
 = 0u; i < 2u; i++)

497 
‹mpV®
 = (
q31_t
è(((
q63_t
è
š
 * 
out
) >> 31u);

498 
‹mpV®
 = 0x7FFFFFFF -empVal;

501 
out
 = (
q31_t
è
þ_q63_to_q31
(((
q63_t
èouˆ* 
‹mpV®
) >> 30u);

505 *
d¡
 = 
out
;

508  (
signB™s
 + 1u);

515 
__INLINE
 
ušt32_t
 
¬m_»c_q15
(

516 
q15_t
 
š
,

517 
q15_t
 * 
d¡
,

518 
q15_t
 * 
pRecTabË
)

521 
ušt32_t
 
out
 = 0, 
‹mpV®
 = 0;

522 
ušt32_t
 
šdex
 = 0, 
i
 = 0;

523 
ušt32_t
 
signB™s
 = 0;

525 if(
š
 > 0)

527 
signB™s
 = 
__CLZ
(
š
) - 17;

531 
signB™s
 = 
__CLZ
(-
š
) - 17;

535 
š
 = iÀ<< 
signB™s
;

538 
šdex
 = 
š
 >> 8;

539 
šdex
 = (šdex & 
INDEX_MASK
);

542 
out
 = 
pRecTabË
[
šdex
];

546 
i
 = 0; i < 2; i++)

548 
‹mpV®
 = (
q15_t
è(((
q31_t
è
š
 * 
out
) >> 15);

549 
‹mpV®
 = 0x7FFF -empVal;

551 
out
 = (
q15_t
è(((
q31_t
èouˆ* 
‹mpV®
) >> 14);

555 *
d¡
 = 
out
;

558  (
signB™s
 + 1);

566 #ià
defšed
(
ARM_MATH_CM0
)

568 
__INLINE
 
q31_t
 
__SSAT
(

569 
q31_t
 
x
,

570 
ušt32_t
 
y
)

572 
št32_t
 
posMax
, 
ÃgMš
;

573 
ušt32_t
 
i
;

575 
posMax
 = 1;

576 
i
 = 0; i < (
y
 - 1); i++)

578 
posMax
 =…osMax * 2;

581 if(
x
 > 0)

583 
posMax
 = (posMax - 1);

585 if(
x
 > 
posMax
)

587 
x
 = 
posMax
;

592 
ÃgMš
 = -
posMax
;

594 if(
x
 < 
ÃgMš
)

596 
x
 = 
ÃgMš
;

599  (
x
);

611 #ià
defšed
 (
ARM_MATH_CM3
è|| defšed (
ARM_MATH_CM0
)

616 
__INLINE
 
q31_t
 
__QADD8
(

617 
q31_t
 
x
,

618 
q31_t
 
y
)

621 
q31_t
 
sum
;

622 
q7_t
 
r
, 
s
, 
t
, 
u
;

624 
r
 = (è
x
;

625 
s
 = (è
y
;

627 
r
 = 
__SSAT
((
q31_t
èÔ + 
s
), 8);

628 
s
 = 
__SSAT
(((
q31_t
è(((
x
 << 16è>> 24è+ ((
y
 << 16) >> 24))), 8);

629 
t
 = 
__SSAT
(((
q31_t
è(((
x
 << 8è>> 24è+ ((
y
 << 8) >> 24))), 8);

630 
u
 = 
__SSAT
(((
q31_t
è((
x
 >> 24è+ (
y
 >> 24))), 8);

632 
sum
 = (((
q31_t
è
u
 << 24è& 0xFF000000è| (((q31_tè
t
 << 16) & 0x00FF0000) |

633 (((
q31_t
è
s
 << 8è& 0x0000FF00è| (
r
 & 0x000000FF);

635  
sum
;

642 
__INLINE
 
q31_t
 
__QSUB8
(

643 
q31_t
 
x
,

644 
q31_t
 
y
)

647 
q31_t
 
sum
;

648 
q31_t
 
r
, 
s
, 
t
, 
u
;

650 
r
 = (è
x
;

651 
s
 = (è
y
;

653 
r
 = 
__SSAT
(Ô - 
s
), 8);

654 
s
 = 
__SSAT
(((
q31_t
è(((
x
 << 16è>> 24è- ((
y
 << 16) >> 24))), 8) << 8;

655 
t
 = 
__SSAT
(((
q31_t
è(((
x
 << 8è>> 24è- ((
y
 << 8) >> 24))), 8) << 16;

656 
u
 = 
__SSAT
(((
q31_t
è((
x
 >> 24è- (
y
 >> 24))), 8) << 24;

658 
sum
 =

659 (
u
 & 0xFF000000è| (
t
 & 0x00FF0000è| (
s
 & 0x0000FF00è| (
r
 & 0x000000FF);

661  
sum
;

671 
__INLINE
 
q31_t
 
__QADD16
(

672 
q31_t
 
x
,

673 
q31_t
 
y
)

676 
q31_t
 
sum
;

677 
q31_t
 
r
, 
s
;

679 
r
 = (è
x
;

680 
s
 = (è
y
;

682 
r
 = 
__SSAT
Ô + 
s
, 16);

683 
s
 = 
__SSAT
(((
q31_t
è((
x
 >> 16è+ (
y
 >> 16))), 16) << 16;

685 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

687  
sum
;

694 
__INLINE
 
q31_t
 
__SHADD16
(

695 
q31_t
 
x
,

696 
q31_t
 
y
)

699 
q31_t
 
sum
;

700 
q31_t
 
r
, 
s
;

702 
r
 = (è
x
;

703 
s
 = (è
y
;

705 
r
 = (Ô >> 1è+ (
s
 >> 1));

706 
s
 = ((
q31_t
è((
x
 >> 17è+ (
y
 >> 17))) << 16;

708 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

710  
sum
;

717 
__INLINE
 
q31_t
 
__QSUB16
(

718 
q31_t
 
x
,

719 
q31_t
 
y
)

722 
q31_t
 
sum
;

723 
q31_t
 
r
, 
s
;

725 
r
 = (è
x
;

726 
s
 = (è
y
;

728 
r
 = 
__SSAT
Ô - 
s
, 16);

729 
s
 = 
__SSAT
(((
q31_t
è((
x
 >> 16è- (
y
 >> 16))), 16) << 16;

731 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

733  
sum
;

739 
__INLINE
 
q31_t
 
__SHSUB16
(

740 
q31_t
 
x
,

741 
q31_t
 
y
)

744 
q31_t
 
diff
;

745 
q31_t
 
r
, 
s
;

747 
r
 = (è
x
;

748 
s
 = (è
y
;

750 
r
 = (Ô >> 1è- (
s
 >> 1));

751 
s
 = (((
x
 >> 17è- (
y
 >> 17)) << 16);

753 
diff
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

755  
diff
;

761 
__INLINE
 
q31_t
 
__QASX
(

762 
q31_t
 
x
,

763 
q31_t
 
y
)

766 
q31_t
 
sum
 = 0;

768 
sum
 = ((sum + 
þ_q31_to_q15
((
q31_t
è((è(
x
 >> 16è+ (è
y
))) << 16) +

769 
þ_q31_to_q15
((
q31_t
è((è
x
 - (è(
y
 >> 16)));

771  
sum
;

777 
__INLINE
 
q31_t
 
__SHASX
(

778 
q31_t
 
x
,

779 
q31_t
 
y
)

782 
q31_t
 
sum
;

783 
q31_t
 
r
, 
s
;

785 
r
 = (è
x
;

786 
s
 = (è
y
;

788 
r
 = (Ô >> 1è- (
y
 >> 17));

789 
s
 = (((
x
 >> 17) + (s >> 1)) << 16);

791 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

793  
sum
;

800 
__INLINE
 
q31_t
 
__QSAX
(

801 
q31_t
 
x
,

802 
q31_t
 
y
)

805 
q31_t
 
sum
 = 0;

807 
sum
 = ((sum + 
þ_q31_to_q15
((
q31_t
è((è(
x
 >> 16è- (è
y
))) << 16) +

808 
þ_q31_to_q15
((
q31_t
è((è
x
 + (è(
y
 >> 16)));

810  
sum
;

816 
__INLINE
 
q31_t
 
__SHSAX
(

817 
q31_t
 
x
,

818 
q31_t
 
y
)

821 
q31_t
 
sum
;

822 
q31_t
 
r
, 
s
;

824 
r
 = (è
x
;

825 
s
 = (è
y
;

827 
r
 = (Ô >> 1è+ (
y
 >> 17));

828 
s
 = (((
x
 >> 17) - (s >> 1)) << 16);

830 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

832  
sum
;

838 
__INLINE
 
q31_t
 
__SMUSDX
(

839 
q31_t
 
x
,

840 
q31_t
 
y
)

843  ((
q31_t
)(((è
x
 * (è(
y
 >> 16)) -

844 ((è(
x
 >> 16è* (è
y
)));

850 
__INLINE
 
q31_t
 
__SMUADX
(

851 
q31_t
 
x
,

852 
q31_t
 
y
)

855  ((
q31_t
)(((è
x
 * (è(
y
 >> 16)) +

856 ((è(
x
 >> 16è* (è
y
)));

862 
__INLINE
 
q31_t
 
__QADD
(

863 
q31_t
 
x
,

864 
q31_t
 
y
)

866  
þ_q63_to_q31
((
q63_t
è
x
 + 
y
);

872 
__INLINE
 
q31_t
 
__QSUB
(

873 
q31_t
 
x
,

874 
q31_t
 
y
)

876  
þ_q63_to_q31
((
q63_t
è
x
 - 
y
);

882 
__INLINE
 
q31_t
 
__SMLAD
(

883 
q31_t
 
x
,

884 
q31_t
 
y
,

885 
q31_t
 
sum
)

888  (
sum
 + ((è(
x
 >> 16è* (è(
y
 >> 16)) +

889 ((è
x
 * (è
y
));

895 
__INLINE
 
q31_t
 
__SMLADX
(

896 
q31_t
 
x
,

897 
q31_t
 
y
,

898 
q31_t
 
sum
)

901  (
sum
 + ((è(
x
 >> 16è* (è(
y
)) +

902 ((è
x
 * (è(
y
 >> 16)));

908 
__INLINE
 
q31_t
 
__SMLSDX
(

909 
q31_t
 
x
,

910 
q31_t
 
y
,

911 
q31_t
 
sum
)

914  (
sum
 - ((è(
x
 >> 16è* (è(
y
)) +

915 ((è
x
 * (è(
y
 >> 16)));

921 
__INLINE
 
q63_t
 
__SMLALD
(

922 
q31_t
 
x
,

923 
q31_t
 
y
,

924 
q63_t
 
sum
)

927  (
sum
 + ((è(
x
 >> 16è* (è(
y
 >> 16)) +

928 ((è
x
 * (è
y
));

934 
__INLINE
 
q63_t
 
__SMLALDX
(

935 
q31_t
 
x
,

936 
q31_t
 
y
,

937 
q63_t
 
sum
)

940  (
sum
 + ((è(
x
 >> 16è* (è
y
)) +

941 ((è
x
 * (è(
y
 >> 16));

947 
__INLINE
 
q31_t
 
__SMUAD
(

948 
q31_t
 
x
,

949 
q31_t
 
y
)

952  (((
x
 >> 16è* (
y
 >> 16)) +

953 (((
x
 << 16è>> 16è* ((
y
 << 16) >> 16)));

959 
__INLINE
 
q31_t
 
__SMUSD
(

960 
q31_t
 
x
,

961 
q31_t
 
y
)

964  (-((
x
 >> 16è* (
y
 >> 16)) +

965 (((
x
 << 16è>> 16è* ((
y
 << 16) >> 16)));

979 
ušt16_t
 
numT­s
;

980 
q7_t
 *
pS‹
;

981 
q7_t
 *
pCÛffs
;

982 } 
	t¬m_fœ_š¡ªû_q7
;

989 
ušt16_t
 
numT­s
;

990 
q15_t
 *
pS‹
;

991 
q15_t
 *
pCÛffs
;

992 } 
	t¬m_fœ_š¡ªû_q15
;

999 
ušt16_t
 
numT­s
;

1000 
q31_t
 *
pS‹
;

1001 
q31_t
 *
pCÛffs
;

1002 } 
	t¬m_fœ_š¡ªû_q31
;

1009 
ušt16_t
 
numT­s
;

1010 
æßt32_t
 *
pS‹
;

1011 
æßt32_t
 *
pCÛffs
;

1012 } 
	t¬m_fœ_š¡ªû_f32
;

1023 
¬m_fœ_q7
(

1024 cÚ¡ 
¬m_fœ_š¡ªû_q7
 * 
S
,

1025 
q7_t
 * 
pSrc
,

1026 
q7_t
 * 
pD¡
,

1027 
ušt32_t
 
blockSize
);

1039 
¬m_fœ_š™_q7
(

1040 
¬m_fœ_š¡ªû_q7
 * 
S
,

1041 
ušt16_t
 
numT­s
,

1042 
q7_t
 * 
pCÛffs
,

1043 
q7_t
 * 
pS‹
,

1044 
ušt32_t
 
blockSize
);

1055 
¬m_fœ_q15
(

1056 cÚ¡ 
¬m_fœ_š¡ªû_q15
 * 
S
,

1057 
q15_t
 * 
pSrc
,

1058 
q15_t
 * 
pD¡
,

1059 
ušt32_t
 
blockSize
);

1069 
¬m_fœ_ç¡_q15
(

1070 cÚ¡ 
¬m_fœ_š¡ªû_q15
 * 
S
,

1071 
q15_t
 * 
pSrc
,

1072 
q15_t
 * 
pD¡
,

1073 
ušt32_t
 
blockSize
);

1086 
¬m_¡©us
 
¬m_fœ_š™_q15
(

1087 
¬m_fœ_š¡ªû_q15
 * 
S
,

1088 
ušt16_t
 
numT­s
,

1089 
q15_t
 * 
pCÛffs
,

1090 
q15_t
 * 
pS‹
,

1091 
ušt32_t
 
blockSize
);

1101 
¬m_fœ_q31
(

1102 cÚ¡ 
¬m_fœ_š¡ªû_q31
 * 
S
,

1103 
q31_t
 * 
pSrc
,

1104 
q31_t
 * 
pD¡
,

1105 
ušt32_t
 
blockSize
);

1115 
¬m_fœ_ç¡_q31
(

1116 cÚ¡ 
¬m_fœ_š¡ªû_q31
 * 
S
,

1117 
q31_t
 * 
pSrc
,

1118 
q31_t
 * 
pD¡
,

1119 
ušt32_t
 
blockSize
);

1130 
¬m_fœ_š™_q31
(

1131 
¬m_fœ_š¡ªû_q31
 * 
S
,

1132 
ušt16_t
 
numT­s
,

1133 
q31_t
 * 
pCÛffs
,

1134 
q31_t
 * 
pS‹
,

1135 
ušt32_t
 
blockSize
);

1145 
¬m_fœ_f32
(

1146 cÚ¡ 
¬m_fœ_š¡ªû_f32
 * 
S
,

1147 
æßt32_t
 * 
pSrc
,

1148 
æßt32_t
 * 
pD¡
,

1149 
ušt32_t
 
blockSize
);

1160 
¬m_fœ_š™_f32
(

1161 
¬m_fœ_š¡ªû_f32
 * 
S
,

1162 
ušt16_t
 
numT­s
,

1163 
æßt32_t
 * 
pCÛffs
,

1164 
æßt32_t
 * 
pS‹
,

1165 
ušt32_t
 
blockSize
);

1173 
št8_t
 
numSges
;

1174 
q15_t
 *
pS‹
;

1175 
q15_t
 *
pCÛffs
;

1176 
št8_t
 
po¡Shiá
;

1178 } 
	t¬m_biquad_ÿsd_df1_š¡_q15
;

1186 
ušt32_t
 
numSges
;

1187 
q31_t
 *
pS‹
;

1188 
q31_t
 *
pCÛffs
;

1189 
ušt8_t
 
po¡Shiá
;

1191 } 
	t¬m_biquad_ÿsd_df1_š¡_q31
;

1198 
ušt32_t
 
numSges
;

1199 
æßt32_t
 *
pS‹
;

1200 
æßt32_t
 *
pCÛffs
;

1203 } 
	t¬m_biquad_ÿsd_df1_š¡_f32
;

1216 
¬m_biquad_ÿsÿde_df1_q15
(

1217 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1218 
q15_t
 * 
pSrc
,

1219 
q15_t
 * 
pD¡
,

1220 
ušt32_t
 
blockSize
);

1232 
¬m_biquad_ÿsÿde_df1_š™_q15
(

1233 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1234 
ušt8_t
 
numSges
,

1235 
q15_t
 * 
pCÛffs
,

1236 
q15_t
 * 
pS‹
,

1237 
št8_t
 
po¡Shiá
);

1249 
¬m_biquad_ÿsÿde_df1_ç¡_q15
(

1250 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1251 
q15_t
 * 
pSrc
,

1252 
q15_t
 * 
pD¡
,

1253 
ušt32_t
 
blockSize
);

1265 
¬m_biquad_ÿsÿde_df1_q31
(

1266 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1267 
q31_t
 * 
pSrc
,

1268 
q31_t
 * 
pD¡
,

1269 
ušt32_t
 
blockSize
);

1280 
¬m_biquad_ÿsÿde_df1_ç¡_q31
(

1281 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1282 
q31_t
 * 
pSrc
,

1283 
q31_t
 * 
pD¡
,

1284 
ušt32_t
 
blockSize
);

1296 
¬m_biquad_ÿsÿde_df1_š™_q31
(

1297 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1298 
ušt8_t
 
numSges
,

1299 
q31_t
 * 
pCÛffs
,

1300 
q31_t
 * 
pS‹
,

1301 
št8_t
 
po¡Shiá
);

1312 
¬m_biquad_ÿsÿde_df1_f32
(

1313 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_f32
 * 
S
,

1314 
æßt32_t
 * 
pSrc
,

1315 
æßt32_t
 * 
pD¡
,

1316 
ušt32_t
 
blockSize
);

1327 
¬m_biquad_ÿsÿde_df1_š™_f32
(

1328 
¬m_biquad_ÿsd_df1_š¡_f32
 * 
S
,

1329 
ušt8_t
 
numSges
,

1330 
æßt32_t
 * 
pCÛffs
,

1331 
æßt32_t
 * 
pS‹
);

1340 
ušt16_t
 
numRows
;

1341 
ušt16_t
 
numCÞs
;

1342 
æßt32_t
 *
pD©a
;

1343 } 
	t¬m_m©rix_š¡ªû_f32
;

1351 
ušt16_t
 
numRows
;

1352 
ušt16_t
 
numCÞs
;

1353 
q15_t
 *
pD©a
;

1355 } 
	t¬m_m©rix_š¡ªû_q15
;

1363 
ušt16_t
 
numRows
;

1364 
ušt16_t
 
numCÞs
;

1365 
q31_t
 *
pD©a
;

1367 } 
	t¬m_m©rix_š¡ªû_q31
;

1380 
¬m_¡©us
 
¬m_m©_add_f32
(

1381 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1382 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1383 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1394 
¬m_¡©us
 
¬m_m©_add_q15
(

1395 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1396 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1397 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1408 
¬m_¡©us
 
¬m_m©_add_q31
(

1409 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1410 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1411 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1422 
¬m_¡©us
 
¬m_m©_Œªs_f32
(

1423 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrc
,

1424 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1435 
¬m_¡©us
 
¬m_m©_Œªs_q15
(

1436 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrc
,

1437 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1447 
¬m_¡©us
 
¬m_m©_Œªs_q31
(

1448 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrc
,

1449 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1461 
¬m_¡©us
 
¬m_m©_muÉ_f32
(

1462 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1463 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1464 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1475 
¬m_¡©us
 
¬m_m©_muÉ_q15
(

1476 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1477 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1478 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1479 
q15_t
 * 
pS‹
);

1491 
¬m_¡©us
 
¬m_m©_muÉ_ç¡_q15
(

1492 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1493 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1494 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1495 
q15_t
 * 
pS‹
);

1506 
¬m_¡©us
 
¬m_m©_muÉ_q31
(

1507 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1508 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1509 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1520 
¬m_¡©us
 
¬m_m©_muÉ_ç¡_q31
(

1521 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1522 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1523 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1535 
¬m_¡©us
 
¬m_m©_sub_f32
(

1536 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1537 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1538 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1549 
¬m_¡©us
 
¬m_m©_sub_q15
(

1550 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1551 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1552 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1563 
¬m_¡©us
 
¬m_m©_sub_q31
(

1564 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1565 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1566 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1577 
¬m_¡©us
 
¬m_m©_sÿË_f32
(

1578 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrc
,

1579 
æßt32_t
 
sÿË
,

1580 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1592 
¬m_¡©us
 
¬m_m©_sÿË_q15
(

1593 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrc
,

1594 
q15_t
 
sÿËF¿ù
,

1595 
št32_t
 
shiá
,

1596 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1608 
¬m_¡©us
 
¬m_m©_sÿË_q31
(

1609 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrc
,

1610 
q31_t
 
sÿËF¿ù
,

1611 
št32_t
 
shiá
,

1612 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1624 
¬m_m©_š™_q31
(

1625 
¬m_m©rix_š¡ªû_q31
 * 
S
,

1626 
ušt16_t
 
nRows
,

1627 
ušt16_t
 
nCÞumns
,

1628 
q31_t
 *
pD©a
);

1639 
¬m_m©_š™_q15
(

1640 
¬m_m©rix_š¡ªû_q15
 * 
S
,

1641 
ušt16_t
 
nRows
,

1642 
ušt16_t
 
nCÞumns
,

1643 
q15_t
 *
pD©a
);

1654 
¬m_m©_š™_f32
(

1655 
¬m_m©rix_š¡ªû_f32
 * 
S
,

1656 
ušt16_t
 
nRows
,

1657 
ušt16_t
 
nCÞumns
,

1658 
æßt32_t
 *
pD©a
);

1667 
q15_t
 
A0
;

1668 #ifdeà
ARM_MATH_CM0


1669 
q15_t
 
A1
;

1670 
q15_t
 
A2
;

1672 
q31_t
 
A1
;

1674 
q15_t
 
¡©e
[3];

1675 
q15_t
 
Kp
;

1676 
q15_t
 
Ki
;

1677 
q15_t
 
Kd
;

1678 } 
	t¬m_pid_š¡ªû_q15
;

1685 
q31_t
 
A0
;

1686 
q31_t
 
A1
;

1687 
q31_t
 
A2
;

1688 
q31_t
 
¡©e
[3];

1689 
q31_t
 
Kp
;

1690 
q31_t
 
Ki
;

1691 
q31_t
 
Kd
;

1693 } 
	t¬m_pid_š¡ªû_q31
;

1700 
æßt32_t
 
A0
;

1701 
æßt32_t
 
A1
;

1702 
æßt32_t
 
A2
;

1703 
æßt32_t
 
¡©e
[3];

1704 
æßt32_t
 
Kp
;

1705 
æßt32_t
 
Ki
;

1706 
æßt32_t
 
Kd
;

1707 } 
	t¬m_pid_š¡ªû_f32
;

1717 
¬m_pid_š™_f32
(

1718 
¬m_pid_š¡ªû_f32
 * 
S
,

1719 
št32_t
 
»£tS‹FÏg
);

1726 
¬m_pid_»£t_f32
(

1727 
¬m_pid_š¡ªû_f32
 * 
S
);

1736 
¬m_pid_š™_q31
(

1737 
¬m_pid_š¡ªû_q31
 * 
S
,

1738 
št32_t
 
»£tS‹FÏg
);

1747 
¬m_pid_»£t_q31
(

1748 
¬m_pid_š¡ªû_q31
 * 
S
);

1756 
¬m_pid_š™_q15
(

1757 
¬m_pid_š¡ªû_q15
 * 
S
,

1758 
št32_t
 
»£tS‹FÏg
);

1765 
¬m_pid_»£t_q15
(

1766 
¬m_pid_š¡ªû_q15
 * 
S
);

1774 
ušt32_t
 
nV®ues
;

1775 
æßt32_t
 
x1
;

1776 
æßt32_t
 
xS·cšg
;

1777 
æßt32_t
 *
pYD©a
;

1778 } 
	t¬m_lš—r_š‹½_š¡ªû_f32
;

1786 
ušt16_t
 
numRows
;

1787 
ušt16_t
 
numCÞs
;

1788 
æßt32_t
 *
pD©a
;

1789 } 
	t¬m_bžš—r_š‹½_š¡ªû_f32
;

1797 
ušt16_t
 
numRows
;

1798 
ušt16_t
 
numCÞs
;

1799 
q31_t
 *
pD©a
;

1800 } 
	t¬m_bžš—r_š‹½_š¡ªû_q31
;

1808 
ušt16_t
 
numRows
;

1809 
ušt16_t
 
numCÞs
;

1810 
q15_t
 *
pD©a
;

1811 } 
	t¬m_bžš—r_š‹½_š¡ªû_q15
;

1819 
ušt16_t
 
numRows
;

1820 
ušt16_t
 
numCÞs
;

1821 
q7_t
 *
pD©a
;

1822 } 
	t¬m_bžš—r_š‹½_š¡ªû_q7
;

1834 
¬m_muÉ_q7
(

1835 
q7_t
 * 
pSrcA
,

1836 
q7_t
 * 
pSrcB
,

1837 
q7_t
 * 
pD¡
,

1838 
ušt32_t
 
blockSize
);

1849 
¬m_muÉ_q15
(

1850 
q15_t
 * 
pSrcA
,

1851 
q15_t
 * 
pSrcB
,

1852 
q15_t
 * 
pD¡
,

1853 
ušt32_t
 
blockSize
);

1864 
¬m_muÉ_q31
(

1865 
q31_t
 * 
pSrcA
,

1866 
q31_t
 * 
pSrcB
,

1867 
q31_t
 * 
pD¡
,

1868 
ušt32_t
 
blockSize
);

1879 
¬m_muÉ_f32
(

1880 
æßt32_t
 * 
pSrcA
,

1881 
æßt32_t
 * 
pSrcB
,

1882 
æßt32_t
 * 
pD¡
,

1883 
ušt32_t
 
blockSize
);

1892 
ušt16_t
 
fáL’
;

1893 
ušt8_t
 
ifáFÏg
;

1894 
ušt8_t
 
b™Rev”£FÏg
;

1895 
q15_t
 *
pTwiddË
;

1896 
ušt16_t
 *
pB™RevTabË
;

1897 
ušt16_t
 
twidCÛfModif›r
;

1898 
ušt16_t
 
b™RevFaùÜ
;

1899 } 
	t¬m_cfá_¿dix4_š¡ªû_q15
;

1907 
ušt16_t
 
fáL’
;

1908 
ušt8_t
 
ifáFÏg
;

1909 
ušt8_t
 
b™Rev”£FÏg
;

1910 
q31_t
 *
pTwiddË
;

1911 
ušt16_t
 *
pB™RevTabË
;

1912 
ušt16_t
 
twidCÛfModif›r
;

1913 
ušt16_t
 
b™RevFaùÜ
;

1914 } 
	t¬m_cfá_¿dix4_š¡ªû_q31
;

1922 
ušt16_t
 
fáL’
;

1923 
ušt8_t
 
ifáFÏg
;

1924 
ušt8_t
 
b™Rev”£FÏg
;

1925 
æßt32_t
 *
pTwiddË
;

1926 
ušt16_t
 *
pB™RevTabË
;

1927 
ušt16_t
 
twidCÛfModif›r
;

1928 
ušt16_t
 
b™RevFaùÜ
;

1929 
æßt32_t
 
ÚebyfáL’
;

1930 } 
	t¬m_cfá_¿dix4_š¡ªû_f32
;

1939 
¬m_cfá_¿dix4_q15
(

1940 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S
,

1941 
q15_t
 * 
pSrc
);

1952 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_q15
(

1953 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S
,

1954 
ušt16_t
 
fáL’
,

1955 
ušt8_t
 
ifáFÏg
,

1956 
ušt8_t
 
b™Rev”£FÏg
);

1965 
¬m_cfá_¿dix4_q31
(

1966 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S
,

1967 
q31_t
 * 
pSrc
);

1978 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_q31
(

1979 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S
,

1980 
ušt16_t
 
fáL’
,

1981 
ušt8_t
 
ifáFÏg
,

1982 
ušt8_t
 
b™Rev”£FÏg
);

1991 
¬m_cfá_¿dix4_f32
(

1992 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S
,

1993 
æßt32_t
 * 
pSrc
);

2004 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_f32
(

2005 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S
,

2006 
ušt16_t
 
fáL’
,

2007 
ušt8_t
 
ifáFÏg
,

2008 
ušt8_t
 
b™Rev”£FÏg
);

2025 
¬m_¿dix4_bu‰”æy_f32
(

2026 
æßt32_t
 * 
pSrc
,

2027 
ušt16_t
 
fáL’
,

2028 
æßt32_t
 * 
pCÛf
,

2029 
ušt16_t
 
twidCÛfModif›r
);

2041 
¬m_¿dix4_bu‰”æy_šv”£_f32
(

2042 
æßt32_t
 * 
pSrc
,

2043 
ušt16_t
 
fáL’
,

2044 
æßt32_t
 * 
pCÛf
,

2045 
ušt16_t
 
twidCÛfModif›r
,

2046 
æßt32_t
 
ÚebyfáL’
);

2057 
¬m_b™»v”§l_f32
(

2058 
æßt32_t
 *
pSrc
,

2059 
ušt16_t
 
fáSize
,

2060 
ušt16_t
 
b™RevFaùÜ
,

2061 
ušt16_t
 *
pB™RevTab
);

2072 
¬m_¿dix4_bu‰”æy_q31
(

2073 
q31_t
 *
pSrc
,

2074 
ušt32_t
 
fáL’
,

2075 
q31_t
 *
pCÛf
,

2076 
ušt32_t
 
twidCÛfModif›r
);

2087 
¬m_¿dix4_bu‰”æy_šv”£_q31
(

2088 
q31_t
 * 
pSrc
,

2089 
ušt32_t
 
fáL’
,

2090 
q31_t
 * 
pCÛf
,

2091 
ušt32_t
 
twidCÛfModif›r
);

2102 
¬m_b™»v”§l_q31
(

2103 
q31_t
 * 
pSrc
,

2104 
ušt32_t
 
fáL’
,

2105 
ušt16_t
 
b™RevFaùÜ
,

2106 
ušt16_t
 *
pB™RevTab
);

2117 
¬m_¿dix4_bu‰”æy_q15
(

2118 
q15_t
 *
pSrc16
,

2119 
ušt32_t
 
fáL’
,

2120 
q15_t
 *
pCÛf16
,

2121 
ušt32_t
 
twidCÛfModif›r
);

2132 
¬m_¿dix4_bu‰”æy_šv”£_q15
(

2133 
q15_t
 *
pSrc16
,

2134 
ušt32_t
 
fáL’
,

2135 
q15_t
 *
pCÛf16
,

2136 
ušt32_t
 
twidCÛfModif›r
);

2147 
¬m_b™»v”§l_q15
(

2148 
q15_t
 * 
pSrc
,

2149 
ušt32_t
 
fáL’
,

2150 
ušt16_t
 
b™RevFaùÜ
,

2151 
ušt16_t
 *
pB™RevTab
);

2159 
ušt32_t
 
fáL’R—l
;

2160 
ušt32_t
 
fáL’By2
;

2161 
ušt8_t
 
ifáFÏgR
;

2162 
ušt8_t
 
b™Rev”£FÏgR
;

2163 
ušt32_t
 
twidCÛfRModif›r
;

2164 
q15_t
 *
pTwiddËAR—l
;

2165 
q15_t
 *
pTwiddËBR—l
;

2166 
¬m_cfá_¿dix4_š¡ªû_q15
 *
pCfá
;

2167 } 
	t¬m_rfá_š¡ªû_q15
;

2175 
ušt32_t
 
fáL’R—l
;

2176 
ušt32_t
 
fáL’By2
;

2177 
ušt8_t
 
ifáFÏgR
;

2178 
ušt8_t
 
b™Rev”£FÏgR
;

2179 
ušt32_t
 
twidCÛfRModif›r
;

2180 
q31_t
 *
pTwiddËAR—l
;

2181 
q31_t
 *
pTwiddËBR—l
;

2182 
¬m_cfá_¿dix4_š¡ªû_q31
 *
pCfá
;

2183 } 
	t¬m_rfá_š¡ªû_q31
;

2191 
ušt32_t
 
fáL’R—l
;

2192 
ušt16_t
 
fáL’By2
;

2193 
ušt8_t
 
ifáFÏgR
;

2194 
ušt8_t
 
b™Rev”£FÏgR
;

2195 
ušt32_t
 
twidCÛfRModif›r
;

2196 
æßt32_t
 *
pTwiddËAR—l
;

2197 
æßt32_t
 *
pTwiddËBR—l
;

2198 
¬m_cfá_¿dix4_š¡ªû_f32
 *
pCfá
;

2199 } 
	t¬m_rfá_š¡ªû_f32
;

2209 
¬m_rfá_q15
(

2210 cÚ¡ 
¬m_rfá_š¡ªû_q15
 * 
S
,

2211 
q15_t
 * 
pSrc
,

2212 
q15_t
 * 
pD¡
);

2224 
¬m_¡©us
 
¬m_rfá_š™_q15
(

2225 
¬m_rfá_š¡ªû_q15
 * 
S
,

2226 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S_CFFT
,

2227 
ušt32_t
 
fáL’R—l
,

2228 
ušt32_t
 
ifáFÏgR
,

2229 
ušt32_t
 
b™Rev”£FÏg
);

2239 
¬m_rfá_q31
(

2240 cÚ¡ 
¬m_rfá_š¡ªû_q31
 * 
S
,

2241 
q31_t
 * 
pSrc
,

2242 
q31_t
 * 
pD¡
);

2254 
¬m_¡©us
 
¬m_rfá_š™_q31
(

2255 
¬m_rfá_š¡ªû_q31
 * 
S
,

2256 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S_CFFT
,

2257 
ušt32_t
 
fáL’R—l
,

2258 
ušt32_t
 
ifáFÏgR
,

2259 
ušt32_t
 
b™Rev”£FÏg
);

2271 
¬m_¡©us
 
¬m_rfá_š™_f32
(

2272 
¬m_rfá_š¡ªû_f32
 * 
S
,

2273 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S_CFFT
,

2274 
ušt32_t
 
fáL’R—l
,

2275 
ušt32_t
 
ifáFÏgR
,

2276 
ušt32_t
 
b™Rev”£FÏg
);

2286 
¬m_rfá_f32
(

2287 cÚ¡ 
¬m_rfá_š¡ªû_f32
 * 
S
,

2288 
æßt32_t
 * 
pSrc
,

2289 
æßt32_t
 * 
pD¡
);

2297 
ušt16_t
 
N
;

2298 
ušt16_t
 
Nby2
;

2299 
æßt32_t
 
nÜm®ize
;

2300 
æßt32_t
 *
pTwiddË
;

2301 
æßt32_t
 *
pCosFaùÜ
;

2302 
¬m_rfá_š¡ªû_f32
 *
pRfá
;

2303 
¬m_cfá_¿dix4_š¡ªû_f32
 *
pCfá
;

2304 } 
	t¬m_dù4_š¡ªû_f32
;

2317 
¬m_¡©us
 
¬m_dù4_š™_f32
(

2318 
¬m_dù4_š¡ªû_f32
 * 
S
,

2319 
¬m_rfá_š¡ªû_f32
 * 
S_RFFT
,

2320 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S_CFFT
,

2321 
ušt16_t
 
N
,

2322 
ušt16_t
 
Nby2
,

2323 
æßt32_t
 
nÜm®ize
);

2333 
¬m_dù4_f32
(

2334 cÚ¡ 
¬m_dù4_š¡ªû_f32
 * 
S
,

2335 
æßt32_t
 * 
pS‹
,

2336 
æßt32_t
 * 
pIÆšeBufãr
);

2344 
ušt16_t
 
N
;

2345 
ušt16_t
 
Nby2
;

2346 
q31_t
 
nÜm®ize
;

2347 
q31_t
 *
pTwiddË
;

2348 
q31_t
 *
pCosFaùÜ
;

2349 
¬m_rfá_š¡ªû_q31
 *
pRfá
;

2350 
¬m_cfá_¿dix4_š¡ªû_q31
 *
pCfá
;

2351 } 
	t¬m_dù4_š¡ªû_q31
;

2364 
¬m_¡©us
 
¬m_dù4_š™_q31
(

2365 
¬m_dù4_š¡ªû_q31
 * 
S
,

2366 
¬m_rfá_š¡ªû_q31
 * 
S_RFFT
,

2367 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S_CFFT
,

2368 
ušt16_t
 
N
,

2369 
ušt16_t
 
Nby2
,

2370 
q31_t
 
nÜm®ize
);

2380 
¬m_dù4_q31
(

2381 cÚ¡ 
¬m_dù4_š¡ªû_q31
 * 
S
,

2382 
q31_t
 * 
pS‹
,

2383 
q31_t
 * 
pIÆšeBufãr
);

2391 
ušt16_t
 
N
;

2392 
ušt16_t
 
Nby2
;

2393 
q15_t
 
nÜm®ize
;

2394 
q15_t
 *
pTwiddË
;

2395 
q15_t
 *
pCosFaùÜ
;

2396 
¬m_rfá_š¡ªû_q15
 *
pRfá
;

2397 
¬m_cfá_¿dix4_š¡ªû_q15
 *
pCfá
;

2398 } 
	t¬m_dù4_š¡ªû_q15
;

2411 
¬m_¡©us
 
¬m_dù4_š™_q15
(

2412 
¬m_dù4_š¡ªû_q15
 * 
S
,

2413 
¬m_rfá_š¡ªû_q15
 * 
S_RFFT
,

2414 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S_CFFT
,

2415 
ušt16_t
 
N
,

2416 
ušt16_t
 
Nby2
,

2417 
q15_t
 
nÜm®ize
);

2427 
¬m_dù4_q15
(

2428 cÚ¡ 
¬m_dù4_š¡ªû_q15
 * 
S
,

2429 
q15_t
 * 
pS‹
,

2430 
q15_t
 * 
pIÆšeBufãr
);

2441 
¬m_add_f32
(

2442 
æßt32_t
 * 
pSrcA
,

2443 
æßt32_t
 * 
pSrcB
,

2444 
æßt32_t
 * 
pD¡
,

2445 
ušt32_t
 
blockSize
);

2456 
¬m_add_q7
(

2457 
q7_t
 * 
pSrcA
,

2458 
q7_t
 * 
pSrcB
,

2459 
q7_t
 * 
pD¡
,

2460 
ušt32_t
 
blockSize
);

2471 
¬m_add_q15
(

2472 
q15_t
 * 
pSrcA
,

2473 
q15_t
 * 
pSrcB
,

2474 
q15_t
 * 
pD¡
,

2475 
ušt32_t
 
blockSize
);

2486 
¬m_add_q31
(

2487 
q31_t
 * 
pSrcA
,

2488 
q31_t
 * 
pSrcB
,

2489 
q31_t
 * 
pD¡
,

2490 
ušt32_t
 
blockSize
);

2501 
¬m_sub_f32
(

2502 
æßt32_t
 * 
pSrcA
,

2503 
æßt32_t
 * 
pSrcB
,

2504 
æßt32_t
 * 
pD¡
,

2505 
ušt32_t
 
blockSize
);

2516 
¬m_sub_q7
(

2517 
q7_t
 * 
pSrcA
,

2518 
q7_t
 * 
pSrcB
,

2519 
q7_t
 * 
pD¡
,

2520 
ušt32_t
 
blockSize
);

2531 
¬m_sub_q15
(

2532 
q15_t
 * 
pSrcA
,

2533 
q15_t
 * 
pSrcB
,

2534 
q15_t
 * 
pD¡
,

2535 
ušt32_t
 
blockSize
);

2546 
¬m_sub_q31
(

2547 
q31_t
 * 
pSrcA
,

2548 
q31_t
 * 
pSrcB
,

2549 
q31_t
 * 
pD¡
,

2550 
ušt32_t
 
blockSize
);

2561 
¬m_sÿË_f32
(

2562 
æßt32_t
 * 
pSrc
,

2563 
æßt32_t
 
sÿË
,

2564 
æßt32_t
 * 
pD¡
,

2565 
ušt32_t
 
blockSize
);

2577 
¬m_sÿË_q7
(

2578 
q7_t
 * 
pSrc
,

2579 
q7_t
 
sÿËF¿ù
,

2580 
št8_t
 
shiá
,

2581 
q7_t
 * 
pD¡
,

2582 
ušt32_t
 
blockSize
);

2594 
¬m_sÿË_q15
(

2595 
q15_t
 * 
pSrc
,

2596 
q15_t
 
sÿËF¿ù
,

2597 
št8_t
 
shiá
,

2598 
q15_t
 * 
pD¡
,

2599 
ušt32_t
 
blockSize
);

2611 
¬m_sÿË_q31
(

2612 
q31_t
 * 
pSrc
,

2613 
q31_t
 
sÿËF¿ù
,

2614 
št8_t
 
shiá
,

2615 
q31_t
 * 
pD¡
,

2616 
ušt32_t
 
blockSize
);

2626 
¬m_abs_q7
(

2627 
q7_t
 * 
pSrc
,

2628 
q7_t
 * 
pD¡
,

2629 
ušt32_t
 
blockSize
);

2639 
¬m_abs_f32
(

2640 
æßt32_t
 * 
pSrc
,

2641 
æßt32_t
 * 
pD¡
,

2642 
ušt32_t
 
blockSize
);

2652 
¬m_abs_q15
(

2653 
q15_t
 * 
pSrc
,

2654 
q15_t
 * 
pD¡
,

2655 
ušt32_t
 
blockSize
);

2665 
¬m_abs_q31
(

2666 
q31_t
 * 
pSrc
,

2667 
q31_t
 * 
pD¡
,

2668 
ušt32_t
 
blockSize
);

2679 
¬m_dÙ_´od_f32
(

2680 
æßt32_t
 * 
pSrcA
,

2681 
æßt32_t
 * 
pSrcB
,

2682 
ušt32_t
 
blockSize
,

2683 
æßt32_t
 * 
»suÉ
);

2694 
¬m_dÙ_´od_q7
(

2695 
q7_t
 * 
pSrcA
,

2696 
q7_t
 * 
pSrcB
,

2697 
ušt32_t
 
blockSize
,

2698 
q31_t
 * 
»suÉ
);

2709 
¬m_dÙ_´od_q15
(

2710 
q15_t
 * 
pSrcA
,

2711 
q15_t
 * 
pSrcB
,

2712 
ušt32_t
 
blockSize
,

2713 
q63_t
 * 
»suÉ
);

2724 
¬m_dÙ_´od_q31
(

2725 
q31_t
 * 
pSrcA
,

2726 
q31_t
 * 
pSrcB
,

2727 
ušt32_t
 
blockSize
,

2728 
q63_t
 * 
»suÉ
);

2739 
¬m_shiá_q7
(

2740 
q7_t
 * 
pSrc
,

2741 
št8_t
 
shiáB™s
,

2742 
q7_t
 * 
pD¡
,

2743 
ušt32_t
 
blockSize
);

2754 
¬m_shiá_q15
(

2755 
q15_t
 * 
pSrc
,

2756 
št8_t
 
shiáB™s
,

2757 
q15_t
 * 
pD¡
,

2758 
ušt32_t
 
blockSize
);

2769 
¬m_shiá_q31
(

2770 
q31_t
 * 
pSrc
,

2771 
št8_t
 
shiáB™s
,

2772 
q31_t
 * 
pD¡
,

2773 
ušt32_t
 
blockSize
);

2784 
¬m_off£t_f32
(

2785 
æßt32_t
 * 
pSrc
,

2786 
æßt32_t
 
off£t
,

2787 
æßt32_t
 * 
pD¡
,

2788 
ušt32_t
 
blockSize
);

2799 
¬m_off£t_q7
(

2800 
q7_t
 * 
pSrc
,

2801 
q7_t
 
off£t
,

2802 
q7_t
 * 
pD¡
,

2803 
ušt32_t
 
blockSize
);

2814 
¬m_off£t_q15
(

2815 
q15_t
 * 
pSrc
,

2816 
q15_t
 
off£t
,

2817 
q15_t
 * 
pD¡
,

2818 
ušt32_t
 
blockSize
);

2829 
¬m_off£t_q31
(

2830 
q31_t
 * 
pSrc
,

2831 
q31_t
 
off£t
,

2832 
q31_t
 * 
pD¡
,

2833 
ušt32_t
 
blockSize
);

2843 
¬m_Ãg©e_f32
(

2844 
æßt32_t
 * 
pSrc
,

2845 
æßt32_t
 * 
pD¡
,

2846 
ušt32_t
 
blockSize
);

2856 
¬m_Ãg©e_q7
(

2857 
q7_t
 * 
pSrc
,

2858 
q7_t
 * 
pD¡
,

2859 
ušt32_t
 
blockSize
);

2869 
¬m_Ãg©e_q15
(

2870 
q15_t
 * 
pSrc
,

2871 
q15_t
 * 
pD¡
,

2872 
ušt32_t
 
blockSize
);

2882 
¬m_Ãg©e_q31
(

2883 
q31_t
 * 
pSrc
,

2884 
q31_t
 * 
pD¡
,

2885 
ušt32_t
 
blockSize
);

2893 
¬m_cÝy_f32
(

2894 
æßt32_t
 * 
pSrc
,

2895 
æßt32_t
 * 
pD¡
,

2896 
ušt32_t
 
blockSize
);

2905 
¬m_cÝy_q7
(

2906 
q7_t
 * 
pSrc
,

2907 
q7_t
 * 
pD¡
,

2908 
ušt32_t
 
blockSize
);

2917 
¬m_cÝy_q15
(

2918 
q15_t
 * 
pSrc
,

2919 
q15_t
 * 
pD¡
,

2920 
ušt32_t
 
blockSize
);

2929 
¬m_cÝy_q31
(

2930 
q31_t
 * 
pSrc
,

2931 
q31_t
 * 
pD¡
,

2932 
ušt32_t
 
blockSize
);

2940 
¬m_fžl_f32
(

2941 
æßt32_t
 
v®ue
,

2942 
æßt32_t
 * 
pD¡
,

2943 
ušt32_t
 
blockSize
);

2952 
¬m_fžl_q7
(

2953 
q7_t
 
v®ue
,

2954 
q7_t
 * 
pD¡
,

2955 
ušt32_t
 
blockSize
);

2964 
¬m_fžl_q15
(

2965 
q15_t
 
v®ue
,

2966 
q15_t
 * 
pD¡
,

2967 
ušt32_t
 
blockSize
);

2976 
¬m_fžl_q31
(

2977 
q31_t
 
v®ue
,

2978 
q31_t
 * 
pD¡
,

2979 
ušt32_t
 
blockSize
);

2991 
¬m_cÚv_f32
(

2992 
æßt32_t
 * 
pSrcA
,

2993 
ušt32_t
 
¤cAL’
,

2994 
æßt32_t
 * 
pSrcB
,

2995 
ušt32_t
 
¤cBL’
,

2996 
æßt32_t
 * 
pD¡
);

3008 
¬m_cÚv_q15
(

3009 
q15_t
 * 
pSrcA
,

3010 
ušt32_t
 
¤cAL’
,

3011 
q15_t
 * 
pSrcB
,

3012 
ušt32_t
 
¤cBL’
,

3013 
q15_t
 * 
pD¡
);

3025 
¬m_cÚv_ç¡_q15
(

3026 
q15_t
 * 
pSrcA
,

3027 
ušt32_t
 
¤cAL’
,

3028 
q15_t
 * 
pSrcB
,

3029 
ušt32_t
 
¤cBL’
,

3030 
q15_t
 * 
pD¡
);

3042 
¬m_cÚv_q31
(

3043 
q31_t
 * 
pSrcA
,

3044 
ušt32_t
 
¤cAL’
,

3045 
q31_t
 * 
pSrcB
,

3046 
ušt32_t
 
¤cBL’
,

3047 
q31_t
 * 
pD¡
);

3059 
¬m_cÚv_ç¡_q31
(

3060 
q31_t
 * 
pSrcA
,

3061 
ušt32_t
 
¤cAL’
,

3062 
q31_t
 * 
pSrcB
,

3063 
ušt32_t
 
¤cBL’
,

3064 
q31_t
 * 
pD¡
);

3076 
¬m_cÚv_q7
(

3077 
q7_t
 * 
pSrcA
,

3078 
ušt32_t
 
¤cAL’
,

3079 
q7_t
 * 
pSrcB
,

3080 
ušt32_t
 
¤cBL’
,

3081 
q7_t
 * 
pD¡
);

3095 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_f32
(

3096 
æßt32_t
 * 
pSrcA
,

3097 
ušt32_t
 
¤cAL’
,

3098 
æßt32_t
 * 
pSrcB
,

3099 
ušt32_t
 
¤cBL’
,

3100 
æßt32_t
 * 
pD¡
,

3101 
ušt32_t
 
fœ¡Index
,

3102 
ušt32_t
 
numPošts
);

3116 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q15
(

3117 
q15_t
 * 
pSrcA
,

3118 
ušt32_t
 
¤cAL’
,

3119 
q15_t
 * 
pSrcB
,

3120 
ušt32_t
 
¤cBL’
,

3121 
q15_t
 * 
pD¡
,

3122 
ušt32_t
 
fœ¡Index
,

3123 
ušt32_t
 
numPošts
);

3137 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_q15
(

3138 
q15_t
 * 
pSrcA
,

3139 
ušt32_t
 
¤cAL’
,

3140 
q15_t
 * 
pSrcB
,

3141 
ušt32_t
 
¤cBL’
,

3142 
q15_t
 * 
pD¡
,

3143 
ušt32_t
 
fœ¡Index
,

3144 
ušt32_t
 
numPošts
);

3158 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q31
(

3159 
q31_t
 * 
pSrcA
,

3160 
ušt32_t
 
¤cAL’
,

3161 
q31_t
 * 
pSrcB
,

3162 
ušt32_t
 
¤cBL’
,

3163 
q31_t
 * 
pD¡
,

3164 
ušt32_t
 
fœ¡Index
,

3165 
ušt32_t
 
numPošts
);

3180 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_q31
(

3181 
q31_t
 * 
pSrcA
,

3182 
ušt32_t
 
¤cAL’
,

3183 
q31_t
 * 
pSrcB
,

3184 
ušt32_t
 
¤cBL’
,

3185 
q31_t
 * 
pD¡
,

3186 
ušt32_t
 
fœ¡Index
,

3187 
ušt32_t
 
numPošts
);

3201 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q7
(

3202 
q7_t
 * 
pSrcA
,

3203 
ušt32_t
 
¤cAL’
,

3204 
q7_t
 * 
pSrcB
,

3205 
ušt32_t
 
¤cBL’
,

3206 
q7_t
 * 
pD¡
,

3207 
ušt32_t
 
fœ¡Index
,

3208 
ušt32_t
 
numPošts
);

3217 
ušt8_t
 
M
;

3218 
ušt16_t
 
numT­s
;

3219 
q15_t
 *
pCÛffs
;

3220 
q15_t
 *
pS‹
;

3221 } 
	t¬m_fœ_decim©e_š¡ªû_q15
;

3229 
ušt8_t
 
M
;

3230 
ušt16_t
 
numT­s
;

3231 
q31_t
 *
pCÛffs
;

3232 
q31_t
 *
pS‹
;

3234 } 
	t¬m_fœ_decim©e_š¡ªû_q31
;

3242 
ušt8_t
 
M
;

3243 
ušt16_t
 
numT­s
;

3244 
æßt32_t
 *
pCÛffs
;

3245 
æßt32_t
 *
pS‹
;

3247 } 
	t¬m_fœ_decim©e_š¡ªû_f32
;

3260 
¬m_fœ_decim©e_f32
(

3261 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_f32
 * 
S
,

3262 
æßt32_t
 * 
pSrc
,

3263 
æßt32_t
 * 
pD¡
,

3264 
ušt32_t
 
blockSize
);

3279 
¬m_¡©us
 
¬m_fœ_decim©e_š™_f32
(

3280 
¬m_fœ_decim©e_š¡ªû_f32
 * 
S
,

3281 
ušt16_t
 
numT­s
,

3282 
ušt8_t
 
M
,

3283 
æßt32_t
 * 
pCÛffs
,

3284 
æßt32_t
 * 
pS‹
,

3285 
ušt32_t
 
blockSize
);

3296 
¬m_fœ_decim©e_q15
(

3297 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3298 
q15_t
 * 
pSrc
,

3299 
q15_t
 * 
pD¡
,

3300 
ušt32_t
 
blockSize
);

3311 
¬m_fœ_decim©e_ç¡_q15
(

3312 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3313 
q15_t
 * 
pSrc
,

3314 
q15_t
 * 
pD¡
,

3315 
ušt32_t
 
blockSize
);

3331 
¬m_¡©us
 
¬m_fœ_decim©e_š™_q15
(

3332 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3333 
ušt16_t
 
numT­s
,

3334 
ušt8_t
 
M
,

3335 
q15_t
 * 
pCÛffs
,

3336 
q15_t
 * 
pS‹
,

3337 
ušt32_t
 
blockSize
);

3348 
¬m_fœ_decim©e_q31
(

3349 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3350 
q31_t
 * 
pSrc
,

3351 
q31_t
 * 
pD¡
,

3352 
ušt32_t
 
blockSize
);

3363 
¬m_fœ_decim©e_ç¡_q31
(

3364 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3365 
q31_t
 * 
pSrc
,

3366 
q31_t
 * 
pD¡
,

3367 
ušt32_t
 
blockSize
);

3382 
¬m_¡©us
 
¬m_fœ_decim©e_š™_q31
(

3383 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3384 
ušt16_t
 
numT­s
,

3385 
ušt8_t
 
M
,

3386 
q31_t
 * 
pCÛffs
,

3387 
q31_t
 * 
pS‹
,

3388 
ušt32_t
 
blockSize
);

3398 
ušt8_t
 
L
;

3399 
ušt16_t
 
pha£L’gth
;

3400 
q15_t
 *
pCÛffs
;

3401 
q15_t
 *
pS‹
;

3402 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_q15
;

3410 
ušt8_t
 
L
;

3411 
ušt16_t
 
pha£L’gth
;

3412 
q31_t
 *
pCÛffs
;

3413 
q31_t
 *
pS‹
;

3414 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_q31
;

3422 
ušt8_t
 
L
;

3423 
ušt16_t
 
pha£L’gth
;

3424 
æßt32_t
 *
pCÛffs
;

3425 
æßt32_t
 *
pS‹
;

3426 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_f32
;

3438 
¬m_fœ_š‹½Þ©e_q15
(

3439 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_q15
 * 
S
,

3440 
q15_t
 * 
pSrc
,

3441 
q15_t
 * 
pD¡
,

3442 
ušt32_t
 
blockSize
);

3457 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_q15
(

3458 
¬m_fœ_š‹½Þ©e_š¡ªû_q15
 * 
S
,

3459 
ušt8_t
 
L
,

3460 
ušt16_t
 
numT­s
,

3461 
q15_t
 * 
pCÛffs
,

3462 
q15_t
 * 
pS‹
,

3463 
ušt32_t
 
blockSize
);

3474 
¬m_fœ_š‹½Þ©e_q31
(

3475 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_q31
 * 
S
,

3476 
q31_t
 * 
pSrc
,

3477 
q31_t
 * 
pD¡
,

3478 
ušt32_t
 
blockSize
);

3492 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_q31
(

3493 
¬m_fœ_š‹½Þ©e_š¡ªû_q31
 * 
S
,

3494 
ušt8_t
 
L
,

3495 
ušt16_t
 
numT­s
,

3496 
q31_t
 * 
pCÛffs
,

3497 
q31_t
 * 
pS‹
,

3498 
ušt32_t
 
blockSize
);

3510 
¬m_fœ_š‹½Þ©e_f32
(

3511 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_f32
 * 
S
,

3512 
æßt32_t
 * 
pSrc
,

3513 
æßt32_t
 * 
pD¡
,

3514 
ušt32_t
 
blockSize
);

3528 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_f32
(

3529 
¬m_fœ_š‹½Þ©e_š¡ªû_f32
 * 
S
,

3530 
ušt8_t
 
L
,

3531 
ušt16_t
 
numT­s
,

3532 
æßt32_t
 * 
pCÛffs
,

3533 
æßt32_t
 * 
pS‹
,

3534 
ušt32_t
 
blockSize
);

3542 
ušt8_t
 
numSges
;

3543 
q63_t
 *
pS‹
;

3544 
q31_t
 *
pCÛffs
;

3545 
ušt8_t
 
po¡Shiá
;

3547 } 
	t¬m_biquad_ÿs_df1_32x64_šs_q31
;

3558 
¬m_biquad_ÿs_df1_32x64_q31
(

3559 cÚ¡ 
¬m_biquad_ÿs_df1_32x64_šs_q31
 * 
S
,

3560 
q31_t
 * 
pSrc
,

3561 
q31_t
 * 
pD¡
,

3562 
ušt32_t
 
blockSize
);

3574 
¬m_biquad_ÿs_df1_32x64_š™_q31
(

3575 
¬m_biquad_ÿs_df1_32x64_šs_q31
 * 
S
,

3576 
ušt8_t
 
numSges
,

3577 
q31_t
 * 
pCÛffs
,

3578 
q63_t
 * 
pS‹
,

3579 
ušt8_t
 
po¡Shiá
);

3589 
ušt8_t
 
numSges
;

3590 
æßt32_t
 *
pS‹
;

3591 
æßt32_t
 *
pCÛffs
;

3592 } 
	t¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
;

3604 
¬m_biquad_ÿsÿde_df2T_f32
(

3605 cÚ¡ 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
 * 
S
,

3606 
æßt32_t
 * 
pSrc
,

3607 
æßt32_t
 * 
pD¡
,

3608 
ušt32_t
 
blockSize
);

3620 
¬m_biquad_ÿsÿde_df2T_š™_f32
(

3621 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
 * 
S
,

3622 
ušt8_t
 
numSges
,

3623 
æßt32_t
 * 
pCÛffs
,

3624 
æßt32_t
 * 
pS‹
);

3634 
ušt16_t
 
numSges
;

3635 
q15_t
 *
pS‹
;

3636 
q15_t
 *
pCÛffs
;

3637 } 
	t¬m_fœ_Ï‰iû_š¡ªû_q15
;

3645 
ušt16_t
 
numSges
;

3646 
q31_t
 *
pS‹
;

3647 
q31_t
 *
pCÛffs
;

3648 } 
	t¬m_fœ_Ï‰iû_š¡ªû_q31
;

3656 
ušt16_t
 
numSges
;

3657 
æßt32_t
 *
pS‹
;

3658 
æßt32_t
 *
pCÛffs
;

3659 } 
	t¬m_fœ_Ï‰iû_š¡ªû_f32
;

3670 
¬m_fœ_Ï‰iû_š™_q15
(

3671 
¬m_fœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3672 
ušt16_t
 
numSges
,

3673 
q15_t
 * 
pCÛffs
,

3674 
q15_t
 * 
pS‹
);

3685 
¬m_fœ_Ï‰iû_q15
(

3686 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3687 
q15_t
 * 
pSrc
,

3688 
q15_t
 * 
pD¡
,

3689 
ušt32_t
 
blockSize
);

3700 
¬m_fœ_Ï‰iû_š™_q31
(

3701 
¬m_fœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3702 
ušt16_t
 
numSges
,

3703 
q31_t
 * 
pCÛffs
,

3704 
q31_t
 * 
pS‹
);

3716 
¬m_fœ_Ï‰iû_q31
(

3717 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3718 
q31_t
 * 
pSrc
,

3719 
q31_t
 * 
pD¡
,

3720 
ušt32_t
 
blockSize
);

3731 
¬m_fœ_Ï‰iû_š™_f32
(

3732 
¬m_fœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3733 
ušt16_t
 
numSges
,

3734 
æßt32_t
 * 
pCÛffs
,

3735 
æßt32_t
 * 
pS‹
);

3746 
¬m_fœ_Ï‰iû_f32
(

3747 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3748 
æßt32_t
 * 
pSrc
,

3749 
æßt32_t
 * 
pD¡
,

3750 
ušt32_t
 
blockSize
);

3757 
ušt16_t
 
numSges
;

3758 
q15_t
 *
pS‹
;

3759 
q15_t
 *
pkCÛffs
;

3760 
q15_t
 *
pvCÛffs
;

3761 } 
	t¬m_iœ_Ï‰iû_š¡ªû_q15
;

3768 
ušt16_t
 
numSges
;

3769 
q31_t
 *
pS‹
;

3770 
q31_t
 *
pkCÛffs
;

3771 
q31_t
 *
pvCÛffs
;

3772 } 
	t¬m_iœ_Ï‰iû_š¡ªû_q31
;

3779 
ušt16_t
 
numSges
;

3780 
æßt32_t
 *
pS‹
;

3781 
æßt32_t
 *
pkCÛffs
;

3782 
æßt32_t
 *
pvCÛffs
;

3783 } 
	t¬m_iœ_Ï‰iû_š¡ªû_f32
;

3794 
¬m_iœ_Ï‰iû_f32
(

3795 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3796 
æßt32_t
 * 
pSrc
,

3797 
æßt32_t
 * 
pD¡
,

3798 
ušt32_t
 
blockSize
);

3811 
¬m_iœ_Ï‰iû_š™_f32
(

3812 
¬m_iœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3813 
ušt16_t
 
numSges
,

3814 
æßt32_t
 *
pkCÛffs
,

3815 
æßt32_t
 *
pvCÛffs
,

3816 
æßt32_t
 *
pS‹
,

3817 
ušt32_t
 
blockSize
);

3829 
¬m_iœ_Ï‰iû_q31
(

3830 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3831 
q31_t
 * 
pSrc
,

3832 
q31_t
 * 
pD¡
,

3833 
ušt32_t
 
blockSize
);

3847 
¬m_iœ_Ï‰iû_š™_q31
(

3848 
¬m_iœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3849 
ušt16_t
 
numSges
,

3850 
q31_t
 *
pkCÛffs
,

3851 
q31_t
 *
pvCÛffs
,

3852 
q31_t
 *
pS‹
,

3853 
ušt32_t
 
blockSize
);

3865 
¬m_iœ_Ï‰iû_q15
(

3866 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3867 
q15_t
 * 
pSrc
,

3868 
q15_t
 * 
pD¡
,

3869 
ušt32_t
 
blockSize
);

3883 
¬m_iœ_Ï‰iû_š™_q15
(

3884 
¬m_iœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3885 
ušt16_t
 
numSges
,

3886 
q15_t
 *
pkCÛffs
,

3887 
q15_t
 *
pvCÛffs
,

3888 
q15_t
 *
pS‹
,

3889 
ušt32_t
 
blockSize
);

3897 
ušt16_t
 
numT­s
;

3898 
æßt32_t
 *
pS‹
;

3899 
æßt32_t
 *
pCÛffs
;

3900 
æßt32_t
 
mu
;

3901 } 
	t¬m_lms_š¡ªû_f32
;

3914 
¬m_lms_f32
(

3915 cÚ¡ 
¬m_lms_š¡ªû_f32
 * 
S
,

3916 
æßt32_t
 * 
pSrc
,

3917 
æßt32_t
 * 
pRef
,

3918 
æßt32_t
 * 
pOut
,

3919 
æßt32_t
 * 
pE¼
,

3920 
ušt32_t
 
blockSize
);

3933 
¬m_lms_š™_f32
(

3934 
¬m_lms_š¡ªû_f32
 * 
S
,

3935 
ušt16_t
 
numT­s
,

3936 
æßt32_t
 * 
pCÛffs
,

3937 
æßt32_t
 * 
pS‹
,

3938 
æßt32_t
 
mu
,

3939 
ušt32_t
 
blockSize
);

3947 
ušt16_t
 
numT­s
;

3948 
q15_t
 *
pS‹
;

3949 
q15_t
 *
pCÛffs
;

3950 
q15_t
 
mu
;

3951 
ušt32_t
 
po¡Shiá
;

3952 } 
	t¬m_lms_š¡ªû_q15
;

3967 
¬m_lms_š™_q15
(

3968 
¬m_lms_š¡ªû_q15
 * 
S
,

3969 
ušt16_t
 
numT­s
,

3970 
q15_t
 * 
pCÛffs
,

3971 
q15_t
 * 
pS‹
,

3972 
q15_t
 
mu
,

3973 
ušt32_t
 
blockSize
,

3974 
ušt32_t
 
po¡Shiá
);

3987 
¬m_lms_q15
(

3988 cÚ¡ 
¬m_lms_š¡ªû_q15
 * 
S
,

3989 
q15_t
 * 
pSrc
,

3990 
q15_t
 * 
pRef
,

3991 
q15_t
 * 
pOut
,

3992 
q15_t
 * 
pE¼
,

3993 
ušt32_t
 
blockSize
);

4002 
ušt16_t
 
numT­s
;

4003 
q31_t
 *
pS‹
;

4004 
q31_t
 *
pCÛffs
;

4005 
q31_t
 
mu
;

4006 
ušt32_t
 
po¡Shiá
;

4008 } 
	t¬m_lms_š¡ªû_q31
;

4021 
¬m_lms_q31
(

4022 cÚ¡ 
¬m_lms_š¡ªû_q31
 * 
S
,

4023 
q31_t
 * 
pSrc
,

4024 
q31_t
 * 
pRef
,

4025 
q31_t
 * 
pOut
,

4026 
q31_t
 * 
pE¼
,

4027 
ušt32_t
 
blockSize
);

4041 
¬m_lms_š™_q31
(

4042 
¬m_lms_š¡ªû_q31
 * 
S
,

4043 
ušt16_t
 
numT­s
,

4044 
q31_t
 *
pCÛffs
,

4045 
q31_t
 *
pS‹
,

4046 
q31_t
 
mu
,

4047 
ušt32_t
 
blockSize
,

4048 
ušt32_t
 
po¡Shiá
);

4056 
ušt16_t
 
numT­s
;

4057 
æßt32_t
 *
pS‹
;

4058 
æßt32_t
 *
pCÛffs
;

4059 
æßt32_t
 
mu
;

4060 
æßt32_t
 
’”gy
;

4061 
æßt32_t
 
x0
;

4062 } 
	t¬m_lms_nÜm_š¡ªû_f32
;

4075 
¬m_lms_nÜm_f32
(

4076 
¬m_lms_nÜm_š¡ªû_f32
 * 
S
,

4077 
æßt32_t
 * 
pSrc
,

4078 
æßt32_t
 * 
pRef
,

4079 
æßt32_t
 * 
pOut
,

4080 
æßt32_t
 * 
pE¼
,

4081 
ušt32_t
 
blockSize
);

4094 
¬m_lms_nÜm_š™_f32
(

4095 
¬m_lms_nÜm_š¡ªû_f32
 * 
S
,

4096 
ušt16_t
 
numT­s
,

4097 
æßt32_t
 * 
pCÛffs
,

4098 
æßt32_t
 * 
pS‹
,

4099 
æßt32_t
 
mu
,

4100 
ušt32_t
 
blockSize
);

4108 
ušt16_t
 
numT­s
;

4109 
q31_t
 *
pS‹
;

4110 
q31_t
 *
pCÛffs
;

4111 
q31_t
 
mu
;

4112 
ušt8_t
 
po¡Shiá
;

4113 
q31_t
 *
»cTabË
;

4114 
q31_t
 
’”gy
;

4115 
q31_t
 
x0
;

4116 } 
	t¬m_lms_nÜm_š¡ªû_q31
;

4129 
¬m_lms_nÜm_q31
(

4130 
¬m_lms_nÜm_š¡ªû_q31
 * 
S
,

4131 
q31_t
 * 
pSrc
,

4132 
q31_t
 * 
pRef
,

4133 
q31_t
 * 
pOut
,

4134 
q31_t
 * 
pE¼
,

4135 
ušt32_t
 
blockSize
);

4149 
¬m_lms_nÜm_š™_q31
(

4150 
¬m_lms_nÜm_š¡ªû_q31
 * 
S
,

4151 
ušt16_t
 
numT­s
,

4152 
q31_t
 * 
pCÛffs
,

4153 
q31_t
 * 
pS‹
,

4154 
q31_t
 
mu
,

4155 
ušt32_t
 
blockSize
,

4156 
ušt8_t
 
po¡Shiá
);

4164 
ušt16_t
 
numT­s
;

4165 
q15_t
 *
pS‹
;

4166 
q15_t
 *
pCÛffs
;

4167 
q15_t
 
mu
;

4168 
ušt8_t
 
po¡Shiá
;

4169 
q15_t
 *
»cTabË
;

4170 
q15_t
 
’”gy
;

4171 
q15_t
 
x0
;

4172 } 
	t¬m_lms_nÜm_š¡ªû_q15
;

4185 
¬m_lms_nÜm_q15
(

4186 
¬m_lms_nÜm_š¡ªû_q15
 * 
S
,

4187 
q15_t
 * 
pSrc
,

4188 
q15_t
 * 
pRef
,

4189 
q15_t
 * 
pOut
,

4190 
q15_t
 * 
pE¼
,

4191 
ušt32_t
 
blockSize
);

4206 
¬m_lms_nÜm_š™_q15
(

4207 
¬m_lms_nÜm_š¡ªû_q15
 * 
S
,

4208 
ušt16_t
 
numT­s
,

4209 
q15_t
 * 
pCÛffs
,

4210 
q15_t
 * 
pS‹
,

4211 
q15_t
 
mu
,

4212 
ušt32_t
 
blockSize
,

4213 
ušt8_t
 
po¡Shiá
);

4225 
¬m_cÜ»Ï‹_f32
(

4226 
æßt32_t
 * 
pSrcA
,

4227 
ušt32_t
 
¤cAL’
,

4228 
æßt32_t
 * 
pSrcB
,

4229 
ušt32_t
 
¤cBL’
,

4230 
æßt32_t
 * 
pD¡
);

4242 
¬m_cÜ»Ï‹_q15
(

4243 
q15_t
 * 
pSrcA
,

4244 
ušt32_t
 
¤cAL’
,

4245 
q15_t
 * 
pSrcB
,

4246 
ušt32_t
 
¤cBL’
,

4247 
q15_t
 * 
pD¡
);

4259 
¬m_cÜ»Ï‹_ç¡_q15
(

4260 
q15_t
 * 
pSrcA
,

4261 
ušt32_t
 
¤cAL’
,

4262 
q15_t
 * 
pSrcB
,

4263 
ušt32_t
 
¤cBL’
,

4264 
q15_t
 * 
pD¡
);

4276 
¬m_cÜ»Ï‹_q31
(

4277 
q31_t
 * 
pSrcA
,

4278 
ušt32_t
 
¤cAL’
,

4279 
q31_t
 * 
pSrcB
,

4280 
ušt32_t
 
¤cBL’
,

4281 
q31_t
 * 
pD¡
);

4293 
¬m_cÜ»Ï‹_ç¡_q31
(

4294 
q31_t
 * 
pSrcA
,

4295 
ušt32_t
 
¤cAL’
,

4296 
q31_t
 * 
pSrcB
,

4297 
ušt32_t
 
¤cBL’
,

4298 
q31_t
 * 
pD¡
);

4310 
¬m_cÜ»Ï‹_q7
(

4311 
q7_t
 * 
pSrcA
,

4312 
ušt32_t
 
¤cAL’
,

4313 
q7_t
 * 
pSrcB
,

4314 
ušt32_t
 
¤cBL’
,

4315 
q7_t
 * 
pD¡
);

4322 
ušt16_t
 
numT­s
;

4323 
ušt16_t
 
¡©eIndex
;

4324 
æßt32_t
 *
pS‹
;

4325 
æßt32_t
 *
pCÛffs
;

4326 
ušt16_t
 
maxD–ay
;

4327 
št32_t
 *
pT­D–ay
;

4328 } 
	t¬m_fœ_¥¬£_š¡ªû_f32
;

4336 
ušt16_t
 
numT­s
;

4337 
ušt16_t
 
¡©eIndex
;

4338 
q31_t
 *
pS‹
;

4339 
q31_t
 *
pCÛffs
;

4340 
ušt16_t
 
maxD–ay
;

4341 
št32_t
 *
pT­D–ay
;

4342 } 
	t¬m_fœ_¥¬£_š¡ªû_q31
;

4350 
ušt16_t
 
numT­s
;

4351 
ušt16_t
 
¡©eIndex
;

4352 
q15_t
 *
pS‹
;

4353 
q15_t
 *
pCÛffs
;

4354 
ušt16_t
 
maxD–ay
;

4355 
št32_t
 *
pT­D–ay
;

4356 } 
	t¬m_fœ_¥¬£_š¡ªû_q15
;

4364 
ušt16_t
 
numT­s
;

4365 
ušt16_t
 
¡©eIndex
;

4366 
q7_t
 *
pS‹
;

4367 
q7_t
 *
pCÛffs
;

4368 
ušt16_t
 
maxD–ay
;

4369 
št32_t
 *
pT­D–ay
;

4370 } 
	t¬m_fœ_¥¬£_š¡ªû_q7
;

4382 
¬m_fœ_¥¬£_f32
(

4383 
¬m_fœ_¥¬£_š¡ªû_f32
 * 
S
,

4384 
æßt32_t
 * 
pSrc
,

4385 
æßt32_t
 * 
pD¡
,

4386 
æßt32_t
 * 
pSü©chIn
,

4387 
ušt32_t
 
blockSize
);

4401 
¬m_fœ_¥¬£_š™_f32
(

4402 
¬m_fœ_¥¬£_š¡ªû_f32
 * 
S
,

4403 
ušt16_t
 
numT­s
,

4404 
æßt32_t
 * 
pCÛffs
,

4405 
æßt32_t
 * 
pS‹
,

4406 
št32_t
 * 
pT­D–ay
,

4407 
ušt16_t
 
maxD–ay
,

4408 
ušt32_t
 
blockSize
);

4420 
¬m_fœ_¥¬£_q31
(

4421 
¬m_fœ_¥¬£_š¡ªû_q31
 * 
S
,

4422 
q31_t
 * 
pSrc
,

4423 
q31_t
 * 
pD¡
,

4424 
q31_t
 * 
pSü©chIn
,

4425 
ušt32_t
 
blockSize
);

4439 
¬m_fœ_¥¬£_š™_q31
(

4440 
¬m_fœ_¥¬£_š¡ªû_q31
 * 
S
,

4441 
ušt16_t
 
numT­s
,

4442 
q31_t
 * 
pCÛffs
,

4443 
q31_t
 * 
pS‹
,

4444 
št32_t
 * 
pT­D–ay
,

4445 
ušt16_t
 
maxD–ay
,

4446 
ušt32_t
 
blockSize
);

4459 
¬m_fœ_¥¬£_q15
(

4460 
¬m_fœ_¥¬£_š¡ªû_q15
 * 
S
,

4461 
q15_t
 * 
pSrc
,

4462 
q15_t
 * 
pD¡
,

4463 
q15_t
 * 
pSü©chIn
,

4464 
q31_t
 * 
pSü©chOut
,

4465 
ušt32_t
 
blockSize
);

4480 
¬m_fœ_¥¬£_š™_q15
(

4481 
¬m_fœ_¥¬£_š¡ªû_q15
 * 
S
,

4482 
ušt16_t
 
numT­s
,

4483 
q15_t
 * 
pCÛffs
,

4484 
q15_t
 * 
pS‹
,

4485 
št32_t
 * 
pT­D–ay
,

4486 
ušt16_t
 
maxD–ay
,

4487 
ušt32_t
 
blockSize
);

4500 
¬m_fœ_¥¬£_q7
(

4501 
¬m_fœ_¥¬£_š¡ªû_q7
 * 
S
,

4502 
q7_t
 * 
pSrc
,

4503 
q7_t
 * 
pD¡
,

4504 
q7_t
 * 
pSü©chIn
,

4505 
q31_t
 * 
pSü©chOut
,

4506 
ušt32_t
 
blockSize
);

4520 
¬m_fœ_¥¬£_š™_q7
(

4521 
¬m_fœ_¥¬£_š¡ªû_q7
 * 
S
,

4522 
ušt16_t
 
numT­s
,

4523 
q7_t
 * 
pCÛffs
,

4524 
q7_t
 * 
pS‹
,

4525 
št32_t
 *
pT­D–ay
,

4526 
ušt16_t
 
maxD–ay
,

4527 
ušt32_t
 
blockSize
);

4538 
¬m_sš_cos_f32
(

4539 
æßt32_t
 
th‘a
,

4540 
æßt32_t
 *
pSšV®
,

4541 
æßt32_t
 *
pCcosV®
);

4551 
¬m_sš_cos_q31
(

4552 
q31_t
 
th‘a
,

4553 
q31_t
 *
pSšV®
,

4554 
q31_t
 *
pCosV®
);

4565 
¬m_cm¶x_cÚj_f32
(

4566 
æßt32_t
 * 
pSrc
,

4567 
æßt32_t
 * 
pD¡
,

4568 
ušt32_t
 
numSam¶es
);

4578 
¬m_cm¶x_cÚj_q31
(

4579 
q31_t
 * 
pSrc
,

4580 
q31_t
 * 
pD¡
,

4581 
ušt32_t
 
numSam¶es
);

4591 
¬m_cm¶x_cÚj_q15
(

4592 
q15_t
 * 
pSrc
,

4593 
q15_t
 * 
pD¡
,

4594 
ušt32_t
 
numSam¶es
);

4606 
¬m_cm¶x_mag_squ¬ed_f32
(

4607 
æßt32_t
 * 
pSrc
,

4608 
æßt32_t
 * 
pD¡
,

4609 
ušt32_t
 
numSam¶es
);

4619 
¬m_cm¶x_mag_squ¬ed_q31
(

4620 
q31_t
 * 
pSrc
,

4621 
q31_t
 * 
pD¡
,

4622 
ušt32_t
 
numSam¶es
);

4632 
¬m_cm¶x_mag_squ¬ed_q15
(

4633 
q15_t
 * 
pSrc
,

4634 
q15_t
 * 
pD¡
,

4635 
ušt32_t
 
numSam¶es
);

4712 
__INLINE
 
æßt32_t
 
¬m_pid_f32
(

4713 
¬m_pid_š¡ªû_f32
 * 
S
,

4714 
æßt32_t
 
š
)

4716 
æßt32_t
 
out
;

4719 
out
 = (
S
->
A0
 * 
š
) +

4720 (
S
->
A1
 * S->
¡©e
[0]è+ (S->
A2
 * S->state[1]) + (S->state[2]);

4723 
S
->
¡©e
[1] = S->state[0];

4724 
S
->
¡©e
[0] = 
š
;

4725 
S
->
¡©e
[2] = 
out
;

4728  (
out
);

4747 
__INLINE
 
q31_t
 
¬m_pid_q31
(

4748 
¬m_pid_š¡ªû_q31
 * 
S
,

4749 
q31_t
 
š
)

4751 
q63_t
 
acc
;

4752 
q31_t
 
out
;

4755 
acc
 = (
q63_t
è
S
->
A0
 * 
š
;

4758 
acc
 +ð(
q63_t
è
S
->
A1
 * S->
¡©e
[0];

4761 
acc
 +ð(
q63_t
è
S
->
A2
 * S->
¡©e
[1];

4764 
out
 = (
q31_t
è(
acc
 >> 31u);

4767 
out
 +ð
S
->
¡©e
[2];

4770 
S
->
¡©e
[1] = S->state[0];

4771 
S
->
¡©e
[0] = 
š
;

4772 
S
->
¡©e
[2] = 
out
;

4775  (
out
);

4795 
__INLINE
 
q15_t
 
¬m_pid_q15
(

4796 
¬m_pid_š¡ªû_q15
 * 
S
,

4797 
q15_t
 
š
)

4799 
q63_t
 
acc
;

4800 
q15_t
 
out
;

4804 #ifdeà
ARM_MATH_CM0


4807 
acc
 = ((
q31_t
è
S
->
A0
 )* 
š
 ;

4812 
acc
 = (
q31_t
è
__SMUAD
(
S
->
A0
, 
š
);

4816 #ifdeà
ARM_MATH_CM0


4819 
acc
 +ð(
q31_t
è
S
->
A1
 * S->
¡©e
[0] ;

4820 
acc
 +ð(
q31_t
è
S
->
A2
 * S->
¡©e
[1] ;

4825 
acc
 = 
__SMLALD
(
S
->
A1
, (
q31_t
)
__SIMD32
(S->
¡©e
),‡cc);

4830 
acc
 +ð(
q31_t
è
S
->
¡©e
[2] << 15;

4833 
out
 = (
q15_t
è(
__SSAT
((
acc
 >> 15), 16));

4836 
S
->
¡©e
[1] = S->state[0];

4837 
S
->
¡©e
[0] = 
š
;

4838 
S
->
¡©e
[2] = 
out
;

4841  (
out
);

4858 
¬m_¡©us
 
¬m_m©_šv”£_f32
(

4859 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
¤c
,

4860 
¬m_m©rix_š¡ªû_f32
 * 
d¡
);

4906 
__INLINE
 
¬m_þ¬ke_f32
(

4907 
æßt32_t
 
Ia
,

4908 
æßt32_t
 
Ib
,

4909 
æßt32_t
 * 
pI®pha
,

4910 
æßt32_t
 * 
pIb‘a
)

4913 *
pI®pha
 = 
Ia
;

4916 *
pIb‘a
 = ((
æßt32_t
è0.57735026919 * 
Ia
 + (æßt32_tè1.15470053838 * 
Ib
);

4935 
__INLINE
 
¬m_þ¬ke_q31
(

4936 
q31_t
 
Ia
,

4937 
q31_t
 
Ib
,

4938 
q31_t
 * 
pI®pha
,

4939 
q31_t
 * 
pIb‘a
)

4941 
q31_t
 
´oduù1
, 
´oduù2
;

4944 *
pI®pha
 = 
Ia
;

4947 
´oduù1
 = (
q31_t
è(((
q63_t
è
Ia
 * 0x24F34E8B) >> 30);

4950 
´oduù2
 = (
q31_t
è(((
q63_t
è
Ib
 * 0x49E69D16) >> 30);

4953 *
pIb‘a
 = 
__QADD
(
´oduù1
, 
´oduù2
);

4967 
¬m_q7_to_q31
(

4968 
q7_t
 * 
pSrc
,

4969 
q31_t
 * 
pD¡
,

4970 
ušt32_t
 
blockSize
);

5010 
__INLINE
 
¬m_šv_þ¬ke_f32
(

5011 
æßt32_t
 
I®pha
,

5012 
æßt32_t
 
Ib‘a
,

5013 
æßt32_t
 * 
pIa
,

5014 
æßt32_t
 * 
pIb
)

5017 *
pIa
 = 
I®pha
;

5020 *
pIb
 = -0.5 * 
I®pha
 + (
æßt32_t
è0.8660254039 *
Ib‘a
;

5039 
__INLINE
 
¬m_šv_þ¬ke_q31
(

5040 
q31_t
 
I®pha
,

5041 
q31_t
 
Ib‘a
,

5042 
q31_t
 * 
pIa
,

5043 
q31_t
 * 
pIb
)

5045 
q31_t
 
´oduù1
, 
´oduù2
;

5048 *
pIa
 = 
I®pha
;

5051 
´oduù1
 = (
q31_t
è(((
q63_t
è(
I®pha
) * (0x40000000)) >> 31);

5054 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Ib‘a
) * (0x6ED9EBA1)) >> 31);

5057 *
pIb
 = 
__QSUB
(
´oduù2
, 
´oduù1
);

5072 
¬m_q7_to_q15
(

5073 
q7_t
 * 
pSrc
,

5074 
q15_t
 * 
pD¡
,

5075 
ušt32_t
 
blockSize
);

5126 
__INLINE
 
¬m_·rk_f32
(

5127 
æßt32_t
 
I®pha
,

5128 
æßt32_t
 
Ib‘a
,

5129 
æßt32_t
 * 
pId
,

5130 
æßt32_t
 * 
pIq
,

5131 
æßt32_t
 
sšV®
,

5132 
æßt32_t
 
cosV®
)

5135 *
pId
 = 
I®pha
 * 
cosV®
 + 
Ib‘a
 * 
sšV®
;

5138 *
pIq
 = -
I®pha
 * 
sšV®
 + 
Ib‘a
 * 
cosV®
;

5160 
__INLINE
 
¬m_·rk_q31
(

5161 
q31_t
 
I®pha
,

5162 
q31_t
 
Ib‘a
,

5163 
q31_t
 * 
pId
,

5164 
q31_t
 * 
pIq
,

5165 
q31_t
 
sšV®
,

5166 
q31_t
 
cosV®
)

5168 
q31_t
 
´oduù1
, 
´oduù2
;

5169 
q31_t
 
´oduù3
, 
´oduù4
;

5172 
´oduù1
 = (
q31_t
è(((
q63_t
è(
I®pha
è* (
cosV®
)) >> 31);

5175 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Ib‘a
è* (
sšV®
)) >> 31);

5179 
´oduù3
 = (
q31_t
è(((
q63_t
è(
I®pha
è* (
sšV®
)) >> 31);

5182 
´oduù4
 = (
q31_t
è(((
q63_t
è(
Ib‘a
è* (
cosV®
)) >> 31);

5185 *
pId
 = 
__QADD
(
´oduù1
, 
´oduù2
);

5188 *
pIq
 = 
__QSUB
(
´oduù4
, 
´oduù3
);

5202 
¬m_q7_to_æßt
(

5203 
q7_t
 * 
pSrc
,

5204 
æßt32_t
 * 
pD¡
,

5205 
ušt32_t
 
blockSize
);

5245 
__INLINE
 
¬m_šv_·rk_f32
(

5246 
æßt32_t
 
Id
,

5247 
æßt32_t
 
Iq
,

5248 
æßt32_t
 * 
pI®pha
,

5249 
æßt32_t
 * 
pIb‘a
,

5250 
æßt32_t
 
sšV®
,

5251 
æßt32_t
 
cosV®
)

5254 *
pI®pha
 = 
Id
 * 
cosV®
 - 
Iq
 * 
sšV®
;

5257 *
pIb‘a
 = 
Id
 * 
sšV®
 + 
Iq
 * 
cosV®
;

5280 
__INLINE
 
¬m_šv_·rk_q31
(

5281 
q31_t
 
Id
,

5282 
q31_t
 
Iq
,

5283 
q31_t
 * 
pI®pha
,

5284 
q31_t
 * 
pIb‘a
,

5285 
q31_t
 
sšV®
,

5286 
q31_t
 
cosV®
)

5288 
q31_t
 
´oduù1
, 
´oduù2
;

5289 
q31_t
 
´oduù3
, 
´oduù4
;

5292 
´oduù1
 = (
q31_t
è(((
q63_t
è(
Id
è* (
cosV®
)) >> 31);

5295 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Iq
è* (
sšV®
)) >> 31);

5299 
´oduù3
 = (
q31_t
è(((
q63_t
è(
Id
è* (
sšV®
)) >> 31);

5302 
´oduù4
 = (
q31_t
è(((
q63_t
è(
Iq
è* (
cosV®
)) >> 31);

5305 *
pI®pha
 = 
__QSUB
(
´oduù1
, 
´oduù2
);

5308 *
pIb‘a
 = 
__QADD
(
´oduù4
, 
´oduù3
);

5324 
¬m_q31_to_æßt
(

5325 
q31_t
 * 
pSrc
,

5326 
æßt32_t
 * 
pD¡
,

5327 
ušt32_t
 
blockSize
);

5378 
__INLINE
 
æßt32_t
 
¬m_lš—r_š‹½_f32
(

5379 
¬m_lš—r_š‹½_š¡ªû_f32
 * 
S
,

5380 
æßt32_t
 
x
)

5383 
æßt32_t
 
y
;

5384 
æßt32_t
 
x0
, 
x1
;

5385 
æßt32_t
 
y0
, 
y1
;

5386 
æßt32_t
 
xS·cšg
 = 
S
->xSpacing;

5387 
št32_t
 
i
;

5388 
æßt32_t
 *
pYD©a
 = 
S
->pYData;

5391 
i
 = (
x
 - 
S
->
x1
è/ 
xS·cšg
;

5393 if(
i
 < 0)

5396 
y
 = 
pYD©a
[0];

5398 if(
i
 >ð
S
->
nV®ues
)

5401 
y
 = 
pYD©a
[
S
->
nV®ues
-1];

5406 
x0
 = 
S
->
x1
 + 
i
 * 
xS·cšg
;

5407 
x1
 = 
S
->x1 + (
i
 +1è* 
xS·cšg
;

5410 
y0
 = 
pYD©a
[
i
];

5411 
y1
 = 
pYD©a
[
i
 + 1];

5414 
y
 = 
y0
 + (
x
 - 
x0
è* ((
y1
 - y0)/(
x1
-x0));

5419  (
y
);

5437 
__INLINE
 
q31_t
 
¬m_lš—r_š‹½_q31
(q31_ˆ*
pYD©a
,

5438 
q31_t
 
x
, 
ušt32_t
 
nV®ues
)

5440 
q31_t
 
y
;

5441 
q31_t
 
y0
, 
y1
;

5442 
q31_t
 
äaù
;

5443 
št32_t
 
šdex
;

5448 
šdex
 = ((
x
 & 0xFFF00000) >> 20);

5450 if(
šdex
 >ð(
nV®ues
 - 1))

5452 (
pYD©a
[
nV®ues
 - 1]);

5454 if(
šdex
 < 0)

5456 (
pYD©a
[0]);

5463 
äaù
 = (
x
 & 0x000FFFFF) << 11;

5466 
y0
 = 
pYD©a
[
šdex
];

5467 
y1
 = 
pYD©a
[
šdex
 + 1u];

5470 
y
 = ((
q31_t
è((
q63_t
è
y0
 * (0x7FFFFFFF - 
äaù
) >> 32));

5473 
y
 +ð((
q31_t
è(((
q63_t
è
y1
 * 
äaù
) >> 32));

5476  (
y
 << 1u);

5497 
__INLINE
 
q15_t
 
¬m_lš—r_š‹½_q15
(q15_ˆ*
pYD©a
, 
q31_t
 
x
, 
ušt32_t
 
nV®ues
)

5499 
q63_t
 
y
;

5500 
q15_t
 
y0
, 
y1
;

5501 
q31_t
 
äaù
;

5502 
št32_t
 
šdex
;

5507 
šdex
 = ((
x
 & 0xFFF00000) >> 20u);

5509 if(
šdex
 >ð(
nV®ues
 - 1))

5511 (
pYD©a
[
nV®ues
 - 1]);

5513 if(
šdex
 < 0)

5515 (
pYD©a
[0]);

5521 
äaù
 = (
x
 & 0x000FFFFF);

5524 
y0
 = 
pYD©a
[
šdex
];

5525 
y1
 = 
pYD©a
[
šdex
 + 1u];

5528 
y
 = ((
q63_t
è
y0
 * (0xFFFFF - 
äaù
));

5531 
y
 +ð((
q63_t
è
y1
 * (
äaù
));

5534  (
y
 >> 20);

5554 
__INLINE
 
q7_t
 
¬m_lš—r_š‹½_q7
(q7_ˆ*
pYD©a
, 
q31_t
 
x
, 
ušt32_t
 
nV®ues
)

5556 
q31_t
 
y
;

5557 
q7_t
 
y0
, 
y1
;

5558 
q31_t
 
äaù
;

5559 
št32_t
 
šdex
;

5564 
šdex
 = ((
x
 & 0xFFF00000) >> 20u);

5567 if(
šdex
 >ð(
nV®ues
 - 1))

5569 (
pYD©a
[
nV®ues
 - 1]);

5571 if(
šdex
 < 0)

5573 (
pYD©a
[0]);

5580 
äaù
 = (
x
 & 0x000FFFFF);

5583 
y0
 = 
pYD©a
[
šdex
];

5584 
y1
 = 
pYD©a
[
šdex
 + 1u];

5587 
y
 = ((
y0
 * (0xFFFFF - 
äaù
)));

5590 
y
 +ð(
y1
 * 
äaù
);

5593  (
y
 >> 20u);

5608 
æßt32_t
 
¬m_sš_f32
(

5609 
æßt32_t
 
x
);

5617 
q31_t
 
¬m_sš_q31
(

5618 
q31_t
 
x
);

5626 
q15_t
 
¬m_sš_q15
(

5627 
q15_t
 
x
);

5635 
æßt32_t
 
¬m_cos_f32
(

5636 
æßt32_t
 
x
);

5644 
q31_t
 
¬m_cos_q31
(

5645 
q31_t
 
x
);

5653 
q15_t
 
¬m_cos_q15
(

5654 
q15_t
 
x
);

5696 
__INLINE
 
¬m_¡©us
 
¬m_sq¹_f32
(

5697 
æßt32_t
 
š
, flßt32_ˆ*
pOut
)

5699 if(
š
 > 0)

5703 #ià(
__FPU_USED
 =ð1è&& 
defšed
 ( 
__CC_ARM
 )

5704 *
pOut
 = 
__sq¹f
(
š
);

5706 *
pOut
 = 
sq¹f
(
š
);

5709  (
ARM_MATH_SUCCESS
);

5713 *
pOut
 = 0.0f;

5714  (
ARM_MATH_ARGUMENT_ERROR
);

5727 
¬m_¡©us
 
¬m_sq¹_q31
(

5728 
q31_t
 
š
, q31_ˆ*
pOut
);

5737 
¬m_¡©us
 
¬m_sq¹_q15
(

5738 
q15_t
 
š
, q15_ˆ*
pOut
);

5753 
__INLINE
 
¬m_cœcuÏrWr™e_f32
(

5754 
št32_t
 * 
cœcBufãr
,

5755 
št32_t
 
L
,

5756 
ušt16_t
 * 
wr™eOff£t
,

5757 
št32_t
 
bufãrInc
,

5758 cÚ¡ 
št32_t
 * 
¤c
,

5759 
št32_t
 
¤cInc
,

5760 
ušt32_t
 
blockSize
)

5762 
ušt32_t
 
i
 = 0u;

5763 
št32_t
 
wOff£t
;

5767 
wOff£t
 = *
wr™eOff£t
;

5770 
i
 = 
blockSize
;

5772 
i
 > 0u)

5775 
cœcBufãr
[
wOff£t
] = *
¤c
;

5778 
¤c
 +ð
¤cInc
;

5781 
wOff£t
 +ð
bufãrInc
;

5782 if(
wOff£t
 >ð
L
)

5783 
wOff£t
 -ð
L
;

5786 
i
--;

5790 *
wr™eOff£t
 = 
wOff£t
;

5798 
__INLINE
 
¬m_cœcuÏrR—d_f32
(

5799 
št32_t
 * 
cœcBufãr
,

5800 
št32_t
 
L
,

5801 
št32_t
 * 
»adOff£t
,

5802 
št32_t
 
bufãrInc
,

5803 
št32_t
 * 
d¡
,

5804 
št32_t
 * 
d¡_ba£
,

5805 
št32_t
 
d¡_Ëngth
,

5806 
št32_t
 
d¡Inc
,

5807 
ušt32_t
 
blockSize
)

5809 
ušt32_t
 
i
 = 0u;

5810 
št32_t
 
rOff£t
, 
d¡_’d
;

5814 
rOff£t
 = *
»adOff£t
;

5815 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

5818 
i
 = 
blockSize
;

5820 
i
 > 0u)

5823 *
d¡
 = 
cœcBufãr
[
rOff£t
];

5826 
d¡
 +ð
d¡Inc
;

5828 if(
d¡
 =ð(
št32_t
 *è
d¡_’d
)

5830 
d¡
 = 
d¡_ba£
;

5834 
rOff£t
 +ð
bufãrInc
;

5836 if(
rOff£t
 >ð
L
)

5838 
rOff£t
 -ð
L
;

5842 
i
--;

5846 *
»adOff£t
 = 
rOff£t
;

5853 
__INLINE
 
¬m_cœcuÏrWr™e_q15
(

5854 
q15_t
 * 
cœcBufãr
,

5855 
št32_t
 
L
,

5856 
ušt16_t
 * 
wr™eOff£t
,

5857 
št32_t
 
bufãrInc
,

5858 cÚ¡ 
q15_t
 * 
¤c
,

5859 
št32_t
 
¤cInc
,

5860 
ušt32_t
 
blockSize
)

5862 
ušt32_t
 
i
 = 0u;

5863 
št32_t
 
wOff£t
;

5867 
wOff£t
 = *
wr™eOff£t
;

5870 
i
 = 
blockSize
;

5872 
i
 > 0u)

5875 
cœcBufãr
[
wOff£t
] = *
¤c
;

5878 
¤c
 +ð
¤cInc
;

5881 
wOff£t
 +ð
bufãrInc
;

5882 if(
wOff£t
 >ð
L
)

5883 
wOff£t
 -ð
L
;

5886 
i
--;

5890 *
wr™eOff£t
 = 
wOff£t
;

5898 
__INLINE
 
¬m_cœcuÏrR—d_q15
(

5899 
q15_t
 * 
cœcBufãr
,

5900 
št32_t
 
L
,

5901 
št32_t
 * 
»adOff£t
,

5902 
št32_t
 
bufãrInc
,

5903 
q15_t
 * 
d¡
,

5904 
q15_t
 * 
d¡_ba£
,

5905 
št32_t
 
d¡_Ëngth
,

5906 
št32_t
 
d¡Inc
,

5907 
ušt32_t
 
blockSize
)

5909 
ušt32_t
 
i
 = 0;

5910 
št32_t
 
rOff£t
, 
d¡_’d
;

5914 
rOff£t
 = *
»adOff£t
;

5916 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

5919 
i
 = 
blockSize
;

5921 
i
 > 0u)

5924 *
d¡
 = 
cœcBufãr
[
rOff£t
];

5927 
d¡
 +ð
d¡Inc
;

5929 if(
d¡
 =ð(
q15_t
 *è
d¡_’d
)

5931 
d¡
 = 
d¡_ba£
;

5935 
rOff£t
 +ð
bufãrInc
;

5937 if(
rOff£t
 >ð
L
)

5939 
rOff£t
 -ð
L
;

5943 
i
--;

5947 *
»adOff£t
 = 
rOff£t
;

5955 
__INLINE
 
¬m_cœcuÏrWr™e_q7
(

5956 
q7_t
 * 
cœcBufãr
,

5957 
št32_t
 
L
,

5958 
ušt16_t
 * 
wr™eOff£t
,

5959 
št32_t
 
bufãrInc
,

5960 cÚ¡ 
q7_t
 * 
¤c
,

5961 
št32_t
 
¤cInc
,

5962 
ušt32_t
 
blockSize
)

5964 
ušt32_t
 
i
 = 0u;

5965 
št32_t
 
wOff£t
;

5969 
wOff£t
 = *
wr™eOff£t
;

5972 
i
 = 
blockSize
;

5974 
i
 > 0u)

5977 
cœcBufãr
[
wOff£t
] = *
¤c
;

5980 
¤c
 +ð
¤cInc
;

5983 
wOff£t
 +ð
bufãrInc
;

5984 if(
wOff£t
 >ð
L
)

5985 
wOff£t
 -ð
L
;

5988 
i
--;

5992 *
wr™eOff£t
 = 
wOff£t
;

6000 
__INLINE
 
¬m_cœcuÏrR—d_q7
(

6001 
q7_t
 * 
cœcBufãr
,

6002 
št32_t
 
L
,

6003 
št32_t
 * 
»adOff£t
,

6004 
št32_t
 
bufãrInc
,

6005 
q7_t
 * 
d¡
,

6006 
q7_t
 * 
d¡_ba£
,

6007 
št32_t
 
d¡_Ëngth
,

6008 
št32_t
 
d¡Inc
,

6009 
ušt32_t
 
blockSize
)

6011 
ušt32_t
 
i
 = 0;

6012 
št32_t
 
rOff£t
, 
d¡_’d
;

6016 
rOff£t
 = *
»adOff£t
;

6018 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

6021 
i
 = 
blockSize
;

6023 
i
 > 0u)

6026 *
d¡
 = 
cœcBufãr
[
rOff£t
];

6029 
d¡
 +ð
d¡Inc
;

6031 if(
d¡
 =ð(
q7_t
 *è
d¡_’d
)

6033 
d¡
 = 
d¡_ba£
;

6037 
rOff£t
 +ð
bufãrInc
;

6039 if(
rOff£t
 >ð
L
)

6041 
rOff£t
 -ð
L
;

6045 
i
--;

6049 *
»adOff£t
 = 
rOff£t
;

6061 
¬m_pow”_q31
(

6062 
q31_t
 * 
pSrc
,

6063 
ušt32_t
 
blockSize
,

6064 
q63_t
 * 
pResuÉ
);

6074 
¬m_pow”_f32
(

6075 
æßt32_t
 * 
pSrc
,

6076 
ušt32_t
 
blockSize
,

6077 
æßt32_t
 * 
pResuÉ
);

6087 
¬m_pow”_q15
(

6088 
q15_t
 * 
pSrc
,

6089 
ušt32_t
 
blockSize
,

6090 
q63_t
 * 
pResuÉ
);

6100 
¬m_pow”_q7
(

6101 
q7_t
 * 
pSrc
,

6102 
ušt32_t
 
blockSize
,

6103 
q31_t
 * 
pResuÉ
);

6113 
¬m_m—n_q7
(

6114 
q7_t
 * 
pSrc
,

6115 
ušt32_t
 
blockSize
,

6116 
q7_t
 * 
pResuÉ
);

6125 
¬m_m—n_q15
(

6126 
q15_t
 * 
pSrc
,

6127 
ušt32_t
 
blockSize
,

6128 
q15_t
 * 
pResuÉ
);

6137 
¬m_m—n_q31
(

6138 
q31_t
 * 
pSrc
,

6139 
ušt32_t
 
blockSize
,

6140 
q31_t
 * 
pResuÉ
);

6149 
¬m_m—n_f32
(

6150 
æßt32_t
 * 
pSrc
,

6151 
ušt32_t
 
blockSize
,

6152 
æßt32_t
 * 
pResuÉ
);

6162 
¬m_v¬_f32
(

6163 
æßt32_t
 * 
pSrc
,

6164 
ušt32_t
 
blockSize
,

6165 
æßt32_t
 * 
pResuÉ
);

6175 
¬m_v¬_q31
(

6176 
q31_t
 * 
pSrc
,

6177 
ušt32_t
 
blockSize
,

6178 
q63_t
 * 
pResuÉ
);

6188 
¬m_v¬_q15
(

6189 
q15_t
 * 
pSrc
,

6190 
ušt32_t
 
blockSize
,

6191 
q31_t
 * 
pResuÉ
);

6201 
¬m_rms_f32
(

6202 
æßt32_t
 * 
pSrc
,

6203 
ušt32_t
 
blockSize
,

6204 
æßt32_t
 * 
pResuÉ
);

6214 
¬m_rms_q31
(

6215 
q31_t
 * 
pSrc
,

6216 
ušt32_t
 
blockSize
,

6217 
q31_t
 * 
pResuÉ
);

6227 
¬m_rms_q15
(

6228 
q15_t
 * 
pSrc
,

6229 
ušt32_t
 
blockSize
,

6230 
q15_t
 * 
pResuÉ
);

6240 
¬m_¡d_f32
(

6241 
æßt32_t
 * 
pSrc
,

6242 
ušt32_t
 
blockSize
,

6243 
æßt32_t
 * 
pResuÉ
);

6253 
¬m_¡d_q31
(

6254 
q31_t
 * 
pSrc
,

6255 
ušt32_t
 
blockSize
,

6256 
q31_t
 * 
pResuÉ
);

6266 
¬m_¡d_q15
(

6267 
q15_t
 * 
pSrc
,

6268 
ušt32_t
 
blockSize
,

6269 
q15_t
 * 
pResuÉ
);

6279 
¬m_cm¶x_mag_f32
(

6280 
æßt32_t
 * 
pSrc
,

6281 
æßt32_t
 * 
pD¡
,

6282 
ušt32_t
 
numSam¶es
);

6292 
¬m_cm¶x_mag_q31
(

6293 
q31_t
 * 
pSrc
,

6294 
q31_t
 * 
pD¡
,

6295 
ušt32_t
 
numSam¶es
);

6305 
¬m_cm¶x_mag_q15
(

6306 
q15_t
 * 
pSrc
,

6307 
q15_t
 * 
pD¡
,

6308 
ušt32_t
 
numSam¶es
);

6320 
¬m_cm¶x_dÙ_´od_q15
(

6321 
q15_t
 * 
pSrcA
,

6322 
q15_t
 * 
pSrcB
,

6323 
ušt32_t
 
numSam¶es
,

6324 
q31_t
 * 
»®ResuÉ
,

6325 
q31_t
 * 
imagResuÉ
);

6337 
¬m_cm¶x_dÙ_´od_q31
(

6338 
q31_t
 * 
pSrcA
,

6339 
q31_t
 * 
pSrcB
,

6340 
ušt32_t
 
numSam¶es
,

6341 
q63_t
 * 
»®ResuÉ
,

6342 
q63_t
 * 
imagResuÉ
);

6354 
¬m_cm¶x_dÙ_´od_f32
(

6355 
æßt32_t
 * 
pSrcA
,

6356 
æßt32_t
 * 
pSrcB
,

6357 
ušt32_t
 
numSam¶es
,

6358 
æßt32_t
 * 
»®ResuÉ
,

6359 
æßt32_t
 * 
imagResuÉ
);

6370 
¬m_cm¶x_muÉ_»®_q15
(

6371 
q15_t
 * 
pSrcCm¶x
,

6372 
q15_t
 * 
pSrcR—l
,

6373 
q15_t
 * 
pCm¶xD¡
,

6374 
ušt32_t
 
numSam¶es
);

6385 
¬m_cm¶x_muÉ_»®_q31
(

6386 
q31_t
 * 
pSrcCm¶x
,

6387 
q31_t
 * 
pSrcR—l
,

6388 
q31_t
 * 
pCm¶xD¡
,

6389 
ušt32_t
 
numSam¶es
);

6400 
¬m_cm¶x_muÉ_»®_f32
(

6401 
æßt32_t
 * 
pSrcCm¶x
,

6402 
æßt32_t
 * 
pSrcR—l
,

6403 
æßt32_t
 * 
pCm¶xD¡
,

6404 
ušt32_t
 
numSam¶es
);

6415 
¬m_mš_q7
(

6416 
q7_t
 * 
pSrc
,

6417 
ušt32_t
 
blockSize
,

6418 
q7_t
 * 
»suÉ
,

6419 
ušt32_t
 * 
šdex
);

6430 
¬m_mš_q15
(

6431 
q15_t
 * 
pSrc
,

6432 
ušt32_t
 
blockSize
,

6433 
q15_t
 * 
pResuÉ
,

6434 
ušt32_t
 * 
pIndex
);

6444 
¬m_mš_q31
(

6445 
q31_t
 * 
pSrc
,

6446 
ušt32_t
 
blockSize
,

6447 
q31_t
 * 
pResuÉ
,

6448 
ušt32_t
 * 
pIndex
);

6459 
¬m_mš_f32
(

6460 
æßt32_t
 * 
pSrc
,

6461 
ušt32_t
 
blockSize
,

6462 
æßt32_t
 * 
pResuÉ
,

6463 
ušt32_t
 * 
pIndex
);

6474 
¬m_max_q7
(

6475 
q7_t
 * 
pSrc
,

6476 
ušt32_t
 
blockSize
,

6477 
q7_t
 * 
pResuÉ
,

6478 
ušt32_t
 * 
pIndex
);

6489 
¬m_max_q15
(

6490 
q15_t
 * 
pSrc
,

6491 
ušt32_t
 
blockSize
,

6492 
q15_t
 * 
pResuÉ
,

6493 
ušt32_t
 * 
pIndex
);

6504 
¬m_max_q31
(

6505 
q31_t
 * 
pSrc
,

6506 
ušt32_t
 
blockSize
,

6507 
q31_t
 * 
pResuÉ
,

6508 
ušt32_t
 * 
pIndex
);

6519 
¬m_max_f32
(

6520 
æßt32_t
 * 
pSrc
,

6521 
ušt32_t
 
blockSize
,

6522 
æßt32_t
 * 
pResuÉ
,

6523 
ušt32_t
 * 
pIndex
);

6534 
¬m_cm¶x_muÉ_cm¶x_q15
(

6535 
q15_t
 * 
pSrcA
,

6536 
q15_t
 * 
pSrcB
,

6537 
q15_t
 * 
pD¡
,

6538 
ušt32_t
 
numSam¶es
);

6549 
¬m_cm¶x_muÉ_cm¶x_q31
(

6550 
q31_t
 * 
pSrcA
,

6551 
q31_t
 * 
pSrcB
,

6552 
q31_t
 * 
pD¡
,

6553 
ušt32_t
 
numSam¶es
);

6564 
¬m_cm¶x_muÉ_cm¶x_f32
(

6565 
æßt32_t
 * 
pSrcA
,

6566 
æßt32_t
 * 
pSrcB
,

6567 
æßt32_t
 * 
pD¡
,

6568 
ušt32_t
 
numSam¶es
);

6577 
¬m_æßt_to_q31
(

6578 
æßt32_t
 * 
pSrc
,

6579 
q31_t
 * 
pD¡
,

6580 
ušt32_t
 
blockSize
);

6589 
¬m_æßt_to_q15
(

6590 
æßt32_t
 * 
pSrc
,

6591 
q15_t
 * 
pD¡
,

6592 
ušt32_t
 
blockSize
);

6601 
¬m_æßt_to_q7
(

6602 
æßt32_t
 * 
pSrc
,

6603 
q7_t
 * 
pD¡
,

6604 
ušt32_t
 
blockSize
);

6614 
¬m_q31_to_q15
(

6615 
q31_t
 * 
pSrc
,

6616 
q15_t
 * 
pD¡
,

6617 
ušt32_t
 
blockSize
);

6626 
¬m_q31_to_q7
(

6627 
q31_t
 * 
pSrc
,

6628 
q7_t
 * 
pD¡
,

6629 
ušt32_t
 
blockSize
);

6638 
¬m_q15_to_æßt
(

6639 
q15_t
 * 
pSrc
,

6640 
æßt32_t
 * 
pD¡
,

6641 
ušt32_t
 
blockSize
);

6651 
¬m_q15_to_q31
(

6652 
q15_t
 * 
pSrc
,

6653 
q31_t
 * 
pD¡
,

6654 
ušt32_t
 
blockSize
);

6664 
¬m_q15_to_q7
(

6665 
q15_t
 * 
pSrc
,

6666 
q7_t
 * 
pD¡
,

6667 
ušt32_t
 
blockSize
);

6741 
__INLINE
 
æßt32_t
 
¬m_bžš—r_š‹½_f32
(

6742 cÚ¡ 
¬m_bžš—r_š‹½_š¡ªû_f32
 * 
S
,

6743 
æßt32_t
 
X
,

6744 
æßt32_t
 
Y
)

6746 
æßt32_t
 
out
;

6747 
æßt32_t
 
f00
, 
f01
, 
f10
, 
f11
;

6748 
æßt32_t
 *
pD©a
 = 
S
->pData;

6749 
št32_t
 
xIndex
, 
yIndex
, 
šdex
;

6750 
æßt32_t
 
xdiff
, 
ydiff
;

6751 
æßt32_t
 
b1
, 
b2
, 
b3
, 
b4
;

6753 
xIndex
 = (
št32_t
è
X
;

6754 
yIndex
 = (
št32_t
è
Y
;

6758 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
-1è|| 
yIndex
 < 0 || yIndex > ( S->
numCÞs
-1))

6764 
šdex
 = (
xIndex
 - 1è+ (
yIndex
-1è* 
S
->
numCÞs
 ;

6768 
f00
 = 
pD©a
[
šdex
];

6769 
f01
 = 
pD©a
[
šdex
 + 1];

6772 
šdex
 = (
xIndex
-1è+ (
yIndex
è* 
S
->
numCÞs
;

6776 
f10
 = 
pD©a
[
šdex
];

6777 
f11
 = 
pD©a
[
šdex
 + 1];

6780 
b1
 = 
f00
;

6781 
b2
 = 
f01
 - 
f00
;

6782 
b3
 = 
f10
 - 
f00
;

6783 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

6786 
xdiff
 = 
X
 - 
xIndex
;

6789 
ydiff
 = 
Y
 - 
yIndex
;

6792 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

6795  (
out
);

6808 
__INLINE
 
q31_t
 
¬m_bžš—r_š‹½_q31
(

6809 
¬m_bžš—r_š‹½_š¡ªû_q31
 * 
S
,

6810 
q31_t
 
X
,

6811 
q31_t
 
Y
)

6813 
q31_t
 
out
;

6814 
q31_t
 
acc
 = 0;

6815 
q31_t
 
xäaù
, 
yäaù
;

6816 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

6817 
št32_t
 
rI
, 
cI
;

6818 
q31_t
 *
pYD©a
 = 
S
->
pD©a
;

6819 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6825 
rI
 = ((
X
 & 0xFFF00000) >> 20u);

6830 
cI
 = ((
Y
 & 0xFFF00000) >> 20u);

6834 if(
rI
 < 0 ||„I > (
S
->
numRows
-1è|| 
cI
 < 0 || cI > ( S->
numCÞs
-1))

6841 
xäaù
 = (
X
 & 0x000FFFFF) << 11u;

6844 
x1
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
)];

6845 
x2
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
) + 1u];

6849 
yäaù
 = (
Y
 & 0x000FFFFF) << 11u;

6852 
y1
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
 + 1)];

6853 
y2
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
 + 1) + 1u];

6856 
out
 = ((
q31_t
è(((
q63_t
è
x1
 * (0x7FFFFFFF - 
xäaù
)) >> 32));

6857 
acc
 = ((
q31_t
è(((
q63_t
è
out
 * (0x7FFFFFFF - 
yäaù
)) >> 32));

6860 
out
 = ((
q31_t
è((
q63_t
è
x2
 * (0x7FFFFFFF - 
yäaù
) >> 32));

6861 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
xäaù
) >> 32));

6864 
out
 = ((
q31_t
è((
q63_t
è
y1
 * (0x7FFFFFFF - 
xäaù
) >> 32));

6865 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
yäaù
) >> 32));

6868 
out
 = ((
q31_t
è((
q63_t
è
y2
 * (
xäaù
) >> 32));

6869 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
yäaù
) >> 32));

6872  (
acc
 << 2u);

6884 
__INLINE
 
q15_t
 
¬m_bžš—r_š‹½_q15
(

6885 
¬m_bžš—r_š‹½_š¡ªû_q15
 * 
S
,

6886 
q31_t
 
X
,

6887 
q31_t
 
Y
)

6889 
q63_t
 
acc
 = 0;

6890 
q31_t
 
out
;

6891 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

6892 
q31_t
 
xäaù
, 
yäaù
;

6893 
št32_t
 
rI
, 
cI
;

6894 
q15_t
 *
pYD©a
 = 
S
->
pD©a
;

6895 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6900 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6905 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6909 if(
rI
 < 0 ||„I > (
S
->
numRows
-1è|| 
cI
 < 0 || cI > ( S->
numCÞs
-1))

6916 
xäaù
 = (
X
 & 0x000FFFFF);

6919 
x1
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
)];

6920 
x2
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
) + 1u];

6925 
yäaù
 = (
Y
 & 0x000FFFFF);

6928 
y1
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
 + 1)];

6929 
y2
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
 + 1) + 1u];

6935 
out
 = (
q31_t
è(((
q63_t
è
x1
 * (0xFFFFF - 
xäaù
)) >> 4u);

6936 
acc
 = ((
q63_t
è
out
 * (0xFFFFF - 
yäaù
));

6939 
out
 = (
q31_t
è(((
q63_t
è
x2
 * (0xFFFFF - 
yäaù
)) >> 4u);

6940 
acc
 +ð((
q63_t
è
out
 * (
xäaù
));

6943 
out
 = (
q31_t
è(((
q63_t
è
y1
 * (0xFFFFF - 
xäaù
)) >> 4u);

6944 
acc
 +ð((
q63_t
è
out
 * (
yäaù
));

6947 
out
 = (
q31_t
è(((
q63_t
è
y2
 * (
xäaù
)) >> 4u);

6948 
acc
 +ð((
q63_t
è
out
 * (
yäaù
));

6952  (
acc
 >> 36);

6964 
__INLINE
 
q7_t
 
¬m_bžš—r_š‹½_q7
(

6965 
¬m_bžš—r_š‹½_š¡ªû_q7
 * 
S
,

6966 
q31_t
 
X
,

6967 
q31_t
 
Y
)

6969 
q63_t
 
acc
 = 0;

6970 
q31_t
 
out
;

6971 
q31_t
 
xäaù
, 
yäaù
;

6972 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

6973 
št32_t
 
rI
, 
cI
;

6974 
q7_t
 *
pYD©a
 = 
S
->
pD©a
;

6975 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6980 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6985 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6989 if(
rI
 < 0 ||„I > (
S
->
numRows
-1è|| 
cI
 < 0 || cI > ( S->
numCÞs
-1))

6996 
xäaù
 = (
X
 & 0x000FFFFF);

6999 
x1
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
)];

7000 
x2
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
) + 1u];

7005 
yäaù
 = (
Y
 & 0x000FFFFF);

7008 
y1
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
 + 1)];

7009 
y2
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
 + 1) + 1u];

7012 
out
 = ((
x1
 * (0xFFFFF - 
xäaù
)));

7013 
acc
 = (((
q63_t
è
out
 * (0xFFFFF - 
yäaù
)));

7016 
out
 = ((
x2
 * (0xFFFFF - 
yäaù
)));

7017 
acc
 +ð(((
q63_t
è
out
 * (
xäaù
)));

7020 
out
 = ((
y1
 * (0xFFFFF - 
xäaù
)));

7021 
acc
 +ð(((
q63_t
è
out
 * (
yäaù
)));

7024 
out
 = ((
y2
 * (
yäaù
)));

7025 
acc
 +ð(((
q63_t
è
out
 * (
xäaù
)));

7028  (
acc
 >> 40);

7041 #ifdef 
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\cmsis\core_cm4.h

23 #ià
defšed
 ( 
__ICCARM__
 )

24 #´agm¨
sy¡em_šþude


27 #ifdeà
__ýlu¥lus


31 #iâdeà
__CORE_CM4_H_GENERIC


32 
	#__CORE_CM4_H_GENERIC


	)

76 
	#__CM4_CMSIS_VERSION_MAIN
 (0x02è

	)

77 
	#__CM4_CMSIS_VERSION_SUB
 (0x10è

	)

78 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16è| 
__CM4_CMSIS_VERSION_SUB
è

	)

80 
	#__CORTEX_M
 (0x04è

	)

83 #ià 
defšed
 ( 
__CC_ARM
 )

84 
	#__ASM
 
__asm


	)

85 
	#__INLINE
 
__šlše


	)

87 #–ià
defšed
 ( 
__ICCARM__
 )

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
šlše


	)

91 #–ià
defšed
 ( 
__GNUC__
 )

92 
	#__ASM
 
__asm


	)

93 
	#__INLINE
 
šlše


	)

95 #–ià
defšed
 ( 
__TASKING__
 )

96 
	#__ASM
 
__asm


	)

97 
	#__INLINE
 
šlše


	)

102 #ià
defšed
 ( 
__CC_ARM
 )

103 #ià
defšed
 
__TARGET_FPU_VFP


104 #ià(
__FPU_PRESENT
 == 1)

105 
	#__FPU_USED
 1

	)

108 
	#__FPU_USED
 0

	)

111 
	#__FPU_USED
 0

	)

114 #–ià
defšed
 ( 
__ICCARM__
 )

115 #ià
defšed
 
__ARMVFP__


116 #ià(
__FPU_PRESENT
 == 1)

117 
	#__FPU_USED
 1

	)

120 
	#__FPU_USED
 0

	)

123 
	#__FPU_USED
 0

	)

126 #–ià
defšed
 ( 
__GNUC__
 )

127 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

128 #ià(
__FPU_PRESENT
 == 1)

129 
	#__FPU_USED
 1

	)

132 
	#__FPU_USED
 0

	)

135 
	#__FPU_USED
 0

	)

138 #–ià
defšed
 ( 
__TASKING__
 )

140 
	#__FPU_USED
 0

	)

143 
	~<¡dšt.h
>

144 
	~<cÜe_cmIn¡r.h
>

145 
	~<cÜe_cmFunc.h
>

146 
	~<cÜe_cm4_simd.h
>

150 #iâdeà
__CMSIS_GENERIC


152 #iâdeà
__CORE_CM4_H_DEPENDANT


153 
	#__CORE_CM4_H_DEPENDANT


	)

156 #ià
defšed
 
__CHECK_DEVICE_DEFINES


157 #iâdeà
__CM4_REV


158 
	#__CM4_REV
 0x0000

	)

162 #iâdeà
__FPU_PRESENT


163 
	#__FPU_PRESENT
 0

	)

167 #iâdeà
__MPU_PRESENT


168 
	#__MPU_PRESENT
 0

	)

172 #iâdeà
__NVIC_PRIO_BITS


173 
	#__NVIC_PRIO_BITS
 4

	)

177 #iâdeà
__V’dÜ_SysTickCÚfig


178 
	#__V’dÜ_SysTickCÚfig
 0

	)

184 #ifdeà
__ýlu¥lus


185 
	#__I
 vÞ©ž

	)

187 
	#__I
 vÞ©žcÚ¡

	)

189 
	#__O
 vÞ©ž

	)

190 
	#__IO
 vÞ©ž

	)

222 #ià(
__CORTEX_M
 != 0x04)

223 
ušt32_t
 
_»£rved0
:27;

225 
ušt32_t
 
_»£rved0
:16;

226 
ušt32_t
 
GE
:4;

227 
ušt32_t
 
_»£rved1
:7;

229 
ušt32_t
 
Q
:1;

230 
ušt32_t
 
V
:1;

231 
ušt32_t
 
C
:1;

232 
ušt32_t
 
Z
:1;

233 
ušt32_t
 
N
:1;

234 } 
b
;

235 
ušt32_t
 
w
;

236 } 
	tAPSR_Ty³
;

245 
ušt32_t
 
ISR
:9;

246 
ušt32_t
 
_»£rved0
:23;

247 } 
b
;

248 
ušt32_t
 
w
;

249 } 
	tIPSR_Ty³
;

258 
ušt32_t
 
ISR
:9;

259 #ià(
__CORTEX_M
 != 0x04)

260 
ušt32_t
 
_»£rved0
:15;

262 
ušt32_t
 
_»£rved0
:7;

263 
ušt32_t
 
GE
:4;

264 
ušt32_t
 
_»£rved1
:4;

266 
ušt32_t
 
T
:1;

267 
ušt32_t
 
IT
:2;

268 
ušt32_t
 
Q
:1;

269 
ušt32_t
 
V
:1;

270 
ušt32_t
 
C
:1;

271 
ušt32_t
 
Z
:1;

272 
ušt32_t
 
N
:1;

273 } 
b
;

274 
ušt32_t
 
w
;

275 } 
	txPSR_Ty³
;

284 
ušt32_t
 
nPRIV
:1;

285 
ušt32_t
 
SPSEL
:1;

286 
ušt32_t
 
FPCA
:1;

287 
ušt32_t
 
_»£rved0
:29;

288 } 
b
;

289 
ušt32_t
 
w
;

290 } 
	tCONTROL_Ty³
;

305 
__IO
 
ušt32_t
 
ISER
[8];

306 
ušt32_t
 
RESERVED0
[24];

307 
__IO
 
ušt32_t
 
ICER
[8];

308 
ušt32_t
 
RSERVED1
[24];

309 
__IO
 
ušt32_t
 
ISPR
[8];

310 
ušt32_t
 
RESERVED2
[24];

311 
__IO
 
ušt32_t
 
ICPR
[8];

312 
ušt32_t
 
RESERVED3
[24];

313 
__IO
 
ušt32_t
 
IABR
[8];

314 
ušt32_t
 
RESERVED4
[56];

315 
__IO
 
ušt8_t
 
IP
[240];

316 
ušt32_t
 
RESERVED5
[644];

317 
__O
 
ušt32_t
 
STIR
;

318 } 
	tNVIC_Ty³
;

321 
	#NVIC_STIR_INTID_Pos
 0

	)

322 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos
è

	)

337 
__I
 
ušt32_t
 
CPUID
;

338 
__IO
 
ušt32_t
 
ICSR
;

339 
__IO
 
ušt32_t
 
VTOR
;

340 
__IO
 
ušt32_t
 
AIRCR
;

341 
__IO
 
ušt32_t
 
SCR
;

342 
__IO
 
ušt32_t
 
CCR
;

343 
__IO
 
ušt8_t
 
SHP
[12];

344 
__IO
 
ušt32_t
 
SHCSR
;

345 
__IO
 
ušt32_t
 
CFSR
;

346 
__IO
 
ušt32_t
 
HFSR
;

347 
__IO
 
ušt32_t
 
DFSR
;

348 
__IO
 
ušt32_t
 
MMFAR
;

349 
__IO
 
ušt32_t
 
BFAR
;

350 
__IO
 
ušt32_t
 
AFSR
;

351 
__I
 
ušt32_t
 
PFR
[2];

352 
__I
 
ušt32_t
 
DFR
;

353 
__I
 
ušt32_t
 
ADR
;

354 
__I
 
ušt32_t
 
MMFR
[4];

355 
__I
 
ušt32_t
 
ISAR
[5];

356 
ušt32_t
 
RESERVED0
[5];

357 
__IO
 
ušt32_t
 
CPACR
;

358 } 
	tSCB_Ty³
;

361 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

362 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

364 
	#SCB_CPUID_VARIANT_Pos
 20

	)

365 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

367 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

368 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

370 
	#SCB_CPUID_PARTNO_Pos
 4

	)

371 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

373 
	#SCB_CPUID_REVISION_Pos
 0

	)

374 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos
è

	)

377 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

378 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

380 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

381 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

383 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

384 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

386 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

387 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

389 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

390 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

392 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

393 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

395 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

396 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

398 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

399 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

401 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

402 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

404 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

405 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos
è

	)

408 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

409 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

412 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

413 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

415 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

416 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

418 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

419 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

421 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

422 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

424 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

425 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

427 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

428 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

430 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

431 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos
è

	)

434 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

435 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

437 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

438 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

440 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

441 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

444 
	#SCB_CCR_STKALIGN_Pos
 9

	)

445 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

447 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

448 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

450 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

451 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

453 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

454 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

456 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

457 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

459 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

460 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos
è

	)

463 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

464 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

466 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

467 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

469 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

470 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

472 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

473 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

475 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

476 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

478 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

479 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

481 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

482 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

484 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

485 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

487 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

488 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

490 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

491 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

493 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

494 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

496 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

497 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

499 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

500 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

502 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

503 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos
è

	)

506 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

507 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

509 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

510 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

512 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

513 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos
è

	)

516 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

517 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

519 
	#SCB_HFSR_FORCED_Pos
 30

	)

520 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

522 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

523 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

526 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

527 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

529 
	#SCB_DFSR_VCATCH_Pos
 3

	)

530 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

532 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

533 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

535 
	#SCB_DFSR_BKPT_Pos
 1

	)

536 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

538 
	#SCB_DFSR_HALTED_Pos
 0

	)

539 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos
è

	)

554 
ušt32_t
 
RESERVED0
[1];

555 
__I
 
ušt32_t
 
ICTR
;

556 
__IO
 
ušt32_t
 
ACTLR
;

557 } 
	tSCnSCB_Ty³
;

560 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

561 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos
è

	)

564 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9

	)

565 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos
è

	)

567 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8

	)

568 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos
è

	)

570 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

571 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

573 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

574 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
è

	)

576 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

577 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos
è

	)

592 
__IO
 
ušt32_t
 
CTRL
;

593 
__IO
 
ušt32_t
 
LOAD
;

594 
__IO
 
ušt32_t
 
VAL
;

595 
__I
 
ušt32_t
 
CALIB
;

596 } 
	tSysTick_Ty³
;

599 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

600 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

602 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

603 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

605 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

606 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

608 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

609 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos
è

	)

612 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

613 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos
è

	)

616 
	#SysTick_VAL_CURRENT_Pos
 0

	)

617 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
è

	)

620 
	#SysTick_CALIB_NOREF_Pos
 31

	)

621 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

623 
	#SysTick_CALIB_SKEW_Pos
 30

	)

624 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

626 
	#SysTick_CALIB_TENMS_Pos
 0

	)

627 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
è

	)

642 
__O
 union

644 
__O
 
ušt8_t
 
u8
;

645 
__O
 
ušt16_t
 
u16
;

646 
__O
 
ušt32_t
 
u32
;

647 } 
PORT
 [32];

648 
ušt32_t
 
RESERVED0
[864];

649 
__IO
 
ušt32_t
 
TER
;

650 
ušt32_t
 
RESERVED1
[15];

651 
__IO
 
ušt32_t
 
TPR
;

652 
ušt32_t
 
RESERVED2
[15];

653 
__IO
 
ušt32_t
 
TCR
;

654 } 
	tITM_Ty³
;

657 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

658 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos
è

	)

661 
	#ITM_TCR_BUSY_Pos
 23

	)

662 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

664 
	#ITM_TCR_T¿ûBusID_Pos
 16

	)

665 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

667 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

668 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

670 
	#ITM_TCR_TSP»sÿË_Pos
 8

	)

671 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

673 
	#ITM_TCR_SWOENA_Pos
 4

	)

674 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

676 
	#ITM_TCR_TXENA_Pos
 3

	)

677 
	#ITM_TCR_TXENA_Msk
 (1UL << 
ITM_TCR_TXENA_Pos
è

	)

679 
	#ITM_TCR_SYNCENA_Pos
 2

	)

680 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

682 
	#ITM_TCR_TSENA_Pos
 1

	)

683 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

685 
	#ITM_TCR_ITMENA_Pos
 0

	)

686 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos
è

	)

691 #ià(
__MPU_PRESENT
 == 1)

702 
__I
 
ušt32_t
 
TYPE
;

703 
__IO
 
ušt32_t
 
CTRL
;

704 
__IO
 
ušt32_t
 
RNR
;

705 
__IO
 
ušt32_t
 
RBAR
;

706 
__IO
 
ušt32_t
 
RASR
;

707 
__IO
 
ušt32_t
 
RBAR_A1
;

708 
__IO
 
ušt32_t
 
RASR_A1
;

709 
__IO
 
ušt32_t
 
RBAR_A2
;

710 
__IO
 
ušt32_t
 
RASR_A2
;

711 
__IO
 
ušt32_t
 
RBAR_A3
;

712 
__IO
 
ušt32_t
 
RASR_A3
;

713 } 
	tMPU_Ty³
;

716 
	#MPU_TYPE_IREGION_Pos
 16

	)

717 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

719 
	#MPU_TYPE_DREGION_Pos
 8

	)

720 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

722 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

723 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos
è

	)

726 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

727 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

729 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

730 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

732 
	#MPU_CTRL_ENABLE_Pos
 0

	)

733 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos
è

	)

736 
	#MPU_RNR_REGION_Pos
 0

	)

737 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos
è

	)

740 
	#MPU_RBAR_ADDR_Pos
 5

	)

741 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

743 
	#MPU_RBAR_VALID_Pos
 4

	)

744 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

746 
	#MPU_RBAR_REGION_Pos
 0

	)

747 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos
è

	)

750 
	#MPU_RASR_ATTRS_Pos
 16

	)

751 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

753 
	#MPU_RASR_SRD_Pos
 8

	)

754 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

756 
	#MPU_RASR_SIZE_Pos
 1

	)

757 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

759 
	#MPU_RASR_ENABLE_Pos
 0

	)

760 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos
è

	)

766 #ià(
__FPU_PRESENT
 == 1)

777 
ušt32_t
 
RESERVED0
[1];

778 
__IO
 
ušt32_t
 
FPCCR
;

779 
__IO
 
ušt32_t
 
FPCAR
;

780 
__IO
 
ušt32_t
 
FPDSCR
;

781 
__I
 
ušt32_t
 
MVFR0
;

782 
__I
 
ušt32_t
 
MVFR1
;

783 } 
	tFPU_Ty³
;

786 
	#FPU_FPCCR_ASPEN_Pos
 31

	)

787 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
è

	)

789 
	#FPU_FPCCR_LSPEN_Pos
 30

	)

790 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
è

	)

792 
	#FPU_FPCCR_MONRDY_Pos
 8

	)

793 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
è

	)

795 
	#FPU_FPCCR_BFRDY_Pos
 6

	)

796 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
è

	)

798 
	#FPU_FPCCR_MMRDY_Pos
 5

	)

799 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
è

	)

801 
	#FPU_FPCCR_HFRDY_Pos
 4

	)

802 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
è

	)

804 
	#FPU_FPCCR_THREAD_Pos
 3

	)

805 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
è

	)

807 
	#FPU_FPCCR_USER_Pos
 1

	)

808 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
è

	)

810 
	#FPU_FPCCR_LSPACT_Pos
 0

	)

811 
	#FPU_FPCCR_LSPACT_Msk
 (1UL << 
FPU_FPCCR_LSPACT_Pos
è

	)

814 
	#FPU_FPCAR_ADDRESS_Pos
 3

	)

815 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
è

	)

818 
	#FPU_FPDSCR_AHP_Pos
 26

	)

819 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
è

	)

821 
	#FPU_FPDSCR_DN_Pos
 25

	)

822 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
è

	)

824 
	#FPU_FPDSCR_FZ_Pos
 24

	)

825 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
è

	)

827 
	#FPU_FPDSCR_RMode_Pos
 22

	)

828 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
è

	)

831 
	#FPU_MVFR0_FP_roundšg_modes_Pos
 28

	)

832 
	#FPU_MVFR0_FP_roundšg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundšg_modes_Pos
è

	)

834 
	#FPU_MVFR0_ShÜt_veùÜs_Pos
 24

	)

835 
	#FPU_MVFR0_ShÜt_veùÜs_Msk
 (0xFUL << 
FPU_MVFR0_ShÜt_veùÜs_Pos
è

	)

837 
	#FPU_MVFR0_Squ¬e_roÙ_Pos
 20

	)

838 
	#FPU_MVFR0_Squ¬e_roÙ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¬e_roÙ_Pos
è

	)

840 
	#FPU_MVFR0_Divide_Pos
 16

	)

841 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
è

	)

843 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Pos
 12

	)

844 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exûp_Œ­pšg_Pos
è

	)

846 
	#FPU_MVFR0_DoubË_´ecisiÚ_Pos
 8

	)

847 
	#FPU_MVFR0_DoubË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_DoubË_´ecisiÚ_Pos
è

	)

849 
	#FPU_MVFR0_SšgË_´ecisiÚ_Pos
 4

	)

850 
	#FPU_MVFR0_SšgË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_SšgË_´ecisiÚ_Pos
è

	)

852 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Pos
 0

	)

853 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Msk
 (0xFUL << 
FPU_MVFR0_A_SIMD_»gi¡”s_Pos
è

	)

856 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28

	)

857 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
è

	)

859 
	#FPU_MVFR1_FP_HPFP_Pos
 24

	)

860 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
è

	)

862 
	#FPU_MVFR1_D_NaN_mode_Pos
 4

	)

863 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
è

	)

865 
	#FPU_MVFR1_FtZ_mode_Pos
 0

	)

866 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL << 
FPU_MVFR1_FtZ_mode_Pos
è

	)

882 
__IO
 
ušt32_t
 
DHCSR
;

883 
__O
 
ušt32_t
 
DCRSR
;

884 
__IO
 
ušt32_t
 
DCRDR
;

885 
__IO
 
ušt32_t
 
DEMCR
;

886 } 
	tCÜeDebug_Ty³
;

889 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16

	)

890 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

892 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25

	)

893 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

895 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

896 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

898 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19

	)

899 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

901 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18

	)

902 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

904 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17

	)

905 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

907 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16

	)

908 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

910 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

911 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

913 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3

	)

914 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

916 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2

	)

917 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

919 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1

	)

920 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

922 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

923 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
CÜeDebug_DHCSR_C_DEBUGEN_Pos
è

	)

926 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16

	)

927 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

929 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0

	)

930 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
CÜeDebug_DCRSR_REGSEL_Pos
è

	)

933 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24

	)

934 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

936 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19

	)

937 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

939 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18

	)

940 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

942 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17

	)

943 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

945 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16

	)

946 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

948 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10

	)

949 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

951 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9

	)

952 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

954 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8

	)

955 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

957 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7

	)

958 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

960 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6

	)

961 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

963 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

964 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

966 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4

	)

967 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

969 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0

	)

970 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CORERESET_Pos
è

	)

980 
	#SCS_BASE
 (0xE000E000ULè

	)

981 
	#ITM_BASE
 (0xE0000000ULè

	)

982 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

983 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

984 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

985 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

987 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

988 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

989 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

990 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

991 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

992 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

994 #ià(
__MPU_PRESENT
 == 1)

995 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

996 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

999 #ià(
__FPU_PRESENT
 == 1)

1000 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULè

	)

1001 
	#FPU
 ((
FPU_Ty³
 *è
FPU_BASE
 )

	)

1037 
__INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1039 
ušt32_t
 
»g_v®ue
;

1040 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07);

1042 
»g_v®ue
 = 
SCB
->
AIRCR
;

1043 
»g_v®ue
 &ð~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

1044 
»g_v®ue
 = (reg_value |

1045 ((
ušt32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1046 (
PriÜ™yGroupTmp
 << 8));

1047 
SCB
->
AIRCR
 = 
»g_v®ue
;

1058 
__INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1060  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
);

1071 
__INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1074 
NVIC
->
ISER
[(
ušt32_t
)((
št32_t
)
IRQn
) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F));

1085 
__INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1087 
NVIC
->
ICER
[((
ušt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1100 
__INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1102 ((
ušt32_t
è((
NVIC
->
ISPR
[(ušt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1113 
__INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1115 
NVIC
->
ISPR
[((
ušt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1126 
__INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1128 
NVIC
->
ICPR
[((
ušt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1139 
__INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1141 ((
ušt32_t
)((
NVIC
->
IABR
[(ušt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1156 
__INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1158 if(
IRQn
 < 0)

1160 
SCB
->
SHP
[((
ušt32_t
)(
IRQn
è& 0xF)-4] = ((
´iÜ™y
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff);

1164 
NVIC
->
IP
[(
ušt32_t
)(
IRQn
)] = ((
´iÜ™y
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff);

1181 
__INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1184 if(
IRQn
 < 0)

1186 ((
ušt32_t
)(
SCB
->
SHP
[((ušt32_t)(
IRQn
è& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
)));

1190 ((
ušt32_t
)(
NVIC
->
IP
[(ušt32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
)));

1209 
__INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1211 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & 0x07);

1212 
ušt32_t
 
P»em±PriÜ™yB™s
;

1213 
ušt32_t
 
SubPriÜ™yB™s
;

1215 
P»em±PriÜ™yB™s
 = ((7 - 
PriÜ™yGroupTmp
è> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1216 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1219 ((
P»em±PriÜ™y
 & ((1 << (
P»em±PriÜ™yB™s
)è- 1)è<< 
SubPriÜ™yB™s
) |

1220 ((
SubPriÜ™y
 & ((1 << (
SubPriÜ™yB™s
 )) - 1)))

1239 
__INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* 
pP»em±PriÜ™y
, ušt32_t* 
pSubPriÜ™y
)

1241 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & 0x07);

1242 
ušt32_t
 
P»em±PriÜ™yB™s
;

1243 
ušt32_t
 
SubPriÜ™yB™s
;

1245 
P»em±PriÜ™yB™s
 = ((7 - 
PriÜ™yGroupTmp
è> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1246 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1248 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& ((1 << (
P»em±PriÜ™yB™s
)) - 1);

1249 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & ((1 << (
SubPriÜ™yB™s
 )) - 1);

1257 
__INLINE
 
NVIC_Sy¡emRe£t
()

1259 
__DSB
();

1261 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1262 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1263 
SCB_AIRCR_SYSRESETREQ_Msk
);

1264 
__DSB
();

1278 #ià(
__V’dÜ_SysTickCÚfig
 == 0)

1289 
__INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1291 ià(
ticks
 > 
SysTick_LOAD_RELOAD_Msk
)  (1);

1293 
SysTick
->
LOAD
 = (
ticks
 & 
SysTick_LOAD_RELOAD_Msk
) - 1;

1294 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1295 
SysTick
->
VAL
 = 0;

1296 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1297 
SysTick_CTRL_TICKINT_Msk
 |

1298 
SysTick_CTRL_ENABLE_Msk
;

1314 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1315 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1327 
__INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1329 ià((
	gCÜeDebug
->
	gDEMCR
 & 
	gCÜeDebug_DEMCR_TRCENA_Msk
) &&

1330 (
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) &&

1331 (
	gITM
->
	gTER
 & (1UL << 0) ) )

1333 
	gITM
->
	gPORT
[0].
	gu32
 == 0);

1334 
	gITM
->
	gPORT
[0].
	gu8
 = (
ušt8_t
è
ch
;

1336  (
	gch
);

1349 
__INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

1351 
št32_t
 
	gch
 = -1;

1353 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

1355 
ch
 = 
ITM_RxBufãr
;

1356 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1359  (
	gch
);

1371 
__INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

1374 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

1390 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\inc\STM32F~1.H

47 #iâdeà
__STM32F4xx_H


48 
	#__STM32F4xx_H


	)

50 #ifdeà
__ýlu¥lus


62 #ià!
defšed
 (
STM32F4XX
)

63 
	#STM32F4XX


	)

70 #ià!
defšed
 (
STM32F4XX
)

74 #ià!
defšed
 (
USE_STDPERIPH_DRIVER
)

91 #ià!
defšed
 (
HSE_VALUE
)

92 
	#HSE_VALUE
 ((
ušt32_t
)25000000è

	)

99 #ià!
defšed
 (
HSE_STARTUP_TIMEOUT
)

100 
	#HSE_STARTUP_TIMEOUT
 ((
ušt16_t
)0x0600è

	)

103 #ià!
defšed
 (
HSI_VALUE
)

104 
	#HSI_VALUE
 ((
ušt32_t
)16000000è

	)

110 
	#__STM32F4XX_STDPERIPH_VERSION_MAIN
 (0x01è

	)

111 
	#__STM32F4XX_STDPERIPH_VERSION_SUB1
 (0x00è

	)

112 
	#__STM32F4XX_STDPERIPH_VERSION_SUB2
 (0x00è

	)

113 
	#__STM32F4XX_STDPERIPH_VERSION_RC
 (0x00è

	)

114 
	#__STM32F4XX_STDPERIPH_VERSION
 ((
__STM32F4XX_STDPERIPH_VERSION_MAIN
 << 24)\

115 |(
__STM32F4XX_STDPERIPH_VERSION_SUB1
 << 16)\

116 |(
__STM32F4XX_STDPERIPH_VERSION_SUB2
 << 8)\

117 |(
__STM32F4XX_STDPERIPH_VERSION_RC
))

	)

130 
	#__CM4_REV
 0x0001

	)

131 
	#__MPU_PRESENT
 1

	)

132 
	#__NVIC_PRIO_BITS
 4

	)

133 
	#__V’dÜ_SysTickCÚfig
 0

	)

134 
	#__FPU_PRESENT
 1

	)

140 
	eIRQn


143 
NÚMaskabËIÁ_IRQn
 = -14,

144 
MemÜyMªagem’t_IRQn
 = -12,

145 
BusFauÉ_IRQn
 = -11,

146 
U§geFauÉ_IRQn
 = -10,

147 
SVC®l_IRQn
 = -5,

148 
DebugMÚ™Ü_IRQn
 = -4,

149 
P’dSV_IRQn
 = -2,

150 
SysTick_IRQn
 = -1,

152 
WWDG_IRQn
 = 0,

153 
PVD_IRQn
 = 1,

154 
TAMP_STAMP_IRQn
 = 2,

155 
RTC_WKUP_IRQn
 = 3,

156 
FLASH_IRQn
 = 4,

157 
RCC_IRQn
 = 5,

158 
EXTI0_IRQn
 = 6,

159 
EXTI1_IRQn
 = 7,

160 
EXTI2_IRQn
 = 8,

161 
EXTI3_IRQn
 = 9,

162 
EXTI4_IRQn
 = 10,

163 
DMA1_SŒ—m0_IRQn
 = 11,

164 
DMA1_SŒ—m1_IRQn
 = 12,

165 
DMA1_SŒ—m2_IRQn
 = 13,

166 
DMA1_SŒ—m3_IRQn
 = 14,

167 
DMA1_SŒ—m4_IRQn
 = 15,

168 
DMA1_SŒ—m5_IRQn
 = 16,

169 
DMA1_SŒ—m6_IRQn
 = 17,

170 
ADC_IRQn
 = 18,

171 
CAN1_TX_IRQn
 = 19,

172 
CAN1_RX0_IRQn
 = 20,

173 
CAN1_RX1_IRQn
 = 21,

174 
CAN1_SCE_IRQn
 = 22,

175 
EXTI9_5_IRQn
 = 23,

176 
TIM1_BRK_TIM9_IRQn
 = 24,

177 
TIM1_UP_TIM10_IRQn
 = 25,

178 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

179 
TIM1_CC_IRQn
 = 27,

180 
TIM2_IRQn
 = 28,

181 
TIM3_IRQn
 = 29,

182 
TIM4_IRQn
 = 30,

183 
I2C1_EV_IRQn
 = 31,

184 
I2C1_ER_IRQn
 = 32,

185 
I2C2_EV_IRQn
 = 33,

186 
I2C2_ER_IRQn
 = 34,

187 
SPI1_IRQn
 = 35,

188 
SPI2_IRQn
 = 36,

189 
USART1_IRQn
 = 37,

190 
USART2_IRQn
 = 38,

191 
USART3_IRQn
 = 39,

192 
EXTI15_10_IRQn
 = 40,

193 
RTC_AÏrm_IRQn
 = 41,

194 
OTG_FS_WKUP_IRQn
 = 42,

195 
TIM8_BRK_TIM12_IRQn
 = 43,

196 
TIM8_UP_TIM13_IRQn
 = 44,

197 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

198 
TIM8_CC_IRQn
 = 46,

199 
DMA1_SŒ—m7_IRQn
 = 47,

200 
FSMC_IRQn
 = 48,

201 
SDIO_IRQn
 = 49,

202 
TIM5_IRQn
 = 50,

203 
SPI3_IRQn
 = 51,

204 
UART4_IRQn
 = 52,

205 
UART5_IRQn
 = 53,

206 
TIM6_DAC_IRQn
 = 54,

207 
TIM7_IRQn
 = 55,

208 
DMA2_SŒ—m0_IRQn
 = 56,

209 
DMA2_SŒ—m1_IRQn
 = 57,

210 
DMA2_SŒ—m2_IRQn
 = 58,

211 
DMA2_SŒ—m3_IRQn
 = 59,

212 
DMA2_SŒ—m4_IRQn
 = 60,

213 
ETH_IRQn
 = 61,

214 
ETH_WKUP_IRQn
 = 62,

215 
CAN2_TX_IRQn
 = 63,

216 
CAN2_RX0_IRQn
 = 64,

217 
CAN2_RX1_IRQn
 = 65,

218 
CAN2_SCE_IRQn
 = 66,

219 
OTG_FS_IRQn
 = 67,

220 
DMA2_SŒ—m5_IRQn
 = 68,

221 
DMA2_SŒ—m6_IRQn
 = 69,

222 
DMA2_SŒ—m7_IRQn
 = 70,

223 
USART6_IRQn
 = 71,

224 
I2C3_EV_IRQn
 = 72,

225 
I2C3_ER_IRQn
 = 73,

226 
OTG_HS_EP1_OUT_IRQn
 = 74,

227 
OTG_HS_EP1_IN_IRQn
 = 75,

228 
OTG_HS_WKUP_IRQn
 = 76,

229 
OTG_HS_IRQn
 = 77,

230 
DCMI_IRQn
 = 78,

231 
CRYP_IRQn
 = 79,

232 
HASH_RNG_IRQn
 = 80,

233 
FPU_IRQn
 = 81

235 
	tIRQn_Ty³
;

241 
	~"cÜe_cm4.h
"

242 
	~"sy¡em_¡m32f4xx.h
"

243 
	~<¡dšt.h
>

249 
št32_t
 
	ts32
;

250 
št16_t
 
	ts16
;

251 
št8_t
 
	ts8
;

253 cÚ¡ 
	tšt32_t
 
	tsc32
;

254 cÚ¡ 
	tšt16_t
 
	tsc16
;

255 cÚ¡ 
	tšt8_t
 
	tsc8
;

257 
__IO
 
	tšt32_t
 
	tvs32
;

258 
__IO
 
	tšt16_t
 
	tvs16
;

259 
__IO
 
	tšt8_t
 
	tvs8
;

261 
__I
 
	tšt32_t
 
	tvsc32
;

262 
__I
 
	tšt16_t
 
	tvsc16
;

263 
__I
 
	tšt8_t
 
	tvsc8
;

265 
ušt32_t
 
	tu32
;

266 
ušt16_t
 
	tu16
;

267 
ušt8_t
 
	tu8
;

269 cÚ¡ 
	tušt32_t
 
	tuc32
;

270 cÚ¡ 
	tušt16_t
 
	tuc16
;

271 cÚ¡ 
	tušt8_t
 
	tuc8
;

273 
__IO
 
	tušt32_t
 
	tvu32
;

274 
__IO
 
	tušt16_t
 
	tvu16
;

275 
__IO
 
	tušt8_t
 
	tvu8
;

277 
__I
 
	tušt32_t
 
	tvuc32
;

278 
__I
 
	tušt16_t
 
	tvuc16
;

279 
__I
 
	tušt8_t
 
	tvuc8
;

281 ’um {
RESET
 = 0, 
SET
 = !RESET} 
	tFÏgStus
, 
	tITStus
;

283 ’um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFunùiÚ®S‹
;

284 
	#IS_FUNCTIONAL_STATE
(
STATE
è(((STATEè=ð
DISABLE
è|| ((STATEè=ð
ENABLE
))

	)

286 ’um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tE¼ÜStus
;

302 
__IO
 
ušt32_t
 
SR
;

303 
__IO
 
ušt32_t
 
CR1
;

304 
__IO
 
ušt32_t
 
CR2
;

305 
__IO
 
ušt32_t
 
SMPR1
;

306 
__IO
 
ušt32_t
 
SMPR2
;

307 
__IO
 
ušt32_t
 
JOFR1
;

308 
__IO
 
ušt32_t
 
JOFR2
;

309 
__IO
 
ušt32_t
 
JOFR3
;

310 
__IO
 
ušt32_t
 
JOFR4
;

311 
__IO
 
ušt32_t
 
HTR
;

312 
__IO
 
ušt32_t
 
LTR
;

313 
__IO
 
ušt32_t
 
SQR1
;

314 
__IO
 
ušt32_t
 
SQR2
;

315 
__IO
 
ušt32_t
 
SQR3
;

316 
__IO
 
ušt32_t
 
JSQR
;

317 
__IO
 
ušt32_t
 
JDR1
;

318 
__IO
 
ušt32_t
 
JDR2
;

319 
__IO
 
ušt32_t
 
JDR3
;

320 
__IO
 
ušt32_t
 
JDR4
;

321 
__IO
 
ušt32_t
 
DR
;

322 } 
	tADC_Ty³Def
;

326 
__IO
 
ušt32_t
 
CSR
;

327 
__IO
 
ušt32_t
 
CCR
;

328 
__IO
 
ušt32_t
 
CDR
;

330 } 
	tADC_CommÚ_Ty³Def
;

339 
__IO
 
ušt32_t
 
TIR
;

340 
__IO
 
ušt32_t
 
TDTR
;

341 
__IO
 
ušt32_t
 
TDLR
;

342 
__IO
 
ušt32_t
 
TDHR
;

343 } 
	tCAN_TxMažBox_Ty³Def
;

351 
__IO
 
ušt32_t
 
RIR
;

352 
__IO
 
ušt32_t
 
RDTR
;

353 
__IO
 
ušt32_t
 
RDLR
;

354 
__IO
 
ušt32_t
 
RDHR
;

355 } 
	tCAN_FIFOMažBox_Ty³Def
;

363 
__IO
 
ušt32_t
 
FR1
;

364 
__IO
 
ušt32_t
 
FR2
;

365 } 
	tCAN_Fž‹rRegi¡”_Ty³Def
;

373 
__IO
 
ušt32_t
 
MCR
;

374 
__IO
 
ušt32_t
 
MSR
;

375 
__IO
 
ušt32_t
 
TSR
;

376 
__IO
 
ušt32_t
 
RF0R
;

377 
__IO
 
ušt32_t
 
RF1R
;

378 
__IO
 
ušt32_t
 
IER
;

379 
__IO
 
ušt32_t
 
ESR
;

380 
__IO
 
ušt32_t
 
BTR
;

381 
ušt32_t
 
RESERVED0
[88];

382 
CAN_TxMažBox_Ty³Def
 
sTxMažBox
[3];

383 
CAN_FIFOMažBox_Ty³Def
 
sFIFOMažBox
[2];

384 
ušt32_t
 
RESERVED1
[12];

385 
__IO
 
ušt32_t
 
FMR
;

386 
__IO
 
ušt32_t
 
FM1R
;

387 
ušt32_t
 
RESERVED2
;

388 
__IO
 
ušt32_t
 
FS1R
;

389 
ušt32_t
 
RESERVED3
;

390 
__IO
 
ušt32_t
 
FFA1R
;

391 
ušt32_t
 
RESERVED4
;

392 
__IO
 
ušt32_t
 
FA1R
;

393 
ušt32_t
 
RESERVED5
[8];

394 
CAN_Fž‹rRegi¡”_Ty³Def
 
sFž‹rRegi¡”
[28];

395 } 
	tCAN_Ty³Def
;

403 
__IO
 
ušt32_t
 
DR
;

404 
__IO
 
ušt8_t
 
IDR
;

405 
ušt8_t
 
RESERVED0
;

406 
ušt16_t
 
RESERVED1
;

407 
__IO
 
ušt32_t
 
CR
;

408 } 
	tCRC_Ty³Def
;

416 
__IO
 
ušt32_t
 
CR
;

417 
__IO
 
ušt32_t
 
SWTRIGR
;

418 
__IO
 
ušt32_t
 
DHR12R1
;

419 
__IO
 
ušt32_t
 
DHR12L1
;

420 
__IO
 
ušt32_t
 
DHR8R1
;

421 
__IO
 
ušt32_t
 
DHR12R2
;

422 
__IO
 
ušt32_t
 
DHR12L2
;

423 
__IO
 
ušt32_t
 
DHR8R2
;

424 
__IO
 
ušt32_t
 
DHR12RD
;

425 
__IO
 
ušt32_t
 
DHR12LD
;

426 
__IO
 
ušt32_t
 
DHR8RD
;

427 
__IO
 
ušt32_t
 
DOR1
;

428 
__IO
 
ušt32_t
 
DOR2
;

429 
__IO
 
ušt32_t
 
SR
;

430 } 
	tDAC_Ty³Def
;

438 
__IO
 
ušt32_t
 
IDCODE
;

439 
__IO
 
ušt32_t
 
CR
;

440 
__IO
 
ušt32_t
 
APB1FZ
;

441 
__IO
 
ušt32_t
 
APB2FZ
;

442 } 
	tDBGMCU_Ty³Def
;

450 
__IO
 
ušt32_t
 
CR
;

451 
__IO
 
ušt32_t
 
SR
;

452 
__IO
 
ušt32_t
 
RISR
;

453 
__IO
 
ušt32_t
 
IER
;

454 
__IO
 
ušt32_t
 
MISR
;

455 
__IO
 
ušt32_t
 
ICR
;

456 
__IO
 
ušt32_t
 
ESCR
;

457 
__IO
 
ušt32_t
 
ESUR
;

458 
__IO
 
ušt32_t
 
CWSTRTR
;

459 
__IO
 
ušt32_t
 
CWSIZER
;

460 
__IO
 
ušt32_t
 
DR
;

461 } 
	tDCMI_Ty³Def
;

469 
__IO
 
ušt32_t
 
CR
;

470 
__IO
 
ušt32_t
 
NDTR
;

471 
__IO
 
ušt32_t
 
PAR
;

472 
__IO
 
ušt32_t
 
M0AR
;

473 
__IO
 
ušt32_t
 
M1AR
;

474 
__IO
 
ušt32_t
 
FCR
;

475 } 
	tDMA_SŒ—m_Ty³Def
;

479 
__IO
 
ušt32_t
 
LISR
;

480 
__IO
 
ušt32_t
 
HISR
;

481 
__IO
 
ušt32_t
 
LIFCR
;

482 
__IO
 
ušt32_t
 
HIFCR
;

483 } 
	tDMA_Ty³Def
;

491 
__IO
 
ušt32_t
 
MACCR
;

492 
__IO
 
ušt32_t
 
MACFFR
;

493 
__IO
 
ušt32_t
 
MACHTHR
;

494 
__IO
 
ušt32_t
 
MACHTLR
;

495 
__IO
 
ušt32_t
 
MACMIIAR
;

496 
__IO
 
ušt32_t
 
MACMIIDR
;

497 
__IO
 
ušt32_t
 
MACFCR
;

498 
__IO
 
ušt32_t
 
MACVLANTR
;

499 
ušt32_t
 
RESERVED0
[2];

500 
__IO
 
ušt32_t
 
MACRWUFFR
;

501 
__IO
 
ušt32_t
 
MACPMTCSR
;

502 
ušt32_t
 
RESERVED1
[2];

503 
__IO
 
ušt32_t
 
MACSR
;

504 
__IO
 
ušt32_t
 
MACIMR
;

505 
__IO
 
ušt32_t
 
MACA0HR
;

506 
__IO
 
ušt32_t
 
MACA0LR
;

507 
__IO
 
ušt32_t
 
MACA1HR
;

508 
__IO
 
ušt32_t
 
MACA1LR
;

509 
__IO
 
ušt32_t
 
MACA2HR
;

510 
__IO
 
ušt32_t
 
MACA2LR
;

511 
__IO
 
ušt32_t
 
MACA3HR
;

512 
__IO
 
ušt32_t
 
MACA3LR
;

513 
ušt32_t
 
RESERVED2
[40];

514 
__IO
 
ušt32_t
 
MMCCR
;

515 
__IO
 
ušt32_t
 
MMCRIR
;

516 
__IO
 
ušt32_t
 
MMCTIR
;

517 
__IO
 
ušt32_t
 
MMCRIMR
;

518 
__IO
 
ušt32_t
 
MMCTIMR
;

519 
ušt32_t
 
RESERVED3
[14];

520 
__IO
 
ušt32_t
 
MMCTGFSCCR
;

521 
__IO
 
ušt32_t
 
MMCTGFMSCCR
;

522 
ušt32_t
 
RESERVED4
[5];

523 
__IO
 
ušt32_t
 
MMCTGFCR
;

524 
ušt32_t
 
RESERVED5
[10];

525 
__IO
 
ušt32_t
 
MMCRFCECR
;

526 
__IO
 
ušt32_t
 
MMCRFAECR
;

527 
ušt32_t
 
RESERVED6
[10];

528 
__IO
 
ušt32_t
 
MMCRGUFCR
;

529 
ušt32_t
 
RESERVED7
[334];

530 
__IO
 
ušt32_t
 
PTPTSCR
;

531 
__IO
 
ušt32_t
 
PTPSSIR
;

532 
__IO
 
ušt32_t
 
PTPTSHR
;

533 
__IO
 
ušt32_t
 
PTPTSLR
;

534 
__IO
 
ušt32_t
 
PTPTSHUR
;

535 
__IO
 
ušt32_t
 
PTPTSLUR
;

536 
__IO
 
ušt32_t
 
PTPTSAR
;

537 
__IO
 
ušt32_t
 
PTPTTHR
;

538 
__IO
 
ušt32_t
 
PTPTTLR
;

539 
__IO
 
ušt32_t
 
RESERVED8
;

540 
__IO
 
ušt32_t
 
PTPTSSR
;

541 
ušt32_t
 
RESERVED9
[565];

542 
__IO
 
ušt32_t
 
DMABMR
;

543 
__IO
 
ušt32_t
 
DMATPDR
;

544 
__IO
 
ušt32_t
 
DMARPDR
;

545 
__IO
 
ušt32_t
 
DMARDLAR
;

546 
__IO
 
ušt32_t
 
DMATDLAR
;

547 
__IO
 
ušt32_t
 
DMASR
;

548 
__IO
 
ušt32_t
 
DMAOMR
;

549 
__IO
 
ušt32_t
 
DMAIER
;

550 
__IO
 
ušt32_t
 
DMAMFBOCR
;

551 
__IO
 
ušt32_t
 
DMARSWTR
;

552 
ušt32_t
 
RESERVED10
[8];

553 
__IO
 
ušt32_t
 
DMACHTDR
;

554 
__IO
 
ušt32_t
 
DMACHRDR
;

555 
__IO
 
ušt32_t
 
DMACHTBAR
;

556 
__IO
 
ušt32_t
 
DMACHRBAR
;

557 } 
	tETH_Ty³Def
;

565 
__IO
 
ušt32_t
 
IMR
;

566 
__IO
 
ušt32_t
 
EMR
;

567 
__IO
 
ušt32_t
 
RTSR
;

568 
__IO
 
ušt32_t
 
FTSR
;

569 
__IO
 
ušt32_t
 
SWIER
;

570 
__IO
 
ušt32_t
 
PR
;

571 } 
	tEXTI_Ty³Def
;

579 
__IO
 
ušt32_t
 
ACR
;

580 
__IO
 
ušt32_t
 
KEYR
;

581 
__IO
 
ušt32_t
 
OPTKEYR
;

582 
__IO
 
ušt32_t
 
SR
;

583 
__IO
 
ušt32_t
 
CR
;

584 
__IO
 
ušt32_t
 
OPTCR
;

585 } 
	tFLASH_Ty³Def
;

593 
__IO
 
ušt32_t
 
BTCR
[8];

594 } 
	tFSMC_Bªk1_Ty³Def
;

602 
__IO
 
ušt32_t
 
BWTR
[7];

603 } 
	tFSMC_Bªk1E_Ty³Def
;

611 
__IO
 
ušt32_t
 
PCR2
;

612 
__IO
 
ušt32_t
 
SR2
;

613 
__IO
 
ušt32_t
 
PMEM2
;

614 
__IO
 
ušt32_t
 
PATT2
;

615 
ušt32_t
 
RESERVED0
;

616 
__IO
 
ušt32_t
 
ECCR2
;

617 } 
	tFSMC_Bªk2_Ty³Def
;

625 
__IO
 
ušt32_t
 
PCR3
;

626 
__IO
 
ušt32_t
 
SR3
;

627 
__IO
 
ušt32_t
 
PMEM3
;

628 
__IO
 
ušt32_t
 
PATT3
;

629 
ušt32_t
 
RESERVED0
;

630 
__IO
 
ušt32_t
 
ECCR3
;

631 } 
	tFSMC_Bªk3_Ty³Def
;

639 
__IO
 
ušt32_t
 
PCR4
;

640 
__IO
 
ušt32_t
 
SR4
;

641 
__IO
 
ušt32_t
 
PMEM4
;

642 
__IO
 
ušt32_t
 
PATT4
;

643 
__IO
 
ušt32_t
 
PIO4
;

644 } 
	tFSMC_Bªk4_Ty³Def
;

652 
__IO
 
ušt32_t
 
MODER
;

653 
__IO
 
ušt32_t
 
OTYPER
;

654 
__IO
 
ušt32_t
 
OSPEEDR
;

655 
__IO
 
ušt32_t
 
PUPDR
;

656 
__IO
 
ušt32_t
 
IDR
;

657 
__IO
 
ušt32_t
 
ODR
;

658 
__IO
 
ušt16_t
 
BSRRL
;

659 
__IO
 
ušt16_t
 
BSRRH
;

660 
__IO
 
ušt32_t
 
LCKR
;

661 
__IO
 
ušt32_t
 
AFR
[2];

662 } 
	tGPIO_Ty³Def
;

670 
__IO
 
ušt32_t
 
MEMRMP
;

671 
__IO
 
ušt32_t
 
PMC
;

672 
__IO
 
ušt32_t
 
EXTICR
[4];

673 
ušt32_t
 
RESERVED
[2];

674 
__IO
 
ušt32_t
 
CMPCR
;

675 } 
	tSYSCFG_Ty³Def
;

683 
__IO
 
ušt16_t
 
CR1
;

684 
ušt16_t
 
RESERVED0
;

685 
__IO
 
ušt16_t
 
CR2
;

686 
ušt16_t
 
RESERVED1
;

687 
__IO
 
ušt16_t
 
OAR1
;

688 
ušt16_t
 
RESERVED2
;

689 
__IO
 
ušt16_t
 
OAR2
;

690 
ušt16_t
 
RESERVED3
;

691 
__IO
 
ušt16_t
 
DR
;

692 
ušt16_t
 
RESERVED4
;

693 
__IO
 
ušt16_t
 
SR1
;

694 
ušt16_t
 
RESERVED5
;

695 
__IO
 
ušt16_t
 
SR2
;

696 
ušt16_t
 
RESERVED6
;

697 
__IO
 
ušt16_t
 
CCR
;

698 
ušt16_t
 
RESERVED7
;

699 
__IO
 
ušt16_t
 
TRISE
;

700 
ušt16_t
 
RESERVED8
;

701 } 
	tI2C_Ty³Def
;

709 
__IO
 
ušt32_t
 
KR
;

710 
__IO
 
ušt32_t
 
PR
;

711 
__IO
 
ušt32_t
 
RLR
;

712 
__IO
 
ušt32_t
 
SR
;

713 } 
	tIWDG_Ty³Def
;

721 
__IO
 
ušt32_t
 
CR
;

722 
__IO
 
ušt32_t
 
CSR
;

723 } 
	tPWR_Ty³Def
;

731 
__IO
 
ušt32_t
 
CR
;

732 
__IO
 
ušt32_t
 
PLLCFGR
;

733 
__IO
 
ušt32_t
 
CFGR
;

734 
__IO
 
ušt32_t
 
CIR
;

735 
__IO
 
ušt32_t
 
AHB1RSTR
;

736 
__IO
 
ušt32_t
 
AHB2RSTR
;

737 
__IO
 
ušt32_t
 
AHB3RSTR
;

738 
ušt32_t
 
RESERVED0
;

739 
__IO
 
ušt32_t
 
APB1RSTR
;

740 
__IO
 
ušt32_t
 
APB2RSTR
;

741 
ušt32_t
 
RESERVED1
[2];

742 
__IO
 
ušt32_t
 
AHB1ENR
;

743 
__IO
 
ušt32_t
 
AHB2ENR
;

744 
__IO
 
ušt32_t
 
AHB3ENR
;

745 
ušt32_t
 
RESERVED2
;

746 
__IO
 
ušt32_t
 
APB1ENR
;

747 
__IO
 
ušt32_t
 
APB2ENR
;

748 
ušt32_t
 
RESERVED3
[2];

749 
__IO
 
ušt32_t
 
AHB1LPENR
;

750 
__IO
 
ušt32_t
 
AHB2LPENR
;

751 
__IO
 
ušt32_t
 
AHB3LPENR
;

752 
ušt32_t
 
RESERVED4
;

753 
__IO
 
ušt32_t
 
APB1LPENR
;

754 
__IO
 
ušt32_t
 
APB2LPENR
;

755 
ušt32_t
 
RESERVED5
[2];

756 
__IO
 
ušt32_t
 
BDCR
;

757 
__IO
 
ušt32_t
 
CSR
;

758 
ušt32_t
 
RESERVED6
[2];

759 
__IO
 
ušt32_t
 
SSCGR
;

760 
__IO
 
ušt32_t
 
PLLI2SCFGR
;

761 } 
	tRCC_Ty³Def
;

769 
__IO
 
ušt32_t
 
TR
;

770 
__IO
 
ušt32_t
 
DR
;

771 
__IO
 
ušt32_t
 
CR
;

772 
__IO
 
ušt32_t
 
ISR
;

773 
__IO
 
ušt32_t
 
PRER
;

774 
__IO
 
ušt32_t
 
WUTR
;

775 
__IO
 
ušt32_t
 
CALIBR
;

776 
__IO
 
ušt32_t
 
ALRMAR
;

777 
__IO
 
ušt32_t
 
ALRMBR
;

778 
__IO
 
ušt32_t
 
WPR
;

779 
__IO
 
ušt32_t
 
SSR
;

780 
__IO
 
ušt32_t
 
SHIFTR
;

781 
__IO
 
ušt32_t
 
TSTR
;

782 
__IO
 
ušt32_t
 
TSDR
;

783 
__IO
 
ušt32_t
 
TSSSR
;

784 
__IO
 
ušt32_t
 
CALR
;

785 
__IO
 
ušt32_t
 
TAFCR
;

786 
__IO
 
ušt32_t
 
ALRMASSR
;

787 
__IO
 
ušt32_t
 
ALRMBSSR
;

788 
ušt32_t
 
RESERVED7
;

789 
__IO
 
ušt32_t
 
BKP0R
;

790 
__IO
 
ušt32_t
 
BKP1R
;

791 
__IO
 
ušt32_t
 
BKP2R
;

792 
__IO
 
ušt32_t
 
BKP3R
;

793 
__IO
 
ušt32_t
 
BKP4R
;

794 
__IO
 
ušt32_t
 
BKP5R
;

795 
__IO
 
ušt32_t
 
BKP6R
;

796 
__IO
 
ušt32_t
 
BKP7R
;

797 
__IO
 
ušt32_t
 
BKP8R
;

798 
__IO
 
ušt32_t
 
BKP9R
;

799 
__IO
 
ušt32_t
 
BKP10R
;

800 
__IO
 
ušt32_t
 
BKP11R
;

801 
__IO
 
ušt32_t
 
BKP12R
;

802 
__IO
 
ušt32_t
 
BKP13R
;

803 
__IO
 
ušt32_t
 
BKP14R
;

804 
__IO
 
ušt32_t
 
BKP15R
;

805 
__IO
 
ušt32_t
 
BKP16R
;

806 
__IO
 
ušt32_t
 
BKP17R
;

807 
__IO
 
ušt32_t
 
BKP18R
;

808 
__IO
 
ušt32_t
 
BKP19R
;

809 } 
	tRTC_Ty³Def
;

817 
__IO
 
ušt32_t
 
POWER
;

818 
__IO
 
ušt32_t
 
CLKCR
;

819 
__IO
 
ušt32_t
 
ARG
;

820 
__IO
 
ušt32_t
 
CMD
;

821 
__I
 
ušt32_t
 
RESPCMD
;

822 
__I
 
ušt32_t
 
RESP1
;

823 
__I
 
ušt32_t
 
RESP2
;

824 
__I
 
ušt32_t
 
RESP3
;

825 
__I
 
ušt32_t
 
RESP4
;

826 
__IO
 
ušt32_t
 
DTIMER
;

827 
__IO
 
ušt32_t
 
DLEN
;

828 
__IO
 
ušt32_t
 
DCTRL
;

829 
__I
 
ušt32_t
 
DCOUNT
;

830 
__I
 
ušt32_t
 
STA
;

831 
__IO
 
ušt32_t
 
ICR
;

832 
__IO
 
ušt32_t
 
MASK
;

833 
ušt32_t
 
RESERVED0
[2];

834 
__I
 
ušt32_t
 
FIFOCNT
;

835 
ušt32_t
 
RESERVED1
[13];

836 
__IO
 
ušt32_t
 
FIFO
;

837 } 
	tSDIO_Ty³Def
;

845 
__IO
 
ušt16_t
 
CR1
;

846 
ušt16_t
 
RESERVED0
;

847 
__IO
 
ušt16_t
 
CR2
;

848 
ušt16_t
 
RESERVED1
;

849 
__IO
 
ušt16_t
 
SR
;

850 
ušt16_t
 
RESERVED2
;

851 
__IO
 
ušt16_t
 
DR
;

852 
ušt16_t
 
RESERVED3
;

853 
__IO
 
ušt16_t
 
CRCPR
;

854 
ušt16_t
 
RESERVED4
;

855 
__IO
 
ušt16_t
 
RXCRCR
;

856 
ušt16_t
 
RESERVED5
;

857 
__IO
 
ušt16_t
 
TXCRCR
;

858 
ušt16_t
 
RESERVED6
;

859 
__IO
 
ušt16_t
 
I2SCFGR
;

860 
ušt16_t
 
RESERVED7
;

861 
__IO
 
ušt16_t
 
I2SPR
;

862 
ušt16_t
 
RESERVED8
;

863 } 
	tSPI_Ty³Def
;

871 
__IO
 
ušt16_t
 
CR1
;

872 
ušt16_t
 
RESERVED0
;

873 
__IO
 
ušt16_t
 
CR2
;

874 
ušt16_t
 
RESERVED1
;

875 
__IO
 
ušt16_t
 
SMCR
;

876 
ušt16_t
 
RESERVED2
;

877 
__IO
 
ušt16_t
 
DIER
;

878 
ušt16_t
 
RESERVED3
;

879 
__IO
 
ušt16_t
 
SR
;

880 
ušt16_t
 
RESERVED4
;

881 
__IO
 
ušt16_t
 
EGR
;

882 
ušt16_t
 
RESERVED5
;

883 
__IO
 
ušt16_t
 
CCMR1
;

884 
ušt16_t
 
RESERVED6
;

885 
__IO
 
ušt16_t
 
CCMR2
;

886 
ušt16_t
 
RESERVED7
;

887 
__IO
 
ušt16_t
 
CCER
;

888 
ušt16_t
 
RESERVED8
;

889 
__IO
 
ušt32_t
 
CNT
;

890 
__IO
 
ušt16_t
 
PSC
;

891 
ušt16_t
 
RESERVED9
;

892 
__IO
 
ušt32_t
 
ARR
;

893 
__IO
 
ušt16_t
 
RCR
;

894 
ušt16_t
 
RESERVED10
;

895 
__IO
 
ušt32_t
 
CCR1
;

896 
__IO
 
ušt32_t
 
CCR2
;

897 
__IO
 
ušt32_t
 
CCR3
;

898 
__IO
 
ušt32_t
 
CCR4
;

899 
__IO
 
ušt16_t
 
BDTR
;

900 
ušt16_t
 
RESERVED11
;

901 
__IO
 
ušt16_t
 
DCR
;

902 
ušt16_t
 
RESERVED12
;

903 
__IO
 
ušt16_t
 
DMAR
;

904 
ušt16_t
 
RESERVED13
;

905 
__IO
 
ušt16_t
 
OR
;

906 
ušt16_t
 
RESERVED14
;

907 } 
	tTIM_Ty³Def
;

915 
__IO
 
ušt16_t
 
SR
;

916 
ušt16_t
 
RESERVED0
;

917 
__IO
 
ušt16_t
 
DR
;

918 
ušt16_t
 
RESERVED1
;

919 
__IO
 
ušt16_t
 
BRR
;

920 
ušt16_t
 
RESERVED2
;

921 
__IO
 
ušt16_t
 
CR1
;

922 
ušt16_t
 
RESERVED3
;

923 
__IO
 
ušt16_t
 
CR2
;

924 
ušt16_t
 
RESERVED4
;

925 
__IO
 
ušt16_t
 
CR3
;

926 
ušt16_t
 
RESERVED5
;

927 
__IO
 
ušt16_t
 
GTPR
;

928 
ušt16_t
 
RESERVED6
;

929 } 
	tUSART_Ty³Def
;

937 
__IO
 
ušt32_t
 
CR
;

938 
__IO
 
ušt32_t
 
CFR
;

939 
__IO
 
ušt32_t
 
SR
;

940 } 
	tWWDG_Ty³Def
;

948 
__IO
 
ušt32_t
 
CR
;

949 
__IO
 
ušt32_t
 
SR
;

950 
__IO
 
ušt32_t
 
DR
;

951 
__IO
 
ušt32_t
 
DOUT
;

952 
__IO
 
ušt32_t
 
DMACR
;

953 
__IO
 
ušt32_t
 
IMSCR
;

954 
__IO
 
ušt32_t
 
RISR
;

955 
__IO
 
ušt32_t
 
MISR
;

956 
__IO
 
ušt32_t
 
K0LR
;

957 
__IO
 
ušt32_t
 
K0RR
;

958 
__IO
 
ušt32_t
 
K1LR
;

959 
__IO
 
ušt32_t
 
K1RR
;

960 
__IO
 
ušt32_t
 
K2LR
;

961 
__IO
 
ušt32_t
 
K2RR
;

962 
__IO
 
ušt32_t
 
K3LR
;

963 
__IO
 
ušt32_t
 
K3RR
;

964 
__IO
 
ušt32_t
 
IV0LR
;

965 
__IO
 
ušt32_t
 
IV0RR
;

966 
__IO
 
ušt32_t
 
IV1LR
;

967 
__IO
 
ušt32_t
 
IV1RR
;

968 } 
	tCRYP_Ty³Def
;

976 
__IO
 
ušt32_t
 
CR
;

977 
__IO
 
ušt32_t
 
DIN
;

978 
__IO
 
ušt32_t
 
STR
;

979 
__IO
 
ušt32_t
 
HR
[5];

980 
__IO
 
ušt32_t
 
IMR
;

981 
__IO
 
ušt32_t
 
SR
;

982 
ušt32_t
 
RESERVED
[52];

983 
__IO
 
ušt32_t
 
CSR
[51];

984 } 
	tHASH_Ty³Def
;

992 
__IO
 
ušt32_t
 
CR
;

993 
__IO
 
ušt32_t
 
SR
;

994 
__IO
 
ušt32_t
 
DR
;

995 } 
	tRNG_Ty³Def
;

1003 
__IO
 
ušt32_t
 
GOTGCTL
;

1004 
__IO
 
ušt32_t
 
GOTGINT
;

1005 
__IO
 
ušt32_t
 
GAHBCFG
;

1006 
__IO
 
ušt32_t
 
GUSBCFG
;

1007 
__IO
 
ušt32_t
 
GRSTCTL
;

1008 
__IO
 
ušt32_t
 
GINTSTS
;

1009 
__IO
 
ušt32_t
 
GINTMSK
;

1010 
__IO
 
ušt32_t
 
GRXSTSR
;

1011 
__IO
 
ušt32_t
 
GRXSTSP
;

1012 
__IO
 
ušt32_t
 
GRXFSIZ
;

1015 
__IO
 
ušt32_t
 
HNPTXFSIZ
;

1016 
__IO
 
ušt32_t
 
DIEPTXF0
;

1018 
__IO
 
ušt32_t
 
HNPTXSTS
;

1019 
__IO
 
ušt32_t
 
GI2CCTL
;

1020 
ušt32_t
 
RESERVED0
;

1021 
__IO
 
ušt32_t
 
GCCFG
;

1022 
__IO
 
ušt32_t
 
CID
;

1023 
ušt32_t
 
RESERVED1
[48];

1024 
__IO
 
ušt32_t
 
HPTXFSIZ
;

1025 
__IO
 
ušt32_t
 
DIEPTXF1
;

1026 
__IO
 
ušt32_t
 
DIEPTXF2
;

1027 
__IO
 
ušt32_t
 
DIEPTXF3
;

1028 
__IO
 
ušt32_t
 
DIEPTXF4
;

1029 
__IO
 
ušt32_t
 
DIEPTXF5
;

1030 
__IO
 
ušt32_t
 
DIEPTXF6
;

1031 
__IO
 
ušt32_t
 
DIEPTXF7
;

1032 
__IO
 
ušt32_t
 
DIEPTXF8
;

1033 
__IO
 
ušt32_t
 
DIEPTXF9
;

1034 
__IO
 
ušt32_t
 
DIEPTXF10
;

1035 
__IO
 
ušt32_t
 
DIEPTXF11
;

1036 
__IO
 
ušt32_t
 
DIEPTXF12
;

1037 
__IO
 
ušt32_t
 
DIEPTXF13
;

1038 
__IO
 
ušt32_t
 
DIEPTXF14
;

1039 
__IO
 
ušt32_t
 
DIEPTXF15
;

1040 
ušt32_t
 
RESERVED2
[176];

1041 
__IO
 
ušt32_t
 
HCFG
;

1042 
__IO
 
ušt32_t
 
HFIR
;

1043 
__IO
 
ušt32_t
 
HFNUM
;

1044 
ušt32_t
 
RESERVED3
;

1045 
__IO
 
ušt32_t
 
HPTXSTS
;

1046 
__IO
 
ušt32_t
 
HAINT
;

1047 
__IO
 
ušt32_t
 
HAINTMSK
;

1048 
ušt32_t
 
RESERVED4
[9];

1049 
__IO
 
ušt32_t
 
HPRT
;

1050 
ušt32_t
 
RESERVED5
[47];

1051 
__IO
 
ušt32_t
 
HCCHAR0
;

1052 
ušt32_t
 
RESERVED6
;

1053 
__IO
 
ušt32_t
 
HCINT0
;

1054 
__IO
 
ušt32_t
 
HCINTMSK0
;

1055 
__IO
 
ušt32_t
 
HCTSIZ0
;

1056 
ušt32_t
 
RESERVED7
[3];

1057 
__IO
 
ušt32_t
 
HCCHAR1
;

1058 
ušt32_t
 
RESERVED8
;

1059 
__IO
 
ušt32_t
 
HCINT1
;

1060 
__IO
 
ušt32_t
 
HCINTMSK1
;

1061 
__IO
 
ušt32_t
 
HCTSIZ1
;

1062 
ušt32_t
 
RESERVED9
[3];

1063 
__IO
 
ušt32_t
 
HCCHAR2
;

1064 
ušt32_t
 
RESERVED10
;

1065 
__IO
 
ušt32_t
 
HCINT2
;

1066 
__IO
 
ušt32_t
 
HCINTMSK2
;

1067 
__IO
 
ušt32_t
 
HCTSIZ2
;

1068 
ušt32_t
 
RESERVED11
[3];

1069 
__IO
 
ušt32_t
 
HCCHR3
;

1070 
ušt32_t
 
RESERVED12
;

1071 
__IO
 
ušt32_t
 
HCINT3
;

1072 
__IO
 
ušt32_t
 
HCINTMSK3
;

1073 
__IO
 
ušt32_t
 
HCTSIZ3
;

1074 
ušt32_t
 
RESERVED13
[3];

1075 
__IO
 
ušt32_t
 
HCCHR4
;

1076 
ušt32_t
 
RESERVED14
;

1077 
__IO
 
ušt32_t
 
HCINT4
;

1078 
__IO
 
ušt32_t
 
HCINTMSK4
;

1079 
__IO
 
ušt32_t
 
HCTSIZ4
;

1080 
ušt32_t
 
RESERVED15
[3];

1081 
__IO
 
ušt32_t
 
HCCHR5
;

1082 
ušt32_t
 
RESERVED16
;

1083 
__IO
 
ušt32_t
 
HCINT5
;

1084 
__IO
 
ušt32_t
 
HCINTMSK5
;

1085 
__IO
 
ušt32_t
 
HCTSIZ5
;

1086 
ušt32_t
 
RESERVED17
[3];

1087 
__IO
 
ušt32_t
 
HCCHR6
;

1088 
ušt32_t
 
RESERVED18
;

1089 
__IO
 
ušt32_t
 
HCINT6
;

1090 
__IO
 
ušt32_t
 
HCINTMSK6
;

1091 
__IO
 
ušt32_t
 
HCTSIZ6
;

1092 
ušt32_t
 
RESERVED19
[3];

1093 
__IO
 
ušt32_t
 
HCCHR7
;

1094 
ušt32_t
 
RESERVED20
;

1095 
__IO
 
ušt32_t
 
HCINT7
;

1096 
__IO
 
ušt32_t
 
HCINTMSK7
;

1097 
__IO
 
ušt32_t
 
HCTSIZ7
;

1098 
ušt32_t
 
RESERVED21
[3];

1099 
__IO
 
ušt32_t
 
HCCHR8
;

1100 
ušt32_t
 
RESERVED22
;

1101 
__IO
 
ušt32_t
 
HCINT8
;

1102 
__IO
 
ušt32_t
 
HCINTMSK8
;

1103 
__IO
 
ušt32_t
 
HCTSIZ8
;

1104 
ušt32_t
 
RESERVED23
[3];

1105 
__IO
 
ušt32_t
 
HCCHR9
;

1106 
ušt32_t
 
RESERVED24
;

1107 
__IO
 
ušt32_t
 
HCINT9
;

1108 
__IO
 
ušt32_t
 
HCINTMSK9
;

1109 
__IO
 
ušt32_t
 
HCTSIZ9
;

1110 
ušt32_t
 
RESERVED25
[3];

1111 
__IO
 
ušt32_t
 
HCCHR10
;

1112 
ušt32_t
 
RESERVED26
;

1113 
__IO
 
ušt32_t
 
HCINT10
;

1114 
__IO
 
ušt32_t
 
HCINTMSK10
;

1115 
__IO
 
ušt32_t
 
HCTSIZ10
;

1116 
ušt32_t
 
RESERVED27
[3];

1117 
__IO
 
ušt32_t
 
HCCHR11
;

1118 
ušt32_t
 
RESERVED28
;

1119 
__IO
 
ušt32_t
 
HCINT11
;

1120 
__IO
 
ušt32_t
 
HCINTMSK11
;

1121 
__IO
 
ušt32_t
 
HCTSIZ11
;

1122 
ušt32_t
 
RESERVED29
[3];

1123 
__IO
 
ušt32_t
 
HCCHR12
;

1124 
ušt32_t
 
RESERVED30
;

1125 
__IO
 
ušt32_t
 
HCINT12
;

1126 
__IO
 
ušt32_t
 
HCINTMSK12
;

1127 
__IO
 
ušt32_t
 
HCTSIZ12
;

1128 
ušt32_t
 
RESERVED31
[3];

1129 
__IO
 
ušt32_t
 
HCCHR13
;

1130 
ušt32_t
 
RESERVED32
;

1131 
__IO
 
ušt32_t
 
HCINT13
;

1132 
__IO
 
ušt32_t
 
HCINTMSK13
;

1133 
__IO
 
ušt32_t
 
HCTSIZ13
;

1134 
ušt32_t
 
RESERVED33
[3];

1135 
__IO
 
ušt32_t
 
HCCHR14
;

1136 
ušt32_t
 
RESERVED34
;

1137 
__IO
 
ušt32_t
 
HCINT14
;

1138 
__IO
 
ušt32_t
 
HCINTMSK14
;

1139 
__IO
 
ušt32_t
 
HCTSIZ14
;

1140 
ušt32_t
 
RESERVED35
[3];

1141 
__IO
 
ušt32_t
 
HCCHR15
;

1142 
ušt32_t
 
RESERVED36
;

1143 
__IO
 
ušt32_t
 
HCINT15
;

1144 
__IO
 
ušt32_t
 
HCINTMSK15
;

1145 
__IO
 
ušt32_t
 
HCTSIZ15
;

1146 
ušt32_t
 
RESERVED37
[3];

1147 
ušt32_t
 
RESERVED38
[64];

1148 
__IO
 
ušt32_t
 
DCFG
;

1149 
__IO
 
ušt32_t
 
DCTL
;

1150 
__IO
 
ušt32_t
 
DSTS
;

1151 
ušt32_t
 
RESERVED39
;

1152 
__IO
 
ušt32_t
 
DIEPMSK
;

1153 
__IO
 
ušt32_t
 
DOEPMSK
;

1154 
__IO
 
ušt32_t
 
DAINT
;

1155 
__IO
 
ušt32_t
 
DAINTMSK
;

1156 
ušt32_t
 
RESERVED40
[2];

1157 
__IO
 
ušt32_t
 
DVBUSDIS
;

1158 
__IO
 
ušt32_t
 
DVBUSPULSE
;

1159 
ušt32_t
 
RESERVED41
;

1160 
__IO
 
ušt32_t
 
DIEPEMPMSK
;

1161 
ušt32_t
 
RESERVED42
[50];

1162 
__IO
 
ušt32_t
 
DIEPCTL0
;

1163 
ušt32_t
 
RESERVED43
;

1164 
__IO
 
ušt32_t
 
DIEPINT0
;

1165 
ušt32_t
 
RESERVED44
;

1166 
__IO
 
ušt32_t
 
DIEPTSIZ0
;

1167 
ušt32_t
 
RESERVED45
;

1168 
__IO
 
ušt32_t
 
DTXFSTS0
;

1169 
ušt32_t
 
RESERVED46
;

1170 
__IO
 
ušt32_t
 
DIEPCTL1
;

1171 
ušt32_t
 
RESERVED47
;

1172 
__IO
 
ušt32_t
 
DIEPINT1
;

1173 
ušt32_t
 
RESERVED48
;

1174 
__IO
 
ušt32_t
 
DIEPTSIZ1
;

1175 
ušt32_t
 
RESERVED49
;

1176 
__IO
 
ušt32_t
 
DTXFSTS1
;

1177 
ušt32_t
 
RESERVED50
;

1178 
__IO
 
ušt32_t
 
DIEPCTL2
;

1179 
ušt32_t
 
RESERVED51
;

1180 
__IO
 
ušt32_t
 
DIEPINT2
;

1181 
ušt32_t
 
RESERVED52
;

1182 
__IO
 
ušt32_t
 
DIEPTSIZ2
;

1183 
ušt32_t
 
RESERVED53
;

1184 
__IO
 
ušt32_t
 
DTXFSTS2
;

1185 
ušt32_t
 
RESERVED54
;

1186 
__IO
 
ušt32_t
 
DIEPCTL3
;

1187 
ušt32_t
 
RESERVED55
;

1188 
__IO
 
ušt32_t
 
DIEPINT3
;

1189 
ušt32_t
 
RESERVED56
;

1190 
__IO
 
ušt32_t
 
DIEPTSIZ3
;

1191 
ušt32_t
 
RESERVED57
;

1192 
__IO
 
ušt32_t
 
DTXFSTS3
;

1193 
ušt32_t
 
RESERVED58
;

1194 
__IO
 
ušt32_t
 
DIEPCTL4
;

1195 
ušt32_t
 
RESERVED59
;

1196 
__IO
 
ušt32_t
 
DIEPINT4
;

1197 
ušt32_t
 
RESERVED60
;

1198 
__IO
 
ušt32_t
 
DIEPTSIZ4
;

1199 
ušt32_t
 
RESERVED61
;

1200 
__IO
 
ušt32_t
 
DTXFSTS4
;

1201 
ušt32_t
 
RESERVED62
;

1202 
__IO
 
ušt32_t
 
DIEPCTL5
;

1203 
ušt32_t
 
RESERVED63
;

1204 
__IO
 
ušt32_t
 
DIEPINT5
;

1205 
ušt32_t
 
RESERVED64
;

1206 
__IO
 
ušt32_t
 
DIEPTSIZ5
;

1207 
ušt32_t
 
RESERVED65
[3];

1208 
__IO
 
ušt32_t
 
DIEPCTL6
;

1209 
ušt32_t
 
RESERVED66
;

1210 
__IO
 
ušt32_t
 
DIEPINT6
;

1211 
ušt32_t
 
RESERVED67
;

1212 
__IO
 
ušt32_t
 
DIEPTSIZ6
;

1213 
ušt32_t
 
RESERVED68
[3];

1214 
__IO
 
ušt32_t
 
DIEPCTL7
;

1215 
ušt32_t
 
RESERVED69
;

1216 
__IO
 
ušt32_t
 
DIEPINT7
;

1217 
ušt32_t
 
RESERVED70
;

1218 
__IO
 
ušt32_t
 
DIEPTSIZ7
;

1219 
ušt32_t
 
RESERVED71
[3];

1220 
__IO
 
ušt32_t
 
DIEPCTL8
;

1221 
ušt32_t
 
RESERVED72
;

1222 
__IO
 
ušt32_t
 
DIEPINT8
;

1223 
ušt32_t
 
RESERVED73
;

1224 
__IO
 
ušt32_t
 
DIEPTSIZ8
;

1225 
ušt32_t
 
RESERVED74
[3];

1226 
__IO
 
ušt32_t
 
DIEPCTL9
;

1227 
ušt32_t
 
RESERVED75
;

1228 
__IO
 
ušt32_t
 
DIEPINT9
;

1229 
ušt32_t
 
RESERVED76
;

1230 
__IO
 
ušt32_t
 
DIEPTSIZ9
;

1231 
ušt32_t
 
RESERVED77
[3];

1232 
__IO
 
ušt32_t
 
DIEPCTL10
;

1233 
ušt32_t
 
RESERVED78
;

1234 
__IO
 
ušt32_t
 
DIEPINT10
;

1235 
ušt32_t
 
RESERVED79
;

1236 
__IO
 
ušt32_t
 
DIEPTSIZ10
;

1237 
ušt32_t
 
RESERVED80
[3];

1238 
__IO
 
ušt32_t
 
DIEPCTL11
;

1239 
ušt32_t
 
RESERVED81
;

1240 
__IO
 
ušt32_t
 
DIEPINT11
;

1241 
ušt32_t
 
RESERVED82
;

1242 
__IO
 
ušt32_t
 
DIEPTSIZ11
;

1243 
ušt32_t
 
RESERVED83
[3];

1244 
__IO
 
ušt32_t
 
DIEPCTL12
;

1245 
ušt32_t
 
RESERVED84
;

1246 
__IO
 
ušt32_t
 
DIEPINT12
;

1247 
ušt32_t
 
RESERVED85
;

1248 
__IO
 
ušt32_t
 
DIEPTSIZ86
;

1249 
ušt32_t
 
RESERVED86
[3];

1250 
__IO
 
ušt32_t
 
DIEPCTL13
;

1251 
ušt32_t
 
RESERVED87
;

1252 
__IO
 
ušt32_t
 
DIEPINT13
;

1253 
ušt32_t
 
RESERVED88
;

1254 
__IO
 
ušt32_t
 
DIEPTSIZ13
;

1255 
ušt32_t
 
RESERVED89
[3];

1256 
__IO
 
ušt32_t
 
DIEPCTL14
;

1257 
ušt32_t
 
RESERVED90
;

1258 
__IO
 
ušt32_t
 
DIEPINT14
;

1259 
ušt32_t
 
RESERVED91
;

1260 
__IO
 
ušt32_t
 
DIEPTSIZ14
;

1261 
ušt32_t
 
RESERVED92
[3];

1262 
__IO
 
ušt32_t
 
DIEPCTL15
;

1263 
ušt32_t
 
RESERVED93
;

1264 
__IO
 
ušt32_t
 
DIEPINT15
;

1265 
ušt32_t
 
RESERVED94
;

1266 
__IO
 
ušt32_t
 
DIEPTSIZ15
;

1267 
ušt32_t
 
RESERVED95
[3];

1268 
__IO
 
ušt32_t
 
DOEPCTL0
;

1269 
ušt32_t
 
RESERVED96
;

1270 
__IO
 
ušt32_t
 
DOEPINT0
;

1271 
ušt32_t
 
RESERVED97
;

1272 
__IO
 
ušt32_t
 
DOEPTSIZ0
;

1273 
ušt32_t
 
RESERVED98
[3];

1274 
__IO
 
ušt32_t
 
DOEPCTL1
;

1275 
ušt32_t
 
RESERVED99
;

1276 
__IO
 
ušt32_t
 
DOEPINT1
;

1277 
ušt32_t
 
RESERVED100
;

1278 
__IO
 
ušt32_t
 
DOEPTSIZ1
;

1279 
ušt32_t
 
RESERVED101
[3];

1280 
__IO
 
ušt32_t
 
DOEPCTL2
;

1281 
ušt32_t
 
RESERVED102
;

1282 
__IO
 
ušt32_t
 
DOEPINT2
;

1283 
ušt32_t
 
RESERVED103
;

1284 
__IO
 
ušt32_t
 
DOEPTSIZ2
;

1285 
ušt32_t
 
RESERVED104
[3];

1286 
__IO
 
ušt32_t
 
DOEPCTL3
;

1287 
ušt32_t
 
RESERVED105
;

1288 
__IO
 
ušt32_t
 
DOEPINT3
;

1289 
ušt32_t
 
RESERVED106
;

1290 
__IO
 
ušt32_t
 
DOEPTSIZ3
;

1291 
ušt32_t
 
RESERVED107
[3];

1292 
__IO
 
ušt32_t
 
DOEPCTL4
;

1293 
ušt32_t
 
RESERVED108
;

1294 
__IO
 
ušt32_t
 
DOEPINT4
;

1295 
ušt32_t
 
RESERVED109
;

1296 
__IO
 
ušt32_t
 
DOEPTSIZ4
;

1297 
ušt32_t
 
RESERVED110
[3];

1298 
__IO
 
ušt32_t
 
DOEPCTL5
;

1299 
ušt32_t
 
RESERVED111
;

1300 
__IO
 
ušt32_t
 
DOEPINT5
;

1301 
ušt32_t
 
RESERVED112
;

1302 
__IO
 
ušt32_t
 
DOEPTSIZ5
;

1303 
ušt32_t
 
RESERVED113
[3];

1304 
__IO
 
ušt32_t
 
DOEPCTL6
;

1305 
ušt32_t
 
RESERVED114
;

1306 
__IO
 
ušt32_t
 
DOEPINT6
;

1307 
ušt32_t
 
RESERVED115
;

1308 
__IO
 
ušt32_t
 
DOEPTSIZ6
;

1309 
ušt32_t
 
RESERVED116
[3];

1310 
__IO
 
ušt32_t
 
DOEPCTL7
;

1311 
ušt32_t
 
RESERVED117
;

1312 
__IO
 
ušt32_t
 
DOEPINT7
;

1313 
ušt32_t
 
RESERVED118
;

1314 
__IO
 
ušt32_t
 
DOEPTSIZ7
;

1315 
ušt32_t
 
RESERVED119
[3];

1316 
__IO
 
ušt32_t
 
DOEPCTL8
;

1317 
ušt32_t
 
RESERVED120
;

1318 
__IO
 
ušt32_t
 
DOEPINT8
;

1319 
ušt32_t
 
RESERVED121
;

1320 
__IO
 
ušt32_t
 
DOEPTSIZ8
;

1321 
ušt32_t
 
RESERVED122
[3];

1322 
__IO
 
ušt32_t
 
DOEPCTL9
;

1323 
ušt32_t
 
RESERVED123
;

1324 
__IO
 
ušt32_t
 
DOEPINT9
;

1325 
ušt32_t
 
RESERVED124
;

1326 
__IO
 
ušt32_t
 
DOEPTSIZ9
;

1327 
ušt32_t
 
RESERVED125
[3];

1328 
__IO
 
ušt32_t
 
DOEPCTL10
;

1329 
ušt32_t
 
RESERVED126
;

1330 
__IO
 
ušt32_t
 
DOEPINT10
;

1331 
ušt32_t
 
RESERVED127
;

1332 
__IO
 
ušt32_t
 
DOEPTSIZ10
;

1333 
ušt32_t
 
RESERVED128
[3];

1334 
__IO
 
ušt32_t
 
DOEPCTL11
;

1335 
ušt32_t
 
RESERVED129
;

1336 
__IO
 
ušt32_t
 
DOEPINT11
;

1337 
ušt32_t
 
RESERVED130
;

1338 
__IO
 
ušt32_t
 
DOEPTSIZ11
;

1339 
ušt32_t
 
RESERVED131
[3];

1340 
__IO
 
ušt32_t
 
DOEPCTL12
;

1341 
ušt32_t
 
RESERVED132
;

1342 
__IO
 
ušt32_t
 
DOEPINT12
;

1343 
ušt32_t
 
RESERVED133
;

1344 
__IO
 
ušt32_t
 
DOEPTSIZ12
;

1345 
ušt32_t
 
RESERVED134
[3];

1346 
__IO
 
ušt32_t
 
DOEPCTL13
;

1347 
ušt32_t
 
RESERVED135
;

1348 
__IO
 
ušt32_t
 
DOEPINT13
;

1349 
ušt32_t
 
RESERVED136
;

1350 
__IO
 
ušt32_t
 
DOEPTSIZ13
;

1351 
ušt32_t
 
RESERVED137
[3];

1352 
__IO
 
ušt32_t
 
DOEPCTL14
;

1353 
ušt32_t
 
RESERVED138
;

1354 
__IO
 
ušt32_t
 
DOEPINT14
;

1355 
ušt32_t
 
RESERVED139
;

1356 
__IO
 
ušt32_t
 
DOEPTSIZ14
;

1357 
ušt32_t
 
RESERVED140
[3];

1358 
__IO
 
ušt32_t
 
DOEPCTL15
;

1359 
ušt32_t
 
RESERVED141
;

1360 
__IO
 
ušt32_t
 
DOEPINT15
;

1361 
ušt32_t
 
RESERVED142
;

1362 
__IO
 
ušt32_t
 
DOEPTSIZ15
;

1363 
ušt32_t
 
RESERVED143
[3];

1364 
ušt32_t
 
RESERVED144
[64];

1365 
__IO
 
ušt32_t
 
PCGCCTL
;

1366 } 
	tOTG_FS_Ty³Def
;

1374 
__IO
 
ušt32_t
 
GOTGCTL
;

1375 
__IO
 
ušt32_t
 
GOTGINT
;

1376 
__IO
 
ušt32_t
 
GAHBCFG
;

1377 
__IO
 
ušt32_t
 
GUSBCFG
;

1378 
__IO
 
ušt32_t
 
GRSTCTL
;

1379 
__IO
 
ušt32_t
 
GINTSTS
;

1380 
__IO
 
ušt32_t
 
GINTMSK
;

1381 
__IO
 
ušt32_t
 
GRXSTSR
;

1382 
__IO
 
ušt32_t
 
GRXSTSP
;

1383 
__IO
 
ušt32_t
 
GRXFSIZ
;

1386 
__IO
 
ušt32_t
 
GNPTXFSIZ
;

1387 
__IO
 
ušt32_t
 
TX0FSIZ
;

1389 
__IO
 
ušt32_t
 
GNPTXSTS
;

1390 
__IO
 
ušt32_t
 
GI2CCTL
;

1391 
ušt32_t
 
RESERVED0
;

1392 
__IO
 
ušt32_t
 
GCCFG
;

1393 
__IO
 
ušt32_t
 
CID
;

1394 
ušt32_t
 
RESERVED1
[48];

1395 
__IO
 
ušt32_t
 
HPTXFSIZ
;

1396 
__IO
 
ušt32_t
 
DIEPTXF1
;

1397 
__IO
 
ušt32_t
 
DIEPTXF2
;

1398 
__IO
 
ušt32_t
 
DIEPTXF3
;

1399 
__IO
 
ušt32_t
 
DIEPTXF4
;

1400 
__IO
 
ušt32_t
 
DIEPTXF5
;

1401 
__IO
 
ušt32_t
 
DIEPTXF6
;

1402 
__IO
 
ušt32_t
 
DIEPTXF7
;

1403 
__IO
 
ušt32_t
 
DIEPTXF8
;

1404 
__IO
 
ušt32_t
 
DIEPTXF9
;

1405 
__IO
 
ušt32_t
 
DIEPTXF10
;

1406 
__IO
 
ušt32_t
 
DIEPTXF11
;

1407 
__IO
 
ušt32_t
 
DIEPTXF12
;

1408 
__IO
 
ušt32_t
 
DIEPTXF13
;

1409 
__IO
 
ušt32_t
 
DIEPTXF14
;

1410 
__IO
 
ušt32_t
 
DIEPTXF15
;

1411 
ušt32_t
 
RESERVED2
[176];

1412 
__IO
 
ušt32_t
 
HCFG
;

1413 
__IO
 
ušt32_t
 
HFIR
;

1414 
__IO
 
ušt32_t
 
HFNUM
;

1415 
ušt32_t
 
RESERVED3
;

1416 
__IO
 
ušt32_t
 
HPTXSTS
;

1417 
__IO
 
ušt32_t
 
HAINT
;

1418 
__IO
 
ušt32_t
 
HAINTMSK
;

1419 
ušt32_t
 
RESERVED4
[9];

1420 
__IO
 
ušt32_t
 
HPRT
;

1421 
ušt32_t
 
RESERVED5
[47];

1422 
__IO
 
ušt32_t
 
HCCHAR0
;

1423 
__IO
 
ušt32_t
 
HCSPLT0
;

1424 
__IO
 
ušt32_t
 
HCINT0
;

1425 
__IO
 
ušt32_t
 
HCINTMSK0
;

1426 
__IO
 
ušt32_t
 
HCTSIZ0
;

1427 
__IO
 
ušt32_t
 
HCDMA0
;

1428 
ušt32_t
 
RESERVED6
[2];

1429 
__IO
 
ušt32_t
 
HCCHAR1
;

1430 
__IO
 
ušt32_t
 
HCSPLT1
;

1431 
__IO
 
ušt32_t
 
HCINT1
;

1432 
__IO
 
ušt32_t
 
HCINTMSK1
;

1433 
__IO
 
ušt32_t
 
HCTSIZ1
;

1434 
__IO
 
ušt32_t
 
HCDMA1
;

1435 
ušt32_t
 
RESERVED7
[2];

1436 
__IO
 
ušt32_t
 
HCCHAR2
;

1437 
__IO
 
ušt32_t
 
HCSPLT2
;

1438 
__IO
 
ušt32_t
 
HCINT2
;

1439 
__IO
 
ušt32_t
 
HCINTMSK2
;

1440 
__IO
 
ušt32_t
 
HCTSIZ2
;

1441 
__IO
 
ušt32_t
 
HCDMA2
;

1442 
ušt32_t
 
RESERVED8
[2];

1443 
__IO
 
ušt32_t
 
HCCHAR3
;

1444 
__IO
 
ušt32_t
 
HCSPLT3
;

1445 
__IO
 
ušt32_t
 
HCINT3
;

1446 
__IO
 
ušt32_t
 
HCINTMSK3
;

1447 
__IO
 
ušt32_t
 
HCTSIZ3
;

1448 
__IO
 
ušt32_t
 
HCDMA3
;

1449 
ušt32_t
 
RESERVED9
[2];

1450 
__IO
 
ušt32_t
 
HCCHAR4
;

1451 
__IO
 
ušt32_t
 
HCSPLT4
;

1452 
__IO
 
ušt32_t
 
HCINT4
;

1453 
__IO
 
ušt32_t
 
HCINTMSK4
;

1454 
__IO
 
ušt32_t
 
HCTSIZ4
;

1455 
__IO
 
ušt32_t
 
HCDMA4
;

1456 
ušt32_t
 
RESERVED10
[2];

1457 
__IO
 
ušt32_t
 
HCCHAR5
;

1458 
__IO
 
ušt32_t
 
HCSPLT5
;

1459 
__IO
 
ušt32_t
 
HCINT5
;

1460 
__IO
 
ušt32_t
 
HCINTMSK5
;

1461 
__IO
 
ušt32_t
 
HCTSIZ5
;

1462 
__IO
 
ušt32_t
 
HCDMA5
;

1463 
ušt32_t
 
RESERVED11
[2];

1464 
__IO
 
ušt32_t
 
HCCHAR6
;

1465 
__IO
 
ušt32_t
 
HCSPLT6
;

1466 
__IO
 
ušt32_t
 
HCINT6
;

1467 
__IO
 
ušt32_t
 
HCINTMSK6
;

1468 
__IO
 
ušt32_t
 
HCTSIZ6
;

1469 
__IO
 
ušt32_t
 
HCDMA6
;

1470 
ušt32_t
 
RESERVED12
[2];

1471 
__IO
 
ušt32_t
 
HCCHAR7
;

1472 
__IO
 
ušt32_t
 
HCSPLT7
;

1473 
__IO
 
ušt32_t
 
HCINT7
;

1474 
__IO
 
ušt32_t
 
HCINTMSK7
;

1475 
__IO
 
ušt32_t
 
HCTSIZ7
;

1476 
__IO
 
ušt32_t
 
HCDMA7
;

1477 
ušt32_t
 
RESERVED13
[2];

1478 
__IO
 
ušt32_t
 
HCCHAR8
;

1479 
__IO
 
ušt32_t
 
HCSPLT8
;

1480 
__IO
 
ušt32_t
 
HCINT8
;

1481 
__IO
 
ušt32_t
 
HCINTMSK8
;

1482 
__IO
 
ušt32_t
 
HCTSIZ8
;

1483 
__IO
 
ušt32_t
 
HCDMA8
;

1484 
ušt32_t
 
RESERVED14
[2];

1485 
__IO
 
ušt32_t
 
HCCHAR9
;

1486 
__IO
 
ušt32_t
 
HCSPLT9
;

1487 
__IO
 
ušt32_t
 
HCINT9
;

1488 
__IO
 
ušt32_t
 
HCINTMSK9
;

1489 
__IO
 
ušt32_t
 
HCTSIZ9
;

1490 
__IO
 
ušt32_t
 
HCDMA9
;

1491 
ušt32_t
 
RESERVED15
[2];

1492 
__IO
 
ušt32_t
 
HCCHAR10
;

1493 
__IO
 
ušt32_t
 
HCSPLT10
;

1494 
__IO
 
ušt32_t
 
HCINT10
;

1495 
__IO
 
ušt32_t
 
HCINTMSK10
;

1496 
__IO
 
ušt32_t
 
HCTSIZ10
;

1497 
__IO
 
ušt32_t
 
HCDMA10
;

1498 
ušt32_t
 
RESERVED16
[2];

1499 
__IO
 
ušt32_t
 
HCCHAR11
;

1500 
__IO
 
ušt32_t
 
HCSPLT11
;

1501 
__IO
 
ušt32_t
 
HCINT11
;

1502 
__IO
 
ušt32_t
 
HCINTMSK11
;

1503 
__IO
 
ušt32_t
 
HCTSIZ11
;

1504 
__IO
 
ušt32_t
 
HCDMA11
;

1505 
ušt32_t
 
RESERVED17
[2];

1506 
__IO
 
ušt32_t
 
HCCHAR12
;

1507 
__IO
 
ušt32_t
 
HCSPLT12
;

1508 
__IO
 
ušt32_t
 
HCINT12
;

1509 
__IO
 
ušt32_t
 
HCINTMSK12
;

1510 
__IO
 
ušt32_t
 
HCTSIZ12
;

1511 
__IO
 
ušt32_t
 
HCDMA12
;

1512 
ušt32_t
 
RESERVED18
[2];

1513 
__IO
 
ušt32_t
 
HCCHAR13
;

1514 
__IO
 
ušt32_t
 
HCSPLT13
;

1515 
__IO
 
ušt32_t
 
HCINT13
;

1516 
__IO
 
ušt32_t
 
HCINTMSK13
;

1517 
__IO
 
ušt32_t
 
HCTSIZ13
;

1518 
__IO
 
ušt32_t
 
HCDMA13
;

1519 
ušt32_t
 
RESERVED19
[2];

1520 
__IO
 
ušt32_t
 
HCCHAR14
;

1521 
__IO
 
ušt32_t
 
HCSPLT14
;

1522 
__IO
 
ušt32_t
 
HCINT14
;

1523 
__IO
 
ušt32_t
 
HCINTMSK14
;

1524 
__IO
 
ušt32_t
 
HCTSIZ14
;

1525 
__IO
 
ušt32_t
 
HCDMA14
;

1526 
ušt32_t
 
RESERVED20
[2];

1527 
__IO
 
ušt32_t
 
HCCHAR15
;

1528 
__IO
 
ušt32_t
 
HCSPLT15
;

1529 
__IO
 
ušt32_t
 
HCINT15
;

1530 
__IO
 
ušt32_t
 
HCINTMSK15
;

1531 
__IO
 
ušt32_t
 
HCTSIZ15
;

1532 
__IO
 
ušt32_t
 
HCDMA15
;

1533 
ušt32_t
 
RESERVED21
[2];

1534 
ušt32_t
 
RESERVED22
[64];

1535 
__IO
 
ušt32_t
 
DCFG
;

1536 
__IO
 
ušt32_t
 
DCTL
;

1537 
__IO
 
ušt32_t
 
DSTS
;

1538 
ušt32_t
 
RESERVED23
;

1539 
__IO
 
ušt32_t
 
DIEPMSK
;

1540 
__IO
 
ušt32_t
 
DOEPMSK
;

1541 
__IO
 
ušt32_t
 
DAINT
;

1542 
__IO
 
ušt32_t
 
DAINTMSK
;

1543 
ušt32_t
 
RESERVED24
[2];

1544 
__IO
 
ušt32_t
 
DVBUSDIS
;

1545 
__IO
 
ušt32_t
 
DVBUSPULSE
;

1546 
ušt32_t
 
RESERVED25
;

1547 
__IO
 
ušt32_t
 
DIEPEMPMSK
;

1548 
__IO
 
ušt32_t
 
EACHHINT
;

1549 
__IO
 
ušt32_t
 
EACHHINTMSK
;

1550 
__IO
 
ušt32_t
 
DIEPEACHMSK1
;

1551 
ušt32_t
 
RESERVED26
[15];

1552 
__IO
 
ušt32_t
 
DOEPEACHMSK1
;

1553 
ušt32_t
 
RESERVED27
[31];

1554 
__IO
 
ušt32_t
 
DIEPCTL0
;

1555 
ušt32_t
 
RESERVED28
;

1556 
__IO
 
ušt32_t
 
DIEPINT0
;

1557 
ušt32_t
 
RESERVED29
;

1558 
__IO
 
ušt32_t
 
DIEPTSIZ0
;

1559 
__IO
 
ušt32_t
 
DIEPDMA0
;

1560 
__IO
 
ušt32_t
 
DTXFSTS0
;

1561 
ušt32_t
 
RESERVED30
;

1562 
__IO
 
ušt32_t
 
DIEPCTL1
;

1563 
ušt32_t
 
RESERVED31
;

1564 
__IO
 
ušt32_t
 
DIEPINT1
;

1565 
ušt32_t
 
RESERVED32
;

1566 
__IO
 
ušt32_t
 
DIEPTSIZ1
;

1567 
__IO
 
ušt32_t
 
DIEPDMA1
;

1568 
__IO
 
ušt32_t
 
DTXFSTS1
;

1569 
ušt32_t
 
RESERVED33
;

1570 
__IO
 
ušt32_t
 
DIEPCTL2
;

1571 
ušt32_t
 
RESERVED34
;

1572 
__IO
 
ušt32_t
 
DIEPINT2
;

1573 
ušt32_t
 
RESERVED35
;

1574 
__IO
 
ušt32_t
 
DIEPTSIZ2
;

1575 
__IO
 
ušt32_t
 
DIEPDMA2
;

1576 
__IO
 
ušt32_t
 
DTXFSTS2
;

1577 
ušt32_t
 
RESERVED36
;

1578 
__IO
 
ušt32_t
 
DIEPCTL3
;

1579 
ušt32_t
 
RESERVED37
;

1580 
__IO
 
ušt32_t
 
DIEPINT3
;

1581 
ušt32_t
 
RESERVED38
;

1582 
__IO
 
ušt32_t
 
DIEPTSIZ3
;

1583 
__IO
 
ušt32_t
 
DIEPDMA3
;

1584 
__IO
 
ušt32_t
 
DTXFSTS3
;

1585 
ušt32_t
 
RESERVED39
;

1586 
__IO
 
ušt32_t
 
DIEPCTL4
;

1587 
ušt32_t
 
RESERVED40
;

1588 
__IO
 
ušt32_t
 
DIEPINT4
;

1589 
ušt32_t
 
RESERVED41
;

1590 
__IO
 
ušt32_t
 
DIEPTSIZ4
;

1591 
__IO
 
ušt32_t
 
DIEPDMA4
;

1592 
__IO
 
ušt32_t
 
DTXFSTS4
;

1593 
ušt32_t
 
RESERVED42
;

1594 
__IO
 
ušt32_t
 
DIEPCTL5
;

1595 
ušt32_t
 
RESERVED43
;

1596 
__IO
 
ušt32_t
 
DIEPINT5
;

1597 
ušt32_t
 
RESERVED44
;

1598 
__IO
 
ušt32_t
 
DIEPTSIZ5
;

1599 
__IO
 
ušt32_t
 
DIEPDMA5
;

1600 
__IO
 
ušt32_t
 
DTXFSTS5
;

1601 
ušt32_t
 
RESERVED45
;

1602 
__IO
 
ušt32_t
 
DIEPCTL6
;

1603 
ušt32_t
 
RESERVED46
;

1604 
__IO
 
ušt32_t
 
DIEPINT6
;

1605 
ušt32_t
 
RESERVED47
;

1606 
__IO
 
ušt32_t
 
DIEPTSIZ6
;

1607 
__IO
 
ušt32_t
 
DIEPDMA6
;

1608 
__IO
 
ušt32_t
 
DTXFSTS6
;

1609 
ušt32_t
 
RESERVED48
;

1610 
__IO
 
ušt32_t
 
DIEPCTL7
;

1611 
ušt32_t
 
RESERVED49
;

1612 
__IO
 
ušt32_t
 
DIEPINT7
;

1613 
ušt32_t
 
RESERVED50
;

1614 
__IO
 
ušt32_t
 
DIEPTSIZ7
;

1615 
__IO
 
ušt32_t
 
DIEPDMA7
;

1616 
__IO
 
ušt32_t
 
DTXFSTS7
;

1617 
ušt32_t
 
RESERVED51
;

1618 
__IO
 
ušt32_t
 
DIEPCTL8
;

1619 
ušt32_t
 
RESERVED52
;

1620 
__IO
 
ušt32_t
 
DIEPINT8
;

1621 
ušt32_t
 
RESERVED53
;

1622 
__IO
 
ušt32_t
 
DIEPTSIZ8
;

1623 
__IO
 
ušt32_t
 
DIEPDMA8
;

1624 
__IO
 
ušt32_t
 
DTXFSTS8
;

1625 
ušt32_t
 
RESERVED54
;

1626 
__IO
 
ušt32_t
 
DIEPCTL9
;

1627 
ušt32_t
 
RESERVED55
;

1628 
__IO
 
ušt32_t
 
DIEPINT9
;

1629 
ušt32_t
 
RESERVED56
;

1630 
__IO
 
ušt32_t
 
DIEPTSIZ9
;

1631 
__IO
 
ušt32_t
 
DIEPDMA9
;

1632 
__IO
 
ušt32_t
 
DTXFSTS9
;

1633 
ušt32_t
 
RESERVED57
;

1634 
__IO
 
ušt32_t
 
DIEPCTL10
;

1635 
ušt32_t
 
RESERVED58
;

1636 
__IO
 
ušt32_t
 
DIEPINT10
;

1637 
ušt32_t
 
RESERVED59
;

1638 
__IO
 
ušt32_t
 
DIEPTSIZ10
;

1639 
__IO
 
ušt32_t
 
DIEPDMA10
;

1640 
__IO
 
ušt32_t
 
DTXFSTS10
;

1641 
ušt32_t
 
RESERVED60
;

1642 
__IO
 
ušt32_t
 
DIEPCTL11
;

1643 
ušt32_t
 
RESERVED61
;

1644 
__IO
 
ušt32_t
 
DIEPINT11
;

1645 
ušt32_t
 
RESERVED62
;

1646 
__IO
 
ušt32_t
 
DIEPTSIZ11
;

1647 
__IO
 
ušt32_t
 
DIEPDMA11
;

1648 
__IO
 
ušt32_t
 
DTXFSTS11
;

1649 
ušt32_t
 
RESERVED63
;

1650 
__IO
 
ušt32_t
 
DIEPCTL12
;

1651 
ušt32_t
 
RESERVED64
;

1652 
__IO
 
ušt32_t
 
DIEPINT12
;

1653 
ušt32_t
 
RESERVED65
;

1654 
__IO
 
ušt32_t
 
DIEPTSIZ12
;

1655 
__IO
 
ušt32_t
 
DIEPDMA12
;

1656 
__IO
 
ušt32_t
 
DTXFSTS12
;

1657 
ušt32_t
 
RESERVED66
;

1658 
__IO
 
ušt32_t
 
DIEPCTL13
;

1659 
ušt32_t
 
RESERVED67
;

1660 
__IO
 
ušt32_t
 
DIEPINT13
;

1661 
ušt32_t
 
RESERVED68
;

1662 
__IO
 
ušt32_t
 
DIEPTSIZ13
;

1663 
__IO
 
ušt32_t
 
DIEPDMA13
;

1664 
__IO
 
ušt32_t
 
DTXFSTS13
;

1665 
ušt32_t
 
RESERVED69
;

1666 
__IO
 
ušt32_t
 
DIEPCTL14
;

1667 
ušt32_t
 
RESERVED70
;

1668 
__IO
 
ušt32_t
 
DIEPINT14
;

1669 
ušt32_t
 
RESERVED71
;

1670 
__IO
 
ušt32_t
 
DIEPTSIZ14
;

1671 
__IO
 
ušt32_t
 
DIEPDMA14
;

1672 
__IO
 
ušt32_t
 
DTXFSTS14
;

1673 
ušt32_t
 
RESERVED72
;

1674 
__IO
 
ušt32_t
 
DIEPCTL15
;

1675 
ušt32_t
 
RESERVED73
;

1676 
__IO
 
ušt32_t
 
DIEPINT15
;

1677 
ušt32_t
 
RESERVED74
;

1678 
__IO
 
ušt32_t
 
DIEPTSIZ15
;

1679 
__IO
 
ušt32_t
 
DIEPDMA15
;

1680 
__IO
 
ušt32_t
 
DTXFSTS15
;

1681 
ušt32_t
 
RESERVED75
;

1682 
__IO
 
ušt32_t
 
DOEPCTL0
;

1683 
ušt32_t
 
RESERVED76
;

1684 
__IO
 
ušt32_t
 
DOEPINT0
;

1685 
ušt32_t
 
RESERVED77
;

1686 
__IO
 
ušt32_t
 
DOEPTSIZ0
;

1687 
__IO
 
ušt32_t
 
DOEPDMAB0
;

1688 
ušt32_t
 
RESERVED78
[2];

1689 
__IO
 
ušt32_t
 
DOEPCTL1
;

1690 
ušt32_t
 
RESERVED79
;

1691 
__IO
 
ušt32_t
 
DOEPINT1
;

1692 
ušt32_t
 
RESERVED80
;

1693 
__IO
 
ušt32_t
 
DOEPTSIZ1
;

1694 
__IO
 
ušt32_t
 
DOEPDMAB1
;

1695 
ušt32_t
 
RESERVED81
[2];

1696 
__IO
 
ušt32_t
 
DOEPCTL2
;

1697 
ušt32_t
 
RESERVED82
;

1698 
__IO
 
ušt32_t
 
DOEPINT2
;

1699 
ušt32_t
 
RESERVED83
;

1700 
__IO
 
ušt32_t
 
DOEPTSIZ2
;

1701 
__IO
 
ušt32_t
 
DOEPDMAB2
;

1702 
ušt32_t
 
RESERVED84
[2];

1703 
__IO
 
ušt32_t
 
DOEPCTL3
;

1704 
ušt32_t
 
RESERVED85
;

1705 
__IO
 
ušt32_t
 
DOEPINT3
;

1706 
ušt32_t
 
RESERVED86
;

1707 
__IO
 
ušt32_t
 
DOEPTSIZ3
;

1708 
__IO
 
ušt32_t
 
DOEPDMAB3
;

1709 
ušt32_t
 
RESERVED87
[2];

1710 
__IO
 
ušt32_t
 
DOEPCTL4
;

1711 
ušt32_t
 
RESERVED88
;

1712 
__IO
 
ušt32_t
 
DOEPINT4
;

1713 
ušt32_t
 
RESERVED89
;

1714 
__IO
 
ušt32_t
 
DOEPTSIZ4
;

1715 
__IO
 
ušt32_t
 
DOEPDMAB4
;

1716 
ušt32_t
 
RESERVED90
[2];

1717 
__IO
 
ušt32_t
 
DOEPCTL5
;

1718 
ušt32_t
 
RESERVED91
;

1719 
__IO
 
ušt32_t
 
DOEPINT5
;

1720 
ušt32_t
 
RESERVED92
;

1721 
__IO
 
ušt32_t
 
DOEPTSIZ5
;

1722 
__IO
 
ušt32_t
 
DOEPDMAB5
;

1723 
ušt32_t
 
RESERVED93
[2];

1724 
__IO
 
ušt32_t
 
DOEPCTL6
;

1725 
ušt32_t
 
RESERVED94
;

1726 
__IO
 
ušt32_t
 
DOEPINT6
;

1727 
ušt32_t
 
RESERVED95
;

1728 
__IO
 
ušt32_t
 
DOEPTSIZ6
;

1729 
__IO
 
ušt32_t
 
DOEPDMAB6
;

1730 
ušt32_t
 
RESERVED96
[2];

1731 
__IO
 
ušt32_t
 
DOEPCTL7
;

1732 
ušt32_t
 
RESERVED97
;

1733 
__IO
 
ušt32_t
 
DOEPINT7
;

1734 
ušt32_t
 
RESERVED98
;

1735 
__IO
 
ušt32_t
 
DOEPTSIZ7
;

1736 
__IO
 
ušt32_t
 
DOEPDMAB7
;

1737 
ušt32_t
 
RESERVED99
[2];

1738 
__IO
 
ušt32_t
 
DOEPCTL8
;

1739 
ušt32_t
 
RESERVED100
;

1740 
__IO
 
ušt32_t
 
DOEPINT8
;

1741 
ušt32_t
 
RESERVED101
;

1742 
__IO
 
ušt32_t
 
DOEPTSIZ8
;

1743 
__IO
 
ušt32_t
 
DOEPDMAB8
;

1744 
ušt32_t
 
RESERVED102
[2];

1745 
__IO
 
ušt32_t
 
DOEPCTL9
;

1746 
ušt32_t
 
RESERVED103
;

1747 
__IO
 
ušt32_t
 
DOEPINT9
;

1748 
ušt32_t
 
RESERVED104
;

1749 
__IO
 
ušt32_t
 
DOEPTSIZ9
;

1750 
__IO
 
ušt32_t
 
DOEPDMAB9
;

1751 
ušt32_t
 
RESERVED105
[2];

1752 
__IO
 
ušt32_t
 
DOEPCTL10
;

1753 
ušt32_t
 
RESERVED106
;

1754 
__IO
 
ušt32_t
 
DOEPINT10
;

1755 
ušt32_t
 
RESERVED107
;

1756 
__IO
 
ušt32_t
 
DOEPTSIZ10
;

1757 
__IO
 
ušt32_t
 
DOEPDMAB10
;

1758 
ušt32_t
 
RESERVED108
[2];

1759 
__IO
 
ušt32_t
 
DOEPCTL11
;

1760 
ušt32_t
 
RESERVED109
;

1761 
__IO
 
ušt32_t
 
DOEPINT11
;

1762 
ušt32_t
 
RESERVED110
;

1763 
__IO
 
ušt32_t
 
DOEPTSIZ11
;

1764 
__IO
 
ušt32_t
 
DOEPDMAB11
;

1765 
ušt32_t
 
RESERVED111
[2];

1766 
__IO
 
ušt32_t
 
DOEPCTL12
;

1767 
ušt32_t
 
RESERVED112
;

1768 
__IO
 
ušt32_t
 
DOEPINT12
;

1769 
ušt32_t
 
RESERVED113
;

1770 
__IO
 
ušt32_t
 
DOEPTSIZ12
;

1771 
__IO
 
ušt32_t
 
DOEPDMAB12
;

1772 
ušt32_t
 
RESERVED114
[2];

1773 
__IO
 
ušt32_t
 
DOEPCTL13
;

1774 
ušt32_t
 
RESERVED115
;

1775 
__IO
 
ušt32_t
 
DOEPINT13
;

1776 
ušt32_t
 
RESERVED116
;

1777 
__IO
 
ušt32_t
 
DOEPTSIZ13
;

1778 
__IO
 
ušt32_t
 
DOEPDMAB13
;

1779 
ušt32_t
 
RESERVED117
[2];

1780 
__IO
 
ušt32_t
 
DOEPCTL14
;

1781 
ušt32_t
 
RESERVED118
;

1782 
__IO
 
ušt32_t
 
DOEPINT14
;

1783 
ušt32_t
 
RESERVED119
;

1784 
__IO
 
ušt32_t
 
DOEPTSIZ14
;

1785 
__IO
 
ušt32_t
 
DOEPDMAB14
;

1786 
ušt32_t
 
RESERVED120
[2];

1787 
__IO
 
ušt32_t
 
DOEPCTL15
;

1788 
ušt32_t
 
RESERVED121
;

1789 
__IO
 
ušt32_t
 
DOEPINT15
;

1790 
ušt32_t
 
RESERVED122
;

1791 
__IO
 
ušt32_t
 
DOEPTSIZ15
;

1792 
__IO
 
ušt32_t
 
DOEPDMAB15
;

1793 
ušt32_t
 
RESERVED123
[2];

1794 
ušt32_t
 
RESERVED143
[64];

1795 
__IO
 
ušt32_t
 
PCGCCTL
;

1796 } 
	tOTG_HS_Ty³Def
;

1805 
	#FLASH_BASE
 ((
ušt32_t
)0x08000000è

	)

1806 
	#CCMDATARAM_BASE
 ((
ušt32_t
)0x10000000è

	)

1807 
	#SRAM1_BASE
 ((
ušt32_t
)0x20000000è

	)

1808 
	#SRAM2_BASE
 ((
ušt32_t
)0x2001C000è

	)

1809 
	#PERIPH_BASE
 ((
ušt32_t
)0x40000000è

	)

1810 
	#BKPSRAM_BASE
 ((
ušt32_t
)0x40024000è

	)

1811 
	#FSMC_R_BASE
 ((
ušt32_t
)0xA0000000è

	)

1813 
	#CCMDATARAM_BB_BASE
 ((
ušt32_t
)0x12000000è

	)

1814 
	#SRAM1_BB_BASE
 ((
ušt32_t
)0x22000000è

	)

1815 
	#SRAM2_BB_BASE
 ((
ušt32_t
)0x2201C000è

	)

1816 
	#PERIPH_BB_BASE
 ((
ušt32_t
)0x42000000è

	)

1817 
	#BKPSRAM_BB_BASE
 ((
ušt32_t
)0x42024000è

	)

1820 
	#SRAM_BASE
 
SRAM1_BASE


	)

1821 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

1825 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1826 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

1827 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

1828 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

1831 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1832 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1833 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1834 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1835 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1836 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1837 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1838 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1839 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1840 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1841 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1842 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1843 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400)

	)

1844 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1845 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1846 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

1847 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1848 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1849 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1850 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1851 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1852 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1853 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

1854 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1855 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1856 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1857 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1860 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1861 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1862 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1863 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1864 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1865 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100)

	)

1866 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200)

	)

1867 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

1868 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1869 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1870 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1871 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1872 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1873 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1874 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1877 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

1878 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

1879 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

1880 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

1881 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

1882 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400)

	)

1883 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800)

	)

1884 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

1885 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000)

	)

1886 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

1887 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

1888 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

1889 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

1890 
	#DMA1_SŒ—m0_BASE
 (
DMA1_BASE
 + 0x010)

	)

1891 
	#DMA1_SŒ—m1_BASE
 (
DMA1_BASE
 + 0x028)

	)

1892 
	#DMA1_SŒ—m2_BASE
 (
DMA1_BASE
 + 0x040)

	)

1893 
	#DMA1_SŒ—m3_BASE
 (
DMA1_BASE
 + 0x058)

	)

1894 
	#DMA1_SŒ—m4_BASE
 (
DMA1_BASE
 + 0x070)

	)

1895 
	#DMA1_SŒ—m5_BASE
 (
DMA1_BASE
 + 0x088)

	)

1896 
	#DMA1_SŒ—m6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

1897 
	#DMA1_SŒ—m7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

1898 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

1899 
	#DMA2_SŒ—m0_BASE
 (
DMA2_BASE
 + 0x010)

	)

1900 
	#DMA2_SŒ—m1_BASE
 (
DMA2_BASE
 + 0x028)

	)

1901 
	#DMA2_SŒ—m2_BASE
 (
DMA2_BASE
 + 0x040)

	)

1902 
	#DMA2_SŒ—m3_BASE
 (
DMA2_BASE
 + 0x058)

	)

1903 
	#DMA2_SŒ—m4_BASE
 (
DMA2_BASE
 + 0x070)

	)

1904 
	#DMA2_SŒ—m5_BASE
 (
DMA2_BASE
 + 0x088)

	)

1905 
	#DMA2_SŒ—m6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

1906 
	#DMA2_SŒ—m7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

1907 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000)

	)

1908 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1909 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1910 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1911 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1912 
	#OTG_HS_BASE
 (
AHB1PERIPH_BASE
 + 0x20000)

	)

1913 
	#OTG_HS_DFIFO0_BASE
 (
OTG_HS_BASE
 + 0x01000)

	)

1914 
	#OTG_HS_DFIFO1_BASE
 (
OTG_HS_BASE
 + 0x02000)

	)

1915 
	#OTG_HS_DFIFO2_BASE
 (
OTG_HS_BASE
 + 0x03000)

	)

1916 
	#OTG_HS_DFIFO3_BASE
 (
OTG_HS_BASE
 + 0x04000)

	)

1917 
	#OTG_HS_DFIFO4_BASE
 (
OTG_HS_BASE
 + 0x05000)

	)

1918 
	#OTG_HS_DFIFO5_BASE
 (
OTG_HS_BASE
 + 0x06000)

	)

1919 
	#OTG_HS_DFIFO6_BASE
 (
OTG_HS_BASE
 + 0x07000)

	)

1920 
	#OTG_HS_DFIFO7_BASE
 (
OTG_HS_BASE
 + 0x08000)

	)

1921 
	#OTG_HS_DFIFO8_BASE
 (
OTG_HS_BASE
 + 0x09000)

	)

1922 
	#OTG_HS_DFIFO9_BASE
 (
OTG_HS_BASE
 + 0x0A000)

	)

1923 
	#OTG_HS_DFIFO10_BASE
 (
OTG_HS_BASE
 + 0x0B000)

	)

1924 
	#OTG_HS_DFIFO11_BASE
 (
OTG_HS_BASE
 + 0x0C000)

	)

1925 
	#OTG_HS_DFIFO12_BASE
 (
OTG_HS_BASE
 + 0x0D000)

	)

1926 
	#OTG_HS_DFIFO13_BASE
 (
OTG_HS_BASE
 + 0x0E000)

	)

1927 
	#OTG_HS_DFIFO14_BASE
 (
OTG_HS_BASE
 + 0x0F000)

	)

1928 
	#OTG_HS_DFIFO15_BASE
 (
OTG_HS_BASE
 + 0x10000)

	)

1931 
	#OTG_FS_BASE
 (
AHB2PERIPH_BASE
 + 0x00000)

	)

1932 
	#OTG_FS_DFIFO0_BASE
 (
OTG_FS_BASE
 + 0x01000)

	)

1933 
	#OTG_FS_DFIFO1_BASE
 (
OTG_FS_BASE
 + 0x02000)

	)

1934 
	#OTG_FS_DFIFO2_BASE
 (
OTG_FS_BASE
 + 0x03000)

	)

1935 
	#OTG_FS_DFIFO3_BASE
 (
OTG_FS_BASE
 + 0x04000)

	)

1936 
	#OTG_FS_DFIFO4_BASE
 (
OTG_FS_BASE
 + 0x05000)

	)

1937 
	#OTG_FS_DFIFO5_BASE
 (
OTG_FS_BASE
 + 0x06000)

	)

1938 
	#OTG_FS_DFIFO6_BASE
 (
OTG_FS_BASE
 + 0x07000)

	)

1939 
	#OTG_FS_DFIFO7_BASE
 (
OTG_FS_BASE
 + 0x08000)

	)

1940 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000)

	)

1941 
	#CRYP_BASE
 (
AHB2PERIPH_BASE
 + 0x60000)

	)

1942 
	#HASH_BASE
 (
AHB2PERIPH_BASE
 + 0x60400)

	)

1943 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800)

	)

1946 
	#FSMC_Bªk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000)

	)

1947 
	#FSMC_Bªk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104)

	)

1948 
	#FSMC_Bªk2_R_BASE
 (
FSMC_R_BASE
 + 0x0060)

	)

1949 
	#FSMC_Bªk3_R_BASE
 (
FSMC_R_BASE
 + 0x0080)

	)

1950 
	#FSMC_Bªk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0)

	)

1953 
	#DBGMCU_BASE
 ((
ušt32_t
 )0xE0042000)

	)

1962 
	#TIM2
 ((
TIM_Ty³Def
 *è
TIM2_BASE
)

	)

1963 
	#TIM3
 ((
TIM_Ty³Def
 *è
TIM3_BASE
)

	)

1964 
	#TIM4
 ((
TIM_Ty³Def
 *è
TIM4_BASE
)

	)

1965 
	#TIM5
 ((
TIM_Ty³Def
 *è
TIM5_BASE
)

	)

1966 
	#TIM6
 ((
TIM_Ty³Def
 *è
TIM6_BASE
)

	)

1967 
	#TIM7
 ((
TIM_Ty³Def
 *è
TIM7_BASE
)

	)

1968 
	#TIM12
 ((
TIM_Ty³Def
 *è
TIM12_BASE
)

	)

1969 
	#TIM13
 ((
TIM_Ty³Def
 *è
TIM13_BASE
)

	)

1970 
	#TIM14
 ((
TIM_Ty³Def
 *è
TIM14_BASE
)

	)

1971 
	#RTC
 ((
RTC_Ty³Def
 *è
RTC_BASE
)

	)

1972 
	#WWDG
 ((
WWDG_Ty³Def
 *è
WWDG_BASE
)

	)

1973 
	#IWDG
 ((
IWDG_Ty³Def
 *è
IWDG_BASE
)

	)

1974 
	#I2S2ext
 ((
SPI_Ty³Def
 *è
I2S2ext_BASE
)

	)

1975 
	#SPI2
 ((
SPI_Ty³Def
 *è
SPI2_BASE
)

	)

1976 
	#SPI3
 ((
SPI_Ty³Def
 *è
SPI3_BASE
)

	)

1977 
	#I2S3ext
 ((
SPI_Ty³Def
 *è
I2S3ext_BASE
)

	)

1978 
	#USART2
 ((
USART_Ty³Def
 *è
USART2_BASE
)

	)

1979 
	#USART3
 ((
USART_Ty³Def
 *è
USART3_BASE
)

	)

1980 
	#UART4
 ((
USART_Ty³Def
 *è
UART4_BASE
)

	)

1981 
	#UART5
 ((
USART_Ty³Def
 *è
UART5_BASE
)

	)

1982 
	#I2C1
 ((
I2C_Ty³Def
 *è
I2C1_BASE
)

	)

1983 
	#I2C2
 ((
I2C_Ty³Def
 *è
I2C2_BASE
)

	)

1984 
	#I2C3
 ((
I2C_Ty³Def
 *è
I2C3_BASE
)

	)

1985 
	#CAN1
 ((
CAN_Ty³Def
 *è
CAN1_BASE
)

	)

1986 
	#CAN2
 ((
CAN_Ty³Def
 *è
CAN2_BASE
)

	)

1987 
	#PWR
 ((
PWR_Ty³Def
 *è
PWR_BASE
)

	)

1988 
	#DAC
 ((
DAC_Ty³Def
 *è
DAC_BASE
)

	)

1989 
	#TIM1
 ((
TIM_Ty³Def
 *è
TIM1_BASE
)

	)

1990 
	#TIM8
 ((
TIM_Ty³Def
 *è
TIM8_BASE
)

	)

1991 
	#USART1
 ((
USART_Ty³Def
 *è
USART1_BASE
)

	)

1992 
	#USART6
 ((
USART_Ty³Def
 *è
USART6_BASE
)

	)

1993 
	#ADC
 ((
ADC_CommÚ_Ty³Def
 *è
ADC_BASE
)

	)

1994 
	#ADC1
 ((
ADC_Ty³Def
 *è
ADC1_BASE
)

	)

1995 
	#ADC2
 ((
ADC_Ty³Def
 *è
ADC2_BASE
)

	)

1996 
	#ADC3
 ((
ADC_Ty³Def
 *è
ADC3_BASE
)

	)

1997 
	#SDIO
 ((
SDIO_Ty³Def
 *è
SDIO_BASE
)

	)

1998 
	#SPI1
 ((
SPI_Ty³Def
 *è
SPI1_BASE
)

	)

1999 
	#SYSCFG
 ((
SYSCFG_Ty³Def
 *è
SYSCFG_BASE
)

	)

2000 
	#EXTI
 ((
EXTI_Ty³Def
 *è
EXTI_BASE
)

	)

2001 
	#TIM9
 ((
TIM_Ty³Def
 *è
TIM9_BASE
)

	)

2002 
	#TIM10
 ((
TIM_Ty³Def
 *è
TIM10_BASE
)

	)

2003 
	#TIM11
 ((
TIM_Ty³Def
 *è
TIM11_BASE
)

	)

2004 
	#GPIOA
 ((
GPIO_Ty³Def
 *è
GPIOA_BASE
)

	)

2005 
	#GPIOB
 ((
GPIO_Ty³Def
 *è
GPIOB_BASE
)

	)

2006 
	#GPIOC
 ((
GPIO_Ty³Def
 *è
GPIOC_BASE
)

	)

2007 
	#GPIOD
 ((
GPIO_Ty³Def
 *è
GPIOD_BASE
)

	)

2008 
	#GPIOE
 ((
GPIO_Ty³Def
 *è
GPIOE_BASE
)

	)

2009 
	#GPIOF
 ((
GPIO_Ty³Def
 *è
GPIOF_BASE
)

	)

2010 
	#GPIOG
 ((
GPIO_Ty³Def
 *è
GPIOG_BASE
)

	)

2011 
	#GPIOH
 ((
GPIO_Ty³Def
 *è
GPIOH_BASE
)

	)

2012 
	#GPIOI
 ((
GPIO_Ty³Def
 *è
GPIOI_BASE
)

	)

2013 
	#CRC
 ((
CRC_Ty³Def
 *è
CRC_BASE
)

	)

2014 
	#RCC
 ((
RCC_Ty³Def
 *è
RCC_BASE
)

	)

2015 
	#FLASH
 ((
FLASH_Ty³Def
 *è
FLASH_R_BASE
)

	)

2016 
	#DMA1
 ((
DMA_Ty³Def
 *è
DMA1_BASE
)

	)

2017 
	#DMA1_SŒ—m0
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m0_BASE
)

	)

2018 
	#DMA1_SŒ—m1
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m1_BASE
)

	)

2019 
	#DMA1_SŒ—m2
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m2_BASE
)

	)

2020 
	#DMA1_SŒ—m3
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m3_BASE
)

	)

2021 
	#DMA1_SŒ—m4
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m4_BASE
)

	)

2022 
	#DMA1_SŒ—m5
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m5_BASE
)

	)

2023 
	#DMA1_SŒ—m6
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m6_BASE
)

	)

2024 
	#DMA1_SŒ—m7
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m7_BASE
)

	)

2025 
	#DMA2
 ((
DMA_Ty³Def
 *è
DMA2_BASE
)

	)

2026 
	#DMA2_SŒ—m0
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m0_BASE
)

	)

2027 
	#DMA2_SŒ—m1
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m1_BASE
)

	)

2028 
	#DMA2_SŒ—m2
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m2_BASE
)

	)

2029 
	#DMA2_SŒ—m3
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m3_BASE
)

	)

2030 
	#DMA2_SŒ—m4
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m4_BASE
)

	)

2031 
	#DMA2_SŒ—m5
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m5_BASE
)

	)

2032 
	#DMA2_SŒ—m6
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m6_BASE
)

	)

2033 
	#DMA2_SŒ—m7
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m7_BASE
)

	)

2034 
	#ETH
 ((
ETH_Ty³Def
 *è
ETH_BASE
)

	)

2035 
	#OTG_HS
 ((
OTG_HS_Ty³Def
 *è
OTG_HS_BASE
)

	)

2036 
	#OTG_HS_DFIFO0
 (((
U32
 *è
OTG_HS_DFIFO0_BASE
è)

	)

2037 
	#OTG_HS_DFIFO1
 (((
U32
 *è
OTG_HS_DFIFO1_BASE
è)

	)

2038 
	#OTG_HS_DFIFO2
 (((
U32
 *è
OTG_HS_DFIFO2_BASE
è)

	)

2039 
	#OTG_HS_DFIFO3
 (((
U32
 *è
OTG_HS_DFIFO3_BASE
è)

	)

2040 
	#OTG_HS_DFIFO4
 (((
U32
 *è
OTG_HS_DFIFO4_BASE
è)

	)

2041 
	#OTG_HS_DFIFO5
 (((
U32
 *è
OTG_HS_DFIFO5_BASE
è)

	)

2042 
	#OTG_HS_DFIFO6
 (((
U32
 *è
OTG_HS_DFIFO6_BASE
è)

	)

2043 
	#OTG_HS_DFIFO7
 (((
U32
 *è
OTG_HS_DFIFO7_BASE
è)

	)

2044 
	#OTG_HS_DFIFO8
 (((
U32
 *è
OTG_HS_DFIFO8_BASE
è)

	)

2045 
	#OTG_HS_DFIFO9
 (((
U32
 *è
OTG_HS_DFIFO9_BASE
è)

	)

2046 
	#OTG_HS_DFIFO10
 (((
U32
 *è
OTG_HS_DFIFO10_BASE
è)

	)

2047 
	#OTG_HS_DFIFO11
 (((
U32
 *è
OTG_HS_DFIFO11_BASE
è)

	)

2048 
	#OTG_HS_DFIFO12
 (((
U32
 *è
OTG_HS_DFIFO12_BASE
è)

	)

2049 
	#OTG_HS_DFIFO13
 (((
U32
 *è
OTG_HS_DFIFO13_BASE
è)

	)

2050 
	#OTG_HS_DFIFO14
 (((
U32
 *è
OTG_HS_DFIFO14_BASE
è)

	)

2051 
	#OTG_HS_DFIFO15
 (((
U32
 *è
OTG_HS_DFIFO15_BASE
è)

	)

2052 
	#OTG_FS
 ((
OTG_FS_Ty³Def
 *è
OTG_FS_BASE
)

	)

2053 
	#OTG_FS_DFIFO0
 (((
U32
 *è
OTG_FS_DFIFO0_BASE
è)

	)

2054 
	#OTG_FS_DFIFO1
 (((
U32
 *è
OTG_FS_DFIFO1_BASE
è)

	)

2055 
	#OTG_FS_DFIFO2
 (((
U32
 *è
OTG_FS_DFIFO2_BASE
è)

	)

2056 
	#OTG_FS_DFIFO3
 (((
U32
 *è
OTG_FS_DFIFO3_BASE
è)

	)

2057 
	#OTG_FS_DFIFO4
 (((
U32
 *è
OTG_FS_DFIFO4_BASE
è)

	)

2058 
	#OTG_FS_DFIFO5
 (((
U32
 *è
OTG_FS_DFIFO5_BASE
è)

	)

2059 
	#OTG_FS_DFIFO6
 (((
U32
 *è
OTG_FS_DFIFO6_BASE
è)

	)

2060 
	#OTG_FS_DFIFO7
 (((
U32
 *è
OTG_FS_DFIFO7_BASE
è)

	)

2061 
	#DCMI
 ((
DCMI_Ty³Def
 *è
DCMI_BASE
)

	)

2062 
	#CRYP
 ((
CRYP_Ty³Def
 *è
CRYP_BASE
)

	)

2063 
	#HASH
 ((
HASH_Ty³Def
 *è
HASH_BASE
)

	)

2064 
	#RNG
 ((
RNG_Ty³Def
 *è
RNG_BASE
)

	)

2065 
	#FSMC_Bªk1
 ((
FSMC_Bªk1_Ty³Def
 *è
FSMC_Bªk1_R_BASE
)

	)

2066 
	#FSMC_Bªk1E
 ((
FSMC_Bªk1E_Ty³Def
 *è
FSMC_Bªk1E_R_BASE
)

	)

2067 
	#FSMC_Bªk2
 ((
FSMC_Bªk2_Ty³Def
 *è
FSMC_Bªk2_R_BASE
)

	)

2068 
	#FSMC_Bªk3
 ((
FSMC_Bªk3_Ty³Def
 *è
FSMC_Bªk3_R_BASE
)

	)

2069 
	#FSMC_Bªk4
 ((
FSMC_Bªk4_Ty³Def
 *è
FSMC_Bªk4_R_BASE
)

	)

2070 
	#DBGMCU
 ((
DBGMCU_Ty³Def
 *è
DBGMCU_BASE
)

	)

2094 
	#ADC_SR_AWD
 ((
ušt8_t
)0x01è

	)

2095 
	#ADC_SR_EOC
 ((
ušt8_t
)0x02è

	)

2096 
	#ADC_SR_JEOC
 ((
ušt8_t
)0x04è

	)

2097 
	#ADC_SR_JSTRT
 ((
ušt8_t
)0x08è

	)

2098 
	#ADC_SR_STRT
 ((
ušt8_t
)0x10è

	)

2099 
	#ADC_SR_OVR
 ((
ušt8_t
)0x20è

	)

2102 
	#ADC_CR1_AWDCH
 ((
ušt32_t
)0x0000001Fè

	)

2103 
	#ADC_CR1_AWDCH_0
 ((
ušt32_t
)0x00000001è

	)

2104 
	#ADC_CR1_AWDCH_1
 ((
ušt32_t
)0x00000002è

	)

2105 
	#ADC_CR1_AWDCH_2
 ((
ušt32_t
)0x00000004è

	)

2106 
	#ADC_CR1_AWDCH_3
 ((
ušt32_t
)0x00000008è

	)

2107 
	#ADC_CR1_AWDCH_4
 ((
ušt32_t
)0x00000010è

	)

2108 
	#ADC_CR1_EOCIE
 ((
ušt32_t
)0x00000020è

	)

2109 
	#ADC_CR1_AWDIE
 ((
ušt32_t
)0x00000040è

	)

2110 
	#ADC_CR1_JEOCIE
 ((
ušt32_t
)0x00000080è

	)

2111 
	#ADC_CR1_SCAN
 ((
ušt32_t
)0x00000100è

	)

2112 
	#ADC_CR1_AWDSGL
 ((
ušt32_t
)0x00000200è

	)

2113 
	#ADC_CR1_JAUTO
 ((
ušt32_t
)0x00000400è

	)

2114 
	#ADC_CR1_DISCEN
 ((
ušt32_t
)0x00000800è

	)

2115 
	#ADC_CR1_JDISCEN
 ((
ušt32_t
)0x00001000è

	)

2116 
	#ADC_CR1_DISCNUM
 ((
ušt32_t
)0x0000E000è

	)

2117 
	#ADC_CR1_DISCNUM_0
 ((
ušt32_t
)0x00002000è

	)

2118 
	#ADC_CR1_DISCNUM_1
 ((
ušt32_t
)0x00004000è

	)

2119 
	#ADC_CR1_DISCNUM_2
 ((
ušt32_t
)0x00008000è

	)

2120 
	#ADC_CR1_JAWDEN
 ((
ušt32_t
)0x00400000è

	)

2121 
	#ADC_CR1_AWDEN
 ((
ušt32_t
)0x00800000è

	)

2122 
	#ADC_CR1_RES
 ((
ušt32_t
)0x03000000è

	)

2123 
	#ADC_CR1_RES_0
 ((
ušt32_t
)0x01000000è

	)

2124 
	#ADC_CR1_RES_1
 ((
ušt32_t
)0x02000000è

	)

2125 
	#ADC_CR1_OVRIE
 ((
ušt32_t
)0x04000000è

	)

2128 
	#ADC_CR2_ADON
 ((
ušt32_t
)0x00000001è

	)

2129 
	#ADC_CR2_CONT
 ((
ušt32_t
)0x00000002è

	)

2130 
	#ADC_CR2_DMA
 ((
ušt32_t
)0x00000100è

	)

2131 
	#ADC_CR2_DDS
 ((
ušt32_t
)0x00000200è

	)

2132 
	#ADC_CR2_EOCS
 ((
ušt32_t
)0x00000400è

	)

2133 
	#ADC_CR2_ALIGN
 ((
ušt32_t
)0x00000800è

	)

2134 
	#ADC_CR2_JEXTSEL
 ((
ušt32_t
)0x000F0000è

	)

2135 
	#ADC_CR2_JEXTSEL_0
 ((
ušt32_t
)0x00010000è

	)

2136 
	#ADC_CR2_JEXTSEL_1
 ((
ušt32_t
)0x00020000è

	)

2137 
	#ADC_CR2_JEXTSEL_2
 ((
ušt32_t
)0x00040000è

	)

2138 
	#ADC_CR2_JEXTSEL_3
 ((
ušt32_t
)0x00080000è

	)

2139 
	#ADC_CR2_JEXTEN
 ((
ušt32_t
)0x00300000è

	)

2140 
	#ADC_CR2_JEXTEN_0
 ((
ušt32_t
)0x00100000è

	)

2141 
	#ADC_CR2_JEXTEN_1
 ((
ušt32_t
)0x00200000è

	)

2142 
	#ADC_CR2_JSWSTART
 ((
ušt32_t
)0x00400000è

	)

2143 
	#ADC_CR2_EXTSEL
 ((
ušt32_t
)0x0F000000è

	)

2144 
	#ADC_CR2_EXTSEL_0
 ((
ušt32_t
)0x01000000è

	)

2145 
	#ADC_CR2_EXTSEL_1
 ((
ušt32_t
)0x02000000è

	)

2146 
	#ADC_CR2_EXTSEL_2
 ((
ušt32_t
)0x04000000è

	)

2147 
	#ADC_CR2_EXTSEL_3
 ((
ušt32_t
)0x08000000è

	)

2148 
	#ADC_CR2_EXTEN
 ((
ušt32_t
)0x30000000è

	)

2149 
	#ADC_CR2_EXTEN_0
 ((
ušt32_t
)0x10000000è

	)

2150 
	#ADC_CR2_EXTEN_1
 ((
ušt32_t
)0x20000000è

	)

2151 
	#ADC_CR2_SWSTART
 ((
ušt32_t
)0x40000000è

	)

2154 
	#ADC_SMPR1_SMP10
 ((
ušt32_t
)0x00000007è

	)

2155 
	#ADC_SMPR1_SMP10_0
 ((
ušt32_t
)0x00000001è

	)

2156 
	#ADC_SMPR1_SMP10_1
 ((
ušt32_t
)0x00000002è

	)

2157 
	#ADC_SMPR1_SMP10_2
 ((
ušt32_t
)0x00000004è

	)

2158 
	#ADC_SMPR1_SMP11
 ((
ušt32_t
)0x00000038è

	)

2159 
	#ADC_SMPR1_SMP11_0
 ((
ušt32_t
)0x00000008è

	)

2160 
	#ADC_SMPR1_SMP11_1
 ((
ušt32_t
)0x00000010è

	)

2161 
	#ADC_SMPR1_SMP11_2
 ((
ušt32_t
)0x00000020è

	)

2162 
	#ADC_SMPR1_SMP12
 ((
ušt32_t
)0x000001C0è

	)

2163 
	#ADC_SMPR1_SMP12_0
 ((
ušt32_t
)0x00000040è

	)

2164 
	#ADC_SMPR1_SMP12_1
 ((
ušt32_t
)0x00000080è

	)

2165 
	#ADC_SMPR1_SMP12_2
 ((
ušt32_t
)0x00000100è

	)

2166 
	#ADC_SMPR1_SMP13
 ((
ušt32_t
)0x00000E00è

	)

2167 
	#ADC_SMPR1_SMP13_0
 ((
ušt32_t
)0x00000200è

	)

2168 
	#ADC_SMPR1_SMP13_1
 ((
ušt32_t
)0x00000400è

	)

2169 
	#ADC_SMPR1_SMP13_2
 ((
ušt32_t
)0x00000800è

	)

2170 
	#ADC_SMPR1_SMP14
 ((
ušt32_t
)0x00007000è

	)

2171 
	#ADC_SMPR1_SMP14_0
 ((
ušt32_t
)0x00001000è

	)

2172 
	#ADC_SMPR1_SMP14_1
 ((
ušt32_t
)0x00002000è

	)

2173 
	#ADC_SMPR1_SMP14_2
 ((
ušt32_t
)0x00004000è

	)

2174 
	#ADC_SMPR1_SMP15
 ((
ušt32_t
)0x00038000è

	)

2175 
	#ADC_SMPR1_SMP15_0
 ((
ušt32_t
)0x00008000è

	)

2176 
	#ADC_SMPR1_SMP15_1
 ((
ušt32_t
)0x00010000è

	)

2177 
	#ADC_SMPR1_SMP15_2
 ((
ušt32_t
)0x00020000è

	)

2178 
	#ADC_SMPR1_SMP16
 ((
ušt32_t
)0x001C0000è

	)

2179 
	#ADC_SMPR1_SMP16_0
 ((
ušt32_t
)0x00040000è

	)

2180 
	#ADC_SMPR1_SMP16_1
 ((
ušt32_t
)0x00080000è

	)

2181 
	#ADC_SMPR1_SMP16_2
 ((
ušt32_t
)0x00100000è

	)

2182 
	#ADC_SMPR1_SMP17
 ((
ušt32_t
)0x00E00000è

	)

2183 
	#ADC_SMPR1_SMP17_0
 ((
ušt32_t
)0x00200000è

	)

2184 
	#ADC_SMPR1_SMP17_1
 ((
ušt32_t
)0x00400000è

	)

2185 
	#ADC_SMPR1_SMP17_2
 ((
ušt32_t
)0x00800000è

	)

2186 
	#ADC_SMPR1_SMP18
 ((
ušt32_t
)0x07000000è

	)

2187 
	#ADC_SMPR1_SMP18_0
 ((
ušt32_t
)0x01000000è

	)

2188 
	#ADC_SMPR1_SMP18_1
 ((
ušt32_t
)0x02000000è

	)

2189 
	#ADC_SMPR1_SMP18_2
 ((
ušt32_t
)0x04000000è

	)

2192 
	#ADC_SMPR2_SMP0
 ((
ušt32_t
)0x00000007è

	)

2193 
	#ADC_SMPR2_SMP0_0
 ((
ušt32_t
)0x00000001è

	)

2194 
	#ADC_SMPR2_SMP0_1
 ((
ušt32_t
)0x00000002è

	)

2195 
	#ADC_SMPR2_SMP0_2
 ((
ušt32_t
)0x00000004è

	)

2196 
	#ADC_SMPR2_SMP1
 ((
ušt32_t
)0x00000038è

	)

2197 
	#ADC_SMPR2_SMP1_0
 ((
ušt32_t
)0x00000008è

	)

2198 
	#ADC_SMPR2_SMP1_1
 ((
ušt32_t
)0x00000010è

	)

2199 
	#ADC_SMPR2_SMP1_2
 ((
ušt32_t
)0x00000020è

	)

2200 
	#ADC_SMPR2_SMP2
 ((
ušt32_t
)0x000001C0è

	)

2201 
	#ADC_SMPR2_SMP2_0
 ((
ušt32_t
)0x00000040è

	)

2202 
	#ADC_SMPR2_SMP2_1
 ((
ušt32_t
)0x00000080è

	)

2203 
	#ADC_SMPR2_SMP2_2
 ((
ušt32_t
)0x00000100è

	)

2204 
	#ADC_SMPR2_SMP3
 ((
ušt32_t
)0x00000E00è

	)

2205 
	#ADC_SMPR2_SMP3_0
 ((
ušt32_t
)0x00000200è

	)

2206 
	#ADC_SMPR2_SMP3_1
 ((
ušt32_t
)0x00000400è

	)

2207 
	#ADC_SMPR2_SMP3_2
 ((
ušt32_t
)0x00000800è

	)

2208 
	#ADC_SMPR2_SMP4
 ((
ušt32_t
)0x00007000è

	)

2209 
	#ADC_SMPR2_SMP4_0
 ((
ušt32_t
)0x00001000è

	)

2210 
	#ADC_SMPR2_SMP4_1
 ((
ušt32_t
)0x00002000è

	)

2211 
	#ADC_SMPR2_SMP4_2
 ((
ušt32_t
)0x00004000è

	)

2212 
	#ADC_SMPR2_SMP5
 ((
ušt32_t
)0x00038000è

	)

2213 
	#ADC_SMPR2_SMP5_0
 ((
ušt32_t
)0x00008000è

	)

2214 
	#ADC_SMPR2_SMP5_1
 ((
ušt32_t
)0x00010000è

	)

2215 
	#ADC_SMPR2_SMP5_2
 ((
ušt32_t
)0x00020000è

	)

2216 
	#ADC_SMPR2_SMP6
 ((
ušt32_t
)0x001C0000è

	)

2217 
	#ADC_SMPR2_SMP6_0
 ((
ušt32_t
)0x00040000è

	)

2218 
	#ADC_SMPR2_SMP6_1
 ((
ušt32_t
)0x00080000è

	)

2219 
	#ADC_SMPR2_SMP6_2
 ((
ušt32_t
)0x00100000è

	)

2220 
	#ADC_SMPR2_SMP7
 ((
ušt32_t
)0x00E00000è

	)

2221 
	#ADC_SMPR2_SMP7_0
 ((
ušt32_t
)0x00200000è

	)

2222 
	#ADC_SMPR2_SMP7_1
 ((
ušt32_t
)0x00400000è

	)

2223 
	#ADC_SMPR2_SMP7_2
 ((
ušt32_t
)0x00800000è

	)

2224 
	#ADC_SMPR2_SMP8
 ((
ušt32_t
)0x07000000è

	)

2225 
	#ADC_SMPR2_SMP8_0
 ((
ušt32_t
)0x01000000è

	)

2226 
	#ADC_SMPR2_SMP8_1
 ((
ušt32_t
)0x02000000è

	)

2227 
	#ADC_SMPR2_SMP8_2
 ((
ušt32_t
)0x04000000è

	)

2228 
	#ADC_SMPR2_SMP9
 ((
ušt32_t
)0x38000000è

	)

2229 
	#ADC_SMPR2_SMP9_0
 ((
ušt32_t
)0x08000000è

	)

2230 
	#ADC_SMPR2_SMP9_1
 ((
ušt32_t
)0x10000000è

	)

2231 
	#ADC_SMPR2_SMP9_2
 ((
ušt32_t
)0x20000000è

	)

2234 
	#ADC_JOFR1_JOFFSET1
 ((
ušt16_t
)0x0FFFè

	)

2237 
	#ADC_JOFR2_JOFFSET2
 ((
ušt16_t
)0x0FFFè

	)

2240 
	#ADC_JOFR3_JOFFSET3
 ((
ušt16_t
)0x0FFFè

	)

2243 
	#ADC_JOFR4_JOFFSET4
 ((
ušt16_t
)0x0FFFè

	)

2246 
	#ADC_HTR_HT
 ((
ušt16_t
)0x0FFFè

	)

2249 
	#ADC_LTR_LT
 ((
ušt16_t
)0x0FFFè

	)

2252 
	#ADC_SQR1_SQ13
 ((
ušt32_t
)0x0000001Fè

	)

2253 
	#ADC_SQR1_SQ13_0
 ((
ušt32_t
)0x00000001è

	)

2254 
	#ADC_SQR1_SQ13_1
 ((
ušt32_t
)0x00000002è

	)

2255 
	#ADC_SQR1_SQ13_2
 ((
ušt32_t
)0x00000004è

	)

2256 
	#ADC_SQR1_SQ13_3
 ((
ušt32_t
)0x00000008è

	)

2257 
	#ADC_SQR1_SQ13_4
 ((
ušt32_t
)0x00000010è

	)

2258 
	#ADC_SQR1_SQ14
 ((
ušt32_t
)0x000003E0è

	)

2259 
	#ADC_SQR1_SQ14_0
 ((
ušt32_t
)0x00000020è

	)

2260 
	#ADC_SQR1_SQ14_1
 ((
ušt32_t
)0x00000040è

	)

2261 
	#ADC_SQR1_SQ14_2
 ((
ušt32_t
)0x00000080è

	)

2262 
	#ADC_SQR1_SQ14_3
 ((
ušt32_t
)0x00000100è

	)

2263 
	#ADC_SQR1_SQ14_4
 ((
ušt32_t
)0x00000200è

	)

2264 
	#ADC_SQR1_SQ15
 ((
ušt32_t
)0x00007C00è

	)

2265 
	#ADC_SQR1_SQ15_0
 ((
ušt32_t
)0x00000400è

	)

2266 
	#ADC_SQR1_SQ15_1
 ((
ušt32_t
)0x00000800è

	)

2267 
	#ADC_SQR1_SQ15_2
 ((
ušt32_t
)0x00001000è

	)

2268 
	#ADC_SQR1_SQ15_3
 ((
ušt32_t
)0x00002000è

	)

2269 
	#ADC_SQR1_SQ15_4
 ((
ušt32_t
)0x00004000è

	)

2270 
	#ADC_SQR1_SQ16
 ((
ušt32_t
)0x000F8000è

	)

2271 
	#ADC_SQR1_SQ16_0
 ((
ušt32_t
)0x00008000è

	)

2272 
	#ADC_SQR1_SQ16_1
 ((
ušt32_t
)0x00010000è

	)

2273 
	#ADC_SQR1_SQ16_2
 ((
ušt32_t
)0x00020000è

	)

2274 
	#ADC_SQR1_SQ16_3
 ((
ušt32_t
)0x00040000è

	)

2275 
	#ADC_SQR1_SQ16_4
 ((
ušt32_t
)0x00080000è

	)

2276 
	#ADC_SQR1_L
 ((
ušt32_t
)0x00F00000è

	)

2277 
	#ADC_SQR1_L_0
 ((
ušt32_t
)0x00100000è

	)

2278 
	#ADC_SQR1_L_1
 ((
ušt32_t
)0x00200000è

	)

2279 
	#ADC_SQR1_L_2
 ((
ušt32_t
)0x00400000è

	)

2280 
	#ADC_SQR1_L_3
 ((
ušt32_t
)0x00800000è

	)

2283 
	#ADC_SQR2_SQ7
 ((
ušt32_t
)0x0000001Fè

	)

2284 
	#ADC_SQR2_SQ7_0
 ((
ušt32_t
)0x00000001è

	)

2285 
	#ADC_SQR2_SQ7_1
 ((
ušt32_t
)0x00000002è

	)

2286 
	#ADC_SQR2_SQ7_2
 ((
ušt32_t
)0x00000004è

	)

2287 
	#ADC_SQR2_SQ7_3
 ((
ušt32_t
)0x00000008è

	)

2288 
	#ADC_SQR2_SQ7_4
 ((
ušt32_t
)0x00000010è

	)

2289 
	#ADC_SQR2_SQ8
 ((
ušt32_t
)0x000003E0è

	)

2290 
	#ADC_SQR2_SQ8_0
 ((
ušt32_t
)0x00000020è

	)

2291 
	#ADC_SQR2_SQ8_1
 ((
ušt32_t
)0x00000040è

	)

2292 
	#ADC_SQR2_SQ8_2
 ((
ušt32_t
)0x00000080è

	)

2293 
	#ADC_SQR2_SQ8_3
 ((
ušt32_t
)0x00000100è

	)

2294 
	#ADC_SQR2_SQ8_4
 ((
ušt32_t
)0x00000200è

	)

2295 
	#ADC_SQR2_SQ9
 ((
ušt32_t
)0x00007C00è

	)

2296 
	#ADC_SQR2_SQ9_0
 ((
ušt32_t
)0x00000400è

	)

2297 
	#ADC_SQR2_SQ9_1
 ((
ušt32_t
)0x00000800è

	)

2298 
	#ADC_SQR2_SQ9_2
 ((
ušt32_t
)0x00001000è

	)

2299 
	#ADC_SQR2_SQ9_3
 ((
ušt32_t
)0x00002000è

	)

2300 
	#ADC_SQR2_SQ9_4
 ((
ušt32_t
)0x00004000è

	)

2301 
	#ADC_SQR2_SQ10
 ((
ušt32_t
)0x000F8000è

	)

2302 
	#ADC_SQR2_SQ10_0
 ((
ušt32_t
)0x00008000è

	)

2303 
	#ADC_SQR2_SQ10_1
 ((
ušt32_t
)0x00010000è

	)

2304 
	#ADC_SQR2_SQ10_2
 ((
ušt32_t
)0x00020000è

	)

2305 
	#ADC_SQR2_SQ10_3
 ((
ušt32_t
)0x00040000è

	)

2306 
	#ADC_SQR2_SQ10_4
 ((
ušt32_t
)0x00080000è

	)

2307 
	#ADC_SQR2_SQ11
 ((
ušt32_t
)0x01F00000è

	)

2308 
	#ADC_SQR2_SQ11_0
 ((
ušt32_t
)0x00100000è

	)

2309 
	#ADC_SQR2_SQ11_1
 ((
ušt32_t
)0x00200000è

	)

2310 
	#ADC_SQR2_SQ11_2
 ((
ušt32_t
)0x00400000è

	)

2311 
	#ADC_SQR2_SQ11_3
 ((
ušt32_t
)0x00800000è

	)

2312 
	#ADC_SQR2_SQ11_4
 ((
ušt32_t
)0x01000000è

	)

2313 
	#ADC_SQR2_SQ12
 ((
ušt32_t
)0x3E000000è

	)

2314 
	#ADC_SQR2_SQ12_0
 ((
ušt32_t
)0x02000000è

	)

2315 
	#ADC_SQR2_SQ12_1
 ((
ušt32_t
)0x04000000è

	)

2316 
	#ADC_SQR2_SQ12_2
 ((
ušt32_t
)0x08000000è

	)

2317 
	#ADC_SQR2_SQ12_3
 ((
ušt32_t
)0x10000000è

	)

2318 
	#ADC_SQR2_SQ12_4
 ((
ušt32_t
)0x20000000è

	)

2321 
	#ADC_SQR3_SQ1
 ((
ušt32_t
)0x0000001Fè

	)

2322 
	#ADC_SQR3_SQ1_0
 ((
ušt32_t
)0x00000001è

	)

2323 
	#ADC_SQR3_SQ1_1
 ((
ušt32_t
)0x00000002è

	)

2324 
	#ADC_SQR3_SQ1_2
 ((
ušt32_t
)0x00000004è

	)

2325 
	#ADC_SQR3_SQ1_3
 ((
ušt32_t
)0x00000008è

	)

2326 
	#ADC_SQR3_SQ1_4
 ((
ušt32_t
)0x00000010è

	)

2327 
	#ADC_SQR3_SQ2
 ((
ušt32_t
)0x000003E0è

	)

2328 
	#ADC_SQR3_SQ2_0
 ((
ušt32_t
)0x00000020è

	)

2329 
	#ADC_SQR3_SQ2_1
 ((
ušt32_t
)0x00000040è

	)

2330 
	#ADC_SQR3_SQ2_2
 ((
ušt32_t
)0x00000080è

	)

2331 
	#ADC_SQR3_SQ2_3
 ((
ušt32_t
)0x00000100è

	)

2332 
	#ADC_SQR3_SQ2_4
 ((
ušt32_t
)0x00000200è

	)

2333 
	#ADC_SQR3_SQ3
 ((
ušt32_t
)0x00007C00è

	)

2334 
	#ADC_SQR3_SQ3_0
 ((
ušt32_t
)0x00000400è

	)

2335 
	#ADC_SQR3_SQ3_1
 ((
ušt32_t
)0x00000800è

	)

2336 
	#ADC_SQR3_SQ3_2
 ((
ušt32_t
)0x00001000è

	)

2337 
	#ADC_SQR3_SQ3_3
 ((
ušt32_t
)0x00002000è

	)

2338 
	#ADC_SQR3_SQ3_4
 ((
ušt32_t
)0x00004000è

	)

2339 
	#ADC_SQR3_SQ4
 ((
ušt32_t
)0x000F8000è

	)

2340 
	#ADC_SQR3_SQ4_0
 ((
ušt32_t
)0x00008000è

	)

2341 
	#ADC_SQR3_SQ4_1
 ((
ušt32_t
)0x00010000è

	)

2342 
	#ADC_SQR3_SQ4_2
 ((
ušt32_t
)0x00020000è

	)

2343 
	#ADC_SQR3_SQ4_3
 ((
ušt32_t
)0x00040000è

	)

2344 
	#ADC_SQR3_SQ4_4
 ((
ušt32_t
)0x00080000è

	)

2345 
	#ADC_SQR3_SQ5
 ((
ušt32_t
)0x01F00000è

	)

2346 
	#ADC_SQR3_SQ5_0
 ((
ušt32_t
)0x00100000è

	)

2347 
	#ADC_SQR3_SQ5_1
 ((
ušt32_t
)0x00200000è

	)

2348 
	#ADC_SQR3_SQ5_2
 ((
ušt32_t
)0x00400000è

	)

2349 
	#ADC_SQR3_SQ5_3
 ((
ušt32_t
)0x00800000è

	)

2350 
	#ADC_SQR3_SQ5_4
 ((
ušt32_t
)0x01000000è

	)

2351 
	#ADC_SQR3_SQ6
 ((
ušt32_t
)0x3E000000è

	)

2352 
	#ADC_SQR3_SQ6_0
 ((
ušt32_t
)0x02000000è

	)

2353 
	#ADC_SQR3_SQ6_1
 ((
ušt32_t
)0x04000000è

	)

2354 
	#ADC_SQR3_SQ6_2
 ((
ušt32_t
)0x08000000è

	)

2355 
	#ADC_SQR3_SQ6_3
 ((
ušt32_t
)0x10000000è

	)

2356 
	#ADC_SQR3_SQ6_4
 ((
ušt32_t
)0x20000000è

	)

2359 
	#ADC_JSQR_JSQ1
 ((
ušt32_t
)0x0000001Fè

	)

2360 
	#ADC_JSQR_JSQ1_0
 ((
ušt32_t
)0x00000001è

	)

2361 
	#ADC_JSQR_JSQ1_1
 ((
ušt32_t
)0x00000002è

	)

2362 
	#ADC_JSQR_JSQ1_2
 ((
ušt32_t
)0x00000004è

	)

2363 
	#ADC_JSQR_JSQ1_3
 ((
ušt32_t
)0x00000008è

	)

2364 
	#ADC_JSQR_JSQ1_4
 ((
ušt32_t
)0x00000010è

	)

2365 
	#ADC_JSQR_JSQ2
 ((
ušt32_t
)0x000003E0è

	)

2366 
	#ADC_JSQR_JSQ2_0
 ((
ušt32_t
)0x00000020è

	)

2367 
	#ADC_JSQR_JSQ2_1
 ((
ušt32_t
)0x00000040è

	)

2368 
	#ADC_JSQR_JSQ2_2
 ((
ušt32_t
)0x00000080è

	)

2369 
	#ADC_JSQR_JSQ2_3
 ((
ušt32_t
)0x00000100è

	)

2370 
	#ADC_JSQR_JSQ2_4
 ((
ušt32_t
)0x00000200è

	)

2371 
	#ADC_JSQR_JSQ3
 ((
ušt32_t
)0x00007C00è

	)

2372 
	#ADC_JSQR_JSQ3_0
 ((
ušt32_t
)0x00000400è

	)

2373 
	#ADC_JSQR_JSQ3_1
 ((
ušt32_t
)0x00000800è

	)

2374 
	#ADC_JSQR_JSQ3_2
 ((
ušt32_t
)0x00001000è

	)

2375 
	#ADC_JSQR_JSQ3_3
 ((
ušt32_t
)0x00002000è

	)

2376 
	#ADC_JSQR_JSQ3_4
 ((
ušt32_t
)0x00004000è

	)

2377 
	#ADC_JSQR_JSQ4
 ((
ušt32_t
)0x000F8000è

	)

2378 
	#ADC_JSQR_JSQ4_0
 ((
ušt32_t
)0x00008000è

	)

2379 
	#ADC_JSQR_JSQ4_1
 ((
ušt32_t
)0x00010000è

	)

2380 
	#ADC_JSQR_JSQ4_2
 ((
ušt32_t
)0x00020000è

	)

2381 
	#ADC_JSQR_JSQ4_3
 ((
ušt32_t
)0x00040000è

	)

2382 
	#ADC_JSQR_JSQ4_4
 ((
ušt32_t
)0x00080000è

	)

2383 
	#ADC_JSQR_JL
 ((
ušt32_t
)0x00300000è

	)

2384 
	#ADC_JSQR_JL_0
 ((
ušt32_t
)0x00100000è

	)

2385 
	#ADC_JSQR_JL_1
 ((
ušt32_t
)0x00200000è

	)

2388 
	#ADC_JDR1_JDATA
 ((
ušt16_t
)0xFFFFè

	)

2391 
	#ADC_JDR2_JDATA
 ((
ušt16_t
)0xFFFFè

	)

2394 
	#ADC_JDR3_JDATA
 ((
ušt16_t
)0xFFFFè

	)

2397 
	#ADC_JDR4_JDATA
 ((
ušt16_t
)0xFFFFè

	)

2400 
	#ADC_DR_DATA
 ((
ušt32_t
)0x0000FFFFè

	)

2401 
	#ADC_DR_ADC2DATA
 ((
ušt32_t
)0xFFFF0000è

	)

2404 
	#ADC_CSR_AWD1
 ((
ušt32_t
)0x00000001è

	)

2405 
	#ADC_CSR_EOC1
 ((
ušt32_t
)0x00000002è

	)

2406 
	#ADC_CSR_JEOC1
 ((
ušt32_t
)0x00000004è

	)

2407 
	#ADC_CSR_JSTRT1
 ((
ušt32_t
)0x00000008è

	)

2408 
	#ADC_CSR_STRT1
 ((
ušt32_t
)0x00000010è

	)

2409 
	#ADC_CSR_DOVR1
 ((
ušt32_t
)0x00000020è

	)

2410 
	#ADC_CSR_AWD2
 ((
ušt32_t
)0x00000100è

	)

2411 
	#ADC_CSR_EOC2
 ((
ušt32_t
)0x00000200è

	)

2412 
	#ADC_CSR_JEOC2
 ((
ušt32_t
)0x00000400è

	)

2413 
	#ADC_CSR_JSTRT2
 ((
ušt32_t
)0x00000800è

	)

2414 
	#ADC_CSR_STRT2
 ((
ušt32_t
)0x00001000è

	)

2415 
	#ADC_CSR_DOVR2
 ((
ušt32_t
)0x00002000è

	)

2416 
	#ADC_CSR_AWD3
 ((
ušt32_t
)0x00010000è

	)

2417 
	#ADC_CSR_EOC3
 ((
ušt32_t
)0x00020000è

	)

2418 
	#ADC_CSR_JEOC3
 ((
ušt32_t
)0x00040000è

	)

2419 
	#ADC_CSR_JSTRT3
 ((
ušt32_t
)0x00080000è

	)

2420 
	#ADC_CSR_STRT3
 ((
ušt32_t
)0x00100000è

	)

2421 
	#ADC_CSR_DOVR3
 ((
ušt32_t
)0x00200000è

	)

2424 
	#ADC_CCR_MULTI
 ((
ušt32_t
)0x0000001Fè

	)

2425 
	#ADC_CCR_MULTI_0
 ((
ušt32_t
)0x00000001è

	)

2426 
	#ADC_CCR_MULTI_1
 ((
ušt32_t
)0x00000002è

	)

2427 
	#ADC_CCR_MULTI_2
 ((
ušt32_t
)0x00000004è

	)

2428 
	#ADC_CCR_MULTI_3
 ((
ušt32_t
)0x00000008è

	)

2429 
	#ADC_CCR_MULTI_4
 ((
ušt32_t
)0x00000010è

	)

2430 
	#ADC_CCR_DELAY
 ((
ušt32_t
)0x00000F00è

	)

2431 
	#ADC_CCR_DELAY_0
 ((
ušt32_t
)0x00000100è

	)

2432 
	#ADC_CCR_DELAY_1
 ((
ušt32_t
)0x00000200è

	)

2433 
	#ADC_CCR_DELAY_2
 ((
ušt32_t
)0x00000400è

	)

2434 
	#ADC_CCR_DELAY_3
 ((
ušt32_t
)0x00000800è

	)

2435 
	#ADC_CCR_DDS
 ((
ušt32_t
)0x00002000è

	)

2436 
	#ADC_CCR_DMA
 ((
ušt32_t
)0x0000C000è

	)

2437 
	#ADC_CCR_DMA_0
 ((
ušt32_t
)0x00004000è

	)

2438 
	#ADC_CCR_DMA_1
 ((
ušt32_t
)0x00008000è

	)

2439 
	#ADC_CCR_ADCPRE
 ((
ušt32_t
)0x00030000è

	)

2440 
	#ADC_CCR_ADCPRE_0
 ((
ušt32_t
)0x00010000è

	)

2441 
	#ADC_CCR_ADCPRE_1
 ((
ušt32_t
)0x00020000è

	)

2442 
	#ADC_CCR_VBATE
 ((
ušt32_t
)0x00400000è

	)

2443 
	#ADC_CCR_TSVREFE
 ((
ušt32_t
)0x00800000è

	)

2446 
	#ADC_CDR_DATA1
 ((
ušt32_t
)0x0000FFFFè

	)

2447 
	#ADC_CDR_DATA2
 ((
ušt32_t
)0xFFFF0000è

	)

2456 
	#CAN_MCR_INRQ
 ((
ušt16_t
)0x0001è

	)

2457 
	#CAN_MCR_SLEEP
 ((
ušt16_t
)0x0002è

	)

2458 
	#CAN_MCR_TXFP
 ((
ušt16_t
)0x0004è

	)

2459 
	#CAN_MCR_RFLM
 ((
ušt16_t
)0x0008è

	)

2460 
	#CAN_MCR_NART
 ((
ušt16_t
)0x0010è

	)

2461 
	#CAN_MCR_AWUM
 ((
ušt16_t
)0x0020è

	)

2462 
	#CAN_MCR_ABOM
 ((
ušt16_t
)0x0040è

	)

2463 
	#CAN_MCR_TTCM
 ((
ušt16_t
)0x0080è

	)

2464 
	#CAN_MCR_RESET
 ((
ušt16_t
)0x8000è

	)

2467 
	#CAN_MSR_INAK
 ((
ušt16_t
)0x0001è

	)

2468 
	#CAN_MSR_SLAK
 ((
ušt16_t
)0x0002è

	)

2469 
	#CAN_MSR_ERRI
 ((
ušt16_t
)0x0004è

	)

2470 
	#CAN_MSR_WKUI
 ((
ušt16_t
)0x0008è

	)

2471 
	#CAN_MSR_SLAKI
 ((
ušt16_t
)0x0010è

	)

2472 
	#CAN_MSR_TXM
 ((
ušt16_t
)0x0100è

	)

2473 
	#CAN_MSR_RXM
 ((
ušt16_t
)0x0200è

	)

2474 
	#CAN_MSR_SAMP
 ((
ušt16_t
)0x0400è

	)

2475 
	#CAN_MSR_RX
 ((
ušt16_t
)0x0800è

	)

2478 
	#CAN_TSR_RQCP0
 ((
ušt32_t
)0x00000001è

	)

2479 
	#CAN_TSR_TXOK0
 ((
ušt32_t
)0x00000002è

	)

2480 
	#CAN_TSR_ALST0
 ((
ušt32_t
)0x00000004è

	)

2481 
	#CAN_TSR_TERR0
 ((
ušt32_t
)0x00000008è

	)

2482 
	#CAN_TSR_ABRQ0
 ((
ušt32_t
)0x00000080è

	)

2483 
	#CAN_TSR_RQCP1
 ((
ušt32_t
)0x00000100è

	)

2484 
	#CAN_TSR_TXOK1
 ((
ušt32_t
)0x00000200è

	)

2485 
	#CAN_TSR_ALST1
 ((
ušt32_t
)0x00000400è

	)

2486 
	#CAN_TSR_TERR1
 ((
ušt32_t
)0x00000800è

	)

2487 
	#CAN_TSR_ABRQ1
 ((
ušt32_t
)0x00008000è

	)

2488 
	#CAN_TSR_RQCP2
 ((
ušt32_t
)0x00010000è

	)

2489 
	#CAN_TSR_TXOK2
 ((
ušt32_t
)0x00020000è

	)

2490 
	#CAN_TSR_ALST2
 ((
ušt32_t
)0x00040000è

	)

2491 
	#CAN_TSR_TERR2
 ((
ušt32_t
)0x00080000è

	)

2492 
	#CAN_TSR_ABRQ2
 ((
ušt32_t
)0x00800000è

	)

2493 
	#CAN_TSR_CODE
 ((
ušt32_t
)0x03000000è

	)

2495 
	#CAN_TSR_TME
 ((
ušt32_t
)0x1C000000è

	)

2496 
	#CAN_TSR_TME0
 ((
ušt32_t
)0x04000000è

	)

2497 
	#CAN_TSR_TME1
 ((
ušt32_t
)0x08000000è

	)

2498 
	#CAN_TSR_TME2
 ((
ušt32_t
)0x10000000è

	)

2500 
	#CAN_TSR_LOW
 ((
ušt32_t
)0xE0000000è

	)

2501 
	#CAN_TSR_LOW0
 ((
ušt32_t
)0x20000000è

	)

2502 
	#CAN_TSR_LOW1
 ((
ušt32_t
)0x40000000è

	)

2503 
	#CAN_TSR_LOW2
 ((
ušt32_t
)0x80000000è

	)

2506 
	#CAN_RF0R_FMP0
 ((
ušt8_t
)0x03è

	)

2507 
	#CAN_RF0R_FULL0
 ((
ušt8_t
)0x08è

	)

2508 
	#CAN_RF0R_FOVR0
 ((
ušt8_t
)0x10è

	)

2509 
	#CAN_RF0R_RFOM0
 ((
ušt8_t
)0x20è

	)

2512 
	#CAN_RF1R_FMP1
 ((
ušt8_t
)0x03è

	)

2513 
	#CAN_RF1R_FULL1
 ((
ušt8_t
)0x08è

	)

2514 
	#CAN_RF1R_FOVR1
 ((
ušt8_t
)0x10è

	)

2515 
	#CAN_RF1R_RFOM1
 ((
ušt8_t
)0x20è

	)

2518 
	#CAN_IER_TMEIE
 ((
ušt32_t
)0x00000001è

	)

2519 
	#CAN_IER_FMPIE0
 ((
ušt32_t
)0x00000002è

	)

2520 
	#CAN_IER_FFIE0
 ((
ušt32_t
)0x00000004è

	)

2521 
	#CAN_IER_FOVIE0
 ((
ušt32_t
)0x00000008è

	)

2522 
	#CAN_IER_FMPIE1
 ((
ušt32_t
)0x00000010è

	)

2523 
	#CAN_IER_FFIE1
 ((
ušt32_t
)0x00000020è

	)

2524 
	#CAN_IER_FOVIE1
 ((
ušt32_t
)0x00000040è

	)

2525 
	#CAN_IER_EWGIE
 ((
ušt32_t
)0x00000100è

	)

2526 
	#CAN_IER_EPVIE
 ((
ušt32_t
)0x00000200è

	)

2527 
	#CAN_IER_BOFIE
 ((
ušt32_t
)0x00000400è

	)

2528 
	#CAN_IER_LECIE
 ((
ušt32_t
)0x00000800è

	)

2529 
	#CAN_IER_ERRIE
 ((
ušt32_t
)0x00008000è

	)

2530 
	#CAN_IER_WKUIE
 ((
ušt32_t
)0x00010000è

	)

2531 
	#CAN_IER_SLKIE
 ((
ušt32_t
)0x00020000è

	)

2534 
	#CAN_ESR_EWGF
 ((
ušt32_t
)0x00000001è

	)

2535 
	#CAN_ESR_EPVF
 ((
ušt32_t
)0x00000002è

	)

2536 
	#CAN_ESR_BOFF
 ((
ušt32_t
)0x00000004è

	)

2538 
	#CAN_ESR_LEC
 ((
ušt32_t
)0x00000070è

	)

2539 
	#CAN_ESR_LEC_0
 ((
ušt32_t
)0x00000010è

	)

2540 
	#CAN_ESR_LEC_1
 ((
ušt32_t
)0x00000020è

	)

2541 
	#CAN_ESR_LEC_2
 ((
ušt32_t
)0x00000040è

	)

2543 
	#CAN_ESR_TEC
 ((
ušt32_t
)0x00FF0000è

	)

2544 
	#CAN_ESR_REC
 ((
ušt32_t
)0xFF000000è

	)

2547 
	#CAN_BTR_BRP
 ((
ušt32_t
)0x000003FFè

	)

2548 
	#CAN_BTR_TS1
 ((
ušt32_t
)0x000F0000è

	)

2549 
	#CAN_BTR_TS2
 ((
ušt32_t
)0x00700000è

	)

2550 
	#CAN_BTR_SJW
 ((
ušt32_t
)0x03000000è

	)

2551 
	#CAN_BTR_LBKM
 ((
ušt32_t
)0x40000000è

	)

2552 
	#CAN_BTR_SILM
 ((
ušt32_t
)0x80000000è

	)

2556 
	#CAN_TI0R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

2557 
	#CAN_TI0R_RTR
 ((
ušt32_t
)0x00000002è

	)

2558 
	#CAN_TI0R_IDE
 ((
ušt32_t
)0x00000004è

	)

2559 
	#CAN_TI0R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

2560 
	#CAN_TI0R_STID
 ((
ušt32_t
)0xFFE00000è

	)

2563 
	#CAN_TDT0R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

2564 
	#CAN_TDT0R_TGT
 ((
ušt32_t
)0x00000100è

	)

2565 
	#CAN_TDT0R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

2568 
	#CAN_TDL0R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

2569 
	#CAN_TDL0R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

2570 
	#CAN_TDL0R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

2571 
	#CAN_TDL0R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

2574 
	#CAN_TDH0R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

2575 
	#CAN_TDH0R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

2576 
	#CAN_TDH0R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

2577 
	#CAN_TDH0R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

2580 
	#CAN_TI1R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

2581 
	#CAN_TI1R_RTR
 ((
ušt32_t
)0x00000002è

	)

2582 
	#CAN_TI1R_IDE
 ((
ušt32_t
)0x00000004è

	)

2583 
	#CAN_TI1R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

2584 
	#CAN_TI1R_STID
 ((
ušt32_t
)0xFFE00000è

	)

2587 
	#CAN_TDT1R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

2588 
	#CAN_TDT1R_TGT
 ((
ušt32_t
)0x00000100è

	)

2589 
	#CAN_TDT1R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

2592 
	#CAN_TDL1R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

2593 
	#CAN_TDL1R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

2594 
	#CAN_TDL1R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

2595 
	#CAN_TDL1R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

2598 
	#CAN_TDH1R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

2599 
	#CAN_TDH1R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

2600 
	#CAN_TDH1R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

2601 
	#CAN_TDH1R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

2604 
	#CAN_TI2R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

2605 
	#CAN_TI2R_RTR
 ((
ušt32_t
)0x00000002è

	)

2606 
	#CAN_TI2R_IDE
 ((
ušt32_t
)0x00000004è

	)

2607 
	#CAN_TI2R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

2608 
	#CAN_TI2R_STID
 ((
ušt32_t
)0xFFE00000è

	)

2611 
	#CAN_TDT2R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

2612 
	#CAN_TDT2R_TGT
 ((
ušt32_t
)0x00000100è

	)

2613 
	#CAN_TDT2R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

2616 
	#CAN_TDL2R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

2617 
	#CAN_TDL2R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

2618 
	#CAN_TDL2R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

2619 
	#CAN_TDL2R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

2622 
	#CAN_TDH2R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

2623 
	#CAN_TDH2R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

2624 
	#CAN_TDH2R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

2625 
	#CAN_TDH2R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

2628 
	#CAN_RI0R_RTR
 ((
ušt32_t
)0x00000002è

	)

2629 
	#CAN_RI0R_IDE
 ((
ušt32_t
)0x00000004è

	)

2630 
	#CAN_RI0R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

2631 
	#CAN_RI0R_STID
 ((
ušt32_t
)0xFFE00000è

	)

2634 
	#CAN_RDT0R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

2635 
	#CAN_RDT0R_FMI
 ((
ušt32_t
)0x0000FF00è

	)

2636 
	#CAN_RDT0R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

2639 
	#CAN_RDL0R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

2640 
	#CAN_RDL0R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

2641 
	#CAN_RDL0R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

2642 
	#CAN_RDL0R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

2645 
	#CAN_RDH0R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

2646 
	#CAN_RDH0R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

2647 
	#CAN_RDH0R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

2648 
	#CAN_RDH0R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

2651 
	#CAN_RI1R_RTR
 ((
ušt32_t
)0x00000002è

	)

2652 
	#CAN_RI1R_IDE
 ((
ušt32_t
)0x00000004è

	)

2653 
	#CAN_RI1R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

2654 
	#CAN_RI1R_STID
 ((
ušt32_t
)0xFFE00000è

	)

2657 
	#CAN_RDT1R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

2658 
	#CAN_RDT1R_FMI
 ((
ušt32_t
)0x0000FF00è

	)

2659 
	#CAN_RDT1R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

2662 
	#CAN_RDL1R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

2663 
	#CAN_RDL1R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

2664 
	#CAN_RDL1R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

2665 
	#CAN_RDL1R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

2668 
	#CAN_RDH1R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

2669 
	#CAN_RDH1R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

2670 
	#CAN_RDH1R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

2671 
	#CAN_RDH1R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

2675 
	#CAN_FMR_FINIT
 ((
ušt8_t
)0x01è

	)

2678 
	#CAN_FM1R_FBM
 ((
ušt16_t
)0x3FFFè

	)

2679 
	#CAN_FM1R_FBM0
 ((
ušt16_t
)0x0001è

	)

2680 
	#CAN_FM1R_FBM1
 ((
ušt16_t
)0x0002è

	)

2681 
	#CAN_FM1R_FBM2
 ((
ušt16_t
)0x0004è

	)

2682 
	#CAN_FM1R_FBM3
 ((
ušt16_t
)0x0008è

	)

2683 
	#CAN_FM1R_FBM4
 ((
ušt16_t
)0x0010è

	)

2684 
	#CAN_FM1R_FBM5
 ((
ušt16_t
)0x0020è

	)

2685 
	#CAN_FM1R_FBM6
 ((
ušt16_t
)0x0040è

	)

2686 
	#CAN_FM1R_FBM7
 ((
ušt16_t
)0x0080è

	)

2687 
	#CAN_FM1R_FBM8
 ((
ušt16_t
)0x0100è

	)

2688 
	#CAN_FM1R_FBM9
 ((
ušt16_t
)0x0200è

	)

2689 
	#CAN_FM1R_FBM10
 ((
ušt16_t
)0x0400è

	)

2690 
	#CAN_FM1R_FBM11
 ((
ušt16_t
)0x0800è

	)

2691 
	#CAN_FM1R_FBM12
 ((
ušt16_t
)0x1000è

	)

2692 
	#CAN_FM1R_FBM13
 ((
ušt16_t
)0x2000è

	)

2695 
	#CAN_FS1R_FSC
 ((
ušt16_t
)0x3FFFè

	)

2696 
	#CAN_FS1R_FSC0
 ((
ušt16_t
)0x0001è

	)

2697 
	#CAN_FS1R_FSC1
 ((
ušt16_t
)0x0002è

	)

2698 
	#CAN_FS1R_FSC2
 ((
ušt16_t
)0x0004è

	)

2699 
	#CAN_FS1R_FSC3
 ((
ušt16_t
)0x0008è

	)

2700 
	#CAN_FS1R_FSC4
 ((
ušt16_t
)0x0010è

	)

2701 
	#CAN_FS1R_FSC5
 ((
ušt16_t
)0x0020è

	)

2702 
	#CAN_FS1R_FSC6
 ((
ušt16_t
)0x0040è

	)

2703 
	#CAN_FS1R_FSC7
 ((
ušt16_t
)0x0080è

	)

2704 
	#CAN_FS1R_FSC8
 ((
ušt16_t
)0x0100è

	)

2705 
	#CAN_FS1R_FSC9
 ((
ušt16_t
)0x0200è

	)

2706 
	#CAN_FS1R_FSC10
 ((
ušt16_t
)0x0400è

	)

2707 
	#CAN_FS1R_FSC11
 ((
ušt16_t
)0x0800è

	)

2708 
	#CAN_FS1R_FSC12
 ((
ušt16_t
)0x1000è

	)

2709 
	#CAN_FS1R_FSC13
 ((
ušt16_t
)0x2000è

	)

2712 
	#CAN_FFA1R_FFA
 ((
ušt16_t
)0x3FFFè

	)

2713 
	#CAN_FFA1R_FFA0
 ((
ušt16_t
)0x0001è

	)

2714 
	#CAN_FFA1R_FFA1
 ((
ušt16_t
)0x0002è

	)

2715 
	#CAN_FFA1R_FFA2
 ((
ušt16_t
)0x0004è

	)

2716 
	#CAN_FFA1R_FFA3
 ((
ušt16_t
)0x0008è

	)

2717 
	#CAN_FFA1R_FFA4
 ((
ušt16_t
)0x0010è

	)

2718 
	#CAN_FFA1R_FFA5
 ((
ušt16_t
)0x0020è

	)

2719 
	#CAN_FFA1R_FFA6
 ((
ušt16_t
)0x0040è

	)

2720 
	#CAN_FFA1R_FFA7
 ((
ušt16_t
)0x0080è

	)

2721 
	#CAN_FFA1R_FFA8
 ((
ušt16_t
)0x0100è

	)

2722 
	#CAN_FFA1R_FFA9
 ((
ušt16_t
)0x0200è

	)

2723 
	#CAN_FFA1R_FFA10
 ((
ušt16_t
)0x0400è

	)

2724 
	#CAN_FFA1R_FFA11
 ((
ušt16_t
)0x0800è

	)

2725 
	#CAN_FFA1R_FFA12
 ((
ušt16_t
)0x1000è

	)

2726 
	#CAN_FFA1R_FFA13
 ((
ušt16_t
)0x2000è

	)

2729 
	#CAN_FA1R_FACT
 ((
ušt16_t
)0x3FFFè

	)

2730 
	#CAN_FA1R_FACT0
 ((
ušt16_t
)0x0001è

	)

2731 
	#CAN_FA1R_FACT1
 ((
ušt16_t
)0x0002è

	)

2732 
	#CAN_FA1R_FACT2
 ((
ušt16_t
)0x0004è

	)

2733 
	#CAN_FA1R_FACT3
 ((
ušt16_t
)0x0008è

	)

2734 
	#CAN_FA1R_FACT4
 ((
ušt16_t
)0x0010è

	)

2735 
	#CAN_FA1R_FACT5
 ((
ušt16_t
)0x0020è

	)

2736 
	#CAN_FA1R_FACT6
 ((
ušt16_t
)0x0040è

	)

2737 
	#CAN_FA1R_FACT7
 ((
ušt16_t
)0x0080è

	)

2738 
	#CAN_FA1R_FACT8
 ((
ušt16_t
)0x0100è

	)

2739 
	#CAN_FA1R_FACT9
 ((
ušt16_t
)0x0200è

	)

2740 
	#CAN_FA1R_FACT10
 ((
ušt16_t
)0x0400è

	)

2741 
	#CAN_FA1R_FACT11
 ((
ušt16_t
)0x0800è

	)

2742 
	#CAN_FA1R_FACT12
 ((
ušt16_t
)0x1000è

	)

2743 
	#CAN_FA1R_FACT13
 ((
ušt16_t
)0x2000è

	)

2746 
	#CAN_F0R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2747 
	#CAN_F0R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2748 
	#CAN_F0R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2749 
	#CAN_F0R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2750 
	#CAN_F0R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2751 
	#CAN_F0R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2752 
	#CAN_F0R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2753 
	#CAN_F0R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2754 
	#CAN_F0R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2755 
	#CAN_F0R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2756 
	#CAN_F0R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2757 
	#CAN_F0R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2758 
	#CAN_F0R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2759 
	#CAN_F0R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2760 
	#CAN_F0R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2761 
	#CAN_F0R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2762 
	#CAN_F0R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2763 
	#CAN_F0R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2764 
	#CAN_F0R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2765 
	#CAN_F0R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2766 
	#CAN_F0R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2767 
	#CAN_F0R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2768 
	#CAN_F0R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2769 
	#CAN_F0R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2770 
	#CAN_F0R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2771 
	#CAN_F0R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2772 
	#CAN_F0R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2773 
	#CAN_F0R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2774 
	#CAN_F0R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2775 
	#CAN_F0R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2776 
	#CAN_F0R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2777 
	#CAN_F0R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2780 
	#CAN_F1R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2781 
	#CAN_F1R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2782 
	#CAN_F1R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2783 
	#CAN_F1R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2784 
	#CAN_F1R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2785 
	#CAN_F1R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2786 
	#CAN_F1R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2787 
	#CAN_F1R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2788 
	#CAN_F1R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2789 
	#CAN_F1R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2790 
	#CAN_F1R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2791 
	#CAN_F1R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2792 
	#CAN_F1R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2793 
	#CAN_F1R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2794 
	#CAN_F1R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2795 
	#CAN_F1R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2796 
	#CAN_F1R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2797 
	#CAN_F1R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2798 
	#CAN_F1R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2799 
	#CAN_F1R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2800 
	#CAN_F1R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2801 
	#CAN_F1R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2802 
	#CAN_F1R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2803 
	#CAN_F1R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2804 
	#CAN_F1R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2805 
	#CAN_F1R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2806 
	#CAN_F1R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2807 
	#CAN_F1R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2808 
	#CAN_F1R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2809 
	#CAN_F1R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2810 
	#CAN_F1R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2811 
	#CAN_F1R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2814 
	#CAN_F2R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2815 
	#CAN_F2R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2816 
	#CAN_F2R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2817 
	#CAN_F2R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2818 
	#CAN_F2R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2819 
	#CAN_F2R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2820 
	#CAN_F2R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2821 
	#CAN_F2R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2822 
	#CAN_F2R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2823 
	#CAN_F2R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2824 
	#CAN_F2R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2825 
	#CAN_F2R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2826 
	#CAN_F2R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2827 
	#CAN_F2R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2828 
	#CAN_F2R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2829 
	#CAN_F2R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2830 
	#CAN_F2R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2831 
	#CAN_F2R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2832 
	#CAN_F2R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2833 
	#CAN_F2R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2834 
	#CAN_F2R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2835 
	#CAN_F2R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2836 
	#CAN_F2R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2837 
	#CAN_F2R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2838 
	#CAN_F2R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2839 
	#CAN_F2R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2840 
	#CAN_F2R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2841 
	#CAN_F2R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2842 
	#CAN_F2R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2843 
	#CAN_F2R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2844 
	#CAN_F2R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2845 
	#CAN_F2R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2848 
	#CAN_F3R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2849 
	#CAN_F3R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2850 
	#CAN_F3R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2851 
	#CAN_F3R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2852 
	#CAN_F3R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2853 
	#CAN_F3R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2854 
	#CAN_F3R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2855 
	#CAN_F3R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2856 
	#CAN_F3R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2857 
	#CAN_F3R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2858 
	#CAN_F3R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2859 
	#CAN_F3R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2860 
	#CAN_F3R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2861 
	#CAN_F3R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2862 
	#CAN_F3R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2863 
	#CAN_F3R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2864 
	#CAN_F3R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2865 
	#CAN_F3R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2866 
	#CAN_F3R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2867 
	#CAN_F3R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2868 
	#CAN_F3R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2869 
	#CAN_F3R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2870 
	#CAN_F3R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2871 
	#CAN_F3R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2872 
	#CAN_F3R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2873 
	#CAN_F3R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2874 
	#CAN_F3R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2875 
	#CAN_F3R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2876 
	#CAN_F3R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2877 
	#CAN_F3R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2878 
	#CAN_F3R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2879 
	#CAN_F3R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2882 
	#CAN_F4R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2883 
	#CAN_F4R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2884 
	#CAN_F4R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2885 
	#CAN_F4R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2886 
	#CAN_F4R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2887 
	#CAN_F4R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2888 
	#CAN_F4R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2889 
	#CAN_F4R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2890 
	#CAN_F4R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2891 
	#CAN_F4R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2892 
	#CAN_F4R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2893 
	#CAN_F4R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2894 
	#CAN_F4R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2895 
	#CAN_F4R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2896 
	#CAN_F4R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2897 
	#CAN_F4R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2898 
	#CAN_F4R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2899 
	#CAN_F4R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2900 
	#CAN_F4R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2901 
	#CAN_F4R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2902 
	#CAN_F4R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2903 
	#CAN_F4R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2904 
	#CAN_F4R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2905 
	#CAN_F4R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2906 
	#CAN_F4R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2907 
	#CAN_F4R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2908 
	#CAN_F4R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2909 
	#CAN_F4R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2910 
	#CAN_F4R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2911 
	#CAN_F4R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2912 
	#CAN_F4R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2913 
	#CAN_F4R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2916 
	#CAN_F5R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2917 
	#CAN_F5R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2918 
	#CAN_F5R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2919 
	#CAN_F5R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2920 
	#CAN_F5R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2921 
	#CAN_F5R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2922 
	#CAN_F5R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2923 
	#CAN_F5R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2924 
	#CAN_F5R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2925 
	#CAN_F5R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2926 
	#CAN_F5R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2927 
	#CAN_F5R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2928 
	#CAN_F5R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2929 
	#CAN_F5R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2930 
	#CAN_F5R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2931 
	#CAN_F5R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2932 
	#CAN_F5R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2933 
	#CAN_F5R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2934 
	#CAN_F5R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2935 
	#CAN_F5R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2936 
	#CAN_F5R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2937 
	#CAN_F5R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2938 
	#CAN_F5R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2939 
	#CAN_F5R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2940 
	#CAN_F5R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2941 
	#CAN_F5R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2942 
	#CAN_F5R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2943 
	#CAN_F5R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2944 
	#CAN_F5R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2945 
	#CAN_F5R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2946 
	#CAN_F5R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2947 
	#CAN_F5R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2950 
	#CAN_F6R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2951 
	#CAN_F6R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2952 
	#CAN_F6R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2953 
	#CAN_F6R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2954 
	#CAN_F6R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2955 
	#CAN_F6R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2956 
	#CAN_F6R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2957 
	#CAN_F6R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2958 
	#CAN_F6R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2959 
	#CAN_F6R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2960 
	#CAN_F6R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2961 
	#CAN_F6R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2962 
	#CAN_F6R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2963 
	#CAN_F6R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2964 
	#CAN_F6R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2965 
	#CAN_F6R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2966 
	#CAN_F6R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2967 
	#CAN_F6R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2968 
	#CAN_F6R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2969 
	#CAN_F6R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2970 
	#CAN_F6R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2971 
	#CAN_F6R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2972 
	#CAN_F6R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2973 
	#CAN_F6R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2974 
	#CAN_F6R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2975 
	#CAN_F6R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2976 
	#CAN_F6R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2977 
	#CAN_F6R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2978 
	#CAN_F6R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2979 
	#CAN_F6R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2980 
	#CAN_F6R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2981 
	#CAN_F6R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2984 
	#CAN_F7R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2985 
	#CAN_F7R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2986 
	#CAN_F7R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2987 
	#CAN_F7R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2988 
	#CAN_F7R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2989 
	#CAN_F7R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2990 
	#CAN_F7R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2991 
	#CAN_F7R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2992 
	#CAN_F7R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2993 
	#CAN_F7R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2994 
	#CAN_F7R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2995 
	#CAN_F7R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2996 
	#CAN_F7R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2997 
	#CAN_F7R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2998 
	#CAN_F7R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2999 
	#CAN_F7R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3000 
	#CAN_F7R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3001 
	#CAN_F7R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3002 
	#CAN_F7R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3003 
	#CAN_F7R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3004 
	#CAN_F7R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3005 
	#CAN_F7R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3006 
	#CAN_F7R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3007 
	#CAN_F7R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3008 
	#CAN_F7R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3009 
	#CAN_F7R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3010 
	#CAN_F7R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3011 
	#CAN_F7R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3012 
	#CAN_F7R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3013 
	#CAN_F7R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3014 
	#CAN_F7R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3015 
	#CAN_F7R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3018 
	#CAN_F8R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3019 
	#CAN_F8R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3020 
	#CAN_F8R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3021 
	#CAN_F8R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3022 
	#CAN_F8R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3023 
	#CAN_F8R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3024 
	#CAN_F8R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3025 
	#CAN_F8R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3026 
	#CAN_F8R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3027 
	#CAN_F8R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3028 
	#CAN_F8R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3029 
	#CAN_F8R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3030 
	#CAN_F8R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3031 
	#CAN_F8R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3032 
	#CAN_F8R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3033 
	#CAN_F8R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3034 
	#CAN_F8R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3035 
	#CAN_F8R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3036 
	#CAN_F8R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3037 
	#CAN_F8R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3038 
	#CAN_F8R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3039 
	#CAN_F8R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3040 
	#CAN_F8R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3041 
	#CAN_F8R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3042 
	#CAN_F8R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3043 
	#CAN_F8R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3044 
	#CAN_F8R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3045 
	#CAN_F8R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3046 
	#CAN_F8R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3047 
	#CAN_F8R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3048 
	#CAN_F8R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3049 
	#CAN_F8R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3052 
	#CAN_F9R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3053 
	#CAN_F9R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3054 
	#CAN_F9R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3055 
	#CAN_F9R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3056 
	#CAN_F9R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3057 
	#CAN_F9R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3058 
	#CAN_F9R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3059 
	#CAN_F9R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3060 
	#CAN_F9R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3061 
	#CAN_F9R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3062 
	#CAN_F9R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3063 
	#CAN_F9R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3064 
	#CAN_F9R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3065 
	#CAN_F9R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3066 
	#CAN_F9R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3067 
	#CAN_F9R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3068 
	#CAN_F9R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3069 
	#CAN_F9R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3070 
	#CAN_F9R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3071 
	#CAN_F9R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3072 
	#CAN_F9R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3073 
	#CAN_F9R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3074 
	#CAN_F9R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3075 
	#CAN_F9R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3076 
	#CAN_F9R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3077 
	#CAN_F9R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3078 
	#CAN_F9R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3079 
	#CAN_F9R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3080 
	#CAN_F9R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3081 
	#CAN_F9R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3082 
	#CAN_F9R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3083 
	#CAN_F9R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3086 
	#CAN_F10R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3087 
	#CAN_F10R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3088 
	#CAN_F10R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3089 
	#CAN_F10R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3090 
	#CAN_F10R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3091 
	#CAN_F10R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3092 
	#CAN_F10R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3093 
	#CAN_F10R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3094 
	#CAN_F10R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3095 
	#CAN_F10R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3096 
	#CAN_F10R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3097 
	#CAN_F10R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3098 
	#CAN_F10R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3099 
	#CAN_F10R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3100 
	#CAN_F10R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3101 
	#CAN_F10R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3102 
	#CAN_F10R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3103 
	#CAN_F10R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3104 
	#CAN_F10R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3105 
	#CAN_F10R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3106 
	#CAN_F10R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3107 
	#CAN_F10R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3108 
	#CAN_F10R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3109 
	#CAN_F10R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3110 
	#CAN_F10R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3111 
	#CAN_F10R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3112 
	#CAN_F10R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3113 
	#CAN_F10R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3114 
	#CAN_F10R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3115 
	#CAN_F10R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3116 
	#CAN_F10R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3117 
	#CAN_F10R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3120 
	#CAN_F11R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3121 
	#CAN_F11R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3122 
	#CAN_F11R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3123 
	#CAN_F11R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3124 
	#CAN_F11R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3125 
	#CAN_F11R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3126 
	#CAN_F11R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3127 
	#CAN_F11R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3128 
	#CAN_F11R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3129 
	#CAN_F11R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3130 
	#CAN_F11R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3131 
	#CAN_F11R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3132 
	#CAN_F11R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3133 
	#CAN_F11R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3134 
	#CAN_F11R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3135 
	#CAN_F11R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3136 
	#CAN_F11R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3137 
	#CAN_F11R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3138 
	#CAN_F11R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3139 
	#CAN_F11R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3140 
	#CAN_F11R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3141 
	#CAN_F11R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3142 
	#CAN_F11R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3143 
	#CAN_F11R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3144 
	#CAN_F11R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3145 
	#CAN_F11R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3146 
	#CAN_F11R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3147 
	#CAN_F11R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3148 
	#CAN_F11R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3149 
	#CAN_F11R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3150 
	#CAN_F11R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3151 
	#CAN_F11R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3154 
	#CAN_F12R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3155 
	#CAN_F12R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3156 
	#CAN_F12R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3157 
	#CAN_F12R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3158 
	#CAN_F12R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3159 
	#CAN_F12R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3160 
	#CAN_F12R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3161 
	#CAN_F12R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3162 
	#CAN_F12R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3163 
	#CAN_F12R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3164 
	#CAN_F12R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3165 
	#CAN_F12R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3166 
	#CAN_F12R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3167 
	#CAN_F12R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3168 
	#CAN_F12R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3169 
	#CAN_F12R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3170 
	#CAN_F12R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3171 
	#CAN_F12R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3172 
	#CAN_F12R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3173 
	#CAN_F12R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3174 
	#CAN_F12R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3175 
	#CAN_F12R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3176 
	#CAN_F12R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3177 
	#CAN_F12R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3178 
	#CAN_F12R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3179 
	#CAN_F12R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3180 
	#CAN_F12R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3181 
	#CAN_F12R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3182 
	#CAN_F12R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3183 
	#CAN_F12R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3184 
	#CAN_F12R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3185 
	#CAN_F12R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3188 
	#CAN_F13R1_FB0
 ((
ušt32_t
)0x00000001è

	)

3189 
	#CAN_F13R1_FB1
 ((
ušt32_t
)0x00000002è

	)

3190 
	#CAN_F13R1_FB2
 ((
ušt32_t
)0x00000004è

	)

3191 
	#CAN_F13R1_FB3
 ((
ušt32_t
)0x00000008è

	)

3192 
	#CAN_F13R1_FB4
 ((
ušt32_t
)0x00000010è

	)

3193 
	#CAN_F13R1_FB5
 ((
ušt32_t
)0x00000020è

	)

3194 
	#CAN_F13R1_FB6
 ((
ušt32_t
)0x00000040è

	)

3195 
	#CAN_F13R1_FB7
 ((
ušt32_t
)0x00000080è

	)

3196 
	#CAN_F13R1_FB8
 ((
ušt32_t
)0x00000100è

	)

3197 
	#CAN_F13R1_FB9
 ((
ušt32_t
)0x00000200è

	)

3198 
	#CAN_F13R1_FB10
 ((
ušt32_t
)0x00000400è

	)

3199 
	#CAN_F13R1_FB11
 ((
ušt32_t
)0x00000800è

	)

3200 
	#CAN_F13R1_FB12
 ((
ušt32_t
)0x00001000è

	)

3201 
	#CAN_F13R1_FB13
 ((
ušt32_t
)0x00002000è

	)

3202 
	#CAN_F13R1_FB14
 ((
ušt32_t
)0x00004000è

	)

3203 
	#CAN_F13R1_FB15
 ((
ušt32_t
)0x00008000è

	)

3204 
	#CAN_F13R1_FB16
 ((
ušt32_t
)0x00010000è

	)

3205 
	#CAN_F13R1_FB17
 ((
ušt32_t
)0x00020000è

	)

3206 
	#CAN_F13R1_FB18
 ((
ušt32_t
)0x00040000è

	)

3207 
	#CAN_F13R1_FB19
 ((
ušt32_t
)0x00080000è

	)

3208 
	#CAN_F13R1_FB20
 ((
ušt32_t
)0x00100000è

	)

3209 
	#CAN_F13R1_FB21
 ((
ušt32_t
)0x00200000è

	)

3210 
	#CAN_F13R1_FB22
 ((
ušt32_t
)0x00400000è

	)

3211 
	#CAN_F13R1_FB23
 ((
ušt32_t
)0x00800000è

	)

3212 
	#CAN_F13R1_FB24
 ((
ušt32_t
)0x01000000è

	)

3213 
	#CAN_F13R1_FB25
 ((
ušt32_t
)0x02000000è

	)

3214 
	#CAN_F13R1_FB26
 ((
ušt32_t
)0x04000000è

	)

3215 
	#CAN_F13R1_FB27
 ((
ušt32_t
)0x08000000è

	)

3216 
	#CAN_F13R1_FB28
 ((
ušt32_t
)0x10000000è

	)

3217 
	#CAN_F13R1_FB29
 ((
ušt32_t
)0x20000000è

	)

3218 
	#CAN_F13R1_FB30
 ((
ušt32_t
)0x40000000è

	)

3219 
	#CAN_F13R1_FB31
 ((
ušt32_t
)0x80000000è

	)

3222 
	#CAN_F0R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3223 
	#CAN_F0R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3224 
	#CAN_F0R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3225 
	#CAN_F0R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3226 
	#CAN_F0R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3227 
	#CAN_F0R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3228 
	#CAN_F0R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3229 
	#CAN_F0R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3230 
	#CAN_F0R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3231 
	#CAN_F0R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3232 
	#CAN_F0R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3233 
	#CAN_F0R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3234 
	#CAN_F0R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3235 
	#CAN_F0R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3236 
	#CAN_F0R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3237 
	#CAN_F0R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3238 
	#CAN_F0R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3239 
	#CAN_F0R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3240 
	#CAN_F0R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3241 
	#CAN_F0R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3242 
	#CAN_F0R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3243 
	#CAN_F0R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3244 
	#CAN_F0R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3245 
	#CAN_F0R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3246 
	#CAN_F0R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3247 
	#CAN_F0R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3248 
	#CAN_F0R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3249 
	#CAN_F0R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3250 
	#CAN_F0R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3251 
	#CAN_F0R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3252 
	#CAN_F0R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3253 
	#CAN_F0R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3256 
	#CAN_F1R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3257 
	#CAN_F1R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3258 
	#CAN_F1R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3259 
	#CAN_F1R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3260 
	#CAN_F1R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3261 
	#CAN_F1R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3262 
	#CAN_F1R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3263 
	#CAN_F1R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3264 
	#CAN_F1R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3265 
	#CAN_F1R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3266 
	#CAN_F1R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3267 
	#CAN_F1R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3268 
	#CAN_F1R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3269 
	#CAN_F1R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3270 
	#CAN_F1R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3271 
	#CAN_F1R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3272 
	#CAN_F1R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3273 
	#CAN_F1R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3274 
	#CAN_F1R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3275 
	#CAN_F1R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3276 
	#CAN_F1R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3277 
	#CAN_F1R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3278 
	#CAN_F1R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3279 
	#CAN_F1R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3280 
	#CAN_F1R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3281 
	#CAN_F1R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3282 
	#CAN_F1R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3283 
	#CAN_F1R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3284 
	#CAN_F1R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3285 
	#CAN_F1R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3286 
	#CAN_F1R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3287 
	#CAN_F1R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3290 
	#CAN_F2R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3291 
	#CAN_F2R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3292 
	#CAN_F2R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3293 
	#CAN_F2R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3294 
	#CAN_F2R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3295 
	#CAN_F2R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3296 
	#CAN_F2R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3297 
	#CAN_F2R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3298 
	#CAN_F2R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3299 
	#CAN_F2R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3300 
	#CAN_F2R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3301 
	#CAN_F2R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3302 
	#CAN_F2R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3303 
	#CAN_F2R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3304 
	#CAN_F2R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3305 
	#CAN_F2R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3306 
	#CAN_F2R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3307 
	#CAN_F2R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3308 
	#CAN_F2R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3309 
	#CAN_F2R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3310 
	#CAN_F2R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3311 
	#CAN_F2R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3312 
	#CAN_F2R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3313 
	#CAN_F2R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3314 
	#CAN_F2R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3315 
	#CAN_F2R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3316 
	#CAN_F2R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3317 
	#CAN_F2R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3318 
	#CAN_F2R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3319 
	#CAN_F2R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3320 
	#CAN_F2R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3321 
	#CAN_F2R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3324 
	#CAN_F3R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3325 
	#CAN_F3R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3326 
	#CAN_F3R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3327 
	#CAN_F3R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3328 
	#CAN_F3R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3329 
	#CAN_F3R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3330 
	#CAN_F3R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3331 
	#CAN_F3R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3332 
	#CAN_F3R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3333 
	#CAN_F3R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3334 
	#CAN_F3R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3335 
	#CAN_F3R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3336 
	#CAN_F3R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3337 
	#CAN_F3R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3338 
	#CAN_F3R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3339 
	#CAN_F3R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3340 
	#CAN_F3R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3341 
	#CAN_F3R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3342 
	#CAN_F3R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3343 
	#CAN_F3R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3344 
	#CAN_F3R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3345 
	#CAN_F3R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3346 
	#CAN_F3R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3347 
	#CAN_F3R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3348 
	#CAN_F3R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3349 
	#CAN_F3R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3350 
	#CAN_F3R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3351 
	#CAN_F3R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3352 
	#CAN_F3R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3353 
	#CAN_F3R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3354 
	#CAN_F3R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3355 
	#CAN_F3R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3358 
	#CAN_F4R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3359 
	#CAN_F4R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3360 
	#CAN_F4R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3361 
	#CAN_F4R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3362 
	#CAN_F4R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3363 
	#CAN_F4R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3364 
	#CAN_F4R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3365 
	#CAN_F4R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3366 
	#CAN_F4R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3367 
	#CAN_F4R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3368 
	#CAN_F4R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3369 
	#CAN_F4R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3370 
	#CAN_F4R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3371 
	#CAN_F4R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3372 
	#CAN_F4R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3373 
	#CAN_F4R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3374 
	#CAN_F4R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3375 
	#CAN_F4R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3376 
	#CAN_F4R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3377 
	#CAN_F4R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3378 
	#CAN_F4R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3379 
	#CAN_F4R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3380 
	#CAN_F4R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3381 
	#CAN_F4R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3382 
	#CAN_F4R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3383 
	#CAN_F4R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3384 
	#CAN_F4R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3385 
	#CAN_F4R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3386 
	#CAN_F4R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3387 
	#CAN_F4R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3388 
	#CAN_F4R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3389 
	#CAN_F4R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3392 
	#CAN_F5R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3393 
	#CAN_F5R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3394 
	#CAN_F5R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3395 
	#CAN_F5R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3396 
	#CAN_F5R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3397 
	#CAN_F5R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3398 
	#CAN_F5R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3399 
	#CAN_F5R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3400 
	#CAN_F5R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3401 
	#CAN_F5R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3402 
	#CAN_F5R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3403 
	#CAN_F5R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3404 
	#CAN_F5R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3405 
	#CAN_F5R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3406 
	#CAN_F5R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3407 
	#CAN_F5R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3408 
	#CAN_F5R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3409 
	#CAN_F5R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3410 
	#CAN_F5R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3411 
	#CAN_F5R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3412 
	#CAN_F5R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3413 
	#CAN_F5R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3414 
	#CAN_F5R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3415 
	#CAN_F5R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3416 
	#CAN_F5R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3417 
	#CAN_F5R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3418 
	#CAN_F5R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3419 
	#CAN_F5R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3420 
	#CAN_F5R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3421 
	#CAN_F5R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3422 
	#CAN_F5R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3423 
	#CAN_F5R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3426 
	#CAN_F6R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3427 
	#CAN_F6R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3428 
	#CAN_F6R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3429 
	#CAN_F6R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3430 
	#CAN_F6R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3431 
	#CAN_F6R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3432 
	#CAN_F6R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3433 
	#CAN_F6R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3434 
	#CAN_F6R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3435 
	#CAN_F6R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3436 
	#CAN_F6R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3437 
	#CAN_F6R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3438 
	#CAN_F6R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3439 
	#CAN_F6R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3440 
	#CAN_F6R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3441 
	#CAN_F6R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3442 
	#CAN_F6R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3443 
	#CAN_F6R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3444 
	#CAN_F6R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3445 
	#CAN_F6R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3446 
	#CAN_F6R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3447 
	#CAN_F6R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3448 
	#CAN_F6R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3449 
	#CAN_F6R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3450 
	#CAN_F6R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3451 
	#CAN_F6R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3452 
	#CAN_F6R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3453 
	#CAN_F6R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3454 
	#CAN_F6R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3455 
	#CAN_F6R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3456 
	#CAN_F6R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3457 
	#CAN_F6R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3460 
	#CAN_F7R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3461 
	#CAN_F7R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3462 
	#CAN_F7R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3463 
	#CAN_F7R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3464 
	#CAN_F7R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3465 
	#CAN_F7R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3466 
	#CAN_F7R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3467 
	#CAN_F7R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3468 
	#CAN_F7R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3469 
	#CAN_F7R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3470 
	#CAN_F7R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3471 
	#CAN_F7R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3472 
	#CAN_F7R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3473 
	#CAN_F7R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3474 
	#CAN_F7R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3475 
	#CAN_F7R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3476 
	#CAN_F7R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3477 
	#CAN_F7R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3478 
	#CAN_F7R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3479 
	#CAN_F7R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3480 
	#CAN_F7R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3481 
	#CAN_F7R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3482 
	#CAN_F7R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3483 
	#CAN_F7R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3484 
	#CAN_F7R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3485 
	#CAN_F7R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3486 
	#CAN_F7R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3487 
	#CAN_F7R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3488 
	#CAN_F7R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3489 
	#CAN_F7R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3490 
	#CAN_F7R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3491 
	#CAN_F7R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3494 
	#CAN_F8R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3495 
	#CAN_F8R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3496 
	#CAN_F8R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3497 
	#CAN_F8R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3498 
	#CAN_F8R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3499 
	#CAN_F8R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3500 
	#CAN_F8R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3501 
	#CAN_F8R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3502 
	#CAN_F8R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3503 
	#CAN_F8R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3504 
	#CAN_F8R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3505 
	#CAN_F8R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3506 
	#CAN_F8R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3507 
	#CAN_F8R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3508 
	#CAN_F8R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3509 
	#CAN_F8R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3510 
	#CAN_F8R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3511 
	#CAN_F8R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3512 
	#CAN_F8R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3513 
	#CAN_F8R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3514 
	#CAN_F8R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3515 
	#CAN_F8R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3516 
	#CAN_F8R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3517 
	#CAN_F8R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3518 
	#CAN_F8R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3519 
	#CAN_F8R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3520 
	#CAN_F8R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3521 
	#CAN_F8R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3522 
	#CAN_F8R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3523 
	#CAN_F8R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3524 
	#CAN_F8R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3525 
	#CAN_F8R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3528 
	#CAN_F9R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3529 
	#CAN_F9R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3530 
	#CAN_F9R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3531 
	#CAN_F9R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3532 
	#CAN_F9R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3533 
	#CAN_F9R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3534 
	#CAN_F9R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3535 
	#CAN_F9R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3536 
	#CAN_F9R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3537 
	#CAN_F9R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3538 
	#CAN_F9R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3539 
	#CAN_F9R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3540 
	#CAN_F9R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3541 
	#CAN_F9R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3542 
	#CAN_F9R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3543 
	#CAN_F9R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3544 
	#CAN_F9R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3545 
	#CAN_F9R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3546 
	#CAN_F9R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3547 
	#CAN_F9R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3548 
	#CAN_F9R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3549 
	#CAN_F9R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3550 
	#CAN_F9R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3551 
	#CAN_F9R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3552 
	#CAN_F9R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3553 
	#CAN_F9R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3554 
	#CAN_F9R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3555 
	#CAN_F9R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3556 
	#CAN_F9R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3557 
	#CAN_F9R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3558 
	#CAN_F9R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3559 
	#CAN_F9R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3562 
	#CAN_F10R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3563 
	#CAN_F10R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3564 
	#CAN_F10R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3565 
	#CAN_F10R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3566 
	#CAN_F10R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3567 
	#CAN_F10R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3568 
	#CAN_F10R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3569 
	#CAN_F10R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3570 
	#CAN_F10R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3571 
	#CAN_F10R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3572 
	#CAN_F10R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3573 
	#CAN_F10R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3574 
	#CAN_F10R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3575 
	#CAN_F10R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3576 
	#CAN_F10R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3577 
	#CAN_F10R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3578 
	#CAN_F10R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3579 
	#CAN_F10R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3580 
	#CAN_F10R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3581 
	#CAN_F10R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3582 
	#CAN_F10R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3583 
	#CAN_F10R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3584 
	#CAN_F10R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3585 
	#CAN_F10R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3586 
	#CAN_F10R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3587 
	#CAN_F10R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3588 
	#CAN_F10R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3589 
	#CAN_F10R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3590 
	#CAN_F10R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3591 
	#CAN_F10R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3592 
	#CAN_F10R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3593 
	#CAN_F10R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3596 
	#CAN_F11R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3597 
	#CAN_F11R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3598 
	#CAN_F11R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3599 
	#CAN_F11R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3600 
	#CAN_F11R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3601 
	#CAN_F11R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3602 
	#CAN_F11R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3603 
	#CAN_F11R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3604 
	#CAN_F11R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3605 
	#CAN_F11R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3606 
	#CAN_F11R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3607 
	#CAN_F11R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3608 
	#CAN_F11R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3609 
	#CAN_F11R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3610 
	#CAN_F11R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3611 
	#CAN_F11R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3612 
	#CAN_F11R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3613 
	#CAN_F11R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3614 
	#CAN_F11R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3615 
	#CAN_F11R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3616 
	#CAN_F11R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3617 
	#CAN_F11R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3618 
	#CAN_F11R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3619 
	#CAN_F11R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3620 
	#CAN_F11R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3621 
	#CAN_F11R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3622 
	#CAN_F11R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3623 
	#CAN_F11R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3624 
	#CAN_F11R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3625 
	#CAN_F11R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3626 
	#CAN_F11R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3627 
	#CAN_F11R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3630 
	#CAN_F12R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3631 
	#CAN_F12R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3632 
	#CAN_F12R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3633 
	#CAN_F12R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3634 
	#CAN_F12R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3635 
	#CAN_F12R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3636 
	#CAN_F12R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3637 
	#CAN_F12R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3638 
	#CAN_F12R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3639 
	#CAN_F12R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3640 
	#CAN_F12R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3641 
	#CAN_F12R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3642 
	#CAN_F12R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3643 
	#CAN_F12R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3644 
	#CAN_F12R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3645 
	#CAN_F12R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3646 
	#CAN_F12R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3647 
	#CAN_F12R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3648 
	#CAN_F12R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3649 
	#CAN_F12R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3650 
	#CAN_F12R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3651 
	#CAN_F12R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3652 
	#CAN_F12R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3653 
	#CAN_F12R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3654 
	#CAN_F12R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3655 
	#CAN_F12R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3656 
	#CAN_F12R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3657 
	#CAN_F12R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3658 
	#CAN_F12R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3659 
	#CAN_F12R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3660 
	#CAN_F12R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3661 
	#CAN_F12R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3664 
	#CAN_F13R2_FB0
 ((
ušt32_t
)0x00000001è

	)

3665 
	#CAN_F13R2_FB1
 ((
ušt32_t
)0x00000002è

	)

3666 
	#CAN_F13R2_FB2
 ((
ušt32_t
)0x00000004è

	)

3667 
	#CAN_F13R2_FB3
 ((
ušt32_t
)0x00000008è

	)

3668 
	#CAN_F13R2_FB4
 ((
ušt32_t
)0x00000010è

	)

3669 
	#CAN_F13R2_FB5
 ((
ušt32_t
)0x00000020è

	)

3670 
	#CAN_F13R2_FB6
 ((
ušt32_t
)0x00000040è

	)

3671 
	#CAN_F13R2_FB7
 ((
ušt32_t
)0x00000080è

	)

3672 
	#CAN_F13R2_FB8
 ((
ušt32_t
)0x00000100è

	)

3673 
	#CAN_F13R2_FB9
 ((
ušt32_t
)0x00000200è

	)

3674 
	#CAN_F13R2_FB10
 ((
ušt32_t
)0x00000400è

	)

3675 
	#CAN_F13R2_FB11
 ((
ušt32_t
)0x00000800è

	)

3676 
	#CAN_F13R2_FB12
 ((
ušt32_t
)0x00001000è

	)

3677 
	#CAN_F13R2_FB13
 ((
ušt32_t
)0x00002000è

	)

3678 
	#CAN_F13R2_FB14
 ((
ušt32_t
)0x00004000è

	)

3679 
	#CAN_F13R2_FB15
 ((
ušt32_t
)0x00008000è

	)

3680 
	#CAN_F13R2_FB16
 ((
ušt32_t
)0x00010000è

	)

3681 
	#CAN_F13R2_FB17
 ((
ušt32_t
)0x00020000è

	)

3682 
	#CAN_F13R2_FB18
 ((
ušt32_t
)0x00040000è

	)

3683 
	#CAN_F13R2_FB19
 ((
ušt32_t
)0x00080000è

	)

3684 
	#CAN_F13R2_FB20
 ((
ušt32_t
)0x00100000è

	)

3685 
	#CAN_F13R2_FB21
 ((
ušt32_t
)0x00200000è

	)

3686 
	#CAN_F13R2_FB22
 ((
ušt32_t
)0x00400000è

	)

3687 
	#CAN_F13R2_FB23
 ((
ušt32_t
)0x00800000è

	)

3688 
	#CAN_F13R2_FB24
 ((
ušt32_t
)0x01000000è

	)

3689 
	#CAN_F13R2_FB25
 ((
ušt32_t
)0x02000000è

	)

3690 
	#CAN_F13R2_FB26
 ((
ušt32_t
)0x04000000è

	)

3691 
	#CAN_F13R2_FB27
 ((
ušt32_t
)0x08000000è

	)

3692 
	#CAN_F13R2_FB28
 ((
ušt32_t
)0x10000000è

	)

3693 
	#CAN_F13R2_FB29
 ((
ušt32_t
)0x20000000è

	)

3694 
	#CAN_F13R2_FB30
 ((
ušt32_t
)0x40000000è

	)

3695 
	#CAN_F13R2_FB31
 ((
ušt32_t
)0x80000000è

	)

3703 
	#CRC_DR_DR
 ((
ušt32_t
)0xFFFFFFFFè

	)

3707 
	#CRC_IDR_IDR
 ((
ušt8_t
)0xFFè

	)

3711 
	#CRC_CR_RESET
 ((
ušt8_t
)0x01è

	)

3719 
	#CRYP_CR_ALGODIR
 ((
ušt32_t
)0x00000004)

	)

3721 
	#CRYP_CR_ALGOMODE
 ((
ušt32_t
)0x00000038)

	)

3722 
	#CRYP_CR_ALGOMODE_0
 ((
ušt32_t
)0x00000008)

	)

3723 
	#CRYP_CR_ALGOMODE_1
 ((
ušt32_t
)0x00000010)

	)

3724 
	#CRYP_CR_ALGOMODE_2
 ((
ušt32_t
)0x00000020)

	)

3725 
	#CRYP_CR_ALGOMODE_TDES_ECB
 ((
ušt32_t
)0x00000000)

	)

3726 
	#CRYP_CR_ALGOMODE_TDES_CBC
 ((
ušt32_t
)0x00000008)

	)

3727 
	#CRYP_CR_ALGOMODE_DES_ECB
 ((
ušt32_t
)0x00000010)

	)

3728 
	#CRYP_CR_ALGOMODE_DES_CBC
 ((
ušt32_t
)0x00000018)

	)

3729 
	#CRYP_CR_ALGOMODE_AES_ECB
 ((
ušt32_t
)0x00000020)

	)

3730 
	#CRYP_CR_ALGOMODE_AES_CBC
 ((
ušt32_t
)0x00000028)

	)

3731 
	#CRYP_CR_ALGOMODE_AES_CTR
 ((
ušt32_t
)0x00000030)

	)

3732 
	#CRYP_CR_ALGOMODE_AES_KEY
 ((
ušt32_t
)0x00000038)

	)

3734 
	#CRYP_CR_DATATYPE
 ((
ušt32_t
)0x000000C0)

	)

3735 
	#CRYP_CR_DATATYPE_0
 ((
ušt32_t
)0x00000040)

	)

3736 
	#CRYP_CR_DATATYPE_1
 ((
ušt32_t
)0x00000080)

	)

3737 
	#CRYP_CR_KEYSIZE
 ((
ušt32_t
)0x00000300)

	)

3738 
	#CRYP_CR_KEYSIZE_0
 ((
ušt32_t
)0x00000100)

	)

3739 
	#CRYP_CR_KEYSIZE_1
 ((
ušt32_t
)0x00000200)

	)

3740 
	#CRYP_CR_FFLUSH
 ((
ušt32_t
)0x00004000)

	)

3741 
	#CRYP_CR_CRYPEN
 ((
ušt32_t
)0x00008000)

	)

3743 
	#CRYP_SR_IFEM
 ((
ušt32_t
)0x00000001)

	)

3744 
	#CRYP_SR_IFNF
 ((
ušt32_t
)0x00000002)

	)

3745 
	#CRYP_SR_OFNE
 ((
ušt32_t
)0x00000004)

	)

3746 
	#CRYP_SR_OFFU
 ((
ušt32_t
)0x00000008)

	)

3747 
	#CRYP_SR_BUSY
 ((
ušt32_t
)0x00000010)

	)

3749 
	#CRYP_DMACR_DIEN
 ((
ušt32_t
)0x00000001)

	)

3750 
	#CRYP_DMACR_DOEN
 ((
ušt32_t
)0x00000002)

	)

3752 
	#CRYP_IMSCR_INIM
 ((
ušt32_t
)0x00000001)

	)

3753 
	#CRYP_IMSCR_OUTIM
 ((
ušt32_t
)0x00000002)

	)

3755 
	#CRYP_RISR_OUTRIS
 ((
ušt32_t
)0x00000001)

	)

3756 
	#CRYP_RISR_INRIS
 ((
ušt32_t
)0x00000002)

	)

3758 
	#CRYP_MISR_INMIS
 ((
ušt32_t
)0x00000001)

	)

3759 
	#CRYP_MISR_OUTMIS
 ((
ušt32_t
)0x00000002)

	)

3767 
	#DAC_CR_EN1
 ((
ušt32_t
)0x00000001è

	)

3768 
	#DAC_CR_BOFF1
 ((
ušt32_t
)0x00000002è

	)

3769 
	#DAC_CR_TEN1
 ((
ušt32_t
)0x00000004è

	)

3771 
	#DAC_CR_TSEL1
 ((
ušt32_t
)0x00000038è

	)

3772 
	#DAC_CR_TSEL1_0
 ((
ušt32_t
)0x00000008è

	)

3773 
	#DAC_CR_TSEL1_1
 ((
ušt32_t
)0x00000010è

	)

3774 
	#DAC_CR_TSEL1_2
 ((
ušt32_t
)0x00000020è

	)

3776 
	#DAC_CR_WAVE1
 ((
ušt32_t
)0x000000C0è

	)

3777 
	#DAC_CR_WAVE1_0
 ((
ušt32_t
)0x00000040è

	)

3778 
	#DAC_CR_WAVE1_1
 ((
ušt32_t
)0x00000080è

	)

3780 
	#DAC_CR_MAMP1
 ((
ušt32_t
)0x00000F00è

	)

3781 
	#DAC_CR_MAMP1_0
 ((
ušt32_t
)0x00000100è

	)

3782 
	#DAC_CR_MAMP1_1
 ((
ušt32_t
)0x00000200è

	)

3783 
	#DAC_CR_MAMP1_2
 ((
ušt32_t
)0x00000400è

	)

3784 
	#DAC_CR_MAMP1_3
 ((
ušt32_t
)0x00000800è

	)

3786 
	#DAC_CR_DMAEN1
 ((
ušt32_t
)0x00001000è

	)

3787 
	#DAC_CR_EN2
 ((
ušt32_t
)0x00010000è

	)

3788 
	#DAC_CR_BOFF2
 ((
ušt32_t
)0x00020000è

	)

3789 
	#DAC_CR_TEN2
 ((
ušt32_t
)0x00040000è

	)

3791 
	#DAC_CR_TSEL2
 ((
ušt32_t
)0x00380000è

	)

3792 
	#DAC_CR_TSEL2_0
 ((
ušt32_t
)0x00080000è

	)

3793 
	#DAC_CR_TSEL2_1
 ((
ušt32_t
)0x00100000è

	)

3794 
	#DAC_CR_TSEL2_2
 ((
ušt32_t
)0x00200000è

	)

3796 
	#DAC_CR_WAVE2
 ((
ušt32_t
)0x00C00000è

	)

3797 
	#DAC_CR_WAVE2_0
 ((
ušt32_t
)0x00400000è

	)

3798 
	#DAC_CR_WAVE2_1
 ((
ušt32_t
)0x00800000è

	)

3800 
	#DAC_CR_MAMP2
 ((
ušt32_t
)0x0F000000è

	)

3801 
	#DAC_CR_MAMP2_0
 ((
ušt32_t
)0x01000000è

	)

3802 
	#DAC_CR_MAMP2_1
 ((
ušt32_t
)0x02000000è

	)

3803 
	#DAC_CR_MAMP2_2
 ((
ušt32_t
)0x04000000è

	)

3804 
	#DAC_CR_MAMP2_3
 ((
ušt32_t
)0x08000000è

	)

3806 
	#DAC_CR_DMAEN2
 ((
ušt32_t
)0x10000000è

	)

3809 
	#DAC_SWTRIGR_SWTRIG1
 ((
ušt8_t
)0x01è

	)

3810 
	#DAC_SWTRIGR_SWTRIG2
 ((
ušt8_t
)0x02è

	)

3813 
	#DAC_DHR12R1_DACC1DHR
 ((
ušt16_t
)0x0FFFè

	)

3816 
	#DAC_DHR12L1_DACC1DHR
 ((
ušt16_t
)0xFFF0è

	)

3819 
	#DAC_DHR8R1_DACC1DHR
 ((
ušt8_t
)0xFFè

	)

3822 
	#DAC_DHR12R2_DACC2DHR
 ((
ušt16_t
)0x0FFFè

	)

3825 
	#DAC_DHR12L2_DACC2DHR
 ((
ušt16_t
)0xFFF0è

	)

3828 
	#DAC_DHR8R2_DACC2DHR
 ((
ušt8_t
)0xFFè

	)

3831 
	#DAC_DHR12RD_DACC1DHR
 ((
ušt32_t
)0x00000FFFè

	)

3832 
	#DAC_DHR12RD_DACC2DHR
 ((
ušt32_t
)0x0FFF0000è

	)

3835 
	#DAC_DHR12LD_DACC1DHR
 ((
ušt32_t
)0x0000FFF0è

	)

3836 
	#DAC_DHR12LD_DACC2DHR
 ((
ušt32_t
)0xFFF00000è

	)

3839 
	#DAC_DHR8RD_DACC1DHR
 ((
ušt16_t
)0x00FFè

	)

3840 
	#DAC_DHR8RD_DACC2DHR
 ((
ušt16_t
)0xFF00è

	)

3843 
	#DAC_DOR1_DACC1DOR
 ((
ušt16_t
)0x0FFFè

	)

3846 
	#DAC_DOR2_DACC2DOR
 ((
ušt16_t
)0x0FFFè

	)

3849 
	#DAC_SR_DMAUDR1
 ((
ušt32_t
)0x00002000è

	)

3850 
	#DAC_SR_DMAUDR2
 ((
ušt32_t
)0x20000000è

	)

3864 
	#DCMI_CR_CAPTURE
 ((
ušt32_t
)0x00000001)

	)

3865 
	#DCMI_CR_CM
 ((
ušt32_t
)0x00000002)

	)

3866 
	#DCMI_CR_CROP
 ((
ušt32_t
)0x00000004)

	)

3867 
	#DCMI_CR_JPEG
 ((
ušt32_t
)0x00000008)

	)

3868 
	#DCMI_CR_ESS
 ((
ušt32_t
)0x00000010)

	)

3869 
	#DCMI_CR_PCKPOL
 ((
ušt32_t
)0x00000020)

	)

3870 
	#DCMI_CR_HSPOL
 ((
ušt32_t
)0x00000040)

	)

3871 
	#DCMI_CR_VSPOL
 ((
ušt32_t
)0x00000080)

	)

3872 
	#DCMI_CR_FCRC_0
 ((
ušt32_t
)0x00000100)

	)

3873 
	#DCMI_CR_FCRC_1
 ((
ušt32_t
)0x00000200)

	)

3874 
	#DCMI_CR_EDM_0
 ((
ušt32_t
)0x00000400)

	)

3875 
	#DCMI_CR_EDM_1
 ((
ušt32_t
)0x00000800)

	)

3876 
	#DCMI_CR_CRE
 ((
ušt32_t
)0x00001000)

	)

3877 
	#DCMI_CR_ENABLE
 ((
ušt32_t
)0x00004000)

	)

3880 
	#DCMI_SR_HSYNC
 ((
ušt32_t
)0x00000001)

	)

3881 
	#DCMI_SR_VSYNC
 ((
ušt32_t
)0x00000002)

	)

3882 
	#DCMI_SR_FNE
 ((
ušt32_t
)0x00000004)

	)

3885 
	#DCMI_RISR_FRAME_RIS
 ((
ušt32_t
)0x00000001)

	)

3886 
	#DCMI_RISR_OVF_RIS
 ((
ušt32_t
)0x00000002)

	)

3887 
	#DCMI_RISR_ERR_RIS
 ((
ušt32_t
)0x00000004)

	)

3888 
	#DCMI_RISR_VSYNC_RIS
 ((
ušt32_t
)0x00000008)

	)

3889 
	#DCMI_RISR_LINE_RIS
 ((
ušt32_t
)0x00000010)

	)

3892 
	#DCMI_IER_FRAME_IE
 ((
ušt32_t
)0x00000001)

	)

3893 
	#DCMI_IER_OVF_IE
 ((
ušt32_t
)0x00000002)

	)

3894 
	#DCMI_IER_ERR_IE
 ((
ušt32_t
)0x00000004)

	)

3895 
	#DCMI_IER_VSYNC_IE
 ((
ušt32_t
)0x00000008)

	)

3896 
	#DCMI_IER_LINE_IE
 ((
ušt32_t
)0x00000010)

	)

3899 
	#DCMI_MISR_FRAME_MIS
 ((
ušt32_t
)0x00000001)

	)

3900 
	#DCMI_MISR_OVF_MIS
 ((
ušt32_t
)0x00000002)

	)

3901 
	#DCMI_MISR_ERR_MIS
 ((
ušt32_t
)0x00000004)

	)

3902 
	#DCMI_MISR_VSYNC_MIS
 ((
ušt32_t
)0x00000008)

	)

3903 
	#DCMI_MISR_LINE_MIS
 ((
ušt32_t
)0x00000010)

	)

3906 
	#DCMI_ICR_FRAME_ISC
 ((
ušt32_t
)0x00000001)

	)

3907 
	#DCMI_ICR_OVF_ISC
 ((
ušt32_t
)0x00000002)

	)

3908 
	#DCMI_ICR_ERR_ISC
 ((
ušt32_t
)0x00000004)

	)

3909 
	#DCMI_ICR_VSYNC_ISC
 ((
ušt32_t
)0x00000008)

	)

3910 
	#DCMI_ICR_LINE_ISC
 ((
ušt32_t
)0x00000010)

	)

3918 
	#DMA_SxCR_CHSEL
 ((
ušt32_t
)0x0E000000)

	)

3919 
	#DMA_SxCR_CHSEL_0
 ((
ušt32_t
)0x02000000)

	)

3920 
	#DMA_SxCR_CHSEL_1
 ((
ušt32_t
)0x04000000)

	)

3921 
	#DMA_SxCR_CHSEL_2
 ((
ušt32_t
)0x08000000)

	)

3922 
	#DMA_SxCR_MBURST
 ((
ušt32_t
)0x01800000)

	)

3923 
	#DMA_SxCR_MBURST_0
 ((
ušt32_t
)0x00800000)

	)

3924 
	#DMA_SxCR_MBURST_1
 ((
ušt32_t
)0x01000000)

	)

3925 
	#DMA_SxCR_PBURST
 ((
ušt32_t
)0x00600000)

	)

3926 
	#DMA_SxCR_PBURST_0
 ((
ušt32_t
)0x00200000)

	)

3927 
	#DMA_SxCR_PBURST_1
 ((
ušt32_t
)0x00400000)

	)

3928 
	#DMA_SxCR_ACK
 ((
ušt32_t
)0x00100000)

	)

3929 
	#DMA_SxCR_CT
 ((
ušt32_t
)0x00080000)

	)

3930 
	#DMA_SxCR_DBM
 ((
ušt32_t
)0x00040000)

	)

3931 
	#DMA_SxCR_PL
 ((
ušt32_t
)0x00030000)

	)

3932 
	#DMA_SxCR_PL_0
 ((
ušt32_t
)0x00010000)

	)

3933 
	#DMA_SxCR_PL_1
 ((
ušt32_t
)0x00020000)

	)

3934 
	#DMA_SxCR_PINCOS
 ((
ušt32_t
)0x00008000)

	)

3935 
	#DMA_SxCR_MSIZE
 ((
ušt32_t
)0x00006000)

	)

3936 
	#DMA_SxCR_MSIZE_0
 ((
ušt32_t
)0x00002000)

	)

3937 
	#DMA_SxCR_MSIZE_1
 ((
ušt32_t
)0x00004000)

	)

3938 
	#DMA_SxCR_PSIZE
 ((
ušt32_t
)0x00001800)

	)

3939 
	#DMA_SxCR_PSIZE_0
 ((
ušt32_t
)0x00000800)

	)

3940 
	#DMA_SxCR_PSIZE_1
 ((
ušt32_t
)0x00001000)

	)

3941 
	#DMA_SxCR_MINC
 ((
ušt32_t
)0x00000400)

	)

3942 
	#DMA_SxCR_PINC
 ((
ušt32_t
)0x00000200)

	)

3943 
	#DMA_SxCR_CIRC
 ((
ušt32_t
)0x00000100)

	)

3944 
	#DMA_SxCR_DIR
 ((
ušt32_t
)0x000000C0)

	)

3945 
	#DMA_SxCR_DIR_0
 ((
ušt32_t
)0x00000040)

	)

3946 
	#DMA_SxCR_DIR_1
 ((
ušt32_t
)0x00000080)

	)

3947 
	#DMA_SxCR_PFCTRL
 ((
ušt32_t
)0x00000020)

	)

3948 
	#DMA_SxCR_TCIE
 ((
ušt32_t
)0x00000010)

	)

3949 
	#DMA_SxCR_HTIE
 ((
ušt32_t
)0x00000008)

	)

3950 
	#DMA_SxCR_TEIE
 ((
ušt32_t
)0x00000004)

	)

3951 
	#DMA_SxCR_DMEIE
 ((
ušt32_t
)0x00000002)

	)

3952 
	#DMA_SxCR_EN
 ((
ušt32_t
)0x00000001)

	)

3955 
	#DMA_SxNDT
 ((
ušt32_t
)0x0000FFFF)

	)

3956 
	#DMA_SxNDT_0
 ((
ušt32_t
)0x00000001)

	)

3957 
	#DMA_SxNDT_1
 ((
ušt32_t
)0x00000002)

	)

3958 
	#DMA_SxNDT_2
 ((
ušt32_t
)0x00000004)

	)

3959 
	#DMA_SxNDT_3
 ((
ušt32_t
)0x00000008)

	)

3960 
	#DMA_SxNDT_4
 ((
ušt32_t
)0x00000010)

	)

3961 
	#DMA_SxNDT_5
 ((
ušt32_t
)0x00000020)

	)

3962 
	#DMA_SxNDT_6
 ((
ušt32_t
)0x00000040)

	)

3963 
	#DMA_SxNDT_7
 ((
ušt32_t
)0x00000080)

	)

3964 
	#DMA_SxNDT_8
 ((
ušt32_t
)0x00000100)

	)

3965 
	#DMA_SxNDT_9
 ((
ušt32_t
)0x00000200)

	)

3966 
	#DMA_SxNDT_10
 ((
ušt32_t
)0x00000400)

	)

3967 
	#DMA_SxNDT_11
 ((
ušt32_t
)0x00000800)

	)

3968 
	#DMA_SxNDT_12
 ((
ušt32_t
)0x00001000)

	)

3969 
	#DMA_SxNDT_13
 ((
ušt32_t
)0x00002000)

	)

3970 
	#DMA_SxNDT_14
 ((
ušt32_t
)0x00004000)

	)

3971 
	#DMA_SxNDT_15
 ((
ušt32_t
)0x00008000)

	)

3974 
	#DMA_SxFCR_FEIE
 ((
ušt32_t
)0x00000080)

	)

3975 
	#DMA_SxFCR_FS
 ((
ušt32_t
)0x00000038)

	)

3976 
	#DMA_SxFCR_FS_0
 ((
ušt32_t
)0x00000008)

	)

3977 
	#DMA_SxFCR_FS_1
 ((
ušt32_t
)0x00000010)

	)

3978 
	#DMA_SxFCR_FS_2
 ((
ušt32_t
)0x00000020)

	)

3979 
	#DMA_SxFCR_DMDIS
 ((
ušt32_t
)0x00000004)

	)

3980 
	#DMA_SxFCR_FTH
 ((
ušt32_t
)0x00000003)

	)

3981 
	#DMA_SxFCR_FTH_0
 ((
ušt32_t
)0x00000001)

	)

3982 
	#DMA_SxFCR_FTH_1
 ((
ušt32_t
)0x00000002)

	)

3985 
	#DMA_LISR_TCIF3
 ((
ušt32_t
)0x08000000)

	)

3986 
	#DMA_LISR_HTIF3
 ((
ušt32_t
)0x04000000)

	)

3987 
	#DMA_LISR_TEIF3
 ((
ušt32_t
)0x02000000)

	)

3988 
	#DMA_LISR_DMEIF3
 ((
ušt32_t
)0x01000000)

	)

3989 
	#DMA_LISR_FEIF3
 ((
ušt32_t
)0x00400000)

	)

3990 
	#DMA_LISR_TCIF2
 ((
ušt32_t
)0x00200000)

	)

3991 
	#DMA_LISR_HTIF2
 ((
ušt32_t
)0x00100000)

	)

3992 
	#DMA_LISR_TEIF2
 ((
ušt32_t
)0x00080000)

	)

3993 
	#DMA_LISR_DMEIF2
 ((
ušt32_t
)0x00040000)

	)

3994 
	#DMA_LISR_FEIF2
 ((
ušt32_t
)0x00010000)

	)

3995 
	#DMA_LISR_TCIF1
 ((
ušt32_t
)0x00000800)

	)

3996 
	#DMA_LISR_HTIF1
 ((
ušt32_t
)0x00000400)

	)

3997 
	#DMA_LISR_TEIF1
 ((
ušt32_t
)0x00000200)

	)

3998 
	#DMA_LISR_DMEIF1
 ((
ušt32_t
)0x00000100)

	)

3999 
	#DMA_LISR_FEIF1
 ((
ušt32_t
)0x00000040)

	)

4000 
	#DMA_LISR_TCIF0
 ((
ušt32_t
)0x00000020)

	)

4001 
	#DMA_LISR_HTIF0
 ((
ušt32_t
)0x00000010)

	)

4002 
	#DMA_LISR_TEIF0
 ((
ušt32_t
)0x00000008)

	)

4003 
	#DMA_LISR_DMEIF0
 ((
ušt32_t
)0x00000004)

	)

4004 
	#DMA_LISR_FEIF0
 ((
ušt32_t
)0x00000001)

	)

4007 
	#DMA_HISR_TCIF7
 ((
ušt32_t
)0x08000000)

	)

4008 
	#DMA_HISR_HTIF7
 ((
ušt32_t
)0x04000000)

	)

4009 
	#DMA_HISR_TEIF7
 ((
ušt32_t
)0x02000000)

	)

4010 
	#DMA_HISR_DMEIF7
 ((
ušt32_t
)0x01000000)

	)

4011 
	#DMA_HISR_FEIF7
 ((
ušt32_t
)0x00400000)

	)

4012 
	#DMA_HISR_TCIF6
 ((
ušt32_t
)0x00200000)

	)

4013 
	#DMA_HISR_HTIF6
 ((
ušt32_t
)0x00100000)

	)

4014 
	#DMA_HISR_TEIF6
 ((
ušt32_t
)0x00080000)

	)

4015 
	#DMA_HISR_DMEIF6
 ((
ušt32_t
)0x00040000)

	)

4016 
	#DMA_HISR_FEIF6
 ((
ušt32_t
)0x00010000)

	)

4017 
	#DMA_HISR_TCIF5
 ((
ušt32_t
)0x00000800)

	)

4018 
	#DMA_HISR_HTIF5
 ((
ušt32_t
)0x00000400)

	)

4019 
	#DMA_HISR_TEIF5
 ((
ušt32_t
)0x00000200)

	)

4020 
	#DMA_HISR_DMEIF5
 ((
ušt32_t
)0x00000100)

	)

4021 
	#DMA_HISR_FEIF5
 ((
ušt32_t
)0x00000040)

	)

4022 
	#DMA_HISR_TCIF4
 ((
ušt32_t
)0x00000020)

	)

4023 
	#DMA_HISR_HTIF4
 ((
ušt32_t
)0x00000010)

	)

4024 
	#DMA_HISR_TEIF4
 ((
ušt32_t
)0x00000008)

	)

4025 
	#DMA_HISR_DMEIF4
 ((
ušt32_t
)0x00000004)

	)

4026 
	#DMA_HISR_FEIF4
 ((
ušt32_t
)0x00000001)

	)

4029 
	#DMA_LIFCR_CTCIF3
 ((
ušt32_t
)0x08000000)

	)

4030 
	#DMA_LIFCR_CHTIF3
 ((
ušt32_t
)0x04000000)

	)

4031 
	#DMA_LIFCR_CTEIF3
 ((
ušt32_t
)0x02000000)

	)

4032 
	#DMA_LIFCR_CDMEIF3
 ((
ušt32_t
)0x01000000)

	)

4033 
	#DMA_LIFCR_CFEIF3
 ((
ušt32_t
)0x00400000)

	)

4034 
	#DMA_LIFCR_CTCIF2
 ((
ušt32_t
)0x00200000)

	)

4035 
	#DMA_LIFCR_CHTIF2
 ((
ušt32_t
)0x00100000)

	)

4036 
	#DMA_LIFCR_CTEIF2
 ((
ušt32_t
)0x00080000)

	)

4037 
	#DMA_LIFCR_CDMEIF2
 ((
ušt32_t
)0x00040000)

	)

4038 
	#DMA_LIFCR_CFEIF2
 ((
ušt32_t
)0x00010000)

	)

4039 
	#DMA_LIFCR_CTCIF1
 ((
ušt32_t
)0x00000800)

	)

4040 
	#DMA_LIFCR_CHTIF1
 ((
ušt32_t
)0x00000400)

	)

4041 
	#DMA_LIFCR_CTEIF1
 ((
ušt32_t
)0x00000200)

	)

4042 
	#DMA_LIFCR_CDMEIF1
 ((
ušt32_t
)0x00000100)

	)

4043 
	#DMA_LIFCR_CFEIF1
 ((
ušt32_t
)0x00000040)

	)

4044 
	#DMA_LIFCR_CTCIF0
 ((
ušt32_t
)0x00000020)

	)

4045 
	#DMA_LIFCR_CHTIF0
 ((
ušt32_t
)0x00000010)

	)

4046 
	#DMA_LIFCR_CTEIF0
 ((
ušt32_t
)0x00000008)

	)

4047 
	#DMA_LIFCR_CDMEIF0
 ((
ušt32_t
)0x00000004)

	)

4048 
	#DMA_LIFCR_CFEIF0
 ((
ušt32_t
)0x00000001)

	)

4051 
	#DMA_HIFCR_CTCIF7
 ((
ušt32_t
)0x08000000)

	)

4052 
	#DMA_HIFCR_CHTIF7
 ((
ušt32_t
)0x04000000)

	)

4053 
	#DMA_HIFCR_CTEIF7
 ((
ušt32_t
)0x02000000)

	)

4054 
	#DMA_HIFCR_CDMEIF7
 ((
ušt32_t
)0x01000000)

	)

4055 
	#DMA_HIFCR_CFEIF7
 ((
ušt32_t
)0x00400000)

	)

4056 
	#DMA_HIFCR_CTCIF6
 ((
ušt32_t
)0x00200000)

	)

4057 
	#DMA_HIFCR_CHTIF6
 ((
ušt32_t
)0x00100000)

	)

4058 
	#DMA_HIFCR_CTEIF6
 ((
ušt32_t
)0x00080000)

	)

4059 
	#DMA_HIFCR_CDMEIF6
 ((
ušt32_t
)0x00040000)

	)

4060 
	#DMA_HIFCR_CFEIF6
 ((
ušt32_t
)0x00010000)

	)

4061 
	#DMA_HIFCR_CTCIF5
 ((
ušt32_t
)0x00000800)

	)

4062 
	#DMA_HIFCR_CHTIF5
 ((
ušt32_t
)0x00000400)

	)

4063 
	#DMA_HIFCR_CTEIF5
 ((
ušt32_t
)0x00000200)

	)

4064 
	#DMA_HIFCR_CDMEIF5
 ((
ušt32_t
)0x00000100)

	)

4065 
	#DMA_HIFCR_CFEIF5
 ((
ušt32_t
)0x00000040)

	)

4066 
	#DMA_HIFCR_CTCIF4
 ((
ušt32_t
)0x00000020)

	)

4067 
	#DMA_HIFCR_CHTIF4
 ((
ušt32_t
)0x00000010)

	)

4068 
	#DMA_HIFCR_CTEIF4
 ((
ušt32_t
)0x00000008)

	)

4069 
	#DMA_HIFCR_CDMEIF4
 ((
ušt32_t
)0x00000004)

	)

4070 
	#DMA_HIFCR_CFEIF4
 ((
ušt32_t
)0x00000001)

	)

4078 
	#EXTI_IMR_MR0
 ((
ušt32_t
)0x00000001è

	)

4079 
	#EXTI_IMR_MR1
 ((
ušt32_t
)0x00000002è

	)

4080 
	#EXTI_IMR_MR2
 ((
ušt32_t
)0x00000004è

	)

4081 
	#EXTI_IMR_MR3
 ((
ušt32_t
)0x00000008è

	)

4082 
	#EXTI_IMR_MR4
 ((
ušt32_t
)0x00000010è

	)

4083 
	#EXTI_IMR_MR5
 ((
ušt32_t
)0x00000020è

	)

4084 
	#EXTI_IMR_MR6
 ((
ušt32_t
)0x00000040è

	)

4085 
	#EXTI_IMR_MR7
 ((
ušt32_t
)0x00000080è

	)

4086 
	#EXTI_IMR_MR8
 ((
ušt32_t
)0x00000100è

	)

4087 
	#EXTI_IMR_MR9
 ((
ušt32_t
)0x00000200è

	)

4088 
	#EXTI_IMR_MR10
 ((
ušt32_t
)0x00000400è

	)

4089 
	#EXTI_IMR_MR11
 ((
ušt32_t
)0x00000800è

	)

4090 
	#EXTI_IMR_MR12
 ((
ušt32_t
)0x00001000è

	)

4091 
	#EXTI_IMR_MR13
 ((
ušt32_t
)0x00002000è

	)

4092 
	#EXTI_IMR_MR14
 ((
ušt32_t
)0x00004000è

	)

4093 
	#EXTI_IMR_MR15
 ((
ušt32_t
)0x00008000è

	)

4094 
	#EXTI_IMR_MR16
 ((
ušt32_t
)0x00010000è

	)

4095 
	#EXTI_IMR_MR17
 ((
ušt32_t
)0x00020000è

	)

4096 
	#EXTI_IMR_MR18
 ((
ušt32_t
)0x00040000è

	)

4097 
	#EXTI_IMR_MR19
 ((
ušt32_t
)0x00080000è

	)

4100 
	#EXTI_EMR_MR0
 ((
ušt32_t
)0x00000001è

	)

4101 
	#EXTI_EMR_MR1
 ((
ušt32_t
)0x00000002è

	)

4102 
	#EXTI_EMR_MR2
 ((
ušt32_t
)0x00000004è

	)

4103 
	#EXTI_EMR_MR3
 ((
ušt32_t
)0x00000008è

	)

4104 
	#EXTI_EMR_MR4
 ((
ušt32_t
)0x00000010è

	)

4105 
	#EXTI_EMR_MR5
 ((
ušt32_t
)0x00000020è

	)

4106 
	#EXTI_EMR_MR6
 ((
ušt32_t
)0x00000040è

	)

4107 
	#EXTI_EMR_MR7
 ((
ušt32_t
)0x00000080è

	)

4108 
	#EXTI_EMR_MR8
 ((
ušt32_t
)0x00000100è

	)

4109 
	#EXTI_EMR_MR9
 ((
ušt32_t
)0x00000200è

	)

4110 
	#EXTI_EMR_MR10
 ((
ušt32_t
)0x00000400è

	)

4111 
	#EXTI_EMR_MR11
 ((
ušt32_t
)0x00000800è

	)

4112 
	#EXTI_EMR_MR12
 ((
ušt32_t
)0x00001000è

	)

4113 
	#EXTI_EMR_MR13
 ((
ušt32_t
)0x00002000è

	)

4114 
	#EXTI_EMR_MR14
 ((
ušt32_t
)0x00004000è

	)

4115 
	#EXTI_EMR_MR15
 ((
ušt32_t
)0x00008000è

	)

4116 
	#EXTI_EMR_MR16
 ((
ušt32_t
)0x00010000è

	)

4117 
	#EXTI_EMR_MR17
 ((
ušt32_t
)0x00020000è

	)

4118 
	#EXTI_EMR_MR18
 ((
ušt32_t
)0x00040000è

	)

4119 
	#EXTI_EMR_MR19
 ((
ušt32_t
)0x00080000è

	)

4122 
	#EXTI_RTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

4123 
	#EXTI_RTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

4124 
	#EXTI_RTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

4125 
	#EXTI_RTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

4126 
	#EXTI_RTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

4127 
	#EXTI_RTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

4128 
	#EXTI_RTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

4129 
	#EXTI_RTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

4130 
	#EXTI_RTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

4131 
	#EXTI_RTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

4132 
	#EXTI_RTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

4133 
	#EXTI_RTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

4134 
	#EXTI_RTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

4135 
	#EXTI_RTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

4136 
	#EXTI_RTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

4137 
	#EXTI_RTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

4138 
	#EXTI_RTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

4139 
	#EXTI_RTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

4140 
	#EXTI_RTSR_TR18
 ((
ušt32_t
)0x00040000è

	)

4141 
	#EXTI_RTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

4144 
	#EXTI_FTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

4145 
	#EXTI_FTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

4146 
	#EXTI_FTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

4147 
	#EXTI_FTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

4148 
	#EXTI_FTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

4149 
	#EXTI_FTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

4150 
	#EXTI_FTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

4151 
	#EXTI_FTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

4152 
	#EXTI_FTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

4153 
	#EXTI_FTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

4154 
	#EXTI_FTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

4155 
	#EXTI_FTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

4156 
	#EXTI_FTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

4157 
	#EXTI_FTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

4158 
	#EXTI_FTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

4159 
	#EXTI_FTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

4160 
	#EXTI_FTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

4161 
	#EXTI_FTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

4162 
	#EXTI_FTSR_TR18
 ((
ušt32_t
)0x00040000è

	)

4163 
	#EXTI_FTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

4166 
	#EXTI_SWIER_SWIER0
 ((
ušt32_t
)0x00000001è

	)

4167 
	#EXTI_SWIER_SWIER1
 ((
ušt32_t
)0x00000002è

	)

4168 
	#EXTI_SWIER_SWIER2
 ((
ušt32_t
)0x00000004è

	)

4169 
	#EXTI_SWIER_SWIER3
 ((
ušt32_t
)0x00000008è

	)

4170 
	#EXTI_SWIER_SWIER4
 ((
ušt32_t
)0x00000010è

	)

4171 
	#EXTI_SWIER_SWIER5
 ((
ušt32_t
)0x00000020è

	)

4172 
	#EXTI_SWIER_SWIER6
 ((
ušt32_t
)0x00000040è

	)

4173 
	#EXTI_SWIER_SWIER7
 ((
ušt32_t
)0x00000080è

	)

4174 
	#EXTI_SWIER_SWIER8
 ((
ušt32_t
)0x00000100è

	)

4175 
	#EXTI_SWIER_SWIER9
 ((
ušt32_t
)0x00000200è

	)

4176 
	#EXTI_SWIER_SWIER10
 ((
ušt32_t
)0x00000400è

	)

4177 
	#EXTI_SWIER_SWIER11
 ((
ušt32_t
)0x00000800è

	)

4178 
	#EXTI_SWIER_SWIER12
 ((
ušt32_t
)0x00001000è

	)

4179 
	#EXTI_SWIER_SWIER13
 ((
ušt32_t
)0x00002000è

	)

4180 
	#EXTI_SWIER_SWIER14
 ((
ušt32_t
)0x00004000è

	)

4181 
	#EXTI_SWIER_SWIER15
 ((
ušt32_t
)0x00008000è

	)

4182 
	#EXTI_SWIER_SWIER16
 ((
ušt32_t
)0x00010000è

	)

4183 
	#EXTI_SWIER_SWIER17
 ((
ušt32_t
)0x00020000è

	)

4184 
	#EXTI_SWIER_SWIER18
 ((
ušt32_t
)0x00040000è

	)

4185 
	#EXTI_SWIER_SWIER19
 ((
ušt32_t
)0x00080000è

	)

4188 
	#EXTI_PR_PR0
 ((
ušt32_t
)0x00000001è

	)

4189 
	#EXTI_PR_PR1
 ((
ušt32_t
)0x00000002è

	)

4190 
	#EXTI_PR_PR2
 ((
ušt32_t
)0x00000004è

	)

4191 
	#EXTI_PR_PR3
 ((
ušt32_t
)0x00000008è

	)

4192 
	#EXTI_PR_PR4
 ((
ušt32_t
)0x00000010è

	)

4193 
	#EXTI_PR_PR5
 ((
ušt32_t
)0x00000020è

	)

4194 
	#EXTI_PR_PR6
 ((
ušt32_t
)0x00000040è

	)

4195 
	#EXTI_PR_PR7
 ((
ušt32_t
)0x00000080è

	)

4196 
	#EXTI_PR_PR8
 ((
ušt32_t
)0x00000100è

	)

4197 
	#EXTI_PR_PR9
 ((
ušt32_t
)0x00000200è

	)

4198 
	#EXTI_PR_PR10
 ((
ušt32_t
)0x00000400è

	)

4199 
	#EXTI_PR_PR11
 ((
ušt32_t
)0x00000800è

	)

4200 
	#EXTI_PR_PR12
 ((
ušt32_t
)0x00001000è

	)

4201 
	#EXTI_PR_PR13
 ((
ušt32_t
)0x00002000è

	)

4202 
	#EXTI_PR_PR14
 ((
ušt32_t
)0x00004000è

	)

4203 
	#EXTI_PR_PR15
 ((
ušt32_t
)0x00008000è

	)

4204 
	#EXTI_PR_PR16
 ((
ušt32_t
)0x00010000è

	)

4205 
	#EXTI_PR_PR17
 ((
ušt32_t
)0x00020000è

	)

4206 
	#EXTI_PR_PR18
 ((
ušt32_t
)0x00040000è

	)

4207 
	#EXTI_PR_PR19
 ((
ušt32_t
)0x00080000è

	)

4215 
	#FLASH_ACR_LATENCY
 ((
ušt32_t
)0x00000007)

	)

4216 
	#FLASH_ACR_LATENCY_0WS
 ((
ušt32_t
)0x00000000)

	)

4217 
	#FLASH_ACR_LATENCY_1WS
 ((
ušt32_t
)0x00000001)

	)

4218 
	#FLASH_ACR_LATENCY_2WS
 ((
ušt32_t
)0x00000002)

	)

4219 
	#FLASH_ACR_LATENCY_3WS
 ((
ušt32_t
)0x00000003)

	)

4220 
	#FLASH_ACR_LATENCY_4WS
 ((
ušt32_t
)0x00000004)

	)

4221 
	#FLASH_ACR_LATENCY_5WS
 ((
ušt32_t
)0x00000005)

	)

4222 
	#FLASH_ACR_LATENCY_6WS
 ((
ušt32_t
)0x00000006)

	)

4223 
	#FLASH_ACR_LATENCY_7WS
 ((
ušt32_t
)0x00000007)

	)

4225 
	#FLASH_ACR_PRFTEN
 ((
ušt32_t
)0x00000100)

	)

4226 
	#FLASH_ACR_ICEN
 ((
ušt32_t
)0x00000200)

	)

4227 
	#FLASH_ACR_DCEN
 ((
ušt32_t
)0x00000400)

	)

4228 
	#FLASH_ACR_ICRST
 ((
ušt32_t
)0x00000800)

	)

4229 
	#FLASH_ACR_DCRST
 ((
ušt32_t
)0x00001000)

	)

4230 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
ušt32_t
)0x40023C00)

	)

4231 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
ušt32_t
)0x40023C03)

	)

4234 
	#FLASH_SR_EOP
 ((
ušt32_t
)0x00000001)

	)

4235 
	#FLASH_SR_SOP
 ((
ušt32_t
)0x00000002)

	)

4236 
	#FLASH_SR_WRPERR
 ((
ušt32_t
)0x00000010)

	)

4237 
	#FLASH_SR_PGAERR
 ((
ušt32_t
)0x00000020)

	)

4238 
	#FLASH_SR_PGPERR
 ((
ušt32_t
)0x00000040)

	)

4239 
	#FLASH_SR_PGSERR
 ((
ušt32_t
)0x00000080)

	)

4240 
	#FLASH_SR_BSY
 ((
ušt32_t
)0x00010000)

	)

4243 
	#FLASH_CR_PG
 ((
ušt32_t
)0x00000001)

	)

4244 
	#FLASH_CR_SER
 ((
ušt32_t
)0x00000002)

	)

4245 
	#FLASH_CR_MER
 ((
ušt32_t
)0x00000004)

	)

4246 
	#FLASH_CR_SNB_0
 ((
ušt32_t
)0x00000008)

	)

4247 
	#FLASH_CR_SNB_1
 ((
ušt32_t
)0x00000010)

	)

4248 
	#FLASH_CR_SNB_2
 ((
ušt32_t
)0x00000020)

	)

4249 
	#FLASH_CR_SNB_3
 ((
ušt32_t
)0x00000040)

	)

4250 
	#FLASH_CR_PSIZE_0
 ((
ušt32_t
)0x00000100)

	)

4251 
	#FLASH_CR_PSIZE_1
 ((
ušt32_t
)0x00000200)

	)

4252 
	#FLASH_CR_STRT
 ((
ušt32_t
)0x00010000)

	)

4253 
	#FLASH_CR_EOPIE
 ((
ušt32_t
)0x01000000)

	)

4254 
	#FLASH_CR_LOCK
 ((
ušt32_t
)0x80000000)

	)

4257 
	#FLASH_OPTCR_OPTLOCK
 ((
ušt32_t
)0x00000001)

	)

4258 
	#FLASH_OPTCR_OPTSTRT
 ((
ušt32_t
)0x00000002)

	)

4259 
	#FLASH_OPTCR_BOR_LEV_0
 ((
ušt32_t
)0x00000004)

	)

4260 
	#FLASH_OPTCR_BOR_LEV_1
 ((
ušt32_t
)0x00000008)

	)

4261 
	#FLASH_OPTCR_BOR_LEV
 ((
ušt32_t
)0x0000000C)

	)

4262 
	#FLASH_OPTCR_WDG_SW
 ((
ušt32_t
)0x00000020)

	)

4263 
	#FLASH_OPTCR_nRST_STOP
 ((
ušt32_t
)0x00000040)

	)

4264 
	#FLASH_OPTCR_nRST_STDBY
 ((
ušt32_t
)0x00000080)

	)

4265 
	#FLASH_OPTCR_RDP_0
 ((
ušt32_t
)0x00000100)

	)

4266 
	#FLASH_OPTCR_RDP_1
 ((
ušt32_t
)0x00000200)

	)

4267 
	#FLASH_OPTCR_RDP_2
 ((
ušt32_t
)0x00000400)

	)

4268 
	#FLASH_OPTCR_RDP_3
 ((
ušt32_t
)0x00000800)

	)

4269 
	#FLASH_OPTCR_RDP_4
 ((
ušt32_t
)0x00001000)

	)

4270 
	#FLASH_OPTCR_RDP_5
 ((
ušt32_t
)0x00002000)

	)

4271 
	#FLASH_OPTCR_RDP_6
 ((
ušt32_t
)0x00004000)

	)

4272 
	#FLASH_OPTCR_RDP_7
 ((
ušt32_t
)0x00008000)

	)

4273 
	#FLASH_OPTCR_nWRP_0
 ((
ušt32_t
)0x00010000)

	)

4274 
	#FLASH_OPTCR_nWRP_1
 ((
ušt32_t
)0x00020000)

	)

4275 
	#FLASH_OPTCR_nWRP_2
 ((
ušt32_t
)0x00040000)

	)

4276 
	#FLASH_OPTCR_nWRP_3
 ((
ušt32_t
)0x00080000)

	)

4277 
	#FLASH_OPTCR_nWRP_4
 ((
ušt32_t
)0x00100000)

	)

4278 
	#FLASH_OPTCR_nWRP_5
 ((
ušt32_t
)0x00200000)

	)

4279 
	#FLASH_OPTCR_nWRP_6
 ((
ušt32_t
)0x00400000)

	)

4280 
	#FLASH_OPTCR_nWRP_7
 ((
ušt32_t
)0x00800000)

	)

4281 
	#FLASH_OPTCR_nWRP_8
 ((
ušt32_t
)0x01000000)

	)

4282 
	#FLASH_OPTCR_nWRP_9
 ((
ušt32_t
)0x02000000)

	)

4283 
	#FLASH_OPTCR_nWRP_10
 ((
ušt32_t
)0x04000000)

	)

4284 
	#FLASH_OPTCR_nWRP_11
 ((
ušt32_t
)0x08000000)

	)

4292 
	#FSMC_BCR1_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4293 
	#FSMC_BCR1_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4295 
	#FSMC_BCR1_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4296 
	#FSMC_BCR1_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4297 
	#FSMC_BCR1_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4299 
	#FSMC_BCR1_MWID
 ((
ušt32_t
)0x00000030è

	)

4300 
	#FSMC_BCR1_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4301 
	#FSMC_BCR1_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4303 
	#FSMC_BCR1_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4304 
	#FSMC_BCR1_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4305 
	#FSMC_BCR1_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4306 
	#FSMC_BCR1_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4307 
	#FSMC_BCR1_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4308 
	#FSMC_BCR1_WREN
 ((
ušt32_t
)0x00001000è

	)

4309 
	#FSMC_BCR1_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4310 
	#FSMC_BCR1_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4311 
	#FSMC_BCR1_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4312 
	#FSMC_BCR1_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4315 
	#FSMC_BCR2_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4316 
	#FSMC_BCR2_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4318 
	#FSMC_BCR2_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4319 
	#FSMC_BCR2_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4320 
	#FSMC_BCR2_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4322 
	#FSMC_BCR2_MWID
 ((
ušt32_t
)0x00000030è

	)

4323 
	#FSMC_BCR2_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4324 
	#FSMC_BCR2_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4326 
	#FSMC_BCR2_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4327 
	#FSMC_BCR2_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4328 
	#FSMC_BCR2_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4329 
	#FSMC_BCR2_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4330 
	#FSMC_BCR2_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4331 
	#FSMC_BCR2_WREN
 ((
ušt32_t
)0x00001000è

	)

4332 
	#FSMC_BCR2_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4333 
	#FSMC_BCR2_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4334 
	#FSMC_BCR2_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4335 
	#FSMC_BCR2_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4338 
	#FSMC_BCR3_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4339 
	#FSMC_BCR3_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4341 
	#FSMC_BCR3_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4342 
	#FSMC_BCR3_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4343 
	#FSMC_BCR3_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4345 
	#FSMC_BCR3_MWID
 ((
ušt32_t
)0x00000030è

	)

4346 
	#FSMC_BCR3_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4347 
	#FSMC_BCR3_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4349 
	#FSMC_BCR3_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4350 
	#FSMC_BCR3_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4351 
	#FSMC_BCR3_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4352 
	#FSMC_BCR3_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4353 
	#FSMC_BCR3_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4354 
	#FSMC_BCR3_WREN
 ((
ušt32_t
)0x00001000è

	)

4355 
	#FSMC_BCR3_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4356 
	#FSMC_BCR3_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4357 
	#FSMC_BCR3_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4358 
	#FSMC_BCR3_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4361 
	#FSMC_BCR4_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4362 
	#FSMC_BCR4_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4364 
	#FSMC_BCR4_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4365 
	#FSMC_BCR4_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4366 
	#FSMC_BCR4_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4368 
	#FSMC_BCR4_MWID
 ((
ušt32_t
)0x00000030è

	)

4369 
	#FSMC_BCR4_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4370 
	#FSMC_BCR4_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4372 
	#FSMC_BCR4_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4373 
	#FSMC_BCR4_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4374 
	#FSMC_BCR4_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4375 
	#FSMC_BCR4_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4376 
	#FSMC_BCR4_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4377 
	#FSMC_BCR4_WREN
 ((
ušt32_t
)0x00001000è

	)

4378 
	#FSMC_BCR4_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4379 
	#FSMC_BCR4_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4380 
	#FSMC_BCR4_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4381 
	#FSMC_BCR4_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4384 
	#FSMC_BTR1_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4385 
	#FSMC_BTR1_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4386 
	#FSMC_BTR1_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4387 
	#FSMC_BTR1_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4388 
	#FSMC_BTR1_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4390 
	#FSMC_BTR1_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4391 
	#FSMC_BTR1_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4392 
	#FSMC_BTR1_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4393 
	#FSMC_BTR1_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4394 
	#FSMC_BTR1_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4396 
	#FSMC_BTR1_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4397 
	#FSMC_BTR1_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4398 
	#FSMC_BTR1_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4399 
	#FSMC_BTR1_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4400 
	#FSMC_BTR1_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4402 
	#FSMC_BTR1_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4403 
	#FSMC_BTR1_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4404 
	#FSMC_BTR1_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4405 
	#FSMC_BTR1_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4406 
	#FSMC_BTR1_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4408 
	#FSMC_BTR1_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4409 
	#FSMC_BTR1_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4410 
	#FSMC_BTR1_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4411 
	#FSMC_BTR1_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4412 
	#FSMC_BTR1_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4414 
	#FSMC_BTR1_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4415 
	#FSMC_BTR1_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4416 
	#FSMC_BTR1_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4417 
	#FSMC_BTR1_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4418 
	#FSMC_BTR1_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4420 
	#FSMC_BTR1_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4421 
	#FSMC_BTR1_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4422 
	#FSMC_BTR1_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4425 
	#FSMC_BTR2_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4426 
	#FSMC_BTR2_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4427 
	#FSMC_BTR2_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4428 
	#FSMC_BTR2_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4429 
	#FSMC_BTR2_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4431 
	#FSMC_BTR2_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4432 
	#FSMC_BTR2_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4433 
	#FSMC_BTR2_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4434 
	#FSMC_BTR2_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4435 
	#FSMC_BTR2_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4437 
	#FSMC_BTR2_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4438 
	#FSMC_BTR2_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4439 
	#FSMC_BTR2_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4440 
	#FSMC_BTR2_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4441 
	#FSMC_BTR2_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4443 
	#FSMC_BTR2_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4444 
	#FSMC_BTR2_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4445 
	#FSMC_BTR2_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4446 
	#FSMC_BTR2_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4447 
	#FSMC_BTR2_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4449 
	#FSMC_BTR2_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4450 
	#FSMC_BTR2_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4451 
	#FSMC_BTR2_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4452 
	#FSMC_BTR2_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4453 
	#FSMC_BTR2_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4455 
	#FSMC_BTR2_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4456 
	#FSMC_BTR2_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4457 
	#FSMC_BTR2_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4458 
	#FSMC_BTR2_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4459 
	#FSMC_BTR2_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4461 
	#FSMC_BTR2_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4462 
	#FSMC_BTR2_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4463 
	#FSMC_BTR2_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4466 
	#FSMC_BTR3_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4467 
	#FSMC_BTR3_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4468 
	#FSMC_BTR3_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4469 
	#FSMC_BTR3_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4470 
	#FSMC_BTR3_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4472 
	#FSMC_BTR3_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4473 
	#FSMC_BTR3_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4474 
	#FSMC_BTR3_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4475 
	#FSMC_BTR3_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4476 
	#FSMC_BTR3_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4478 
	#FSMC_BTR3_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4479 
	#FSMC_BTR3_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4480 
	#FSMC_BTR3_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4481 
	#FSMC_BTR3_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4482 
	#FSMC_BTR3_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4484 
	#FSMC_BTR3_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4485 
	#FSMC_BTR3_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4486 
	#FSMC_BTR3_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4487 
	#FSMC_BTR3_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4488 
	#FSMC_BTR3_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4490 
	#FSMC_BTR3_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4491 
	#FSMC_BTR3_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4492 
	#FSMC_BTR3_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4493 
	#FSMC_BTR3_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4494 
	#FSMC_BTR3_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4496 
	#FSMC_BTR3_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4497 
	#FSMC_BTR3_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4498 
	#FSMC_BTR3_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4499 
	#FSMC_BTR3_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4500 
	#FSMC_BTR3_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4502 
	#FSMC_BTR3_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4503 
	#FSMC_BTR3_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4504 
	#FSMC_BTR3_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4507 
	#FSMC_BTR4_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4508 
	#FSMC_BTR4_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4509 
	#FSMC_BTR4_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4510 
	#FSMC_BTR4_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4511 
	#FSMC_BTR4_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4513 
	#FSMC_BTR4_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4514 
	#FSMC_BTR4_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4515 
	#FSMC_BTR4_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4516 
	#FSMC_BTR4_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4517 
	#FSMC_BTR4_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4519 
	#FSMC_BTR4_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4520 
	#FSMC_BTR4_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4521 
	#FSMC_BTR4_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4522 
	#FSMC_BTR4_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4523 
	#FSMC_BTR4_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4525 
	#FSMC_BTR4_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4526 
	#FSMC_BTR4_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4527 
	#FSMC_BTR4_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4528 
	#FSMC_BTR4_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4529 
	#FSMC_BTR4_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4531 
	#FSMC_BTR4_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4532 
	#FSMC_BTR4_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4533 
	#FSMC_BTR4_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4534 
	#FSMC_BTR4_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4535 
	#FSMC_BTR4_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4537 
	#FSMC_BTR4_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4538 
	#FSMC_BTR4_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4539 
	#FSMC_BTR4_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4540 
	#FSMC_BTR4_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4541 
	#FSMC_BTR4_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4543 
	#FSMC_BTR4_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4544 
	#FSMC_BTR4_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4545 
	#FSMC_BTR4_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4548 
	#FSMC_BWTR1_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4549 
	#FSMC_BWTR1_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4550 
	#FSMC_BWTR1_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4551 
	#FSMC_BWTR1_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4552 
	#FSMC_BWTR1_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4554 
	#FSMC_BWTR1_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4555 
	#FSMC_BWTR1_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4556 
	#FSMC_BWTR1_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4557 
	#FSMC_BWTR1_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4558 
	#FSMC_BWTR1_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4560 
	#FSMC_BWTR1_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4561 
	#FSMC_BWTR1_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4562 
	#FSMC_BWTR1_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4563 
	#FSMC_BWTR1_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4564 
	#FSMC_BWTR1_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4566 
	#FSMC_BWTR1_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4567 
	#FSMC_BWTR1_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4568 
	#FSMC_BWTR1_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4569 
	#FSMC_BWTR1_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4570 
	#FSMC_BWTR1_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4572 
	#FSMC_BWTR1_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4573 
	#FSMC_BWTR1_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4574 
	#FSMC_BWTR1_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4575 
	#FSMC_BWTR1_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4576 
	#FSMC_BWTR1_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4578 
	#FSMC_BWTR1_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4579 
	#FSMC_BWTR1_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4580 
	#FSMC_BWTR1_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4583 
	#FSMC_BWTR2_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4584 
	#FSMC_BWTR2_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4585 
	#FSMC_BWTR2_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4586 
	#FSMC_BWTR2_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4587 
	#FSMC_BWTR2_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4589 
	#FSMC_BWTR2_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4590 
	#FSMC_BWTR2_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4591 
	#FSMC_BWTR2_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4592 
	#FSMC_BWTR2_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4593 
	#FSMC_BWTR2_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4595 
	#FSMC_BWTR2_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4596 
	#FSMC_BWTR2_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4597 
	#FSMC_BWTR2_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4598 
	#FSMC_BWTR2_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4599 
	#FSMC_BWTR2_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4601 
	#FSMC_BWTR2_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4602 
	#FSMC_BWTR2_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4603 
	#FSMC_BWTR2_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4604 
	#FSMC_BWTR2_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4605 
	#FSMC_BWTR2_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4607 
	#FSMC_BWTR2_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4608 
	#FSMC_BWTR2_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4609 
	#FSMC_BWTR2_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4610 
	#FSMC_BWTR2_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4611 
	#FSMC_BWTR2_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4613 
	#FSMC_BWTR2_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4614 
	#FSMC_BWTR2_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4615 
	#FSMC_BWTR2_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4618 
	#FSMC_BWTR3_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4619 
	#FSMC_BWTR3_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4620 
	#FSMC_BWTR3_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4621 
	#FSMC_BWTR3_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4622 
	#FSMC_BWTR3_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4624 
	#FSMC_BWTR3_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4625 
	#FSMC_BWTR3_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4626 
	#FSMC_BWTR3_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4627 
	#FSMC_BWTR3_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4628 
	#FSMC_BWTR3_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4630 
	#FSMC_BWTR3_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4631 
	#FSMC_BWTR3_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4632 
	#FSMC_BWTR3_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4633 
	#FSMC_BWTR3_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4634 
	#FSMC_BWTR3_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4636 
	#FSMC_BWTR3_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4637 
	#FSMC_BWTR3_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4638 
	#FSMC_BWTR3_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4639 
	#FSMC_BWTR3_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4640 
	#FSMC_BWTR3_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4642 
	#FSMC_BWTR3_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4643 
	#FSMC_BWTR3_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4644 
	#FSMC_BWTR3_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4645 
	#FSMC_BWTR3_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4646 
	#FSMC_BWTR3_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4648 
	#FSMC_BWTR3_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4649 
	#FSMC_BWTR3_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4650 
	#FSMC_BWTR3_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4653 
	#FSMC_BWTR4_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4654 
	#FSMC_BWTR4_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4655 
	#FSMC_BWTR4_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4656 
	#FSMC_BWTR4_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4657 
	#FSMC_BWTR4_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4659 
	#FSMC_BWTR4_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4660 
	#FSMC_BWTR4_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4661 
	#FSMC_BWTR4_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4662 
	#FSMC_BWTR4_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4663 
	#FSMC_BWTR4_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4665 
	#FSMC_BWTR4_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4666 
	#FSMC_BWTR4_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4667 
	#FSMC_BWTR4_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4668 
	#FSMC_BWTR4_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4669 
	#FSMC_BWTR4_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4671 
	#FSMC_BWTR4_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4672 
	#FSMC_BWTR4_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4673 
	#FSMC_BWTR4_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4674 
	#FSMC_BWTR4_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4675 
	#FSMC_BWTR4_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4677 
	#FSMC_BWTR4_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4678 
	#FSMC_BWTR4_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4679 
	#FSMC_BWTR4_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4680 
	#FSMC_BWTR4_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4681 
	#FSMC_BWTR4_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4683 
	#FSMC_BWTR4_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4684 
	#FSMC_BWTR4_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4685 
	#FSMC_BWTR4_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4688 
	#FSMC_PCR2_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

4689 
	#FSMC_PCR2_PBKEN
 ((
ušt32_t
)0x00000004è

	)

4690 
	#FSMC_PCR2_PTYP
 ((
ušt32_t
)0x00000008è

	)

4692 
	#FSMC_PCR2_PWID
 ((
ušt32_t
)0x00000030è

	)

4693 
	#FSMC_PCR2_PWID_0
 ((
ušt32_t
)0x00000010è

	)

4694 
	#FSMC_PCR2_PWID_1
 ((
ušt32_t
)0x00000020è

	)

4696 
	#FSMC_PCR2_ECCEN
 ((
ušt32_t
)0x00000040è

	)

4698 
	#FSMC_PCR2_TCLR
 ((
ušt32_t
)0x00001E00è

	)

4699 
	#FSMC_PCR2_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

4700 
	#FSMC_PCR2_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

4701 
	#FSMC_PCR2_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

4702 
	#FSMC_PCR2_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

4704 
	#FSMC_PCR2_TAR
 ((
ušt32_t
)0x0001E000è

	)

4705 
	#FSMC_PCR2_TAR_0
 ((
ušt32_t
)0x00002000è

	)

4706 
	#FSMC_PCR2_TAR_1
 ((
ušt32_t
)0x00004000è

	)

4707 
	#FSMC_PCR2_TAR_2
 ((
ušt32_t
)0x00008000è

	)

4708 
	#FSMC_PCR2_TAR_3
 ((
ušt32_t
)0x00010000è

	)

4710 
	#FSMC_PCR2_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

4711 
	#FSMC_PCR2_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

4712 
	#FSMC_PCR2_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

4713 
	#FSMC_PCR2_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

4716 
	#FSMC_PCR3_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

4717 
	#FSMC_PCR3_PBKEN
 ((
ušt32_t
)0x00000004è

	)

4718 
	#FSMC_PCR3_PTYP
 ((
ušt32_t
)0x00000008è

	)

4720 
	#FSMC_PCR3_PWID
 ((
ušt32_t
)0x00000030è

	)

4721 
	#FSMC_PCR3_PWID_0
 ((
ušt32_t
)0x00000010è

	)

4722 
	#FSMC_PCR3_PWID_1
 ((
ušt32_t
)0x00000020è

	)

4724 
	#FSMC_PCR3_ECCEN
 ((
ušt32_t
)0x00000040è

	)

4726 
	#FSMC_PCR3_TCLR
 ((
ušt32_t
)0x00001E00è

	)

4727 
	#FSMC_PCR3_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

4728 
	#FSMC_PCR3_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

4729 
	#FSMC_PCR3_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

4730 
	#FSMC_PCR3_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

4732 
	#FSMC_PCR3_TAR
 ((
ušt32_t
)0x0001E000è

	)

4733 
	#FSMC_PCR3_TAR_0
 ((
ušt32_t
)0x00002000è

	)

4734 
	#FSMC_PCR3_TAR_1
 ((
ušt32_t
)0x00004000è

	)

4735 
	#FSMC_PCR3_TAR_2
 ((
ušt32_t
)0x00008000è

	)

4736 
	#FSMC_PCR3_TAR_3
 ((
ušt32_t
)0x00010000è

	)

4738 
	#FSMC_PCR3_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

4739 
	#FSMC_PCR3_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

4740 
	#FSMC_PCR3_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

4741 
	#FSMC_PCR3_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

4744 
	#FSMC_PCR4_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

4745 
	#FSMC_PCR4_PBKEN
 ((
ušt32_t
)0x00000004è

	)

4746 
	#FSMC_PCR4_PTYP
 ((
ušt32_t
)0x00000008è

	)

4748 
	#FSMC_PCR4_PWID
 ((
ušt32_t
)0x00000030è

	)

4749 
	#FSMC_PCR4_PWID_0
 ((
ušt32_t
)0x00000010è

	)

4750 
	#FSMC_PCR4_PWID_1
 ((
ušt32_t
)0x00000020è

	)

4752 
	#FSMC_PCR4_ECCEN
 ((
ušt32_t
)0x00000040è

	)

4754 
	#FSMC_PCR4_TCLR
 ((
ušt32_t
)0x00001E00è

	)

4755 
	#FSMC_PCR4_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

4756 
	#FSMC_PCR4_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

4757 
	#FSMC_PCR4_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

4758 
	#FSMC_PCR4_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

4760 
	#FSMC_PCR4_TAR
 ((
ušt32_t
)0x0001E000è

	)

4761 
	#FSMC_PCR4_TAR_0
 ((
ušt32_t
)0x00002000è

	)

4762 
	#FSMC_PCR4_TAR_1
 ((
ušt32_t
)0x00004000è

	)

4763 
	#FSMC_PCR4_TAR_2
 ((
ušt32_t
)0x00008000è

	)

4764 
	#FSMC_PCR4_TAR_3
 ((
ušt32_t
)0x00010000è

	)

4766 
	#FSMC_PCR4_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

4767 
	#FSMC_PCR4_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

4768 
	#FSMC_PCR4_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

4769 
	#FSMC_PCR4_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

4772 
	#FSMC_SR2_IRS
 ((
ušt8_t
)0x01è

	)

4773 
	#FSMC_SR2_ILS
 ((
ušt8_t
)0x02è

	)

4774 
	#FSMC_SR2_IFS
 ((
ušt8_t
)0x04è

	)

4775 
	#FSMC_SR2_IREN
 ((
ušt8_t
)0x08è

	)

4776 
	#FSMC_SR2_ILEN
 ((
ušt8_t
)0x10è

	)

4777 
	#FSMC_SR2_IFEN
 ((
ušt8_t
)0x20è

	)

4778 
	#FSMC_SR2_FEMPT
 ((
ušt8_t
)0x40è

	)

4781 
	#FSMC_SR3_IRS
 ((
ušt8_t
)0x01è

	)

4782 
	#FSMC_SR3_ILS
 ((
ušt8_t
)0x02è

	)

4783 
	#FSMC_SR3_IFS
 ((
ušt8_t
)0x04è

	)

4784 
	#FSMC_SR3_IREN
 ((
ušt8_t
)0x08è

	)

4785 
	#FSMC_SR3_ILEN
 ((
ušt8_t
)0x10è

	)

4786 
	#FSMC_SR3_IFEN
 ((
ušt8_t
)0x20è

	)

4787 
	#FSMC_SR3_FEMPT
 ((
ušt8_t
)0x40è

	)

4790 
	#FSMC_SR4_IRS
 ((
ušt8_t
)0x01è

	)

4791 
	#FSMC_SR4_ILS
 ((
ušt8_t
)0x02è

	)

4792 
	#FSMC_SR4_IFS
 ((
ušt8_t
)0x04è

	)

4793 
	#FSMC_SR4_IREN
 ((
ušt8_t
)0x08è

	)

4794 
	#FSMC_SR4_ILEN
 ((
ušt8_t
)0x10è

	)

4795 
	#FSMC_SR4_IFEN
 ((
ušt8_t
)0x20è

	)

4796 
	#FSMC_SR4_FEMPT
 ((
ušt8_t
)0x40è

	)

4799 
	#FSMC_PMEM2_MEMSET2
 ((
ušt32_t
)0x000000FFè

	)

4800 
	#FSMC_PMEM2_MEMSET2_0
 ((
ušt32_t
)0x00000001è

	)

4801 
	#FSMC_PMEM2_MEMSET2_1
 ((
ušt32_t
)0x00000002è

	)

4802 
	#FSMC_PMEM2_MEMSET2_2
 ((
ušt32_t
)0x00000004è

	)

4803 
	#FSMC_PMEM2_MEMSET2_3
 ((
ušt32_t
)0x00000008è

	)

4804 
	#FSMC_PMEM2_MEMSET2_4
 ((
ušt32_t
)0x00000010è

	)

4805 
	#FSMC_PMEM2_MEMSET2_5
 ((
ušt32_t
)0x00000020è

	)

4806 
	#FSMC_PMEM2_MEMSET2_6
 ((
ušt32_t
)0x00000040è

	)

4807 
	#FSMC_PMEM2_MEMSET2_7
 ((
ušt32_t
)0x00000080è

	)

4809 
	#FSMC_PMEM2_MEMWAIT2
 ((
ušt32_t
)0x0000FF00è

	)

4810 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
ušt32_t
)0x00000100è

	)

4811 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
ušt32_t
)0x00000200è

	)

4812 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
ušt32_t
)0x00000400è

	)

4813 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
ušt32_t
)0x00000800è

	)

4814 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
ušt32_t
)0x00001000è

	)

4815 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
ušt32_t
)0x00002000è

	)

4816 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
ušt32_t
)0x00004000è

	)

4817 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
ušt32_t
)0x00008000è

	)

4819 
	#FSMC_PMEM2_MEMHOLD2
 ((
ušt32_t
)0x00FF0000è

	)

4820 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
ušt32_t
)0x00010000è

	)

4821 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
ušt32_t
)0x00020000è

	)

4822 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
ušt32_t
)0x00040000è

	)

4823 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
ušt32_t
)0x00080000è

	)

4824 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
ušt32_t
)0x00100000è

	)

4825 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
ušt32_t
)0x00200000è

	)

4826 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
ušt32_t
)0x00400000è

	)

4827 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
ušt32_t
)0x00800000è

	)

4829 
	#FSMC_PMEM2_MEMHIZ2
 ((
ušt32_t
)0xFF000000è

	)

4830 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
ušt32_t
)0x01000000è

	)

4831 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
ušt32_t
)0x02000000è

	)

4832 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
ušt32_t
)0x04000000è

	)

4833 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
ušt32_t
)0x08000000è

	)

4834 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
ušt32_t
)0x10000000è

	)

4835 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
ušt32_t
)0x20000000è

	)

4836 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
ušt32_t
)0x40000000è

	)

4837 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
ušt32_t
)0x80000000è

	)

4840 
	#FSMC_PMEM3_MEMSET3
 ((
ušt32_t
)0x000000FFè

	)

4841 
	#FSMC_PMEM3_MEMSET3_0
 ((
ušt32_t
)0x00000001è

	)

4842 
	#FSMC_PMEM3_MEMSET3_1
 ((
ušt32_t
)0x00000002è

	)

4843 
	#FSMC_PMEM3_MEMSET3_2
 ((
ušt32_t
)0x00000004è

	)

4844 
	#FSMC_PMEM3_MEMSET3_3
 ((
ušt32_t
)0x00000008è

	)

4845 
	#FSMC_PMEM3_MEMSET3_4
 ((
ušt32_t
)0x00000010è

	)

4846 
	#FSMC_PMEM3_MEMSET3_5
 ((
ušt32_t
)0x00000020è

	)

4847 
	#FSMC_PMEM3_MEMSET3_6
 ((
ušt32_t
)0x00000040è

	)

4848 
	#FSMC_PMEM3_MEMSET3_7
 ((
ušt32_t
)0x00000080è

	)

4850 
	#FSMC_PMEM3_MEMWAIT3
 ((
ušt32_t
)0x0000FF00è

	)

4851 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
ušt32_t
)0x00000100è

	)

4852 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
ušt32_t
)0x00000200è

	)

4853 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
ušt32_t
)0x00000400è

	)

4854 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
ušt32_t
)0x00000800è

	)

4855 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
ušt32_t
)0x00001000è

	)

4856 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
ušt32_t
)0x00002000è

	)

4857 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
ušt32_t
)0x00004000è

	)

4858 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
ušt32_t
)0x00008000è

	)

4860 
	#FSMC_PMEM3_MEMHOLD3
 ((
ušt32_t
)0x00FF0000è

	)

4861 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
ušt32_t
)0x00010000è

	)

4862 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
ušt32_t
)0x00020000è

	)

4863 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
ušt32_t
)0x00040000è

	)

4864 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
ušt32_t
)0x00080000è

	)

4865 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
ušt32_t
)0x00100000è

	)

4866 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
ušt32_t
)0x00200000è

	)

4867 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
ušt32_t
)0x00400000è

	)

4868 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
ušt32_t
)0x00800000è

	)

4870 
	#FSMC_PMEM3_MEMHIZ3
 ((
ušt32_t
)0xFF000000è

	)

4871 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
ušt32_t
)0x01000000è

	)

4872 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
ušt32_t
)0x02000000è

	)

4873 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
ušt32_t
)0x04000000è

	)

4874 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
ušt32_t
)0x08000000è

	)

4875 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
ušt32_t
)0x10000000è

	)

4876 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
ušt32_t
)0x20000000è

	)

4877 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
ušt32_t
)0x40000000è

	)

4878 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
ušt32_t
)0x80000000è

	)

4881 
	#FSMC_PMEM4_MEMSET4
 ((
ušt32_t
)0x000000FFè

	)

4882 
	#FSMC_PMEM4_MEMSET4_0
 ((
ušt32_t
)0x00000001è

	)

4883 
	#FSMC_PMEM4_MEMSET4_1
 ((
ušt32_t
)0x00000002è

	)

4884 
	#FSMC_PMEM4_MEMSET4_2
 ((
ušt32_t
)0x00000004è

	)

4885 
	#FSMC_PMEM4_MEMSET4_3
 ((
ušt32_t
)0x00000008è

	)

4886 
	#FSMC_PMEM4_MEMSET4_4
 ((
ušt32_t
)0x00000010è

	)

4887 
	#FSMC_PMEM4_MEMSET4_5
 ((
ušt32_t
)0x00000020è

	)

4888 
	#FSMC_PMEM4_MEMSET4_6
 ((
ušt32_t
)0x00000040è

	)

4889 
	#FSMC_PMEM4_MEMSET4_7
 ((
ušt32_t
)0x00000080è

	)

4891 
	#FSMC_PMEM4_MEMWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

4892 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

4893 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

4894 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

4895 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

4896 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

4897 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

4898 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

4899 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

4901 
	#FSMC_PMEM4_MEMHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

4902 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

4903 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

4904 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

4905 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

4906 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

4907 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

4908 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

4909 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

4911 
	#FSMC_PMEM4_MEMHIZ4
 ((
ušt32_t
)0xFF000000è

	)

4912 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

4913 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

4914 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

4915 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

4916 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

4917 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

4918 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

4919 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

4922 
	#FSMC_PATT2_ATTSET2
 ((
ušt32_t
)0x000000FFè

	)

4923 
	#FSMC_PATT2_ATTSET2_0
 ((
ušt32_t
)0x00000001è

	)

4924 
	#FSMC_PATT2_ATTSET2_1
 ((
ušt32_t
)0x00000002è

	)

4925 
	#FSMC_PATT2_ATTSET2_2
 ((
ušt32_t
)0x00000004è

	)

4926 
	#FSMC_PATT2_ATTSET2_3
 ((
ušt32_t
)0x00000008è

	)

4927 
	#FSMC_PATT2_ATTSET2_4
 ((
ušt32_t
)0x00000010è

	)

4928 
	#FSMC_PATT2_ATTSET2_5
 ((
ušt32_t
)0x00000020è

	)

4929 
	#FSMC_PATT2_ATTSET2_6
 ((
ušt32_t
)0x00000040è

	)

4930 
	#FSMC_PATT2_ATTSET2_7
 ((
ušt32_t
)0x00000080è

	)

4932 
	#FSMC_PATT2_ATTWAIT2
 ((
ušt32_t
)0x0000FF00è

	)

4933 
	#FSMC_PATT2_ATTWAIT2_0
 ((
ušt32_t
)0x00000100è

	)

4934 
	#FSMC_PATT2_ATTWAIT2_1
 ((
ušt32_t
)0x00000200è

	)

4935 
	#FSMC_PATT2_ATTWAIT2_2
 ((
ušt32_t
)0x00000400è

	)

4936 
	#FSMC_PATT2_ATTWAIT2_3
 ((
ušt32_t
)0x00000800è

	)

4937 
	#FSMC_PATT2_ATTWAIT2_4
 ((
ušt32_t
)0x00001000è

	)

4938 
	#FSMC_PATT2_ATTWAIT2_5
 ((
ušt32_t
)0x00002000è

	)

4939 
	#FSMC_PATT2_ATTWAIT2_6
 ((
ušt32_t
)0x00004000è

	)

4940 
	#FSMC_PATT2_ATTWAIT2_7
 ((
ušt32_t
)0x00008000è

	)

4942 
	#FSMC_PATT2_ATTHOLD2
 ((
ušt32_t
)0x00FF0000è

	)

4943 
	#FSMC_PATT2_ATTHOLD2_0
 ((
ušt32_t
)0x00010000è

	)

4944 
	#FSMC_PATT2_ATTHOLD2_1
 ((
ušt32_t
)0x00020000è

	)

4945 
	#FSMC_PATT2_ATTHOLD2_2
 ((
ušt32_t
)0x00040000è

	)

4946 
	#FSMC_PATT2_ATTHOLD2_3
 ((
ušt32_t
)0x00080000è

	)

4947 
	#FSMC_PATT2_ATTHOLD2_4
 ((
ušt32_t
)0x00100000è

	)

4948 
	#FSMC_PATT2_ATTHOLD2_5
 ((
ušt32_t
)0x00200000è

	)

4949 
	#FSMC_PATT2_ATTHOLD2_6
 ((
ušt32_t
)0x00400000è

	)

4950 
	#FSMC_PATT2_ATTHOLD2_7
 ((
ušt32_t
)0x00800000è

	)

4952 
	#FSMC_PATT2_ATTHIZ2
 ((
ušt32_t
)0xFF000000è

	)

4953 
	#FSMC_PATT2_ATTHIZ2_0
 ((
ušt32_t
)0x01000000è

	)

4954 
	#FSMC_PATT2_ATTHIZ2_1
 ((
ušt32_t
)0x02000000è

	)

4955 
	#FSMC_PATT2_ATTHIZ2_2
 ((
ušt32_t
)0x04000000è

	)

4956 
	#FSMC_PATT2_ATTHIZ2_3
 ((
ušt32_t
)0x08000000è

	)

4957 
	#FSMC_PATT2_ATTHIZ2_4
 ((
ušt32_t
)0x10000000è

	)

4958 
	#FSMC_PATT2_ATTHIZ2_5
 ((
ušt32_t
)0x20000000è

	)

4959 
	#FSMC_PATT2_ATTHIZ2_6
 ((
ušt32_t
)0x40000000è

	)

4960 
	#FSMC_PATT2_ATTHIZ2_7
 ((
ušt32_t
)0x80000000è

	)

4963 
	#FSMC_PATT3_ATTSET3
 ((
ušt32_t
)0x000000FFè

	)

4964 
	#FSMC_PATT3_ATTSET3_0
 ((
ušt32_t
)0x00000001è

	)

4965 
	#FSMC_PATT3_ATTSET3_1
 ((
ušt32_t
)0x00000002è

	)

4966 
	#FSMC_PATT3_ATTSET3_2
 ((
ušt32_t
)0x00000004è

	)

4967 
	#FSMC_PATT3_ATTSET3_3
 ((
ušt32_t
)0x00000008è

	)

4968 
	#FSMC_PATT3_ATTSET3_4
 ((
ušt32_t
)0x00000010è

	)

4969 
	#FSMC_PATT3_ATTSET3_5
 ((
ušt32_t
)0x00000020è

	)

4970 
	#FSMC_PATT3_ATTSET3_6
 ((
ušt32_t
)0x00000040è

	)

4971 
	#FSMC_PATT3_ATTSET3_7
 ((
ušt32_t
)0x00000080è

	)

4973 
	#FSMC_PATT3_ATTWAIT3
 ((
ušt32_t
)0x0000FF00è

	)

4974 
	#FSMC_PATT3_ATTWAIT3_0
 ((
ušt32_t
)0x00000100è

	)

4975 
	#FSMC_PATT3_ATTWAIT3_1
 ((
ušt32_t
)0x00000200è

	)

4976 
	#FSMC_PATT3_ATTWAIT3_2
 ((
ušt32_t
)0x00000400è

	)

4977 
	#FSMC_PATT3_ATTWAIT3_3
 ((
ušt32_t
)0x00000800è

	)

4978 
	#FSMC_PATT3_ATTWAIT3_4
 ((
ušt32_t
)0x00001000è

	)

4979 
	#FSMC_PATT3_ATTWAIT3_5
 ((
ušt32_t
)0x00002000è

	)

4980 
	#FSMC_PATT3_ATTWAIT3_6
 ((
ušt32_t
)0x00004000è

	)

4981 
	#FSMC_PATT3_ATTWAIT3_7
 ((
ušt32_t
)0x00008000è

	)

4983 
	#FSMC_PATT3_ATTHOLD3
 ((
ušt32_t
)0x00FF0000è

	)

4984 
	#FSMC_PATT3_ATTHOLD3_0
 ((
ušt32_t
)0x00010000è

	)

4985 
	#FSMC_PATT3_ATTHOLD3_1
 ((
ušt32_t
)0x00020000è

	)

4986 
	#FSMC_PATT3_ATTHOLD3_2
 ((
ušt32_t
)0x00040000è

	)

4987 
	#FSMC_PATT3_ATTHOLD3_3
 ((
ušt32_t
)0x00080000è

	)

4988 
	#FSMC_PATT3_ATTHOLD3_4
 ((
ušt32_t
)0x00100000è

	)

4989 
	#FSMC_PATT3_ATTHOLD3_5
 ((
ušt32_t
)0x00200000è

	)

4990 
	#FSMC_PATT3_ATTHOLD3_6
 ((
ušt32_t
)0x00400000è

	)

4991 
	#FSMC_PATT3_ATTHOLD3_7
 ((
ušt32_t
)0x00800000è

	)

4993 
	#FSMC_PATT3_ATTHIZ3
 ((
ušt32_t
)0xFF000000è

	)

4994 
	#FSMC_PATT3_ATTHIZ3_0
 ((
ušt32_t
)0x01000000è

	)

4995 
	#FSMC_PATT3_ATTHIZ3_1
 ((
ušt32_t
)0x02000000è

	)

4996 
	#FSMC_PATT3_ATTHIZ3_2
 ((
ušt32_t
)0x04000000è

	)

4997 
	#FSMC_PATT3_ATTHIZ3_3
 ((
ušt32_t
)0x08000000è

	)

4998 
	#FSMC_PATT3_ATTHIZ3_4
 ((
ušt32_t
)0x10000000è

	)

4999 
	#FSMC_PATT3_ATTHIZ3_5
 ((
ušt32_t
)0x20000000è

	)

5000 
	#FSMC_PATT3_ATTHIZ3_6
 ((
ušt32_t
)0x40000000è

	)

5001 
	#FSMC_PATT3_ATTHIZ3_7
 ((
ušt32_t
)0x80000000è

	)

5004 
	#FSMC_PATT4_ATTSET4
 ((
ušt32_t
)0x000000FFè

	)

5005 
	#FSMC_PATT4_ATTSET4_0
 ((
ušt32_t
)0x00000001è

	)

5006 
	#FSMC_PATT4_ATTSET4_1
 ((
ušt32_t
)0x00000002è

	)

5007 
	#FSMC_PATT4_ATTSET4_2
 ((
ušt32_t
)0x00000004è

	)

5008 
	#FSMC_PATT4_ATTSET4_3
 ((
ušt32_t
)0x00000008è

	)

5009 
	#FSMC_PATT4_ATTSET4_4
 ((
ušt32_t
)0x00000010è

	)

5010 
	#FSMC_PATT4_ATTSET4_5
 ((
ušt32_t
)0x00000020è

	)

5011 
	#FSMC_PATT4_ATTSET4_6
 ((
ušt32_t
)0x00000040è

	)

5012 
	#FSMC_PATT4_ATTSET4_7
 ((
ušt32_t
)0x00000080è

	)

5014 
	#FSMC_PATT4_ATTWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

5015 
	#FSMC_PATT4_ATTWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

5016 
	#FSMC_PATT4_ATTWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

5017 
	#FSMC_PATT4_ATTWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

5018 
	#FSMC_PATT4_ATTWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

5019 
	#FSMC_PATT4_ATTWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

5020 
	#FSMC_PATT4_ATTWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

5021 
	#FSMC_PATT4_ATTWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

5022 
	#FSMC_PATT4_ATTWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

5024 
	#FSMC_PATT4_ATTHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

5025 
	#FSMC_PATT4_ATTHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

5026 
	#FSMC_PATT4_ATTHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

5027 
	#FSMC_PATT4_ATTHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

5028 
	#FSMC_PATT4_ATTHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

5029 
	#FSMC_PATT4_ATTHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

5030 
	#FSMC_PATT4_ATTHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

5031 
	#FSMC_PATT4_ATTHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

5032 
	#FSMC_PATT4_ATTHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

5034 
	#FSMC_PATT4_ATTHIZ4
 ((
ušt32_t
)0xFF000000è

	)

5035 
	#FSMC_PATT4_ATTHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

5036 
	#FSMC_PATT4_ATTHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

5037 
	#FSMC_PATT4_ATTHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

5038 
	#FSMC_PATT4_ATTHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

5039 
	#FSMC_PATT4_ATTHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

5040 
	#FSMC_PATT4_ATTHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

5041 
	#FSMC_PATT4_ATTHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

5042 
	#FSMC_PATT4_ATTHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

5045 
	#FSMC_PIO4_IOSET4
 ((
ušt32_t
)0x000000FFè

	)

5046 
	#FSMC_PIO4_IOSET4_0
 ((
ušt32_t
)0x00000001è

	)

5047 
	#FSMC_PIO4_IOSET4_1
 ((
ušt32_t
)0x00000002è

	)

5048 
	#FSMC_PIO4_IOSET4_2
 ((
ušt32_t
)0x00000004è

	)

5049 
	#FSMC_PIO4_IOSET4_3
 ((
ušt32_t
)0x00000008è

	)

5050 
	#FSMC_PIO4_IOSET4_4
 ((
ušt32_t
)0x00000010è

	)

5051 
	#FSMC_PIO4_IOSET4_5
 ((
ušt32_t
)0x00000020è

	)

5052 
	#FSMC_PIO4_IOSET4_6
 ((
ušt32_t
)0x00000040è

	)

5053 
	#FSMC_PIO4_IOSET4_7
 ((
ušt32_t
)0x00000080è

	)

5055 
	#FSMC_PIO4_IOWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

5056 
	#FSMC_PIO4_IOWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

5057 
	#FSMC_PIO4_IOWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

5058 
	#FSMC_PIO4_IOWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

5059 
	#FSMC_PIO4_IOWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

5060 
	#FSMC_PIO4_IOWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

5061 
	#FSMC_PIO4_IOWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

5062 
	#FSMC_PIO4_IOWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

5063 
	#FSMC_PIO4_IOWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

5065 
	#FSMC_PIO4_IOHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

5066 
	#FSMC_PIO4_IOHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

5067 
	#FSMC_PIO4_IOHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

5068 
	#FSMC_PIO4_IOHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

5069 
	#FSMC_PIO4_IOHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

5070 
	#FSMC_PIO4_IOHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

5071 
	#FSMC_PIO4_IOHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

5072 
	#FSMC_PIO4_IOHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

5073 
	#FSMC_PIO4_IOHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

5075 
	#FSMC_PIO4_IOHIZ4
 ((
ušt32_t
)0xFF000000è

	)

5076 
	#FSMC_PIO4_IOHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

5077 
	#FSMC_PIO4_IOHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

5078 
	#FSMC_PIO4_IOHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

5079 
	#FSMC_PIO4_IOHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

5080 
	#FSMC_PIO4_IOHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

5081 
	#FSMC_PIO4_IOHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

5082 
	#FSMC_PIO4_IOHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

5083 
	#FSMC_PIO4_IOHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

5086 
	#FSMC_ECCR2_ECC2
 ((
ušt32_t
)0xFFFFFFFFè

	)

5089 
	#FSMC_ECCR3_ECC3
 ((
ušt32_t
)0xFFFFFFFFè

	)

5097 
	#GPIO_MODER_MODER0
 ((
ušt32_t
)0x00000003)

	)

5098 
	#GPIO_MODER_MODER0_0
 ((
ušt32_t
)0x00000001)

	)

5099 
	#GPIO_MODER_MODER0_1
 ((
ušt32_t
)0x00000002)

	)

5101 
	#GPIO_MODER_MODER1
 ((
ušt32_t
)0x0000000C)

	)

5102 
	#GPIO_MODER_MODER1_0
 ((
ušt32_t
)0x00000004)

	)

5103 
	#GPIO_MODER_MODER1_1
 ((
ušt32_t
)0x00000008)

	)

5105 
	#GPIO_MODER_MODER2
 ((
ušt32_t
)0x00000030)

	)

5106 
	#GPIO_MODER_MODER2_0
 ((
ušt32_t
)0x00000010)

	)

5107 
	#GPIO_MODER_MODER2_1
 ((
ušt32_t
)0x00000020)

	)

5109 
	#GPIO_MODER_MODER3
 ((
ušt32_t
)0x000000C0)

	)

5110 
	#GPIO_MODER_MODER3_0
 ((
ušt32_t
)0x00000040)

	)

5111 
	#GPIO_MODER_MODER3_1
 ((
ušt32_t
)0x00000080)

	)

5113 
	#GPIO_MODER_MODER4
 ((
ušt32_t
)0x00000300)

	)

5114 
	#GPIO_MODER_MODER4_0
 ((
ušt32_t
)0x00000100)

	)

5115 
	#GPIO_MODER_MODER4_1
 ((
ušt32_t
)0x00000200)

	)

5117 
	#GPIO_MODER_MODER5
 ((
ušt32_t
)0x00000C00)

	)

5118 
	#GPIO_MODER_MODER5_0
 ((
ušt32_t
)0x00000400)

	)

5119 
	#GPIO_MODER_MODER5_1
 ((
ušt32_t
)0x00000800)

	)

5121 
	#GPIO_MODER_MODER6
 ((
ušt32_t
)0x00003000)

	)

5122 
	#GPIO_MODER_MODER6_0
 ((
ušt32_t
)0x00001000)

	)

5123 
	#GPIO_MODER_MODER6_1
 ((
ušt32_t
)0x00002000)

	)

5125 
	#GPIO_MODER_MODER7
 ((
ušt32_t
)0x0000C000)

	)

5126 
	#GPIO_MODER_MODER7_0
 ((
ušt32_t
)0x00004000)

	)

5127 
	#GPIO_MODER_MODER7_1
 ((
ušt32_t
)0x00008000)

	)

5129 
	#GPIO_MODER_MODER8
 ((
ušt32_t
)0x00030000)

	)

5130 
	#GPIO_MODER_MODER8_0
 ((
ušt32_t
)0x00010000)

	)

5131 
	#GPIO_MODER_MODER8_1
 ((
ušt32_t
)0x00020000)

	)

5133 
	#GPIO_MODER_MODER9
 ((
ušt32_t
)0x000C0000)

	)

5134 
	#GPIO_MODER_MODER9_0
 ((
ušt32_t
)0x00040000)

	)

5135 
	#GPIO_MODER_MODER9_1
 ((
ušt32_t
)0x00080000)

	)

5137 
	#GPIO_MODER_MODER10
 ((
ušt32_t
)0x00300000)

	)

5138 
	#GPIO_MODER_MODER10_0
 ((
ušt32_t
)0x00100000)

	)

5139 
	#GPIO_MODER_MODER10_1
 ((
ušt32_t
)0x00200000)

	)

5141 
	#GPIO_MODER_MODER11
 ((
ušt32_t
)0x00C00000)

	)

5142 
	#GPIO_MODER_MODER11_0
 ((
ušt32_t
)0x00400000)

	)

5143 
	#GPIO_MODER_MODER11_1
 ((
ušt32_t
)0x00800000)

	)

5145 
	#GPIO_MODER_MODER12
 ((
ušt32_t
)0x03000000)

	)

5146 
	#GPIO_MODER_MODER12_0
 ((
ušt32_t
)0x01000000)

	)

5147 
	#GPIO_MODER_MODER12_1
 ((
ušt32_t
)0x02000000)

	)

5149 
	#GPIO_MODER_MODER13
 ((
ušt32_t
)0x0C000000)

	)

5150 
	#GPIO_MODER_MODER13_0
 ((
ušt32_t
)0x04000000)

	)

5151 
	#GPIO_MODER_MODER13_1
 ((
ušt32_t
)0x08000000)

	)

5153 
	#GPIO_MODER_MODER14
 ((
ušt32_t
)0x30000000)

	)

5154 
	#GPIO_MODER_MODER14_0
 ((
ušt32_t
)0x10000000)

	)

5155 
	#GPIO_MODER_MODER14_1
 ((
ušt32_t
)0x20000000)

	)

5157 
	#GPIO_MODER_MODER15
 ((
ušt32_t
)0xC0000000)

	)

5158 
	#GPIO_MODER_MODER15_0
 ((
ušt32_t
)0x40000000)

	)

5159 
	#GPIO_MODER_MODER15_1
 ((
ušt32_t
)0x80000000)

	)

5162 
	#GPIO_OTYPER_OT_0
 ((
ušt32_t
)0x00000001)

	)

5163 
	#GPIO_OTYPER_OT_1
 ((
ušt32_t
)0x00000002)

	)

5164 
	#GPIO_OTYPER_OT_2
 ((
ušt32_t
)0x00000004)

	)

5165 
	#GPIO_OTYPER_OT_3
 ((
ušt32_t
)0x00000008)

	)

5166 
	#GPIO_OTYPER_OT_4
 ((
ušt32_t
)0x00000010)

	)

5167 
	#GPIO_OTYPER_OT_5
 ((
ušt32_t
)0x00000020)

	)

5168 
	#GPIO_OTYPER_OT_6
 ((
ušt32_t
)0x00000040)

	)

5169 
	#GPIO_OTYPER_OT_7
 ((
ušt32_t
)0x00000080)

	)

5170 
	#GPIO_OTYPER_OT_8
 ((
ušt32_t
)0x00000100)

	)

5171 
	#GPIO_OTYPER_OT_9
 ((
ušt32_t
)0x00000200)

	)

5172 
	#GPIO_OTYPER_OT_10
 ((
ušt32_t
)0x00000400)

	)

5173 
	#GPIO_OTYPER_OT_11
 ((
ušt32_t
)0x00000800)

	)

5174 
	#GPIO_OTYPER_OT_12
 ((
ušt32_t
)0x00001000)

	)

5175 
	#GPIO_OTYPER_OT_13
 ((
ušt32_t
)0x00002000)

	)

5176 
	#GPIO_OTYPER_OT_14
 ((
ušt32_t
)0x00004000)

	)

5177 
	#GPIO_OTYPER_OT_15
 ((
ušt32_t
)0x00008000)

	)

5180 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
ušt32_t
)0x00000003)

	)

5181 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
ušt32_t
)0x00000001)

	)

5182 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
ušt32_t
)0x00000002)

	)

5184 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
ušt32_t
)0x0000000C)

	)

5185 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
ušt32_t
)0x00000004)

	)

5186 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
ušt32_t
)0x00000008)

	)

5188 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
ušt32_t
)0x00000030)

	)

5189 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
ušt32_t
)0x00000010)

	)

5190 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
ušt32_t
)0x00000020)

	)

5192 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
ušt32_t
)0x000000C0)

	)

5193 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
ušt32_t
)0x00000040)

	)

5194 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
ušt32_t
)0x00000080)

	)

5196 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
ušt32_t
)0x00000300)

	)

5197 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
ušt32_t
)0x00000100)

	)

5198 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
ušt32_t
)0x00000200)

	)

5200 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
ušt32_t
)0x00000C00)

	)

5201 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
ušt32_t
)0x00000400)

	)

5202 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
ušt32_t
)0x00000800)

	)

5204 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
ušt32_t
)0x00003000)

	)

5205 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
ušt32_t
)0x00001000)

	)

5206 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
ušt32_t
)0x00002000)

	)

5208 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
ušt32_t
)0x0000C000)

	)

5209 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
ušt32_t
)0x00004000)

	)

5210 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
ušt32_t
)0x00008000)

	)

5212 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
ušt32_t
)0x00030000)

	)

5213 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
ušt32_t
)0x00010000)

	)

5214 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
ušt32_t
)0x00020000)

	)

5216 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
ušt32_t
)0x000C0000)

	)

5217 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
ušt32_t
)0x00040000)

	)

5218 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
ušt32_t
)0x00080000)

	)

5220 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
ušt32_t
)0x00300000)

	)

5221 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
ušt32_t
)0x00100000)

	)

5222 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
ušt32_t
)0x00200000)

	)

5224 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
ušt32_t
)0x00C00000)

	)

5225 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
ušt32_t
)0x00400000)

	)

5226 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
ušt32_t
)0x00800000)

	)

5228 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
ušt32_t
)0x03000000)

	)

5229 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
ušt32_t
)0x01000000)

	)

5230 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
ušt32_t
)0x02000000)

	)

5232 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
ušt32_t
)0x0C000000)

	)

5233 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
ušt32_t
)0x04000000)

	)

5234 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
ušt32_t
)0x08000000)

	)

5236 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
ušt32_t
)0x30000000)

	)

5237 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
ušt32_t
)0x10000000)

	)

5238 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
ušt32_t
)0x20000000)

	)

5240 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
ušt32_t
)0xC0000000)

	)

5241 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
ušt32_t
)0x40000000)

	)

5242 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
ušt32_t
)0x80000000)

	)

5245 
	#GPIO_PUPDR_PUPDR0
 ((
ušt32_t
)0x00000003)

	)

5246 
	#GPIO_PUPDR_PUPDR0_0
 ((
ušt32_t
)0x00000001)

	)

5247 
	#GPIO_PUPDR_PUPDR0_1
 ((
ušt32_t
)0x00000002)

	)

5249 
	#GPIO_PUPDR_PUPDR1
 ((
ušt32_t
)0x0000000C)

	)

5250 
	#GPIO_PUPDR_PUPDR1_0
 ((
ušt32_t
)0x00000004)

	)

5251 
	#GPIO_PUPDR_PUPDR1_1
 ((
ušt32_t
)0x00000008)

	)

5253 
	#GPIO_PUPDR_PUPDR2
 ((
ušt32_t
)0x00000030)

	)

5254 
	#GPIO_PUPDR_PUPDR2_0
 ((
ušt32_t
)0x00000010)

	)

5255 
	#GPIO_PUPDR_PUPDR2_1
 ((
ušt32_t
)0x00000020)

	)

5257 
	#GPIO_PUPDR_PUPDR3
 ((
ušt32_t
)0x000000C0)

	)

5258 
	#GPIO_PUPDR_PUPDR3_0
 ((
ušt32_t
)0x00000040)

	)

5259 
	#GPIO_PUPDR_PUPDR3_1
 ((
ušt32_t
)0x00000080)

	)

5261 
	#GPIO_PUPDR_PUPDR4
 ((
ušt32_t
)0x00000300)

	)

5262 
	#GPIO_PUPDR_PUPDR4_0
 ((
ušt32_t
)0x00000100)

	)

5263 
	#GPIO_PUPDR_PUPDR4_1
 ((
ušt32_t
)0x00000200)

	)

5265 
	#GPIO_PUPDR_PUPDR5
 ((
ušt32_t
)0x00000C00)

	)

5266 
	#GPIO_PUPDR_PUPDR5_0
 ((
ušt32_t
)0x00000400)

	)

5267 
	#GPIO_PUPDR_PUPDR5_1
 ((
ušt32_t
)0x00000800)

	)

5269 
	#GPIO_PUPDR_PUPDR6
 ((
ušt32_t
)0x00003000)

	)

5270 
	#GPIO_PUPDR_PUPDR6_0
 ((
ušt32_t
)0x00001000)

	)

5271 
	#GPIO_PUPDR_PUPDR6_1
 ((
ušt32_t
)0x00002000)

	)

5273 
	#GPIO_PUPDR_PUPDR7
 ((
ušt32_t
)0x0000C000)

	)

5274 
	#GPIO_PUPDR_PUPDR7_0
 ((
ušt32_t
)0x00004000)

	)

5275 
	#GPIO_PUPDR_PUPDR7_1
 ((
ušt32_t
)0x00008000)

	)

5277 
	#GPIO_PUPDR_PUPDR8
 ((
ušt32_t
)0x00030000)

	)

5278 
	#GPIO_PUPDR_PUPDR8_0
 ((
ušt32_t
)0x00010000)

	)

5279 
	#GPIO_PUPDR_PUPDR8_1
 ((
ušt32_t
)0x00020000)

	)

5281 
	#GPIO_PUPDR_PUPDR9
 ((
ušt32_t
)0x000C0000)

	)

5282 
	#GPIO_PUPDR_PUPDR9_0
 ((
ušt32_t
)0x00040000)

	)

5283 
	#GPIO_PUPDR_PUPDR9_1
 ((
ušt32_t
)0x00080000)

	)

5285 
	#GPIO_PUPDR_PUPDR10
 ((
ušt32_t
)0x00300000)

	)

5286 
	#GPIO_PUPDR_PUPDR10_0
 ((
ušt32_t
)0x00100000)

	)

5287 
	#GPIO_PUPDR_PUPDR10_1
 ((
ušt32_t
)0x00200000)

	)

5289 
	#GPIO_PUPDR_PUPDR11
 ((
ušt32_t
)0x00C00000)

	)

5290 
	#GPIO_PUPDR_PUPDR11_0
 ((
ušt32_t
)0x00400000)

	)

5291 
	#GPIO_PUPDR_PUPDR11_1
 ((
ušt32_t
)0x00800000)

	)

5293 
	#GPIO_PUPDR_PUPDR12
 ((
ušt32_t
)0x03000000)

	)

5294 
	#GPIO_PUPDR_PUPDR12_0
 ((
ušt32_t
)0x01000000)

	)

5295 
	#GPIO_PUPDR_PUPDR12_1
 ((
ušt32_t
)0x02000000)

	)

5297 
	#GPIO_PUPDR_PUPDR13
 ((
ušt32_t
)0x0C000000)

	)

5298 
	#GPIO_PUPDR_PUPDR13_0
 ((
ušt32_t
)0x04000000)

	)

5299 
	#GPIO_PUPDR_PUPDR13_1
 ((
ušt32_t
)0x08000000)

	)

5301 
	#GPIO_PUPDR_PUPDR14
 ((
ušt32_t
)0x30000000)

	)

5302 
	#GPIO_PUPDR_PUPDR14_0
 ((
ušt32_t
)0x10000000)

	)

5303 
	#GPIO_PUPDR_PUPDR14_1
 ((
ušt32_t
)0x20000000)

	)

5305 
	#GPIO_PUPDR_PUPDR15
 ((
ušt32_t
)0xC0000000)

	)

5306 
	#GPIO_PUPDR_PUPDR15_0
 ((
ušt32_t
)0x40000000)

	)

5307 
	#GPIO_PUPDR_PUPDR15_1
 ((
ušt32_t
)0x80000000)

	)

5310 
	#GPIO_IDR_IDR_0
 ((
ušt32_t
)0x00000001)

	)

5311 
	#GPIO_IDR_IDR_1
 ((
ušt32_t
)0x00000002)

	)

5312 
	#GPIO_IDR_IDR_2
 ((
ušt32_t
)0x00000004)

	)

5313 
	#GPIO_IDR_IDR_3
 ((
ušt32_t
)0x00000008)

	)

5314 
	#GPIO_IDR_IDR_4
 ((
ušt32_t
)0x00000010)

	)

5315 
	#GPIO_IDR_IDR_5
 ((
ušt32_t
)0x00000020)

	)

5316 
	#GPIO_IDR_IDR_6
 ((
ušt32_t
)0x00000040)

	)

5317 
	#GPIO_IDR_IDR_7
 ((
ušt32_t
)0x00000080)

	)

5318 
	#GPIO_IDR_IDR_8
 ((
ušt32_t
)0x00000100)

	)

5319 
	#GPIO_IDR_IDR_9
 ((
ušt32_t
)0x00000200)

	)

5320 
	#GPIO_IDR_IDR_10
 ((
ušt32_t
)0x00000400)

	)

5321 
	#GPIO_IDR_IDR_11
 ((
ušt32_t
)0x00000800)

	)

5322 
	#GPIO_IDR_IDR_12
 ((
ušt32_t
)0x00001000)

	)

5323 
	#GPIO_IDR_IDR_13
 ((
ušt32_t
)0x00002000)

	)

5324 
	#GPIO_IDR_IDR_14
 ((
ušt32_t
)0x00004000)

	)

5325 
	#GPIO_IDR_IDR_15
 ((
ušt32_t
)0x00008000)

	)

5327 
	#GPIO_OTYPER_IDR_0
 
GPIO_IDR_IDR_0


	)

5328 
	#GPIO_OTYPER_IDR_1
 
GPIO_IDR_IDR_1


	)

5329 
	#GPIO_OTYPER_IDR_2
 
GPIO_IDR_IDR_2


	)

5330 
	#GPIO_OTYPER_IDR_3
 
GPIO_IDR_IDR_3


	)

5331 
	#GPIO_OTYPER_IDR_4
 
GPIO_IDR_IDR_4


	)

5332 
	#GPIO_OTYPER_IDR_5
 
GPIO_IDR_IDR_5


	)

5333 
	#GPIO_OTYPER_IDR_6
 
GPIO_IDR_IDR_6


	)

5334 
	#GPIO_OTYPER_IDR_7
 
GPIO_IDR_IDR_7


	)

5335 
	#GPIO_OTYPER_IDR_8
 
GPIO_IDR_IDR_8


	)

5336 
	#GPIO_OTYPER_IDR_9
 
GPIO_IDR_IDR_9


	)

5337 
	#GPIO_OTYPER_IDR_10
 
GPIO_IDR_IDR_10


	)

5338 
	#GPIO_OTYPER_IDR_11
 
GPIO_IDR_IDR_11


	)

5339 
	#GPIO_OTYPER_IDR_12
 
GPIO_IDR_IDR_12


	)

5340 
	#GPIO_OTYPER_IDR_13
 
GPIO_IDR_IDR_13


	)

5341 
	#GPIO_OTYPER_IDR_14
 
GPIO_IDR_IDR_14


	)

5342 
	#GPIO_OTYPER_IDR_15
 
GPIO_IDR_IDR_15


	)

5345 
	#GPIO_ODR_ODR_0
 ((
ušt32_t
)0x00000001)

	)

5346 
	#GPIO_ODR_ODR_1
 ((
ušt32_t
)0x00000002)

	)

5347 
	#GPIO_ODR_ODR_2
 ((
ušt32_t
)0x00000004)

	)

5348 
	#GPIO_ODR_ODR_3
 ((
ušt32_t
)0x00000008)

	)

5349 
	#GPIO_ODR_ODR_4
 ((
ušt32_t
)0x00000010)

	)

5350 
	#GPIO_ODR_ODR_5
 ((
ušt32_t
)0x00000020)

	)

5351 
	#GPIO_ODR_ODR_6
 ((
ušt32_t
)0x00000040)

	)

5352 
	#GPIO_ODR_ODR_7
 ((
ušt32_t
)0x00000080)

	)

5353 
	#GPIO_ODR_ODR_8
 ((
ušt32_t
)0x00000100)

	)

5354 
	#GPIO_ODR_ODR_9
 ((
ušt32_t
)0x00000200)

	)

5355 
	#GPIO_ODR_ODR_10
 ((
ušt32_t
)0x00000400)

	)

5356 
	#GPIO_ODR_ODR_11
 ((
ušt32_t
)0x00000800)

	)

5357 
	#GPIO_ODR_ODR_12
 ((
ušt32_t
)0x00001000)

	)

5358 
	#GPIO_ODR_ODR_13
 ((
ušt32_t
)0x00002000)

	)

5359 
	#GPIO_ODR_ODR_14
 ((
ušt32_t
)0x00004000)

	)

5360 
	#GPIO_ODR_ODR_15
 ((
ušt32_t
)0x00008000)

	)

5362 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

5363 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

5364 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

5365 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

5366 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

5367 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

5368 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

5369 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

5370 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

5371 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

5372 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

5373 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

5374 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

5375 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

5376 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

5377 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

5380 
	#GPIO_BSRR_BS_0
 ((
ušt32_t
)0x00000001)

	)

5381 
	#GPIO_BSRR_BS_1
 ((
ušt32_t
)0x00000002)

	)

5382 
	#GPIO_BSRR_BS_2
 ((
ušt32_t
)0x00000004)

	)

5383 
	#GPIO_BSRR_BS_3
 ((
ušt32_t
)0x00000008)

	)

5384 
	#GPIO_BSRR_BS_4
 ((
ušt32_t
)0x00000010)

	)

5385 
	#GPIO_BSRR_BS_5
 ((
ušt32_t
)0x00000020)

	)

5386 
	#GPIO_BSRR_BS_6
 ((
ušt32_t
)0x00000040)

	)

5387 
	#GPIO_BSRR_BS_7
 ((
ušt32_t
)0x00000080)

	)

5388 
	#GPIO_BSRR_BS_8
 ((
ušt32_t
)0x00000100)

	)

5389 
	#GPIO_BSRR_BS_9
 ((
ušt32_t
)0x00000200)

	)

5390 
	#GPIO_BSRR_BS_10
 ((
ušt32_t
)0x00000400)

	)

5391 
	#GPIO_BSRR_BS_11
 ((
ušt32_t
)0x00000800)

	)

5392 
	#GPIO_BSRR_BS_12
 ((
ušt32_t
)0x00001000)

	)

5393 
	#GPIO_BSRR_BS_13
 ((
ušt32_t
)0x00002000)

	)

5394 
	#GPIO_BSRR_BS_14
 ((
ušt32_t
)0x00004000)

	)

5395 
	#GPIO_BSRR_BS_15
 ((
ušt32_t
)0x00008000)

	)

5396 
	#GPIO_BSRR_BR_0
 ((
ušt32_t
)0x00010000)

	)

5397 
	#GPIO_BSRR_BR_1
 ((
ušt32_t
)0x00020000)

	)

5398 
	#GPIO_BSRR_BR_2
 ((
ušt32_t
)0x00040000)

	)

5399 
	#GPIO_BSRR_BR_3
 ((
ušt32_t
)0x00080000)

	)

5400 
	#GPIO_BSRR_BR_4
 ((
ušt32_t
)0x00100000)

	)

5401 
	#GPIO_BSRR_BR_5
 ((
ušt32_t
)0x00200000)

	)

5402 
	#GPIO_BSRR_BR_6
 ((
ušt32_t
)0x00400000)

	)

5403 
	#GPIO_BSRR_BR_7
 ((
ušt32_t
)0x00800000)

	)

5404 
	#GPIO_BSRR_BR_8
 ((
ušt32_t
)0x01000000)

	)

5405 
	#GPIO_BSRR_BR_9
 ((
ušt32_t
)0x02000000)

	)

5406 
	#GPIO_BSRR_BR_10
 ((
ušt32_t
)0x04000000)

	)

5407 
	#GPIO_BSRR_BR_11
 ((
ušt32_t
)0x08000000)

	)

5408 
	#GPIO_BSRR_BR_12
 ((
ušt32_t
)0x10000000)

	)

5409 
	#GPIO_BSRR_BR_13
 ((
ušt32_t
)0x20000000)

	)

5410 
	#GPIO_BSRR_BR_14
 ((
ušt32_t
)0x40000000)

	)

5411 
	#GPIO_BSRR_BR_15
 ((
ušt32_t
)0x80000000)

	)

5419 
	#HASH_CR_INIT
 ((
ušt32_t
)0x00000004)

	)

5420 
	#HASH_CR_DMAE
 ((
ušt32_t
)0x00000008)

	)

5421 
	#HASH_CR_DATATYPE
 ((
ušt32_t
)0x00000030)

	)

5422 
	#HASH_CR_DATATYPE_0
 ((
ušt32_t
)0x00000010)

	)

5423 
	#HASH_CR_DATATYPE_1
 ((
ušt32_t
)0x00000020)

	)

5424 
	#HASH_CR_MODE
 ((
ušt32_t
)0x00000040)

	)

5425 
	#HASH_CR_ALGO
 ((
ušt32_t
)0x00000080)

	)

5426 
	#HASH_CR_NBW
 ((
ušt32_t
)0x00000F00)

	)

5427 
	#HASH_CR_NBW_0
 ((
ušt32_t
)0x00000100)

	)

5428 
	#HASH_CR_NBW_1
 ((
ušt32_t
)0x00000200)

	)

5429 
	#HASH_CR_NBW_2
 ((
ušt32_t
)0x00000400)

	)

5430 
	#HASH_CR_NBW_3
 ((
ušt32_t
)0x00000800)

	)

5431 
	#HASH_CR_DINNE
 ((
ušt32_t
)0x00001000)

	)

5432 
	#HASH_CR_LKEY
 ((
ušt32_t
)0x00010000)

	)

5435 
	#HASH_STR_NBW
 ((
ušt32_t
)0x0000001F)

	)

5436 
	#HASH_STR_NBW_0
 ((
ušt32_t
)0x00000001)

	)

5437 
	#HASH_STR_NBW_1
 ((
ušt32_t
)0x00000002)

	)

5438 
	#HASH_STR_NBW_2
 ((
ušt32_t
)0x00000004)

	)

5439 
	#HASH_STR_NBW_3
 ((
ušt32_t
)0x00000008)

	)

5440 
	#HASH_STR_NBW_4
 ((
ušt32_t
)0x00000010)

	)

5441 
	#HASH_STR_DCAL
 ((
ušt32_t
)0x00000100)

	)

5444 
	#HASH_IMR_DINIM
 ((
ušt32_t
)0x00000001)

	)

5445 
	#HASH_IMR_DCIM
 ((
ušt32_t
)0x00000002)

	)

5448 
	#HASH_SR_DINIS
 ((
ušt32_t
)0x00000001)

	)

5449 
	#HASH_SR_DCIS
 ((
ušt32_t
)0x00000002)

	)

5450 
	#HASH_SR_DMAS
 ((
ušt32_t
)0x00000004)

	)

5451 
	#HASH_SR_BUSY
 ((
ušt32_t
)0x00000008)

	)

5459 
	#I2C_CR1_PE
 ((
ušt16_t
)0x0001è

	)

5460 
	#I2C_CR1_SMBUS
 ((
ušt16_t
)0x0002è

	)

5461 
	#I2C_CR1_SMBTYPE
 ((
ušt16_t
)0x0008è

	)

5462 
	#I2C_CR1_ENARP
 ((
ušt16_t
)0x0010è

	)

5463 
	#I2C_CR1_ENPEC
 ((
ušt16_t
)0x0020è

	)

5464 
	#I2C_CR1_ENGC
 ((
ušt16_t
)0x0040è

	)

5465 
	#I2C_CR1_NOSTRETCH
 ((
ušt16_t
)0x0080è

	)

5466 
	#I2C_CR1_START
 ((
ušt16_t
)0x0100è

	)

5467 
	#I2C_CR1_STOP
 ((
ušt16_t
)0x0200è

	)

5468 
	#I2C_CR1_ACK
 ((
ušt16_t
)0x0400è

	)

5469 
	#I2C_CR1_POS
 ((
ušt16_t
)0x0800è

	)

5470 
	#I2C_CR1_PEC
 ((
ušt16_t
)0x1000è

	)

5471 
	#I2C_CR1_ALERT
 ((
ušt16_t
)0x2000è

	)

5472 
	#I2C_CR1_SWRST
 ((
ušt16_t
)0x8000è

	)

5475 
	#I2C_CR2_FREQ
 ((
ušt16_t
)0x003Fè

	)

5476 
	#I2C_CR2_FREQ_0
 ((
ušt16_t
)0x0001è

	)

5477 
	#I2C_CR2_FREQ_1
 ((
ušt16_t
)0x0002è

	)

5478 
	#I2C_CR2_FREQ_2
 ((
ušt16_t
)0x0004è

	)

5479 
	#I2C_CR2_FREQ_3
 ((
ušt16_t
)0x0008è

	)

5480 
	#I2C_CR2_FREQ_4
 ((
ušt16_t
)0x0010è

	)

5481 
	#I2C_CR2_FREQ_5
 ((
ušt16_t
)0x0020è

	)

5483 
	#I2C_CR2_ITERREN
 ((
ušt16_t
)0x0100è

	)

5484 
	#I2C_CR2_ITEVTEN
 ((
ušt16_t
)0x0200è

	)

5485 
	#I2C_CR2_ITBUFEN
 ((
ušt16_t
)0x0400è

	)

5486 
	#I2C_CR2_DMAEN
 ((
ušt16_t
)0x0800è

	)

5487 
	#I2C_CR2_LAST
 ((
ušt16_t
)0x1000è

	)

5490 
	#I2C_OAR1_ADD1_7
 ((
ušt16_t
)0x00FEè

	)

5491 
	#I2C_OAR1_ADD8_9
 ((
ušt16_t
)0x0300è

	)

5493 
	#I2C_OAR1_ADD0
 ((
ušt16_t
)0x0001è

	)

5494 
	#I2C_OAR1_ADD1
 ((
ušt16_t
)0x0002è

	)

5495 
	#I2C_OAR1_ADD2
 ((
ušt16_t
)0x0004è

	)

5496 
	#I2C_OAR1_ADD3
 ((
ušt16_t
)0x0008è

	)

5497 
	#I2C_OAR1_ADD4
 ((
ušt16_t
)0x0010è

	)

5498 
	#I2C_OAR1_ADD5
 ((
ušt16_t
)0x0020è

	)

5499 
	#I2C_OAR1_ADD6
 ((
ušt16_t
)0x0040è

	)

5500 
	#I2C_OAR1_ADD7
 ((
ušt16_t
)0x0080è

	)

5501 
	#I2C_OAR1_ADD8
 ((
ušt16_t
)0x0100è

	)

5502 
	#I2C_OAR1_ADD9
 ((
ušt16_t
)0x0200è

	)

5504 
	#I2C_OAR1_ADDMODE
 ((
ušt16_t
)0x8000è

	)

5507 
	#I2C_OAR2_ENDUAL
 ((
ušt8_t
)0x01è

	)

5508 
	#I2C_OAR2_ADD2
 ((
ušt8_t
)0xFEè

	)

5511 
	#I2C_DR_DR
 ((
ušt8_t
)0xFFè

	)

5514 
	#I2C_SR1_SB
 ((
ušt16_t
)0x0001è

	)

5515 
	#I2C_SR1_ADDR
 ((
ušt16_t
)0x0002è

	)

5516 
	#I2C_SR1_BTF
 ((
ušt16_t
)0x0004è

	)

5517 
	#I2C_SR1_ADD10
 ((
ušt16_t
)0x0008è

	)

5518 
	#I2C_SR1_STOPF
 ((
ušt16_t
)0x0010è

	)

5519 
	#I2C_SR1_RXNE
 ((
ušt16_t
)0x0040è

	)

5520 
	#I2C_SR1_TXE
 ((
ušt16_t
)0x0080è

	)

5521 
	#I2C_SR1_BERR
 ((
ušt16_t
)0x0100è

	)

5522 
	#I2C_SR1_ARLO
 ((
ušt16_t
)0x0200è

	)

5523 
	#I2C_SR1_AF
 ((
ušt16_t
)0x0400è

	)

5524 
	#I2C_SR1_OVR
 ((
ušt16_t
)0x0800è

	)

5525 
	#I2C_SR1_PECERR
 ((
ušt16_t
)0x1000è

	)

5526 
	#I2C_SR1_TIMEOUT
 ((
ušt16_t
)0x4000è

	)

5527 
	#I2C_SR1_SMBALERT
 ((
ušt16_t
)0x8000è

	)

5530 
	#I2C_SR2_MSL
 ((
ušt16_t
)0x0001è

	)

5531 
	#I2C_SR2_BUSY
 ((
ušt16_t
)0x0002è

	)

5532 
	#I2C_SR2_TRA
 ((
ušt16_t
)0x0004è

	)

5533 
	#I2C_SR2_GENCALL
 ((
ušt16_t
)0x0010è

	)

5534 
	#I2C_SR2_SMBDEFAULT
 ((
ušt16_t
)0x0020è

	)

5535 
	#I2C_SR2_SMBHOST
 ((
ušt16_t
)0x0040è

	)

5536 
	#I2C_SR2_DUALF
 ((
ušt16_t
)0x0080è

	)

5537 
	#I2C_SR2_PEC
 ((
ušt16_t
)0xFF00è

	)

5540 
	#I2C_CCR_CCR
 ((
ušt16_t
)0x0FFFè

	)

5541 
	#I2C_CCR_DUTY
 ((
ušt16_t
)0x4000è

	)

5542 
	#I2C_CCR_FS
 ((
ušt16_t
)0x8000è

	)

5545 
	#I2C_TRISE_TRISE
 ((
ušt8_t
)0x3Fè

	)

5553 
	#IWDG_KR_KEY
 ((
ušt16_t
)0xFFFFè

	)

5556 
	#IWDG_PR_PR
 ((
ušt8_t
)0x07è

	)

5557 
	#IWDG_PR_PR_0
 ((
ušt8_t
)0x01è

	)

5558 
	#IWDG_PR_PR_1
 ((
ušt8_t
)0x02è

	)

5559 
	#IWDG_PR_PR_2
 ((
ušt8_t
)0x04è

	)

5562 
	#IWDG_RLR_RL
 ((
ušt16_t
)0x0FFFè

	)

5565 
	#IWDG_SR_PVU
 ((
ušt8_t
)0x01è

	)

5566 
	#IWDG_SR_RVU
 ((
ušt8_t
)0x02è

	)

5574 
	#PWR_CR_LPDS
 ((
ušt16_t
)0x0001è

	)

5575 
	#PWR_CR_PDDS
 ((
ušt16_t
)0x0002è

	)

5576 
	#PWR_CR_CWUF
 ((
ušt16_t
)0x0004è

	)

5577 
	#PWR_CR_CSBF
 ((
ušt16_t
)0x0008è

	)

5578 
	#PWR_CR_PVDE
 ((
ušt16_t
)0x0010è

	)

5580 
	#PWR_CR_PLS
 ((
ušt16_t
)0x00E0è

	)

5581 
	#PWR_CR_PLS_0
 ((
ušt16_t
)0x0020è

	)

5582 
	#PWR_CR_PLS_1
 ((
ušt16_t
)0x0040è

	)

5583 
	#PWR_CR_PLS_2
 ((
ušt16_t
)0x0080è

	)

5587 
	#PWR_CR_PLS_LEV0
 ((
ušt16_t
)0x0000è

	)

5588 
	#PWR_CR_PLS_LEV1
 ((
ušt16_t
)0x0020è

	)

5589 
	#PWR_CR_PLS_LEV2
 ((
ušt16_t
)0x0040è

	)

5590 
	#PWR_CR_PLS_LEV3
 ((
ušt16_t
)0x0060è

	)

5591 
	#PWR_CR_PLS_LEV4
 ((
ušt16_t
)0x0080è

	)

5592 
	#PWR_CR_PLS_LEV5
 ((
ušt16_t
)0x00A0è

	)

5593 
	#PWR_CR_PLS_LEV6
 ((
ušt16_t
)0x00C0è

	)

5594 
	#PWR_CR_PLS_LEV7
 ((
ušt16_t
)0x00E0è

	)

5596 
	#PWR_CR_DBP
 ((
ušt16_t
)0x0100è

	)

5597 
	#PWR_CR_FPDS
 ((
ušt16_t
)0x0200è

	)

5598 
	#PWR_CR_VOS
 ((
ušt16_t
)0x4000è

	)

5600 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

5603 
	#PWR_CSR_WUF
 ((
ušt16_t
)0x0001è

	)

5604 
	#PWR_CSR_SBF
 ((
ušt16_t
)0x0002è

	)

5605 
	#PWR_CSR_PVDO
 ((
ušt16_t
)0x0004è

	)

5606 
	#PWR_CSR_BRR
 ((
ušt16_t
)0x0008è

	)

5607 
	#PWR_CSR_EWUP
 ((
ušt16_t
)0x0100è

	)

5608 
	#PWR_CSR_BRE
 ((
ušt16_t
)0x0200è

	)

5609 
	#PWR_CSR_VOSRDY
 ((
ušt16_t
)0x4000è

	)

5611 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

5619 
	#RCC_CR_HSION
 ((
ušt32_t
)0x00000001)

	)

5620 
	#RCC_CR_HSIRDY
 ((
ušt32_t
)0x00000002)

	)

5622 
	#RCC_CR_HSITRIM
 ((
ušt32_t
)0x000000F8)

	)

5623 
	#RCC_CR_HSITRIM_0
 ((
ušt32_t
)0x00000008)

	)

5624 
	#RCC_CR_HSITRIM_1
 ((
ušt32_t
)0x00000010)

	)

5625 
	#RCC_CR_HSITRIM_2
 ((
ušt32_t
)0x00000020)

	)

5626 
	#RCC_CR_HSITRIM_3
 ((
ušt32_t
)0x00000040)

	)

5627 
	#RCC_CR_HSITRIM_4
 ((
ušt32_t
)0x00000080)

	)

5629 
	#RCC_CR_HSICAL
 ((
ušt32_t
)0x0000FF00)

	)

5630 
	#RCC_CR_HSICAL_0
 ((
ušt32_t
)0x00000100)

	)

5631 
	#RCC_CR_HSICAL_1
 ((
ušt32_t
)0x00000200)

	)

5632 
	#RCC_CR_HSICAL_2
 ((
ušt32_t
)0x00000400)

	)

5633 
	#RCC_CR_HSICAL_3
 ((
ušt32_t
)0x00000800)

	)

5634 
	#RCC_CR_HSICAL_4
 ((
ušt32_t
)0x00001000)

	)

5635 
	#RCC_CR_HSICAL_5
 ((
ušt32_t
)0x00002000)

	)

5636 
	#RCC_CR_HSICAL_6
 ((
ušt32_t
)0x00004000)

	)

5637 
	#RCC_CR_HSICAL_7
 ((
ušt32_t
)0x00008000)

	)

5639 
	#RCC_CR_HSEON
 ((
ušt32_t
)0x00010000)

	)

5640 
	#RCC_CR_HSERDY
 ((
ušt32_t
)0x00020000)

	)

5641 
	#RCC_CR_HSEBYP
 ((
ušt32_t
)0x00040000)

	)

5642 
	#RCC_CR_CSSON
 ((
ušt32_t
)0x00080000)

	)

5643 
	#RCC_CR_PLLON
 ((
ušt32_t
)0x01000000)

	)

5644 
	#RCC_CR_PLLRDY
 ((
ušt32_t
)0x02000000)

	)

5645 
	#RCC_CR_PLLI2SON
 ((
ušt32_t
)0x04000000)

	)

5646 
	#RCC_CR_PLLI2SRDY
 ((
ušt32_t
)0x08000000)

	)

5649 
	#RCC_PLLCFGR_PLLM
 ((
ušt32_t
)0x0000003F)

	)

5650 
	#RCC_PLLCFGR_PLLM_0
 ((
ušt32_t
)0x00000001)

	)

5651 
	#RCC_PLLCFGR_PLLM_1
 ((
ušt32_t
)0x00000002)

	)

5652 
	#RCC_PLLCFGR_PLLM_2
 ((
ušt32_t
)0x00000004)

	)

5653 
	#RCC_PLLCFGR_PLLM_3
 ((
ušt32_t
)0x00000008)

	)

5654 
	#RCC_PLLCFGR_PLLM_4
 ((
ušt32_t
)0x00000010)

	)

5655 
	#RCC_PLLCFGR_PLLM_5
 ((
ušt32_t
)0x00000020)

	)

5657 
	#RCC_PLLCFGR_PLLN
 ((
ušt32_t
)0x00007FC0)

	)

5658 
	#RCC_PLLCFGR_PLLN_0
 ((
ušt32_t
)0x00000040)

	)

5659 
	#RCC_PLLCFGR_PLLN_1
 ((
ušt32_t
)0x00000080)

	)

5660 
	#RCC_PLLCFGR_PLLN_2
 ((
ušt32_t
)0x00000100)

	)

5661 
	#RCC_PLLCFGR_PLLN_3
 ((
ušt32_t
)0x00000200)

	)

5662 
	#RCC_PLLCFGR_PLLN_4
 ((
ušt32_t
)0x00000400)

	)

5663 
	#RCC_PLLCFGR_PLLN_5
 ((
ušt32_t
)0x00000800)

	)

5664 
	#RCC_PLLCFGR_PLLN_6
 ((
ušt32_t
)0x00001000)

	)

5665 
	#RCC_PLLCFGR_PLLN_7
 ((
ušt32_t
)0x00002000)

	)

5666 
	#RCC_PLLCFGR_PLLN_8
 ((
ušt32_t
)0x00004000)

	)

5668 
	#RCC_PLLCFGR_PLLP
 ((
ušt32_t
)0x00030000)

	)

5669 
	#RCC_PLLCFGR_PLLP_0
 ((
ušt32_t
)0x00010000)

	)

5670 
	#RCC_PLLCFGR_PLLP_1
 ((
ušt32_t
)0x00020000)

	)

5672 
	#RCC_PLLCFGR_PLLSRC
 ((
ušt32_t
)0x00400000)

	)

5673 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
ušt32_t
)0x00400000)

	)

5674 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
ušt32_t
)0x00000000)

	)

5676 
	#RCC_PLLCFGR_PLLQ
 ((
ušt32_t
)0x0F000000)

	)

5677 
	#RCC_PLLCFGR_PLLQ_0
 ((
ušt32_t
)0x01000000)

	)

5678 
	#RCC_PLLCFGR_PLLQ_1
 ((
ušt32_t
)0x02000000)

	)

5679 
	#RCC_PLLCFGR_PLLQ_2
 ((
ušt32_t
)0x04000000)

	)

5680 
	#RCC_PLLCFGR_PLLQ_3
 ((
ušt32_t
)0x08000000)

	)

5684 
	#RCC_CFGR_SW
 ((
ušt32_t
)0x00000003è

	)

5685 
	#RCC_CFGR_SW_0
 ((
ušt32_t
)0x00000001è

	)

5686 
	#RCC_CFGR_SW_1
 ((
ušt32_t
)0x00000002è

	)

5688 
	#RCC_CFGR_SW_HSI
 ((
ušt32_t
)0x00000000è

	)

5689 
	#RCC_CFGR_SW_HSE
 ((
ušt32_t
)0x00000001è

	)

5690 
	#RCC_CFGR_SW_PLL
 ((
ušt32_t
)0x00000002è

	)

5693 
	#RCC_CFGR_SWS
 ((
ušt32_t
)0x0000000Cè

	)

5694 
	#RCC_CFGR_SWS_0
 ((
ušt32_t
)0x00000004è

	)

5695 
	#RCC_CFGR_SWS_1
 ((
ušt32_t
)0x00000008è

	)

5697 
	#RCC_CFGR_SWS_HSI
 ((
ušt32_t
)0x00000000è

	)

5698 
	#RCC_CFGR_SWS_HSE
 ((
ušt32_t
)0x00000004è

	)

5699 
	#RCC_CFGR_SWS_PLL
 ((
ušt32_t
)0x00000008è

	)

5702 
	#RCC_CFGR_HPRE
 ((
ušt32_t
)0x000000F0è

	)

5703 
	#RCC_CFGR_HPRE_0
 ((
ušt32_t
)0x00000010è

	)

5704 
	#RCC_CFGR_HPRE_1
 ((
ušt32_t
)0x00000020è

	)

5705 
	#RCC_CFGR_HPRE_2
 ((
ušt32_t
)0x00000040è

	)

5706 
	#RCC_CFGR_HPRE_3
 ((
ušt32_t
)0x00000080è

	)

5708 
	#RCC_CFGR_HPRE_DIV1
 ((
ušt32_t
)0x00000000è

	)

5709 
	#RCC_CFGR_HPRE_DIV2
 ((
ušt32_t
)0x00000080è

	)

5710 
	#RCC_CFGR_HPRE_DIV4
 ((
ušt32_t
)0x00000090è

	)

5711 
	#RCC_CFGR_HPRE_DIV8
 ((
ušt32_t
)0x000000A0è

	)

5712 
	#RCC_CFGR_HPRE_DIV16
 ((
ušt32_t
)0x000000B0è

	)

5713 
	#RCC_CFGR_HPRE_DIV64
 ((
ušt32_t
)0x000000C0è

	)

5714 
	#RCC_CFGR_HPRE_DIV128
 ((
ušt32_t
)0x000000D0è

	)

5715 
	#RCC_CFGR_HPRE_DIV256
 ((
ušt32_t
)0x000000E0è

	)

5716 
	#RCC_CFGR_HPRE_DIV512
 ((
ušt32_t
)0x000000F0è

	)

5719 
	#RCC_CFGR_PPRE1
 ((
ušt32_t
)0x00001C00è

	)

5720 
	#RCC_CFGR_PPRE1_0
 ((
ušt32_t
)0x00000400è

	)

5721 
	#RCC_CFGR_PPRE1_1
 ((
ušt32_t
)0x00000800è

	)

5722 
	#RCC_CFGR_PPRE1_2
 ((
ušt32_t
)0x00001000è

	)

5724 
	#RCC_CFGR_PPRE1_DIV1
 ((
ušt32_t
)0x00000000è

	)

5725 
	#RCC_CFGR_PPRE1_DIV2
 ((
ušt32_t
)0x00001000è

	)

5726 
	#RCC_CFGR_PPRE1_DIV4
 ((
ušt32_t
)0x00001400è

	)

5727 
	#RCC_CFGR_PPRE1_DIV8
 ((
ušt32_t
)0x00001800è

	)

5728 
	#RCC_CFGR_PPRE1_DIV16
 ((
ušt32_t
)0x00001C00è

	)

5731 
	#RCC_CFGR_PPRE2
 ((
ušt32_t
)0x0000E000è

	)

5732 
	#RCC_CFGR_PPRE2_0
 ((
ušt32_t
)0x00002000è

	)

5733 
	#RCC_CFGR_PPRE2_1
 ((
ušt32_t
)0x00004000è

	)

5734 
	#RCC_CFGR_PPRE2_2
 ((
ušt32_t
)0x00008000è

	)

5736 
	#RCC_CFGR_PPRE2_DIV1
 ((
ušt32_t
)0x00000000è

	)

5737 
	#RCC_CFGR_PPRE2_DIV2
 ((
ušt32_t
)0x00008000è

	)

5738 
	#RCC_CFGR_PPRE2_DIV4
 ((
ušt32_t
)0x0000A000è

	)

5739 
	#RCC_CFGR_PPRE2_DIV8
 ((
ušt32_t
)0x0000C000è

	)

5740 
	#RCC_CFGR_PPRE2_DIV16
 ((
ušt32_t
)0x0000E000è

	)

5743 
	#RCC_CFGR_RTCPRE
 ((
ušt32_t
)0x001F0000)

	)

5744 
	#RCC_CFGR_RTCPRE_0
 ((
ušt32_t
)0x00010000)

	)

5745 
	#RCC_CFGR_RTCPRE_1
 ((
ušt32_t
)0x00020000)

	)

5746 
	#RCC_CFGR_RTCPRE_2
 ((
ušt32_t
)0x00040000)

	)

5747 
	#RCC_CFGR_RTCPRE_3
 ((
ušt32_t
)0x00080000)

	)

5748 
	#RCC_CFGR_RTCPRE_4
 ((
ušt32_t
)0x00100000)

	)

5751 
	#RCC_CFGR_MCO1
 ((
ušt32_t
)0x00600000)

	)

5752 
	#RCC_CFGR_MCO1_0
 ((
ušt32_t
)0x00200000)

	)

5753 
	#RCC_CFGR_MCO1_1
 ((
ušt32_t
)0x00400000)

	)

5755 
	#RCC_CFGR_I2SSRC
 ((
ušt32_t
)0x00800000)

	)

5757 
	#RCC_CFGR_MCO1PRE
 ((
ušt32_t
)0x07000000)

	)

5758 
	#RCC_CFGR_MCO1PRE_0
 ((
ušt32_t
)0x01000000)

	)

5759 
	#RCC_CFGR_MCO1PRE_1
 ((
ušt32_t
)0x02000000)

	)

5760 
	#RCC_CFGR_MCO1PRE_2
 ((
ušt32_t
)0x04000000)

	)

5762 
	#RCC_CFGR_MCO2PRE
 ((
ušt32_t
)0x38000000)

	)

5763 
	#RCC_CFGR_MCO2PRE_0
 ((
ušt32_t
)0x08000000)

	)

5764 
	#RCC_CFGR_MCO2PRE_1
 ((
ušt32_t
)0x10000000)

	)

5765 
	#RCC_CFGR_MCO2PRE_2
 ((
ušt32_t
)0x20000000)

	)

5767 
	#RCC_CFGR_MCO2
 ((
ušt32_t
)0xC0000000)

	)

5768 
	#RCC_CFGR_MCO2_0
 ((
ušt32_t
)0x40000000)

	)

5769 
	#RCC_CFGR_MCO2_1
 ((
ušt32_t
)0x80000000)

	)

5772 
	#RCC_CIR_LSIRDYF
 ((
ušt32_t
)0x00000001)

	)

5773 
	#RCC_CIR_LSERDYF
 ((
ušt32_t
)0x00000002)

	)

5774 
	#RCC_CIR_HSIRDYF
 ((
ušt32_t
)0x00000004)

	)

5775 
	#RCC_CIR_HSERDYF
 ((
ušt32_t
)0x00000008)

	)

5776 
	#RCC_CIR_PLLRDYF
 ((
ušt32_t
)0x00000010)

	)

5777 
	#RCC_CIR_PLLI2SRDYF
 ((
ušt32_t
)0x00000020)

	)

5778 
	#RCC_CIR_CSSF
 ((
ušt32_t
)0x00000080)

	)

5779 
	#RCC_CIR_LSIRDYIE
 ((
ušt32_t
)0x00000100)

	)

5780 
	#RCC_CIR_LSERDYIE
 ((
ušt32_t
)0x00000200)

	)

5781 
	#RCC_CIR_HSIRDYIE
 ((
ušt32_t
)0x00000400)

	)

5782 
	#RCC_CIR_HSERDYIE
 ((
ušt32_t
)0x00000800)

	)

5783 
	#RCC_CIR_PLLRDYIE
 ((
ušt32_t
)0x00001000)

	)

5784 
	#RCC_CIR_PLLI2SRDYIE
 ((
ušt32_t
)0x00002000)

	)

5785 
	#RCC_CIR_LSIRDYC
 ((
ušt32_t
)0x00010000)

	)

5786 
	#RCC_CIR_LSERDYC
 ((
ušt32_t
)0x00020000)

	)

5787 
	#RCC_CIR_HSIRDYC
 ((
ušt32_t
)0x00040000)

	)

5788 
	#RCC_CIR_HSERDYC
 ((
ušt32_t
)0x00080000)

	)

5789 
	#RCC_CIR_PLLRDYC
 ((
ušt32_t
)0x00100000)

	)

5790 
	#RCC_CIR_PLLI2SRDYC
 ((
ušt32_t
)0x00200000)

	)

5791 
	#RCC_CIR_CSSC
 ((
ušt32_t
)0x00800000)

	)

5794 
	#RCC_AHB1RSTR_GPIOARST
 ((
ušt32_t
)0x00000001)

	)

5795 
	#RCC_AHB1RSTR_GPIOBRST
 ((
ušt32_t
)0x00000002)

	)

5796 
	#RCC_AHB1RSTR_GPIOCRST
 ((
ušt32_t
)0x00000004)

	)

5797 
	#RCC_AHB1RSTR_GPIODRST
 ((
ušt32_t
)0x00000008)

	)

5798 
	#RCC_AHB1RSTR_GPIOERST
 ((
ušt32_t
)0x00000010)

	)

5799 
	#RCC_AHB1RSTR_GPIOFRST
 ((
ušt32_t
)0x00000020)

	)

5800 
	#RCC_AHB1RSTR_GPIOGRST
 ((
ušt32_t
)0x00000040)

	)

5801 
	#RCC_AHB1RSTR_GPIOHRST
 ((
ušt32_t
)0x00000080)

	)

5802 
	#RCC_AHB1RSTR_GPIOIRST
 ((
ušt32_t
)0x00000100)

	)

5803 
	#RCC_AHB1RSTR_CRCRST
 ((
ušt32_t
)0x00001000)

	)

5804 
	#RCC_AHB1RSTR_DMA1RST
 ((
ušt32_t
)0x00200000)

	)

5805 
	#RCC_AHB1RSTR_DMA2RST
 ((
ušt32_t
)0x00400000)

	)

5806 
	#RCC_AHB1RSTR_ETHMACRST
 ((
ušt32_t
)0x02000000)

	)

5807 
	#RCC_AHB1RSTR_OTGHRST
 ((
ušt32_t
)0x10000000)

	)

5810 
	#RCC_AHB2RSTR_DCMIRST
 ((
ušt32_t
)0x00000001)

	)

5811 
	#RCC_AHB2RSTR_CRYPRST
 ((
ušt32_t
)0x00000010)

	)

5812 
	#RCC_AHB2RSTR_HSAHRST
 ((
ušt32_t
)0x00000020)

	)

5813 
	#RCC_AHB2RSTR_RNGRST
 ((
ušt32_t
)0x00000040)

	)

5814 
	#RCC_AHB2RSTR_OTGFSRST
 ((
ušt32_t
)0x00000080)

	)

5817 
	#RCC_AHB3RSTR_FSMCRST
 ((
ušt32_t
)0x00000001)

	)

5820 
	#RCC_APB1RSTR_TIM2RST
 ((
ušt32_t
)0x00000001)

	)

5821 
	#RCC_APB1RSTR_TIM3RST
 ((
ušt32_t
)0x00000002)

	)

5822 
	#RCC_APB1RSTR_TIM4RST
 ((
ušt32_t
)0x00000004)

	)

5823 
	#RCC_APB1RSTR_TIM5RST
 ((
ušt32_t
)0x00000008)

	)

5824 
	#RCC_APB1RSTR_TIM6RST
 ((
ušt32_t
)0x00000010)

	)

5825 
	#RCC_APB1RSTR_TIM7RST
 ((
ušt32_t
)0x00000020)

	)

5826 
	#RCC_APB1RSTR_TIM12RST
 ((
ušt32_t
)0x00000040)

	)

5827 
	#RCC_APB1RSTR_TIM13RST
 ((
ušt32_t
)0x00000080)

	)

5828 
	#RCC_APB1RSTR_TIM14RST
 ((
ušt32_t
)0x00000100)

	)

5829 
	#RCC_APB1RSTR_WWDGEN
 ((
ušt32_t
)0x00000800)

	)

5830 
	#RCC_APB1RSTR_SPI2RST
 ((
ušt32_t
)0x00008000)

	)

5831 
	#RCC_APB1RSTR_SPI3RST
 ((
ušt32_t
)0x00010000)

	)

5832 
	#RCC_APB1RSTR_USART2RST
 ((
ušt32_t
)0x00020000)

	)

5833 
	#RCC_APB1RSTR_USART3RST
 ((
ušt32_t
)0x00040000)

	)

5834 
	#RCC_APB1RSTR_UART4RST
 ((
ušt32_t
)0x00080000)

	)

5835 
	#RCC_APB1RSTR_UART5RST
 ((
ušt32_t
)0x00100000)

	)

5836 
	#RCC_APB1RSTR_I2C1RST
 ((
ušt32_t
)0x00200000)

	)

5837 
	#RCC_APB1RSTR_I2C2RST
 ((
ušt32_t
)0x00400000)

	)

5838 
	#RCC_APB1RSTR_I2C3RST
 ((
ušt32_t
)0x00800000)

	)

5839 
	#RCC_APB1RSTR_CAN1RST
 ((
ušt32_t
)0x02000000)

	)

5840 
	#RCC_APB1RSTR_CAN2RST
 ((
ušt32_t
)0x04000000)

	)

5841 
	#RCC_APB1RSTR_PWRRST
 ((
ušt32_t
)0x10000000)

	)

5842 
	#RCC_APB1RSTR_DACRST
 ((
ušt32_t
)0x20000000)

	)

5845 
	#RCC_APB2RSTR_TIM1RST
 ((
ušt32_t
)0x00000001)

	)

5846 
	#RCC_APB2RSTR_TIM8RST
 ((
ušt32_t
)0x00000002)

	)

5847 
	#RCC_APB2RSTR_USART1RST
 ((
ušt32_t
)0x00000010)

	)

5848 
	#RCC_APB2RSTR_USART6RST
 ((
ušt32_t
)0x00000020)

	)

5849 
	#RCC_APB2RSTR_ADCRST
 ((
ušt32_t
)0x00000100)

	)

5850 
	#RCC_APB2RSTR_SDIORST
 ((
ušt32_t
)0x00000800)

	)

5851 
	#RCC_APB2RSTR_SPI1RST
 ((
ušt32_t
)0x00001000)

	)

5852 
	#RCC_APB2RSTR_SYSCFGRST
 ((
ušt32_t
)0x00004000)

	)

5853 
	#RCC_APB2RSTR_TIM9RST
 ((
ušt32_t
)0x00010000)

	)

5854 
	#RCC_APB2RSTR_TIM10RST
 ((
ušt32_t
)0x00020000)

	)

5855 
	#RCC_APB2RSTR_TIM11RST
 ((
ušt32_t
)0x00040000)

	)

5857 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

5860 
	#RCC_AHB1ENR_GPIOAEN
 ((
ušt32_t
)0x00000001)

	)

5861 
	#RCC_AHB1ENR_GPIOBEN
 ((
ušt32_t
)0x00000002)

	)

5862 
	#RCC_AHB1ENR_GPIOCEN
 ((
ušt32_t
)0x00000004)

	)

5863 
	#RCC_AHB1ENR_GPIODEN
 ((
ušt32_t
)0x00000008)

	)

5864 
	#RCC_AHB1ENR_GPIOEEN
 ((
ušt32_t
)0x00000010)

	)

5865 
	#RCC_AHB1ENR_GPIOFEN
 ((
ušt32_t
)0x00000020)

	)

5866 
	#RCC_AHB1ENR_GPIOGEN
 ((
ušt32_t
)0x00000040)

	)

5867 
	#RCC_AHB1ENR_GPIOHEN
 ((
ušt32_t
)0x00000080)

	)

5868 
	#RCC_AHB1ENR_GPIOIEN
 ((
ušt32_t
)0x00000100)

	)

5869 
	#RCC_AHB1ENR_CRCEN
 ((
ušt32_t
)0x00001000)

	)

5870 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
ušt32_t
)0x00040000)

	)

5871 
	#RCC_AHB1ENR_CCMDATARAMEN
 ((
ušt32_t
)0x00100000)

	)

5872 
	#RCC_AHB1ENR_DMA1EN
 ((
ušt32_t
)0x00200000)

	)

5873 
	#RCC_AHB1ENR_DMA2EN
 ((
ušt32_t
)0x00400000)

	)

5874 
	#RCC_AHB1ENR_ETHMACEN
 ((
ušt32_t
)0x02000000)

	)

5875 
	#RCC_AHB1ENR_ETHMACTXEN
 ((
ušt32_t
)0x04000000)

	)

5876 
	#RCC_AHB1ENR_ETHMACRXEN
 ((
ušt32_t
)0x08000000)

	)

5877 
	#RCC_AHB1ENR_ETHMACPTPEN
 ((
ušt32_t
)0x10000000)

	)

5878 
	#RCC_AHB1ENR_OTGHSEN
 ((
ušt32_t
)0x20000000)

	)

5879 
	#RCC_AHB1ENR_OTGHSULPIEN
 ((
ušt32_t
)0x40000000)

	)

5882 
	#RCC_AHB2ENR_DCMIEN
 ((
ušt32_t
)0x00000001)

	)

5883 
	#RCC_AHB2ENR_CRYPEN
 ((
ušt32_t
)0x00000010)

	)

5884 
	#RCC_AHB2ENR_HASHEN
 ((
ušt32_t
)0x00000020)

	)

5885 
	#RCC_AHB2ENR_RNGEN
 ((
ušt32_t
)0x00000040)

	)

5886 
	#RCC_AHB2ENR_OTGFSEN
 ((
ušt32_t
)0x00000080)

	)

5889 
	#RCC_AHB3ENR_FSMCEN
 ((
ušt32_t
)0x00000001)

	)

5892 
	#RCC_APB1ENR_TIM2EN
 ((
ušt32_t
)0x00000001)

	)

5893 
	#RCC_APB1ENR_TIM3EN
 ((
ušt32_t
)0x00000002)

	)

5894 
	#RCC_APB1ENR_TIM4EN
 ((
ušt32_t
)0x00000004)

	)

5895 
	#RCC_APB1ENR_TIM5EN
 ((
ušt32_t
)0x00000008)

	)

5896 
	#RCC_APB1ENR_TIM6EN
 ((
ušt32_t
)0x00000010)

	)

5897 
	#RCC_APB1ENR_TIM7EN
 ((
ušt32_t
)0x00000020)

	)

5898 
	#RCC_APB1ENR_TIM12EN
 ((
ušt32_t
)0x00000040)

	)

5899 
	#RCC_APB1ENR_TIM13EN
 ((
ušt32_t
)0x00000080)

	)

5900 
	#RCC_APB1ENR_TIM14EN
 ((
ušt32_t
)0x00000100)

	)

5901 
	#RCC_APB1ENR_WWDGEN
 ((
ušt32_t
)0x00000800)

	)

5902 
	#RCC_APB1ENR_SPI2EN
 ((
ušt32_t
)0x00004000)

	)

5903 
	#RCC_APB1ENR_SPI3EN
 ((
ušt32_t
)0x00008000)

	)

5904 
	#RCC_APB1ENR_USART2EN
 ((
ušt32_t
)0x00020000)

	)

5905 
	#RCC_APB1ENR_USART3EN
 ((
ušt32_t
)0x00040000)

	)

5906 
	#RCC_APB1ENR_UART4EN
 ((
ušt32_t
)0x00080000)

	)

5907 
	#RCC_APB1ENR_UART5EN
 ((
ušt32_t
)0x00100000)

	)

5908 
	#RCC_APB1ENR_I2C1EN
 ((
ušt32_t
)0x00200000)

	)

5909 
	#RCC_APB1ENR_I2C2EN
 ((
ušt32_t
)0x00400000)

	)

5910 
	#RCC_APB1ENR_I2C3EN
 ((
ušt32_t
)0x00800000)

	)

5911 
	#RCC_APB1ENR_CAN1EN
 ((
ušt32_t
)0x02000000)

	)

5912 
	#RCC_APB1ENR_CAN2EN
 ((
ušt32_t
)0x04000000)

	)

5913 
	#RCC_APB1ENR_PWREN
 ((
ušt32_t
)0x10000000)

	)

5914 
	#RCC_APB1ENR_DACEN
 ((
ušt32_t
)0x20000000)

	)

5917 
	#RCC_APB2ENR_TIM1EN
 ((
ušt32_t
)0x00000001)

	)

5918 
	#RCC_APB2ENR_TIM8EN
 ((
ušt32_t
)0x00000002)

	)

5919 
	#RCC_APB2ENR_USART1EN
 ((
ušt32_t
)0x00000010)

	)

5920 
	#RCC_APB2ENR_USART6EN
 ((
ušt32_t
)0x00000020)

	)

5921 
	#RCC_APB2ENR_ADC1EN
 ((
ušt32_t
)0x00000100)

	)

5922 
	#RCC_APB2ENR_ADC2EN
 ((
ušt32_t
)0x00000200)

	)

5923 
	#RCC_APB2ENR_ADC3EN
 ((
ušt32_t
)0x00000400)

	)

5924 
	#RCC_APB2ENR_SDIOEN
 ((
ušt32_t
)0x00000800)

	)

5925 
	#RCC_APB2ENR_SPI1EN
 ((
ušt32_t
)0x00001000)

	)

5926 
	#RCC_APB2ENR_SYSCFGEN
 ((
ušt32_t
)0x00004000)

	)

5927 
	#RCC_APB2ENR_TIM11EN
 ((
ušt32_t
)0x00040000)

	)

5928 
	#RCC_APB2ENR_TIM10EN
 ((
ušt32_t
)0x00020000)

	)

5929 
	#RCC_APB2ENR_TIM9EN
 ((
ušt32_t
)0x00010000)

	)

5932 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
ušt32_t
)0x00000001)

	)

5933 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
ušt32_t
)0x00000002)

	)

5934 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
ušt32_t
)0x00000004)

	)

5935 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
ušt32_t
)0x00000008)

	)

5936 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
ušt32_t
)0x00000010)

	)

5937 
	#RCC_AHB1LPENR_GPIOFLPEN
 ((
ušt32_t
)0x00000020)

	)

5938 
	#RCC_AHB1LPENR_GPIOGLPEN
 ((
ušt32_t
)0x00000040)

	)

5939 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
ušt32_t
)0x00000080)

	)

5940 
	#RCC_AHB1LPENR_GPIOILPEN
 ((
ušt32_t
)0x00000100)

	)

5941 
	#RCC_AHB1LPENR_CRCLPEN
 ((
ušt32_t
)0x00001000)

	)

5942 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
ušt32_t
)0x00008000)

	)

5943 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
ušt32_t
)0x00010000)

	)

5944 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
ušt32_t
)0x00020000)

	)

5945 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
ušt32_t
)0x00040000)

	)

5946 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
ušt32_t
)0x00200000)

	)

5947 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
ušt32_t
)0x00400000)

	)

5948 
	#RCC_AHB1LPENR_ETHMACLPEN
 ((
ušt32_t
)0x02000000)

	)

5949 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 ((
ušt32_t
)0x04000000)

	)

5950 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 ((
ušt32_t
)0x08000000)

	)

5951 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 ((
ušt32_t
)0x10000000)

	)

5952 
	#RCC_AHB1LPENR_OTGHSLPEN
 ((
ušt32_t
)0x20000000)

	)

5953 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 ((
ušt32_t
)0x40000000)

	)

5956 
	#RCC_AHB2LPENR_DCMILPEN
 ((
ušt32_t
)0x00000001)

	)

5957 
	#RCC_AHB2LPENR_CRYPLPEN
 ((
ušt32_t
)0x00000010)

	)

5958 
	#RCC_AHB2LPENR_HASHLPEN
 ((
ušt32_t
)0x00000020)

	)

5959 
	#RCC_AHB2LPENR_RNGLPEN
 ((
ušt32_t
)0x00000040)

	)

5960 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
ušt32_t
)0x00000080)

	)

5963 
	#RCC_AHB3LPENR_FSMCLPEN
 ((
ušt32_t
)0x00000001)

	)

5966 
	#RCC_APB1LPENR_TIM2LPEN
 ((
ušt32_t
)0x00000001)

	)

5967 
	#RCC_APB1LPENR_TIM3LPEN
 ((
ušt32_t
)0x00000002)

	)

5968 
	#RCC_APB1LPENR_TIM4LPEN
 ((
ušt32_t
)0x00000004)

	)

5969 
	#RCC_APB1LPENR_TIM5LPEN
 ((
ušt32_t
)0x00000008)

	)

5970 
	#RCC_APB1LPENR_TIM6LPEN
 ((
ušt32_t
)0x00000010)

	)

5971 
	#RCC_APB1LPENR_TIM7LPEN
 ((
ušt32_t
)0x00000020)

	)

5972 
	#RCC_APB1LPENR_TIM12LPEN
 ((
ušt32_t
)0x00000040)

	)

5973 
	#RCC_APB1LPENR_TIM13LPEN
 ((
ušt32_t
)0x00000080)

	)

5974 
	#RCC_APB1LPENR_TIM14LPEN
 ((
ušt32_t
)0x00000100)

	)

5975 
	#RCC_APB1LPENR_WWDGLPEN
 ((
ušt32_t
)0x00000800)

	)

5976 
	#RCC_APB1LPENR_SPI2LPEN
 ((
ušt32_t
)0x00004000)

	)

5977 
	#RCC_APB1LPENR_SPI3LPEN
 ((
ušt32_t
)0x00008000)

	)

5978 
	#RCC_APB1LPENR_USART2LPEN
 ((
ušt32_t
)0x00020000)

	)

5979 
	#RCC_APB1LPENR_USART3LPEN
 ((
ušt32_t
)0x00040000)

	)

5980 
	#RCC_APB1LPENR_UART4LPEN
 ((
ušt32_t
)0x00080000)

	)

5981 
	#RCC_APB1LPENR_UART5LPEN
 ((
ušt32_t
)0x00100000)

	)

5982 
	#RCC_APB1LPENR_I2C1LPEN
 ((
ušt32_t
)0x00200000)

	)

5983 
	#RCC_APB1LPENR_I2C2LPEN
 ((
ušt32_t
)0x00400000)

	)

5984 
	#RCC_APB1LPENR_I2C3LPEN
 ((
ušt32_t
)0x00800000)

	)

5985 
	#RCC_APB1LPENR_CAN1LPEN
 ((
ušt32_t
)0x02000000)

	)

5986 
	#RCC_APB1LPENR_CAN2LPEN
 ((
ušt32_t
)0x04000000)

	)

5987 
	#RCC_APB1LPENR_PWRLPEN
 ((
ušt32_t
)0x10000000)

	)

5988 
	#RCC_APB1LPENR_DACLPEN
 ((
ušt32_t
)0x20000000)

	)

5991 
	#RCC_APB2LPENR_TIM1LPEN
 ((
ušt32_t
)0x00000001)

	)

5992 
	#RCC_APB2LPENR_TIM8LPEN
 ((
ušt32_t
)0x00000002)

	)

5993 
	#RCC_APB2LPENR_USART1LPEN
 ((
ušt32_t
)0x00000010)

	)

5994 
	#RCC_APB2LPENR_USART6LPEN
 ((
ušt32_t
)0x00000020)

	)

5995 
	#RCC_APB2LPENR_ADC1LPEN
 ((
ušt32_t
)0x00000100)

	)

5996 
	#RCC_APB2LPENR_ADC2PEN
 ((
ušt32_t
)0x00000200)

	)

5997 
	#RCC_APB2LPENR_ADC3LPEN
 ((
ušt32_t
)0x00000400)

	)

5998 
	#RCC_APB2LPENR_SDIOLPEN
 ((
ušt32_t
)0x00000800)

	)

5999 
	#RCC_APB2LPENR_SPI1LPEN
 ((
ušt32_t
)0x00001000)

	)

6000 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
ušt32_t
)0x00004000)

	)

6001 
	#RCC_APB2LPENR_TIM9LPEN
 ((
ušt32_t
)0x00010000)

	)

6002 
	#RCC_APB2LPENR_TIM10LPEN
 ((
ušt32_t
)0x00020000)

	)

6003 
	#RCC_APB2LPENR_TIM11LPEN
 ((
ušt32_t
)0x00040000)

	)

6006 
	#RCC_BDCR_LSEON
 ((
ušt32_t
)0x00000001)

	)

6007 
	#RCC_BDCR_LSERDY
 ((
ušt32_t
)0x00000002)

	)

6008 
	#RCC_BDCR_LSEBYP
 ((
ušt32_t
)0x00000004)

	)

6010 
	#RCC_BDCR_RTCSEL
 ((
ušt32_t
)0x00000300)

	)

6011 
	#RCC_BDCR_RTCSEL_0
 ((
ušt32_t
)0x00000100)

	)

6012 
	#RCC_BDCR_RTCSEL_1
 ((
ušt32_t
)0x00000200)

	)

6014 
	#RCC_BDCR_RTCEN
 ((
ušt32_t
)0x00008000)

	)

6015 
	#RCC_BDCR_BDRST
 ((
ušt32_t
)0x00010000)

	)

6018 
	#RCC_CSR_LSION
 ((
ušt32_t
)0x00000001)

	)

6019 
	#RCC_CSR_LSIRDY
 ((
ušt32_t
)0x00000002)

	)

6020 
	#RCC_CSR_RMVF
 ((
ušt32_t
)0x01000000)

	)

6021 
	#RCC_CSR_BORRSTF
 ((
ušt32_t
)0x02000000)

	)

6022 
	#RCC_CSR_PADRSTF
 ((
ušt32_t
)0x04000000)

	)

6023 
	#RCC_CSR_PORRSTF
 ((
ušt32_t
)0x08000000)

	)

6024 
	#RCC_CSR_SFTRSTF
 ((
ušt32_t
)0x10000000)

	)

6025 
	#RCC_CSR_WDGRSTF
 ((
ušt32_t
)0x20000000)

	)

6026 
	#RCC_CSR_WWDGRSTF
 ((
ušt32_t
)0x40000000)

	)

6027 
	#RCC_CSR_LPWRRSTF
 ((
ušt32_t
)0x80000000)

	)

6030 
	#RCC_SSCGR_MODPER
 ((
ušt32_t
)0x00001FFF)

	)

6031 
	#RCC_SSCGR_INCSTEP
 ((
ušt32_t
)0x0FFFE000)

	)

6032 
	#RCC_SSCGR_SPREADSEL
 ((
ušt32_t
)0x40000000)

	)

6033 
	#RCC_SSCGR_SSCGEN
 ((
ušt32_t
)0x80000000)

	)

6036 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
ušt32_t
)0x00007FC0)

	)

6037 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
ušt32_t
)0x70000000)

	)

6045 
	#RNG_CR_RNGEN
 ((
ušt32_t
)0x00000004)

	)

6046 
	#RNG_CR_IE
 ((
ušt32_t
)0x00000008)

	)

6049 
	#RNG_SR_DRDY
 ((
ušt32_t
)0x00000001)

	)

6050 
	#RNG_SR_CECS
 ((
ušt32_t
)0x00000002)

	)

6051 
	#RNG_SR_SECS
 ((
ušt32_t
)0x00000004)

	)

6052 
	#RNG_SR_CEIS
 ((
ušt32_t
)0x00000020)

	)

6053 
	#RNG_SR_SEIS
 ((
ušt32_t
)0x00000040)

	)

6061 
	#RTC_TR_PM
 ((
ušt32_t
)0x00400000)

	)

6062 
	#RTC_TR_HT
 ((
ušt32_t
)0x00300000)

	)

6063 
	#RTC_TR_HT_0
 ((
ušt32_t
)0x00100000)

	)

6064 
	#RTC_TR_HT_1
 ((
ušt32_t
)0x00200000)

	)

6065 
	#RTC_TR_HU
 ((
ušt32_t
)0x000F0000)

	)

6066 
	#RTC_TR_HU_0
 ((
ušt32_t
)0x00010000)

	)

6067 
	#RTC_TR_HU_1
 ((
ušt32_t
)0x00020000)

	)

6068 
	#RTC_TR_HU_2
 ((
ušt32_t
)0x00040000)

	)

6069 
	#RTC_TR_HU_3
 ((
ušt32_t
)0x00080000)

	)

6070 
	#RTC_TR_MNT
 ((
ušt32_t
)0x00007000)

	)

6071 
	#RTC_TR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

6072 
	#RTC_TR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

6073 
	#RTC_TR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

6074 
	#RTC_TR_MNU
 ((
ušt32_t
)0x00000F00)

	)

6075 
	#RTC_TR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

6076 
	#RTC_TR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

6077 
	#RTC_TR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

6078 
	#RTC_TR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

6079 
	#RTC_TR_ST
 ((
ušt32_t
)0x00000070)

	)

6080 
	#RTC_TR_ST_0
 ((
ušt32_t
)0x00000010)

	)

6081 
	#RTC_TR_ST_1
 ((
ušt32_t
)0x00000020)

	)

6082 
	#RTC_TR_ST_2
 ((
ušt32_t
)0x00000040)

	)

6083 
	#RTC_TR_SU
 ((
ušt32_t
)0x0000000F)

	)

6084 
	#RTC_TR_SU_0
 ((
ušt32_t
)0x00000001)

	)

6085 
	#RTC_TR_SU_1
 ((
ušt32_t
)0x00000002)

	)

6086 
	#RTC_TR_SU_2
 ((
ušt32_t
)0x00000004)

	)

6087 
	#RTC_TR_SU_3
 ((
ušt32_t
)0x00000008)

	)

6090 
	#RTC_DR_YT
 ((
ušt32_t
)0x00F00000)

	)

6091 
	#RTC_DR_YT_0
 ((
ušt32_t
)0x00100000)

	)

6092 
	#RTC_DR_YT_1
 ((
ušt32_t
)0x00200000)

	)

6093 
	#RTC_DR_YT_2
 ((
ušt32_t
)0x00400000)

	)

6094 
	#RTC_DR_YT_3
 ((
ušt32_t
)0x00800000)

	)

6095 
	#RTC_DR_YU
 ((
ušt32_t
)0x000F0000)

	)

6096 
	#RTC_DR_YU_0
 ((
ušt32_t
)0x00010000)

	)

6097 
	#RTC_DR_YU_1
 ((
ušt32_t
)0x00020000)

	)

6098 
	#RTC_DR_YU_2
 ((
ušt32_t
)0x00040000)

	)

6099 
	#RTC_DR_YU_3
 ((
ušt32_t
)0x00080000)

	)

6100 
	#RTC_DR_WDU
 ((
ušt32_t
)0x0000E000)

	)

6101 
	#RTC_DR_WDU_0
 ((
ušt32_t
)0x00002000)

	)

6102 
	#RTC_DR_WDU_1
 ((
ušt32_t
)0x00004000)

	)

6103 
	#RTC_DR_WDU_2
 ((
ušt32_t
)0x00008000)

	)

6104 
	#RTC_DR_MT
 ((
ušt32_t
)0x00001000)

	)

6105 
	#RTC_DR_MU
 ((
ušt32_t
)0x00000F00)

	)

6106 
	#RTC_DR_MU_0
 ((
ušt32_t
)0x00000100)

	)

6107 
	#RTC_DR_MU_1
 ((
ušt32_t
)0x00000200)

	)

6108 
	#RTC_DR_MU_2
 ((
ušt32_t
)0x00000400)

	)

6109 
	#RTC_DR_MU_3
 ((
ušt32_t
)0x00000800)

	)

6110 
	#RTC_DR_DT
 ((
ušt32_t
)0x00000030)

	)

6111 
	#RTC_DR_DT_0
 ((
ušt32_t
)0x00000010)

	)

6112 
	#RTC_DR_DT_1
 ((
ušt32_t
)0x00000020)

	)

6113 
	#RTC_DR_DU
 ((
ušt32_t
)0x0000000F)

	)

6114 
	#RTC_DR_DU_0
 ((
ušt32_t
)0x00000001)

	)

6115 
	#RTC_DR_DU_1
 ((
ušt32_t
)0x00000002)

	)

6116 
	#RTC_DR_DU_2
 ((
ušt32_t
)0x00000004)

	)

6117 
	#RTC_DR_DU_3
 ((
ušt32_t
)0x00000008)

	)

6120 
	#RTC_CR_COE
 ((
ušt32_t
)0x00800000)

	)

6121 
	#RTC_CR_OSEL
 ((
ušt32_t
)0x00600000)

	)

6122 
	#RTC_CR_OSEL_0
 ((
ušt32_t
)0x00200000)

	)

6123 
	#RTC_CR_OSEL_1
 ((
ušt32_t
)0x00400000)

	)

6124 
	#RTC_CR_POL
 ((
ušt32_t
)0x00100000)

	)

6125 
	#RTC_CR_COSEL
 ((
ušt32_t
)0x00080000)

	)

6126 
	#RTC_CR_BCK
 ((
ušt32_t
)0x00040000)

	)

6127 
	#RTC_CR_SUB1H
 ((
ušt32_t
)0x00020000)

	)

6128 
	#RTC_CR_ADD1H
 ((
ušt32_t
)0x00010000)

	)

6129 
	#RTC_CR_TSIE
 ((
ušt32_t
)0x00008000)

	)

6130 
	#RTC_CR_WUTIE
 ((
ušt32_t
)0x00004000)

	)

6131 
	#RTC_CR_ALRBIE
 ((
ušt32_t
)0x00002000)

	)

6132 
	#RTC_CR_ALRAIE
 ((
ušt32_t
)0x00001000)

	)

6133 
	#RTC_CR_TSE
 ((
ušt32_t
)0x00000800)

	)

6134 
	#RTC_CR_WUTE
 ((
ušt32_t
)0x00000400)

	)

6135 
	#RTC_CR_ALRBE
 ((
ušt32_t
)0x00000200)

	)

6136 
	#RTC_CR_ALRAE
 ((
ušt32_t
)0x00000100)

	)

6137 
	#RTC_CR_DCE
 ((
ušt32_t
)0x00000080)

	)

6138 
	#RTC_CR_FMT
 ((
ušt32_t
)0x00000040)

	)

6139 
	#RTC_CR_BYPSHAD
 ((
ušt32_t
)0x00000020)

	)

6140 
	#RTC_CR_REFCKON
 ((
ušt32_t
)0x00000010)

	)

6141 
	#RTC_CR_TSEDGE
 ((
ušt32_t
)0x00000008)

	)

6142 
	#RTC_CR_WUCKSEL
 ((
ušt32_t
)0x00000007)

	)

6143 
	#RTC_CR_WUCKSEL_0
 ((
ušt32_t
)0x00000001)

	)

6144 
	#RTC_CR_WUCKSEL_1
 ((
ušt32_t
)0x00000002)

	)

6145 
	#RTC_CR_WUCKSEL_2
 ((
ušt32_t
)0x00000004)

	)

6148 
	#RTC_ISR_RECALPF
 ((
ušt32_t
)0x00010000)

	)

6149 
	#RTC_ISR_TAMP1F
 ((
ušt32_t
)0x00002000)

	)

6150 
	#RTC_ISR_TSOVF
 ((
ušt32_t
)0x00001000)

	)

6151 
	#RTC_ISR_TSF
 ((
ušt32_t
)0x00000800)

	)

6152 
	#RTC_ISR_WUTF
 ((
ušt32_t
)0x00000400)

	)

6153 
	#RTC_ISR_ALRBF
 ((
ušt32_t
)0x00000200)

	)

6154 
	#RTC_ISR_ALRAF
 ((
ušt32_t
)0x00000100)

	)

6155 
	#RTC_ISR_INIT
 ((
ušt32_t
)0x00000080)

	)

6156 
	#RTC_ISR_INITF
 ((
ušt32_t
)0x00000040)

	)

6157 
	#RTC_ISR_RSF
 ((
ušt32_t
)0x00000020)

	)

6158 
	#RTC_ISR_INITS
 ((
ušt32_t
)0x00000010)

	)

6159 
	#RTC_ISR_SHPF
 ((
ušt32_t
)0x00000008)

	)

6160 
	#RTC_ISR_WUTWF
 ((
ušt32_t
)0x00000004)

	)

6161 
	#RTC_ISR_ALRBWF
 ((
ušt32_t
)0x00000002)

	)

6162 
	#RTC_ISR_ALRAWF
 ((
ušt32_t
)0x00000001)

	)

6165 
	#RTC_PRER_PREDIV_A
 ((
ušt32_t
)0x007F0000)

	)

6166 
	#RTC_PRER_PREDIV_S
 ((
ušt32_t
)0x00001FFF)

	)

6169 
	#RTC_WUTR_WUT
 ((
ušt32_t
)0x0000FFFF)

	)

6172 
	#RTC_CALIBR_DCS
 ((
ušt32_t
)0x00000080)

	)

6173 
	#RTC_CALIBR_DC
 ((
ušt32_t
)0x0000001F)

	)

6176 
	#RTC_ALRMAR_MSK4
 ((
ušt32_t
)0x80000000)

	)

6177 
	#RTC_ALRMAR_WDSEL
 ((
ušt32_t
)0x40000000)

	)

6178 
	#RTC_ALRMAR_DT
 ((
ušt32_t
)0x30000000)

	)

6179 
	#RTC_ALRMAR_DT_0
 ((
ušt32_t
)0x10000000)

	)

6180 
	#RTC_ALRMAR_DT_1
 ((
ušt32_t
)0x20000000)

	)

6181 
	#RTC_ALRMAR_DU
 ((
ušt32_t
)0x0F000000)

	)

6182 
	#RTC_ALRMAR_DU_0
 ((
ušt32_t
)0x01000000)

	)

6183 
	#RTC_ALRMAR_DU_1
 ((
ušt32_t
)0x02000000)

	)

6184 
	#RTC_ALRMAR_DU_2
 ((
ušt32_t
)0x04000000)

	)

6185 
	#RTC_ALRMAR_DU_3
 ((
ušt32_t
)0x08000000)

	)

6186 
	#RTC_ALRMAR_MSK3
 ((
ušt32_t
)0x00800000)

	)

6187 
	#RTC_ALRMAR_PM
 ((
ušt32_t
)0x00400000)

	)

6188 
	#RTC_ALRMAR_HT
 ((
ušt32_t
)0x00300000)

	)

6189 
	#RTC_ALRMAR_HT_0
 ((
ušt32_t
)0x00100000)

	)

6190 
	#RTC_ALRMAR_HT_1
 ((
ušt32_t
)0x00200000)

	)

6191 
	#RTC_ALRMAR_HU
 ((
ušt32_t
)0x000F0000)

	)

6192 
	#RTC_ALRMAR_HU_0
 ((
ušt32_t
)0x00010000)

	)

6193 
	#RTC_ALRMAR_HU_1
 ((
ušt32_t
)0x00020000)

	)

6194 
	#RTC_ALRMAR_HU_2
 ((
ušt32_t
)0x00040000)

	)

6195 
	#RTC_ALRMAR_HU_3
 ((
ušt32_t
)0x00080000)

	)

6196 
	#RTC_ALRMAR_MSK2
 ((
ušt32_t
)0x00008000)

	)

6197 
	#RTC_ALRMAR_MNT
 ((
ušt32_t
)0x00007000)

	)

6198 
	#RTC_ALRMAR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

6199 
	#RTC_ALRMAR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

6200 
	#RTC_ALRMAR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

6201 
	#RTC_ALRMAR_MNU
 ((
ušt32_t
)0x00000F00)

	)

6202 
	#RTC_ALRMAR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

6203 
	#RTC_ALRMAR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

6204 
	#RTC_ALRMAR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

6205 
	#RTC_ALRMAR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

6206 
	#RTC_ALRMAR_MSK1
 ((
ušt32_t
)0x00000080)

	)

6207 
	#RTC_ALRMAR_ST
 ((
ušt32_t
)0x00000070)

	)

6208 
	#RTC_ALRMAR_ST_0
 ((
ušt32_t
)0x00000010)

	)

6209 
	#RTC_ALRMAR_ST_1
 ((
ušt32_t
)0x00000020)

	)

6210 
	#RTC_ALRMAR_ST_2
 ((
ušt32_t
)0x00000040)

	)

6211 
	#RTC_ALRMAR_SU
 ((
ušt32_t
)0x0000000F)

	)

6212 
	#RTC_ALRMAR_SU_0
 ((
ušt32_t
)0x00000001)

	)

6213 
	#RTC_ALRMAR_SU_1
 ((
ušt32_t
)0x00000002)

	)

6214 
	#RTC_ALRMAR_SU_2
 ((
ušt32_t
)0x00000004)

	)

6215 
	#RTC_ALRMAR_SU_3
 ((
ušt32_t
)0x00000008)

	)

6218 
	#RTC_ALRMBR_MSK4
 ((
ušt32_t
)0x80000000)

	)

6219 
	#RTC_ALRMBR_WDSEL
 ((
ušt32_t
)0x40000000)

	)

6220 
	#RTC_ALRMBR_DT
 ((
ušt32_t
)0x30000000)

	)

6221 
	#RTC_ALRMBR_DT_0
 ((
ušt32_t
)0x10000000)

	)

6222 
	#RTC_ALRMBR_DT_1
 ((
ušt32_t
)0x20000000)

	)

6223 
	#RTC_ALRMBR_DU
 ((
ušt32_t
)0x0F000000)

	)

6224 
	#RTC_ALRMBR_DU_0
 ((
ušt32_t
)0x01000000)

	)

6225 
	#RTC_ALRMBR_DU_1
 ((
ušt32_t
)0x02000000)

	)

6226 
	#RTC_ALRMBR_DU_2
 ((
ušt32_t
)0x04000000)

	)

6227 
	#RTC_ALRMBR_DU_3
 ((
ušt32_t
)0x08000000)

	)

6228 
	#RTC_ALRMBR_MSK3
 ((
ušt32_t
)0x00800000)

	)

6229 
	#RTC_ALRMBR_PM
 ((
ušt32_t
)0x00400000)

	)

6230 
	#RTC_ALRMBR_HT
 ((
ušt32_t
)0x00300000)

	)

6231 
	#RTC_ALRMBR_HT_0
 ((
ušt32_t
)0x00100000)

	)

6232 
	#RTC_ALRMBR_HT_1
 ((
ušt32_t
)0x00200000)

	)

6233 
	#RTC_ALRMBR_HU
 ((
ušt32_t
)0x000F0000)

	)

6234 
	#RTC_ALRMBR_HU_0
 ((
ušt32_t
)0x00010000)

	)

6235 
	#RTC_ALRMBR_HU_1
 ((
ušt32_t
)0x00020000)

	)

6236 
	#RTC_ALRMBR_HU_2
 ((
ušt32_t
)0x00040000)

	)

6237 
	#RTC_ALRMBR_HU_3
 ((
ušt32_t
)0x00080000)

	)

6238 
	#RTC_ALRMBR_MSK2
 ((
ušt32_t
)0x00008000)

	)

6239 
	#RTC_ALRMBR_MNT
 ((
ušt32_t
)0x00007000)

	)

6240 
	#RTC_ALRMBR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

6241 
	#RTC_ALRMBR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

6242 
	#RTC_ALRMBR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

6243 
	#RTC_ALRMBR_MNU
 ((
ušt32_t
)0x00000F00)

	)

6244 
	#RTC_ALRMBR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

6245 
	#RTC_ALRMBR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

6246 
	#RTC_ALRMBR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

6247 
	#RTC_ALRMBR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

6248 
	#RTC_ALRMBR_MSK1
 ((
ušt32_t
)0x00000080)

	)

6249 
	#RTC_ALRMBR_ST
 ((
ušt32_t
)0x00000070)

	)

6250 
	#RTC_ALRMBR_ST_0
 ((
ušt32_t
)0x00000010)

	)

6251 
	#RTC_ALRMBR_ST_1
 ((
ušt32_t
)0x00000020)

	)

6252 
	#RTC_ALRMBR_ST_2
 ((
ušt32_t
)0x00000040)

	)

6253 
	#RTC_ALRMBR_SU
 ((
ušt32_t
)0x0000000F)

	)

6254 
	#RTC_ALRMBR_SU_0
 ((
ušt32_t
)0x00000001)

	)

6255 
	#RTC_ALRMBR_SU_1
 ((
ušt32_t
)0x00000002)

	)

6256 
	#RTC_ALRMBR_SU_2
 ((
ušt32_t
)0x00000004)

	)

6257 
	#RTC_ALRMBR_SU_3
 ((
ušt32_t
)0x00000008)

	)

6260 
	#RTC_WPR_KEY
 ((
ušt32_t
)0x000000FF)

	)

6263 
	#RTC_SSR_SS
 ((
ušt32_t
)0x0000FFFF)

	)

6266 
	#RTC_SHIFTR_SUBFS
 ((
ušt32_t
)0x00007FFF)

	)

6267 
	#RTC_SHIFTR_ADD1S
 ((
ušt32_t
)0x80000000)

	)

6270 
	#RTC_TSTR_PM
 ((
ušt32_t
)0x00400000)

	)

6271 
	#RTC_TSTR_HT
 ((
ušt32_t
)0x00300000)

	)

6272 
	#RTC_TSTR_HT_0
 ((
ušt32_t
)0x00100000)

	)

6273 
	#RTC_TSTR_HT_1
 ((
ušt32_t
)0x00200000)

	)

6274 
	#RTC_TSTR_HU
 ((
ušt32_t
)0x000F0000)

	)

6275 
	#RTC_TSTR_HU_0
 ((
ušt32_t
)0x00010000)

	)

6276 
	#RTC_TSTR_HU_1
 ((
ušt32_t
)0x00020000)

	)

6277 
	#RTC_TSTR_HU_2
 ((
ušt32_t
)0x00040000)

	)

6278 
	#RTC_TSTR_HU_3
 ((
ušt32_t
)0x00080000)

	)

6279 
	#RTC_TSTR_MNT
 ((
ušt32_t
)0x00007000)

	)

6280 
	#RTC_TSTR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

6281 
	#RTC_TSTR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

6282 
	#RTC_TSTR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

6283 
	#RTC_TSTR_MNU
 ((
ušt32_t
)0x00000F00)

	)

6284 
	#RTC_TSTR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

6285 
	#RTC_TSTR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

6286 
	#RTC_TSTR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

6287 
	#RTC_TSTR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

6288 
	#RTC_TSTR_ST
 ((
ušt32_t
)0x00000070)

	)

6289 
	#RTC_TSTR_ST_0
 ((
ušt32_t
)0x00000010)

	)

6290 
	#RTC_TSTR_ST_1
 ((
ušt32_t
)0x00000020)

	)

6291 
	#RTC_TSTR_ST_2
 ((
ušt32_t
)0x00000040)

	)

6292 
	#RTC_TSTR_SU
 ((
ušt32_t
)0x0000000F)

	)

6293 
	#RTC_TSTR_SU_0
 ((
ušt32_t
)0x00000001)

	)

6294 
	#RTC_TSTR_SU_1
 ((
ušt32_t
)0x00000002)

	)

6295 
	#RTC_TSTR_SU_2
 ((
ušt32_t
)0x00000004)

	)

6296 
	#RTC_TSTR_SU_3
 ((
ušt32_t
)0x00000008)

	)

6299 
	#RTC_TSDR_WDU
 ((
ušt32_t
)0x0000E000)

	)

6300 
	#RTC_TSDR_WDU_0
 ((
ušt32_t
)0x00002000)

	)

6301 
	#RTC_TSDR_WDU_1
 ((
ušt32_t
)0x00004000)

	)

6302 
	#RTC_TSDR_WDU_2
 ((
ušt32_t
)0x00008000)

	)

6303 
	#RTC_TSDR_MT
 ((
ušt32_t
)0x00001000)

	)

6304 
	#RTC_TSDR_MU
 ((
ušt32_t
)0x00000F00)

	)

6305 
	#RTC_TSDR_MU_0
 ((
ušt32_t
)0x00000100)

	)

6306 
	#RTC_TSDR_MU_1
 ((
ušt32_t
)0x00000200)

	)

6307 
	#RTC_TSDR_MU_2
 ((
ušt32_t
)0x00000400)

	)

6308 
	#RTC_TSDR_MU_3
 ((
ušt32_t
)0x00000800)

	)

6309 
	#RTC_TSDR_DT
 ((
ušt32_t
)0x00000030)

	)

6310 
	#RTC_TSDR_DT_0
 ((
ušt32_t
)0x00000010)

	)

6311 
	#RTC_TSDR_DT_1
 ((
ušt32_t
)0x00000020)

	)

6312 
	#RTC_TSDR_DU
 ((
ušt32_t
)0x0000000F)

	)

6313 
	#RTC_TSDR_DU_0
 ((
ušt32_t
)0x00000001)

	)

6314 
	#RTC_TSDR_DU_1
 ((
ušt32_t
)0x00000002)

	)

6315 
	#RTC_TSDR_DU_2
 ((
ušt32_t
)0x00000004)

	)

6316 
	#RTC_TSDR_DU_3
 ((
ušt32_t
)0x00000008)

	)

6319 
	#RTC_TSSSR_SS
 ((
ušt32_t
)0x0000FFFF)

	)

6322 
	#RTC_CALR_CALP
 ((
ušt32_t
)0x00008000)

	)

6323 
	#RTC_CALR_CALW8
 ((
ušt32_t
)0x00004000)

	)

6324 
	#RTC_CALR_CALW16
 ((
ušt32_t
)0x00002000)

	)

6325 
	#RTC_CALR_CALM
 ((
ušt32_t
)0x000001FF)

	)

6326 
	#RTC_CALR_CALM_0
 ((
ušt32_t
)0x00000001)

	)

6327 
	#RTC_CALR_CALM_1
 ((
ušt32_t
)0x00000002)

	)

6328 
	#RTC_CALR_CALM_2
 ((
ušt32_t
)0x00000004)

	)

6329 
	#RTC_CALR_CALM_3
 ((
ušt32_t
)0x00000008)

	)

6330 
	#RTC_CALR_CALM_4
 ((
ušt32_t
)0x00000010)

	)

6331 
	#RTC_CALR_CALM_5
 ((
ušt32_t
)0x00000020)

	)

6332 
	#RTC_CALR_CALM_6
 ((
ušt32_t
)0x00000040)

	)

6333 
	#RTC_CALR_CALM_7
 ((
ušt32_t
)0x00000080)

	)

6334 
	#RTC_CALR_CALM_8
 ((
ušt32_t
)0x00000100)

	)

6337 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
ušt32_t
)0x00040000)

	)

6338 
	#RTC_TAFCR_TSINSEL
 ((
ušt32_t
)0x00020000)

	)

6339 
	#RTC_TAFCR_TAMPINSEL
 ((
ušt32_t
)0x00010000)

	)

6340 
	#RTC_TAFCR_TAMPPUDIS
 ((
ušt32_t
)0x00008000)

	)

6341 
	#RTC_TAFCR_TAMPPRCH
 ((
ušt32_t
)0x00006000)

	)

6342 
	#RTC_TAFCR_TAMPPRCH_0
 ((
ušt32_t
)0x00002000)

	)

6343 
	#RTC_TAFCR_TAMPPRCH_1
 ((
ušt32_t
)0x00004000)

	)

6344 
	#RTC_TAFCR_TAMPFLT
 ((
ušt32_t
)0x00001800)

	)

6345 
	#RTC_TAFCR_TAMPFLT_0
 ((
ušt32_t
)0x00000800)

	)

6346 
	#RTC_TAFCR_TAMPFLT_1
 ((
ušt32_t
)0x00001000)

	)

6347 
	#RTC_TAFCR_TAMPFREQ
 ((
ušt32_t
)0x00000700)

	)

6348 
	#RTC_TAFCR_TAMPFREQ_0
 ((
ušt32_t
)0x00000100)

	)

6349 
	#RTC_TAFCR_TAMPFREQ_1
 ((
ušt32_t
)0x00000200)

	)

6350 
	#RTC_TAFCR_TAMPFREQ_2
 ((
ušt32_t
)0x00000400)

	)

6351 
	#RTC_TAFCR_TAMPTS
 ((
ušt32_t
)0x00000080)

	)

6352 
	#RTC_TAFCR_TAMPIE
 ((
ušt32_t
)0x00000004)

	)

6353 
	#RTC_TAFCR_TAMP1TRG
 ((
ušt32_t
)0x00000002)

	)

6354 
	#RTC_TAFCR_TAMP1E
 ((
ušt32_t
)0x00000001)

	)

6357 
	#RTC_ALRMASSR_MASKSS
 ((
ušt32_t
)0x0F000000)

	)

6358 
	#RTC_ALRMASSR_MASKSS_0
 ((
ušt32_t
)0x01000000)

	)

6359 
	#RTC_ALRMASSR_MASKSS_1
 ((
ušt32_t
)0x02000000)

	)

6360 
	#RTC_ALRMASSR_MASKSS_2
 ((
ušt32_t
)0x04000000)

	)

6361 
	#RTC_ALRMASSR_MASKSS_3
 ((
ušt32_t
)0x08000000)

	)

6362 
	#RTC_ALRMASSR_SS
 ((
ušt32_t
)0x00007FFF)

	)

6365 
	#RTC_ALRMBSSR_MASKSS
 ((
ušt32_t
)0x0F000000)

	)

6366 
	#RTC_ALRMBSSR_MASKSS_0
 ((
ušt32_t
)0x01000000)

	)

6367 
	#RTC_ALRMBSSR_MASKSS_1
 ((
ušt32_t
)0x02000000)

	)

6368 
	#RTC_ALRMBSSR_MASKSS_2
 ((
ušt32_t
)0x04000000)

	)

6369 
	#RTC_ALRMBSSR_MASKSS_3
 ((
ušt32_t
)0x08000000)

	)

6370 
	#RTC_ALRMBSSR_SS
 ((
ušt32_t
)0x00007FFF)

	)

6373 
	#RTC_BKP0R
 ((
ušt32_t
)0xFFFFFFFF)

	)

6376 
	#RTC_BKP1R
 ((
ušt32_t
)0xFFFFFFFF)

	)

6379 
	#RTC_BKP2R
 ((
ušt32_t
)0xFFFFFFFF)

	)

6382 
	#RTC_BKP3R
 ((
ušt32_t
)0xFFFFFFFF)

	)

6385 
	#RTC_BKP4R
 ((
ušt32_t
)0xFFFFFFFF)

	)

6388 
	#RTC_BKP5R
 ((
ušt32_t
)0xFFFFFFFF)

	)

6391 
	#RTC_BKP6R
 ((
ušt32_t
)0xFFFFFFFF)

	)

6394 
	#RTC_BKP7R
 ((
ušt32_t
)0xFFFFFFFF)

	)

6397 
	#RTC_BKP8R
 ((
ušt32_t
)0xFFFFFFFF)

	)

6400 
	#RTC_BKP9R
 ((
ušt32_t
)0xFFFFFFFF)

	)

6403 
	#RTC_BKP10R
 ((
ušt32_t
)0xFFFFFFFF)

	)

6406 
	#RTC_BKP11R
 ((
ušt32_t
)0xFFFFFFFF)

	)

6409 
	#RTC_BKP12R
 ((
ušt32_t
)0xFFFFFFFF)

	)

6412 
	#RTC_BKP13R
 ((
ušt32_t
)0xFFFFFFFF)

	)

6415 
	#RTC_BKP14R
 ((
ušt32_t
)0xFFFFFFFF)

	)

6418 
	#RTC_BKP15R
 ((
ušt32_t
)0xFFFFFFFF)

	)

6421 
	#RTC_BKP16R
 ((
ušt32_t
)0xFFFFFFFF)

	)

6424 
	#RTC_BKP17R
 ((
ušt32_t
)0xFFFFFFFF)

	)

6427 
	#RTC_BKP18R
 ((
ušt32_t
)0xFFFFFFFF)

	)

6430 
	#RTC_BKP19R
 ((
ušt32_t
)0xFFFFFFFF)

	)

6438 
	#SDIO_POWER_PWRCTRL
 ((
ušt8_t
)0x03è

	)

6439 
	#SDIO_POWER_PWRCTRL_0
 ((
ušt8_t
)0x01è

	)

6440 
	#SDIO_POWER_PWRCTRL_1
 ((
ušt8_t
)0x02è

	)

6443 
	#SDIO_CLKCR_CLKDIV
 ((
ušt16_t
)0x00FFè

	)

6444 
	#SDIO_CLKCR_CLKEN
 ((
ušt16_t
)0x0100è

	)

6445 
	#SDIO_CLKCR_PWRSAV
 ((
ušt16_t
)0x0200è

	)

6446 
	#SDIO_CLKCR_BYPASS
 ((
ušt16_t
)0x0400è

	)

6448 
	#SDIO_CLKCR_WIDBUS
 ((
ušt16_t
)0x1800è

	)

6449 
	#SDIO_CLKCR_WIDBUS_0
 ((
ušt16_t
)0x0800è

	)

6450 
	#SDIO_CLKCR_WIDBUS_1
 ((
ušt16_t
)0x1000è

	)

6452 
	#SDIO_CLKCR_NEGEDGE
 ((
ušt16_t
)0x2000è

	)

6453 
	#SDIO_CLKCR_HWFC_EN
 ((
ušt16_t
)0x4000è

	)

6456 
	#SDIO_ARG_CMDARG
 ((
ušt32_t
)0xFFFFFFFFè

	)

6459 
	#SDIO_CMD_CMDINDEX
 ((
ušt16_t
)0x003Fè

	)

6461 
	#SDIO_CMD_WAITRESP
 ((
ušt16_t
)0x00C0è

	)

6462 
	#SDIO_CMD_WAITRESP_0
 ((
ušt16_t
)0x0040è

	)

6463 
	#SDIO_CMD_WAITRESP_1
 ((
ušt16_t
)0x0080è

	)

6465 
	#SDIO_CMD_WAITINT
 ((
ušt16_t
)0x0100è

	)

6466 
	#SDIO_CMD_WAITPEND
 ((
ušt16_t
)0x0200è

	)

6467 
	#SDIO_CMD_CPSMEN
 ((
ušt16_t
)0x0400è

	)

6468 
	#SDIO_CMD_SDIOSUSPEND
 ((
ušt16_t
)0x0800è

	)

6469 
	#SDIO_CMD_ENCMDCOMPL
 ((
ušt16_t
)0x1000è

	)

6470 
	#SDIO_CMD_NIEN
 ((
ušt16_t
)0x2000è

	)

6471 
	#SDIO_CMD_CEATACMD
 ((
ušt16_t
)0x4000è

	)

6474 
	#SDIO_RESPCMD_RESPCMD
 ((
ušt8_t
)0x3Fè

	)

6477 
	#SDIO_RESP0_CARDSTATUS0
 ((
ušt32_t
)0xFFFFFFFFè

	)

6480 
	#SDIO_RESP1_CARDSTATUS1
 ((
ušt32_t
)0xFFFFFFFFè

	)

6483 
	#SDIO_RESP2_CARDSTATUS2
 ((
ušt32_t
)0xFFFFFFFFè

	)

6486 
	#SDIO_RESP3_CARDSTATUS3
 ((
ušt32_t
)0xFFFFFFFFè

	)

6489 
	#SDIO_RESP4_CARDSTATUS4
 ((
ušt32_t
)0xFFFFFFFFè

	)

6492 
	#SDIO_DTIMER_DATATIME
 ((
ušt32_t
)0xFFFFFFFFè

	)

6495 
	#SDIO_DLEN_DATALENGTH
 ((
ušt32_t
)0x01FFFFFFè

	)

6498 
	#SDIO_DCTRL_DTEN
 ((
ušt16_t
)0x0001è

	)

6499 
	#SDIO_DCTRL_DTDIR
 ((
ušt16_t
)0x0002è

	)

6500 
	#SDIO_DCTRL_DTMODE
 ((
ušt16_t
)0x0004è

	)

6501 
	#SDIO_DCTRL_DMAEN
 ((
ušt16_t
)0x0008è

	)

6503 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
ušt16_t
)0x00F0è

	)

6504 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
ušt16_t
)0x0010è

	)

6505 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
ušt16_t
)0x0020è

	)

6506 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
ušt16_t
)0x0040è

	)

6507 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
ušt16_t
)0x0080è

	)

6509 
	#SDIO_DCTRL_RWSTART
 ((
ušt16_t
)0x0100è

	)

6510 
	#SDIO_DCTRL_RWSTOP
 ((
ušt16_t
)0x0200è

	)

6511 
	#SDIO_DCTRL_RWMOD
 ((
ušt16_t
)0x0400è

	)

6512 
	#SDIO_DCTRL_SDIOEN
 ((
ušt16_t
)0x0800è

	)

6515 
	#SDIO_DCOUNT_DATACOUNT
 ((
ušt32_t
)0x01FFFFFFè

	)

6518 
	#SDIO_STA_CCRCFAIL
 ((
ušt32_t
)0x00000001è

	)

6519 
	#SDIO_STA_DCRCFAIL
 ((
ušt32_t
)0x00000002è

	)

6520 
	#SDIO_STA_CTIMEOUT
 ((
ušt32_t
)0x00000004è

	)

6521 
	#SDIO_STA_DTIMEOUT
 ((
ušt32_t
)0x00000008è

	)

6522 
	#SDIO_STA_TXUNDERR
 ((
ušt32_t
)0x00000010è

	)

6523 
	#SDIO_STA_RXOVERR
 ((
ušt32_t
)0x00000020è

	)

6524 
	#SDIO_STA_CMDREND
 ((
ušt32_t
)0x00000040è

	)

6525 
	#SDIO_STA_CMDSENT
 ((
ušt32_t
)0x00000080è

	)

6526 
	#SDIO_STA_DATAEND
 ((
ušt32_t
)0x00000100è

	)

6527 
	#SDIO_STA_STBITERR
 ((
ušt32_t
)0x00000200è

	)

6528 
	#SDIO_STA_DBCKEND
 ((
ušt32_t
)0x00000400è

	)

6529 
	#SDIO_STA_CMDACT
 ((
ušt32_t
)0x00000800è

	)

6530 
	#SDIO_STA_TXACT
 ((
ušt32_t
)0x00001000è

	)

6531 
	#SDIO_STA_RXACT
 ((
ušt32_t
)0x00002000è

	)

6532 
	#SDIO_STA_TXFIFOHE
 ((
ušt32_t
)0x00004000è

	)

6533 
	#SDIO_STA_RXFIFOHF
 ((
ušt32_t
)0x00008000è

	)

6534 
	#SDIO_STA_TXFIFOF
 ((
ušt32_t
)0x00010000è

	)

6535 
	#SDIO_STA_RXFIFOF
 ((
ušt32_t
)0x00020000è

	)

6536 
	#SDIO_STA_TXFIFOE
 ((
ušt32_t
)0x00040000è

	)

6537 
	#SDIO_STA_RXFIFOE
 ((
ušt32_t
)0x00080000è

	)

6538 
	#SDIO_STA_TXDAVL
 ((
ušt32_t
)0x00100000è

	)

6539 
	#SDIO_STA_RXDAVL
 ((
ušt32_t
)0x00200000è

	)

6540 
	#SDIO_STA_SDIOIT
 ((
ušt32_t
)0x00400000è

	)

6541 
	#SDIO_STA_CEATAEND
 ((
ušt32_t
)0x00800000è

	)

6544 
	#SDIO_ICR_CCRCFAILC
 ((
ušt32_t
)0x00000001è

	)

6545 
	#SDIO_ICR_DCRCFAILC
 ((
ušt32_t
)0x00000002è

	)

6546 
	#SDIO_ICR_CTIMEOUTC
 ((
ušt32_t
)0x00000004è

	)

6547 
	#SDIO_ICR_DTIMEOUTC
 ((
ušt32_t
)0x00000008è

	)

6548 
	#SDIO_ICR_TXUNDERRC
 ((
ušt32_t
)0x00000010è

	)

6549 
	#SDIO_ICR_RXOVERRC
 ((
ušt32_t
)0x00000020è

	)

6550 
	#SDIO_ICR_CMDRENDC
 ((
ušt32_t
)0x00000040è

	)

6551 
	#SDIO_ICR_CMDSENTC
 ((
ušt32_t
)0x00000080è

	)

6552 
	#SDIO_ICR_DATAENDC
 ((
ušt32_t
)0x00000100è

	)

6553 
	#SDIO_ICR_STBITERRC
 ((
ušt32_t
)0x00000200è

	)

6554 
	#SDIO_ICR_DBCKENDC
 ((
ušt32_t
)0x00000400è

	)

6555 
	#SDIO_ICR_SDIOITC
 ((
ušt32_t
)0x00400000è

	)

6556 
	#SDIO_ICR_CEATAENDC
 ((
ušt32_t
)0x00800000è

	)

6559 
	#SDIO_MASK_CCRCFAILIE
 ((
ušt32_t
)0x00000001è

	)

6560 
	#SDIO_MASK_DCRCFAILIE
 ((
ušt32_t
)0x00000002è

	)

6561 
	#SDIO_MASK_CTIMEOUTIE
 ((
ušt32_t
)0x00000004è

	)

6562 
	#SDIO_MASK_DTIMEOUTIE
 ((
ušt32_t
)0x00000008è

	)

6563 
	#SDIO_MASK_TXUNDERRIE
 ((
ušt32_t
)0x00000010è

	)

6564 
	#SDIO_MASK_RXOVERRIE
 ((
ušt32_t
)0x00000020è

	)

6565 
	#SDIO_MASK_CMDRENDIE
 ((
ušt32_t
)0x00000040è

	)

6566 
	#SDIO_MASK_CMDSENTIE
 ((
ušt32_t
)0x00000080è

	)

6567 
	#SDIO_MASK_DATAENDIE
 ((
ušt32_t
)0x00000100è

	)

6568 
	#SDIO_MASK_STBITERRIE
 ((
ušt32_t
)0x00000200è

	)

6569 
	#SDIO_MASK_DBCKENDIE
 ((
ušt32_t
)0x00000400è

	)

6570 
	#SDIO_MASK_CMDACTIE
 ((
ušt32_t
)0x00000800è

	)

6571 
	#SDIO_MASK_TXACTIE
 ((
ušt32_t
)0x00001000è

	)

6572 
	#SDIO_MASK_RXACTIE
 ((
ušt32_t
)0x00002000è

	)

6573 
	#SDIO_MASK_TXFIFOHEIE
 ((
ušt32_t
)0x00004000è

	)

6574 
	#SDIO_MASK_RXFIFOHFIE
 ((
ušt32_t
)0x00008000è

	)

6575 
	#SDIO_MASK_TXFIFOFIE
 ((
ušt32_t
)0x00010000è

	)

6576 
	#SDIO_MASK_RXFIFOFIE
 ((
ušt32_t
)0x00020000è

	)

6577 
	#SDIO_MASK_TXFIFOEIE
 ((
ušt32_t
)0x00040000è

	)

6578 
	#SDIO_MASK_RXFIFOEIE
 ((
ušt32_t
)0x00080000è

	)

6579 
	#SDIO_MASK_TXDAVLIE
 ((
ušt32_t
)0x00100000è

	)

6580 
	#SDIO_MASK_RXDAVLIE
 ((
ušt32_t
)0x00200000è

	)

6581 
	#SDIO_MASK_SDIOITIE
 ((
ušt32_t
)0x00400000è

	)

6582 
	#SDIO_MASK_CEATAENDIE
 ((
ušt32_t
)0x00800000è

	)

6585 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
ušt32_t
)0x00FFFFFFè

	)

6588 
	#SDIO_FIFO_FIFODATA
 ((
ušt32_t
)0xFFFFFFFFè

	)

6596 
	#SPI_CR1_CPHA
 ((
ušt16_t
)0x0001è

	)

6597 
	#SPI_CR1_CPOL
 ((
ušt16_t
)0x0002è

	)

6598 
	#SPI_CR1_MSTR
 ((
ušt16_t
)0x0004è

	)

6600 
	#SPI_CR1_BR
 ((
ušt16_t
)0x0038è

	)

6601 
	#SPI_CR1_BR_0
 ((
ušt16_t
)0x0008è

	)

6602 
	#SPI_CR1_BR_1
 ((
ušt16_t
)0x0010è

	)

6603 
	#SPI_CR1_BR_2
 ((
ušt16_t
)0x0020è

	)

6605 
	#SPI_CR1_SPE
 ((
ušt16_t
)0x0040è

	)

6606 
	#SPI_CR1_LSBFIRST
 ((
ušt16_t
)0x0080è

	)

6607 
	#SPI_CR1_SSI
 ((
ušt16_t
)0x0100è

	)

6608 
	#SPI_CR1_SSM
 ((
ušt16_t
)0x0200è

	)

6609 
	#SPI_CR1_RXONLY
 ((
ušt16_t
)0x0400è

	)

6610 
	#SPI_CR1_DFF
 ((
ušt16_t
)0x0800è

	)

6611 
	#SPI_CR1_CRCNEXT
 ((
ušt16_t
)0x1000è

	)

6612 
	#SPI_CR1_CRCEN
 ((
ušt16_t
)0x2000è

	)

6613 
	#SPI_CR1_BIDIOE
 ((
ušt16_t
)0x4000è

	)

6614 
	#SPI_CR1_BIDIMODE
 ((
ušt16_t
)0x8000è

	)

6617 
	#SPI_CR2_RXDMAEN
 ((
ušt8_t
)0x01è

	)

6618 
	#SPI_CR2_TXDMAEN
 ((
ušt8_t
)0x02è

	)

6619 
	#SPI_CR2_SSOE
 ((
ušt8_t
)0x04è

	)

6620 
	#SPI_CR2_ERRIE
 ((
ušt8_t
)0x20è

	)

6621 
	#SPI_CR2_RXNEIE
 ((
ušt8_t
)0x40è

	)

6622 
	#SPI_CR2_TXEIE
 ((
ušt8_t
)0x80è

	)

6625 
	#SPI_SR_RXNE
 ((
ušt8_t
)0x01è

	)

6626 
	#SPI_SR_TXE
 ((
ušt8_t
)0x02è

	)

6627 
	#SPI_SR_CHSIDE
 ((
ušt8_t
)0x04è

	)

6628 
	#SPI_SR_UDR
 ((
ušt8_t
)0x08è

	)

6629 
	#SPI_SR_CRCERR
 ((
ušt8_t
)0x10è

	)

6630 
	#SPI_SR_MODF
 ((
ušt8_t
)0x20è

	)

6631 
	#SPI_SR_OVR
 ((
ušt8_t
)0x40è

	)

6632 
	#SPI_SR_BSY
 ((
ušt8_t
)0x80è

	)

6635 
	#SPI_DR_DR
 ((
ušt16_t
)0xFFFFè

	)

6638 
	#SPI_CRCPR_CRCPOLY
 ((
ušt16_t
)0xFFFFè

	)

6641 
	#SPI_RXCRCR_RXCRC
 ((
ušt16_t
)0xFFFFè

	)

6644 
	#SPI_TXCRCR_TXCRC
 ((
ušt16_t
)0xFFFFè

	)

6647 
	#SPI_I2SCFGR_CHLEN
 ((
ušt16_t
)0x0001è

	)

6649 
	#SPI_I2SCFGR_DATLEN
 ((
ušt16_t
)0x0006è

	)

6650 
	#SPI_I2SCFGR_DATLEN_0
 ((
ušt16_t
)0x0002è

	)

6651 
	#SPI_I2SCFGR_DATLEN_1
 ((
ušt16_t
)0x0004è

	)

6653 
	#SPI_I2SCFGR_CKPOL
 ((
ušt16_t
)0x0008è

	)

6655 
	#SPI_I2SCFGR_I2SSTD
 ((
ušt16_t
)0x0030è

	)

6656 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ušt16_t
)0x0010è

	)

6657 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ušt16_t
)0x0020è

	)

6659 
	#SPI_I2SCFGR_PCMSYNC
 ((
ušt16_t
)0x0080è

	)

6661 
	#SPI_I2SCFGR_I2SCFG
 ((
ušt16_t
)0x0300è

	)

6662 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ušt16_t
)0x0100è

	)

6663 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ušt16_t
)0x0200è

	)

6665 
	#SPI_I2SCFGR_I2SE
 ((
ušt16_t
)0x0400è

	)

6666 
	#SPI_I2SCFGR_I2SMOD
 ((
ušt16_t
)0x0800è

	)

6669 
	#SPI_I2SPR_I2SDIV
 ((
ušt16_t
)0x00FFè

	)

6670 
	#SPI_I2SPR_ODD
 ((
ušt16_t
)0x0100è

	)

6671 
	#SPI_I2SPR_MCKOE
 ((
ušt16_t
)0x0200è

	)

6679 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
ušt32_t
)0x00000003è

	)

6680 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
ušt32_t
)0x00000001)

	)

6681 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
ušt32_t
)0x00000002)

	)

6684 
	#SYSCFG_PMC_MII_RMII_SEL
 ((
ušt32_t
)0x00800000è

	)

6686 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

6689 
	#SYSCFG_EXTICR1_EXTI0
 ((
ušt16_t
)0x000Fè

	)

6690 
	#SYSCFG_EXTICR1_EXTI1
 ((
ušt16_t
)0x00F0è

	)

6691 
	#SYSCFG_EXTICR1_EXTI2
 ((
ušt16_t
)0x0F00è

	)

6692 
	#SYSCFG_EXTICR1_EXTI3
 ((
ušt16_t
)0xF000è

	)

6696 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
ušt16_t
)0x0000è

	)

6697 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
ušt16_t
)0x0001è

	)

6698 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
ušt16_t
)0x0002è

	)

6699 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
ušt16_t
)0x0003è

	)

6700 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
ušt16_t
)0x0004è

	)

6701 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
ušt16_t
)0x0005è

	)

6702 
	#SYSCFG_EXTICR1_EXTI0_PG
 ((
ušt16_t
)0x0006è

	)

6703 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
ušt16_t
)0x0007è

	)

6704 
	#SYSCFG_EXTICR1_EXTI0_PI
 ((
ušt16_t
)0x0008è

	)

6708 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
ušt16_t
)0x0000è

	)

6709 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
ušt16_t
)0x0010è

	)

6710 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
ušt16_t
)0x0020è

	)

6711 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
ušt16_t
)0x0030è

	)

6712 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
ušt16_t
)0x0040è

	)

6713 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
ušt16_t
)0x0050è

	)

6714 
	#SYSCFG_EXTICR1_EXTI1_PG
 ((
ušt16_t
)0x0060è

	)

6715 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
ušt16_t
)0x0070è

	)

6716 
	#SYSCFG_EXTICR1_EXTI1_PI
 ((
ušt16_t
)0x0080è

	)

6720 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
ušt16_t
)0x0000è

	)

6721 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
ušt16_t
)0x0100è

	)

6722 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
ušt16_t
)0x0200è

	)

6723 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
ušt16_t
)0x0300è

	)

6724 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
ušt16_t
)0x0400è

	)

6725 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
ušt16_t
)0x0500è

	)

6726 
	#SYSCFG_EXTICR1_EXTI2_PG
 ((
ušt16_t
)0x0600è

	)

6727 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
ušt16_t
)0x0700è

	)

6728 
	#SYSCFG_EXTICR1_EXTI2_PI
 ((
ušt16_t
)0x0800è

	)

6732 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
ušt16_t
)0x0000è

	)

6733 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
ušt16_t
)0x1000è

	)

6734 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
ušt16_t
)0x2000è

	)

6735 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
ušt16_t
)0x3000è

	)

6736 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
ušt16_t
)0x4000è

	)

6737 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
ušt16_t
)0x5000è

	)

6738 
	#SYSCFG_EXTICR1_EXTI3_PG
 ((
ušt16_t
)0x6000è

	)

6739 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
ušt16_t
)0x7000è

	)

6740 
	#SYSCFG_EXTICR1_EXTI3_PI
 ((
ušt16_t
)0x8000è

	)

6743 
	#SYSCFG_EXTICR2_EXTI4
 ((
ušt16_t
)0x000Fè

	)

6744 
	#SYSCFG_EXTICR2_EXTI5
 ((
ušt16_t
)0x00F0è

	)

6745 
	#SYSCFG_EXTICR2_EXTI6
 ((
ušt16_t
)0x0F00è

	)

6746 
	#SYSCFG_EXTICR2_EXTI7
 ((
ušt16_t
)0xF000è

	)

6750 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
ušt16_t
)0x0000è

	)

6751 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
ušt16_t
)0x0001è

	)

6752 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
ušt16_t
)0x0002è

	)

6753 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
ušt16_t
)0x0003è

	)

6754 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
ušt16_t
)0x0004è

	)

6755 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
ušt16_t
)0x0005è

	)

6756 
	#SYSCFG_EXTICR2_EXTI4_PG
 ((
ušt16_t
)0x0006è

	)

6757 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
ušt16_t
)0x0007è

	)

6758 
	#SYSCFG_EXTICR2_EXTI4_PI
 ((
ušt16_t
)0x0008è

	)

6762 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
ušt16_t
)0x0000è

	)

6763 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
ušt16_t
)0x0010è

	)

6764 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
ušt16_t
)0x0020è

	)

6765 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
ušt16_t
)0x0030è

	)

6766 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
ušt16_t
)0x0040è

	)

6767 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
ušt16_t
)0x0050è

	)

6768 
	#SYSCFG_EXTICR2_EXTI5_PG
 ((
ušt16_t
)0x0060è

	)

6769 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
ušt16_t
)0x0070è

	)

6770 
	#SYSCFG_EXTICR2_EXTI5_PI
 ((
ušt16_t
)0x0080è

	)

6774 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
ušt16_t
)0x0000è

	)

6775 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
ušt16_t
)0x0100è

	)

6776 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
ušt16_t
)0x0200è

	)

6777 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
ušt16_t
)0x0300è

	)

6778 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
ušt16_t
)0x0400è

	)

6779 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
ušt16_t
)0x0500è

	)

6780 
	#SYSCFG_EXTICR2_EXTI6_PG
 ((
ušt16_t
)0x0600è

	)

6781 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
ušt16_t
)0x0700è

	)

6782 
	#SYSCFG_EXTICR2_EXTI6_PI
 ((
ušt16_t
)0x0800è

	)

6786 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
ušt16_t
)0x0000è

	)

6787 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
ušt16_t
)0x1000è

	)

6788 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
ušt16_t
)0x2000è

	)

6789 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
ušt16_t
)0x3000è

	)

6790 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
ušt16_t
)0x4000è

	)

6791 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
ušt16_t
)0x5000è

	)

6792 
	#SYSCFG_EXTICR2_EXTI7_PG
 ((
ušt16_t
)0x6000è

	)

6793 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
ušt16_t
)0x7000è

	)

6794 
	#SYSCFG_EXTICR2_EXTI7_PI
 ((
ušt16_t
)0x8000è

	)

6797 
	#SYSCFG_EXTICR3_EXTI8
 ((
ušt16_t
)0x000Fè

	)

6798 
	#SYSCFG_EXTICR3_EXTI9
 ((
ušt16_t
)0x00F0è

	)

6799 
	#SYSCFG_EXTICR3_EXTI10
 ((
ušt16_t
)0x0F00è

	)

6800 
	#SYSCFG_EXTICR3_EXTI11
 ((
ušt16_t
)0xF000è

	)

6805 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
ušt16_t
)0x0000è

	)

6806 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
ušt16_t
)0x0001è

	)

6807 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
ušt16_t
)0x0002è

	)

6808 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
ušt16_t
)0x0003è

	)

6809 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
ušt16_t
)0x0004è

	)

6810 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
ušt16_t
)0x0005è

	)

6811 
	#SYSCFG_EXTICR3_EXTI8_PG
 ((
ušt16_t
)0x0006è

	)

6812 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
ušt16_t
)0x0007è

	)

6813 
	#SYSCFG_EXTICR3_EXTI8_PI
 ((
ušt16_t
)0x0008è

	)

6817 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
ušt16_t
)0x0000è

	)

6818 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
ušt16_t
)0x0010è

	)

6819 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
ušt16_t
)0x0020è

	)

6820 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
ušt16_t
)0x0030è

	)

6821 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
ušt16_t
)0x0040è

	)

6822 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
ušt16_t
)0x0050è

	)

6823 
	#SYSCFG_EXTICR3_EXTI9_PG
 ((
ušt16_t
)0x0060è

	)

6824 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
ušt16_t
)0x0070è

	)

6825 
	#SYSCFG_EXTICR3_EXTI9_PI
 ((
ušt16_t
)0x0080è

	)

6829 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
ušt16_t
)0x0000è

	)

6830 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
ušt16_t
)0x0100è

	)

6831 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
ušt16_t
)0x0200è

	)

6832 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
ušt16_t
)0x0300è

	)

6833 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
ušt16_t
)0x0400è

	)

6834 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
ušt16_t
)0x0500è

	)

6835 
	#SYSCFG_EXTICR3_EXTI10_PG
 ((
ušt16_t
)0x0600è

	)

6836 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
ušt16_t
)0x0700è

	)

6837 
	#SYSCFG_EXTICR3_EXTI10_PI
 ((
ušt16_t
)0x0800è

	)

6841 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
ušt16_t
)0x0000è

	)

6842 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
ušt16_t
)0x1000è

	)

6843 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
ušt16_t
)0x2000è

	)

6844 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
ušt16_t
)0x3000è

	)

6845 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
ušt16_t
)0x4000è

	)

6846 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
ušt16_t
)0x5000è

	)

6847 
	#SYSCFG_EXTICR3_EXTI11_PG
 ((
ušt16_t
)0x6000è

	)

6848 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
ušt16_t
)0x7000è

	)

6849 
	#SYSCFG_EXTICR3_EXTI11_PI
 ((
ušt16_t
)0x8000è

	)

6852 
	#SYSCFG_EXTICR4_EXTI12
 ((
ušt16_t
)0x000Fè

	)

6853 
	#SYSCFG_EXTICR4_EXTI13
 ((
ušt16_t
)0x00F0è

	)

6854 
	#SYSCFG_EXTICR4_EXTI14
 ((
ušt16_t
)0x0F00è

	)

6855 
	#SYSCFG_EXTICR4_EXTI15
 ((
ušt16_t
)0xF000è

	)

6859 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
ušt16_t
)0x0000è

	)

6860 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
ušt16_t
)0x0001è

	)

6861 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
ušt16_t
)0x0002è

	)

6862 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
ušt16_t
)0x0003è

	)

6863 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
ušt16_t
)0x0004è

	)

6864 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
ušt16_t
)0x0005è

	)

6865 
	#SYSCFG_EXTICR4_EXTI12_PG
 ((
ušt16_t
)0x0006è

	)

6866 
	#SYSCFG_EXTICR3_EXTI12_PH
 ((
ušt16_t
)0x0007è

	)

6870 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
ušt16_t
)0x0000è

	)

6871 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
ušt16_t
)0x0010è

	)

6872 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
ušt16_t
)0x0020è

	)

6873 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
ušt16_t
)0x0030è

	)

6874 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
ušt16_t
)0x0040è

	)

6875 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
ušt16_t
)0x0050è

	)

6876 
	#SYSCFG_EXTICR4_EXTI13_PG
 ((
ušt16_t
)0x0060è

	)

6877 
	#SYSCFG_EXTICR3_EXTI13_PH
 ((
ušt16_t
)0x0070è

	)

6881 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
ušt16_t
)0x0000è

	)

6882 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
ušt16_t
)0x0100è

	)

6883 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
ušt16_t
)0x0200è

	)

6884 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
ušt16_t
)0x0300è

	)

6885 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
ušt16_t
)0x0400è

	)

6886 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
ušt16_t
)0x0500è

	)

6887 
	#SYSCFG_EXTICR4_EXTI14_PG
 ((
ušt16_t
)0x0600è

	)

6888 
	#SYSCFG_EXTICR3_EXTI14_PH
 ((
ušt16_t
)0x0700è

	)

6892 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
ušt16_t
)0x0000è

	)

6893 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
ušt16_t
)0x1000è

	)

6894 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
ušt16_t
)0x2000è

	)

6895 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
ušt16_t
)0x3000è

	)

6896 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
ušt16_t
)0x4000è

	)

6897 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
ušt16_t
)0x5000è

	)

6898 
	#SYSCFG_EXTICR4_EXTI15_PG
 ((
ušt16_t
)0x6000è

	)

6899 
	#SYSCFG_EXTICR3_EXTI15_PH
 ((
ušt16_t
)0x7000è

	)

6902 
	#SYSCFG_CMPCR_CMP_PD
 ((
ušt32_t
)0x00000001è

	)

6903 
	#SYSCFG_CMPCR_READY
 ((
ušt32_t
)0x00000100è

	)

6911 
	#TIM_CR1_CEN
 ((
ušt16_t
)0x0001è

	)

6912 
	#TIM_CR1_UDIS
 ((
ušt16_t
)0x0002è

	)

6913 
	#TIM_CR1_URS
 ((
ušt16_t
)0x0004è

	)

6914 
	#TIM_CR1_OPM
 ((
ušt16_t
)0x0008è

	)

6915 
	#TIM_CR1_DIR
 ((
ušt16_t
)0x0010è

	)

6917 
	#TIM_CR1_CMS
 ((
ušt16_t
)0x0060è

	)

6918 
	#TIM_CR1_CMS_0
 ((
ušt16_t
)0x0020è

	)

6919 
	#TIM_CR1_CMS_1
 ((
ušt16_t
)0x0040è

	)

6921 
	#TIM_CR1_ARPE
 ((
ušt16_t
)0x0080è

	)

6923 
	#TIM_CR1_CKD
 ((
ušt16_t
)0x0300è

	)

6924 
	#TIM_CR1_CKD_0
 ((
ušt16_t
)0x0100è

	)

6925 
	#TIM_CR1_CKD_1
 ((
ušt16_t
)0x0200è

	)

6928 
	#TIM_CR2_CCPC
 ((
ušt16_t
)0x0001è

	)

6929 
	#TIM_CR2_CCUS
 ((
ušt16_t
)0x0004è

	)

6930 
	#TIM_CR2_CCDS
 ((
ušt16_t
)0x0008è

	)

6932 
	#TIM_CR2_MMS
 ((
ušt16_t
)0x0070è

	)

6933 
	#TIM_CR2_MMS_0
 ((
ušt16_t
)0x0010è

	)

6934 
	#TIM_CR2_MMS_1
 ((
ušt16_t
)0x0020è

	)

6935 
	#TIM_CR2_MMS_2
 ((
ušt16_t
)0x0040è

	)

6937 
	#TIM_CR2_TI1S
 ((
ušt16_t
)0x0080è

	)

6938 
	#TIM_CR2_OIS1
 ((
ušt16_t
)0x0100è

	)

6939 
	#TIM_CR2_OIS1N
 ((
ušt16_t
)0x0200è

	)

6940 
	#TIM_CR2_OIS2
 ((
ušt16_t
)0x0400è

	)

6941 
	#TIM_CR2_OIS2N
 ((
ušt16_t
)0x0800è

	)

6942 
	#TIM_CR2_OIS3
 ((
ušt16_t
)0x1000è

	)

6943 
	#TIM_CR2_OIS3N
 ((
ušt16_t
)0x2000è

	)

6944 
	#TIM_CR2_OIS4
 ((
ušt16_t
)0x4000è

	)

6947 
	#TIM_SMCR_SMS
 ((
ušt16_t
)0x0007è

	)

6948 
	#TIM_SMCR_SMS_0
 ((
ušt16_t
)0x0001è

	)

6949 
	#TIM_SMCR_SMS_1
 ((
ušt16_t
)0x0002è

	)

6950 
	#TIM_SMCR_SMS_2
 ((
ušt16_t
)0x0004è

	)

6952 
	#TIM_SMCR_TS
 ((
ušt16_t
)0x0070è

	)

6953 
	#TIM_SMCR_TS_0
 ((
ušt16_t
)0x0010è

	)

6954 
	#TIM_SMCR_TS_1
 ((
ušt16_t
)0x0020è

	)

6955 
	#TIM_SMCR_TS_2
 ((
ušt16_t
)0x0040è

	)

6957 
	#TIM_SMCR_MSM
 ((
ušt16_t
)0x0080è

	)

6959 
	#TIM_SMCR_ETF
 ((
ušt16_t
)0x0F00è

	)

6960 
	#TIM_SMCR_ETF_0
 ((
ušt16_t
)0x0100è

	)

6961 
	#TIM_SMCR_ETF_1
 ((
ušt16_t
)0x0200è

	)

6962 
	#TIM_SMCR_ETF_2
 ((
ušt16_t
)0x0400è

	)

6963 
	#TIM_SMCR_ETF_3
 ((
ušt16_t
)0x0800è

	)

6965 
	#TIM_SMCR_ETPS
 ((
ušt16_t
)0x3000è

	)

6966 
	#TIM_SMCR_ETPS_0
 ((
ušt16_t
)0x1000è

	)

6967 
	#TIM_SMCR_ETPS_1
 ((
ušt16_t
)0x2000è

	)

6969 
	#TIM_SMCR_ECE
 ((
ušt16_t
)0x4000è

	)

6970 
	#TIM_SMCR_ETP
 ((
ušt16_t
)0x8000è

	)

6973 
	#TIM_DIER_UIE
 ((
ušt16_t
)0x0001è

	)

6974 
	#TIM_DIER_CC1IE
 ((
ušt16_t
)0x0002è

	)

6975 
	#TIM_DIER_CC2IE
 ((
ušt16_t
)0x0004è

	)

6976 
	#TIM_DIER_CC3IE
 ((
ušt16_t
)0x0008è

	)

6977 
	#TIM_DIER_CC4IE
 ((
ušt16_t
)0x0010è

	)

6978 
	#TIM_DIER_COMIE
 ((
ušt16_t
)0x0020è

	)

6979 
	#TIM_DIER_TIE
 ((
ušt16_t
)0x0040è

	)

6980 
	#TIM_DIER_BIE
 ((
ušt16_t
)0x0080è

	)

6981 
	#TIM_DIER_UDE
 ((
ušt16_t
)0x0100è

	)

6982 
	#TIM_DIER_CC1DE
 ((
ušt16_t
)0x0200è

	)

6983 
	#TIM_DIER_CC2DE
 ((
ušt16_t
)0x0400è

	)

6984 
	#TIM_DIER_CC3DE
 ((
ušt16_t
)0x0800è

	)

6985 
	#TIM_DIER_CC4DE
 ((
ušt16_t
)0x1000è

	)

6986 
	#TIM_DIER_COMDE
 ((
ušt16_t
)0x2000è

	)

6987 
	#TIM_DIER_TDE
 ((
ušt16_t
)0x4000è

	)

6990 
	#TIM_SR_UIF
 ((
ušt16_t
)0x0001è

	)

6991 
	#TIM_SR_CC1IF
 ((
ušt16_t
)0x0002è

	)

6992 
	#TIM_SR_CC2IF
 ((
ušt16_t
)0x0004è

	)

6993 
	#TIM_SR_CC3IF
 ((
ušt16_t
)0x0008è

	)

6994 
	#TIM_SR_CC4IF
 ((
ušt16_t
)0x0010è

	)

6995 
	#TIM_SR_COMIF
 ((
ušt16_t
)0x0020è

	)

6996 
	#TIM_SR_TIF
 ((
ušt16_t
)0x0040è

	)

6997 
	#TIM_SR_BIF
 ((
ušt16_t
)0x0080è

	)

6998 
	#TIM_SR_CC1OF
 ((
ušt16_t
)0x0200è

	)

6999 
	#TIM_SR_CC2OF
 ((
ušt16_t
)0x0400è

	)

7000 
	#TIM_SR_CC3OF
 ((
ušt16_t
)0x0800è

	)

7001 
	#TIM_SR_CC4OF
 ((
ušt16_t
)0x1000è

	)

7004 
	#TIM_EGR_UG
 ((
ušt8_t
)0x01è

	)

7005 
	#TIM_EGR_CC1G
 ((
ušt8_t
)0x02è

	)

7006 
	#TIM_EGR_CC2G
 ((
ušt8_t
)0x04è

	)

7007 
	#TIM_EGR_CC3G
 ((
ušt8_t
)0x08è

	)

7008 
	#TIM_EGR_CC4G
 ((
ušt8_t
)0x10è

	)

7009 
	#TIM_EGR_COMG
 ((
ušt8_t
)0x20è

	)

7010 
	#TIM_EGR_TG
 ((
ušt8_t
)0x40è

	)

7011 
	#TIM_EGR_BG
 ((
ušt8_t
)0x80è

	)

7014 
	#TIM_CCMR1_CC1S
 ((
ušt16_t
)0x0003è

	)

7015 
	#TIM_CCMR1_CC1S_0
 ((
ušt16_t
)0x0001è

	)

7016 
	#TIM_CCMR1_CC1S_1
 ((
ušt16_t
)0x0002è

	)

7018 
	#TIM_CCMR1_OC1FE
 ((
ušt16_t
)0x0004è

	)

7019 
	#TIM_CCMR1_OC1PE
 ((
ušt16_t
)0x0008è

	)

7021 
	#TIM_CCMR1_OC1M
 ((
ušt16_t
)0x0070è

	)

7022 
	#TIM_CCMR1_OC1M_0
 ((
ušt16_t
)0x0010è

	)

7023 
	#TIM_CCMR1_OC1M_1
 ((
ušt16_t
)0x0020è

	)

7024 
	#TIM_CCMR1_OC1M_2
 ((
ušt16_t
)0x0040è

	)

7026 
	#TIM_CCMR1_OC1CE
 ((
ušt16_t
)0x0080è

	)

7028 
	#TIM_CCMR1_CC2S
 ((
ušt16_t
)0x0300è

	)

7029 
	#TIM_CCMR1_CC2S_0
 ((
ušt16_t
)0x0100è

	)

7030 
	#TIM_CCMR1_CC2S_1
 ((
ušt16_t
)0x0200è

	)

7032 
	#TIM_CCMR1_OC2FE
 ((
ušt16_t
)0x0400è

	)

7033 
	#TIM_CCMR1_OC2PE
 ((
ušt16_t
)0x0800è

	)

7035 
	#TIM_CCMR1_OC2M
 ((
ušt16_t
)0x7000è

	)

7036 
	#TIM_CCMR1_OC2M_0
 ((
ušt16_t
)0x1000è

	)

7037 
	#TIM_CCMR1_OC2M_1
 ((
ušt16_t
)0x2000è

	)

7038 
	#TIM_CCMR1_OC2M_2
 ((
ušt16_t
)0x4000è

	)

7040 
	#TIM_CCMR1_OC2CE
 ((
ušt16_t
)0x8000è

	)

7044 
	#TIM_CCMR1_IC1PSC
 ((
ušt16_t
)0x000Cè

	)

7045 
	#TIM_CCMR1_IC1PSC_0
 ((
ušt16_t
)0x0004è

	)

7046 
	#TIM_CCMR1_IC1PSC_1
 ((
ušt16_t
)0x0008è

	)

7048 
	#TIM_CCMR1_IC1F
 ((
ušt16_t
)0x00F0è

	)

7049 
	#TIM_CCMR1_IC1F_0
 ((
ušt16_t
)0x0010è

	)

7050 
	#TIM_CCMR1_IC1F_1
 ((
ušt16_t
)0x0020è

	)

7051 
	#TIM_CCMR1_IC1F_2
 ((
ušt16_t
)0x0040è

	)

7052 
	#TIM_CCMR1_IC1F_3
 ((
ušt16_t
)0x0080è

	)

7054 
	#TIM_CCMR1_IC2PSC
 ((
ušt16_t
)0x0C00è

	)

7055 
	#TIM_CCMR1_IC2PSC_0
 ((
ušt16_t
)0x0400è

	)

7056 
	#TIM_CCMR1_IC2PSC_1
 ((
ušt16_t
)0x0800è

	)

7058 
	#TIM_CCMR1_IC2F
 ((
ušt16_t
)0xF000è

	)

7059 
	#TIM_CCMR1_IC2F_0
 ((
ušt16_t
)0x1000è

	)

7060 
	#TIM_CCMR1_IC2F_1
 ((
ušt16_t
)0x2000è

	)

7061 
	#TIM_CCMR1_IC2F_2
 ((
ušt16_t
)0x4000è

	)

7062 
	#TIM_CCMR1_IC2F_3
 ((
ušt16_t
)0x8000è

	)

7065 
	#TIM_CCMR2_CC3S
 ((
ušt16_t
)0x0003è

	)

7066 
	#TIM_CCMR2_CC3S_0
 ((
ušt16_t
)0x0001è

	)

7067 
	#TIM_CCMR2_CC3S_1
 ((
ušt16_t
)0x0002è

	)

7069 
	#TIM_CCMR2_OC3FE
 ((
ušt16_t
)0x0004è

	)

7070 
	#TIM_CCMR2_OC3PE
 ((
ušt16_t
)0x0008è

	)

7072 
	#TIM_CCMR2_OC3M
 ((
ušt16_t
)0x0070è

	)

7073 
	#TIM_CCMR2_OC3M_0
 ((
ušt16_t
)0x0010è

	)

7074 
	#TIM_CCMR2_OC3M_1
 ((
ušt16_t
)0x0020è

	)

7075 
	#TIM_CCMR2_OC3M_2
 ((
ušt16_t
)0x0040è

	)

7077 
	#TIM_CCMR2_OC3CE
 ((
ušt16_t
)0x0080è

	)

7079 
	#TIM_CCMR2_CC4S
 ((
ušt16_t
)0x0300è

	)

7080 
	#TIM_CCMR2_CC4S_0
 ((
ušt16_t
)0x0100è

	)

7081 
	#TIM_CCMR2_CC4S_1
 ((
ušt16_t
)0x0200è

	)

7083 
	#TIM_CCMR2_OC4FE
 ((
ušt16_t
)0x0400è

	)

7084 
	#TIM_CCMR2_OC4PE
 ((
ušt16_t
)0x0800è

	)

7086 
	#TIM_CCMR2_OC4M
 ((
ušt16_t
)0x7000è

	)

7087 
	#TIM_CCMR2_OC4M_0
 ((
ušt16_t
)0x1000è

	)

7088 
	#TIM_CCMR2_OC4M_1
 ((
ušt16_t
)0x2000è

	)

7089 
	#TIM_CCMR2_OC4M_2
 ((
ušt16_t
)0x4000è

	)

7091 
	#TIM_CCMR2_OC4CE
 ((
ušt16_t
)0x8000è

	)

7095 
	#TIM_CCMR2_IC3PSC
 ((
ušt16_t
)0x000Cè

	)

7096 
	#TIM_CCMR2_IC3PSC_0
 ((
ušt16_t
)0x0004è

	)

7097 
	#TIM_CCMR2_IC3PSC_1
 ((
ušt16_t
)0x0008è

	)

7099 
	#TIM_CCMR2_IC3F
 ((
ušt16_t
)0x00F0è

	)

7100 
	#TIM_CCMR2_IC3F_0
 ((
ušt16_t
)0x0010è

	)

7101 
	#TIM_CCMR2_IC3F_1
 ((
ušt16_t
)0x0020è

	)

7102 
	#TIM_CCMR2_IC3F_2
 ((
ušt16_t
)0x0040è

	)

7103 
	#TIM_CCMR2_IC3F_3
 ((
ušt16_t
)0x0080è

	)

7105 
	#TIM_CCMR2_IC4PSC
 ((
ušt16_t
)0x0C00è

	)

7106 
	#TIM_CCMR2_IC4PSC_0
 ((
ušt16_t
)0x0400è

	)

7107 
	#TIM_CCMR2_IC4PSC_1
 ((
ušt16_t
)0x0800è

	)

7109 
	#TIM_CCMR2_IC4F
 ((
ušt16_t
)0xF000è

	)

7110 
	#TIM_CCMR2_IC4F_0
 ((
ušt16_t
)0x1000è

	)

7111 
	#TIM_CCMR2_IC4F_1
 ((
ušt16_t
)0x2000è

	)

7112 
	#TIM_CCMR2_IC4F_2
 ((
ušt16_t
)0x4000è

	)

7113 
	#TIM_CCMR2_IC4F_3
 ((
ušt16_t
)0x8000è

	)

7116 
	#TIM_CCER_CC1E
 ((
ušt16_t
)0x0001è

	)

7117 
	#TIM_CCER_CC1P
 ((
ušt16_t
)0x0002è

	)

7118 
	#TIM_CCER_CC1NE
 ((
ušt16_t
)0x0004è

	)

7119 
	#TIM_CCER_CC1NP
 ((
ušt16_t
)0x0008è

	)

7120 
	#TIM_CCER_CC2E
 ((
ušt16_t
)0x0010è

	)

7121 
	#TIM_CCER_CC2P
 ((
ušt16_t
)0x0020è

	)

7122 
	#TIM_CCER_CC2NE
 ((
ušt16_t
)0x0040è

	)

7123 
	#TIM_CCER_CC2NP
 ((
ušt16_t
)0x0080è

	)

7124 
	#TIM_CCER_CC3E
 ((
ušt16_t
)0x0100è

	)

7125 
	#TIM_CCER_CC3P
 ((
ušt16_t
)0x0200è

	)

7126 
	#TIM_CCER_CC3NE
 ((
ušt16_t
)0x0400è

	)

7127 
	#TIM_CCER_CC3NP
 ((
ušt16_t
)0x0800è

	)

7128 
	#TIM_CCER_CC4E
 ((
ušt16_t
)0x1000è

	)

7129 
	#TIM_CCER_CC4P
 ((
ušt16_t
)0x2000è

	)

7130 
	#TIM_CCER_CC4NP
 ((
ušt16_t
)0x8000è

	)

7133 
	#TIM_CNT_CNT
 ((
ušt16_t
)0xFFFFè

	)

7136 
	#TIM_PSC_PSC
 ((
ušt16_t
)0xFFFFè

	)

7139 
	#TIM_ARR_ARR
 ((
ušt16_t
)0xFFFFè

	)

7142 
	#TIM_RCR_REP
 ((
ušt8_t
)0xFFè

	)

7145 
	#TIM_CCR1_CCR1
 ((
ušt16_t
)0xFFFFè

	)

7148 
	#TIM_CCR2_CCR2
 ((
ušt16_t
)0xFFFFè

	)

7151 
	#TIM_CCR3_CCR3
 ((
ušt16_t
)0xFFFFè

	)

7154 
	#TIM_CCR4_CCR4
 ((
ušt16_t
)0xFFFFè

	)

7157 
	#TIM_BDTR_DTG
 ((
ušt16_t
)0x00FFè

	)

7158 
	#TIM_BDTR_DTG_0
 ((
ušt16_t
)0x0001è

	)

7159 
	#TIM_BDTR_DTG_1
 ((
ušt16_t
)0x0002è

	)

7160 
	#TIM_BDTR_DTG_2
 ((
ušt16_t
)0x0004è

	)

7161 
	#TIM_BDTR_DTG_3
 ((
ušt16_t
)0x0008è

	)

7162 
	#TIM_BDTR_DTG_4
 ((
ušt16_t
)0x0010è

	)

7163 
	#TIM_BDTR_DTG_5
 ((
ušt16_t
)0x0020è

	)

7164 
	#TIM_BDTR_DTG_6
 ((
ušt16_t
)0x0040è

	)

7165 
	#TIM_BDTR_DTG_7
 ((
ušt16_t
)0x0080è

	)

7167 
	#TIM_BDTR_LOCK
 ((
ušt16_t
)0x0300è

	)

7168 
	#TIM_BDTR_LOCK_0
 ((
ušt16_t
)0x0100è

	)

7169 
	#TIM_BDTR_LOCK_1
 ((
ušt16_t
)0x0200è

	)

7171 
	#TIM_BDTR_OSSI
 ((
ušt16_t
)0x0400è

	)

7172 
	#TIM_BDTR_OSSR
 ((
ušt16_t
)0x0800è

	)

7173 
	#TIM_BDTR_BKE
 ((
ušt16_t
)0x1000è

	)

7174 
	#TIM_BDTR_BKP
 ((
ušt16_t
)0x2000è

	)

7175 
	#TIM_BDTR_AOE
 ((
ušt16_t
)0x4000è

	)

7176 
	#TIM_BDTR_MOE
 ((
ušt16_t
)0x8000è

	)

7179 
	#TIM_DCR_DBA
 ((
ušt16_t
)0x001Fè

	)

7180 
	#TIM_DCR_DBA_0
 ((
ušt16_t
)0x0001è

	)

7181 
	#TIM_DCR_DBA_1
 ((
ušt16_t
)0x0002è

	)

7182 
	#TIM_DCR_DBA_2
 ((
ušt16_t
)0x0004è

	)

7183 
	#TIM_DCR_DBA_3
 ((
ušt16_t
)0x0008è

	)

7184 
	#TIM_DCR_DBA_4
 ((
ušt16_t
)0x0010è

	)

7186 
	#TIM_DCR_DBL
 ((
ušt16_t
)0x1F00è

	)

7187 
	#TIM_DCR_DBL_0
 ((
ušt16_t
)0x0100è

	)

7188 
	#TIM_DCR_DBL_1
 ((
ušt16_t
)0x0200è

	)

7189 
	#TIM_DCR_DBL_2
 ((
ušt16_t
)0x0400è

	)

7190 
	#TIM_DCR_DBL_3
 ((
ušt16_t
)0x0800è

	)

7191 
	#TIM_DCR_DBL_4
 ((
ušt16_t
)0x1000è

	)

7194 
	#TIM_DMAR_DMAB
 ((
ušt16_t
)0xFFFFè

	)

7197 
	#TIM_OR_TI4_RMP
 ((
ušt16_t
)0x00C0è

	)

7198 
	#TIM_OR_TI4_RMP_0
 ((
ušt16_t
)0x0040è

	)

7199 
	#TIM_OR_TI4_RMP_1
 ((
ušt16_t
)0x0080è

	)

7200 
	#TIM_OR_ITR1_RMP
 ((
ušt16_t
)0x0C00è

	)

7201 
	#TIM_OR_ITR1_RMP_0
 ((
ušt16_t
)0x0400è

	)

7202 
	#TIM_OR_ITR1_RMP_1
 ((
ušt16_t
)0x0800è

	)

7211 
	#USART_SR_PE
 ((
ušt16_t
)0x0001è

	)

7212 
	#USART_SR_FE
 ((
ušt16_t
)0x0002è

	)

7213 
	#USART_SR_NE
 ((
ušt16_t
)0x0004è

	)

7214 
	#USART_SR_ORE
 ((
ušt16_t
)0x0008è

	)

7215 
	#USART_SR_IDLE
 ((
ušt16_t
)0x0010è

	)

7216 
	#USART_SR_RXNE
 ((
ušt16_t
)0x0020è

	)

7217 
	#USART_SR_TC
 ((
ušt16_t
)0x0040è

	)

7218 
	#USART_SR_TXE
 ((
ušt16_t
)0x0080è

	)

7219 
	#USART_SR_LBD
 ((
ušt16_t
)0x0100è

	)

7220 
	#USART_SR_CTS
 ((
ušt16_t
)0x0200è

	)

7223 
	#USART_DR_DR
 ((
ušt16_t
)0x01FFè

	)

7226 
	#USART_BRR_DIV_F¿ùiÚ
 ((
ušt16_t
)0x000Fè

	)

7227 
	#USART_BRR_DIV_Mªtis§
 ((
ušt16_t
)0xFFF0è

	)

7230 
	#USART_CR1_SBK
 ((
ušt16_t
)0x0001è

	)

7231 
	#USART_CR1_RWU
 ((
ušt16_t
)0x0002è

	)

7232 
	#USART_CR1_RE
 ((
ušt16_t
)0x0004è

	)

7233 
	#USART_CR1_TE
 ((
ušt16_t
)0x0008è

	)

7234 
	#USART_CR1_IDLEIE
 ((
ušt16_t
)0x0010è

	)

7235 
	#USART_CR1_RXNEIE
 ((
ušt16_t
)0x0020è

	)

7236 
	#USART_CR1_TCIE
 ((
ušt16_t
)0x0040è

	)

7237 
	#USART_CR1_TXEIE
 ((
ušt16_t
)0x0080è

	)

7238 
	#USART_CR1_PEIE
 ((
ušt16_t
)0x0100è

	)

7239 
	#USART_CR1_PS
 ((
ušt16_t
)0x0200è

	)

7240 
	#USART_CR1_PCE
 ((
ušt16_t
)0x0400è

	)

7241 
	#USART_CR1_WAKE
 ((
ušt16_t
)0x0800è

	)

7242 
	#USART_CR1_M
 ((
ušt16_t
)0x1000è

	)

7243 
	#USART_CR1_UE
 ((
ušt16_t
)0x2000è

	)

7244 
	#USART_CR1_OVER8
 ((
ušt16_t
)0x8000è

	)

7247 
	#USART_CR2_ADD
 ((
ušt16_t
)0x000Fè

	)

7248 
	#USART_CR2_LBDL
 ((
ušt16_t
)0x0020è

	)

7249 
	#USART_CR2_LBDIE
 ((
ušt16_t
)0x0040è

	)

7250 
	#USART_CR2_LBCL
 ((
ušt16_t
)0x0100è

	)

7251 
	#USART_CR2_CPHA
 ((
ušt16_t
)0x0200è

	)

7252 
	#USART_CR2_CPOL
 ((
ušt16_t
)0x0400è

	)

7253 
	#USART_CR2_CLKEN
 ((
ušt16_t
)0x0800è

	)

7255 
	#USART_CR2_STOP
 ((
ušt16_t
)0x3000è

	)

7256 
	#USART_CR2_STOP_0
 ((
ušt16_t
)0x1000è

	)

7257 
	#USART_CR2_STOP_1
 ((
ušt16_t
)0x2000è

	)

7259 
	#USART_CR2_LINEN
 ((
ušt16_t
)0x4000è

	)

7262 
	#USART_CR3_EIE
 ((
ušt16_t
)0x0001è

	)

7263 
	#USART_CR3_IREN
 ((
ušt16_t
)0x0002è

	)

7264 
	#USART_CR3_IRLP
 ((
ušt16_t
)0x0004è

	)

7265 
	#USART_CR3_HDSEL
 ((
ušt16_t
)0x0008è

	)

7266 
	#USART_CR3_NACK
 ((
ušt16_t
)0x0010è

	)

7267 
	#USART_CR3_SCEN
 ((
ušt16_t
)0x0020è

	)

7268 
	#USART_CR3_DMAR
 ((
ušt16_t
)0x0040è

	)

7269 
	#USART_CR3_DMAT
 ((
ušt16_t
)0x0080è

	)

7270 
	#USART_CR3_RTSE
 ((
ušt16_t
)0x0100è

	)

7271 
	#USART_CR3_CTSE
 ((
ušt16_t
)0x0200è

	)

7272 
	#USART_CR3_CTSIE
 ((
ušt16_t
)0x0400è

	)

7273 
	#USART_CR3_ONEBIT
 ((
ušt16_t
)0x0800è

	)

7276 
	#USART_GTPR_PSC
 ((
ušt16_t
)0x00FFè

	)

7277 
	#USART_GTPR_PSC_0
 ((
ušt16_t
)0x0001è

	)

7278 
	#USART_GTPR_PSC_1
 ((
ušt16_t
)0x0002è

	)

7279 
	#USART_GTPR_PSC_2
 ((
ušt16_t
)0x0004è

	)

7280 
	#USART_GTPR_PSC_3
 ((
ušt16_t
)0x0008è

	)

7281 
	#USART_GTPR_PSC_4
 ((
ušt16_t
)0x0010è

	)

7282 
	#USART_GTPR_PSC_5
 ((
ušt16_t
)0x0020è

	)

7283 
	#USART_GTPR_PSC_6
 ((
ušt16_t
)0x0040è

	)

7284 
	#USART_GTPR_PSC_7
 ((
ušt16_t
)0x0080è

	)

7286 
	#USART_GTPR_GT
 ((
ušt16_t
)0xFF00è

	)

7294 
	#WWDG_CR_T
 ((
ušt8_t
)0x7Fè

	)

7295 
	#WWDG_CR_T0
 ((
ušt8_t
)0x01è

	)

7296 
	#WWDG_CR_T1
 ((
ušt8_t
)0x02è

	)

7297 
	#WWDG_CR_T2
 ((
ušt8_t
)0x04è

	)

7298 
	#WWDG_CR_T3
 ((
ušt8_t
)0x08è

	)

7299 
	#WWDG_CR_T4
 ((
ušt8_t
)0x10è

	)

7300 
	#WWDG_CR_T5
 ((
ušt8_t
)0x20è

	)

7301 
	#WWDG_CR_T6
 ((
ušt8_t
)0x40è

	)

7303 
	#WWDG_CR_WDGA
 ((
ušt8_t
)0x80è

	)

7306 
	#WWDG_CFR_W
 ((
ušt16_t
)0x007Fè

	)

7307 
	#WWDG_CFR_W0
 ((
ušt16_t
)0x0001è

	)

7308 
	#WWDG_CFR_W1
 ((
ušt16_t
)0x0002è

	)

7309 
	#WWDG_CFR_W2
 ((
ušt16_t
)0x0004è

	)

7310 
	#WWDG_CFR_W3
 ((
ušt16_t
)0x0008è

	)

7311 
	#WWDG_CFR_W4
 ((
ušt16_t
)0x0010è

	)

7312 
	#WWDG_CFR_W5
 ((
ušt16_t
)0x0020è

	)

7313 
	#WWDG_CFR_W6
 ((
ušt16_t
)0x0040è

	)

7315 
	#WWDG_CFR_WDGTB
 ((
ušt16_t
)0x0180è

	)

7316 
	#WWDG_CFR_WDGTB0
 ((
ušt16_t
)0x0080è

	)

7317 
	#WWDG_CFR_WDGTB1
 ((
ušt16_t
)0x0100è

	)

7319 
	#WWDG_CFR_EWI
 ((
ušt16_t
)0x0200è

	)

7322 
	#WWDG_SR_EWIF
 ((
ušt8_t
)0x01è

	)

7331 
	#DBGMCU_IDCODE_DEV_ID
 ((
ušt32_t
)0x00000FFF)

	)

7332 
	#DBGMCU_IDCODE_REV_ID
 ((
ušt32_t
)0xFFFF0000)

	)

7335 
	#DBGMCU_CR_DBG_SLEEP
 ((
ušt32_t
)0x00000001)

	)

7336 
	#DBGMCU_CR_DBG_STOP
 ((
ušt32_t
)0x00000002)

	)

7337 
	#DBGMCU_CR_DBG_STANDBY
 ((
ušt32_t
)0x00000004)

	)

7338 
	#DBGMCU_CR_TRACE_IOEN
 ((
ušt32_t
)0x00000020)

	)

7340 
	#DBGMCU_CR_TRACE_MODE
 ((
ušt32_t
)0x000000C0)

	)

7341 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ušt32_t
)0x00000040)

	)

7342 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ušt32_t
)0x00000080)

	)

7345 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
ušt32_t
)0x00000001)

	)

7346 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
ušt32_t
)0x00000002)

	)

7347 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
ušt32_t
)0x00000004)

	)

7348 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
ušt32_t
)0x00000008)

	)

7349 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
ušt32_t
)0x00000010)

	)

7350 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
ušt32_t
)0x00000020)

	)

7351 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
ušt32_t
)0x00000040)

	)

7352 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
ušt32_t
)0x00000080)

	)

7353 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
ušt32_t
)0x00000100)

	)

7354 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
ušt32_t
)0x00000400)

	)

7355 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
ušt32_t
)0x00000800)

	)

7356 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
ušt32_t
)0x00001000)

	)

7357 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00200000)

	)

7358 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00400000)

	)

7359 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00800000)

	)

7360 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
ušt32_t
)0x02000000)

	)

7361 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
ušt32_t
)0x04000000)

	)

7363 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

7366 
	#DBGMCU_APB1_FZ_DBG_TIM1_STOP
 ((
ušt32_t
)0x00000001)

	)

7367 
	#DBGMCU_APB1_FZ_DBG_TIM8_STOP
 ((
ušt32_t
)0x00000002)

	)

7368 
	#DBGMCU_APB1_FZ_DBG_TIM9_STOP
 ((
ušt32_t
)0x00010000)

	)

7369 
	#DBGMCU_APB1_FZ_DBG_TIM10_STOP
 ((
ušt32_t
)0x00020000)

	)

7370 
	#DBGMCU_APB1_FZ_DBG_TIM11_STOP
 ((
ušt32_t
)0x00040000)

	)

7378 
	#ETH_MACCR_WD
 ((
ušt32_t
)0x00800000è

	)

7379 
	#ETH_MACCR_JD
 ((
ušt32_t
)0x00400000è

	)

7380 
	#ETH_MACCR_IFG
 ((
ušt32_t
)0x000E0000è

	)

7381 
	#ETH_MACCR_IFG_96B™
 ((
ušt32_t
)0x00000000è

	)

7382 
	#ETH_MACCR_IFG_88B™
 ((
ušt32_t
)0x00020000è

	)

7383 
	#ETH_MACCR_IFG_80B™
 ((
ušt32_t
)0x00040000è

	)

7384 
	#ETH_MACCR_IFG_72B™
 ((
ušt32_t
)0x00060000è

	)

7385 
	#ETH_MACCR_IFG_64B™
 ((
ušt32_t
)0x00080000è

	)

7386 
	#ETH_MACCR_IFG_56B™
 ((
ušt32_t
)0x000A0000è

	)

7387 
	#ETH_MACCR_IFG_48B™
 ((
ušt32_t
)0x000C0000è

	)

7388 
	#ETH_MACCR_IFG_40B™
 ((
ušt32_t
)0x000E0000è

	)

7389 
	#ETH_MACCR_CSD
 ((
ušt32_t
)0x00010000è

	)

7390 
	#ETH_MACCR_FES
 ((
ušt32_t
)0x00004000è

	)

7391 
	#ETH_MACCR_ROD
 ((
ušt32_t
)0x00002000è

	)

7392 
	#ETH_MACCR_LM
 ((
ušt32_t
)0x00001000è

	)

7393 
	#ETH_MACCR_DM
 ((
ušt32_t
)0x00000800è

	)

7394 
	#ETH_MACCR_IPCO
 ((
ušt32_t
)0x00000400è

	)

7395 
	#ETH_MACCR_RD
 ((
ušt32_t
)0x00000200è

	)

7396 
	#ETH_MACCR_APCS
 ((
ušt32_t
)0x00000080è

	)

7397 
	#ETH_MACCR_BL
 ((
ušt32_t
)0x00000060è

	)

7399 
	#ETH_MACCR_BL_10
 ((
ušt32_t
)0x00000000è

	)

7400 
	#ETH_MACCR_BL_8
 ((
ušt32_t
)0x00000020è

	)

7401 
	#ETH_MACCR_BL_4
 ((
ušt32_t
)0x00000040è

	)

7402 
	#ETH_MACCR_BL_1
 ((
ušt32_t
)0x00000060è

	)

7403 
	#ETH_MACCR_DC
 ((
ušt32_t
)0x00000010è

	)

7404 
	#ETH_MACCR_TE
 ((
ušt32_t
)0x00000008è

	)

7405 
	#ETH_MACCR_RE
 ((
ušt32_t
)0x00000004è

	)

7408 
	#ETH_MACFFR_RA
 ((
ušt32_t
)0x80000000è

	)

7409 
	#ETH_MACFFR_HPF
 ((
ušt32_t
)0x00000400è

	)

7410 
	#ETH_MACFFR_SAF
 ((
ušt32_t
)0x00000200è

	)

7411 
	#ETH_MACFFR_SAIF
 ((
ušt32_t
)0x00000100è

	)

7412 
	#ETH_MACFFR_PCF
 ((
ušt32_t
)0x000000C0è

	)

7413 
	#ETH_MACFFR_PCF_BlockAÎ
 ((
ušt32_t
)0x00000040è

	)

7414 
	#ETH_MACFFR_PCF_FÜw¬dAÎ
 ((
ušt32_t
)0x00000080è

	)

7415 
	#ETH_MACFFR_PCF_FÜw¬dPas£dAddrFž‹r
 ((
ušt32_t
)0x000000C0è

	)

7416 
	#ETH_MACFFR_BFD
 ((
ušt32_t
)0x00000020è

	)

7417 
	#ETH_MACFFR_PAM
 ((
ušt32_t
)0x00000010è

	)

7418 
	#ETH_MACFFR_DAIF
 ((
ušt32_t
)0x00000008è

	)

7419 
	#ETH_MACFFR_HM
 ((
ušt32_t
)0x00000004è

	)

7420 
	#ETH_MACFFR_HU
 ((
ušt32_t
)0x00000002è

	)

7421 
	#ETH_MACFFR_PM
 ((
ušt32_t
)0x00000001è

	)

7424 
	#ETH_MACHTHR_HTH
 ((
ušt32_t
)0xFFFFFFFFè

	)

7427 
	#ETH_MACHTLR_HTL
 ((
ušt32_t
)0xFFFFFFFFè

	)

7430 
	#ETH_MACMIIAR_PA
 ((
ušt32_t
)0x0000F800è

	)

7431 
	#ETH_MACMIIAR_MR
 ((
ušt32_t
)0x000007C0è

	)

7432 
	#ETH_MACMIIAR_CR
 ((
ušt32_t
)0x0000001Cè

	)

7433 
	#ETH_MACMIIAR_CR_Div42
 ((
ušt32_t
)0x00000000è

	)

7434 
	#ETH_MACMIIAR_CR_Div62
 ((
ušt32_t
)0x00000004è

	)

7435 
	#ETH_MACMIIAR_CR_Div16
 ((
ušt32_t
)0x00000008è

	)

7436 
	#ETH_MACMIIAR_CR_Div26
 ((
ušt32_t
)0x0000000Cè

	)

7437 
	#ETH_MACMIIAR_CR_Div102
 ((
ušt32_t
)0x00000010è

	)

7438 
	#ETH_MACMIIAR_MW
 ((
ušt32_t
)0x00000002è

	)

7439 
	#ETH_MACMIIAR_MB
 ((
ušt32_t
)0x00000001è

	)

7442 
	#ETH_MACMIIDR_MD
 ((
ušt32_t
)0x0000FFFFè

	)

7445 
	#ETH_MACFCR_PT
 ((
ušt32_t
)0xFFFF0000è

	)

7446 
	#ETH_MACFCR_ZQPD
 ((
ušt32_t
)0x00000080è

	)

7447 
	#ETH_MACFCR_PLT
 ((
ušt32_t
)0x00000030è

	)

7448 
	#ETH_MACFCR_PLT_Mšus4
 ((
ušt32_t
)0x00000000è

	)

7449 
	#ETH_MACFCR_PLT_Mšus28
 ((
ušt32_t
)0x00000010è

	)

7450 
	#ETH_MACFCR_PLT_Mšus144
 ((
ušt32_t
)0x00000020è

	)

7451 
	#ETH_MACFCR_PLT_Mšus256
 ((
ušt32_t
)0x00000030è

	)

7452 
	#ETH_MACFCR_UPFD
 ((
ušt32_t
)0x00000008è

	)

7453 
	#ETH_MACFCR_RFCE
 ((
ušt32_t
)0x00000004è

	)

7454 
	#ETH_MACFCR_TFCE
 ((
ušt32_t
)0x00000002è

	)

7455 
	#ETH_MACFCR_FCBBPA
 ((
ušt32_t
)0x00000001è

	)

7458 
	#ETH_MACVLANTR_VLANTC
 ((
ušt32_t
)0x00010000è

	)

7459 
	#ETH_MACVLANTR_VLANTI
 ((
ušt32_t
)0x0000FFFFè

	)

7462 
	#ETH_MACRWUFFR_D
 ((
ušt32_t
)0xFFFFFFFFè

	)

7476 
	#ETH_MACPMTCSR_WFFRPR
 ((
ušt32_t
)0x80000000è

	)

7477 
	#ETH_MACPMTCSR_GU
 ((
ušt32_t
)0x00000200è

	)

7478 
	#ETH_MACPMTCSR_WFR
 ((
ušt32_t
)0x00000040è

	)

7479 
	#ETH_MACPMTCSR_MPR
 ((
ušt32_t
)0x00000020è

	)

7480 
	#ETH_MACPMTCSR_WFE
 ((
ušt32_t
)0x00000004è

	)

7481 
	#ETH_MACPMTCSR_MPE
 ((
ušt32_t
)0x00000002è

	)

7482 
	#ETH_MACPMTCSR_PD
 ((
ušt32_t
)0x00000001è

	)

7485 
	#ETH_MACSR_TSTS
 ((
ušt32_t
)0x00000200è

	)

7486 
	#ETH_MACSR_MMCTS
 ((
ušt32_t
)0x00000040è

	)

7487 
	#ETH_MACSR_MMMCRS
 ((
ušt32_t
)0x00000020è

	)

7488 
	#ETH_MACSR_MMCS
 ((
ušt32_t
)0x00000010è

	)

7489 
	#ETH_MACSR_PMTS
 ((
ušt32_t
)0x00000008è

	)

7492 
	#ETH_MACIMR_TSTIM
 ((
ušt32_t
)0x00000200è

	)

7493 
	#ETH_MACIMR_PMTIM
 ((
ušt32_t
)0x00000008è

	)

7496 
	#ETH_MACA0HR_MACA0H
 ((
ušt32_t
)0x0000FFFFè

	)

7499 
	#ETH_MACA0LR_MACA0L
 ((
ušt32_t
)0xFFFFFFFFè

	)

7502 
	#ETH_MACA1HR_AE
 ((
ušt32_t
)0x80000000è

	)

7503 
	#ETH_MACA1HR_SA
 ((
ušt32_t
)0x40000000è

	)

7504 
	#ETH_MACA1HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

7505 
	#ETH_MACA1HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

7506 
	#ETH_MACA1HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

7507 
	#ETH_MACA1HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

7508 
	#ETH_MACA1HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

7509 
	#ETH_MACA1HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

7510 
	#ETH_MACA1HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

7511 
	#ETH_MACA1HR_MACA1H
 ((
ušt32_t
)0x0000FFFFè

	)

7514 
	#ETH_MACA1LR_MACA1L
 ((
ušt32_t
)0xFFFFFFFFè

	)

7517 
	#ETH_MACA2HR_AE
 ((
ušt32_t
)0x80000000è

	)

7518 
	#ETH_MACA2HR_SA
 ((
ušt32_t
)0x40000000è

	)

7519 
	#ETH_MACA2HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

7520 
	#ETH_MACA2HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

7521 
	#ETH_MACA2HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

7522 
	#ETH_MACA2HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

7523 
	#ETH_MACA2HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

7524 
	#ETH_MACA2HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

7525 
	#ETH_MACA2HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

7526 
	#ETH_MACA2HR_MACA2H
 ((
ušt32_t
)0x0000FFFFè

	)

7529 
	#ETH_MACA2LR_MACA2L
 ((
ušt32_t
)0xFFFFFFFFè

	)

7532 
	#ETH_MACA3HR_AE
 ((
ušt32_t
)0x80000000è

	)

7533 
	#ETH_MACA3HR_SA
 ((
ušt32_t
)0x40000000è

	)

7534 
	#ETH_MACA3HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

7535 
	#ETH_MACA3HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

7536 
	#ETH_MACA3HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

7537 
	#ETH_MACA3HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

7538 
	#ETH_MACA3HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

7539 
	#ETH_MACA3HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

7540 
	#ETH_MACA3HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

7541 
	#ETH_MACA3HR_MACA3H
 ((
ušt32_t
)0x0000FFFFè

	)

7544 
	#ETH_MACA3LR_MACA3L
 ((
ušt32_t
)0xFFFFFFFFè

	)

7551 
	#ETH_MMCCR_MCFHP
 ((
ušt32_t
)0x00000020è

	)

7552 
	#ETH_MMCCR_MCP
 ((
ušt32_t
)0x00000010è

	)

7553 
	#ETH_MMCCR_MCF
 ((
ušt32_t
)0x00000008è

	)

7554 
	#ETH_MMCCR_ROR
 ((
ušt32_t
)0x00000004è

	)

7555 
	#ETH_MMCCR_CSR
 ((
ušt32_t
)0x00000002è

	)

7556 
	#ETH_MMCCR_CR
 ((
ušt32_t
)0x00000001è

	)

7559 
	#ETH_MMCRIR_RGUFS
 ((
ušt32_t
)0x00020000è

	)

7560 
	#ETH_MMCRIR_RFAES
 ((
ušt32_t
)0x00000040è

	)

7561 
	#ETH_MMCRIR_RFCES
 ((
ušt32_t
)0x00000020è

	)

7564 
	#ETH_MMCTIR_TGFS
 ((
ušt32_t
)0x00200000è

	)

7565 
	#ETH_MMCTIR_TGFMSCS
 ((
ušt32_t
)0x00008000è

	)

7566 
	#ETH_MMCTIR_TGFSCS
 ((
ušt32_t
)0x00004000è

	)

7569 
	#ETH_MMCRIMR_RGUFM
 ((
ušt32_t
)0x00020000è

	)

7570 
	#ETH_MMCRIMR_RFAEM
 ((
ušt32_t
)0x00000040è

	)

7571 
	#ETH_MMCRIMR_RFCEM
 ((
ušt32_t
)0x00000020è

	)

7574 
	#ETH_MMCTIMR_TGFM
 ((
ušt32_t
)0x00200000è

	)

7575 
	#ETH_MMCTIMR_TGFMSCM
 ((
ušt32_t
)0x00008000è

	)

7576 
	#ETH_MMCTIMR_TGFSCM
 ((
ušt32_t
)0x00004000è

	)

7579 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
ušt32_t
)0xFFFFFFFFè

	)

7582 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
ušt32_t
)0xFFFFFFFFè

	)

7585 
	#ETH_MMCTGFCR_TGFC
 ((
ušt32_t
)0xFFFFFFFFè

	)

7588 
	#ETH_MMCRFCECR_RFCEC
 ((
ušt32_t
)0xFFFFFFFFè

	)

7591 
	#ETH_MMCRFAECR_RFAEC
 ((
ušt32_t
)0xFFFFFFFFè

	)

7594 
	#ETH_MMCRGUFCR_RGUFC
 ((
ušt32_t
)0xFFFFFFFFè

	)

7601 
	#ETH_PTPTSCR_TSCNT
 ((
ušt32_t
)0x00030000è

	)

7602 
	#ETH_PTPTSSR_TSSMRME
 ((
ušt32_t
)0x00008000è

	)

7603 
	#ETH_PTPTSSR_TSSEME
 ((
ušt32_t
)0x00004000è

	)

7604 
	#ETH_PTPTSSR_TSSIPV4FE
 ((
ušt32_t
)0x00002000è

	)

7605 
	#ETH_PTPTSSR_TSSIPV6FE
 ((
ušt32_t
)0x00001000è

	)

7606 
	#ETH_PTPTSSR_TSSPTPOEFE
 ((
ušt32_t
)0x00000800è

	)

7607 
	#ETH_PTPTSSR_TSPTPPSV2E
 ((
ušt32_t
)0x00000400è

	)

7608 
	#ETH_PTPTSSR_TSSSR
 ((
ušt32_t
)0x00000200è

	)

7609 
	#ETH_PTPTSSR_TSSARFE
 ((
ušt32_t
)0x00000100è

	)

7611 
	#ETH_PTPTSCR_TSARU
 ((
ušt32_t
)0x00000020è

	)

7612 
	#ETH_PTPTSCR_TSITE
 ((
ušt32_t
)0x00000010è

	)

7613 
	#ETH_PTPTSCR_TSSTU
 ((
ušt32_t
)0x00000008è

	)

7614 
	#ETH_PTPTSCR_TSSTI
 ((
ušt32_t
)0x00000004è

	)

7615 
	#ETH_PTPTSCR_TSFCU
 ((
ušt32_t
)0x00000002è

	)

7616 
	#ETH_PTPTSCR_TSE
 ((
ušt32_t
)0x00000001è

	)

7619 
	#ETH_PTPSSIR_STSSI
 ((
ušt32_t
)0x000000FFè

	)

7622 
	#ETH_PTPTSHR_STS
 ((
ušt32_t
)0xFFFFFFFFè

	)

7625 
	#ETH_PTPTSLR_STPNS
 ((
ušt32_t
)0x80000000è

	)

7626 
	#ETH_PTPTSLR_STSS
 ((
ušt32_t
)0x7FFFFFFFè

	)

7629 
	#ETH_PTPTSHUR_TSUS
 ((
ušt32_t
)0xFFFFFFFFè

	)

7632 
	#ETH_PTPTSLUR_TSUPNS
 ((
ušt32_t
)0x80000000è

	)

7633 
	#ETH_PTPTSLUR_TSUSS
 ((
ušt32_t
)0x7FFFFFFFè

	)

7636 
	#ETH_PTPTSAR_TSA
 ((
ušt32_t
)0xFFFFFFFFè

	)

7639 
	#ETH_PTPTTHR_TTSH
 ((
ušt32_t
)0xFFFFFFFFè

	)

7642 
	#ETH_PTPTTLR_TTSL
 ((
ušt32_t
)0xFFFFFFFFè

	)

7645 
	#ETH_PTPTSSR_TSTTR
 ((
ušt32_t
)0x00000020è

	)

7646 
	#ETH_PTPTSSR_TSSO
 ((
ušt32_t
)0x00000010è

	)

7653 
	#ETH_DMABMR_AAB
 ((
ušt32_t
)0x02000000è

	)

7654 
	#ETH_DMABMR_FPM
 ((
ušt32_t
)0x01000000è

	)

7655 
	#ETH_DMABMR_USP
 ((
ušt32_t
)0x00800000è

	)

7656 
	#ETH_DMABMR_RDP
 ((
ušt32_t
)0x007E0000è

	)

7657 
	#ETH_DMABMR_RDP_1B—t
 ((
ušt32_t
)0x00020000è

	)

7658 
	#ETH_DMABMR_RDP_2B—t
 ((
ušt32_t
)0x00040000è

	)

7659 
	#ETH_DMABMR_RDP_4B—t
 ((
ušt32_t
)0x00080000è

	)

7660 
	#ETH_DMABMR_RDP_8B—t
 ((
ušt32_t
)0x00100000è

	)

7661 
	#ETH_DMABMR_RDP_16B—t
 ((
ušt32_t
)0x00200000è

	)

7662 
	#ETH_DMABMR_RDP_32B—t
 ((
ušt32_t
)0x00400000è

	)

7663 
	#ETH_DMABMR_RDP_4xPBL_4B—t
 ((
ušt32_t
)0x01020000è

	)

7664 
	#ETH_DMABMR_RDP_4xPBL_8B—t
 ((
ušt32_t
)0x01040000è

	)

7665 
	#ETH_DMABMR_RDP_4xPBL_16B—t
 ((
ušt32_t
)0x01080000è

	)

7666 
	#ETH_DMABMR_RDP_4xPBL_32B—t
 ((
ušt32_t
)0x01100000è

	)

7667 
	#ETH_DMABMR_RDP_4xPBL_64B—t
 ((
ušt32_t
)0x01200000è

	)

7668 
	#ETH_DMABMR_RDP_4xPBL_128B—t
 ((
ušt32_t
)0x01400000è

	)

7669 
	#ETH_DMABMR_FB
 ((
ušt32_t
)0x00010000è

	)

7670 
	#ETH_DMABMR_RTPR
 ((
ušt32_t
)0x0000C000è

	)

7671 
	#ETH_DMABMR_RTPR_1_1
 ((
ušt32_t
)0x00000000è

	)

7672 
	#ETH_DMABMR_RTPR_2_1
 ((
ušt32_t
)0x00004000è

	)

7673 
	#ETH_DMABMR_RTPR_3_1
 ((
ušt32_t
)0x00008000è

	)

7674 
	#ETH_DMABMR_RTPR_4_1
 ((
ušt32_t
)0x0000C000è

	)

7675 
	#ETH_DMABMR_PBL
 ((
ušt32_t
)0x00003F00è

	)

7676 
	#ETH_DMABMR_PBL_1B—t
 ((
ušt32_t
)0x00000100è

	)

7677 
	#ETH_DMABMR_PBL_2B—t
 ((
ušt32_t
)0x00000200è

	)

7678 
	#ETH_DMABMR_PBL_4B—t
 ((
ušt32_t
)0x00000400è

	)

7679 
	#ETH_DMABMR_PBL_8B—t
 ((
ušt32_t
)0x00000800è

	)

7680 
	#ETH_DMABMR_PBL_16B—t
 ((
ušt32_t
)0x00001000è

	)

7681 
	#ETH_DMABMR_PBL_32B—t
 ((
ušt32_t
)0x00002000è

	)

7682 
	#ETH_DMABMR_PBL_4xPBL_4B—t
 ((
ušt32_t
)0x01000100è

	)

7683 
	#ETH_DMABMR_PBL_4xPBL_8B—t
 ((
ušt32_t
)0x01000200è

	)

7684 
	#ETH_DMABMR_PBL_4xPBL_16B—t
 ((
ušt32_t
)0x01000400è

	)

7685 
	#ETH_DMABMR_PBL_4xPBL_32B—t
 ((
ušt32_t
)0x01000800è

	)

7686 
	#ETH_DMABMR_PBL_4xPBL_64B—t
 ((
ušt32_t
)0x01001000è

	)

7687 
	#ETH_DMABMR_PBL_4xPBL_128B—t
 ((
ušt32_t
)0x01002000è

	)

7688 
	#ETH_DMABMR_EDE
 ((
ušt32_t
)0x00000080è

	)

7689 
	#ETH_DMABMR_DSL
 ((
ušt32_t
)0x0000007Cè

	)

7690 
	#ETH_DMABMR_DA
 ((
ušt32_t
)0x00000002è

	)

7691 
	#ETH_DMABMR_SR
 ((
ušt32_t
)0x00000001è

	)

7694 
	#ETH_DMATPDR_TPD
 ((
ušt32_t
)0xFFFFFFFFè

	)

7697 
	#ETH_DMARPDR_RPD
 ((
ušt32_t
)0xFFFFFFFFè

	)

7700 
	#ETH_DMARDLAR_SRL
 ((
ušt32_t
)0xFFFFFFFFè

	)

7703 
	#ETH_DMATDLAR_STL
 ((
ušt32_t
)0xFFFFFFFFè

	)

7706 
	#ETH_DMASR_TSTS
 ((
ušt32_t
)0x20000000è

	)

7707 
	#ETH_DMASR_PMTS
 ((
ušt32_t
)0x10000000è

	)

7708 
	#ETH_DMASR_MMCS
 ((
ušt32_t
)0x08000000è

	)

7709 
	#ETH_DMASR_EBS
 ((
ušt32_t
)0x03800000è

	)

7711 
	#ETH_DMASR_EBS_DescAcûss
 ((
ušt32_t
)0x02000000è

	)

7712 
	#ETH_DMASR_EBS_R—dT¿nsf
 ((
ušt32_t
)0x01000000è

	)

7713 
	#ETH_DMASR_EBS_D©aT¿nsfTx
 ((
ušt32_t
)0x00800000è

	)

7714 
	#ETH_DMASR_TPS
 ((
ušt32_t
)0x00700000è

	)

7715 
	#ETH_DMASR_TPS_StÝ³d
 ((
ušt32_t
)0x00000000è

	)

7716 
	#ETH_DMASR_TPS_F‘chšg
 ((
ušt32_t
)0x00100000è

	)

7717 
	#ETH_DMASR_TPS_Wa™šg
 ((
ušt32_t
)0x00200000è

	)

7718 
	#ETH_DMASR_TPS_R—dšg
 ((
ušt32_t
)0x00300000è

	)

7719 
	#ETH_DMASR_TPS_Su¥’ded
 ((
ušt32_t
)0x00600000è

	)

7720 
	#ETH_DMASR_TPS_Closšg
 ((
ušt32_t
)0x00700000è

	)

7721 
	#ETH_DMASR_RPS
 ((
ušt32_t
)0x000E0000è

	)

7722 
	#ETH_DMASR_RPS_StÝ³d
 ((
ušt32_t
)0x00000000è

	)

7723 
	#ETH_DMASR_RPS_F‘chšg
 ((
ušt32_t
)0x00020000è

	)

7724 
	#ETH_DMASR_RPS_Wa™šg
 ((
ušt32_t
)0x00060000è

	)

7725 
	#ETH_DMASR_RPS_Su¥’ded
 ((
ušt32_t
)0x00080000è

	)

7726 
	#ETH_DMASR_RPS_Closšg
 ((
ušt32_t
)0x000A0000è

	)

7727 
	#ETH_DMASR_RPS_Queušg
 ((
ušt32_t
)0x000E0000è

	)

7728 
	#ETH_DMASR_NIS
 ((
ušt32_t
)0x00010000è

	)

7729 
	#ETH_DMASR_AIS
 ((
ušt32_t
)0x00008000è

	)

7730 
	#ETH_DMASR_ERS
 ((
ušt32_t
)0x00004000è

	)

7731 
	#ETH_DMASR_FBES
 ((
ušt32_t
)0x00002000è

	)

7732 
	#ETH_DMASR_ETS
 ((
ušt32_t
)0x00000400è

	)

7733 
	#ETH_DMASR_RWTS
 ((
ušt32_t
)0x00000200è

	)

7734 
	#ETH_DMASR_RPSS
 ((
ušt32_t
)0x00000100è

	)

7735 
	#ETH_DMASR_RBUS
 ((
ušt32_t
)0x00000080è

	)

7736 
	#ETH_DMASR_RS
 ((
ušt32_t
)0x00000040è

	)

7737 
	#ETH_DMASR_TUS
 ((
ušt32_t
)0x00000020è

	)

7738 
	#ETH_DMASR_ROS
 ((
ušt32_t
)0x00000010è

	)

7739 
	#ETH_DMASR_TJTS
 ((
ušt32_t
)0x00000008è

	)

7740 
	#ETH_DMASR_TBUS
 ((
ušt32_t
)0x00000004è

	)

7741 
	#ETH_DMASR_TPSS
 ((
ušt32_t
)0x00000002è

	)

7742 
	#ETH_DMASR_TS
 ((
ušt32_t
)0x00000001è

	)

7745 
	#ETH_DMAOMR_DTCEFD
 ((
ušt32_t
)0x04000000è

	)

7746 
	#ETH_DMAOMR_RSF
 ((
ušt32_t
)0x02000000è

	)

7747 
	#ETH_DMAOMR_DFRF
 ((
ušt32_t
)0x01000000è

	)

7748 
	#ETH_DMAOMR_TSF
 ((
ušt32_t
)0x00200000è

	)

7749 
	#ETH_DMAOMR_FTF
 ((
ušt32_t
)0x00100000è

	)

7750 
	#ETH_DMAOMR_TTC
 ((
ušt32_t
)0x0001C000è

	)

7751 
	#ETH_DMAOMR_TTC_64By‹s
 ((
ušt32_t
)0x00000000è

	)

7752 
	#ETH_DMAOMR_TTC_128By‹s
 ((
ušt32_t
)0x00004000è

	)

7753 
	#ETH_DMAOMR_TTC_192By‹s
 ((
ušt32_t
)0x00008000è

	)

7754 
	#ETH_DMAOMR_TTC_256By‹s
 ((
ušt32_t
)0x0000C000è

	)

7755 
	#ETH_DMAOMR_TTC_40By‹s
 ((
ušt32_t
)0x00010000è

	)

7756 
	#ETH_DMAOMR_TTC_32By‹s
 ((
ušt32_t
)0x00014000è

	)

7757 
	#ETH_DMAOMR_TTC_24By‹s
 ((
ušt32_t
)0x00018000è

	)

7758 
	#ETH_DMAOMR_TTC_16By‹s
 ((
ušt32_t
)0x0001C000è

	)

7759 
	#ETH_DMAOMR_ST
 ((
ušt32_t
)0x00002000è

	)

7760 
	#ETH_DMAOMR_FEF
 ((
ušt32_t
)0x00000080è

	)

7761 
	#ETH_DMAOMR_FUGF
 ((
ušt32_t
)0x00000040è

	)

7762 
	#ETH_DMAOMR_RTC
 ((
ušt32_t
)0x00000018è

	)

7763 
	#ETH_DMAOMR_RTC_64By‹s
 ((
ušt32_t
)0x00000000è

	)

7764 
	#ETH_DMAOMR_RTC_32By‹s
 ((
ušt32_t
)0x00000008è

	)

7765 
	#ETH_DMAOMR_RTC_96By‹s
 ((
ušt32_t
)0x00000010è

	)

7766 
	#ETH_DMAOMR_RTC_128By‹s
 ((
ušt32_t
)0x00000018è

	)

7767 
	#ETH_DMAOMR_OSF
 ((
ušt32_t
)0x00000004è

	)

7768 
	#ETH_DMAOMR_SR
 ((
ušt32_t
)0x00000002è

	)

7771 
	#ETH_DMAIER_NISE
 ((
ušt32_t
)0x00010000è

	)

7772 
	#ETH_DMAIER_AISE
 ((
ušt32_t
)0x00008000è

	)

7773 
	#ETH_DMAIER_ERIE
 ((
ušt32_t
)0x00004000è

	)

7774 
	#ETH_DMAIER_FBEIE
 ((
ušt32_t
)0x00002000è

	)

7775 
	#ETH_DMAIER_ETIE
 ((
ušt32_t
)0x00000400è

	)

7776 
	#ETH_DMAIER_RWTIE
 ((
ušt32_t
)0x00000200è

	)

7777 
	#ETH_DMAIER_RPSIE
 ((
ušt32_t
)0x00000100è

	)

7778 
	#ETH_DMAIER_RBUIE
 ((
ušt32_t
)0x00000080è

	)

7779 
	#ETH_DMAIER_RIE
 ((
ušt32_t
)0x00000040è

	)

7780 
	#ETH_DMAIER_TUIE
 ((
ušt32_t
)0x00000020è

	)

7781 
	#ETH_DMAIER_ROIE
 ((
ušt32_t
)0x00000010è

	)

7782 
	#ETH_DMAIER_TJTIE
 ((
ušt32_t
)0x00000008è

	)

7783 
	#ETH_DMAIER_TBUIE
 ((
ušt32_t
)0x00000004è

	)

7784 
	#ETH_DMAIER_TPSIE
 ((
ušt32_t
)0x00000002è

	)

7785 
	#ETH_DMAIER_TIE
 ((
ušt32_t
)0x00000001è

	)

7788 
	#ETH_DMAMFBOCR_OFOC
 ((
ušt32_t
)0x10000000è

	)

7789 
	#ETH_DMAMFBOCR_MFA
 ((
ušt32_t
)0x0FFE0000è

	)

7790 
	#ETH_DMAMFBOCR_OMFC
 ((
ušt32_t
)0x00010000è

	)

7791 
	#ETH_DMAMFBOCR_MFC
 ((
ušt32_t
)0x0000FFFFè

	)

7794 
	#ETH_DMACHTDR_HTDAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

7797 
	#ETH_DMACHRDR_HRDAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

7800 
	#ETH_DMACHTBAR_HTBAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

7803 
	#ETH_DMACHRBAR_HRBAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

7813 #ifdeà
USE_STDPERIPH_DRIVER


7814 
	~"¡m32f4xx_cÚf.h
"

7821 
	#SET_BIT
(
REG
, 
BIT
è((REGè|ð(BIT))

	)

7823 
	#CLEAR_BIT
(
REG
, 
BIT
è((REGè&ð~(BIT))

	)

7825 
	#READ_BIT
(
REG
, 
BIT
è((REGè& (BIT))

	)

7827 
	#CLEAR_REG
(
REG
è((REGèð(0x0))

	)

7829 
	#WRITE_REG
(
REG
, 
VAL
è((REGèð(VAL))

	)

7831 
	#READ_REG
(
REG
è((REG))

	)

7833 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
è
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)è& (~(CLEARMASK))è| (SETMASK)))

	)

7839 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\inc\STM32F~2.H

27 #iâdeà
__STM32F4xx_CONF_H


28 
	#__STM32F4xx_CONF_H


	)

32 
	~"¡m32f4xx_adc.h
"

33 
	~"¡m32f4xx_ÿn.h
"

34 
	~"¡m32f4xx_üc.h
"

35 
	~"¡m32f4xx_üyp.h
"

36 
	~"¡m32f4xx_dac.h
"

37 
	~"¡m32f4xx_dbgmcu.h
"

38 
	~"¡m32f4xx_dcmi.h
"

39 
	~"¡m32f4xx_dma.h
"

40 
	~"¡m32f4xx_exti.h
"

41 
	~"¡m32f4xx_æash.h
"

42 
	~"¡m32f4xx_fsmc.h
"

43 
	~"¡m32f4xx_hash.h
"

44 
	~"¡m32f4xx_gpio.h
"

45 
	~"¡m32f4xx_i2c.h
"

46 
	~"¡m32f4xx_iwdg.h
"

47 
	~"¡m32f4xx_pwr.h
"

48 
	~"¡m32f4xx_rcc.h
"

49 
	~"¡m32f4xx_ºg.h
"

50 
	~"¡m32f4xx_¹c.h
"

51 
	~"¡m32f4xx_sdio.h
"

52 
	~"¡m32f4xx_¥i.h
"

53 
	~"¡m32f4xx_syscfg.h
"

54 
	~"¡m32f4xx_tim.h
"

55 
	~"¡m32f4xx_u§¹.h
"

56 
	~"¡m32f4xx_wwdg.h
"

57 
	~"misc.h
"

73 #ifdeà 
USE_FULL_ASSERT


83 
	#as£¹_·¿m
(
ex´
è(Óx´è? ()0 : 
	`as£¹_çžed
((
ušt8_t
 *)
__FILE__
, 
__LINE__
))

	)

85 
as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
);

87 
	#as£¹_·¿m
(
ex´
è(()0)

	)

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\inc\SYSTEM~1.H

33 #iâdeà
__SYSTEM_STM32F4XX_H


34 
	#__SYSTEM_STM32F4XX_H


	)

36 #ifdeà
__ýlu¥lus


53 
ušt32_t
 
Sy¡emCÜeClock
;

80 
Sy¡emIn™
();

81 
Sy¡emCÜeClockUpd©e
();

86 #ifdeà
__ýlu¥lus


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\readme.txt

1 
You
 
have
 
to
 
£t
 
the
 
cÜ»ù
 
memÜy
 
Ïyout
 
your
 
deviû
 
š
h
lšk”
 
	gsüt
.

2 
PËa£
 
check
 
the
 
FLASH
 
ªd
 
SRAM
 
	gËngth
.

4 
	ge
.
	gg
.

7 
	gMEMORY


9 
FLASH
 (
rx
è: 
ORIGIN
 = 0x08000000, 
	gLENGTH
 = 0x08000

10 
RAM
 (
rwx
è: 
ORIGIN
 = 0x20000000, 
	gLENGTH
 = 0x01000

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\src\ADC.c

6 
	~"adc.h
"

7 
	~"m©h.h
"

8 
	~"¡m32f4xx.h
"

12 
ušt16_t
 
	gadcD©a
[10];

16 
	$adcCÚfig
()

45 
ADC1
->
SQR1
 |ð
ADC1_NUMB
 << 20;

46 
ADC1
->
SQR3
 |= 0 | (1 << 5) | (2 << 10) | (3 << 15) | (8 << 20) | (9 << 25);

47 
ADC1
->
SQR2
 |= 11| (12 << 5) | (14 << 10) | (15 << 15) ;

49 
ADC1
->
SMPR2
 |= (7 << 3) | (7 << 6) | (7 << 12) | (7 << 15);

50 
ADC1
->
SMPR1
 |= (7) | (7 << 3) | (7 << 6) | (7 << 9) | (7 << 24) | (7 << 27);

52 
ADC1
->
CR1
 |ð
ADC_SCAN_MODE
 ;

53 
ADC1
->
CR2
 |ð
ADC_CR2_DMA
|
ADC_CR2_CONT
|
ADC_CR2_DDS
;

56 
DMA2_SŒ—m0
->
CR
 |= 0 << 25;

57 
DMA2_SŒ—m0
->
PAR
 |ð(
ušt32_t
è&
ADC1
->
DR
;

58 
DMA2_SŒ—m0
->
M0AR
 |ð(
ušt32_t
è&
adcD©a
;

59 
DMA2_SŒ—m0
->
CR
 &ð~
DMA_SxCR_DIR
;

60 
DMA2_SŒ—m0
->
NDTR
 = 
ADC1_NUMB
+1;

61 
DMA2_SŒ—m0
->
CR
 &ð~
DMA_SxCR_PINC
;

62 
DMA2_SŒ—m0
->
CR
 |ð
DMA_SxCR_MINC
|
DMA_SxCR_CIRC
;

63 
DMA2_SŒ—m0
->
CR
 |ð
DMA_SxCR_PSIZE_0
;

64 
DMA2_SŒ—m0
->
CR
 |ð
DMA_SxCR_MSIZE_0
;

65 
DMA2_SŒ—m0
->
CR
 |ð
DMA_SxCR_PL
;

66 
DMA2_SŒ—m0
->
CR
 |ð
DMA_SxCR_TCIE
;

69 
DMA2_SŒ—m0
->
CR
 |ð
DMA_SxCR_EN
 | 
DMA_SxCR_TCIE
;

70 
ADC1
->
CR2
 |ð
ADC_CR2_ADON
;

71 
ADC1
->
CR2
 |ð
ADC_CR2_SWSTART
;

77 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\src\ADC.h

1 #iâdeà
_ADC_INCLUDED_


2 
	#_ADC_INCLUDED_


	)

3 
	~"m©h.h
"

8 
	#ADC1_NUMB
 9

	)

9 
	#ADC_SCAN_MODE
 ((
ušt32_t
)0x0100)

	)

10 
	#ADC_CONT_MODE
 ((
ušt32_t
)0x0002)

	)

11 
	#ADC_ON
 ((
ušt32_t
)0x0001)

	)

12 
	#ADC_DATA_LEFT
 ((
ušt32_t
)0x0800)

	)

13 
	#ADC_DMA_ENABLED
 ((
ušt32_t
)0x0100)

	)

14 
	#VOLTS_PER_UNIT
 0.012941

	)

19 
adcCÚfig
();

20 
g‘LowDi¡
(
v®ue
);

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\src\STARTU~1.S

32 .
syÁax
 
	gunif›d


33 .
¬ch
 
	g¬mv7
-
	gm


35 .
	g£ùiÚ
 .
	g¡ack


36 .
	g®ign
 3

37 #ifdeà
__STACK_SIZE


38 .
equ
 
	gSck_Size
, 
	g__STACK_SIZE


40 .
equ
 
	gSck_Size
, 0x400

42 .
globl
 
	g__SckTÝ


43 .
globl
 
__SckLim™


44 
	g__SckLim™
:

45 .
¥aû
 
Sck_Size


46 .
size
 
__SckLim™
, . - __StackLimit

47 
	g__SckTÝ
:

48 .
size
 
__SckTÝ
, . - 
	g__SckTÝ


50 .
	g£ùiÚ
 .
	gh—p


51 .
	g®ign
 3

52 #ifdeà
__HEAP_SIZE


53 .
equ
 
	gH—p_Size
, 
	g__HEAP_SIZE


55 .
equ
 
	gH—p_Size
, 0xC00

57 .
globl
 
	g__H—pBa£


58 .
globl
 
__H—pLim™


59 
	g__H—pBa£
:

60 .
H—p_Size


61 .
¥aû
 
H—p_Size


62 .
’dif


63 .
size
 
__H—pBa£
, . - __HeapBase

64 
	g__H—pLim™
:

65 .
size
 
__H—pLim™
, . - 
	g__H—pLim™


67 .
	g£ùiÚ
 .
	gi¤_veùÜ


68 .
	g®ign
 2

69 .
globl
 
__i¤_veùÜ


70 
	g__i¤_veùÜ
:

71 .
__SckTÝ


72 .
Re£t_HªdËr


73 .
NMI_HªdËr


74 .
H¬dFauÉ_HªdËr


75 .
MemMªage_HªdËr


76 .
BusFauÉ_HªdËr


77 .
U§geFauÉ_HªdËr


82 .
SVC_HªdËr


83 .
DebugMÚ_HªdËr


85 .
P’dSV_HªdËr


86 .
SysTick_HªdËr


89 .
WWDG_IRQHªdËr


90 .
PVD_IRQHªdËr


91 .
TAMP_STAMP_IRQHªdËr


92 .
RTC_WKUP_IRQHªdËr


93 .
FLASH_IRQHªdËr


94 .
RCC_IRQHªdËr


95 .
EXTI0_IRQHªdËr


96 .
EXTI1_IRQHªdËr


97 .
EXTI2_IRQHªdËr


98 .
EXTI3_IRQHªdËr


99 .
EXTI4_IRQHªdËr


100 .
DMA1_SŒ—m0_IRQHªdËr


101 .
DMA1_SŒ—m1_IRQHªdËr


102 .
DMA1_SŒ—m2_IRQHªdËr


103 .
DMA1_SŒ—m3_IRQHªdËr


104 .
DMA1_SŒ—m4_IRQHªdËr


105 .
DMA1_SŒ—m5_IRQHªdËr


106 .
DMA1_SŒ—m6_IRQHªdËr


107 .
ADC_IRQHªdËr


108 .
CAN1_TX_IRQHªdËr


109 .
CAN1_RX0_IRQHªdËr


110 .
CAN1_RX1_IRQHªdËr


111 .
CAN1_SCE_IRQHªdËr


112 .
EXTI9_5_IRQHªdËr


113 .
TIM1_BRK_TIM9_IRQHªdËr


114 .
TIM1_UP_TIM10_IRQHªdËr


115 .
TIM1_TRG_COM_TIM11_IRQHªdËr


116 .
TIM1_CC_IRQHªdËr


117 .
TIM2_IRQHªdËr


118 .
TIM3_IRQHªdËr


119 .
TIM4_IRQHªdËr


120 .
I2C1_EV_IRQHªdËr


121 .
I2C1_ER_IRQHªdËr


122 .
I2C2_EV_IRQHªdËr


123 .
I2C2_ER_IRQHªdËr


124 .
SPI1_IRQHªdËr


125 .
SPI2_IRQHªdËr


126 .
USART1_IRQHªdËr


127 .
USART2_IRQHªdËr


128 .
USART3_IRQHªdËr


129 .
EXTI15_10_IRQHªdËr


130 .
RTC_AÏrm_IRQHªdËr


131 .
OTG_FS_WKUP_IRQHªdËr


132 .
TIM8_BRK_TIM12_IRQHªdËr


133 .
TIM8_UP_TIM13_IRQHªdËr


134 .
TIM8_TRG_COM_TIM14_IRQHªdËr


135 .
TIM8_CC_IRQHªdËr


136 .
DMA1_SŒ—m7_IRQHªdËr


137 .
FSMC_IRQHªdËr


138 .
SDIO_IRQHªdËr


139 .
TIM5_IRQHªdËr


140 .
SPI3_IRQHªdËr


141 .
UART4_IRQHªdËr


142 .
UART5_IRQHªdËr


143 .
TIM6_DAC_IRQHªdËr


144 .
TIM7_IRQHªdËr


145 .
DMA2_SŒ—m0_IRQHªdËr


146 .
DMA2_SŒ—m1_IRQHªdËr


147 .
DMA2_SŒ—m2_IRQHªdËr


148 .
DMA2_SŒ—m3_IRQHªdËr


149 .
DMA2_SŒ—m4_IRQHªdËr


150 .
ETH_IRQHªdËr


151 .
ETH_WKUP_IRQHªdËr


152 .
CAN2_TX_IRQHªdËr


153 .
CAN2_RX0_IRQHªdËr


154 .
CAN2_RX1_IRQHªdËr


155 .
CAN2_SCE_IRQHªdËr


156 .
OTG_FS_IRQHªdËr


157 .
DMA2_SŒ—m5_IRQHªdËr


158 .
DMA2_SŒ—m6_IRQHªdËr


159 .
DMA2_SŒ—m7_IRQHªdËr


160 .
USART6_IRQHªdËr


161 .
I2C3_EV_IRQHªdËr


162 .
I2C3_ER_IRQHªdËr


163 .
OTG_HS_EP1_OUT_IRQHªdËr


164 .
OTG_HS_EP1_IN_IRQHªdËr


165 .
OTG_HS_WKUP_IRQHªdËr


166 .
OTG_HS_IRQHªdËr


167 .
DCMI_IRQHªdËr


168 .
CRYP_IRQHªdËr


169 .
HASH_RNG_IRQHªdËr


170 .
FPU_IRQHªdËr


172 .
size
 
__i¤_veùÜ
, . - 
	g__i¤_veùÜ


174 .
	g‹xt


175 .
	gthumb


176 .
	gthumb_func


177 .
	g®ign
 2

178 .
globl
 
	gRe£t_HªdËr


179 .
ty³
 
	gRe£t_HªdËr
, %
funùiÚ


180 
	gRe£t_HªdËr
:

188 
ldr
 
r1
, =
__‘ext


189 
ldr
 
r2
, =
__d©a_¡¬t__


190 
ldr
 
r3
, =
__d©a_’d__


196 .
æash_to_¿m_loÝ
:

197 
cmp
 
r2
, 
r3


198 
™‰
 
É


199 
ld¾t
 
	gr0
, [
r1
], #4

200 
¡¾t
 
	gr0
, [
r2
], #4

201 
	gbÉ
 .
	gæash_to_¿m_loÝ


203 
subs
 
	gr3
, 
r2


204 
	gbË
 .
	gæash_to_¿m_loÝ_’d


205 .
	gæash_to_¿m_loÝ
:

206 
subs
 
r3
, #4

207 
ldr
 
	gr0
, [
r1
, 
r3
]

208 
¡r
 
	gr0
, [
r2
, 
r3
]

209 
	gbgt
 .
	gæash_to_¿m_loÝ


210 .
	gæash_to_¿m_loÝ_’d
:

213 #iâdeà
__NO_SYSTEM_INIT


214 
ldr
 
r0
, =
Sy¡emIn™


215 
blx
 
r0


218 
ldr
 
r0
, =
_¡¬t


219 
bx
 
r0


220 .
poÞ


221 .
size
 
Re£t_HªdËr
, . - 
	gRe£t_HªdËr


226 .
	g®ign
 1

227 .
	gthumb_func


228 .
w—k
 
	g_¡¬t


229 .
ty³
 
	g_¡¬t
, %
funùiÚ


230 
	g_¡¬t
:

233 
ldr
 
r1
, = 
__bss_¡¬t__


234 
ldr
 
r2
, = 
__bss_’d__


235 
movs
 
r3
, #0

236 
	gb
 .
	gfžl_z”o_bss


237 .
	gloÝ_z”o_bss
:

238 
¡r
 
r3
, [
r1
], #4

240 .
	gfžl_z”o_bss
:

241 
cmp
 
r1
, 
r2


242 
	gbcc
 .
loÝ_z”o_bss


245 
bl
 
maš


246 
	gb
 .

247 .
size
 
	g_¡¬t
, . - _start

252 .
maüo
 
def_œq_hªdËr
 
	ghªdËr_Çme


253 .
	g®ign
 1

254 .
	gthumb_func


255 .
	gw—k
 \
	ghªdËr_Çme


256 .
	gty³
 \
	ghªdËr_Çme
, %
	gfunùiÚ


257 \
	ghªdËr_Çme
 :

258 
b
 .

259 .
size
 \
hªdËr_Çme
, . - \
	ghªdËr_Çme


260 .
’dm


262 
def_œq_hªdËr
 
NMI_HªdËr


263 
def_œq_hªdËr
 
H¬dFauÉ_HªdËr


264 
def_œq_hªdËr
 
MemMªage_HªdËr


265 
def_œq_hªdËr
 
BusFauÉ_HªdËr


266 
def_œq_hªdËr
 
U§geFauÉ_HªdËr


267 
def_œq_hªdËr
 
SVC_HªdËr


268 
def_œq_hªdËr
 
DebugMÚ_HªdËr


269 
def_œq_hªdËr
 
P’dSV_HªdËr


270 
def_œq_hªdËr
 
SysTick_HªdËr


271 
def_œq_hªdËr
 
DeçuÉ_HªdËr


274 
def_œq_hªdËr
 
WWDG_IRQHªdËr


275 
def_œq_hªdËr
 
PVD_IRQHªdËr


276 
def_œq_hªdËr
 
TAMP_STAMP_IRQHªdËr


277 
def_œq_hªdËr
 
RTC_WKUP_IRQHªdËr


278 
def_œq_hªdËr
 
FLASH_IRQHªdËr


279 
def_œq_hªdËr
 
RCC_IRQHªdËr


280 
def_œq_hªdËr
 
EXTI0_IRQHªdËr


281 
def_œq_hªdËr
 
EXTI1_IRQHªdËr


282 
def_œq_hªdËr
 
EXTI2_IRQHªdËr


283 
def_œq_hªdËr
 
EXTI3_IRQHªdËr


284 
def_œq_hªdËr
 
EXTI4_IRQHªdËr


285 
def_œq_hªdËr
 
DMA1_SŒ—m0_IRQHªdËr


286 
def_œq_hªdËr
 
DMA1_SŒ—m1_IRQHªdËr


287 
def_œq_hªdËr
 
DMA1_SŒ—m2_IRQHªdËr


288 
def_œq_hªdËr
 
DMA1_SŒ—m3_IRQHªdËr


289 
def_œq_hªdËr
 
DMA1_SŒ—m4_IRQHªdËr


290 
def_œq_hªdËr
 
DMA1_SŒ—m5_IRQHªdËr


291 
def_œq_hªdËr
 
DMA1_SŒ—m6_IRQHªdËr


292 
def_œq_hªdËr
 
ADC_IRQHªdËr


293 
def_œq_hªdËr
 
CAN1_TX_IRQHªdËr


294 
def_œq_hªdËr
 
CAN1_RX0_IRQHªdËr


295 
def_œq_hªdËr
 
CAN1_RX1_IRQHªdËr


296 
def_œq_hªdËr
 
CAN1_SCE_IRQHªdËr


297 
def_œq_hªdËr
 
EXTI9_5_IRQHªdËr


298 
def_œq_hªdËr
 
TIM1_BRK_TIM9_IRQHªdËr


299 
def_œq_hªdËr
 
TIM1_UP_TIM10_IRQHªdËr


300 
def_œq_hªdËr
 
TIM1_TRG_COM_TIM11_IRQHªdËr


301 
def_œq_hªdËr
 
TIM1_CC_IRQHªdËr


302 
def_œq_hªdËr
 
TIM2_IRQHªdËr


303 
def_œq_hªdËr
 
TIM3_IRQHªdËr


304 
def_œq_hªdËr
 
TIM4_IRQHªdËr


305 
def_œq_hªdËr
 
I2C1_EV_IRQHªdËr


306 
def_œq_hªdËr
 
I2C1_ER_IRQHªdËr


307 
def_œq_hªdËr
 
I2C2_EV_IRQHªdËr


308 
def_œq_hªdËr
 
I2C2_ER_IRQHªdËr


309 
def_œq_hªdËr
 
SPI1_IRQHªdËr


310 
def_œq_hªdËr
 
SPI2_IRQHªdËr


311 
def_œq_hªdËr
 
USART1_IRQHªdËr


312 
def_œq_hªdËr
 
USART2_IRQHªdËr


313 
def_œq_hªdËr
 
USART3_IRQHªdËr


314 
def_œq_hªdËr
 
EXTI15_10_IRQHªdËr


315 
def_œq_hªdËr
 
RTC_AÏrm_IRQHªdËr


316 
def_œq_hªdËr
 
OTG_FS_WKUP_IRQHªdËr


317 
def_œq_hªdËr
 
TIM8_BRK_TIM12_IRQHªdËr


318 
def_œq_hªdËr
 
TIM8_UP_TIM13_IRQHªdËr


319 
def_œq_hªdËr
 
TIM8_TRG_COM_TIM14_IRQHªdËr


320 
def_œq_hªdËr
 
TIM8_CC_IRQHªdËr


321 
def_œq_hªdËr
 
DMA1_SŒ—m7_IRQHªdËr


322 
def_œq_hªdËr
 
FSMC_IRQHªdËr


323 
def_œq_hªdËr
 
SDIO_IRQHªdËr


324 
def_œq_hªdËr
 
TIM5_IRQHªdËr


325 
def_œq_hªdËr
 
SPI3_IRQHªdËr


326 
def_œq_hªdËr
 
UART4_IRQHªdËr


327 
def_œq_hªdËr
 
UART5_IRQHªdËr


328 
def_œq_hªdËr
 
TIM6_DAC_IRQHªdËr


329 
def_œq_hªdËr
 
TIM7_IRQHªdËr


330 
def_œq_hªdËr
 
DMA2_SŒ—m0_IRQHªdËr


331 
def_œq_hªdËr
 
DMA2_SŒ—m1_IRQHªdËr


332 
def_œq_hªdËr
 
DMA2_SŒ—m2_IRQHªdËr


333 
def_œq_hªdËr
 
DMA2_SŒ—m3_IRQHªdËr


334 
def_œq_hªdËr
 
DMA2_SŒ—m4_IRQHªdËr


335 
def_œq_hªdËr
 
ETH_IRQHªdËr


336 
def_œq_hªdËr
 
ETH_WKUP_IRQHªdËr


337 
def_œq_hªdËr
 
CAN2_TX_IRQHªdËr


338 
def_œq_hªdËr
 
CAN2_RX0_IRQHªdËr


339 
def_œq_hªdËr
 
CAN2_RX1_IRQHªdËr


340 
def_œq_hªdËr
 
CAN2_SCE_IRQHªdËr


341 
def_œq_hªdËr
 
OTG_FS_IRQHªdËr


342 
def_œq_hªdËr
 
DMA2_SŒ—m5_IRQHªdËr


343 
def_œq_hªdËr
 
DMA2_SŒ—m6_IRQHªdËr


344 
def_œq_hªdËr
 
DMA2_SŒ—m7_IRQHªdËr


345 
def_œq_hªdËr
 
USART6_IRQHªdËr


346 
def_œq_hªdËr
 
I2C3_EV_IRQHªdËr


347 
def_œq_hªdËr
 
I2C3_ER_IRQHªdËr


348 
def_œq_hªdËr
 
OTG_HS_EP1_OUT_IRQHªdËr


349 
def_œq_hªdËr
 
OTG_HS_EP1_IN_IRQHªdËr


350 
def_œq_hªdËr
 
OTG_HS_WKUP_IRQHªdËr


351 
def_œq_hªdËr
 
OTG_HS_IRQHªdËr


352 
def_œq_hªdËr
 
DCMI_IRQHªdËr


353 
def_œq_hªdËr
 
CRYP_IRQHªdËr


354 
def_œq_hªdËr
 
HASH_RNG_IRQHªdËr


355 
def_œq_hªdËr
 
	gFPU_IRQHªdËr


357 .
	g’d


	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\src\SYSTEM~1.C

123 
	~"¡m32f4xx.h
"

150 
	#VECT_TAB_OFFSET
 0x00

	)

156 
	#PLL_M
 25

	)

157 
	#PLL_N
 336

	)

160 
	#PLL_P
 2

	)

163 
	#PLL_Q
 7

	)

183 
ušt32_t
 
	gSy¡emCÜeClock
 = 168000000;

185 
__I
 
ušt8_t
 
	gAHBP»scTabË
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

195 
S‘SysClock
();

196 #ià
defšed
 (
DATA_IN_ExtSRAM
è|| defšed (
DATA_IN_ExtSDRAM
)

197 
Sy¡emIn™_ExtMemCŽ
();

215 
	$Sy¡emIn™
()

218 #ià(
__FPU_PRESENT
 =ð1è&& (
__FPU_USED
 == 1)

219 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

223 
RCC
->
CR
 |ð(
ušt32_t
)0x00000001;

226 
RCC
->
CFGR
 = 0x00000000;

229 
RCC
->
CR
 &ð(
ušt32_t
)0xFEF6FFFF;

232 
RCC
->
PLLCFGR
 = 0x24003010;

235 
RCC
->
CR
 &ð(
ušt32_t
)0xFFFBFFFF;

238 
RCC
->
CIR
 = 0x00000000;

240 #ià
	`defšed
 (
DATA_IN_ExtSRAM
è|| defšed (
DATA_IN_ExtSDRAM
)

241 
	`Sy¡emIn™_ExtMemCŽ
();

246 
	`S‘SysClock
();

249 #ifdeà
VECT_TAB_SRAM


250 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

252 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

254 
	}
}

292 
	$Sy¡emCÜeClockUpd©e
()

294 
ušt32_t
 
tmp
 = 0, 
¶lvco
 = 0, 
¶Í
 = 2, 
¶lsourû
 = 0, 
¶lm
 = 2;

297 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

299 
tmp
)

302 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

305 
Sy¡emCÜeClock
 = 
HSE_VALUE
;

312 
¶lsourû
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

313 
¶lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

315 ià(
¶lsourû
 != 0)

318 
¶lvco
 = (
HSE_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

323 
¶lvco
 = (
HSI_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

326 
¶Í
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

327 
Sy¡emCÜeClock
 = 
¶lvco
/
¶Í
;

330 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

335 
tmp
 = 
AHBP»scTabË
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

337 
Sy¡emCÜeClock
 >>ð
tmp
;

338 
	}
}

348 
	$S‘SysClock
()

353 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0, 
HSEStus
 = 0;

356 
RCC
->
CR
 |ð((
ušt32_t
)
RCC_CR_HSEON
);

361 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

362 
S¹UpCouÁ”
++;

364 (
HSEStus
 =ð0è&& (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
));

366 ià((
RCC
->
CR
 & 
RCC_CR_HSERDY
è!ð
RESET
)

368 
HSEStus
 = (
ušt32_t
)0x01;

372 
HSEStus
 = (
ušt32_t
)0x00;

375 ià(
HSEStus
 =ð(
ušt32_t
)0x01)

378 
RCC
->
APB1ENR
 |ð
RCC_APB1ENR_PWREN
;

379 
PWR
->
CR
 |ð
PWR_CR_VOS
;

382 
RCC
->
CFGR
 |ð
RCC_CFGR_HPRE_DIV1
;

385 
RCC
->
CFGR
 |ð
RCC_CFGR_PPRE2_DIV2
;

388 
RCC
->
CFGR
 |ð
RCC_CFGR_PPRE1_DIV4
;

391 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6è| (((
PLL_P
 >> 1) -1) << 16) |

392 (
RCC_PLLCFGR_PLLSRC_HSE
è| (
PLL_Q
 << 24);

395 
RCC
->
CR
 |ð
RCC_CR_PLLON
;

398 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

403 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

406 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_SW
));

407 
RCC
->
CFGR
 |ð
RCC_CFGR_SW_PLL
;

410 (
RCC
->
CFGR
 & (
ušt32_t
)
RCC_CFGR_SWS
 ) !ð
RCC_CFGR_SWS_PLL
);

420 
	}
}

428 #ifdeà
DATA_IN_ExtSRAM


437 
	$Sy¡emIn™_ExtMemCŽ
()

460 
RCC
->
AHB1ENR
 |= 0x00000078;

463 
GPIOD
->
AFR
[0] = 0x00cc00cc;

464 
GPIOD
->
AFR
[1] = 0xcccccccc;

466 
GPIOD
->
MODER
 = 0xaaaa0a0a;

468 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

470 
GPIOD
->
OTYPER
 = 0x00000000;

472 
GPIOD
->
PUPDR
 = 0x00000000;

475 
GPIOE
->
AFR
[0] = 0xcccccccc;

476 
GPIOE
->
AFR
[1] = 0xcccccccc;

478 
GPIOE
->
MODER
 = 0xaaaaaaaa;

480 
GPIOE
->
OSPEEDR
 = 0xffffffff;

482 
GPIOE
->
OTYPER
 = 0x00000000;

484 
GPIOE
->
PUPDR
 = 0x00000000;

487 
GPIOF
->
AFR
[0] = 0x00cccccc;

488 
GPIOF
->
AFR
[1] = 0xcccc0000;

490 
GPIOF
->
MODER
 = 0xaa000aaa;

492 
GPIOF
->
OSPEEDR
 = 0xff000fff;

494 
GPIOF
->
OTYPER
 = 0x00000000;

496 
GPIOF
->
PUPDR
 = 0x00000000;

499 
GPIOG
->
AFR
[0] = 0x00cccccc;

500 
GPIOG
->
AFR
[1] = 0x000000c0;

502 
GPIOG
->
MODER
 = 0x00080aaa;

504 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

506 
GPIOG
->
OTYPER
 = 0x00000000;

508 
GPIOG
->
PUPDR
 = 0x00000000;

512 
RCC
->
AHB3ENR
 |= 0x00000001;

515 
FMC_Bªk1
->
BTCR
[2] = 0x00001011;

516 
FMC_Bªk1
->
BTCR
[3] = 0x00000201;

517 
FMC_Bªk1E
->
BWTR
[2] = 0x0fffffff;

547 
	}
}

550 #ifdeà
DATA_IN_ExtSDRAM


559 
	$Sy¡emIn™_ExtMemCŽ
()

561 
ušt32_t
 
tm´eg
 = 0, 
timeout
 = 0xFFFF;

562 
ušt32_t
 
šdex
;

566 
RCC
->
AHB1ENR
 |= 0x000001FC;

569 
GPIOC
->
AFR
[0] = 0x0000000c;

570 
GPIOC
->
AFR
[1] = 0x00007700;

572 
GPIOC
->
MODER
 = 0x00a00002;

574 
GPIOC
->
OSPEEDR
 = 0x00a00002;

576 
GPIOC
->
OTYPER
 = 0x00000000;

578 
GPIOC
->
PUPDR
 = 0x00500000;

581 
GPIOD
->
AFR
[0] = 0x000000CC;

582 
GPIOD
->
AFR
[1] = 0xCC000CCC;

584 
GPIOD
->
MODER
 = 0xA02A000A;

586 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

588 
GPIOD
->
OTYPER
 = 0x00000000;

590 
GPIOD
->
PUPDR
 = 0x00000000;

593 
GPIOE
->
AFR
[0] = 0xC00000CC;

594 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

596 
GPIOE
->
MODER
 = 0xAAAA800A;

598 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

600 
GPIOE
->
OTYPER
 = 0x00000000;

602 
GPIOE
->
PUPDR
 = 0x00000000;

605 
GPIOF
->
AFR
[0] = 0xcccccccc;

606 
GPIOF
->
AFR
[1] = 0xcccccccc;

608 
GPIOF
->
MODER
 = 0xAA800AAA;

610 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

612 
GPIOF
->
OTYPER
 = 0x00000000;

614 
GPIOF
->
PUPDR
 = 0x00000000;

617 
GPIOG
->
AFR
[0] = 0xcccccccc;

618 
GPIOG
->
AFR
[1] = 0xcccccccc;

620 
GPIOG
->
MODER
 = 0xaaaaaaaa;

622 
GPIOG
->
OSPEEDR
 = 0xaaaaaaaa;

624 
GPIOG
->
OTYPER
 = 0x00000000;

626 
GPIOG
->
PUPDR
 = 0x00000000;

629 
GPIOH
->
AFR
[0] = 0x00C0CC00;

630 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

632 
GPIOH
->
MODER
 = 0xAAAA08A0;

634 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

636 
GPIOH
->
OTYPER
 = 0x00000000;

638 
GPIOH
->
PUPDR
 = 0x00000000;

641 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

642 
GPIOI
->
AFR
[1] = 0x00000CC0;

644 
GPIOI
->
MODER
 = 0x0028AAAA;

646 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

648 
GPIOI
->
OTYPER
 = 0x00000000;

650 
GPIOI
->
PUPDR
 = 0x00000000;

654 
RCC
->
AHB3ENR
 |= 0x00000001;

657 
FMC_Bªk5_6
->
SDCR
[0] = 0x000029D0;

658 
FMC_Bªk5_6
->
SDTR
[0] = 0x01115351;

662 
FMC_Bªk5_6
->
SDCMR
 = 0x00000011;

663 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

664 (
tm´eg
 !ð0è& (
timeout
-- > 0))

666 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

670 
šdex
 = 0; index<1000; index++);

673 
FMC_Bªk5_6
->
SDCMR
 = 0x00000012;

674 
timeout
 = 0xFFFF;

675 (
tm´eg
 !ð0è& (
timeout
-- > 0))

677 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

681 
FMC_Bªk5_6
->
SDCMR
 = 0x00000073;

682 
timeout
 = 0xFFFF;

683 (
tm´eg
 !ð0è& (
timeout
-- > 0))

685 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

689 
FMC_Bªk5_6
->
SDCMR
 = 0x00046014;

690 
timeout
 = 0xFFFF;

691 (
tm´eg
 !ð0è& (
timeout
-- > 0))

693 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

697 
tm´eg
 = 
FMC_Bªk5_6
->
SDRTR
;

698 
FMC_Bªk5_6
->
SDRTR
 = (
tm´eg
 | (0x0000027C<<1));

701 
tm´eg
 = 
FMC_Bªk5_6
->
SDCR
[0];

702 
FMC_Bªk5_6
->
SDCR
[0] = (
tm´eg
 & 0xFFFFFDFF);

728 
	}
}

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\src\gpio.h

1 #iâdeà
_GPIO_INCLUDED_


2 
	#_GPIO_INCLUDED_


	)

4 
	~"¡m32f4xx.h
"

5 
	~"¡m32f4xx_rcc.h
"

6 
	~"¡m32f4xx_cÚf.h
"

8 
	#PORTA
 0

	)

9 
	#PORTB
 1

	)

10 
	#PORTC
 2

	)

11 
	#PORTD
 3

	)

12 
	#PORTE
 4

	)

14 
	#AF0
 0

	)

15 
	#AF1
 1

	)

16 
	#AF2
 2

	)

17 
	#AF3
 3

	)

18 
	#AF4
 4

	)

19 
	#AF5
 5

	)

20 
	#AF6
 6

	)

21 
	#AF7
 7

	)

22 
	#AF8
 8

	)

23 
	#AF9
 9

	)

24 
	#AF10
 10

	)

25 
	#AF11
 11

	)

26 
	#AF12
 12

	)

27 
	#AF13
 13

	)

28 
	#AF14
 14

	)

29 
	#AF15
 15

	)

32 
	#INPUT
 0

	)

33 
	#GENERAL
 1

	)

34 
	#ALTERNATE
 2

	)

35 
	#ANALOG
 3

	)

38 
	#PUSH_PULL
 0

	)

39 
	#OPEN_DRAIN
 1

	)

42 
	#LOW_S
 0

43 
	#MEDIUM_S
 1

44 
	#FAST_S
 2

45 
	#HIGH_S
 3

46 

	)

48 
	#NO_PULL_UP
 0

	)

49 
	#PULL_UP
 1

	)

50 
	#PULL_DOWN
 2

	)

52 
	#GPIO_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

53 
	#GPIO
 ((*è
GPIO_BASE
)

	)

56 
	#pš_id
(
PIN_PORT
, 
PIN
èÐ(PIN_PORT<<4)|PIN )

	)

57 
	#GPIO_off£t
 ((
ušt32_t
)0x00000400)

	)

58 
	#GPIO_ba£
(
pš
è(
GPIO_BASE
 +Õš>>4)*
GPIO_off£t
 )

	)

61 
	#pš_mode
(
pš
, 
mode
è((
ušt32_t
èÐmodeè<<(Õš&0xF)<<1))

	)

62 
	#pš_ty³
(
pš
, 
ty³
è((
ušt32_t
èÐty³è<<(Õš&0xF)))

	)

63 
	#pš_¥“d
(
pš
, 
¥“d
è((
ušt32_t
èÐ¥“dè<<(Õš&0xF)<<1))

	)

64 
	#pš_puÎ
(
pš
, 
puÎ
è((
ušt32_t
èÐpuÎè<<(Õš&0xF)<<1))

	)

65 
	#pš_af
(
pš
,
af
è((
ušt32_t
è×fè<<(Õš&0x7)<<2))

	)

68 
	#þ—r_mode
(
pš
è(*((
ušt32_t
 *è(
	`GPIO_ba£
Õš))è&ð~
	`pš_mode
Õš, 0x3))

	)

69 
	#þ—r_ty³
(
pš
è(*((
ušt32_t
 *è(
	`GPIO_ba£
Õš)+ 0x04)è&ð~
	`pš_ty³
Õš, 0x1))

	)

70 
	#þ—r_¥“d
(
pš
è(*((
ušt32_t
 *è(
	`GPIO_ba£
Õšè+ 0x08)è&ð~
	`pš_¥“d
Õš, 0x3))

	)

71 
	#þ—r_puÎ
(
pš
è(*((
ušt32_t
 *è(
	`GPIO_ba£
Õšè+ 0x0C)è&ð~
	`pš_puÎ
Õš, 0x3))

	)

74 
	#þ—r_cÚf
(
pš
) ( \

75 
	`þ—r_mode
(
pš
); \

76 
	`þ—r_ty³
(
pš
); \

77 
	`þ—r_¥“d
(
pš
); \

78 
	`þ—r_puÎ
(
pš
è; )

	)

81 
	#£t_mode
(
pš
,
mode
è(*((
ušt32_t
 *è(
	`GPIO_ba£
Õš))è|ð
	`pš_mode
Õš, mode))

	)

82 
	#£t_ty³
(
pš
,
ty³
è(*((
ušt32_t
 *è(
	`GPIO_ba£
Õš)+ 0x04)è|ð
	`pš_mode
Õš,y³))

	)

83 
	#£t_¥“d
(
pš
,
¥“d
)(*((
ušt32_t
 *è(
	`GPIO_ba£
Õš)+ 0x08)è|ð
	`pš_mode
Õš, s³ed))

	)

84 
	#£t_puÎ
(
pš
,
puÎ
è(*((
ušt32_t
 *è(
	`GPIO_ba£
Õš)+ 0x0C)è|ð
	`pš_mode
Õš,…uÎ)))

	)

87 
	#£t_cÚf
(
pš
, 
mode
,
ty³
,
¥“d
,
puÎ
) (\

88 
	`£t_mode
(
pš
,
mode
);\

89 
	`£t_ty³
(
pš
,
ty³
); \

90 
	`£t_¥“d
(
pš
,
¥“d
);\

91 
	`£t_puÎ
(
pš
,
puÎ
); \

92 )

	)

95 
	#cÚf_mode
(
pš
, 
mode
è{*((
ušt32_t
 *è(
	`GPIO_ba£
(pin)+0x00)) = \

96 ((*((
ušt32_t
 *è(
	`GPIO_ba£
(
pš
)+0x00))&(~
	`pš_mode
Õš, 0x3)))|pš_modeÕš, 
mode
));}

	)

97 
	#cÚf_ty³
(
pš
, 
ty³
è{*((
ušt32_t
 *è(
	`GPIO_ba£
(pin)+0x04)) = \

98 ((*((
ušt32_t
 *è(
	`GPIO_ba£
(
pš
)+0x04))&(~
	`pš_ty³
Õš, 0x1)))|pš_ty³Õš, 
ty³
));}

	)

99 
	#cÚf_¥“d
(
pš
,
¥“d
è{*((
ušt32_t
 *è(
	`GPIO_ba£
(pin)+0x08)) = \

100 ((*((
ušt32_t
 *è(
	`GPIO_ba£
(
pš
)+0x08))&(~
	`pš_¥“d
Õš, 0x3)))|pš_¥“dÕš,
¥“d
));}

	)

101 
	#cÚf_puÎ
(
pš
, 
puÎ
è{*((
ušt32_t
 *è(
	`GPIO_ba£
(pin)+0x0C)) = \

102 ((*((
ušt32_t
 *è(
	`GPIO_ba£
(
pš
)+0x0C))&(~
	`pš_puÎ
Õš, 0x3)))|pš_puÎÕš, 
puÎ
));}

	)

105 
	#cÚf_pš
(
pš
, 
mode
, 
ty³
, 
¥“d
, 
puÎ
) {\

106 
	`cÚf_mode
(
pš
, 
mode
) \

107 
	`cÚf_ty³
(
pš
, 
ty³
) \

108 
	`cÚf_¥“d
(
pš
, 
¥“d
) \

109 
	`cÚf_puÎ
(
pš
, 
puÎ
è}

	)

112 
	#cÚf_af
(
pš
, 
af
è{*((
ušt32_t
 *è(
	`GPIO_ba£
(pin)+0x20+((pin&0x08)>>1))) = \

113 ((*((
ušt32_t
 *è(
	`GPIO_ba£
(
pš
)+0x20+(Õš&0x08)>>1)))&(~
	`pš_af
Õš,0xF)))|pš_afÕš,
af
));}

	)

116 
	#£t_pš
(
pš
è(*((
ušt32_t
 *)((
	`GPIO_ba£
Õš)è+ 0x18))ð((ušt32_t)1<<((ušt32_tíš&0x0000000f)))

	)

119 
	#»£t_pš
(
pš
è(*((
ušt32_t
 *)(
	`GPIO_ba£
Õšè+ 0x18))ð(ušt32_t)1<<(((ušt32_tíš&0xf)+0x00000010))

	)

123 
	#pš_v®
(
pš
è((*((
ušt32_t
 *)(
	`GPIO_ba£
Õšè+ 0x10)))&((ušt32_t)1<<Õš&0xf)))

	)

126 
	#pš_out
(
pš
è((*((
ušt32_t
 *)(
	`GPIO_ba£
Õšè+ 0x14)))&((ušt32_t)1<<Õš&0xf)))

	)

	@C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\src\main.c

1 
	~<¡m32f4xx.h
>

2 
	~<misc.h
>

3 
	~<¡m32f4xx_u§¹.h
>

5 
	#MAX_STRLEN
 12

6 

	)

7 
	#GENERAL_PIN_0
 
	`pš_id
(
PORTA
,0)

8 
	#GENERAL_PIN_1
 
	`pš_id
(
PORTA
,1)

9 
	#GENERAL_PIN_2
 
	`pš_id
(
PORTA
,2)

10 
	#GENERAL_PIN_3
 
	`pš_id
(
PORTA
,3)

11 
	#GENERAL_PIN_4
 
	`pš_id
(
PORTB
,0)

12 
	#GENERAL_PIN_5
 
	`pš_id
(
PORTB
,1)

13 
	#GENERAL_PIN_6
 
	`pš_id
(
PORTC
,1)

14 
	#GENERAL_PIN_7
 
	`pš_id
(
PORTC
,2)

15 
	#GENERAL_PIN_8
 
	`pš_id
(
PORTC
,4)

16 
	#GENERAL_PIN_9
 
	`pš_id
(
PORTC
,5)

17 

	)

18 
	~"gpio.h
"

19 
	~"ADC.h
"

21 
	$d–ay
(
ušt32_t
 
i
) {

22 vÞ©ž
ušt32_t
 
j
;

23 
j
=0; j!ð
i
 * 1000; j++)

25 
	}
}

27 
	$maš
()

29 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_ADC1
, 
ENABLE
);

30 
	`cÚf_pš
(
GENERAL_PIN_0
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
);

31 
	`cÚf_pš
(
GENERAL_PIN_1
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

32 
	`cÚf_pš
(
GENERAL_PIN_2
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

33 
	`cÚf_pš
(
GENERAL_PIN_3
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

34 
	`cÚf_pš
(
GENERAL_PIN_4
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

35 
	`cÚf_pš
(
GENERAL_PIN_5
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

36 
	`cÚf_pš
(
GENERAL_PIN_6
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

37 
	`cÚf_pš
(
GENERAL_PIN_7
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

38 
	`cÚf_pš
(
GENERAL_PIN_8
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

39 
	`cÚf_pš
(
GENERAL_PIN_9
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

40 
	`adcCÚfig
();

41 
ušt16_t
 
‹¡
;

46 
	}
}

	@
1
.
0
76
4836
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\INTERR~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST06C6~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST1B2B~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST21D2~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST305D~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST36C0~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST3B3F~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST3F92~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST47C3~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST58C8~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST65D2~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST6762~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST6CCC~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\ST9FC8~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STAC72~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STC5A5~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STD079~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STD49B~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STE181~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STE858~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STEF6E~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STFA64~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STM32F~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STM32F~2.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STM32F~3.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\STM32F~4.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\inc\misc.h
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST1EFE~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST2CBD~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST36BC~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST3CC4~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST3FB2~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST4119~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST43E2~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST5629~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST5EFE~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST6B32~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST6CEC~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST7ABC~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST7B53~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST8618~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST880C~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST93C1~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\ST9D60~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STBDDE~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STC468~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STC5CD~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STD034~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STD56B~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STD5E9~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STE8F0~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STF75B~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STFCC9~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STM32F~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STM32F~2.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STM32F~3.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\STM32F~4.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\SPL\src\misc.c
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\STM32F~1.LD
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\STM32F~2.LD
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\cmsis\ARM_CO~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\cmsis\CORE_C~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\cmsis\CORE_C~2.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\cmsis\CORE_C~3.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\cmsis\arm_math.h
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\cmsis\core_cm4.h
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\inc\STM32F~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\inc\STM32F~2.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\inc\SYSTEM~1.H
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\readme.txt
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\src\ADC.c
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\src\ADC.h
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\src\STARTU~1.S
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\src\SYSTEM~1.C
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\src\gpio.h
C:\Users\Alex\DOCUME~1\ROBOCV~1\NEWFOL~1\ADC1\src\main.c
