
Clover_LV_Shock_Sensors_F334R8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007cd8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08007e60  08007e60  00017e60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ea8  08007ea8  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  08007ea8  08007ea8  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007ea8  08007ea8  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ea8  08007ea8  00017ea8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007eac  08007eac  00017eac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08007eb0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
 10 .bss          000004d8  20000080  20000080  00020080  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000558  20000558  00020080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019f94  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003f0c  00000000  00000000  0003a040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001578  00000000  00000000  0003df50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001390  00000000  00000000  0003f4c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023a59  00000000  00000000  00040858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e4ba  00000000  00000000  000642b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ce1f5  00000000  00000000  0008276b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00150960  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005b04  00000000  00000000  001509b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000080 	.word	0x20000080
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007e48 	.word	0x08007e48

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000084 	.word	0x20000084
 80001c4:	08007e48 	.word	0x08007e48

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2uiz>:
 8000a74:	004a      	lsls	r2, r1, #1
 8000a76:	d211      	bcs.n	8000a9c <__aeabi_d2uiz+0x28>
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a7c:	d211      	bcs.n	8000aa2 <__aeabi_d2uiz+0x2e>
 8000a7e:	d50d      	bpl.n	8000a9c <__aeabi_d2uiz+0x28>
 8000a80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d40e      	bmi.n	8000aa8 <__aeabi_d2uiz+0x34>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9a:	4770      	bx	lr
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa6:	d102      	bne.n	8000aae <__aeabi_d2uiz+0x3a>
 8000aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8000aac:	4770      	bx	lr
 8000aae:	f04f 0000 	mov.w	r0, #0
 8000ab2:	4770      	bx	lr

08000ab4 <GAS_getHclkClk>:
/*
 * uint32_t GAS_getHclkClk(void)
 * Return: HCLK frequency in Hz
 */
uint32_t GAS_getHclkClk(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b08a      	sub	sp, #40	; 0x28
 8000ab8:	af00      	add	r7, sp, #0
	//Get SYSCLK in Hz.
	uint32_t sysclk_freq = HAL_RCC_GetSysClockFreq();
 8000aba:	f005 fa13 	bl	8005ee4 <HAL_RCC_GetSysClockFreq>
 8000abe:	6238      	str	r0, [r7, #32]
	//Get AHB prescaler.
	uint32_t ahb_prescaler;
	uint32_t ahbClkDiv;
	uint32_t flash_latency;
	RCC_ClkInitTypeDef clk_init_struct;
	HAL_RCC_GetClockConfig(&clk_init_struct, &flash_latency);
 8000ac0:	f107 0214 	add.w	r2, r7, #20
 8000ac4:	463b      	mov	r3, r7
 8000ac6:	4611      	mov	r1, r2
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f005 fac5 	bl	8006058 <HAL_RCC_GetClockConfig>

	ahbClkDiv = clk_init_struct.AHBCLKDivider;
 8000ace:	68bb      	ldr	r3, [r7, #8]
 8000ad0:	61fb      	str	r3, [r7, #28]
	switch(ahbClkDiv)
 8000ad2:	69fb      	ldr	r3, [r7, #28]
 8000ad4:	2bf0      	cmp	r3, #240	; 0xf0
 8000ad6:	d046      	beq.n	8000b66 <GAS_getHclkClk+0xb2>
 8000ad8:	69fb      	ldr	r3, [r7, #28]
 8000ada:	2bf0      	cmp	r3, #240	; 0xf0
 8000adc:	d847      	bhi.n	8000b6e <GAS_getHclkClk+0xba>
 8000ade:	69fb      	ldr	r3, [r7, #28]
 8000ae0:	2be0      	cmp	r3, #224	; 0xe0
 8000ae2:	d03c      	beq.n	8000b5e <GAS_getHclkClk+0xaa>
 8000ae4:	69fb      	ldr	r3, [r7, #28]
 8000ae6:	2be0      	cmp	r3, #224	; 0xe0
 8000ae8:	d841      	bhi.n	8000b6e <GAS_getHclkClk+0xba>
 8000aea:	69fb      	ldr	r3, [r7, #28]
 8000aec:	2bd0      	cmp	r3, #208	; 0xd0
 8000aee:	d033      	beq.n	8000b58 <GAS_getHclkClk+0xa4>
 8000af0:	69fb      	ldr	r3, [r7, #28]
 8000af2:	2bd0      	cmp	r3, #208	; 0xd0
 8000af4:	d83b      	bhi.n	8000b6e <GAS_getHclkClk+0xba>
 8000af6:	69fb      	ldr	r3, [r7, #28]
 8000af8:	2bc0      	cmp	r3, #192	; 0xc0
 8000afa:	d02a      	beq.n	8000b52 <GAS_getHclkClk+0x9e>
 8000afc:	69fb      	ldr	r3, [r7, #28]
 8000afe:	2bc0      	cmp	r3, #192	; 0xc0
 8000b00:	d835      	bhi.n	8000b6e <GAS_getHclkClk+0xba>
 8000b02:	69fb      	ldr	r3, [r7, #28]
 8000b04:	2bb0      	cmp	r3, #176	; 0xb0
 8000b06:	d021      	beq.n	8000b4c <GAS_getHclkClk+0x98>
 8000b08:	69fb      	ldr	r3, [r7, #28]
 8000b0a:	2bb0      	cmp	r3, #176	; 0xb0
 8000b0c:	d82f      	bhi.n	8000b6e <GAS_getHclkClk+0xba>
 8000b0e:	69fb      	ldr	r3, [r7, #28]
 8000b10:	2ba0      	cmp	r3, #160	; 0xa0
 8000b12:	d018      	beq.n	8000b46 <GAS_getHclkClk+0x92>
 8000b14:	69fb      	ldr	r3, [r7, #28]
 8000b16:	2ba0      	cmp	r3, #160	; 0xa0
 8000b18:	d829      	bhi.n	8000b6e <GAS_getHclkClk+0xba>
 8000b1a:	69fb      	ldr	r3, [r7, #28]
 8000b1c:	2b90      	cmp	r3, #144	; 0x90
 8000b1e:	d00f      	beq.n	8000b40 <GAS_getHclkClk+0x8c>
 8000b20:	69fb      	ldr	r3, [r7, #28]
 8000b22:	2b90      	cmp	r3, #144	; 0x90
 8000b24:	d823      	bhi.n	8000b6e <GAS_getHclkClk+0xba>
 8000b26:	69fb      	ldr	r3, [r7, #28]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d003      	beq.n	8000b34 <GAS_getHclkClk+0x80>
 8000b2c:	69fb      	ldr	r3, [r7, #28]
 8000b2e:	2b80      	cmp	r3, #128	; 0x80
 8000b30:	d003      	beq.n	8000b3a <GAS_getHclkClk+0x86>
 8000b32:	e01c      	b.n	8000b6e <GAS_getHclkClk+0xba>
	{
		case RCC_SYSCLK_DIV1:
			ahb_prescaler = 1; break;
 8000b34:	2301      	movs	r3, #1
 8000b36:	627b      	str	r3, [r7, #36]	; 0x24
 8000b38:	e019      	b.n	8000b6e <GAS_getHclkClk+0xba>
		case RCC_SYSCLK_DIV2:
			ahb_prescaler = 2; break;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	627b      	str	r3, [r7, #36]	; 0x24
 8000b3e:	e016      	b.n	8000b6e <GAS_getHclkClk+0xba>
		case RCC_SYSCLK_DIV4:
			ahb_prescaler = 4; break;
 8000b40:	2304      	movs	r3, #4
 8000b42:	627b      	str	r3, [r7, #36]	; 0x24
 8000b44:	e013      	b.n	8000b6e <GAS_getHclkClk+0xba>
		case RCC_SYSCLK_DIV8:
			ahb_prescaler = 8; break;
 8000b46:	2308      	movs	r3, #8
 8000b48:	627b      	str	r3, [r7, #36]	; 0x24
 8000b4a:	e010      	b.n	8000b6e <GAS_getHclkClk+0xba>
		case RCC_SYSCLK_DIV16:
			ahb_prescaler = 16; break;
 8000b4c:	2310      	movs	r3, #16
 8000b4e:	627b      	str	r3, [r7, #36]	; 0x24
 8000b50:	e00d      	b.n	8000b6e <GAS_getHclkClk+0xba>
		case RCC_SYSCLK_DIV64:
			ahb_prescaler = 64; break;
 8000b52:	2340      	movs	r3, #64	; 0x40
 8000b54:	627b      	str	r3, [r7, #36]	; 0x24
 8000b56:	e00a      	b.n	8000b6e <GAS_getHclkClk+0xba>
		case RCC_SYSCLK_DIV128:
			ahb_prescaler = 128; break;
 8000b58:	2380      	movs	r3, #128	; 0x80
 8000b5a:	627b      	str	r3, [r7, #36]	; 0x24
 8000b5c:	e007      	b.n	8000b6e <GAS_getHclkClk+0xba>
		case RCC_SYSCLK_DIV256:
			ahb_prescaler = 256; break;
 8000b5e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b62:	627b      	str	r3, [r7, #36]	; 0x24
 8000b64:	e003      	b.n	8000b6e <GAS_getHclkClk+0xba>
		case RCC_SYSCLK_DIV512:
			ahb_prescaler = 512; break;
 8000b66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b6a:	627b      	str	r3, [r7, #36]	; 0x24
 8000b6c:	bf00      	nop
	}

	uint32_t hclk_freq = sysclk_freq / ahb_prescaler;
 8000b6e:	6a3a      	ldr	r2, [r7, #32]
 8000b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b72:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b76:	61bb      	str	r3, [r7, #24]

	return hclk_freq;
 8000b78:	69bb      	ldr	r3, [r7, #24]
}
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	3728      	adds	r7, #40	; 0x28
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
	...

08000b84 <GAS_Adc_init>:
static void GAS_Adc_startAdc(GAS_Adc_adc_t *adc);

SensorHubADC_t SensorHubADC;

void GAS_Adc_init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0

#ifdef __USE_ADC1__
		GAS_Adc_adc_t *adc1 = &GAS_Adc_adc1;
 8000b8a:	4b1b      	ldr	r3, [pc, #108]	; (8000bf8 <GAS_Adc_init+0x74>)
 8000b8c:	607b      	str	r3, [r7, #4]

		adc1->hadc = &hadc1;
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	4a1a      	ldr	r2, [pc, #104]	; (8000bfc <GAS_Adc_init+0x78>)
 8000b92:	601a      	str	r2, [r3, #0]

		adc1->dataLength = ((adc1->hadc->Instance->SQR1)>>20U);
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9c:	0d1a      	lsrs	r2, r3, #20
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	605a      	str	r2, [r3, #4]
		adc1->data = (uint32_t*)malloc(adc1->dataLength*sizeof(uint32_t));
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	685b      	ldr	r3, [r3, #4]
 8000ba6:	009b      	lsls	r3, r3, #2
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f007 f88b 	bl	8007cc4 <malloc>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	461a      	mov	r2, r3
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	609a      	str	r2, [r3, #8]

		GAS_Adc_startAdc(adc1);
 8000bb6:	6878      	ldr	r0, [r7, #4]
 8000bb8:	f000 f826 	bl	8000c08 <GAS_Adc_startAdc>

#endif
#ifdef __USE_ADC2__
		GAS_Adc_adc_t *adc2 = &GAS_Adc_adc2;
 8000bbc:	4b10      	ldr	r3, [pc, #64]	; (8000c00 <GAS_Adc_init+0x7c>)
 8000bbe:	603b      	str	r3, [r7, #0]

		adc2->hadc = &hadc2;
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	4a10      	ldr	r2, [pc, #64]	; (8000c04 <GAS_Adc_init+0x80>)
 8000bc4:	601a      	str	r2, [r3, #0]

		adc2->dataLength = ((adc2->hadc->Instance->SQR1)>>20U);
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bce:	0d1a      	lsrs	r2, r3, #20
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	605a      	str	r2, [r3, #4]
		adc2->data = (uint32_t*)malloc(adc2->dataLength*sizeof(uint32_t));
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	009b      	lsls	r3, r3, #2
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f007 f872 	bl	8007cc4 <malloc>
 8000be0:	4603      	mov	r3, r0
 8000be2:	461a      	mov	r2, r3
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	609a      	str	r2, [r3, #8]

		GAS_Adc_startAdc(adc2);
 8000be8:	6838      	ldr	r0, [r7, #0]
 8000bea:	f000 f80d 	bl	8000c08 <GAS_Adc_startAdc>
#endif
}
 8000bee:	bf00      	nop
 8000bf0:	3708      	adds	r7, #8
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	2000009c 	.word	0x2000009c
 8000bfc:	20000154 	.word	0x20000154
 8000c00:	200000a8 	.word	0x200000a8
 8000c04:	200001a4 	.word	0x200001a4

08000c08 <GAS_Adc_startAdc>:



//TODO: Non DMA functions
static void GAS_Adc_startAdc(GAS_Adc_adc_t *adc)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
	if(HAL_ADC_Start_DMA(adc->hadc, adc->data, adc->dataLength) != HAL_OK)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	6818      	ldr	r0, [r3, #0]
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	6899      	ldr	r1, [r3, #8]
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	685b      	ldr	r3, [r3, #4]
 8000c1c:	461a      	mov	r2, r3
 8000c1e:	f001 ff97 	bl	8002b50 <HAL_ADC_Start_DMA>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d001      	beq.n	8000c2c <GAS_Adc_startAdc+0x24>
	{
		GAS_Adc_initErrorTrap();
 8000c28:	f000 f804 	bl	8000c34 <GAS_Adc_initErrorTrap>
	}
}
 8000c2c:	bf00      	nop
 8000c2e:	3708      	adds	r7, #8
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}

08000c34 <GAS_Adc_initErrorTrap>:

static void GAS_Adc_initErrorTrap(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c38:	b672      	cpsid	i
}
 8000c3a:	bf00      	nop
	__disable_irq();
	while(1);
 8000c3c:	e7fe      	b.n	8000c3c <GAS_Adc_initErrorTrap+0x8>
	...

08000c40 <GAS_Adc_getValue>:
}

void GAS_Adc_getValue(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
#ifdef __USE_ADC1__
	SensorHubADC.ADC1_IN1 = GAS_Adc_adc1.data[0];
 8000c44:	4b1d      	ldr	r3, [pc, #116]	; (8000cbc <GAS_Adc_getValue+0x7c>)
 8000c46:	689b      	ldr	r3, [r3, #8]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	b29a      	uxth	r2, r3
 8000c4c:	4b1c      	ldr	r3, [pc, #112]	; (8000cc0 <GAS_Adc_getValue+0x80>)
 8000c4e:	801a      	strh	r2, [r3, #0]
	SensorHubADC.ADC1_IN2 = GAS_Adc_adc1.data[1];
 8000c50:	4b1a      	ldr	r3, [pc, #104]	; (8000cbc <GAS_Adc_getValue+0x7c>)
 8000c52:	689b      	ldr	r3, [r3, #8]
 8000c54:	3304      	adds	r3, #4
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	b29a      	uxth	r2, r3
 8000c5a:	4b19      	ldr	r3, [pc, #100]	; (8000cc0 <GAS_Adc_getValue+0x80>)
 8000c5c:	805a      	strh	r2, [r3, #2]
	SensorHubADC.ADC1_IN3 = GAS_Adc_adc1.data[2];
 8000c5e:	4b17      	ldr	r3, [pc, #92]	; (8000cbc <GAS_Adc_getValue+0x7c>)
 8000c60:	689b      	ldr	r3, [r3, #8]
 8000c62:	3308      	adds	r3, #8
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	b29a      	uxth	r2, r3
 8000c68:	4b15      	ldr	r3, [pc, #84]	; (8000cc0 <GAS_Adc_getValue+0x80>)
 8000c6a:	809a      	strh	r2, [r3, #4]
	SensorHubADC.ADC1_IN4 = GAS_Adc_adc1.data[3];
 8000c6c:	4b13      	ldr	r3, [pc, #76]	; (8000cbc <GAS_Adc_getValue+0x7c>)
 8000c6e:	689b      	ldr	r3, [r3, #8]
 8000c70:	330c      	adds	r3, #12
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	b29a      	uxth	r2, r3
 8000c76:	4b12      	ldr	r3, [pc, #72]	; (8000cc0 <GAS_Adc_getValue+0x80>)
 8000c78:	80da      	strh	r2, [r3, #6]
#endif

#ifdef __USE_ADC2__
	SensorHubADC.ADC2_IN1 = GAS_Adc_adc2.data[0];
 8000c7a:	4b12      	ldr	r3, [pc, #72]	; (8000cc4 <GAS_Adc_getValue+0x84>)
 8000c7c:	689b      	ldr	r3, [r3, #8]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	b29a      	uxth	r2, r3
 8000c82:	4b0f      	ldr	r3, [pc, #60]	; (8000cc0 <GAS_Adc_getValue+0x80>)
 8000c84:	811a      	strh	r2, [r3, #8]
	SensorHubADC.ADC2_IN2 = GAS_Adc_adc2.data[1];
 8000c86:	4b0f      	ldr	r3, [pc, #60]	; (8000cc4 <GAS_Adc_getValue+0x84>)
 8000c88:	689b      	ldr	r3, [r3, #8]
 8000c8a:	3304      	adds	r3, #4
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	b29a      	uxth	r2, r3
 8000c90:	4b0b      	ldr	r3, [pc, #44]	; (8000cc0 <GAS_Adc_getValue+0x80>)
 8000c92:	815a      	strh	r2, [r3, #10]
	SensorHubADC.ADC2_IN3 = GAS_Adc_adc2.data[2];
 8000c94:	4b0b      	ldr	r3, [pc, #44]	; (8000cc4 <GAS_Adc_getValue+0x84>)
 8000c96:	689b      	ldr	r3, [r3, #8]
 8000c98:	3308      	adds	r3, #8
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	b29a      	uxth	r2, r3
 8000c9e:	4b08      	ldr	r3, [pc, #32]	; (8000cc0 <GAS_Adc_getValue+0x80>)
 8000ca0:	819a      	strh	r2, [r3, #12]
	SensorHubADC.ADC2_IN4 = GAS_Adc_adc2.data[3];
 8000ca2:	4b08      	ldr	r3, [pc, #32]	; (8000cc4 <GAS_Adc_getValue+0x84>)
 8000ca4:	689b      	ldr	r3, [r3, #8]
 8000ca6:	330c      	adds	r3, #12
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	b29a      	uxth	r2, r3
 8000cac:	4b04      	ldr	r3, [pc, #16]	; (8000cc0 <GAS_Adc_getValue+0x80>)
 8000cae:	81da      	strh	r2, [r3, #14]
#endif
}
 8000cb0:	bf00      	nop
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	2000009c 	.word	0x2000009c
 8000cc0:	200000b4 	.word	0x200000b4
 8000cc4:	200000a8 	.word	0x200000a8

08000cc8 <GAS_Can_txSetting>:
#endif
uint32_t STM32_msgWSS_ID = 0x00334B03;
#endif

void GAS_Can_txSetting(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
#ifdef __USE_ADC1__
	canTxHeader_ADC1.ExtId = STM32_msgADC1_ID;
 8000ccc:	4b15      	ldr	r3, [pc, #84]	; (8000d24 <GAS_Can_txSetting+0x5c>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a15      	ldr	r2, [pc, #84]	; (8000d28 <GAS_Can_txSetting+0x60>)
 8000cd2:	6053      	str	r3, [r2, #4]
	canTxHeader_ADC1.IDE = CAN_ID_EXT;
 8000cd4:	4b14      	ldr	r3, [pc, #80]	; (8000d28 <GAS_Can_txSetting+0x60>)
 8000cd6:	2204      	movs	r2, #4
 8000cd8:	609a      	str	r2, [r3, #8]
	canTxHeader_ADC1.RTR = CAN_RTR_DATA;
 8000cda:	4b13      	ldr	r3, [pc, #76]	; (8000d28 <GAS_Can_txSetting+0x60>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	60da      	str	r2, [r3, #12]
	canTxHeader_ADC1.DLC = 8;
 8000ce0:	4b11      	ldr	r3, [pc, #68]	; (8000d28 <GAS_Can_txSetting+0x60>)
 8000ce2:	2208      	movs	r2, #8
 8000ce4:	611a      	str	r2, [r3, #16]
#endif
#ifdef __USE_ADC2__
	canTxHeader_ADC2.ExtId = STM32_msgADC2_ID;
 8000ce6:	4b11      	ldr	r3, [pc, #68]	; (8000d2c <GAS_Can_txSetting+0x64>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4a11      	ldr	r2, [pc, #68]	; (8000d30 <GAS_Can_txSetting+0x68>)
 8000cec:	6053      	str	r3, [r2, #4]
	canTxHeader_ADC2.IDE = CAN_ID_EXT;
 8000cee:	4b10      	ldr	r3, [pc, #64]	; (8000d30 <GAS_Can_txSetting+0x68>)
 8000cf0:	2204      	movs	r2, #4
 8000cf2:	609a      	str	r2, [r3, #8]
	canTxHeader_ADC2.RTR = CAN_RTR_DATA;
 8000cf4:	4b0e      	ldr	r3, [pc, #56]	; (8000d30 <GAS_Can_txSetting+0x68>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	60da      	str	r2, [r3, #12]
	canTxHeader_ADC2.DLC = 8;
 8000cfa:	4b0d      	ldr	r3, [pc, #52]	; (8000d30 <GAS_Can_txSetting+0x68>)
 8000cfc:	2208      	movs	r2, #8
 8000cfe:	611a      	str	r2, [r3, #16]
#endif
	canTxHeader_WSS.ExtId = STM32_msgWSS_ID;
 8000d00:	4b0c      	ldr	r3, [pc, #48]	; (8000d34 <GAS_Can_txSetting+0x6c>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a0c      	ldr	r2, [pc, #48]	; (8000d38 <GAS_Can_txSetting+0x70>)
 8000d06:	6053      	str	r3, [r2, #4]
	canTxHeader_WSS.IDE = CAN_ID_EXT;
 8000d08:	4b0b      	ldr	r3, [pc, #44]	; (8000d38 <GAS_Can_txSetting+0x70>)
 8000d0a:	2204      	movs	r2, #4
 8000d0c:	609a      	str	r2, [r3, #8]
	canTxHeader_WSS.RTR = CAN_RTR_DATA;
 8000d0e:	4b0a      	ldr	r3, [pc, #40]	; (8000d38 <GAS_Can_txSetting+0x70>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	60da      	str	r2, [r3, #12]
	canTxHeader_WSS.DLC = 8;
 8000d14:	4b08      	ldr	r3, [pc, #32]	; (8000d38 <GAS_Can_txSetting+0x70>)
 8000d16:	2208      	movs	r2, #8
 8000d18:	611a      	str	r2, [r3, #16]
}
 8000d1a:	bf00      	nop
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr
 8000d24:	20000000 	.word	0x20000000
 8000d28:	200000c4 	.word	0x200000c4
 8000d2c:	20000004 	.word	0x20000004
 8000d30:	200000e4 	.word	0x200000e4
 8000d34:	20000008 	.word	0x20000008
 8000d38:	20000104 	.word	0x20000104

08000d3c <GAS_Can_rxSetting>:

void GAS_Can_rxSetting(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
	//No rx required.
}
 8000d40:	bf00      	nop
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr
	...

08000d4c <GAS_Can_init>:

void GAS_Can_init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
	GAS_Can_txSetting();
 8000d50:	f7ff ffba 	bl	8000cc8 <GAS_Can_txSetting>
	GAS_Can_rxSetting();
 8000d54:	f7ff fff2 	bl	8000d3c <GAS_Can_rxSetting>
	if(HAL_CAN_Start(&hcan) != HAL_OK) {
 8000d58:	4809      	ldr	r0, [pc, #36]	; (8000d80 <GAS_Can_init+0x34>)
 8000d5a:	f002 fd84 	bl	8003866 <HAL_CAN_Start>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <GAS_Can_init+0x1c>
		Error_Handler();
 8000d64:	f000 ff70 	bl	8001c48 <Error_Handler>
	}
	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8000d68:	2102      	movs	r1, #2
 8000d6a:	4805      	ldr	r0, [pc, #20]	; (8000d80 <GAS_Can_init+0x34>)
 8000d6c:	f002 fecf 	bl	8003b0e <HAL_CAN_ActivateNotification>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <GAS_Can_init+0x2e>
	{
		Error_Handler();
 8000d76:	f000 ff67 	bl	8001c48 <Error_Handler>
	}
}
 8000d7a:	bf00      	nop
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	20000280 	.word	0x20000280

08000d84 <GAS_Can_sendMessage>:

void GAS_Can_sendMessage()
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
	//Modify them according to GAS_BuildConfig.h
	stm32_msgWSS.B.WSS2_RPM = TickToRPM_TIM15(SensorHubPWM.Interval15);
 8000d88:	4b4c      	ldr	r3, [pc, #304]	; (8000ebc <GAS_Can_sendMessage+0x138>)
 8000d8a:	8a1b      	ldrh	r3, [r3, #16]
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f000 f9af 	bl	80010f0 <TickToRPM_TIM15>
 8000d92:	4603      	mov	r3, r0
 8000d94:	461a      	mov	r2, r3
 8000d96:	4b4a      	ldr	r3, [pc, #296]	; (8000ec0 <GAS_Can_sendMessage+0x13c>)
 8000d98:	805a      	strh	r2, [r3, #2]
	stm32_msgWSS.B.WSS1_RPM = TickToRPM_TIM3(SensorHubPWM.Interval3);
 8000d9a:	4b48      	ldr	r3, [pc, #288]	; (8000ebc <GAS_Can_sendMessage+0x138>)
 8000d9c:	881b      	ldrh	r3, [r3, #0]
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f000 f968 	bl	8001074 <TickToRPM_TIM3>
 8000da4:	4603      	mov	r3, r0
 8000da6:	461a      	mov	r2, r3
 8000da8:	4b45      	ldr	r3, [pc, #276]	; (8000ec0 <GAS_Can_sendMessage+0x13c>)
 8000daa:	801a      	strh	r2, [r3, #0]
		stm32_msgWSS.B.dutyFlag.S.TIM2_ERROR = 0;
	}
#endif

#ifdef __USE_TIM3__
	if(SensorHubPWM.DutyRatio3 > dutyUpperBound || SensorHubPWM.DutyRatio3 < dutyLowerBound) {
 8000dac:	4b43      	ldr	r3, [pc, #268]	; (8000ebc <GAS_Can_sendMessage+0x138>)
 8000dae:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8000db2:	4b44      	ldr	r3, [pc, #272]	; (8000ec4 <GAS_Can_sendMessage+0x140>)
 8000db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000db8:	f7ff fe52 	bl	8000a60 <__aeabi_dcmpgt>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d10a      	bne.n	8000dd8 <GAS_Can_sendMessage+0x54>
 8000dc2:	4b3e      	ldr	r3, [pc, #248]	; (8000ebc <GAS_Can_sendMessage+0x138>)
 8000dc4:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8000dc8:	4b3f      	ldr	r3, [pc, #252]	; (8000ec8 <GAS_Can_sendMessage+0x144>)
 8000dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dce:	f7ff fe29 	bl	8000a24 <__aeabi_dcmplt>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d005      	beq.n	8000de4 <GAS_Can_sendMessage+0x60>
		stm32_msgWSS.B.dutyFlag.S.TIM3_ERROR = 1;
 8000dd8:	4a39      	ldr	r2, [pc, #228]	; (8000ec0 <GAS_Can_sendMessage+0x13c>)
 8000dda:	7913      	ldrb	r3, [r2, #4]
 8000ddc:	f043 0304 	orr.w	r3, r3, #4
 8000de0:	7113      	strb	r3, [r2, #4]
 8000de2:	e004      	b.n	8000dee <GAS_Can_sendMessage+0x6a>
	} else{
		stm32_msgWSS.B.dutyFlag.S.TIM3_ERROR = 0;
 8000de4:	4a36      	ldr	r2, [pc, #216]	; (8000ec0 <GAS_Can_sendMessage+0x13c>)
 8000de6:	7913      	ldrb	r3, [r2, #4]
 8000de8:	f36f 0382 	bfc	r3, #2, #1
 8000dec:	7113      	strb	r3, [r2, #4]
	}
#endif

#ifdef __USE_TIM15__
	if(SensorHubPWM.DutyRatio15 > dutyUpperBound || SensorHubPWM.DutyRatio15 < dutyLowerBound) {
 8000dee:	4b33      	ldr	r3, [pc, #204]	; (8000ebc <GAS_Can_sendMessage+0x138>)
 8000df0:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8000df4:	4b33      	ldr	r3, [pc, #204]	; (8000ec4 <GAS_Can_sendMessage+0x140>)
 8000df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dfa:	f7ff fe31 	bl	8000a60 <__aeabi_dcmpgt>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d10a      	bne.n	8000e1a <GAS_Can_sendMessage+0x96>
 8000e04:	4b2d      	ldr	r3, [pc, #180]	; (8000ebc <GAS_Can_sendMessage+0x138>)
 8000e06:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8000e0a:	4b2f      	ldr	r3, [pc, #188]	; (8000ec8 <GAS_Can_sendMessage+0x144>)
 8000e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e10:	f7ff fe08 	bl	8000a24 <__aeabi_dcmplt>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d005      	beq.n	8000e26 <GAS_Can_sendMessage+0xa2>
		stm32_msgWSS.B.dutyFlag.S.TIM15_ERROR = 1;
 8000e1a:	4a29      	ldr	r2, [pc, #164]	; (8000ec0 <GAS_Can_sendMessage+0x13c>)
 8000e1c:	7913      	ldrb	r3, [r2, #4]
 8000e1e:	f043 0308 	orr.w	r3, r3, #8
 8000e22:	7113      	strb	r3, [r2, #4]
 8000e24:	e004      	b.n	8000e30 <GAS_Can_sendMessage+0xac>
	} else{
		stm32_msgWSS.B.dutyFlag.S.TIM15_ERROR = 0;
 8000e26:	4a26      	ldr	r2, [pc, #152]	; (8000ec0 <GAS_Can_sendMessage+0x13c>)
 8000e28:	7913      	ldrb	r3, [r2, #4]
 8000e2a:	f36f 03c3 	bfc	r3, #3, #1
 8000e2e:	7113      	strb	r3, [r2, #4]
	}
#endif

	TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan);
 8000e30:	4826      	ldr	r0, [pc, #152]	; (8000ecc <GAS_Can_sendMessage+0x148>)
 8000e32:	f002 fe37 	bl	8003aa4 <HAL_CAN_GetTxMailboxesFreeLevel>
 8000e36:	4603      	mov	r3, r0
 8000e38:	4a25      	ldr	r2, [pc, #148]	; (8000ed0 <GAS_Can_sendMessage+0x14c>)
 8000e3a:	6013      	str	r3, [r2, #0]
	HAL_CAN_AddTxMessage(&hcan, &canTxHeader_WSS, &stm32_msgWSS.TxData[0], &TxMailBox);
 8000e3c:	4b24      	ldr	r3, [pc, #144]	; (8000ed0 <GAS_Can_sendMessage+0x14c>)
 8000e3e:	4a20      	ldr	r2, [pc, #128]	; (8000ec0 <GAS_Can_sendMessage+0x13c>)
 8000e40:	4924      	ldr	r1, [pc, #144]	; (8000ed4 <GAS_Can_sendMessage+0x150>)
 8000e42:	4822      	ldr	r0, [pc, #136]	; (8000ecc <GAS_Can_sendMessage+0x148>)
 8000e44:	f002 fd53 	bl	80038ee <HAL_CAN_AddTxMessage>
	else{
		HAL_GPIO_WritePin(GPIOB, LED01_Pin, GPIO_PIN_RESET);
	}*/

#ifdef __USE_ADC1__
	stm32_msgADC1.B.IN1 = SensorHubADC.ADC1_IN1;
 8000e48:	4b23      	ldr	r3, [pc, #140]	; (8000ed8 <GAS_Can_sendMessage+0x154>)
 8000e4a:	881a      	ldrh	r2, [r3, #0]
 8000e4c:	4b23      	ldr	r3, [pc, #140]	; (8000edc <GAS_Can_sendMessage+0x158>)
 8000e4e:	801a      	strh	r2, [r3, #0]
	stm32_msgADC1.B.IN2 = SensorHubADC.ADC1_IN2;
 8000e50:	4b21      	ldr	r3, [pc, #132]	; (8000ed8 <GAS_Can_sendMessage+0x154>)
 8000e52:	885a      	ldrh	r2, [r3, #2]
 8000e54:	4b21      	ldr	r3, [pc, #132]	; (8000edc <GAS_Can_sendMessage+0x158>)
 8000e56:	805a      	strh	r2, [r3, #2]
	stm32_msgADC1.B.IN3 = SensorHubADC.ADC1_IN3;
 8000e58:	4b1f      	ldr	r3, [pc, #124]	; (8000ed8 <GAS_Can_sendMessage+0x154>)
 8000e5a:	889a      	ldrh	r2, [r3, #4]
 8000e5c:	4b1f      	ldr	r3, [pc, #124]	; (8000edc <GAS_Can_sendMessage+0x158>)
 8000e5e:	809a      	strh	r2, [r3, #4]
	stm32_msgADC1.B.IN4 = SensorHubADC.ADC1_IN4;
 8000e60:	4b1d      	ldr	r3, [pc, #116]	; (8000ed8 <GAS_Can_sendMessage+0x154>)
 8000e62:	88da      	ldrh	r2, [r3, #6]
 8000e64:	4b1d      	ldr	r3, [pc, #116]	; (8000edc <GAS_Can_sendMessage+0x158>)
 8000e66:	80da      	strh	r2, [r3, #6]
	TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan);
 8000e68:	4818      	ldr	r0, [pc, #96]	; (8000ecc <GAS_Can_sendMessage+0x148>)
 8000e6a:	f002 fe1b 	bl	8003aa4 <HAL_CAN_GetTxMailboxesFreeLevel>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	4a17      	ldr	r2, [pc, #92]	; (8000ed0 <GAS_Can_sendMessage+0x14c>)
 8000e72:	6013      	str	r3, [r2, #0]
	HAL_CAN_AddTxMessage(&hcan, &canTxHeader_ADC1, &stm32_msgADC1.TxData[0], &TxMailBox);
 8000e74:	4b16      	ldr	r3, [pc, #88]	; (8000ed0 <GAS_Can_sendMessage+0x14c>)
 8000e76:	4a19      	ldr	r2, [pc, #100]	; (8000edc <GAS_Can_sendMessage+0x158>)
 8000e78:	4919      	ldr	r1, [pc, #100]	; (8000ee0 <GAS_Can_sendMessage+0x15c>)
 8000e7a:	4814      	ldr	r0, [pc, #80]	; (8000ecc <GAS_Can_sendMessage+0x148>)
 8000e7c:	f002 fd37 	bl	80038ee <HAL_CAN_AddTxMessage>
		HAL_GPIO_WritePin(GPIOB, LED02_Pin, GPIO_PIN_RESET);
	}*/
#endif

#ifdef __USE_ADC2__
	stm32_msgADC2.B.IN1 = SensorHubADC.ADC2_IN1;
 8000e80:	4b15      	ldr	r3, [pc, #84]	; (8000ed8 <GAS_Can_sendMessage+0x154>)
 8000e82:	891a      	ldrh	r2, [r3, #8]
 8000e84:	4b17      	ldr	r3, [pc, #92]	; (8000ee4 <GAS_Can_sendMessage+0x160>)
 8000e86:	801a      	strh	r2, [r3, #0]
	stm32_msgADC2.B.IN2 = SensorHubADC.ADC2_IN2;
 8000e88:	4b13      	ldr	r3, [pc, #76]	; (8000ed8 <GAS_Can_sendMessage+0x154>)
 8000e8a:	895a      	ldrh	r2, [r3, #10]
 8000e8c:	4b15      	ldr	r3, [pc, #84]	; (8000ee4 <GAS_Can_sendMessage+0x160>)
 8000e8e:	805a      	strh	r2, [r3, #2]
	stm32_msgADC2.B.IN3 = SensorHubADC.ADC2_IN3;
 8000e90:	4b11      	ldr	r3, [pc, #68]	; (8000ed8 <GAS_Can_sendMessage+0x154>)
 8000e92:	899a      	ldrh	r2, [r3, #12]
 8000e94:	4b13      	ldr	r3, [pc, #76]	; (8000ee4 <GAS_Can_sendMessage+0x160>)
 8000e96:	809a      	strh	r2, [r3, #4]
	stm32_msgADC2.B.IN4 = SensorHubADC.ADC2_IN4;
 8000e98:	4b0f      	ldr	r3, [pc, #60]	; (8000ed8 <GAS_Can_sendMessage+0x154>)
 8000e9a:	89da      	ldrh	r2, [r3, #14]
 8000e9c:	4b11      	ldr	r3, [pc, #68]	; (8000ee4 <GAS_Can_sendMessage+0x160>)
 8000e9e:	80da      	strh	r2, [r3, #6]
	TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan);
 8000ea0:	480a      	ldr	r0, [pc, #40]	; (8000ecc <GAS_Can_sendMessage+0x148>)
 8000ea2:	f002 fdff 	bl	8003aa4 <HAL_CAN_GetTxMailboxesFreeLevel>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	4a09      	ldr	r2, [pc, #36]	; (8000ed0 <GAS_Can_sendMessage+0x14c>)
 8000eaa:	6013      	str	r3, [r2, #0]
	HAL_CAN_AddTxMessage(&hcan, &canTxHeader_ADC2, &stm32_msgADC2.TxData[0], &TxMailBox);
 8000eac:	4b08      	ldr	r3, [pc, #32]	; (8000ed0 <GAS_Can_sendMessage+0x14c>)
 8000eae:	4a0d      	ldr	r2, [pc, #52]	; (8000ee4 <GAS_Can_sendMessage+0x160>)
 8000eb0:	490d      	ldr	r1, [pc, #52]	; (8000ee8 <GAS_Can_sendMessage+0x164>)
 8000eb2:	4806      	ldr	r0, [pc, #24]	; (8000ecc <GAS_Can_sendMessage+0x148>)
 8000eb4:	f002 fd1b 	bl	80038ee <HAL_CAN_AddTxMessage>
#endif
}
 8000eb8:	bf00      	nop
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	20000128 	.word	0x20000128
 8000ec0:	2000011c 	.word	0x2000011c
 8000ec4:	08007e68 	.word	0x08007e68
 8000ec8:	08007e60 	.word	0x08007e60
 8000ecc:	20000280 	.word	0x20000280
 8000ed0:	20000124 	.word	0x20000124
 8000ed4:	20000104 	.word	0x20000104
 8000ed8:	200000b4 	.word	0x200000b4
 8000edc:	200000dc 	.word	0x200000dc
 8000ee0:	200000c4 	.word	0x200000c4
 8000ee4:	200000fc 	.word	0x200000fc
 8000ee8:	200000e4 	.word	0x200000e4

08000eec <GAS_Pwm_init>:

const double dutyLowerBound = 0.0;
const double dutyUpperBound = 1.0;

void GAS_Pwm_init()
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
#ifdef __USE_TIM2__
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1); //main channel
	HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2); //indirect channel
#endif
#ifdef __USE_TIM3__
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1); //main channel
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	4808      	ldr	r0, [pc, #32]	; (8000f14 <GAS_Pwm_init+0x28>)
 8000ef4:	f005 fbb8 	bl	8006668 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start(&htim3, TIM_CHANNEL_2); //indirect channel
 8000ef8:	2104      	movs	r1, #4
 8000efa:	4806      	ldr	r0, [pc, #24]	; (8000f14 <GAS_Pwm_init+0x28>)
 8000efc:	f005 facc 	bl	8006498 <HAL_TIM_IC_Start>
#endif
#ifdef __USE_TIM15__
	HAL_TIM_IC_Start_IT(&htim15, TIM_CHANNEL_1); //main channel
 8000f00:	2100      	movs	r1, #0
 8000f02:	4805      	ldr	r0, [pc, #20]	; (8000f18 <GAS_Pwm_init+0x2c>)
 8000f04:	f005 fbb0 	bl	8006668 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start(&htim15, TIM_CHANNEL_2); //indirect channel
 8000f08:	2104      	movs	r1, #4
 8000f0a:	4803      	ldr	r0, [pc, #12]	; (8000f18 <GAS_Pwm_init+0x2c>)
 8000f0c:	f005 fac4 	bl	8006498 <HAL_TIM_IC_Start>
#endif
}
 8000f10:	bf00      	nop
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	200003a4 	.word	0x200003a4
 8000f18:	200003f0 	.word	0x200003f0

08000f1c <GAS_Pwm_InterruptServiceRoutine>:
#endif
}
*/

void GAS_Pwm_InterruptServiceRoutine(TIM_HandleTypeDef *htim)
{
 8000f1c:	b5b0      	push	{r4, r5, r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
			}
		}
	}
#endif
#ifdef __USE_TIM3__
	if(htim->Instance == TIM3) {
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a38      	ldr	r2, [pc, #224]	; (800100c <GAS_Pwm_InterruptServiceRoutine+0xf0>)
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d132      	bne.n	8000f94 <GAS_Pwm_InterruptServiceRoutine+0x78>
		//HAL_GPIO_TogglePin(GPIOB, LED02_Pin);
		if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	7f1b      	ldrb	r3, [r3, #28]
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d12e      	bne.n	8000f94 <GAS_Pwm_InterruptServiceRoutine+0x78>
			SensorHubPWM.Interval3 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000f36:	2100      	movs	r1, #0
 8000f38:	6878      	ldr	r0, [r7, #4]
 8000f3a:	f005 ff8f 	bl	8006e5c <HAL_TIM_ReadCapturedValue>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	b29a      	uxth	r2, r3
 8000f42:	4b33      	ldr	r3, [pc, #204]	; (8001010 <GAS_Pwm_InterruptServiceRoutine+0xf4>)
 8000f44:	801a      	strh	r2, [r3, #0]
			SensorHubPWM.DutyCycle3 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8000f46:	2104      	movs	r1, #4
 8000f48:	6878      	ldr	r0, [r7, #4]
 8000f4a:	f005 ff87 	bl	8006e5c <HAL_TIM_ReadCapturedValue>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	b29a      	uxth	r2, r3
 8000f52:	4b2f      	ldr	r3, [pc, #188]	; (8001010 <GAS_Pwm_InterruptServiceRoutine+0xf4>)
 8000f54:	805a      	strh	r2, [r3, #2]
			if(SensorHubPWM.Interval3 > 0) {
 8000f56:	4b2e      	ldr	r3, [pc, #184]	; (8001010 <GAS_Pwm_InterruptServiceRoutine+0xf4>)
 8000f58:	881b      	ldrh	r3, [r3, #0]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d016      	beq.n	8000f8c <GAS_Pwm_InterruptServiceRoutine+0x70>
				SensorHubPWM.DutyRatio3 = ((double)SensorHubPWM.DutyCycle3) /SensorHubPWM.Interval3;
 8000f5e:	4b2c      	ldr	r3, [pc, #176]	; (8001010 <GAS_Pwm_InterruptServiceRoutine+0xf4>)
 8000f60:	885b      	ldrh	r3, [r3, #2]
 8000f62:	4618      	mov	r0, r3
 8000f64:	f7ff fa72 	bl	800044c <__aeabi_ui2d>
 8000f68:	4604      	mov	r4, r0
 8000f6a:	460d      	mov	r5, r1
 8000f6c:	4b28      	ldr	r3, [pc, #160]	; (8001010 <GAS_Pwm_InterruptServiceRoutine+0xf4>)
 8000f6e:	881b      	ldrh	r3, [r3, #0]
 8000f70:	4618      	mov	r0, r3
 8000f72:	f7ff fa7b 	bl	800046c <__aeabi_i2d>
 8000f76:	4602      	mov	r2, r0
 8000f78:	460b      	mov	r3, r1
 8000f7a:	4620      	mov	r0, r4
 8000f7c:	4629      	mov	r1, r5
 8000f7e:	f7ff fc09 	bl	8000794 <__aeabi_ddiv>
 8000f82:	4602      	mov	r2, r0
 8000f84:	460b      	mov	r3, r1
 8000f86:	4922      	ldr	r1, [pc, #136]	; (8001010 <GAS_Pwm_InterruptServiceRoutine+0xf4>)
 8000f88:	e9c1 2302 	strd	r2, r3, [r1, #8]
			}
			HAL_GPIO_TogglePin(LED00_GPIO_Port, LED00_Pin);
 8000f8c:	2180      	movs	r1, #128	; 0x80
 8000f8e:	4821      	ldr	r0, [pc, #132]	; (8001014 <GAS_Pwm_InterruptServiceRoutine+0xf8>)
 8000f90:	f003 fc4e 	bl	8004830 <HAL_GPIO_TogglePin>
		}
	}
#endif
#ifdef __USE_TIM15__
	if(htim->Instance == TIM15) {
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a1f      	ldr	r2, [pc, #124]	; (8001018 <GAS_Pwm_InterruptServiceRoutine+0xfc>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d132      	bne.n	8001004 <GAS_Pwm_InterruptServiceRoutine+0xe8>
		if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	7f1b      	ldrb	r3, [r3, #28]
 8000fa2:	2b01      	cmp	r3, #1
 8000fa4:	d12a      	bne.n	8000ffc <GAS_Pwm_InterruptServiceRoutine+0xe0>
			SensorHubPWM.Interval15 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	6878      	ldr	r0, [r7, #4]
 8000faa:	f005 ff57 	bl	8006e5c <HAL_TIM_ReadCapturedValue>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	b29a      	uxth	r2, r3
 8000fb2:	4b17      	ldr	r3, [pc, #92]	; (8001010 <GAS_Pwm_InterruptServiceRoutine+0xf4>)
 8000fb4:	821a      	strh	r2, [r3, #16]
			SensorHubPWM.DutyCycle15 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8000fb6:	2104      	movs	r1, #4
 8000fb8:	6878      	ldr	r0, [r7, #4]
 8000fba:	f005 ff4f 	bl	8006e5c <HAL_TIM_ReadCapturedValue>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	b29a      	uxth	r2, r3
 8000fc2:	4b13      	ldr	r3, [pc, #76]	; (8001010 <GAS_Pwm_InterruptServiceRoutine+0xf4>)
 8000fc4:	825a      	strh	r2, [r3, #18]
			if(SensorHubPWM.Interval15 > 0) {
 8000fc6:	4b12      	ldr	r3, [pc, #72]	; (8001010 <GAS_Pwm_InterruptServiceRoutine+0xf4>)
 8000fc8:	8a1b      	ldrh	r3, [r3, #16]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d016      	beq.n	8000ffc <GAS_Pwm_InterruptServiceRoutine+0xe0>
				SensorHubPWM.DutyRatio15 = ((double)SensorHubPWM.DutyCycle15) /SensorHubPWM.Interval15;
 8000fce:	4b10      	ldr	r3, [pc, #64]	; (8001010 <GAS_Pwm_InterruptServiceRoutine+0xf4>)
 8000fd0:	8a5b      	ldrh	r3, [r3, #18]
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f7ff fa3a 	bl	800044c <__aeabi_ui2d>
 8000fd8:	4604      	mov	r4, r0
 8000fda:	460d      	mov	r5, r1
 8000fdc:	4b0c      	ldr	r3, [pc, #48]	; (8001010 <GAS_Pwm_InterruptServiceRoutine+0xf4>)
 8000fde:	8a1b      	ldrh	r3, [r3, #16]
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f7ff fa43 	bl	800046c <__aeabi_i2d>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	460b      	mov	r3, r1
 8000fea:	4620      	mov	r0, r4
 8000fec:	4629      	mov	r1, r5
 8000fee:	f7ff fbd1 	bl	8000794 <__aeabi_ddiv>
 8000ff2:	4602      	mov	r2, r0
 8000ff4:	460b      	mov	r3, r1
 8000ff6:	4906      	ldr	r1, [pc, #24]	; (8001010 <GAS_Pwm_InterruptServiceRoutine+0xf4>)
 8000ff8:	e9c1 2306 	strd	r2, r3, [r1, #24]
			}
		}
		HAL_GPIO_TogglePin(LED01_GPIO_Port, LED01_Pin);
 8000ffc:	2140      	movs	r1, #64	; 0x40
 8000ffe:	4805      	ldr	r0, [pc, #20]	; (8001014 <GAS_Pwm_InterruptServiceRoutine+0xf8>)
 8001000:	f003 fc16 	bl	8004830 <HAL_GPIO_TogglePin>
	}
#endif
}
 8001004:	bf00      	nop
 8001006:	3708      	adds	r7, #8
 8001008:	46bd      	mov	sp, r7
 800100a:	bdb0      	pop	{r4, r5, r7, pc}
 800100c:	40000400 	.word	0x40000400
 8001010:	20000128 	.word	0x20000128
 8001014:	48000400 	.word	0x48000400
 8001018:	40014000 	.word	0x40014000

0800101c <PCLK1TIM>:
 * Quite a surprise, stock HAL does not provide a function to look up the clock frequency for timer peripherals.
 * This is a user implemented function that returns "APB1 timer clocks (MHz)" field set on the .ioc configuration.
 * TIM 2,3,6,7 run on this clock.
 * Checkout associated JIRA project for design intentions.
 * */
uint32_t PCLK1TIM(void) {
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
	uint32_t PCLK1 = HAL_RCC_GetPCLK1Freq();
 8001022:	f004 ffd5 	bl	8005fd0 <HAL_RCC_GetPCLK1Freq>
 8001026:	6078      	str	r0, [r7, #4]

	if((RCC->CFGR & RCC_CFGR_PPRE1) == 0)
 8001028:	4b06      	ldr	r3, [pc, #24]	; (8001044 <PCLK1TIM+0x28>)
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001030:	2b00      	cmp	r3, #0
 8001032:	d101      	bne.n	8001038 <PCLK1TIM+0x1c>
	{
		return PCLK1;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	e001      	b.n	800103c <PCLK1TIM+0x20>
	}
	else
	{
		return (2 * PCLK1);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	005b      	lsls	r3, r3, #1
	}
}
 800103c:	4618      	mov	r0, r3
 800103e:	3708      	adds	r7, #8
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	40021000 	.word	0x40021000

08001048 <PCLK2TIM>:

/*
 * Ditto.
 * TIM 15, 16, 17 run on this clock.
 * */
uint32_t PCLK2TIM(void) {
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
	uint32_t PCLK2 = HAL_RCC_GetPCLK2Freq();
 800104e:	f004 ffe1 	bl	8006014 <HAL_RCC_GetPCLK2Freq>
 8001052:	6078      	str	r0, [r7, #4]

	if((RCC->CFGR & RCC_CFGR_PPRE2) == 0)
 8001054:	4b06      	ldr	r3, [pc, #24]	; (8001070 <PCLK2TIM+0x28>)
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800105c:	2b00      	cmp	r3, #0
 800105e:	d101      	bne.n	8001064 <PCLK2TIM+0x1c>
	{
		return PCLK2;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	e001      	b.n	8001068 <PCLK2TIM+0x20>
	}
	else
	{
		return (2 * PCLK2);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	005b      	lsls	r3, r3, #1
	}
}
 8001068:	4618      	mov	r0, r3
 800106a:	3708      	adds	r7, #8
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	40021000 	.word	0x40021000

08001074 <TickToRPM_TIM3>:
 * TIM3 - 16bit Counter.
 *
 * Ditto
 * */
uint16_t TickToRPM_TIM3(uint16_t Interval)
{
 8001074:	b5b0      	push	{r4, r5, r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	80fb      	strh	r3, [r7, #6]
	return (2.5/(((double)Interval * (htim3.Init.Prescaler+1))/PCLK1TIM()));
 800107e:	88fb      	ldrh	r3, [r7, #6]
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff f9e3 	bl	800044c <__aeabi_ui2d>
 8001086:	4604      	mov	r4, r0
 8001088:	460d      	mov	r5, r1
 800108a:	4b17      	ldr	r3, [pc, #92]	; (80010e8 <TickToRPM_TIM3+0x74>)
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	3301      	adds	r3, #1
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff f9db 	bl	800044c <__aeabi_ui2d>
 8001096:	4602      	mov	r2, r0
 8001098:	460b      	mov	r3, r1
 800109a:	4620      	mov	r0, r4
 800109c:	4629      	mov	r1, r5
 800109e:	f7ff fa4f 	bl	8000540 <__aeabi_dmul>
 80010a2:	4602      	mov	r2, r0
 80010a4:	460b      	mov	r3, r1
 80010a6:	4614      	mov	r4, r2
 80010a8:	461d      	mov	r5, r3
 80010aa:	f7ff ffb7 	bl	800101c <PCLK1TIM>
 80010ae:	4603      	mov	r3, r0
 80010b0:	4618      	mov	r0, r3
 80010b2:	f7ff f9cb 	bl	800044c <__aeabi_ui2d>
 80010b6:	4602      	mov	r2, r0
 80010b8:	460b      	mov	r3, r1
 80010ba:	4620      	mov	r0, r4
 80010bc:	4629      	mov	r1, r5
 80010be:	f7ff fb69 	bl	8000794 <__aeabi_ddiv>
 80010c2:	4602      	mov	r2, r0
 80010c4:	460b      	mov	r3, r1
 80010c6:	f04f 0000 	mov.w	r0, #0
 80010ca:	4908      	ldr	r1, [pc, #32]	; (80010ec <TickToRPM_TIM3+0x78>)
 80010cc:	f7ff fb62 	bl	8000794 <__aeabi_ddiv>
 80010d0:	4602      	mov	r2, r0
 80010d2:	460b      	mov	r3, r1
 80010d4:	4610      	mov	r0, r2
 80010d6:	4619      	mov	r1, r3
 80010d8:	f7ff fccc 	bl	8000a74 <__aeabi_d2uiz>
 80010dc:	4603      	mov	r3, r0
 80010de:	b29b      	uxth	r3, r3
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3708      	adds	r7, #8
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bdb0      	pop	{r4, r5, r7, pc}
 80010e8:	200003a4 	.word	0x200003a4
 80010ec:	40040000 	.word	0x40040000

080010f0 <TickToRPM_TIM15>:

#ifdef __USE_TIM15__
uint16_t TickToRPM_TIM15(uint16_t Interval)
{
 80010f0:	b5b0      	push	{r4, r5, r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	80fb      	strh	r3, [r7, #6]
	return (2.5/(((double)Interval * (htim15.Init.Prescaler+1))/PCLK2TIM()));
 80010fa:	88fb      	ldrh	r3, [r7, #6]
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff f9a5 	bl	800044c <__aeabi_ui2d>
 8001102:	4604      	mov	r4, r0
 8001104:	460d      	mov	r5, r1
 8001106:	4b17      	ldr	r3, [pc, #92]	; (8001164 <TickToRPM_TIM15+0x74>)
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	3301      	adds	r3, #1
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff f99d 	bl	800044c <__aeabi_ui2d>
 8001112:	4602      	mov	r2, r0
 8001114:	460b      	mov	r3, r1
 8001116:	4620      	mov	r0, r4
 8001118:	4629      	mov	r1, r5
 800111a:	f7ff fa11 	bl	8000540 <__aeabi_dmul>
 800111e:	4602      	mov	r2, r0
 8001120:	460b      	mov	r3, r1
 8001122:	4614      	mov	r4, r2
 8001124:	461d      	mov	r5, r3
 8001126:	f7ff ff8f 	bl	8001048 <PCLK2TIM>
 800112a:	4603      	mov	r3, r0
 800112c:	4618      	mov	r0, r3
 800112e:	f7ff f98d 	bl	800044c <__aeabi_ui2d>
 8001132:	4602      	mov	r2, r0
 8001134:	460b      	mov	r3, r1
 8001136:	4620      	mov	r0, r4
 8001138:	4629      	mov	r1, r5
 800113a:	f7ff fb2b 	bl	8000794 <__aeabi_ddiv>
 800113e:	4602      	mov	r2, r0
 8001140:	460b      	mov	r3, r1
 8001142:	f04f 0000 	mov.w	r0, #0
 8001146:	4908      	ldr	r1, [pc, #32]	; (8001168 <TickToRPM_TIM15+0x78>)
 8001148:	f7ff fb24 	bl	8000794 <__aeabi_ddiv>
 800114c:	4602      	mov	r2, r0
 800114e:	460b      	mov	r3, r1
 8001150:	4610      	mov	r0, r2
 8001152:	4619      	mov	r1, r3
 8001154:	f7ff fc8e 	bl	8000a74 <__aeabi_d2uiz>
 8001158:	4603      	mov	r3, r0
 800115a:	b29b      	uxth	r3, r3
}
 800115c:	4618      	mov	r0, r3
 800115e:	3708      	adds	r7, #8
 8001160:	46bd      	mov	sp, r7
 8001162:	bdb0      	pop	{r4, r5, r7, pc}
 8001164:	200003f0 	.word	0x200003f0
 8001168:	40040000 	.word	0x40040000

0800116c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	4603      	mov	r3, r0
 8001174:	6039      	str	r1, [r7, #0]
 8001176:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001178:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117c:	2b00      	cmp	r3, #0
 800117e:	db0a      	blt.n	8001196 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	b2da      	uxtb	r2, r3
 8001184:	490c      	ldr	r1, [pc, #48]	; (80011b8 <__NVIC_SetPriority+0x4c>)
 8001186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800118a:	0112      	lsls	r2, r2, #4
 800118c:	b2d2      	uxtb	r2, r2
 800118e:	440b      	add	r3, r1
 8001190:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001194:	e00a      	b.n	80011ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	b2da      	uxtb	r2, r3
 800119a:	4908      	ldr	r1, [pc, #32]	; (80011bc <__NVIC_SetPriority+0x50>)
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	f003 030f 	and.w	r3, r3, #15
 80011a2:	3b04      	subs	r3, #4
 80011a4:	0112      	lsls	r2, r2, #4
 80011a6:	b2d2      	uxtb	r2, r2
 80011a8:	440b      	add	r3, r1
 80011aa:	761a      	strb	r2, [r3, #24]
}
 80011ac:	bf00      	nop
 80011ae:	370c      	adds	r7, #12
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr
 80011b8:	e000e100 	.word	0xe000e100
 80011bc:	e000ed00 	.word	0xe000ed00

080011c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	3b01      	subs	r3, #1
 80011cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011d0:	d301      	bcc.n	80011d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011d2:	2301      	movs	r3, #1
 80011d4:	e00f      	b.n	80011f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011d6:	4a0a      	ldr	r2, [pc, #40]	; (8001200 <SysTick_Config+0x40>)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	3b01      	subs	r3, #1
 80011dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011de:	210f      	movs	r1, #15
 80011e0:	f04f 30ff 	mov.w	r0, #4294967295
 80011e4:	f7ff ffc2 	bl	800116c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011e8:	4b05      	ldr	r3, [pc, #20]	; (8001200 <SysTick_Config+0x40>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011ee:	4b04      	ldr	r3, [pc, #16]	; (8001200 <SysTick_Config+0x40>)
 80011f0:	2207      	movs	r2, #7
 80011f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011f4:	2300      	movs	r3, #0
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	e000e010 	.word	0xe000e010

08001204 <GAS_Scheduler_init>:
void GAS_Scheduler(void);

int b;

void GAS_Scheduler_init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 * Note:
 * An alias for GAS_getHclkClk().
 */
GAS_INLINE uint32_t GAS_getSystemCoreClock(void)
{
	return GAS_getHclkClk();
 800120a:	f7ff fc53 	bl	8000ab4 <GAS_getHclkClk>
 800120e:	4603      	mov	r3, r0
	uint32_t systemClockFreq = GAS_getSystemCoreClock(); //HCLK in HZ
 8001210:	607b      	str	r3, [r7, #4]

	SysTick_Config(systemClockFreq/1000);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4a09      	ldr	r2, [pc, #36]	; (800123c <GAS_Scheduler_init+0x38>)
 8001216:	fba2 2303 	umull	r2, r3, r2, r3
 800121a:	099b      	lsrs	r3, r3, #6
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff ffcf 	bl	80011c0 <SysTick_Config>

	//GAS_Vadc_init(); //실행 중 reset
	GAS_Adc_init(); //실행 중 reset
 8001222:	f7ff fcaf 	bl	8000b84 <GAS_Adc_init>
	GAS_Pwm_init();
 8001226:	f7ff fe61 	bl	8000eec <GAS_Pwm_init>
	GAS_Can_init();
 800122a:	f7ff fd8f 	bl	8000d4c <GAS_Can_init>
	gTask.flag_initialized = True;
 800122e:	4b04      	ldr	r3, [pc, #16]	; (8001240 <GAS_Scheduler_init+0x3c>)
 8001230:	2201      	movs	r2, #1
 8001232:	711a      	strb	r2, [r3, #4]

}
 8001234:	bf00      	nop
 8001236:	3708      	adds	r7, #8
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	10624dd3 	.word	0x10624dd3
 8001240:	2000014c 	.word	0x2000014c

08001244 <GAS_Scheduler_taskCounter_1ms>:

void GAS_Scheduler_taskCounter_1ms(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
	GAS_Adc_getValue();
 8001248:	f7ff fcfa 	bl	8000c40 <GAS_Adc_getValue>
}
 800124c:	bf00      	nop
 800124e:	bd80      	pop	{r7, pc}

08001250 <GAS_Scheduler_taskCounter_10ms>:

void GAS_Scheduler_taskCounter_10ms(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
	GAS_Can_sendMessage();
 8001254:	f7ff fd96 	bl	8000d84 <GAS_Can_sendMessage>
}
 8001258:	bf00      	nop
 800125a:	bd80      	pop	{r7, pc}

0800125c <GAS_Scheduler_taskCounter_100ms>:

void GAS_Scheduler_taskCounter_100ms(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(GPIOB, BlueLED_Pin);
	// HAL_GPIO_WritePin(GPIOB, LED03_Pin|LED02_Pin|LED01_Pin|LED00_Pin, GPIO_PIN_RESET);
	//HAL_GPIO_TogglePin(GPIOB, LED00_Pin/*|LED02_Pin|LED01_Pin|LED00_Pin*/);
	HAL_GPIO_TogglePin(GPIOC, LED10_Pin);
 8001260:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001264:	4802      	ldr	r0, [pc, #8]	; (8001270 <GAS_Scheduler_taskCounter_100ms+0x14>)
 8001266:	f003 fae3 	bl	8004830 <HAL_GPIO_TogglePin>

	//LED03이 Reset LED
}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	48000800 	.word	0x48000800

08001274 <GAS_Scheduler_taskCounter_1000ms>:

void GAS_Scheduler_taskCounter_1000ms(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0

}
 8001278:	bf00      	nop
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
	...

08001284 <HAL_SYSTICK_Callback>:

//Ref: https://jexe.tistory.com/4
void HAL_SYSTICK_Callback(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
	gTimerCnt++;
 8001288:	4b20      	ldr	r3, [pc, #128]	; (800130c <HAL_SYSTICK_Callback+0x88>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	3301      	adds	r3, #1
 800128e:	4a1f      	ldr	r2, [pc, #124]	; (800130c <HAL_SYSTICK_Callback+0x88>)
 8001290:	6013      	str	r3, [r2, #0]
	gTask.flag_1ms = True;
 8001292:	4b1f      	ldr	r3, [pc, #124]	; (8001310 <HAL_SYSTICK_Callback+0x8c>)
 8001294:	2201      	movs	r2, #1
 8001296:	701a      	strb	r2, [r3, #0]
	if(gTimerCnt % 10 == 0)
 8001298:	4b1c      	ldr	r3, [pc, #112]	; (800130c <HAL_SYSTICK_Callback+0x88>)
 800129a:	6819      	ldr	r1, [r3, #0]
 800129c:	4b1d      	ldr	r3, [pc, #116]	; (8001314 <HAL_SYSTICK_Callback+0x90>)
 800129e:	fb83 2301 	smull	r2, r3, r3, r1
 80012a2:	109a      	asrs	r2, r3, #2
 80012a4:	17cb      	asrs	r3, r1, #31
 80012a6:	1ad2      	subs	r2, r2, r3
 80012a8:	4613      	mov	r3, r2
 80012aa:	009b      	lsls	r3, r3, #2
 80012ac:	4413      	add	r3, r2
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	1aca      	subs	r2, r1, r3
 80012b2:	2a00      	cmp	r2, #0
 80012b4:	d102      	bne.n	80012bc <HAL_SYSTICK_Callback+0x38>
	{
		gTask.flag_10ms = True;
 80012b6:	4b16      	ldr	r3, [pc, #88]	; (8001310 <HAL_SYSTICK_Callback+0x8c>)
 80012b8:	2201      	movs	r2, #1
 80012ba:	705a      	strb	r2, [r3, #1]
	}
	if(gTimerCnt % 100 == 0)
 80012bc:	4b13      	ldr	r3, [pc, #76]	; (800130c <HAL_SYSTICK_Callback+0x88>)
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	4b15      	ldr	r3, [pc, #84]	; (8001318 <HAL_SYSTICK_Callback+0x94>)
 80012c2:	fb83 1302 	smull	r1, r3, r3, r2
 80012c6:	1159      	asrs	r1, r3, #5
 80012c8:	17d3      	asrs	r3, r2, #31
 80012ca:	1acb      	subs	r3, r1, r3
 80012cc:	2164      	movs	r1, #100	; 0x64
 80012ce:	fb01 f303 	mul.w	r3, r1, r3
 80012d2:	1ad3      	subs	r3, r2, r3
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d102      	bne.n	80012de <HAL_SYSTICK_Callback+0x5a>
	{
		gTask.flag_100ms = True;
 80012d8:	4b0d      	ldr	r3, [pc, #52]	; (8001310 <HAL_SYSTICK_Callback+0x8c>)
 80012da:	2201      	movs	r2, #1
 80012dc:	709a      	strb	r2, [r3, #2]
	}
	if(gTimerCnt % 1000 == 0)
 80012de:	4b0b      	ldr	r3, [pc, #44]	; (800130c <HAL_SYSTICK_Callback+0x88>)
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	4b0e      	ldr	r3, [pc, #56]	; (800131c <HAL_SYSTICK_Callback+0x98>)
 80012e4:	fb83 1302 	smull	r1, r3, r3, r2
 80012e8:	1199      	asrs	r1, r3, #6
 80012ea:	17d3      	asrs	r3, r2, #31
 80012ec:	1acb      	subs	r3, r1, r3
 80012ee:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80012f2:	fb01 f303 	mul.w	r3, r1, r3
 80012f6:	1ad3      	subs	r3, r2, r3
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d102      	bne.n	8001302 <HAL_SYSTICK_Callback+0x7e>
	{
		gTask.flag_1000ms = True;
 80012fc:	4b04      	ldr	r3, [pc, #16]	; (8001310 <HAL_SYSTICK_Callback+0x8c>)
 80012fe:	2201      	movs	r2, #1
 8001300:	70da      	strb	r2, [r3, #3]
	}
}
 8001302:	bf00      	nop
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr
 800130c:	20000148 	.word	0x20000148
 8001310:	2000014c 	.word	0x2000014c
 8001314:	66666667 	.word	0x66666667
 8001318:	51eb851f 	.word	0x51eb851f
 800131c:	10624dd3 	.word	0x10624dd3

08001320 <GAS_Scheduler>:

void GAS_Scheduler(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
	if(gTask.flag_1ms == True)
 8001324:	4b14      	ldr	r3, [pc, #80]	; (8001378 <GAS_Scheduler+0x58>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	b2db      	uxtb	r3, r3
 800132a:	2b01      	cmp	r3, #1
 800132c:	d104      	bne.n	8001338 <GAS_Scheduler+0x18>
	{
		gTask.flag_1ms = False;
 800132e:	4b12      	ldr	r3, [pc, #72]	; (8001378 <GAS_Scheduler+0x58>)
 8001330:	2200      	movs	r2, #0
 8001332:	701a      	strb	r2, [r3, #0]
		GAS_Scheduler_taskCounter_1ms();
 8001334:	f7ff ff86 	bl	8001244 <GAS_Scheduler_taskCounter_1ms>
	}

	if(gTask.flag_10ms == True)
 8001338:	4b0f      	ldr	r3, [pc, #60]	; (8001378 <GAS_Scheduler+0x58>)
 800133a:	785b      	ldrb	r3, [r3, #1]
 800133c:	b2db      	uxtb	r3, r3
 800133e:	2b01      	cmp	r3, #1
 8001340:	d104      	bne.n	800134c <GAS_Scheduler+0x2c>
	{
		gTask.flag_10ms = False;
 8001342:	4b0d      	ldr	r3, [pc, #52]	; (8001378 <GAS_Scheduler+0x58>)
 8001344:	2200      	movs	r2, #0
 8001346:	705a      	strb	r2, [r3, #1]
		GAS_Scheduler_taskCounter_10ms();
 8001348:	f7ff ff82 	bl	8001250 <GAS_Scheduler_taskCounter_10ms>
	}

	if(gTask.flag_100ms == True)
 800134c:	4b0a      	ldr	r3, [pc, #40]	; (8001378 <GAS_Scheduler+0x58>)
 800134e:	789b      	ldrb	r3, [r3, #2]
 8001350:	b2db      	uxtb	r3, r3
 8001352:	2b01      	cmp	r3, #1
 8001354:	d104      	bne.n	8001360 <GAS_Scheduler+0x40>
	{
		gTask.flag_100ms = False;
 8001356:	4b08      	ldr	r3, [pc, #32]	; (8001378 <GAS_Scheduler+0x58>)
 8001358:	2200      	movs	r2, #0
 800135a:	709a      	strb	r2, [r3, #2]
		GAS_Scheduler_taskCounter_100ms();
 800135c:	f7ff ff7e 	bl	800125c <GAS_Scheduler_taskCounter_100ms>
	}

	if(gTask.flag_1000ms == True)
 8001360:	4b05      	ldr	r3, [pc, #20]	; (8001378 <GAS_Scheduler+0x58>)
 8001362:	78db      	ldrb	r3, [r3, #3]
 8001364:	b2db      	uxtb	r3, r3
 8001366:	2b01      	cmp	r3, #1
 8001368:	d104      	bne.n	8001374 <GAS_Scheduler+0x54>
	{
		gTask.flag_1000ms = False;
 800136a:	4b03      	ldr	r3, [pc, #12]	; (8001378 <GAS_Scheduler+0x58>)
 800136c:	2200      	movs	r2, #0
 800136e:	70da      	strb	r2, [r3, #3]
		GAS_Scheduler_taskCounter_1000ms();
 8001370:	f7ff ff80 	bl	8001274 <GAS_Scheduler_taskCounter_1000ms>
	}
}
 8001374:	bf00      	nop
 8001376:	bd80      	pop	{r7, pc}
 8001378:	2000014c 	.word	0x2000014c

0800137c <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b08a      	sub	sp, #40	; 0x28
 8001380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001382:	f107 031c 	add.w	r3, r7, #28
 8001386:	2200      	movs	r2, #0
 8001388:	601a      	str	r2, [r3, #0]
 800138a:	605a      	str	r2, [r3, #4]
 800138c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800138e:	1d3b      	adds	r3, r7, #4
 8001390:	2200      	movs	r2, #0
 8001392:	601a      	str	r2, [r3, #0]
 8001394:	605a      	str	r2, [r3, #4]
 8001396:	609a      	str	r2, [r3, #8]
 8001398:	60da      	str	r2, [r3, #12]
 800139a:	611a      	str	r2, [r3, #16]
 800139c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800139e:	4b43      	ldr	r3, [pc, #268]	; (80014ac <MX_ADC1_Init+0x130>)
 80013a0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80013a4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80013a6:	4b41      	ldr	r3, [pc, #260]	; (80014ac <MX_ADC1_Init+0x130>)
 80013a8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80013ac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013ae:	4b3f      	ldr	r3, [pc, #252]	; (80014ac <MX_ADC1_Init+0x130>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80013b4:	4b3d      	ldr	r3, [pc, #244]	; (80014ac <MX_ADC1_Init+0x130>)
 80013b6:	2201      	movs	r2, #1
 80013b8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80013ba:	4b3c      	ldr	r3, [pc, #240]	; (80014ac <MX_ADC1_Init+0x130>)
 80013bc:	2201      	movs	r2, #1
 80013be:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013c0:	4b3a      	ldr	r3, [pc, #232]	; (80014ac <MX_ADC1_Init+0x130>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013c8:	4b38      	ldr	r3, [pc, #224]	; (80014ac <MX_ADC1_Init+0x130>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013ce:	4b37      	ldr	r3, [pc, #220]	; (80014ac <MX_ADC1_Init+0x130>)
 80013d0:	2201      	movs	r2, #1
 80013d2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013d4:	4b35      	ldr	r3, [pc, #212]	; (80014ac <MX_ADC1_Init+0x130>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 80013da:	4b34      	ldr	r3, [pc, #208]	; (80014ac <MX_ADC1_Init+0x130>)
 80013dc:	2204      	movs	r2, #4
 80013de:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80013e0:	4b32      	ldr	r3, [pc, #200]	; (80014ac <MX_ADC1_Init+0x130>)
 80013e2:	2201      	movs	r2, #1
 80013e4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013e8:	4b30      	ldr	r3, [pc, #192]	; (80014ac <MX_ADC1_Init+0x130>)
 80013ea:	2204      	movs	r2, #4
 80013ec:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80013ee:	4b2f      	ldr	r3, [pc, #188]	; (80014ac <MX_ADC1_Init+0x130>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80013f4:	4b2d      	ldr	r3, [pc, #180]	; (80014ac <MX_ADC1_Init+0x130>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013fa:	482c      	ldr	r0, [pc, #176]	; (80014ac <MX_ADC1_Init+0x130>)
 80013fc:	f001 fa16 	bl	800282c <HAL_ADC_Init>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001406:	f000 fc1f 	bl	8001c48 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800140a:	2300      	movs	r3, #0
 800140c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800140e:	f107 031c 	add.w	r3, r7, #28
 8001412:	4619      	mov	r1, r3
 8001414:	4825      	ldr	r0, [pc, #148]	; (80014ac <MX_ADC1_Init+0x130>)
 8001416:	f001 ff35 	bl	8003284 <HAL_ADCEx_MultiModeConfigChannel>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8001420:	f000 fc12 	bl	8001c48 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001424:	2301      	movs	r3, #1
 8001426:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001428:	2301      	movs	r3, #1
 800142a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800142c:	2300      	movs	r3, #0
 800142e:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES_5;
 8001430:	2302      	movs	r3, #2
 8001432:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001434:	2300      	movs	r3, #0
 8001436:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001438:	2300      	movs	r3, #0
 800143a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800143c:	1d3b      	adds	r3, r7, #4
 800143e:	4619      	mov	r1, r3
 8001440:	481a      	ldr	r0, [pc, #104]	; (80014ac <MX_ADC1_Init+0x130>)
 8001442:	f001 fc5f 	bl	8002d04 <HAL_ADC_ConfigChannel>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 800144c:	f000 fbfc 	bl	8001c48 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001450:	2302      	movs	r3, #2
 8001452:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001454:	2302      	movs	r3, #2
 8001456:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001458:	1d3b      	adds	r3, r7, #4
 800145a:	4619      	mov	r1, r3
 800145c:	4813      	ldr	r0, [pc, #76]	; (80014ac <MX_ADC1_Init+0x130>)
 800145e:	f001 fc51 	bl	8002d04 <HAL_ADC_ConfigChannel>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8001468:	f000 fbee 	bl	8001c48 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800146c:	2303      	movs	r3, #3
 800146e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001470:	2303      	movs	r3, #3
 8001472:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001474:	1d3b      	adds	r3, r7, #4
 8001476:	4619      	mov	r1, r3
 8001478:	480c      	ldr	r0, [pc, #48]	; (80014ac <MX_ADC1_Init+0x130>)
 800147a:	f001 fc43 	bl	8002d04 <HAL_ADC_ConfigChannel>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 8001484:	f000 fbe0 	bl	8001c48 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001488:	2304      	movs	r3, #4
 800148a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800148c:	2304      	movs	r3, #4
 800148e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001490:	1d3b      	adds	r3, r7, #4
 8001492:	4619      	mov	r1, r3
 8001494:	4805      	ldr	r0, [pc, #20]	; (80014ac <MX_ADC1_Init+0x130>)
 8001496:	f001 fc35 	bl	8002d04 <HAL_ADC_ConfigChannel>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_ADC1_Init+0x128>
  {
    Error_Handler();
 80014a0:	f000 fbd2 	bl	8001c48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014a4:	bf00      	nop
 80014a6:	3728      	adds	r7, #40	; 0x28
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	20000154 	.word	0x20000154

080014b0 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b086      	sub	sp, #24
 80014b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014b6:	463b      	mov	r3, r7
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
 80014bc:	605a      	str	r2, [r3, #4]
 80014be:	609a      	str	r2, [r3, #8]
 80014c0:	60da      	str	r2, [r3, #12]
 80014c2:	611a      	str	r2, [r3, #16]
 80014c4:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 80014c6:	4b3c      	ldr	r3, [pc, #240]	; (80015b8 <MX_ADC2_Init+0x108>)
 80014c8:	4a3c      	ldr	r2, [pc, #240]	; (80015bc <MX_ADC2_Init+0x10c>)
 80014ca:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80014cc:	4b3a      	ldr	r3, [pc, #232]	; (80015b8 <MX_ADC2_Init+0x108>)
 80014ce:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80014d2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80014d4:	4b38      	ldr	r3, [pc, #224]	; (80015b8 <MX_ADC2_Init+0x108>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80014da:	4b37      	ldr	r3, [pc, #220]	; (80015b8 <MX_ADC2_Init+0x108>)
 80014dc:	2201      	movs	r2, #1
 80014de:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80014e0:	4b35      	ldr	r3, [pc, #212]	; (80015b8 <MX_ADC2_Init+0x108>)
 80014e2:	2201      	movs	r2, #1
 80014e4:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80014e6:	4b34      	ldr	r3, [pc, #208]	; (80015b8 <MX_ADC2_Init+0x108>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014ee:	4b32      	ldr	r3, [pc, #200]	; (80015b8 <MX_ADC2_Init+0x108>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014f4:	4b30      	ldr	r3, [pc, #192]	; (80015b8 <MX_ADC2_Init+0x108>)
 80014f6:	2201      	movs	r2, #1
 80014f8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014fa:	4b2f      	ldr	r3, [pc, #188]	; (80015b8 <MX_ADC2_Init+0x108>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 4;
 8001500:	4b2d      	ldr	r3, [pc, #180]	; (80015b8 <MX_ADC2_Init+0x108>)
 8001502:	2204      	movs	r2, #4
 8001504:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001506:	4b2c      	ldr	r3, [pc, #176]	; (80015b8 <MX_ADC2_Init+0x108>)
 8001508:	2201      	movs	r2, #1
 800150a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800150e:	4b2a      	ldr	r3, [pc, #168]	; (80015b8 <MX_ADC2_Init+0x108>)
 8001510:	2204      	movs	r2, #4
 8001512:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001514:	4b28      	ldr	r3, [pc, #160]	; (80015b8 <MX_ADC2_Init+0x108>)
 8001516:	2200      	movs	r2, #0
 8001518:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800151a:	4b27      	ldr	r3, [pc, #156]	; (80015b8 <MX_ADC2_Init+0x108>)
 800151c:	2200      	movs	r2, #0
 800151e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001520:	4825      	ldr	r0, [pc, #148]	; (80015b8 <MX_ADC2_Init+0x108>)
 8001522:	f001 f983 	bl	800282c <HAL_ADC_Init>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_ADC2_Init+0x80>
  {
    Error_Handler();
 800152c:	f000 fb8c 	bl	8001c48 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001530:	2301      	movs	r3, #1
 8001532:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001534:	2301      	movs	r3, #1
 8001536:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001538:	2300      	movs	r3, #0
 800153a:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES_5;
 800153c:	2302      	movs	r3, #2
 800153e:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001540:	2300      	movs	r3, #0
 8001542:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001544:	2300      	movs	r3, #0
 8001546:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001548:	463b      	mov	r3, r7
 800154a:	4619      	mov	r1, r3
 800154c:	481a      	ldr	r0, [pc, #104]	; (80015b8 <MX_ADC2_Init+0x108>)
 800154e:	f001 fbd9 	bl	8002d04 <HAL_ADC_ConfigChannel>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8001558:	f000 fb76 	bl	8001c48 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800155c:	2302      	movs	r3, #2
 800155e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001560:	2302      	movs	r3, #2
 8001562:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001564:	463b      	mov	r3, r7
 8001566:	4619      	mov	r1, r3
 8001568:	4813      	ldr	r0, [pc, #76]	; (80015b8 <MX_ADC2_Init+0x108>)
 800156a:	f001 fbcb 	bl	8002d04 <HAL_ADC_ConfigChannel>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8001574:	f000 fb68 	bl	8001c48 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001578:	2303      	movs	r3, #3
 800157a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800157c:	2303      	movs	r3, #3
 800157e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001580:	463b      	mov	r3, r7
 8001582:	4619      	mov	r1, r3
 8001584:	480c      	ldr	r0, [pc, #48]	; (80015b8 <MX_ADC2_Init+0x108>)
 8001586:	f001 fbbd 	bl	8002d04 <HAL_ADC_ConfigChannel>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 8001590:	f000 fb5a 	bl	8001c48 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001594:	2304      	movs	r3, #4
 8001596:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001598:	2304      	movs	r3, #4
 800159a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800159c:	463b      	mov	r3, r7
 800159e:	4619      	mov	r1, r3
 80015a0:	4805      	ldr	r0, [pc, #20]	; (80015b8 <MX_ADC2_Init+0x108>)
 80015a2:	f001 fbaf 	bl	8002d04 <HAL_ADC_ConfigChannel>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 80015ac:	f000 fb4c 	bl	8001c48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80015b0:	bf00      	nop
 80015b2:	3718      	adds	r7, #24
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	200001a4 	.word	0x200001a4
 80015bc:	50000100 	.word	0x50000100

080015c0 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b08c      	sub	sp, #48	; 0x30
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c8:	f107 031c 	add.w	r3, r7, #28
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	605a      	str	r2, [r3, #4]
 80015d2:	609a      	str	r2, [r3, #8]
 80015d4:	60da      	str	r2, [r3, #12]
 80015d6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80015e0:	d156      	bne.n	8001690 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80015e2:	4b5b      	ldr	r3, [pc, #364]	; (8001750 <HAL_ADC_MspInit+0x190>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	3301      	adds	r3, #1
 80015e8:	4a59      	ldr	r2, [pc, #356]	; (8001750 <HAL_ADC_MspInit+0x190>)
 80015ea:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80015ec:	4b58      	ldr	r3, [pc, #352]	; (8001750 <HAL_ADC_MspInit+0x190>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d10b      	bne.n	800160c <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80015f4:	4b57      	ldr	r3, [pc, #348]	; (8001754 <HAL_ADC_MspInit+0x194>)
 80015f6:	695b      	ldr	r3, [r3, #20]
 80015f8:	4a56      	ldr	r2, [pc, #344]	; (8001754 <HAL_ADC_MspInit+0x194>)
 80015fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015fe:	6153      	str	r3, [r2, #20]
 8001600:	4b54      	ldr	r3, [pc, #336]	; (8001754 <HAL_ADC_MspInit+0x194>)
 8001602:	695b      	ldr	r3, [r3, #20]
 8001604:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001608:	61bb      	str	r3, [r7, #24]
 800160a:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800160c:	4b51      	ldr	r3, [pc, #324]	; (8001754 <HAL_ADC_MspInit+0x194>)
 800160e:	695b      	ldr	r3, [r3, #20]
 8001610:	4a50      	ldr	r2, [pc, #320]	; (8001754 <HAL_ADC_MspInit+0x194>)
 8001612:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001616:	6153      	str	r3, [r2, #20]
 8001618:	4b4e      	ldr	r3, [pc, #312]	; (8001754 <HAL_ADC_MspInit+0x194>)
 800161a:	695b      	ldr	r3, [r3, #20]
 800161c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001620:	617b      	str	r3, [r7, #20]
 8001622:	697b      	ldr	r3, [r7, #20]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001624:	230f      	movs	r3, #15
 8001626:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001628:	2303      	movs	r3, #3
 800162a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162c:	2300      	movs	r3, #0
 800162e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001630:	f107 031c 	add.w	r3, r7, #28
 8001634:	4619      	mov	r1, r3
 8001636:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800163a:	f002 ff6f 	bl	800451c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800163e:	4b46      	ldr	r3, [pc, #280]	; (8001758 <HAL_ADC_MspInit+0x198>)
 8001640:	4a46      	ldr	r2, [pc, #280]	; (800175c <HAL_ADC_MspInit+0x19c>)
 8001642:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001644:	4b44      	ldr	r3, [pc, #272]	; (8001758 <HAL_ADC_MspInit+0x198>)
 8001646:	2200      	movs	r2, #0
 8001648:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800164a:	4b43      	ldr	r3, [pc, #268]	; (8001758 <HAL_ADC_MspInit+0x198>)
 800164c:	2200      	movs	r2, #0
 800164e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001650:	4b41      	ldr	r3, [pc, #260]	; (8001758 <HAL_ADC_MspInit+0x198>)
 8001652:	2280      	movs	r2, #128	; 0x80
 8001654:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001656:	4b40      	ldr	r3, [pc, #256]	; (8001758 <HAL_ADC_MspInit+0x198>)
 8001658:	f44f 7200 	mov.w	r2, #512	; 0x200
 800165c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800165e:	4b3e      	ldr	r3, [pc, #248]	; (8001758 <HAL_ADC_MspInit+0x198>)
 8001660:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001664:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001666:	4b3c      	ldr	r3, [pc, #240]	; (8001758 <HAL_ADC_MspInit+0x198>)
 8001668:	2220      	movs	r2, #32
 800166a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800166c:	4b3a      	ldr	r3, [pc, #232]	; (8001758 <HAL_ADC_MspInit+0x198>)
 800166e:	2200      	movs	r2, #0
 8001670:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001672:	4839      	ldr	r0, [pc, #228]	; (8001758 <HAL_ADC_MspInit+0x198>)
 8001674:	f002 fdbb 	bl	80041ee <HAL_DMA_Init>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <HAL_ADC_MspInit+0xc2>
    {
      Error_Handler();
 800167e:	f000 fae3 	bl	8001c48 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	4a34      	ldr	r2, [pc, #208]	; (8001758 <HAL_ADC_MspInit+0x198>)
 8001686:	639a      	str	r2, [r3, #56]	; 0x38
 8001688:	4a33      	ldr	r2, [pc, #204]	; (8001758 <HAL_ADC_MspInit+0x198>)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800168e:	e05a      	b.n	8001746 <HAL_ADC_MspInit+0x186>
  else if(adcHandle->Instance==ADC2)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a32      	ldr	r2, [pc, #200]	; (8001760 <HAL_ADC_MspInit+0x1a0>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d155      	bne.n	8001746 <HAL_ADC_MspInit+0x186>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800169a:	4b2d      	ldr	r3, [pc, #180]	; (8001750 <HAL_ADC_MspInit+0x190>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	3301      	adds	r3, #1
 80016a0:	4a2b      	ldr	r2, [pc, #172]	; (8001750 <HAL_ADC_MspInit+0x190>)
 80016a2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80016a4:	4b2a      	ldr	r3, [pc, #168]	; (8001750 <HAL_ADC_MspInit+0x190>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d10b      	bne.n	80016c4 <HAL_ADC_MspInit+0x104>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80016ac:	4b29      	ldr	r3, [pc, #164]	; (8001754 <HAL_ADC_MspInit+0x194>)
 80016ae:	695b      	ldr	r3, [r3, #20]
 80016b0:	4a28      	ldr	r2, [pc, #160]	; (8001754 <HAL_ADC_MspInit+0x194>)
 80016b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016b6:	6153      	str	r3, [r2, #20]
 80016b8:	4b26      	ldr	r3, [pc, #152]	; (8001754 <HAL_ADC_MspInit+0x194>)
 80016ba:	695b      	ldr	r3, [r3, #20]
 80016bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016c0:	613b      	str	r3, [r7, #16]
 80016c2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c4:	4b23      	ldr	r3, [pc, #140]	; (8001754 <HAL_ADC_MspInit+0x194>)
 80016c6:	695b      	ldr	r3, [r3, #20]
 80016c8:	4a22      	ldr	r2, [pc, #136]	; (8001754 <HAL_ADC_MspInit+0x194>)
 80016ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016ce:	6153      	str	r3, [r2, #20]
 80016d0:	4b20      	ldr	r3, [pc, #128]	; (8001754 <HAL_ADC_MspInit+0x194>)
 80016d2:	695b      	ldr	r3, [r3, #20]
 80016d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016d8:	60fb      	str	r3, [r7, #12]
 80016da:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80016dc:	23f0      	movs	r3, #240	; 0xf0
 80016de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016e0:	2303      	movs	r3, #3
 80016e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e4:	2300      	movs	r3, #0
 80016e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e8:	f107 031c 	add.w	r3, r7, #28
 80016ec:	4619      	mov	r1, r3
 80016ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016f2:	f002 ff13 	bl	800451c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 80016f6:	4b1b      	ldr	r3, [pc, #108]	; (8001764 <HAL_ADC_MspInit+0x1a4>)
 80016f8:	4a1b      	ldr	r2, [pc, #108]	; (8001768 <HAL_ADC_MspInit+0x1a8>)
 80016fa:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016fc:	4b19      	ldr	r3, [pc, #100]	; (8001764 <HAL_ADC_MspInit+0x1a4>)
 80016fe:	2200      	movs	r2, #0
 8001700:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001702:	4b18      	ldr	r3, [pc, #96]	; (8001764 <HAL_ADC_MspInit+0x1a4>)
 8001704:	2200      	movs	r2, #0
 8001706:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001708:	4b16      	ldr	r3, [pc, #88]	; (8001764 <HAL_ADC_MspInit+0x1a4>)
 800170a:	2280      	movs	r2, #128	; 0x80
 800170c:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800170e:	4b15      	ldr	r3, [pc, #84]	; (8001764 <HAL_ADC_MspInit+0x1a4>)
 8001710:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001714:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001716:	4b13      	ldr	r3, [pc, #76]	; (8001764 <HAL_ADC_MspInit+0x1a4>)
 8001718:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800171c:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800171e:	4b11      	ldr	r3, [pc, #68]	; (8001764 <HAL_ADC_MspInit+0x1a4>)
 8001720:	2220      	movs	r2, #32
 8001722:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8001724:	4b0f      	ldr	r3, [pc, #60]	; (8001764 <HAL_ADC_MspInit+0x1a4>)
 8001726:	2200      	movs	r2, #0
 8001728:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800172a:	480e      	ldr	r0, [pc, #56]	; (8001764 <HAL_ADC_MspInit+0x1a4>)
 800172c:	f002 fd5f 	bl	80041ee <HAL_DMA_Init>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <HAL_ADC_MspInit+0x17a>
      Error_Handler();
 8001736:	f000 fa87 	bl	8001c48 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4a09      	ldr	r2, [pc, #36]	; (8001764 <HAL_ADC_MspInit+0x1a4>)
 800173e:	639a      	str	r2, [r3, #56]	; 0x38
 8001740:	4a08      	ldr	r2, [pc, #32]	; (8001764 <HAL_ADC_MspInit+0x1a4>)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6253      	str	r3, [r2, #36]	; 0x24
}
 8001746:	bf00      	nop
 8001748:	3730      	adds	r7, #48	; 0x30
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	2000027c 	.word	0x2000027c
 8001754:	40021000 	.word	0x40021000
 8001758:	200001f4 	.word	0x200001f4
 800175c:	40020008 	.word	0x40020008
 8001760:	50000100 	.word	0x50000100
 8001764:	20000238 	.word	0x20000238
 8001768:	4002001c 	.word	0x4002001c

0800176c <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8001770:	4b17      	ldr	r3, [pc, #92]	; (80017d0 <MX_CAN_Init+0x64>)
 8001772:	4a18      	ldr	r2, [pc, #96]	; (80017d4 <MX_CAN_Init+0x68>)
 8001774:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 6;
 8001776:	4b16      	ldr	r3, [pc, #88]	; (80017d0 <MX_CAN_Init+0x64>)
 8001778:	2206      	movs	r2, #6
 800177a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800177c:	4b14      	ldr	r3, [pc, #80]	; (80017d0 <MX_CAN_Init+0x64>)
 800177e:	2200      	movs	r2, #0
 8001780:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001782:	4b13      	ldr	r3, [pc, #76]	; (80017d0 <MX_CAN_Init+0x64>)
 8001784:	2200      	movs	r2, #0
 8001786:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_4TQ;
 8001788:	4b11      	ldr	r3, [pc, #68]	; (80017d0 <MX_CAN_Init+0x64>)
 800178a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800178e:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001790:	4b0f      	ldr	r3, [pc, #60]	; (80017d0 <MX_CAN_Init+0x64>)
 8001792:	2200      	movs	r2, #0
 8001794:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001796:	4b0e      	ldr	r3, [pc, #56]	; (80017d0 <MX_CAN_Init+0x64>)
 8001798:	2200      	movs	r2, #0
 800179a:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800179c:	4b0c      	ldr	r3, [pc, #48]	; (80017d0 <MX_CAN_Init+0x64>)
 800179e:	2200      	movs	r2, #0
 80017a0:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80017a2:	4b0b      	ldr	r3, [pc, #44]	; (80017d0 <MX_CAN_Init+0x64>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80017a8:	4b09      	ldr	r3, [pc, #36]	; (80017d0 <MX_CAN_Init+0x64>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80017ae:	4b08      	ldr	r3, [pc, #32]	; (80017d0 <MX_CAN_Init+0x64>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80017b4:	4b06      	ldr	r3, [pc, #24]	; (80017d0 <MX_CAN_Init+0x64>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80017ba:	4805      	ldr	r0, [pc, #20]	; (80017d0 <MX_CAN_Init+0x64>)
 80017bc:	f001 ff58 	bl	8003670 <HAL_CAN_Init>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <MX_CAN_Init+0x5e>
  {
    Error_Handler();
 80017c6:	f000 fa3f 	bl	8001c48 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80017ca:	bf00      	nop
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20000280 	.word	0x20000280
 80017d4:	40006400 	.word	0x40006400

080017d8 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b08a      	sub	sp, #40	; 0x28
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e0:	f107 0314 	add.w	r3, r7, #20
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	605a      	str	r2, [r3, #4]
 80017ea:	609a      	str	r2, [r3, #8]
 80017ec:	60da      	str	r2, [r3, #12]
 80017ee:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a20      	ldr	r2, [pc, #128]	; (8001878 <HAL_CAN_MspInit+0xa0>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d139      	bne.n	800186e <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80017fa:	4b20      	ldr	r3, [pc, #128]	; (800187c <HAL_CAN_MspInit+0xa4>)
 80017fc:	69db      	ldr	r3, [r3, #28]
 80017fe:	4a1f      	ldr	r2, [pc, #124]	; (800187c <HAL_CAN_MspInit+0xa4>)
 8001800:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001804:	61d3      	str	r3, [r2, #28]
 8001806:	4b1d      	ldr	r3, [pc, #116]	; (800187c <HAL_CAN_MspInit+0xa4>)
 8001808:	69db      	ldr	r3, [r3, #28]
 800180a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800180e:	613b      	str	r3, [r7, #16]
 8001810:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001812:	4b1a      	ldr	r3, [pc, #104]	; (800187c <HAL_CAN_MspInit+0xa4>)
 8001814:	695b      	ldr	r3, [r3, #20]
 8001816:	4a19      	ldr	r2, [pc, #100]	; (800187c <HAL_CAN_MspInit+0xa4>)
 8001818:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800181c:	6153      	str	r3, [r2, #20]
 800181e:	4b17      	ldr	r3, [pc, #92]	; (800187c <HAL_CAN_MspInit+0xa4>)
 8001820:	695b      	ldr	r3, [r3, #20]
 8001822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800182a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800182e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001830:	2302      	movs	r3, #2
 8001832:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001834:	2300      	movs	r3, #0
 8001836:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001838:	2303      	movs	r3, #3
 800183a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 800183c:	2309      	movs	r3, #9
 800183e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001840:	f107 0314 	add.w	r3, r7, #20
 8001844:	4619      	mov	r1, r3
 8001846:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800184a:	f002 fe67 	bl	800451c <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CAN_RX0_IRQn, 0, 0);
 800184e:	2200      	movs	r2, #0
 8001850:	2100      	movs	r1, #0
 8001852:	2014      	movs	r0, #20
 8001854:	f002 fc95 	bl	8004182 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX0_IRQn);
 8001858:	2014      	movs	r0, #20
 800185a:	f002 fcae 	bl	80041ba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_RX1_IRQn, 0, 0);
 800185e:	2200      	movs	r2, #0
 8001860:	2100      	movs	r1, #0
 8001862:	2015      	movs	r0, #21
 8001864:	f002 fc8d 	bl	8004182 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 8001868:	2015      	movs	r0, #21
 800186a:	f002 fca6 	bl	80041ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 800186e:	bf00      	nop
 8001870:	3728      	adds	r7, #40	; 0x28
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40006400 	.word	0x40006400
 800187c:	40021000 	.word	0x40021000

08001880 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001886:	4b10      	ldr	r3, [pc, #64]	; (80018c8 <MX_DMA_Init+0x48>)
 8001888:	695b      	ldr	r3, [r3, #20]
 800188a:	4a0f      	ldr	r2, [pc, #60]	; (80018c8 <MX_DMA_Init+0x48>)
 800188c:	f043 0301 	orr.w	r3, r3, #1
 8001890:	6153      	str	r3, [r2, #20]
 8001892:	4b0d      	ldr	r3, [pc, #52]	; (80018c8 <MX_DMA_Init+0x48>)
 8001894:	695b      	ldr	r3, [r3, #20]
 8001896:	f003 0301 	and.w	r3, r3, #1
 800189a:	607b      	str	r3, [r7, #4]
 800189c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800189e:	2200      	movs	r2, #0
 80018a0:	2100      	movs	r1, #0
 80018a2:	200b      	movs	r0, #11
 80018a4:	f002 fc6d 	bl	8004182 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80018a8:	200b      	movs	r0, #11
 80018aa:	f002 fc86 	bl	80041ba <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80018ae:	2200      	movs	r2, #0
 80018b0:	2100      	movs	r1, #0
 80018b2:	200c      	movs	r0, #12
 80018b4:	f002 fc65 	bl	8004182 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80018b8:	200c      	movs	r0, #12
 80018ba:	f002 fc7e 	bl	80041ba <HAL_NVIC_EnableIRQ>

}
 80018be:	bf00      	nop
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	40021000 	.word	0x40021000

080018cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b08a      	sub	sp, #40	; 0x28
 80018d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d2:	f107 0314 	add.w	r3, r7, #20
 80018d6:	2200      	movs	r2, #0
 80018d8:	601a      	str	r2, [r3, #0]
 80018da:	605a      	str	r2, [r3, #4]
 80018dc:	609a      	str	r2, [r3, #8]
 80018de:	60da      	str	r2, [r3, #12]
 80018e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018e2:	4b34      	ldr	r3, [pc, #208]	; (80019b4 <MX_GPIO_Init+0xe8>)
 80018e4:	695b      	ldr	r3, [r3, #20]
 80018e6:	4a33      	ldr	r2, [pc, #204]	; (80019b4 <MX_GPIO_Init+0xe8>)
 80018e8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80018ec:	6153      	str	r3, [r2, #20]
 80018ee:	4b31      	ldr	r3, [pc, #196]	; (80019b4 <MX_GPIO_Init+0xe8>)
 80018f0:	695b      	ldr	r3, [r3, #20]
 80018f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80018f6:	613b      	str	r3, [r7, #16]
 80018f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018fa:	4b2e      	ldr	r3, [pc, #184]	; (80019b4 <MX_GPIO_Init+0xe8>)
 80018fc:	695b      	ldr	r3, [r3, #20]
 80018fe:	4a2d      	ldr	r2, [pc, #180]	; (80019b4 <MX_GPIO_Init+0xe8>)
 8001900:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001904:	6153      	str	r3, [r2, #20]
 8001906:	4b2b      	ldr	r3, [pc, #172]	; (80019b4 <MX_GPIO_Init+0xe8>)
 8001908:	695b      	ldr	r3, [r3, #20]
 800190a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800190e:	60fb      	str	r3, [r7, #12]
 8001910:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001912:	4b28      	ldr	r3, [pc, #160]	; (80019b4 <MX_GPIO_Init+0xe8>)
 8001914:	695b      	ldr	r3, [r3, #20]
 8001916:	4a27      	ldr	r2, [pc, #156]	; (80019b4 <MX_GPIO_Init+0xe8>)
 8001918:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800191c:	6153      	str	r3, [r2, #20]
 800191e:	4b25      	ldr	r3, [pc, #148]	; (80019b4 <MX_GPIO_Init+0xe8>)
 8001920:	695b      	ldr	r3, [r3, #20]
 8001922:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001926:	60bb      	str	r3, [r7, #8]
 8001928:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800192a:	4b22      	ldr	r3, [pc, #136]	; (80019b4 <MX_GPIO_Init+0xe8>)
 800192c:	695b      	ldr	r3, [r3, #20]
 800192e:	4a21      	ldr	r2, [pc, #132]	; (80019b4 <MX_GPIO_Init+0xe8>)
 8001930:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001934:	6153      	str	r3, [r2, #20]
 8001936:	4b1f      	ldr	r3, [pc, #124]	; (80019b4 <MX_GPIO_Init+0xe8>)
 8001938:	695b      	ldr	r3, [r3, #20]
 800193a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800193e:	607b      	str	r3, [r7, #4]
 8001940:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED10_Pin|LED11_Pin, GPIO_PIN_RESET);
 8001942:	2200      	movs	r2, #0
 8001944:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8001948:	481b      	ldr	r0, [pc, #108]	; (80019b8 <MX_GPIO_Init+0xec>)
 800194a:	f002 ff59 	bl	8004800 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED03_Pin|LED02_Pin|LED01_Pin|LED00_Pin, GPIO_PIN_RESET);
 800194e:	2200      	movs	r2, #0
 8001950:	21f0      	movs	r1, #240	; 0xf0
 8001952:	481a      	ldr	r0, [pc, #104]	; (80019bc <MX_GPIO_Init+0xf0>)
 8001954:	f002 ff54 	bl	8004800 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LED10_Pin|LED11_Pin;
 8001958:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800195c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800195e:	2301      	movs	r3, #1
 8001960:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001962:	2300      	movs	r3, #0
 8001964:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001966:	2300      	movs	r3, #0
 8001968:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800196a:	f107 0314 	add.w	r3, r7, #20
 800196e:	4619      	mov	r1, r3
 8001970:	4811      	ldr	r0, [pc, #68]	; (80019b8 <MX_GPIO_Init+0xec>)
 8001972:	f002 fdd3 	bl	800451c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = BTN01_Pin|BTN00_Pin;
 8001976:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800197a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800197c:	2300      	movs	r3, #0
 800197e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001980:	2300      	movs	r3, #0
 8001982:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001984:	f107 0314 	add.w	r3, r7, #20
 8001988:	4619      	mov	r1, r3
 800198a:	480b      	ldr	r0, [pc, #44]	; (80019b8 <MX_GPIO_Init+0xec>)
 800198c:	f002 fdc6 	bl	800451c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED03_Pin|LED02_Pin|LED01_Pin|LED00_Pin;
 8001990:	23f0      	movs	r3, #240	; 0xf0
 8001992:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001994:	2301      	movs	r3, #1
 8001996:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001998:	2300      	movs	r3, #0
 800199a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800199c:	2300      	movs	r3, #0
 800199e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019a0:	f107 0314 	add.w	r3, r7, #20
 80019a4:	4619      	mov	r1, r3
 80019a6:	4805      	ldr	r0, [pc, #20]	; (80019bc <MX_GPIO_Init+0xf0>)
 80019a8:	f002 fdb8 	bl	800451c <HAL_GPIO_Init>

}
 80019ac:	bf00      	nop
 80019ae:	3728      	adds	r7, #40	; 0x28
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	40021000 	.word	0x40021000
 80019b8:	48000800 	.word	0x48000800
 80019bc:	48000400 	.word	0x48000400

080019c0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019c4:	4b1b      	ldr	r3, [pc, #108]	; (8001a34 <MX_I2C1_Init+0x74>)
 80019c6:	4a1c      	ldr	r2, [pc, #112]	; (8001a38 <MX_I2C1_Init+0x78>)
 80019c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80019ca:	4b1a      	ldr	r3, [pc, #104]	; (8001a34 <MX_I2C1_Init+0x74>)
 80019cc:	4a1b      	ldr	r2, [pc, #108]	; (8001a3c <MX_I2C1_Init+0x7c>)
 80019ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80019d0:	4b18      	ldr	r3, [pc, #96]	; (8001a34 <MX_I2C1_Init+0x74>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019d6:	4b17      	ldr	r3, [pc, #92]	; (8001a34 <MX_I2C1_Init+0x74>)
 80019d8:	2201      	movs	r2, #1
 80019da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019dc:	4b15      	ldr	r3, [pc, #84]	; (8001a34 <MX_I2C1_Init+0x74>)
 80019de:	2200      	movs	r2, #0
 80019e0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80019e2:	4b14      	ldr	r3, [pc, #80]	; (8001a34 <MX_I2C1_Init+0x74>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80019e8:	4b12      	ldr	r3, [pc, #72]	; (8001a34 <MX_I2C1_Init+0x74>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019ee:	4b11      	ldr	r3, [pc, #68]	; (8001a34 <MX_I2C1_Init+0x74>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019f4:	4b0f      	ldr	r3, [pc, #60]	; (8001a34 <MX_I2C1_Init+0x74>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019fa:	480e      	ldr	r0, [pc, #56]	; (8001a34 <MX_I2C1_Init+0x74>)
 80019fc:	f002 ff32 	bl	8004864 <HAL_I2C_Init>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001a06:	f000 f91f 	bl	8001c48 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	4809      	ldr	r0, [pc, #36]	; (8001a34 <MX_I2C1_Init+0x74>)
 8001a0e:	f002 ffb8 	bl	8004982 <HAL_I2CEx_ConfigAnalogFilter>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001a18:	f000 f916 	bl	8001c48 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	4805      	ldr	r0, [pc, #20]	; (8001a34 <MX_I2C1_Init+0x74>)
 8001a20:	f002 fffa 	bl	8004a18 <HAL_I2CEx_ConfigDigitalFilter>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001a2a:	f000 f90d 	bl	8001c48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	200002a8 	.word	0x200002a8
 8001a38:	40005400 	.word	0x40005400
 8001a3c:	2000090e 	.word	0x2000090e

08001a40 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b08a      	sub	sp, #40	; 0x28
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a48:	f107 0314 	add.w	r3, r7, #20
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]
 8001a50:	605a      	str	r2, [r3, #4]
 8001a52:	609a      	str	r2, [r3, #8]
 8001a54:	60da      	str	r2, [r3, #12]
 8001a56:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a17      	ldr	r2, [pc, #92]	; (8001abc <HAL_I2C_MspInit+0x7c>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d128      	bne.n	8001ab4 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a62:	4b17      	ldr	r3, [pc, #92]	; (8001ac0 <HAL_I2C_MspInit+0x80>)
 8001a64:	695b      	ldr	r3, [r3, #20]
 8001a66:	4a16      	ldr	r2, [pc, #88]	; (8001ac0 <HAL_I2C_MspInit+0x80>)
 8001a68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a6c:	6153      	str	r3, [r2, #20]
 8001a6e:	4b14      	ldr	r3, [pc, #80]	; (8001ac0 <HAL_I2C_MspInit+0x80>)
 8001a70:	695b      	ldr	r3, [r3, #20]
 8001a72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a76:	613b      	str	r3, [r7, #16]
 8001a78:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a7a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a80:	2312      	movs	r3, #18
 8001a82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a84:	2300      	movs	r3, #0
 8001a86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a8c:	2304      	movs	r3, #4
 8001a8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a90:	f107 0314 	add.w	r3, r7, #20
 8001a94:	4619      	mov	r1, r3
 8001a96:	480b      	ldr	r0, [pc, #44]	; (8001ac4 <HAL_I2C_MspInit+0x84>)
 8001a98:	f002 fd40 	bl	800451c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a9c:	4b08      	ldr	r3, [pc, #32]	; (8001ac0 <HAL_I2C_MspInit+0x80>)
 8001a9e:	69db      	ldr	r3, [r3, #28]
 8001aa0:	4a07      	ldr	r2, [pc, #28]	; (8001ac0 <HAL_I2C_MspInit+0x80>)
 8001aa2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001aa6:	61d3      	str	r3, [r2, #28]
 8001aa8:	4b05      	ldr	r3, [pc, #20]	; (8001ac0 <HAL_I2C_MspInit+0x80>)
 8001aaa:	69db      	ldr	r3, [r3, #28]
 8001aac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ab0:	60fb      	str	r3, [r7, #12]
 8001ab2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001ab4:	bf00      	nop
 8001ab6:	3728      	adds	r7, #40	; 0x28
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	40005400 	.word	0x40005400
 8001ac0:	40021000 	.word	0x40021000
 8001ac4:	48000400 	.word	0x48000400

08001ac8 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001acc:	4b0b      	ldr	r3, [pc, #44]	; (8001afc <MX_IWDG_Init+0x34>)
 8001ace:	4a0c      	ldr	r2, [pc, #48]	; (8001b00 <MX_IWDG_Init+0x38>)
 8001ad0:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8001ad2:	4b0a      	ldr	r3, [pc, #40]	; (8001afc <MX_IWDG_Init+0x34>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8001ad8:	4b08      	ldr	r3, [pc, #32]	; (8001afc <MX_IWDG_Init+0x34>)
 8001ada:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001ade:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8001ae0:	4b06      	ldr	r3, [pc, #24]	; (8001afc <MX_IWDG_Init+0x34>)
 8001ae2:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001ae6:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001ae8:	4804      	ldr	r0, [pc, #16]	; (8001afc <MX_IWDG_Init+0x34>)
 8001aea:	f002 ffe1 	bl	8004ab0 <HAL_IWDG_Init>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 8001af4:	f000 f8a8 	bl	8001c48 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	200002f4 	.word	0x200002f4
 8001b00:	40003000 	.word	0x40003000

08001b04 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
	GAS_Pwm_InterruptServiceRoutine(htim);
 8001b0c:	6878      	ldr	r0, [r7, #4]
 8001b0e:	f7ff fa05 	bl	8000f1c <GAS_Pwm_InterruptServiceRoutine>
}
 8001b12:	bf00      	nop
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
	...

08001b1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b20:	f000 fe00 	bl	8002724 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b24:	f000 f82a 	bl	8001b7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b28:	f7ff fed0 	bl	80018cc <MX_GPIO_Init>
  MX_DMA_Init();
 8001b2c:	f7ff fea8 	bl	8001880 <MX_DMA_Init>
  MX_ADC1_Init();
 8001b30:	f7ff fc24 	bl	800137c <MX_ADC1_Init>
  MX_ADC2_Init();
 8001b34:	f7ff fcbc 	bl	80014b0 <MX_ADC2_Init>
  MX_CAN_Init();
 8001b38:	f7ff fe18 	bl	800176c <MX_CAN_Init>
  MX_I2C1_Init();
 8001b3c:	f7ff ff40 	bl	80019c0 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001b40:	f000 f976 	bl	8001e30 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001b44:	f000 fa18 	bl	8001f78 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001b48:	f000 fab4 	bl	80020b4 <MX_TIM3_Init>
  MX_TIM15_Init();
 8001b4c:	f000 fb50 	bl	80021f0 <MX_TIM15_Init>
  MX_USART1_UART_Init();
 8001b50:	f000 fce8 	bl	8002524 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001b54:	f000 fd16 	bl	8002584 <MX_USART3_UART_Init>
  MX_IWDG_Init();
 8001b58:	f7ff ffb6 	bl	8001ac8 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  a = 1;
 8001b5c:	4b05      	ldr	r3, [pc, #20]	; (8001b74 <main+0x58>)
 8001b5e:	2201      	movs	r2, #1
 8001b60:	601a      	str	r2, [r3, #0]
  GAS_Scheduler_init();
 8001b62:	f7ff fb4f 	bl	8001204 <GAS_Scheduler_init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //HAL_GPIO_TogglePin(GPIOB, LED00_Pin);
	  //HAL_Delay(100);
	  GAS_Scheduler();
 8001b66:	f7ff fbdb 	bl	8001320 <GAS_Scheduler>
	  HAL_IWDG_Refresh(&hiwdg);
 8001b6a:	4803      	ldr	r0, [pc, #12]	; (8001b78 <main+0x5c>)
 8001b6c:	f002 ffef 	bl	8004b4e <HAL_IWDG_Refresh>
	  GAS_Scheduler();
 8001b70:	e7f9      	b.n	8001b66 <main+0x4a>
 8001b72:	bf00      	nop
 8001b74:	20000304 	.word	0x20000304
 8001b78:	200002f4 	.word	0x200002f4

08001b7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b096      	sub	sp, #88	; 0x58
 8001b80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b82:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b86:	2228      	movs	r2, #40	; 0x28
 8001b88:	2100      	movs	r1, #0
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f006 f8a2 	bl	8007cd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b90:	f107 031c 	add.w	r3, r7, #28
 8001b94:	2200      	movs	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]
 8001b98:	605a      	str	r2, [r3, #4]
 8001b9a:	609a      	str	r2, [r3, #8]
 8001b9c:	60da      	str	r2, [r3, #12]
 8001b9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ba0:	463b      	mov	r3, r7
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	601a      	str	r2, [r3, #0]
 8001ba6:	605a      	str	r2, [r3, #4]
 8001ba8:	609a      	str	r2, [r3, #8]
 8001baa:	60da      	str	r2, [r3, #12]
 8001bac:	611a      	str	r2, [r3, #16]
 8001bae:	615a      	str	r2, [r3, #20]
 8001bb0:	619a      	str	r2, [r3, #24]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8001bb2:	230b      	movs	r3, #11
 8001bb4:	633b      	str	r3, [r7, #48]	; 0x30
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001bb6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001bba:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bc4:	2310      	movs	r3, #16
 8001bc6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bcc:	2302      	movs	r3, #2
 8001bce:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001bd0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001bd4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001bd6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001bda:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bdc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001be0:	4618      	mov	r0, r3
 8001be2:	f002 ffc5 	bl	8004b70 <HAL_RCC_OscConfig>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001bec:	f000 f82c 	bl	8001c48 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bf0:	230f      	movs	r3, #15
 8001bf2:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bf4:	2302      	movs	r3, #2
 8001bf6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001bfc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c00:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c02:	2300      	movs	r3, #0
 8001c04:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c06:	f107 031c 	add.w	r3, r7, #28
 8001c0a:	2102      	movs	r1, #2
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f003 ffed 	bl	8005bec <HAL_RCC_ClockConfig>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d001      	beq.n	8001c1c <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001c18:	f000 f816 	bl	8001c48 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 8001c1c:	f241 0321 	movw	r3, #4129	; 0x1021
 8001c20:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_TIM1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001c22:	2300      	movs	r3, #0
 8001c24:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001c26:	2300      	movs	r3, #0
 8001c28:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c2e:	463b      	mov	r3, r7
 8001c30:	4618      	mov	r0, r3
 8001c32:	f004 fa43 	bl	80060bc <HAL_RCCEx_PeriphCLKConfig>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001c3c:	f000 f804 	bl	8001c48 <Error_Handler>
  }
}
 8001c40:	bf00      	nop
 8001c42:	3758      	adds	r7, #88	; 0x58
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}

08001c48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001c4c:	b672      	cpsid	i
}
 8001c4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c50:	e7fe      	b.n	8001c50 <Error_Handler+0x8>
	...

08001c54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c5a:	4b0f      	ldr	r3, [pc, #60]	; (8001c98 <HAL_MspInit+0x44>)
 8001c5c:	699b      	ldr	r3, [r3, #24]
 8001c5e:	4a0e      	ldr	r2, [pc, #56]	; (8001c98 <HAL_MspInit+0x44>)
 8001c60:	f043 0301 	orr.w	r3, r3, #1
 8001c64:	6193      	str	r3, [r2, #24]
 8001c66:	4b0c      	ldr	r3, [pc, #48]	; (8001c98 <HAL_MspInit+0x44>)
 8001c68:	699b      	ldr	r3, [r3, #24]
 8001c6a:	f003 0301 	and.w	r3, r3, #1
 8001c6e:	607b      	str	r3, [r7, #4]
 8001c70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c72:	4b09      	ldr	r3, [pc, #36]	; (8001c98 <HAL_MspInit+0x44>)
 8001c74:	69db      	ldr	r3, [r3, #28]
 8001c76:	4a08      	ldr	r2, [pc, #32]	; (8001c98 <HAL_MspInit+0x44>)
 8001c78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c7c:	61d3      	str	r3, [r2, #28]
 8001c7e:	4b06      	ldr	r3, [pc, #24]	; (8001c98 <HAL_MspInit+0x44>)
 8001c80:	69db      	ldr	r3, [r3, #28]
 8001c82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c86:	603b      	str	r3, [r7, #0]
 8001c88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c8a:	bf00      	nop
 8001c8c:	370c      	adds	r7, #12
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	40021000 	.word	0x40021000

08001c9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ca0:	e7fe      	b.n	8001ca0 <NMI_Handler+0x4>

08001ca2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ca6:	e7fe      	b.n	8001ca6 <HardFault_Handler+0x4>

08001ca8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cac:	e7fe      	b.n	8001cac <MemManage_Handler+0x4>

08001cae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cb2:	e7fe      	b.n	8001cb2 <BusFault_Handler+0x4>

08001cb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cb8:	e7fe      	b.n	8001cb8 <UsageFault_Handler+0x4>

08001cba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cba:	b480      	push	{r7}
 8001cbc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr

08001cc8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ccc:	bf00      	nop
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr

08001cd6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cda:	bf00      	nop
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr

08001ce4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ce8:	f000 fd62 	bl	80027b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_Callback();
 8001cec:	f7ff faca 	bl	8001284 <HAL_SYSTICK_Callback>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001cf0:	bf00      	nop
 8001cf2:	bd80      	pop	{r7, pc}

08001cf4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001cf8:	4802      	ldr	r0, [pc, #8]	; (8001d04 <DMA1_Channel1_IRQHandler+0x10>)
 8001cfa:	f002 fb1e 	bl	800433a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	200001f4 	.word	0x200001f4

08001d08 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001d0c:	4802      	ldr	r0, [pc, #8]	; (8001d18 <DMA1_Channel2_IRQHandler+0x10>)
 8001d0e:	f002 fb14 	bl	800433a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001d12:	bf00      	nop
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	20000238 	.word	0x20000238

08001d1c <CAN_RX0_IRQHandler>:

/**
  * @brief This function handles CAN RX0 interrupt.
  */
void CAN_RX0_IRQHandler(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX0_IRQn 0 */

  /* USER CODE END CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001d20:	4802      	ldr	r0, [pc, #8]	; (8001d2c <CAN_RX0_IRQHandler+0x10>)
 8001d22:	f001 ff1a 	bl	8003b5a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX0_IRQn 1 */

  /* USER CODE END CAN_RX0_IRQn 1 */
}
 8001d26:	bf00      	nop
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	20000280 	.word	0x20000280

08001d30 <CAN_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN_RX1_IRQHandler(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX1_IRQn 0 */

  /* USER CODE END CAN_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001d34:	4802      	ldr	r0, [pc, #8]	; (8001d40 <CAN_RX1_IRQHandler+0x10>)
 8001d36:	f001 ff10 	bl	8003b5a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX1_IRQn 1 */

  /* USER CODE END CAN_RX1_IRQn 1 */
}
 8001d3a:	bf00      	nop
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	20000280 	.word	0x20000280

08001d44 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break and TIM15 interrupts.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */
	HAL_GPIO_TogglePin(LED02_GPIO_Port, LED02_Pin);
 8001d48:	2120      	movs	r1, #32
 8001d4a:	4805      	ldr	r0, [pc, #20]	; (8001d60 <TIM1_BRK_TIM15_IRQHandler+0x1c>)
 8001d4c:	f002 fd70 	bl	8004830 <HAL_GPIO_TogglePin>
  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d50:	4804      	ldr	r0, [pc, #16]	; (8001d64 <TIM1_BRK_TIM15_IRQHandler+0x20>)
 8001d52:	f004 fdbd 	bl	80068d0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 8001d56:	4804      	ldr	r0, [pc, #16]	; (8001d68 <TIM1_BRK_TIM15_IRQHandler+0x24>)
 8001d58:	f004 fdba 	bl	80068d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8001d5c:	bf00      	nop
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	48000400 	.word	0x48000400
 8001d64:	2000030c 	.word	0x2000030c
 8001d68:	200003f0 	.word	0x200003f0

08001d6c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	//HAL_GPIO_TogglePin(LED11_GPIO_Port, LED11_Pin);
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d70:	4802      	ldr	r0, [pc, #8]	; (8001d7c <TIM2_IRQHandler+0x10>)
 8001d72:	f004 fdad 	bl	80068d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d76:	bf00      	nop
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	20000358 	.word	0x20000358

08001d80 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	HAL_GPIO_TogglePin(LED11_GPIO_Port, LED11_Pin);
 8001d84:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d88:	4803      	ldr	r0, [pc, #12]	; (8001d98 <TIM3_IRQHandler+0x18>)
 8001d8a:	f002 fd51 	bl	8004830 <HAL_GPIO_TogglePin>
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001d8e:	4803      	ldr	r0, [pc, #12]	; (8001d9c <TIM3_IRQHandler+0x1c>)
 8001d90:	f004 fd9e 	bl	80068d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001d94:	bf00      	nop
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	48000800 	.word	0x48000800
 8001d9c:	200003a4 	.word	0x200003a4

08001da0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b086      	sub	sp, #24
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001da8:	4a14      	ldr	r2, [pc, #80]	; (8001dfc <_sbrk+0x5c>)
 8001daa:	4b15      	ldr	r3, [pc, #84]	; (8001e00 <_sbrk+0x60>)
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001db4:	4b13      	ldr	r3, [pc, #76]	; (8001e04 <_sbrk+0x64>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d102      	bne.n	8001dc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dbc:	4b11      	ldr	r3, [pc, #68]	; (8001e04 <_sbrk+0x64>)
 8001dbe:	4a12      	ldr	r2, [pc, #72]	; (8001e08 <_sbrk+0x68>)
 8001dc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dc2:	4b10      	ldr	r3, [pc, #64]	; (8001e04 <_sbrk+0x64>)
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4413      	add	r3, r2
 8001dca:	693a      	ldr	r2, [r7, #16]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d207      	bcs.n	8001de0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dd0:	f005 ff4e 	bl	8007c70 <__errno>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	220c      	movs	r2, #12
 8001dd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dda:	f04f 33ff 	mov.w	r3, #4294967295
 8001dde:	e009      	b.n	8001df4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001de0:	4b08      	ldr	r3, [pc, #32]	; (8001e04 <_sbrk+0x64>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001de6:	4b07      	ldr	r3, [pc, #28]	; (8001e04 <_sbrk+0x64>)
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	4413      	add	r3, r2
 8001dee:	4a05      	ldr	r2, [pc, #20]	; (8001e04 <_sbrk+0x64>)
 8001df0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001df2:	68fb      	ldr	r3, [r7, #12]
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3718      	adds	r7, #24
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	20003000 	.word	0x20003000
 8001e00:	00000400 	.word	0x00000400
 8001e04:	20000308 	.word	0x20000308
 8001e08:	20000558 	.word	0x20000558

08001e0c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e10:	4b06      	ldr	r3, [pc, #24]	; (8001e2c <SystemInit+0x20>)
 8001e12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e16:	4a05      	ldr	r2, [pc, #20]	; (8001e2c <SystemInit+0x20>)
 8001e18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e20:	bf00      	nop
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	e000ed00 	.word	0xe000ed00

08001e30 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim15;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b090      	sub	sp, #64	; 0x40
 8001e34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e36:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	601a      	str	r2, [r3, #0]
 8001e3e:	605a      	str	r2, [r3, #4]
 8001e40:	609a      	str	r2, [r3, #8]
 8001e42:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001e44:	f107 031c 	add.w	r3, r7, #28
 8001e48:	2200      	movs	r2, #0
 8001e4a:	601a      	str	r2, [r3, #0]
 8001e4c:	605a      	str	r2, [r3, #4]
 8001e4e:	609a      	str	r2, [r3, #8]
 8001e50:	60da      	str	r2, [r3, #12]
 8001e52:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001e54:	f107 030c 	add.w	r3, r7, #12
 8001e58:	2200      	movs	r2, #0
 8001e5a:	601a      	str	r2, [r3, #0]
 8001e5c:	605a      	str	r2, [r3, #4]
 8001e5e:	609a      	str	r2, [r3, #8]
 8001e60:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e62:	463b      	mov	r3, r7
 8001e64:	2200      	movs	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]
 8001e68:	605a      	str	r2, [r3, #4]
 8001e6a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e6c:	4b40      	ldr	r3, [pc, #256]	; (8001f70 <MX_TIM1_Init+0x140>)
 8001e6e:	4a41      	ldr	r2, [pc, #260]	; (8001f74 <MX_TIM1_Init+0x144>)
 8001e70:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001e72:	4b3f      	ldr	r3, [pc, #252]	; (8001f70 <MX_TIM1_Init+0x140>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e78:	4b3d      	ldr	r3, [pc, #244]	; (8001f70 <MX_TIM1_Init+0x140>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001e7e:	4b3c      	ldr	r3, [pc, #240]	; (8001f70 <MX_TIM1_Init+0x140>)
 8001e80:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e84:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e86:	4b3a      	ldr	r3, [pc, #232]	; (8001f70 <MX_TIM1_Init+0x140>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e8c:	4b38      	ldr	r3, [pc, #224]	; (8001f70 <MX_TIM1_Init+0x140>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e92:	4b37      	ldr	r3, [pc, #220]	; (8001f70 <MX_TIM1_Init+0x140>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e98:	4835      	ldr	r0, [pc, #212]	; (8001f70 <MX_TIM1_Init+0x140>)
 8001e9a:	f004 fa45 	bl	8006328 <HAL_TIM_Base_Init>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001ea4:	f7ff fed0 	bl	8001c48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ea8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001eac:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001eae:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	482e      	ldr	r0, [pc, #184]	; (8001f70 <MX_TIM1_Init+0x140>)
 8001eb6:	f004 fec6 	bl	8006c46 <HAL_TIM_ConfigClockSource>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001ec0:	f7ff fec2 	bl	8001c48 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001ec4:	482a      	ldr	r0, [pc, #168]	; (8001f70 <MX_TIM1_Init+0x140>)
 8001ec6:	f004 fa86 	bl	80063d6 <HAL_TIM_IC_Init>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001ed0:	f7ff feba 	bl	8001c48 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001ed4:	2304      	movs	r3, #4
 8001ed6:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001ed8:	2350      	movs	r3, #80	; 0x50
 8001eda:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001edc:	2300      	movs	r3, #0
 8001ede:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001ee8:	f107 031c 	add.w	r3, r7, #28
 8001eec:	4619      	mov	r1, r3
 8001eee:	4820      	ldr	r0, [pc, #128]	; (8001f70 <MX_TIM1_Init+0x140>)
 8001ef0:	f004 ff72 	bl	8006dd8 <HAL_TIM_SlaveConfigSynchro>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 8001efa:	f7ff fea5 	bl	8001c48 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001efe:	2300      	movs	r3, #0
 8001f00:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001f02:	2301      	movs	r3, #1
 8001f04:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001f06:	2300      	movs	r3, #0
 8001f08:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001f0e:	f107 030c 	add.w	r3, r7, #12
 8001f12:	2200      	movs	r2, #0
 8001f14:	4619      	mov	r1, r3
 8001f16:	4816      	ldr	r0, [pc, #88]	; (8001f70 <MX_TIM1_Init+0x140>)
 8001f18:	f004 fdf9 	bl	8006b0e <HAL_TIM_IC_ConfigChannel>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d001      	beq.n	8001f26 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8001f22:	f7ff fe91 	bl	8001c48 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001f26:	2302      	movs	r3, #2
 8001f28:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001f2e:	f107 030c 	add.w	r3, r7, #12
 8001f32:	2204      	movs	r2, #4
 8001f34:	4619      	mov	r1, r3
 8001f36:	480e      	ldr	r0, [pc, #56]	; (8001f70 <MX_TIM1_Init+0x140>)
 8001f38:	f004 fde9 	bl	8006b0e <HAL_TIM_IC_ConfigChannel>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8001f42:	f7ff fe81 	bl	8001c48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f46:	2300      	movs	r3, #0
 8001f48:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f52:	463b      	mov	r3, r7
 8001f54:	4619      	mov	r1, r3
 8001f56:	4806      	ldr	r0, [pc, #24]	; (8001f70 <MX_TIM1_Init+0x140>)
 8001f58:	f005 faca 	bl	80074f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <MX_TIM1_Init+0x136>
  {
    Error_Handler();
 8001f62:	f7ff fe71 	bl	8001c48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001f66:	bf00      	nop
 8001f68:	3740      	adds	r7, #64	; 0x40
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	2000030c 	.word	0x2000030c
 8001f74:	40012c00 	.word	0x40012c00

08001f78 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b090      	sub	sp, #64	; 0x40
 8001f7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f7e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f82:	2200      	movs	r2, #0
 8001f84:	601a      	str	r2, [r3, #0]
 8001f86:	605a      	str	r2, [r3, #4]
 8001f88:	609a      	str	r2, [r3, #8]
 8001f8a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001f8c:	f107 031c 	add.w	r3, r7, #28
 8001f90:	2200      	movs	r2, #0
 8001f92:	601a      	str	r2, [r3, #0]
 8001f94:	605a      	str	r2, [r3, #4]
 8001f96:	609a      	str	r2, [r3, #8]
 8001f98:	60da      	str	r2, [r3, #12]
 8001f9a:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001f9c:	f107 030c 	add.w	r3, r7, #12
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	605a      	str	r2, [r3, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001faa:	463b      	mov	r3, r7
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
 8001fb0:	605a      	str	r2, [r3, #4]
 8001fb2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001fb4:	4b3e      	ldr	r3, [pc, #248]	; (80020b0 <MX_TIM2_Init+0x138>)
 8001fb6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001fba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72 - 1;
 8001fbc:	4b3c      	ldr	r3, [pc, #240]	; (80020b0 <MX_TIM2_Init+0x138>)
 8001fbe:	2247      	movs	r2, #71	; 0x47
 8001fc0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fc2:	4b3b      	ldr	r3, [pc, #236]	; (80020b0 <MX_TIM2_Init+0x138>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001fc8:	4b39      	ldr	r3, [pc, #228]	; (80020b0 <MX_TIM2_Init+0x138>)
 8001fca:	f04f 32ff 	mov.w	r2, #4294967295
 8001fce:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fd0:	4b37      	ldr	r3, [pc, #220]	; (80020b0 <MX_TIM2_Init+0x138>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fd6:	4b36      	ldr	r3, [pc, #216]	; (80020b0 <MX_TIM2_Init+0x138>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001fdc:	4834      	ldr	r0, [pc, #208]	; (80020b0 <MX_TIM2_Init+0x138>)
 8001fde:	f004 f9a3 	bl	8006328 <HAL_TIM_Base_Init>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001fe8:	f7ff fe2e 	bl	8001c48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ff0:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ff2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	482d      	ldr	r0, [pc, #180]	; (80020b0 <MX_TIM2_Init+0x138>)
 8001ffa:	f004 fe24 	bl	8006c46 <HAL_TIM_ConfigClockSource>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d001      	beq.n	8002008 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8002004:	f7ff fe20 	bl	8001c48 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8002008:	4829      	ldr	r0, [pc, #164]	; (80020b0 <MX_TIM2_Init+0x138>)
 800200a:	f004 f9e4 	bl	80063d6 <HAL_TIM_IC_Init>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8002014:	f7ff fe18 	bl	8001c48 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8002018:	2304      	movs	r3, #4
 800201a:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800201c:	2350      	movs	r3, #80	; 0x50
 800201e:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002020:	2300      	movs	r3, #0
 8002022:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8002024:	2300      	movs	r3, #0
 8002026:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8002028:	2300      	movs	r3, #0
 800202a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 800202c:	f107 031c 	add.w	r3, r7, #28
 8002030:	4619      	mov	r1, r3
 8002032:	481f      	ldr	r0, [pc, #124]	; (80020b0 <MX_TIM2_Init+0x138>)
 8002034:	f004 fed0 	bl	8006dd8 <HAL_TIM_SlaveConfigSynchro>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d001      	beq.n	8002042 <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 800203e:	f7ff fe03 	bl	8001c48 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002042:	2300      	movs	r3, #0
 8002044:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002046:	2301      	movs	r3, #1
 8002048:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800204a:	2300      	movs	r3, #0
 800204c:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 800204e:	2300      	movs	r3, #0
 8002050:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002052:	f107 030c 	add.w	r3, r7, #12
 8002056:	2200      	movs	r2, #0
 8002058:	4619      	mov	r1, r3
 800205a:	4815      	ldr	r0, [pc, #84]	; (80020b0 <MX_TIM2_Init+0x138>)
 800205c:	f004 fd57 	bl	8006b0e <HAL_TIM_IC_ConfigChannel>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <MX_TIM2_Init+0xf2>
  {
    Error_Handler();
 8002066:	f7ff fdef 	bl	8001c48 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800206a:	2302      	movs	r3, #2
 800206c:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800206e:	2302      	movs	r3, #2
 8002070:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002072:	f107 030c 	add.w	r3, r7, #12
 8002076:	2204      	movs	r2, #4
 8002078:	4619      	mov	r1, r3
 800207a:	480d      	ldr	r0, [pc, #52]	; (80020b0 <MX_TIM2_Init+0x138>)
 800207c:	f004 fd47 	bl	8006b0e <HAL_TIM_IC_ConfigChannel>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d001      	beq.n	800208a <MX_TIM2_Init+0x112>
  {
    Error_Handler();
 8002086:	f7ff fddf 	bl	8001c48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800208a:	2300      	movs	r3, #0
 800208c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800208e:	2300      	movs	r3, #0
 8002090:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002092:	463b      	mov	r3, r7
 8002094:	4619      	mov	r1, r3
 8002096:	4806      	ldr	r0, [pc, #24]	; (80020b0 <MX_TIM2_Init+0x138>)
 8002098:	f005 fa2a 	bl	80074f0 <HAL_TIMEx_MasterConfigSynchronization>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <MX_TIM2_Init+0x12e>
  {
    Error_Handler();
 80020a2:	f7ff fdd1 	bl	8001c48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80020a6:	bf00      	nop
 80020a8:	3740      	adds	r7, #64	; 0x40
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	20000358 	.word	0x20000358

080020b4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b090      	sub	sp, #64	; 0x40
 80020b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80020be:	2200      	movs	r2, #0
 80020c0:	601a      	str	r2, [r3, #0]
 80020c2:	605a      	str	r2, [r3, #4]
 80020c4:	609a      	str	r2, [r3, #8]
 80020c6:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80020c8:	f107 031c 	add.w	r3, r7, #28
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	605a      	str	r2, [r3, #4]
 80020d2:	609a      	str	r2, [r3, #8]
 80020d4:	60da      	str	r2, [r3, #12]
 80020d6:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80020d8:	f107 030c 	add.w	r3, r7, #12
 80020dc:	2200      	movs	r2, #0
 80020de:	601a      	str	r2, [r3, #0]
 80020e0:	605a      	str	r2, [r3, #4]
 80020e2:	609a      	str	r2, [r3, #8]
 80020e4:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020e6:	463b      	mov	r3, r7
 80020e8:	2200      	movs	r2, #0
 80020ea:	601a      	str	r2, [r3, #0]
 80020ec:	605a      	str	r2, [r3, #4]
 80020ee:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80020f0:	4b3d      	ldr	r3, [pc, #244]	; (80021e8 <MX_TIM3_Init+0x134>)
 80020f2:	4a3e      	ldr	r2, [pc, #248]	; (80021ec <MX_TIM3_Init+0x138>)
 80020f4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72 - 1;
 80020f6:	4b3c      	ldr	r3, [pc, #240]	; (80021e8 <MX_TIM3_Init+0x134>)
 80020f8:	2247      	movs	r2, #71	; 0x47
 80020fa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020fc:	4b3a      	ldr	r3, [pc, #232]	; (80021e8 <MX_TIM3_Init+0x134>)
 80020fe:	2200      	movs	r2, #0
 8002100:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002102:	4b39      	ldr	r3, [pc, #228]	; (80021e8 <MX_TIM3_Init+0x134>)
 8002104:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002108:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800210a:	4b37      	ldr	r3, [pc, #220]	; (80021e8 <MX_TIM3_Init+0x134>)
 800210c:	2200      	movs	r2, #0
 800210e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002110:	4b35      	ldr	r3, [pc, #212]	; (80021e8 <MX_TIM3_Init+0x134>)
 8002112:	2200      	movs	r2, #0
 8002114:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002116:	4834      	ldr	r0, [pc, #208]	; (80021e8 <MX_TIM3_Init+0x134>)
 8002118:	f004 f906 	bl	8006328 <HAL_TIM_Base_Init>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d001      	beq.n	8002126 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8002122:	f7ff fd91 	bl	8001c48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002126:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800212a:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800212c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002130:	4619      	mov	r1, r3
 8002132:	482d      	ldr	r0, [pc, #180]	; (80021e8 <MX_TIM3_Init+0x134>)
 8002134:	f004 fd87 	bl	8006c46 <HAL_TIM_ConfigClockSource>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 800213e:	f7ff fd83 	bl	8001c48 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002142:	4829      	ldr	r0, [pc, #164]	; (80021e8 <MX_TIM3_Init+0x134>)
 8002144:	f004 f947 	bl	80063d6 <HAL_TIM_IC_Init>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800214e:	f7ff fd7b 	bl	8001c48 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8002152:	2304      	movs	r3, #4
 8002154:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8002156:	2350      	movs	r3, #80	; 0x50
 8002158:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800215a:	2300      	movs	r3, #0
 800215c:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800215e:	2300      	movs	r3, #0
 8002160:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8002162:	2300      	movs	r3, #0
 8002164:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8002166:	f107 031c 	add.w	r3, r7, #28
 800216a:	4619      	mov	r1, r3
 800216c:	481e      	ldr	r0, [pc, #120]	; (80021e8 <MX_TIM3_Init+0x134>)
 800216e:	f004 fe33 	bl	8006dd8 <HAL_TIM_SlaveConfigSynchro>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d001      	beq.n	800217c <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8002178:	f7ff fd66 	bl	8001c48 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800217c:	2300      	movs	r3, #0
 800217e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002180:	2301      	movs	r3, #1
 8002182:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002184:	2300      	movs	r3, #0
 8002186:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8002188:	2300      	movs	r3, #0
 800218a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800218c:	f107 030c 	add.w	r3, r7, #12
 8002190:	2200      	movs	r2, #0
 8002192:	4619      	mov	r1, r3
 8002194:	4814      	ldr	r0, [pc, #80]	; (80021e8 <MX_TIM3_Init+0x134>)
 8002196:	f004 fcba 	bl	8006b0e <HAL_TIM_IC_ConfigChannel>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d001      	beq.n	80021a4 <MX_TIM3_Init+0xf0>
  {
    Error_Handler();
 80021a0:	f7ff fd52 	bl	8001c48 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80021a4:	2302      	movs	r3, #2
 80021a6:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80021a8:	2302      	movs	r3, #2
 80021aa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80021ac:	f107 030c 	add.w	r3, r7, #12
 80021b0:	2204      	movs	r2, #4
 80021b2:	4619      	mov	r1, r3
 80021b4:	480c      	ldr	r0, [pc, #48]	; (80021e8 <MX_TIM3_Init+0x134>)
 80021b6:	f004 fcaa 	bl	8006b0e <HAL_TIM_IC_ConfigChannel>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d001      	beq.n	80021c4 <MX_TIM3_Init+0x110>
  {
    Error_Handler();
 80021c0:	f7ff fd42 	bl	8001c48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021c4:	2300      	movs	r3, #0
 80021c6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021c8:	2300      	movs	r3, #0
 80021ca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021cc:	463b      	mov	r3, r7
 80021ce:	4619      	mov	r1, r3
 80021d0:	4805      	ldr	r0, [pc, #20]	; (80021e8 <MX_TIM3_Init+0x134>)
 80021d2:	f005 f98d 	bl	80074f0 <HAL_TIMEx_MasterConfigSynchronization>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d001      	beq.n	80021e0 <MX_TIM3_Init+0x12c>
  {
    Error_Handler();
 80021dc:	f7ff fd34 	bl	8001c48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80021e0:	bf00      	nop
 80021e2:	3740      	adds	r7, #64	; 0x40
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	200003a4 	.word	0x200003a4
 80021ec:	40000400 	.word	0x40000400

080021f0 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b090      	sub	sp, #64	; 0x40
 80021f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021f6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80021fa:	2200      	movs	r2, #0
 80021fc:	601a      	str	r2, [r3, #0]
 80021fe:	605a      	str	r2, [r3, #4]
 8002200:	609a      	str	r2, [r3, #8]
 8002202:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002204:	f107 031c 	add.w	r3, r7, #28
 8002208:	2200      	movs	r2, #0
 800220a:	601a      	str	r2, [r3, #0]
 800220c:	605a      	str	r2, [r3, #4]
 800220e:	609a      	str	r2, [r3, #8]
 8002210:	60da      	str	r2, [r3, #12]
 8002212:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002214:	f107 030c 	add.w	r3, r7, #12
 8002218:	2200      	movs	r2, #0
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	605a      	str	r2, [r3, #4]
 800221e:	609a      	str	r2, [r3, #8]
 8002220:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002222:	463b      	mov	r3, r7
 8002224:	2200      	movs	r2, #0
 8002226:	601a      	str	r2, [r3, #0]
 8002228:	605a      	str	r2, [r3, #4]
 800222a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800222c:	4b3f      	ldr	r3, [pc, #252]	; (800232c <MX_TIM15_Init+0x13c>)
 800222e:	4a40      	ldr	r2, [pc, #256]	; (8002330 <MX_TIM15_Init+0x140>)
 8002230:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 72-1;
 8002232:	4b3e      	ldr	r3, [pc, #248]	; (800232c <MX_TIM15_Init+0x13c>)
 8002234:	2247      	movs	r2, #71	; 0x47
 8002236:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002238:	4b3c      	ldr	r3, [pc, #240]	; (800232c <MX_TIM15_Init+0x13c>)
 800223a:	2200      	movs	r2, #0
 800223c:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 800223e:	4b3b      	ldr	r3, [pc, #236]	; (800232c <MX_TIM15_Init+0x13c>)
 8002240:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002244:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002246:	4b39      	ldr	r3, [pc, #228]	; (800232c <MX_TIM15_Init+0x13c>)
 8002248:	2200      	movs	r2, #0
 800224a:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800224c:	4b37      	ldr	r3, [pc, #220]	; (800232c <MX_TIM15_Init+0x13c>)
 800224e:	2200      	movs	r2, #0
 8002250:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002252:	4b36      	ldr	r3, [pc, #216]	; (800232c <MX_TIM15_Init+0x13c>)
 8002254:	2200      	movs	r2, #0
 8002256:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8002258:	4834      	ldr	r0, [pc, #208]	; (800232c <MX_TIM15_Init+0x13c>)
 800225a:	f004 f865 	bl	8006328 <HAL_TIM_Base_Init>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8002264:	f7ff fcf0 	bl	8001c48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002268:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800226c:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800226e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002272:	4619      	mov	r1, r3
 8002274:	482d      	ldr	r0, [pc, #180]	; (800232c <MX_TIM15_Init+0x13c>)
 8002276:	f004 fce6 	bl	8006c46 <HAL_TIM_ConfigClockSource>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d001      	beq.n	8002284 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8002280:	f7ff fce2 	bl	8001c48 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim15) != HAL_OK)
 8002284:	4829      	ldr	r0, [pc, #164]	; (800232c <MX_TIM15_Init+0x13c>)
 8002286:	f004 f8a6 	bl	80063d6 <HAL_TIM_IC_Init>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <MX_TIM15_Init+0xa4>
  {
    Error_Handler();
 8002290:	f7ff fcda 	bl	8001c48 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8002294:	2304      	movs	r3, #4
 8002296:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8002298:	2350      	movs	r3, #80	; 0x50
 800229a:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800229c:	2300      	movs	r3, #0
 800229e:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 80022a0:	2300      	movs	r3, #0
 80022a2:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 80022a4:	2300      	movs	r3, #0
 80022a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim15, &sSlaveConfig) != HAL_OK)
 80022a8:	f107 031c 	add.w	r3, r7, #28
 80022ac:	4619      	mov	r1, r3
 80022ae:	481f      	ldr	r0, [pc, #124]	; (800232c <MX_TIM15_Init+0x13c>)
 80022b0:	f004 fd92 	bl	8006dd8 <HAL_TIM_SlaveConfigSynchro>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <MX_TIM15_Init+0xce>
  {
    Error_Handler();
 80022ba:	f7ff fcc5 	bl	8001c48 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80022be:	2300      	movs	r3, #0
 80022c0:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80022c2:	2301      	movs	r3, #1
 80022c4:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80022c6:	2300      	movs	r3, #0
 80022c8:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 80022ca:	2300      	movs	r3, #0
 80022cc:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim15, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80022ce:	f107 030c 	add.w	r3, r7, #12
 80022d2:	2200      	movs	r2, #0
 80022d4:	4619      	mov	r1, r3
 80022d6:	4815      	ldr	r0, [pc, #84]	; (800232c <MX_TIM15_Init+0x13c>)
 80022d8:	f004 fc19 	bl	8006b0e <HAL_TIM_IC_ConfigChannel>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d001      	beq.n	80022e6 <MX_TIM15_Init+0xf6>
  {
    Error_Handler();
 80022e2:	f7ff fcb1 	bl	8001c48 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80022e6:	2302      	movs	r3, #2
 80022e8:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80022ea:	2302      	movs	r3, #2
 80022ec:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim15, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80022ee:	f107 030c 	add.w	r3, r7, #12
 80022f2:	2204      	movs	r2, #4
 80022f4:	4619      	mov	r1, r3
 80022f6:	480d      	ldr	r0, [pc, #52]	; (800232c <MX_TIM15_Init+0x13c>)
 80022f8:	f004 fc09 	bl	8006b0e <HAL_TIM_IC_ConfigChannel>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <MX_TIM15_Init+0x116>
  {
    Error_Handler();
 8002302:	f7ff fca1 	bl	8001c48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002306:	2300      	movs	r3, #0
 8002308:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800230a:	2300      	movs	r3, #0
 800230c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800230e:	463b      	mov	r3, r7
 8002310:	4619      	mov	r1, r3
 8002312:	4806      	ldr	r0, [pc, #24]	; (800232c <MX_TIM15_Init+0x13c>)
 8002314:	f005 f8ec 	bl	80074f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <MX_TIM15_Init+0x132>
  {
    Error_Handler();
 800231e:	f7ff fc93 	bl	8001c48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8002322:	bf00      	nop
 8002324:	3740      	adds	r7, #64	; 0x40
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	200003f0 	.word	0x200003f0
 8002330:	40014000 	.word	0x40014000

08002334 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b090      	sub	sp, #64	; 0x40
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800233c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002340:	2200      	movs	r2, #0
 8002342:	601a      	str	r2, [r3, #0]
 8002344:	605a      	str	r2, [r3, #4]
 8002346:	609a      	str	r2, [r3, #8]
 8002348:	60da      	str	r2, [r3, #12]
 800234a:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a6e      	ldr	r2, [pc, #440]	; (800250c <HAL_TIM_Base_MspInit+0x1d8>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d132      	bne.n	80023bc <HAL_TIM_Base_MspInit+0x88>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002356:	4b6e      	ldr	r3, [pc, #440]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 8002358:	699b      	ldr	r3, [r3, #24]
 800235a:	4a6d      	ldr	r2, [pc, #436]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 800235c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002360:	6193      	str	r3, [r2, #24]
 8002362:	4b6b      	ldr	r3, [pc, #428]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 8002364:	699b      	ldr	r3, [r3, #24]
 8002366:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800236a:	62bb      	str	r3, [r7, #40]	; 0x28
 800236c:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800236e:	4b68      	ldr	r3, [pc, #416]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 8002370:	695b      	ldr	r3, [r3, #20]
 8002372:	4a67      	ldr	r2, [pc, #412]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 8002374:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002378:	6153      	str	r3, [r2, #20]
 800237a:	4b65      	ldr	r3, [pc, #404]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 800237c:	695b      	ldr	r3, [r3, #20]
 800237e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002382:	627b      	str	r3, [r7, #36]	; 0x24
 8002384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002386:	f44f 7380 	mov.w	r3, #256	; 0x100
 800238a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800238c:	2302      	movs	r3, #2
 800238e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002390:	2300      	movs	r3, #0
 8002392:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002394:	2300      	movs	r3, #0
 8002396:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002398:	2306      	movs	r3, #6
 800239a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800239c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023a0:	4619      	mov	r1, r3
 80023a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023a6:	f002 f8b9 	bl	800451c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80023aa:	2200      	movs	r2, #0
 80023ac:	2100      	movs	r1, #0
 80023ae:	2018      	movs	r0, #24
 80023b0:	f001 fee7 	bl	8004182 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80023b4:	2018      	movs	r0, #24
 80023b6:	f001 ff00 	bl	80041ba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 80023ba:	e0a3      	b.n	8002504 <HAL_TIM_Base_MspInit+0x1d0>
  else if(tim_baseHandle->Instance==TIM2)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023c4:	d132      	bne.n	800242c <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023c6:	4b52      	ldr	r3, [pc, #328]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 80023c8:	69db      	ldr	r3, [r3, #28]
 80023ca:	4a51      	ldr	r2, [pc, #324]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 80023cc:	f043 0301 	orr.w	r3, r3, #1
 80023d0:	61d3      	str	r3, [r2, #28]
 80023d2:	4b4f      	ldr	r3, [pc, #316]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 80023d4:	69db      	ldr	r3, [r3, #28]
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	623b      	str	r3, [r7, #32]
 80023dc:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023de:	4b4c      	ldr	r3, [pc, #304]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 80023e0:	695b      	ldr	r3, [r3, #20]
 80023e2:	4a4b      	ldr	r2, [pc, #300]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 80023e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023e8:	6153      	str	r3, [r2, #20]
 80023ea:	4b49      	ldr	r3, [pc, #292]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 80023ec:	695b      	ldr	r3, [r3, #20]
 80023ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023f2:	61fb      	str	r3, [r7, #28]
 80023f4:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80023f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023fc:	2302      	movs	r3, #2
 80023fe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002400:	2300      	movs	r3, #0
 8002402:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002404:	2300      	movs	r3, #0
 8002406:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002408:	2301      	movs	r3, #1
 800240a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800240c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002410:	4619      	mov	r1, r3
 8002412:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002416:	f002 f881 	bl	800451c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800241a:	2200      	movs	r2, #0
 800241c:	2100      	movs	r1, #0
 800241e:	201c      	movs	r0, #28
 8002420:	f001 feaf 	bl	8004182 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002424:	201c      	movs	r0, #28
 8002426:	f001 fec8 	bl	80041ba <HAL_NVIC_EnableIRQ>
}
 800242a:	e06b      	b.n	8002504 <HAL_TIM_Base_MspInit+0x1d0>
  else if(tim_baseHandle->Instance==TIM3)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a38      	ldr	r2, [pc, #224]	; (8002514 <HAL_TIM_Base_MspInit+0x1e0>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d130      	bne.n	8002498 <HAL_TIM_Base_MspInit+0x164>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002436:	4b36      	ldr	r3, [pc, #216]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 8002438:	69db      	ldr	r3, [r3, #28]
 800243a:	4a35      	ldr	r2, [pc, #212]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 800243c:	f043 0302 	orr.w	r3, r3, #2
 8002440:	61d3      	str	r3, [r2, #28]
 8002442:	4b33      	ldr	r3, [pc, #204]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 8002444:	69db      	ldr	r3, [r3, #28]
 8002446:	f003 0302 	and.w	r3, r3, #2
 800244a:	61bb      	str	r3, [r7, #24]
 800244c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800244e:	4b30      	ldr	r3, [pc, #192]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 8002450:	695b      	ldr	r3, [r3, #20]
 8002452:	4a2f      	ldr	r2, [pc, #188]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 8002454:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002458:	6153      	str	r3, [r2, #20]
 800245a:	4b2d      	ldr	r3, [pc, #180]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 800245c:	695b      	ldr	r3, [r3, #20]
 800245e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002462:	617b      	str	r3, [r7, #20]
 8002464:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002466:	2340      	movs	r3, #64	; 0x40
 8002468:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800246a:	2302      	movs	r3, #2
 800246c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246e:	2300      	movs	r3, #0
 8002470:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002472:	2300      	movs	r3, #0
 8002474:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002476:	2302      	movs	r3, #2
 8002478:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800247a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800247e:	4619      	mov	r1, r3
 8002480:	4825      	ldr	r0, [pc, #148]	; (8002518 <HAL_TIM_Base_MspInit+0x1e4>)
 8002482:	f002 f84b 	bl	800451c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002486:	2200      	movs	r2, #0
 8002488:	2100      	movs	r1, #0
 800248a:	201d      	movs	r0, #29
 800248c:	f001 fe79 	bl	8004182 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002490:	201d      	movs	r0, #29
 8002492:	f001 fe92 	bl	80041ba <HAL_NVIC_EnableIRQ>
}
 8002496:	e035      	b.n	8002504 <HAL_TIM_Base_MspInit+0x1d0>
  else if(tim_baseHandle->Instance==TIM15)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a1f      	ldr	r2, [pc, #124]	; (800251c <HAL_TIM_Base_MspInit+0x1e8>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d130      	bne.n	8002504 <HAL_TIM_Base_MspInit+0x1d0>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80024a2:	4b1b      	ldr	r3, [pc, #108]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 80024a4:	699b      	ldr	r3, [r3, #24]
 80024a6:	4a1a      	ldr	r2, [pc, #104]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 80024a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024ac:	6193      	str	r3, [r2, #24]
 80024ae:	4b18      	ldr	r3, [pc, #96]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 80024b0:	699b      	ldr	r3, [r3, #24]
 80024b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024b6:	613b      	str	r3, [r7, #16]
 80024b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024ba:	4b15      	ldr	r3, [pc, #84]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 80024bc:	695b      	ldr	r3, [r3, #20]
 80024be:	4a14      	ldr	r2, [pc, #80]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 80024c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024c4:	6153      	str	r3, [r2, #20]
 80024c6:	4b12      	ldr	r3, [pc, #72]	; (8002510 <HAL_TIM_Base_MspInit+0x1dc>)
 80024c8:	695b      	ldr	r3, [r3, #20]
 80024ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024ce:	60fb      	str	r3, [r7, #12]
 80024d0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80024d2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80024d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024d8:	2302      	movs	r3, #2
 80024da:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024dc:	2300      	movs	r3, #0
 80024de:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024e0:	2300      	movs	r3, #0
 80024e2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM15;
 80024e4:	2301      	movs	r3, #1
 80024e6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024e8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80024ec:	4619      	mov	r1, r3
 80024ee:	480c      	ldr	r0, [pc, #48]	; (8002520 <HAL_TIM_Base_MspInit+0x1ec>)
 80024f0:	f002 f814 	bl	800451c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80024f4:	2200      	movs	r2, #0
 80024f6:	2100      	movs	r1, #0
 80024f8:	2018      	movs	r0, #24
 80024fa:	f001 fe42 	bl	8004182 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80024fe:	2018      	movs	r0, #24
 8002500:	f001 fe5b 	bl	80041ba <HAL_NVIC_EnableIRQ>
}
 8002504:	bf00      	nop
 8002506:	3740      	adds	r7, #64	; 0x40
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	40012c00 	.word	0x40012c00
 8002510:	40021000 	.word	0x40021000
 8002514:	40000400 	.word	0x40000400
 8002518:	48000800 	.word	0x48000800
 800251c:	40014000 	.word	0x40014000
 8002520:	48000400 	.word	0x48000400

08002524 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002528:	4b14      	ldr	r3, [pc, #80]	; (800257c <MX_USART1_UART_Init+0x58>)
 800252a:	4a15      	ldr	r2, [pc, #84]	; (8002580 <MX_USART1_UART_Init+0x5c>)
 800252c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800252e:	4b13      	ldr	r3, [pc, #76]	; (800257c <MX_USART1_UART_Init+0x58>)
 8002530:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8002534:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002536:	4b11      	ldr	r3, [pc, #68]	; (800257c <MX_USART1_UART_Init+0x58>)
 8002538:	2200      	movs	r2, #0
 800253a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800253c:	4b0f      	ldr	r3, [pc, #60]	; (800257c <MX_USART1_UART_Init+0x58>)
 800253e:	2200      	movs	r2, #0
 8002540:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002542:	4b0e      	ldr	r3, [pc, #56]	; (800257c <MX_USART1_UART_Init+0x58>)
 8002544:	2200      	movs	r2, #0
 8002546:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002548:	4b0c      	ldr	r3, [pc, #48]	; (800257c <MX_USART1_UART_Init+0x58>)
 800254a:	220c      	movs	r2, #12
 800254c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800254e:	4b0b      	ldr	r3, [pc, #44]	; (800257c <MX_USART1_UART_Init+0x58>)
 8002550:	2200      	movs	r2, #0
 8002552:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002554:	4b09      	ldr	r3, [pc, #36]	; (800257c <MX_USART1_UART_Init+0x58>)
 8002556:	2200      	movs	r2, #0
 8002558:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800255a:	4b08      	ldr	r3, [pc, #32]	; (800257c <MX_USART1_UART_Init+0x58>)
 800255c:	2200      	movs	r2, #0
 800255e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002560:	4b06      	ldr	r3, [pc, #24]	; (800257c <MX_USART1_UART_Init+0x58>)
 8002562:	2200      	movs	r2, #0
 8002564:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002566:	4805      	ldr	r0, [pc, #20]	; (800257c <MX_USART1_UART_Init+0x58>)
 8002568:	f005 f84e 	bl	8007608 <HAL_UART_Init>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002572:	f7ff fb69 	bl	8001c48 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002576:	bf00      	nop
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	2000043c 	.word	0x2000043c
 8002580:	40013800 	.word	0x40013800

08002584 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002588:	4b14      	ldr	r3, [pc, #80]	; (80025dc <MX_USART3_UART_Init+0x58>)
 800258a:	4a15      	ldr	r2, [pc, #84]	; (80025e0 <MX_USART3_UART_Init+0x5c>)
 800258c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 800258e:	4b13      	ldr	r3, [pc, #76]	; (80025dc <MX_USART3_UART_Init+0x58>)
 8002590:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8002594:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002596:	4b11      	ldr	r3, [pc, #68]	; (80025dc <MX_USART3_UART_Init+0x58>)
 8002598:	2200      	movs	r2, #0
 800259a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800259c:	4b0f      	ldr	r3, [pc, #60]	; (80025dc <MX_USART3_UART_Init+0x58>)
 800259e:	2200      	movs	r2, #0
 80025a0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80025a2:	4b0e      	ldr	r3, [pc, #56]	; (80025dc <MX_USART3_UART_Init+0x58>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80025a8:	4b0c      	ldr	r3, [pc, #48]	; (80025dc <MX_USART3_UART_Init+0x58>)
 80025aa:	220c      	movs	r2, #12
 80025ac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025ae:	4b0b      	ldr	r3, [pc, #44]	; (80025dc <MX_USART3_UART_Init+0x58>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80025b4:	4b09      	ldr	r3, [pc, #36]	; (80025dc <MX_USART3_UART_Init+0x58>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025ba:	4b08      	ldr	r3, [pc, #32]	; (80025dc <MX_USART3_UART_Init+0x58>)
 80025bc:	2200      	movs	r2, #0
 80025be:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025c0:	4b06      	ldr	r3, [pc, #24]	; (80025dc <MX_USART3_UART_Init+0x58>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80025c6:	4805      	ldr	r0, [pc, #20]	; (80025dc <MX_USART3_UART_Init+0x58>)
 80025c8:	f005 f81e 	bl	8007608 <HAL_UART_Init>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d001      	beq.n	80025d6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80025d2:	f7ff fb39 	bl	8001c48 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	200004c0 	.word	0x200004c0
 80025e0:	40004800 	.word	0x40004800

080025e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b08c      	sub	sp, #48	; 0x30
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025ec:	f107 031c 	add.w	r3, r7, #28
 80025f0:	2200      	movs	r2, #0
 80025f2:	601a      	str	r2, [r3, #0]
 80025f4:	605a      	str	r2, [r3, #4]
 80025f6:	609a      	str	r2, [r3, #8]
 80025f8:	60da      	str	r2, [r3, #12]
 80025fa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a2f      	ldr	r2, [pc, #188]	; (80026c0 <HAL_UART_MspInit+0xdc>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d12a      	bne.n	800265c <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002606:	4b2f      	ldr	r3, [pc, #188]	; (80026c4 <HAL_UART_MspInit+0xe0>)
 8002608:	699b      	ldr	r3, [r3, #24]
 800260a:	4a2e      	ldr	r2, [pc, #184]	; (80026c4 <HAL_UART_MspInit+0xe0>)
 800260c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002610:	6193      	str	r3, [r2, #24]
 8002612:	4b2c      	ldr	r3, [pc, #176]	; (80026c4 <HAL_UART_MspInit+0xe0>)
 8002614:	699b      	ldr	r3, [r3, #24]
 8002616:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800261a:	61bb      	str	r3, [r7, #24]
 800261c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800261e:	4b29      	ldr	r3, [pc, #164]	; (80026c4 <HAL_UART_MspInit+0xe0>)
 8002620:	695b      	ldr	r3, [r3, #20]
 8002622:	4a28      	ldr	r2, [pc, #160]	; (80026c4 <HAL_UART_MspInit+0xe0>)
 8002624:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002628:	6153      	str	r3, [r2, #20]
 800262a:	4b26      	ldr	r3, [pc, #152]	; (80026c4 <HAL_UART_MspInit+0xe0>)
 800262c:	695b      	ldr	r3, [r3, #20]
 800262e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002632:	617b      	str	r3, [r7, #20]
 8002634:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002636:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800263a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800263c:	2302      	movs	r3, #2
 800263e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002640:	2300      	movs	r3, #0
 8002642:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002644:	2303      	movs	r3, #3
 8002646:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002648:	2307      	movs	r3, #7
 800264a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800264c:	f107 031c 	add.w	r3, r7, #28
 8002650:	4619      	mov	r1, r3
 8002652:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002656:	f001 ff61 	bl	800451c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800265a:	e02d      	b.n	80026b8 <HAL_UART_MspInit+0xd4>
  else if(uartHandle->Instance==USART3)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a19      	ldr	r2, [pc, #100]	; (80026c8 <HAL_UART_MspInit+0xe4>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d128      	bne.n	80026b8 <HAL_UART_MspInit+0xd4>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002666:	4b17      	ldr	r3, [pc, #92]	; (80026c4 <HAL_UART_MspInit+0xe0>)
 8002668:	69db      	ldr	r3, [r3, #28]
 800266a:	4a16      	ldr	r2, [pc, #88]	; (80026c4 <HAL_UART_MspInit+0xe0>)
 800266c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002670:	61d3      	str	r3, [r2, #28]
 8002672:	4b14      	ldr	r3, [pc, #80]	; (80026c4 <HAL_UART_MspInit+0xe0>)
 8002674:	69db      	ldr	r3, [r3, #28]
 8002676:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800267a:	613b      	str	r3, [r7, #16]
 800267c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800267e:	4b11      	ldr	r3, [pc, #68]	; (80026c4 <HAL_UART_MspInit+0xe0>)
 8002680:	695b      	ldr	r3, [r3, #20]
 8002682:	4a10      	ldr	r2, [pc, #64]	; (80026c4 <HAL_UART_MspInit+0xe0>)
 8002684:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002688:	6153      	str	r3, [r2, #20]
 800268a:	4b0e      	ldr	r3, [pc, #56]	; (80026c4 <HAL_UART_MspInit+0xe0>)
 800268c:	695b      	ldr	r3, [r3, #20]
 800268e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002692:	60fb      	str	r3, [r7, #12]
 8002694:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002696:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800269a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800269c:	2302      	movs	r3, #2
 800269e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a0:	2300      	movs	r3, #0
 80026a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026a4:	2303      	movs	r3, #3
 80026a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80026a8:	2307      	movs	r3, #7
 80026aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026ac:	f107 031c 	add.w	r3, r7, #28
 80026b0:	4619      	mov	r1, r3
 80026b2:	4806      	ldr	r0, [pc, #24]	; (80026cc <HAL_UART_MspInit+0xe8>)
 80026b4:	f001 ff32 	bl	800451c <HAL_GPIO_Init>
}
 80026b8:	bf00      	nop
 80026ba:	3730      	adds	r7, #48	; 0x30
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	40013800 	.word	0x40013800
 80026c4:	40021000 	.word	0x40021000
 80026c8:	40004800 	.word	0x40004800
 80026cc:	48000400 	.word	0x48000400

080026d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80026d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002708 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026d4:	480d      	ldr	r0, [pc, #52]	; (800270c <LoopForever+0x6>)
  ldr r1, =_edata
 80026d6:	490e      	ldr	r1, [pc, #56]	; (8002710 <LoopForever+0xa>)
  ldr r2, =_sidata
 80026d8:	4a0e      	ldr	r2, [pc, #56]	; (8002714 <LoopForever+0xe>)
  movs r3, #0
 80026da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026dc:	e002      	b.n	80026e4 <LoopCopyDataInit>

080026de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026e2:	3304      	adds	r3, #4

080026e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026e8:	d3f9      	bcc.n	80026de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026ea:	4a0b      	ldr	r2, [pc, #44]	; (8002718 <LoopForever+0x12>)
  ldr r4, =_ebss
 80026ec:	4c0b      	ldr	r4, [pc, #44]	; (800271c <LoopForever+0x16>)
  movs r3, #0
 80026ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026f0:	e001      	b.n	80026f6 <LoopFillZerobss>

080026f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026f4:	3204      	adds	r2, #4

080026f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026f8:	d3fb      	bcc.n	80026f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80026fa:	f7ff fb87 	bl	8001e0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026fe:	f005 fabd 	bl	8007c7c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002702:	f7ff fa0b 	bl	8001b1c <main>

08002706 <LoopForever>:

LoopForever:
    b LoopForever
 8002706:	e7fe      	b.n	8002706 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002708:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 800270c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002710:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8002714:	08007eb0 	.word	0x08007eb0
  ldr r2, =_sbss
 8002718:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 800271c:	20000558 	.word	0x20000558

08002720 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002720:	e7fe      	b.n	8002720 <ADC1_2_IRQHandler>
	...

08002724 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002728:	4b08      	ldr	r3, [pc, #32]	; (800274c <HAL_Init+0x28>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a07      	ldr	r2, [pc, #28]	; (800274c <HAL_Init+0x28>)
 800272e:	f043 0310 	orr.w	r3, r3, #16
 8002732:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002734:	2003      	movs	r0, #3
 8002736:	f001 fd19 	bl	800416c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800273a:	200f      	movs	r0, #15
 800273c:	f000 f808 	bl	8002750 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002740:	f7ff fa88 	bl	8001c54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002744:	2300      	movs	r3, #0
}
 8002746:	4618      	mov	r0, r3
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	40022000 	.word	0x40022000

08002750 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002758:	4b12      	ldr	r3, [pc, #72]	; (80027a4 <HAL_InitTick+0x54>)
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	4b12      	ldr	r3, [pc, #72]	; (80027a8 <HAL_InitTick+0x58>)
 800275e:	781b      	ldrb	r3, [r3, #0]
 8002760:	4619      	mov	r1, r3
 8002762:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002766:	fbb3 f3f1 	udiv	r3, r3, r1
 800276a:	fbb2 f3f3 	udiv	r3, r2, r3
 800276e:	4618      	mov	r0, r3
 8002770:	f001 fd31 	bl	80041d6 <HAL_SYSTICK_Config>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d001      	beq.n	800277e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e00e      	b.n	800279c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2b0f      	cmp	r3, #15
 8002782:	d80a      	bhi.n	800279a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002784:	2200      	movs	r2, #0
 8002786:	6879      	ldr	r1, [r7, #4]
 8002788:	f04f 30ff 	mov.w	r0, #4294967295
 800278c:	f001 fcf9 	bl	8004182 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002790:	4a06      	ldr	r2, [pc, #24]	; (80027ac <HAL_InitTick+0x5c>)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002796:	2300      	movs	r3, #0
 8002798:	e000      	b.n	800279c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
}
 800279c:	4618      	mov	r0, r3
 800279e:	3708      	adds	r7, #8
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	2000000c 	.word	0x2000000c
 80027a8:	20000014 	.word	0x20000014
 80027ac:	20000010 	.word	0x20000010

080027b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027b4:	4b06      	ldr	r3, [pc, #24]	; (80027d0 <HAL_IncTick+0x20>)
 80027b6:	781b      	ldrb	r3, [r3, #0]
 80027b8:	461a      	mov	r2, r3
 80027ba:	4b06      	ldr	r3, [pc, #24]	; (80027d4 <HAL_IncTick+0x24>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4413      	add	r3, r2
 80027c0:	4a04      	ldr	r2, [pc, #16]	; (80027d4 <HAL_IncTick+0x24>)
 80027c2:	6013      	str	r3, [r2, #0]
}
 80027c4:	bf00      	nop
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	20000014 	.word	0x20000014
 80027d4:	20000544 	.word	0x20000544

080027d8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027d8:	b480      	push	{r7}
 80027da:	af00      	add	r7, sp, #0
  return uwTick;  
 80027dc:	4b03      	ldr	r3, [pc, #12]	; (80027ec <HAL_GetTick+0x14>)
 80027de:	681b      	ldr	r3, [r3, #0]
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	20000544 	.word	0x20000544

080027f0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80027f8:	bf00      	nop
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800280c:	bf00      	nop
 800280e:	370c      	adds	r7, #12
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr

08002818 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002820:	bf00      	nop
 8002822:	370c      	adds	r7, #12
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr

0800282c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b09a      	sub	sp, #104	; 0x68
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002834:	2300      	movs	r3, #0
 8002836:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800283a:	2300      	movs	r3, #0
 800283c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800283e:	2300      	movs	r3, #0
 8002840:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d101      	bne.n	800284c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e172      	b.n	8002b32 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	691b      	ldr	r3, [r3, #16]
 8002850:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002856:	f003 0310 	and.w	r3, r3, #16
 800285a:	2b00      	cmp	r3, #0
 800285c:	d176      	bne.n	800294c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002862:	2b00      	cmp	r3, #0
 8002864:	d152      	bne.n	800290c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2200      	movs	r2, #0
 800286a:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2200      	movs	r2, #0
 8002870:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2200      	movs	r2, #0
 8002876:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2200      	movs	r2, #0
 800287c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002880:	6878      	ldr	r0, [r7, #4]
 8002882:	f7fe fe9d 	bl	80015c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002890:	2b00      	cmp	r3, #0
 8002892:	d13b      	bne.n	800290c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	f000 fe85 	bl	80035a4 <ADC_Disable>
 800289a:	4603      	mov	r3, r0
 800289c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a4:	f003 0310 	and.w	r3, r3, #16
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d12f      	bne.n	800290c <HAL_ADC_Init+0xe0>
 80028ac:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d12b      	bne.n	800290c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80028bc:	f023 0302 	bic.w	r3, r3, #2
 80028c0:	f043 0202 	orr.w	r2, r3, #2
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	689a      	ldr	r2, [r3, #8]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80028d6:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	689a      	ldr	r2, [r3, #8]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80028e6:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80028e8:	4b94      	ldr	r3, [pc, #592]	; (8002b3c <HAL_ADC_Init+0x310>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a94      	ldr	r2, [pc, #592]	; (8002b40 <HAL_ADC_Init+0x314>)
 80028ee:	fba2 2303 	umull	r2, r3, r2, r3
 80028f2:	0c9a      	lsrs	r2, r3, #18
 80028f4:	4613      	mov	r3, r2
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	4413      	add	r3, r2
 80028fa:	005b      	lsls	r3, r3, #1
 80028fc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80028fe:	e002      	b.n	8002906 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	3b01      	subs	r3, #1
 8002904:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d1f9      	bne.n	8002900 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d007      	beq.n	800292a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002924:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002928:	d110      	bne.n	800294c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292e:	f023 0312 	bic.w	r3, r3, #18
 8002932:	f043 0210 	orr.w	r2, r3, #16
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800293e:	f043 0201 	orr.w	r2, r3, #1
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002950:	f003 0310 	and.w	r3, r3, #16
 8002954:	2b00      	cmp	r3, #0
 8002956:	f040 80df 	bne.w	8002b18 <HAL_ADC_Init+0x2ec>
 800295a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800295e:	2b00      	cmp	r3, #0
 8002960:	f040 80da 	bne.w	8002b18 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800296e:	2b00      	cmp	r3, #0
 8002970:	f040 80d2 	bne.w	8002b18 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002978:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800297c:	f043 0202 	orr.w	r2, r3, #2
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002984:	4b6f      	ldr	r3, [pc, #444]	; (8002b44 <HAL_ADC_Init+0x318>)
 8002986:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002990:	d102      	bne.n	8002998 <HAL_ADC_Init+0x16c>
 8002992:	4b6d      	ldr	r3, [pc, #436]	; (8002b48 <HAL_ADC_Init+0x31c>)
 8002994:	60fb      	str	r3, [r7, #12]
 8002996:	e002      	b.n	800299e <HAL_ADC_Init+0x172>
 8002998:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800299c:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f003 0303 	and.w	r3, r3, #3
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d108      	bne.n	80029be <HAL_ADC_Init+0x192>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0301 	and.w	r3, r3, #1
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d101      	bne.n	80029be <HAL_ADC_Init+0x192>
 80029ba:	2301      	movs	r3, #1
 80029bc:	e000      	b.n	80029c0 <HAL_ADC_Init+0x194>
 80029be:	2300      	movs	r3, #0
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d11c      	bne.n	80029fe <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80029c4:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d010      	beq.n	80029ec <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	f003 0303 	and.w	r3, r3, #3
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d107      	bne.n	80029e6 <HAL_ADC_Init+0x1ba>
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0301 	and.w	r3, r3, #1
 80029de:	2b01      	cmp	r3, #1
 80029e0:	d101      	bne.n	80029e6 <HAL_ADC_Init+0x1ba>
 80029e2:	2301      	movs	r3, #1
 80029e4:	e000      	b.n	80029e8 <HAL_ADC_Init+0x1bc>
 80029e6:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d108      	bne.n	80029fe <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80029ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	431a      	orrs	r2, r3
 80029fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029fc:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	7e5b      	ldrb	r3, [r3, #25]
 8002a02:	035b      	lsls	r3, r3, #13
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002a08:	2a01      	cmp	r2, #1
 8002a0a:	d002      	beq.n	8002a12 <HAL_ADC_Init+0x1e6>
 8002a0c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002a10:	e000      	b.n	8002a14 <HAL_ADC_Init+0x1e8>
 8002a12:	2200      	movs	r2, #0
 8002a14:	431a      	orrs	r2, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	68db      	ldr	r3, [r3, #12]
 8002a1a:	431a      	orrs	r2, r3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	4313      	orrs	r3, r2
 8002a22:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002a24:	4313      	orrs	r3, r2
 8002a26:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d11b      	bne.n	8002a6a <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	7e5b      	ldrb	r3, [r3, #25]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d109      	bne.n	8002a4e <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a3e:	3b01      	subs	r3, #1
 8002a40:	045a      	lsls	r2, r3, #17
 8002a42:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a44:	4313      	orrs	r3, r2
 8002a46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a4a:	663b      	str	r3, [r7, #96]	; 0x60
 8002a4c:	e00d      	b.n	8002a6a <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a52:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002a56:	f043 0220 	orr.w	r2, r3, #32
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a62:	f043 0201 	orr.w	r2, r3, #1
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d007      	beq.n	8002a82 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	f003 030c 	and.w	r3, r3, #12
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d114      	bne.n	8002aba <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	6812      	ldr	r2, [r2, #0]
 8002a9a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002a9e:	f023 0302 	bic.w	r3, r3, #2
 8002aa2:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	7e1b      	ldrb	r3, [r3, #24]
 8002aa8:	039a      	lsls	r2, r3, #14
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002ab0:	005b      	lsls	r3, r3, #1
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	68da      	ldr	r2, [r3, #12]
 8002ac0:	4b22      	ldr	r3, [pc, #136]	; (8002b4c <HAL_ADC_Init+0x320>)
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	687a      	ldr	r2, [r7, #4]
 8002ac6:	6812      	ldr	r2, [r2, #0]
 8002ac8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002aca:	430b      	orrs	r3, r1
 8002acc:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	691b      	ldr	r3, [r3, #16]
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d10c      	bne.n	8002af0 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002adc:	f023 010f 	bic.w	r1, r3, #15
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	69db      	ldr	r3, [r3, #28]
 8002ae4:	1e5a      	subs	r2, r3, #1
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	430a      	orrs	r2, r1
 8002aec:	631a      	str	r2, [r3, #48]	; 0x30
 8002aee:	e007      	b.n	8002b00 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f022 020f 	bic.w	r2, r2, #15
 8002afe:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2200      	movs	r2, #0
 8002b04:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0a:	f023 0303 	bic.w	r3, r3, #3
 8002b0e:	f043 0201 	orr.w	r2, r3, #1
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	641a      	str	r2, [r3, #64]	; 0x40
 8002b16:	e00a      	b.n	8002b2e <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1c:	f023 0312 	bic.w	r3, r3, #18
 8002b20:	f043 0210 	orr.w	r2, r3, #16
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002b28:	2301      	movs	r3, #1
 8002b2a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002b2e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3768      	adds	r7, #104	; 0x68
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	2000000c 	.word	0x2000000c
 8002b40:	431bde83 	.word	0x431bde83
 8002b44:	50000300 	.word	0x50000300
 8002b48:	50000100 	.word	0x50000100
 8002b4c:	fff0c007 	.word	0xfff0c007

08002b50 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b086      	sub	sp, #24
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	60b9      	str	r1, [r7, #8]
 8002b5a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f003 0304 	and.w	r3, r3, #4
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	f040 80b9 	bne.w	8002ce2 <HAL_ADC_Start_DMA+0x192>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	d101      	bne.n	8002b7e <HAL_ADC_Start_DMA+0x2e>
 8002b7a:	2302      	movs	r3, #2
 8002b7c:	e0b4      	b.n	8002ce8 <HAL_ADC_Start_DMA+0x198>
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2201      	movs	r2, #1
 8002b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8002b86:	4b5a      	ldr	r3, [pc, #360]	; (8002cf0 <HAL_ADC_Start_DMA+0x1a0>)
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	f003 031f 	and.w	r3, r3, #31
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	f040 80a0 	bne.w	8002cd4 <HAL_ADC_Start_DMA+0x184>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002b94:	68f8      	ldr	r0, [r7, #12]
 8002b96:	f000 fca1 	bl	80034dc <ADC_Enable>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002b9e:	7dfb      	ldrb	r3, [r7, #23]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	f040 8092 	bne.w	8002cca <HAL_ADC_Start_DMA+0x17a>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002baa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002bae:	f023 0301 	bic.w	r3, r3, #1
 8002bb2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002bba:	4b4d      	ldr	r3, [pc, #308]	; (8002cf0 <HAL_ADC_Start_DMA+0x1a0>)
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	f003 031f 	and.w	r3, r3, #31
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d004      	beq.n	8002bd0 <HAL_ADC_Start_DMA+0x80>
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002bce:	d115      	bne.n	8002bfc <HAL_ADC_Start_DMA+0xac>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d027      	beq.n	8002c3a <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bee:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002bf2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002bfa:	e01e      	b.n	8002c3a <HAL_ADC_Start_DMA+0xea>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c00:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c10:	d004      	beq.n	8002c1c <HAL_ADC_Start_DMA+0xcc>
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a37      	ldr	r2, [pc, #220]	; (8002cf4 <HAL_ADC_Start_DMA+0x1a4>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d10e      	bne.n	8002c3a <HAL_ADC_Start_DMA+0xea>
 8002c1c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d007      	beq.n	8002c3a <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c32:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c46:	d106      	bne.n	8002c56 <HAL_ADC_Start_DMA+0x106>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c4c:	f023 0206 	bic.w	r2, r3, #6
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	645a      	str	r2, [r3, #68]	; 0x44
 8002c54:	e002      	b.n	8002c5c <HAL_ADC_Start_DMA+0x10c>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c68:	4a23      	ldr	r2, [pc, #140]	; (8002cf8 <HAL_ADC_Start_DMA+0x1a8>)
 8002c6a:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c70:	4a22      	ldr	r2, [pc, #136]	; (8002cfc <HAL_ADC_Start_DMA+0x1ac>)
 8002c72:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c78:	4a21      	ldr	r2, [pc, #132]	; (8002d00 <HAL_ADC_Start_DMA+0x1b0>)
 8002c7a:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	221c      	movs	r2, #28
 8002c82:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	685a      	ldr	r2, [r3, #4]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f042 0210 	orr.w	r2, r2, #16
 8002c92:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	68da      	ldr	r2, [r3, #12]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f042 0201 	orr.w	r2, r2, #1
 8002ca2:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	3340      	adds	r3, #64	; 0x40
 8002cae:	4619      	mov	r1, r3
 8002cb0:	68ba      	ldr	r2, [r7, #8]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	f001 fae2 	bl	800427c <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	689a      	ldr	r2, [r3, #8]
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f042 0204 	orr.w	r2, r2, #4
 8002cc6:	609a      	str	r2, [r3, #8]
 8002cc8:	e00d      	b.n	8002ce6 <HAL_ADC_Start_DMA+0x196>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002cd2:	e008      	b.n	8002ce6 <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002ce0:	e001      	b.n	8002ce6 <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002ce2:	2302      	movs	r3, #2
 8002ce4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002ce6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3718      	adds	r7, #24
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	50000300 	.word	0x50000300
 8002cf4:	50000100 	.word	0x50000100
 8002cf8:	08003411 	.word	0x08003411
 8002cfc:	0800348b 	.word	0x0800348b
 8002d00:	080034a7 	.word	0x080034a7

08002d04 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b09b      	sub	sp, #108	; 0x6c
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
 8002d0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002d14:	2300      	movs	r3, #0
 8002d16:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d101      	bne.n	8002d26 <HAL_ADC_ConfigChannel+0x22>
 8002d22:	2302      	movs	r3, #2
 8002d24:	e2a4      	b.n	8003270 <HAL_ADC_ConfigChannel+0x56c>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2201      	movs	r2, #1
 8002d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	f003 0304 	and.w	r3, r3, #4
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	f040 8288 	bne.w	800324e <HAL_ADC_ConfigChannel+0x54a>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	2b04      	cmp	r3, #4
 8002d44:	d81c      	bhi.n	8002d80 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	685a      	ldr	r2, [r3, #4]
 8002d50:	4613      	mov	r3, r2
 8002d52:	005b      	lsls	r3, r3, #1
 8002d54:	4413      	add	r3, r2
 8002d56:	005b      	lsls	r3, r3, #1
 8002d58:	461a      	mov	r2, r3
 8002d5a:	231f      	movs	r3, #31
 8002d5c:	4093      	lsls	r3, r2
 8002d5e:	43db      	mvns	r3, r3
 8002d60:	4019      	ands	r1, r3
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	6818      	ldr	r0, [r3, #0]
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	685a      	ldr	r2, [r3, #4]
 8002d6a:	4613      	mov	r3, r2
 8002d6c:	005b      	lsls	r3, r3, #1
 8002d6e:	4413      	add	r3, r2
 8002d70:	005b      	lsls	r3, r3, #1
 8002d72:	fa00 f203 	lsl.w	r2, r0, r3
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	430a      	orrs	r2, r1
 8002d7c:	631a      	str	r2, [r3, #48]	; 0x30
 8002d7e:	e063      	b.n	8002e48 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	2b09      	cmp	r3, #9
 8002d86:	d81e      	bhi.n	8002dc6 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	685a      	ldr	r2, [r3, #4]
 8002d92:	4613      	mov	r3, r2
 8002d94:	005b      	lsls	r3, r3, #1
 8002d96:	4413      	add	r3, r2
 8002d98:	005b      	lsls	r3, r3, #1
 8002d9a:	3b1e      	subs	r3, #30
 8002d9c:	221f      	movs	r2, #31
 8002d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002da2:	43db      	mvns	r3, r3
 8002da4:	4019      	ands	r1, r3
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	6818      	ldr	r0, [r3, #0]
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	685a      	ldr	r2, [r3, #4]
 8002dae:	4613      	mov	r3, r2
 8002db0:	005b      	lsls	r3, r3, #1
 8002db2:	4413      	add	r3, r2
 8002db4:	005b      	lsls	r3, r3, #1
 8002db6:	3b1e      	subs	r3, #30
 8002db8:	fa00 f203 	lsl.w	r2, r0, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	430a      	orrs	r2, r1
 8002dc2:	635a      	str	r2, [r3, #52]	; 0x34
 8002dc4:	e040      	b.n	8002e48 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	2b0e      	cmp	r3, #14
 8002dcc:	d81e      	bhi.n	8002e0c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	685a      	ldr	r2, [r3, #4]
 8002dd8:	4613      	mov	r3, r2
 8002dda:	005b      	lsls	r3, r3, #1
 8002ddc:	4413      	add	r3, r2
 8002dde:	005b      	lsls	r3, r3, #1
 8002de0:	3b3c      	subs	r3, #60	; 0x3c
 8002de2:	221f      	movs	r2, #31
 8002de4:	fa02 f303 	lsl.w	r3, r2, r3
 8002de8:	43db      	mvns	r3, r3
 8002dea:	4019      	ands	r1, r3
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	6818      	ldr	r0, [r3, #0]
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	685a      	ldr	r2, [r3, #4]
 8002df4:	4613      	mov	r3, r2
 8002df6:	005b      	lsls	r3, r3, #1
 8002df8:	4413      	add	r3, r2
 8002dfa:	005b      	lsls	r3, r3, #1
 8002dfc:	3b3c      	subs	r3, #60	; 0x3c
 8002dfe:	fa00 f203 	lsl.w	r2, r0, r3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	430a      	orrs	r2, r1
 8002e08:	639a      	str	r2, [r3, #56]	; 0x38
 8002e0a:	e01d      	b.n	8002e48 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	685a      	ldr	r2, [r3, #4]
 8002e16:	4613      	mov	r3, r2
 8002e18:	005b      	lsls	r3, r3, #1
 8002e1a:	4413      	add	r3, r2
 8002e1c:	005b      	lsls	r3, r3, #1
 8002e1e:	3b5a      	subs	r3, #90	; 0x5a
 8002e20:	221f      	movs	r2, #31
 8002e22:	fa02 f303 	lsl.w	r3, r2, r3
 8002e26:	43db      	mvns	r3, r3
 8002e28:	4019      	ands	r1, r3
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	6818      	ldr	r0, [r3, #0]
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	685a      	ldr	r2, [r3, #4]
 8002e32:	4613      	mov	r3, r2
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	4413      	add	r3, r2
 8002e38:	005b      	lsls	r3, r3, #1
 8002e3a:	3b5a      	subs	r3, #90	; 0x5a
 8002e3c:	fa00 f203 	lsl.w	r2, r0, r3
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	430a      	orrs	r2, r1
 8002e46:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	f003 030c 	and.w	r3, r3, #12
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	f040 80e5 	bne.w	8003022 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	2b09      	cmp	r3, #9
 8002e5e:	d91c      	bls.n	8002e9a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	6999      	ldr	r1, [r3, #24]
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	005b      	lsls	r3, r3, #1
 8002e6e:	4413      	add	r3, r2
 8002e70:	3b1e      	subs	r3, #30
 8002e72:	2207      	movs	r2, #7
 8002e74:	fa02 f303 	lsl.w	r3, r2, r3
 8002e78:	43db      	mvns	r3, r3
 8002e7a:	4019      	ands	r1, r3
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	6898      	ldr	r0, [r3, #8]
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	4613      	mov	r3, r2
 8002e86:	005b      	lsls	r3, r3, #1
 8002e88:	4413      	add	r3, r2
 8002e8a:	3b1e      	subs	r3, #30
 8002e8c:	fa00 f203 	lsl.w	r2, r0, r3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	430a      	orrs	r2, r1
 8002e96:	619a      	str	r2, [r3, #24]
 8002e98:	e019      	b.n	8002ece <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	6959      	ldr	r1, [r3, #20]
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	4613      	mov	r3, r2
 8002ea6:	005b      	lsls	r3, r3, #1
 8002ea8:	4413      	add	r3, r2
 8002eaa:	2207      	movs	r2, #7
 8002eac:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb0:	43db      	mvns	r3, r3
 8002eb2:	4019      	ands	r1, r3
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	6898      	ldr	r0, [r3, #8]
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	4613      	mov	r3, r2
 8002ebe:	005b      	lsls	r3, r3, #1
 8002ec0:	4413      	add	r3, r2
 8002ec2:	fa00 f203 	lsl.w	r2, r0, r3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	430a      	orrs	r2, r1
 8002ecc:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	695a      	ldr	r2, [r3, #20]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	08db      	lsrs	r3, r3, #3
 8002eda:	f003 0303 	and.w	r3, r3, #3
 8002ede:	005b      	lsls	r3, r3, #1
 8002ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee4:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	691b      	ldr	r3, [r3, #16]
 8002eea:	3b01      	subs	r3, #1
 8002eec:	2b03      	cmp	r3, #3
 8002eee:	d84f      	bhi.n	8002f90 <HAL_ADC_ConfigChannel+0x28c>
 8002ef0:	a201      	add	r2, pc, #4	; (adr r2, 8002ef8 <HAL_ADC_ConfigChannel+0x1f4>)
 8002ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ef6:	bf00      	nop
 8002ef8:	08002f09 	.word	0x08002f09
 8002efc:	08002f2b 	.word	0x08002f2b
 8002f00:	08002f4d 	.word	0x08002f4d
 8002f04:	08002f6f 	.word	0x08002f6f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002f0e:	4b94      	ldr	r3, [pc, #592]	; (8003160 <HAL_ADC_ConfigChannel+0x45c>)
 8002f10:	4013      	ands	r3, r2
 8002f12:	683a      	ldr	r2, [r7, #0]
 8002f14:	6812      	ldr	r2, [r2, #0]
 8002f16:	0691      	lsls	r1, r2, #26
 8002f18:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002f1a:	430a      	orrs	r2, r1
 8002f1c:	431a      	orrs	r2, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002f26:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002f28:	e07e      	b.n	8003028 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002f30:	4b8b      	ldr	r3, [pc, #556]	; (8003160 <HAL_ADC_ConfigChannel+0x45c>)
 8002f32:	4013      	ands	r3, r2
 8002f34:	683a      	ldr	r2, [r7, #0]
 8002f36:	6812      	ldr	r2, [r2, #0]
 8002f38:	0691      	lsls	r1, r2, #26
 8002f3a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002f3c:	430a      	orrs	r2, r1
 8002f3e:	431a      	orrs	r2, r3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002f48:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002f4a:	e06d      	b.n	8003028 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002f52:	4b83      	ldr	r3, [pc, #524]	; (8003160 <HAL_ADC_ConfigChannel+0x45c>)
 8002f54:	4013      	ands	r3, r2
 8002f56:	683a      	ldr	r2, [r7, #0]
 8002f58:	6812      	ldr	r2, [r2, #0]
 8002f5a:	0691      	lsls	r1, r2, #26
 8002f5c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002f5e:	430a      	orrs	r2, r1
 8002f60:	431a      	orrs	r2, r3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002f6a:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002f6c:	e05c      	b.n	8003028 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002f74:	4b7a      	ldr	r3, [pc, #488]	; (8003160 <HAL_ADC_ConfigChannel+0x45c>)
 8002f76:	4013      	ands	r3, r2
 8002f78:	683a      	ldr	r2, [r7, #0]
 8002f7a:	6812      	ldr	r2, [r2, #0]
 8002f7c:	0691      	lsls	r1, r2, #26
 8002f7e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002f80:	430a      	orrs	r2, r1
 8002f82:	431a      	orrs	r2, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002f8c:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002f8e:	e04b      	b.n	8003028 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f96:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	069b      	lsls	r3, r3, #26
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d107      	bne.n	8002fb4 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002fb2:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002fba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	069b      	lsls	r3, r3, #26
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	d107      	bne.n	8002fd8 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002fd6:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002fde:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	069b      	lsls	r3, r3, #26
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d107      	bne.n	8002ffc <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002ffa:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003002:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	069b      	lsls	r3, r3, #26
 800300c:	429a      	cmp	r2, r3
 800300e:	d10a      	bne.n	8003026 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800301e:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8003020:	e001      	b.n	8003026 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8003022:	bf00      	nop
 8003024:	e000      	b.n	8003028 <HAL_ADC_ConfigChannel+0x324>
      break;
 8003026:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	f003 0303 	and.w	r3, r3, #3
 8003032:	2b01      	cmp	r3, #1
 8003034:	d108      	bne.n	8003048 <HAL_ADC_ConfigChannel+0x344>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0301 	and.w	r3, r3, #1
 8003040:	2b01      	cmp	r3, #1
 8003042:	d101      	bne.n	8003048 <HAL_ADC_ConfigChannel+0x344>
 8003044:	2301      	movs	r3, #1
 8003046:	e000      	b.n	800304a <HAL_ADC_ConfigChannel+0x346>
 8003048:	2300      	movs	r3, #0
 800304a:	2b00      	cmp	r3, #0
 800304c:	f040 810a 	bne.w	8003264 <HAL_ADC_ConfigChannel+0x560>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	68db      	ldr	r3, [r3, #12]
 8003054:	2b01      	cmp	r3, #1
 8003056:	d00f      	beq.n	8003078 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	2201      	movs	r2, #1
 8003066:	fa02 f303 	lsl.w	r3, r2, r3
 800306a:	43da      	mvns	r2, r3
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	400a      	ands	r2, r1
 8003072:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8003076:	e049      	b.n	800310c <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	2201      	movs	r2, #1
 8003086:	409a      	lsls	r2, r3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	430a      	orrs	r2, r1
 800308e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	2b09      	cmp	r3, #9
 8003098:	d91c      	bls.n	80030d4 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	6999      	ldr	r1, [r3, #24]
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	4613      	mov	r3, r2
 80030a6:	005b      	lsls	r3, r3, #1
 80030a8:	4413      	add	r3, r2
 80030aa:	3b1b      	subs	r3, #27
 80030ac:	2207      	movs	r2, #7
 80030ae:	fa02 f303 	lsl.w	r3, r2, r3
 80030b2:	43db      	mvns	r3, r3
 80030b4:	4019      	ands	r1, r3
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	6898      	ldr	r0, [r3, #8]
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	4613      	mov	r3, r2
 80030c0:	005b      	lsls	r3, r3, #1
 80030c2:	4413      	add	r3, r2
 80030c4:	3b1b      	subs	r3, #27
 80030c6:	fa00 f203 	lsl.w	r2, r0, r3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	430a      	orrs	r2, r1
 80030d0:	619a      	str	r2, [r3, #24]
 80030d2:	e01b      	b.n	800310c <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	6959      	ldr	r1, [r3, #20]
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	1c5a      	adds	r2, r3, #1
 80030e0:	4613      	mov	r3, r2
 80030e2:	005b      	lsls	r3, r3, #1
 80030e4:	4413      	add	r3, r2
 80030e6:	2207      	movs	r2, #7
 80030e8:	fa02 f303 	lsl.w	r3, r2, r3
 80030ec:	43db      	mvns	r3, r3
 80030ee:	4019      	ands	r1, r3
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	6898      	ldr	r0, [r3, #8]
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	1c5a      	adds	r2, r3, #1
 80030fa:	4613      	mov	r3, r2
 80030fc:	005b      	lsls	r3, r3, #1
 80030fe:	4413      	add	r3, r2
 8003100:	fa00 f203 	lsl.w	r2, r0, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	430a      	orrs	r2, r1
 800310a:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800310c:	4b15      	ldr	r3, [pc, #84]	; (8003164 <HAL_ADC_ConfigChannel+0x460>)
 800310e:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	2b10      	cmp	r3, #16
 8003116:	d105      	bne.n	8003124 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003118:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003120:	2b00      	cmp	r3, #0
 8003122:	d015      	beq.n	8003150 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003128:	2b11      	cmp	r3, #17
 800312a:	d105      	bne.n	8003138 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800312c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003134:	2b00      	cmp	r3, #0
 8003136:	d00b      	beq.n	8003150 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800313c:	2b12      	cmp	r3, #18
 800313e:	f040 8091 	bne.w	8003264 <HAL_ADC_ConfigChannel+0x560>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003142:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800314a:	2b00      	cmp	r3, #0
 800314c:	f040 808a 	bne.w	8003264 <HAL_ADC_ConfigChannel+0x560>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003158:	d108      	bne.n	800316c <HAL_ADC_ConfigChannel+0x468>
 800315a:	4b03      	ldr	r3, [pc, #12]	; (8003168 <HAL_ADC_ConfigChannel+0x464>)
 800315c:	60fb      	str	r3, [r7, #12]
 800315e:	e008      	b.n	8003172 <HAL_ADC_ConfigChannel+0x46e>
 8003160:	83fff000 	.word	0x83fff000
 8003164:	50000300 	.word	0x50000300
 8003168:	50000100 	.word	0x50000100
 800316c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003170:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	f003 0303 	and.w	r3, r3, #3
 800317c:	2b01      	cmp	r3, #1
 800317e:	d108      	bne.n	8003192 <HAL_ADC_ConfigChannel+0x48e>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0301 	and.w	r3, r3, #1
 800318a:	2b01      	cmp	r3, #1
 800318c:	d101      	bne.n	8003192 <HAL_ADC_ConfigChannel+0x48e>
 800318e:	2301      	movs	r3, #1
 8003190:	e000      	b.n	8003194 <HAL_ADC_ConfigChannel+0x490>
 8003192:	2300      	movs	r3, #0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d150      	bne.n	800323a <HAL_ADC_ConfigChannel+0x536>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003198:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800319a:	2b00      	cmp	r3, #0
 800319c:	d010      	beq.n	80031c0 <HAL_ADC_ConfigChannel+0x4bc>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	f003 0303 	and.w	r3, r3, #3
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d107      	bne.n	80031ba <HAL_ADC_ConfigChannel+0x4b6>
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0301 	and.w	r3, r3, #1
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d101      	bne.n	80031ba <HAL_ADC_ConfigChannel+0x4b6>
 80031b6:	2301      	movs	r3, #1
 80031b8:	e000      	b.n	80031bc <HAL_ADC_ConfigChannel+0x4b8>
 80031ba:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d13c      	bne.n	800323a <HAL_ADC_ConfigChannel+0x536>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2b10      	cmp	r3, #16
 80031c6:	d11d      	bne.n	8003204 <HAL_ADC_ConfigChannel+0x500>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80031d0:	d118      	bne.n	8003204 <HAL_ADC_ConfigChannel+0x500>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80031d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80031da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031dc:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80031de:	4b27      	ldr	r3, [pc, #156]	; (800327c <HAL_ADC_ConfigChannel+0x578>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a27      	ldr	r2, [pc, #156]	; (8003280 <HAL_ADC_ConfigChannel+0x57c>)
 80031e4:	fba2 2303 	umull	r2, r3, r2, r3
 80031e8:	0c9a      	lsrs	r2, r3, #18
 80031ea:	4613      	mov	r3, r2
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	4413      	add	r3, r2
 80031f0:	005b      	lsls	r3, r3, #1
 80031f2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80031f4:	e002      	b.n	80031fc <HAL_ADC_ConfigChannel+0x4f8>
          {
            wait_loop_index--;
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	3b01      	subs	r3, #1
 80031fa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d1f9      	bne.n	80031f6 <HAL_ADC_ConfigChannel+0x4f2>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003202:	e02e      	b.n	8003262 <HAL_ADC_ConfigChannel+0x55e>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2b11      	cmp	r3, #17
 800320a:	d10b      	bne.n	8003224 <HAL_ADC_ConfigChannel+0x520>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003214:	d106      	bne.n	8003224 <HAL_ADC_ConfigChannel+0x520>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003216:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800321e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003220:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003222:	e01e      	b.n	8003262 <HAL_ADC_ConfigChannel+0x55e>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	2b12      	cmp	r3, #18
 800322a:	d11a      	bne.n	8003262 <HAL_ADC_ConfigChannel+0x55e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800322c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003234:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003236:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003238:	e013      	b.n	8003262 <HAL_ADC_ConfigChannel+0x55e>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323e:	f043 0220 	orr.w	r2, r3, #32
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800324c:	e00a      	b.n	8003264 <HAL_ADC_ConfigChannel+0x560>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003252:	f043 0220 	orr.w	r2, r3, #32
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003260:	e000      	b.n	8003264 <HAL_ADC_ConfigChannel+0x560>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003262:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2200      	movs	r2, #0
 8003268:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800326c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8003270:	4618      	mov	r0, r3
 8003272:	376c      	adds	r7, #108	; 0x6c
 8003274:	46bd      	mov	sp, r7
 8003276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327a:	4770      	bx	lr
 800327c:	2000000c 	.word	0x2000000c
 8003280:	431bde83 	.word	0x431bde83

08003284 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003284:	b480      	push	{r7}
 8003286:	b099      	sub	sp, #100	; 0x64
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800328e:	2300      	movs	r3, #0
 8003290:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800329c:	d102      	bne.n	80032a4 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800329e:	4b5a      	ldr	r3, [pc, #360]	; (8003408 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 80032a0:	60bb      	str	r3, [r7, #8]
 80032a2:	e002      	b.n	80032aa <HAL_ADCEx_MultiModeConfigChannel+0x26>
 80032a4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80032a8:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d101      	bne.n	80032b4 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e0a2      	b.n	80033fa <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	d101      	bne.n	80032c2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80032be:	2302      	movs	r3, #2
 80032c0:	e09b      	b.n	80033fa <HAL_ADCEx_MultiModeConfigChannel+0x176>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2201      	movs	r2, #1
 80032c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	f003 0304 	and.w	r3, r3, #4
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d17f      	bne.n	80033d8 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	f003 0304 	and.w	r3, r3, #4
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d179      	bne.n	80033d8 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80032e4:	4b49      	ldr	r3, [pc, #292]	; (800340c <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 80032e6:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d040      	beq.n	8003372 <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80032f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	6859      	ldr	r1, [r3, #4]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003302:	035b      	lsls	r3, r3, #13
 8003304:	430b      	orrs	r3, r1
 8003306:	431a      	orrs	r2, r3
 8003308:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800330a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	f003 0303 	and.w	r3, r3, #3
 8003316:	2b01      	cmp	r3, #1
 8003318:	d108      	bne.n	800332c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 0301 	and.w	r3, r3, #1
 8003324:	2b01      	cmp	r3, #1
 8003326:	d101      	bne.n	800332c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003328:	2301      	movs	r3, #1
 800332a:	e000      	b.n	800332e <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 800332c:	2300      	movs	r3, #0
 800332e:	2b00      	cmp	r3, #0
 8003330:	d15c      	bne.n	80033ec <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	f003 0303 	and.w	r3, r3, #3
 800333a:	2b01      	cmp	r3, #1
 800333c:	d107      	bne.n	800334e <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	2b01      	cmp	r3, #1
 8003348:	d101      	bne.n	800334e <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800334a:	2301      	movs	r3, #1
 800334c:	e000      	b.n	8003350 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 800334e:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003350:	2b00      	cmp	r3, #0
 8003352:	d14b      	bne.n	80033ec <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003354:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800335c:	f023 030f 	bic.w	r3, r3, #15
 8003360:	683a      	ldr	r2, [r7, #0]
 8003362:	6811      	ldr	r1, [r2, #0]
 8003364:	683a      	ldr	r2, [r7, #0]
 8003366:	6892      	ldr	r2, [r2, #8]
 8003368:	430a      	orrs	r2, r1
 800336a:	431a      	orrs	r2, r3
 800336c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800336e:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003370:	e03c      	b.n	80033ec <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003372:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800337a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800337c:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	f003 0303 	and.w	r3, r3, #3
 8003388:	2b01      	cmp	r3, #1
 800338a:	d108      	bne.n	800339e <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0301 	and.w	r3, r3, #1
 8003396:	2b01      	cmp	r3, #1
 8003398:	d101      	bne.n	800339e <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 800339a:	2301      	movs	r3, #1
 800339c:	e000      	b.n	80033a0 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 800339e:	2300      	movs	r3, #0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d123      	bne.n	80033ec <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	f003 0303 	and.w	r3, r3, #3
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d107      	bne.n	80033c0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0301 	and.w	r3, r3, #1
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d101      	bne.n	80033c0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 80033bc:	2301      	movs	r3, #1
 80033be:	e000      	b.n	80033c2 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80033c0:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d112      	bne.n	80033ec <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80033c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80033ce:	f023 030f 	bic.w	r3, r3, #15
 80033d2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80033d4:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80033d6:	e009      	b.n	80033ec <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033dc:	f043 0220 	orr.w	r2, r3, #32
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80033ea:	e000      	b.n	80033ee <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80033ec:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2200      	movs	r2, #0
 80033f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80033f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 80033fa:	4618      	mov	r0, r3
 80033fc:	3764      	adds	r7, #100	; 0x64
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr
 8003406:	bf00      	nop
 8003408:	50000100 	.word	0x50000100
 800340c:	50000300 	.word	0x50000300

08003410 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341c:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003422:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003426:	2b00      	cmp	r3, #0
 8003428:	d126      	bne.n	8003478 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	68db      	ldr	r3, [r3, #12]
 800343c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003440:	2b00      	cmp	r3, #0
 8003442:	d115      	bne.n	8003470 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003448:	2b00      	cmp	r3, #0
 800344a:	d111      	bne.n	8003470 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003450:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800345c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d105      	bne.n	8003470 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003468:	f043 0201 	orr.w	r2, r3, #1
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003470:	68f8      	ldr	r0, [r7, #12]
 8003472:	f7ff f9bd 	bl	80027f0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003476:	e004      	b.n	8003482 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800347c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	4798      	blx	r3
}
 8003482:	bf00      	nop
 8003484:	3710      	adds	r7, #16
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}

0800348a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800348a:	b580      	push	{r7, lr}
 800348c:	b084      	sub	sp, #16
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003496:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003498:	68f8      	ldr	r0, [r7, #12]
 800349a:	f7ff f9b3 	bl	8002804 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 800349e:	bf00      	nop
 80034a0:	3710      	adds	r7, #16
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}

080034a6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80034a6:	b580      	push	{r7, lr}
 80034a8:	b084      	sub	sp, #16
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034c4:	f043 0204 	orr.w	r2, r3, #4
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80034cc:	68f8      	ldr	r0, [r7, #12]
 80034ce:	f7ff f9a3 	bl	8002818 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80034d2:	bf00      	nop
 80034d4:	3710      	adds	r7, #16
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
	...

080034dc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b084      	sub	sp, #16
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80034e4:	2300      	movs	r3, #0
 80034e6:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	f003 0303 	and.w	r3, r3, #3
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d108      	bne.n	8003508 <ADC_Enable+0x2c>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0301 	and.w	r3, r3, #1
 8003500:	2b01      	cmp	r3, #1
 8003502:	d101      	bne.n	8003508 <ADC_Enable+0x2c>
 8003504:	2301      	movs	r3, #1
 8003506:	e000      	b.n	800350a <ADC_Enable+0x2e>
 8003508:	2300      	movs	r3, #0
 800350a:	2b00      	cmp	r3, #0
 800350c:	d143      	bne.n	8003596 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	689a      	ldr	r2, [r3, #8]
 8003514:	4b22      	ldr	r3, [pc, #136]	; (80035a0 <ADC_Enable+0xc4>)
 8003516:	4013      	ands	r3, r2
 8003518:	2b00      	cmp	r3, #0
 800351a:	d00d      	beq.n	8003538 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003520:	f043 0210 	orr.w	r2, r3, #16
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800352c:	f043 0201 	orr.w	r2, r3, #1
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e02f      	b.n	8003598 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	689a      	ldr	r2, [r3, #8]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f042 0201 	orr.w	r2, r2, #1
 8003546:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003548:	f7ff f946 	bl	80027d8 <HAL_GetTick>
 800354c:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800354e:	e01b      	b.n	8003588 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003550:	f7ff f942 	bl	80027d8 <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	2b02      	cmp	r3, #2
 800355c:	d914      	bls.n	8003588 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 0301 	and.w	r3, r3, #1
 8003568:	2b01      	cmp	r3, #1
 800356a:	d00d      	beq.n	8003588 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003570:	f043 0210 	orr.w	r2, r3, #16
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800357c:	f043 0201 	orr.w	r2, r3, #1
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003584:	2301      	movs	r3, #1
 8003586:	e007      	b.n	8003598 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0301 	and.w	r3, r3, #1
 8003592:	2b01      	cmp	r3, #1
 8003594:	d1dc      	bne.n	8003550 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003596:	2300      	movs	r3, #0
}
 8003598:	4618      	mov	r0, r3
 800359a:	3710      	adds	r7, #16
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	8000003f 	.word	0x8000003f

080035a4 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b084      	sub	sp, #16
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80035ac:	2300      	movs	r3, #0
 80035ae:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	f003 0303 	and.w	r3, r3, #3
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d108      	bne.n	80035d0 <ADC_Disable+0x2c>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 0301 	and.w	r3, r3, #1
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d101      	bne.n	80035d0 <ADC_Disable+0x2c>
 80035cc:	2301      	movs	r3, #1
 80035ce:	e000      	b.n	80035d2 <ADC_Disable+0x2e>
 80035d0:	2300      	movs	r3, #0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d047      	beq.n	8003666 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	f003 030d 	and.w	r3, r3, #13
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d10f      	bne.n	8003604 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	689a      	ldr	r2, [r3, #8]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f042 0202 	orr.w	r2, r2, #2
 80035f2:	609a      	str	r2, [r3, #8]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	2203      	movs	r2, #3
 80035fa:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80035fc:	f7ff f8ec 	bl	80027d8 <HAL_GetTick>
 8003600:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003602:	e029      	b.n	8003658 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003608:	f043 0210 	orr.w	r2, r3, #16
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003614:	f043 0201 	orr.w	r2, r3, #1
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e023      	b.n	8003668 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003620:	f7ff f8da 	bl	80027d8 <HAL_GetTick>
 8003624:	4602      	mov	r2, r0
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	2b02      	cmp	r3, #2
 800362c:	d914      	bls.n	8003658 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	f003 0301 	and.w	r3, r3, #1
 8003638:	2b01      	cmp	r3, #1
 800363a:	d10d      	bne.n	8003658 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003640:	f043 0210 	orr.w	r2, r3, #16
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800364c:	f043 0201 	orr.w	r2, r3, #1
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	e007      	b.n	8003668 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	f003 0301 	and.w	r3, r3, #1
 8003662:	2b01      	cmp	r3, #1
 8003664:	d0dc      	beq.n	8003620 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003666:	2300      	movs	r3, #0
}
 8003668:	4618      	mov	r0, r3
 800366a:	3710      	adds	r7, #16
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}

08003670 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b084      	sub	sp, #16
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d101      	bne.n	8003682 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e0ed      	b.n	800385e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003688:	b2db      	uxtb	r3, r3
 800368a:	2b00      	cmp	r3, #0
 800368c:	d102      	bne.n	8003694 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f7fe f8a2 	bl	80017d8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f042 0201 	orr.w	r2, r2, #1
 80036a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036a4:	f7ff f898 	bl	80027d8 <HAL_GetTick>
 80036a8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80036aa:	e012      	b.n	80036d2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80036ac:	f7ff f894 	bl	80027d8 <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	2b0a      	cmp	r3, #10
 80036b8:	d90b      	bls.n	80036d2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036be:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2205      	movs	r2, #5
 80036ca:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e0c5      	b.n	800385e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	f003 0301 	and.w	r3, r3, #1
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d0e5      	beq.n	80036ac <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f022 0202 	bic.w	r2, r2, #2
 80036ee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036f0:	f7ff f872 	bl	80027d8 <HAL_GetTick>
 80036f4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80036f6:	e012      	b.n	800371e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80036f8:	f7ff f86e 	bl	80027d8 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b0a      	cmp	r3, #10
 8003704:	d90b      	bls.n	800371e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2205      	movs	r2, #5
 8003716:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e09f      	b.n	800385e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	f003 0302 	and.w	r3, r3, #2
 8003728:	2b00      	cmp	r3, #0
 800372a:	d1e5      	bne.n	80036f8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	7e1b      	ldrb	r3, [r3, #24]
 8003730:	2b01      	cmp	r3, #1
 8003732:	d108      	bne.n	8003746 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003742:	601a      	str	r2, [r3, #0]
 8003744:	e007      	b.n	8003756 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003754:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	7e5b      	ldrb	r3, [r3, #25]
 800375a:	2b01      	cmp	r3, #1
 800375c:	d108      	bne.n	8003770 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800376c:	601a      	str	r2, [r3, #0]
 800376e:	e007      	b.n	8003780 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800377e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	7e9b      	ldrb	r3, [r3, #26]
 8003784:	2b01      	cmp	r3, #1
 8003786:	d108      	bne.n	800379a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f042 0220 	orr.w	r2, r2, #32
 8003796:	601a      	str	r2, [r3, #0]
 8003798:	e007      	b.n	80037aa <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f022 0220 	bic.w	r2, r2, #32
 80037a8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	7edb      	ldrb	r3, [r3, #27]
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d108      	bne.n	80037c4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f022 0210 	bic.w	r2, r2, #16
 80037c0:	601a      	str	r2, [r3, #0]
 80037c2:	e007      	b.n	80037d4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f042 0210 	orr.w	r2, r2, #16
 80037d2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	7f1b      	ldrb	r3, [r3, #28]
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d108      	bne.n	80037ee <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f042 0208 	orr.w	r2, r2, #8
 80037ea:	601a      	str	r2, [r3, #0]
 80037ec:	e007      	b.n	80037fe <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f022 0208 	bic.w	r2, r2, #8
 80037fc:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	7f5b      	ldrb	r3, [r3, #29]
 8003802:	2b01      	cmp	r3, #1
 8003804:	d108      	bne.n	8003818 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f042 0204 	orr.w	r2, r2, #4
 8003814:	601a      	str	r2, [r3, #0]
 8003816:	e007      	b.n	8003828 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f022 0204 	bic.w	r2, r2, #4
 8003826:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	689a      	ldr	r2, [r3, #8]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	431a      	orrs	r2, r3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	691b      	ldr	r3, [r3, #16]
 8003836:	431a      	orrs	r2, r3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	695b      	ldr	r3, [r3, #20]
 800383c:	ea42 0103 	orr.w	r1, r2, r3
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	1e5a      	subs	r2, r3, #1
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	430a      	orrs	r2, r1
 800384c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3710      	adds	r7, #16
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}

08003866 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003866:	b580      	push	{r7, lr}
 8003868:	b084      	sub	sp, #16
 800386a:	af00      	add	r7, sp, #0
 800386c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003874:	b2db      	uxtb	r3, r3
 8003876:	2b01      	cmp	r3, #1
 8003878:	d12e      	bne.n	80038d8 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2202      	movs	r2, #2
 800387e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f022 0201 	bic.w	r2, r2, #1
 8003890:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003892:	f7fe ffa1 	bl	80027d8 <HAL_GetTick>
 8003896:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003898:	e012      	b.n	80038c0 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800389a:	f7fe ff9d 	bl	80027d8 <HAL_GetTick>
 800389e:	4602      	mov	r2, r0
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	1ad3      	subs	r3, r2, r3
 80038a4:	2b0a      	cmp	r3, #10
 80038a6:	d90b      	bls.n	80038c0 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ac:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2205      	movs	r2, #5
 80038b8:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e012      	b.n	80038e6 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	f003 0301 	and.w	r3, r3, #1
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d1e5      	bne.n	800389a <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2200      	movs	r2, #0
 80038d2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80038d4:	2300      	movs	r3, #0
 80038d6:	e006      	b.n	80038e6 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038dc:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
  }
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3710      	adds	r7, #16
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}

080038ee <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80038ee:	b480      	push	{r7}
 80038f0:	b089      	sub	sp, #36	; 0x24
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	60f8      	str	r0, [r7, #12]
 80038f6:	60b9      	str	r1, [r7, #8]
 80038f8:	607a      	str	r2, [r7, #4]
 80038fa:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003902:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800390c:	7ffb      	ldrb	r3, [r7, #31]
 800390e:	2b01      	cmp	r3, #1
 8003910:	d003      	beq.n	800391a <HAL_CAN_AddTxMessage+0x2c>
 8003912:	7ffb      	ldrb	r3, [r7, #31]
 8003914:	2b02      	cmp	r3, #2
 8003916:	f040 80b8 	bne.w	8003a8a <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800391a:	69bb      	ldr	r3, [r7, #24]
 800391c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d10a      	bne.n	800393a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800392a:	2b00      	cmp	r3, #0
 800392c:	d105      	bne.n	800393a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800392e:	69bb      	ldr	r3, [r7, #24]
 8003930:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003934:	2b00      	cmp	r3, #0
 8003936:	f000 80a0 	beq.w	8003a7a <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	0e1b      	lsrs	r3, r3, #24
 800393e:	f003 0303 	and.w	r3, r3, #3
 8003942:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	2b02      	cmp	r3, #2
 8003948:	d907      	bls.n	800395a <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800394e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e09e      	b.n	8003a98 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800395a:	2201      	movs	r2, #1
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	409a      	lsls	r2, r3
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d10d      	bne.n	8003988 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003976:	68f9      	ldr	r1, [r7, #12]
 8003978:	6809      	ldr	r1, [r1, #0]
 800397a:	431a      	orrs	r2, r3
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	3318      	adds	r3, #24
 8003980:	011b      	lsls	r3, r3, #4
 8003982:	440b      	add	r3, r1
 8003984:	601a      	str	r2, [r3, #0]
 8003986:	e00f      	b.n	80039a8 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003992:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003998:	68f9      	ldr	r1, [r7, #12]
 800399a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800399c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	3318      	adds	r3, #24
 80039a2:	011b      	lsls	r3, r3, #4
 80039a4:	440b      	add	r3, r1
 80039a6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	6819      	ldr	r1, [r3, #0]
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	691a      	ldr	r2, [r3, #16]
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	3318      	adds	r3, #24
 80039b4:	011b      	lsls	r3, r3, #4
 80039b6:	440b      	add	r3, r1
 80039b8:	3304      	adds	r3, #4
 80039ba:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	7d1b      	ldrb	r3, [r3, #20]
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d111      	bne.n	80039e8 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	3318      	adds	r3, #24
 80039cc:	011b      	lsls	r3, r3, #4
 80039ce:	4413      	add	r3, r2
 80039d0:	3304      	adds	r3, #4
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	68fa      	ldr	r2, [r7, #12]
 80039d6:	6811      	ldr	r1, [r2, #0]
 80039d8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	3318      	adds	r3, #24
 80039e0:	011b      	lsls	r3, r3, #4
 80039e2:	440b      	add	r3, r1
 80039e4:	3304      	adds	r3, #4
 80039e6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	3307      	adds	r3, #7
 80039ec:	781b      	ldrb	r3, [r3, #0]
 80039ee:	061a      	lsls	r2, r3, #24
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	3306      	adds	r3, #6
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	041b      	lsls	r3, r3, #16
 80039f8:	431a      	orrs	r2, r3
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	3305      	adds	r3, #5
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	021b      	lsls	r3, r3, #8
 8003a02:	4313      	orrs	r3, r2
 8003a04:	687a      	ldr	r2, [r7, #4]
 8003a06:	3204      	adds	r2, #4
 8003a08:	7812      	ldrb	r2, [r2, #0]
 8003a0a:	4610      	mov	r0, r2
 8003a0c:	68fa      	ldr	r2, [r7, #12]
 8003a0e:	6811      	ldr	r1, [r2, #0]
 8003a10:	ea43 0200 	orr.w	r2, r3, r0
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	011b      	lsls	r3, r3, #4
 8003a18:	440b      	add	r3, r1
 8003a1a:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003a1e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	3303      	adds	r3, #3
 8003a24:	781b      	ldrb	r3, [r3, #0]
 8003a26:	061a      	lsls	r2, r3, #24
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	3302      	adds	r3, #2
 8003a2c:	781b      	ldrb	r3, [r3, #0]
 8003a2e:	041b      	lsls	r3, r3, #16
 8003a30:	431a      	orrs	r2, r3
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	3301      	adds	r3, #1
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	021b      	lsls	r3, r3, #8
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	687a      	ldr	r2, [r7, #4]
 8003a3e:	7812      	ldrb	r2, [r2, #0]
 8003a40:	4610      	mov	r0, r2
 8003a42:	68fa      	ldr	r2, [r7, #12]
 8003a44:	6811      	ldr	r1, [r2, #0]
 8003a46:	ea43 0200 	orr.w	r2, r3, r0
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	011b      	lsls	r3, r3, #4
 8003a4e:	440b      	add	r3, r1
 8003a50:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003a54:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	3318      	adds	r3, #24
 8003a5e:	011b      	lsls	r3, r3, #4
 8003a60:	4413      	add	r3, r2
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	68fa      	ldr	r2, [r7, #12]
 8003a66:	6811      	ldr	r1, [r2, #0]
 8003a68:	f043 0201 	orr.w	r2, r3, #1
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	3318      	adds	r3, #24
 8003a70:	011b      	lsls	r3, r3, #4
 8003a72:	440b      	add	r3, r1
 8003a74:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003a76:	2300      	movs	r3, #0
 8003a78:	e00e      	b.n	8003a98 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e006      	b.n	8003a98 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
  }
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3724      	adds	r7, #36	; 0x24
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr

08003aa4 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b085      	sub	sp, #20
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8003aac:	2300      	movs	r3, #0
 8003aae:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ab6:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8003ab8:	7afb      	ldrb	r3, [r7, #11]
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d002      	beq.n	8003ac4 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8003abe:	7afb      	ldrb	r3, [r7, #11]
 8003ac0:	2b02      	cmp	r3, #2
 8003ac2:	d11d      	bne.n	8003b00 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d002      	beq.n	8003ad8 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	3301      	adds	r3, #1
 8003ad6:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d002      	beq.n	8003aec <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	3301      	adds	r3, #1
 8003aea:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	689b      	ldr	r3, [r3, #8]
 8003af2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d002      	beq.n	8003b00 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	3301      	adds	r3, #1
 8003afe:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8003b00:	68fb      	ldr	r3, [r7, #12]
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3714      	adds	r7, #20
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr

08003b0e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003b0e:	b480      	push	{r7}
 8003b10:	b085      	sub	sp, #20
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	6078      	str	r0, [r7, #4]
 8003b16:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b1e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003b20:	7bfb      	ldrb	r3, [r7, #15]
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d002      	beq.n	8003b2c <HAL_CAN_ActivateNotification+0x1e>
 8003b26:	7bfb      	ldrb	r3, [r7, #15]
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d109      	bne.n	8003b40 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	6959      	ldr	r1, [r3, #20]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	683a      	ldr	r2, [r7, #0]
 8003b38:	430a      	orrs	r2, r1
 8003b3a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	e006      	b.n	8003b4e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b44:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
  }
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3714      	adds	r7, #20
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr

08003b5a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003b5a:	b580      	push	{r7, lr}
 8003b5c:	b08a      	sub	sp, #40	; 0x28
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003b62:	2300      	movs	r3, #0
 8003b64:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	695b      	ldr	r3, [r3, #20]
 8003b6c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	68db      	ldr	r3, [r3, #12]
 8003b84:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	691b      	ldr	r3, [r3, #16]
 8003b8c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	699b      	ldr	r3, [r3, #24]
 8003b94:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003b96:	6a3b      	ldr	r3, [r7, #32]
 8003b98:	f003 0301 	and.w	r3, r3, #1
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d07c      	beq.n	8003c9a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003ba0:	69bb      	ldr	r3, [r7, #24]
 8003ba2:	f003 0301 	and.w	r3, r3, #1
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d023      	beq.n	8003bf2 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	2201      	movs	r2, #1
 8003bb0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003bb2:	69bb      	ldr	r3, [r7, #24]
 8003bb4:	f003 0302 	and.w	r3, r3, #2
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d003      	beq.n	8003bc4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f000 f983 	bl	8003ec8 <HAL_CAN_TxMailbox0CompleteCallback>
 8003bc2:	e016      	b.n	8003bf2 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003bc4:	69bb      	ldr	r3, [r7, #24]
 8003bc6:	f003 0304 	and.w	r3, r3, #4
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d004      	beq.n	8003bd8 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003bd4:	627b      	str	r3, [r7, #36]	; 0x24
 8003bd6:	e00c      	b.n	8003bf2 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003bd8:	69bb      	ldr	r3, [r7, #24]
 8003bda:	f003 0308 	and.w	r3, r3, #8
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d004      	beq.n	8003bec <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003be8:	627b      	str	r3, [r7, #36]	; 0x24
 8003bea:	e002      	b.n	8003bf2 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f000 f989 	bl	8003f04 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d024      	beq.n	8003c46 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c04:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003c06:	69bb      	ldr	r3, [r7, #24]
 8003c08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d003      	beq.n	8003c18 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f000 f963 	bl	8003edc <HAL_CAN_TxMailbox1CompleteCallback>
 8003c16:	e016      	b.n	8003c46 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d004      	beq.n	8003c2c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c24:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003c28:	627b      	str	r3, [r7, #36]	; 0x24
 8003c2a:	e00c      	b.n	8003c46 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003c2c:	69bb      	ldr	r3, [r7, #24]
 8003c2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d004      	beq.n	8003c40 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c3c:	627b      	str	r3, [r7, #36]	; 0x24
 8003c3e:	e002      	b.n	8003c46 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003c40:	6878      	ldr	r0, [r7, #4]
 8003c42:	f000 f969 	bl	8003f18 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003c46:	69bb      	ldr	r3, [r7, #24]
 8003c48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d024      	beq.n	8003c9a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003c58:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003c5a:	69bb      	ldr	r3, [r7, #24]
 8003c5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d003      	beq.n	8003c6c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f000 f943 	bl	8003ef0 <HAL_CAN_TxMailbox2CompleteCallback>
 8003c6a:	e016      	b.n	8003c9a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003c6c:	69bb      	ldr	r3, [r7, #24]
 8003c6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d004      	beq.n	8003c80 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c78:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c7c:	627b      	str	r3, [r7, #36]	; 0x24
 8003c7e:	e00c      	b.n	8003c9a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d004      	beq.n	8003c94 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c90:	627b      	str	r3, [r7, #36]	; 0x24
 8003c92:	e002      	b.n	8003c9a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003c94:	6878      	ldr	r0, [r7, #4]
 8003c96:	f000 f949 	bl	8003f2c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003c9a:	6a3b      	ldr	r3, [r7, #32]
 8003c9c:	f003 0308 	and.w	r3, r3, #8
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d00c      	beq.n	8003cbe <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	f003 0310 	and.w	r3, r3, #16
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d007      	beq.n	8003cbe <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003cb4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	2210      	movs	r2, #16
 8003cbc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003cbe:	6a3b      	ldr	r3, [r7, #32]
 8003cc0:	f003 0304 	and.w	r3, r3, #4
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d00b      	beq.n	8003ce0 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	f003 0308 	and.w	r3, r3, #8
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d006      	beq.n	8003ce0 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	2208      	movs	r2, #8
 8003cd8:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f000 f93a 	bl	8003f54 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003ce0:	6a3b      	ldr	r3, [r7, #32]
 8003ce2:	f003 0302 	and.w	r3, r3, #2
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d009      	beq.n	8003cfe <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	f003 0303 	and.w	r3, r3, #3
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d002      	beq.n	8003cfe <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003cf8:	6878      	ldr	r0, [r7, #4]
 8003cfa:	f000 f921 	bl	8003f40 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003cfe:	6a3b      	ldr	r3, [r7, #32]
 8003d00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d00c      	beq.n	8003d22 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	f003 0310 	and.w	r3, r3, #16
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d007      	beq.n	8003d22 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d14:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d18:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	2210      	movs	r2, #16
 8003d20:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003d22:	6a3b      	ldr	r3, [r7, #32]
 8003d24:	f003 0320 	and.w	r3, r3, #32
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d00b      	beq.n	8003d44 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	f003 0308 	and.w	r3, r3, #8
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d006      	beq.n	8003d44 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	2208      	movs	r2, #8
 8003d3c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f000 f91c 	bl	8003f7c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003d44:	6a3b      	ldr	r3, [r7, #32]
 8003d46:	f003 0310 	and.w	r3, r3, #16
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d009      	beq.n	8003d62 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	691b      	ldr	r3, [r3, #16]
 8003d54:	f003 0303 	and.w	r3, r3, #3
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d002      	beq.n	8003d62 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f000 f903 	bl	8003f68 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003d62:	6a3b      	ldr	r3, [r7, #32]
 8003d64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d00b      	beq.n	8003d84 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003d6c:	69fb      	ldr	r3, [r7, #28]
 8003d6e:	f003 0310 	and.w	r3, r3, #16
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d006      	beq.n	8003d84 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	2210      	movs	r2, #16
 8003d7c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f000 f906 	bl	8003f90 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003d84:	6a3b      	ldr	r3, [r7, #32]
 8003d86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d00b      	beq.n	8003da6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003d8e:	69fb      	ldr	r3, [r7, #28]
 8003d90:	f003 0308 	and.w	r3, r3, #8
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d006      	beq.n	8003da6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	2208      	movs	r2, #8
 8003d9e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003da0:	6878      	ldr	r0, [r7, #4]
 8003da2:	f000 f8ff 	bl	8003fa4 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003da6:	6a3b      	ldr	r3, [r7, #32]
 8003da8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d07b      	beq.n	8003ea8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003db0:	69fb      	ldr	r3, [r7, #28]
 8003db2:	f003 0304 	and.w	r3, r3, #4
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d072      	beq.n	8003ea0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003dba:	6a3b      	ldr	r3, [r7, #32]
 8003dbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d008      	beq.n	8003dd6 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d003      	beq.n	8003dd6 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd0:	f043 0301 	orr.w	r3, r3, #1
 8003dd4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003dd6:	6a3b      	ldr	r3, [r7, #32]
 8003dd8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d008      	beq.n	8003df2 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d003      	beq.n	8003df2 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dec:	f043 0302 	orr.w	r3, r3, #2
 8003df0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003df2:	6a3b      	ldr	r3, [r7, #32]
 8003df4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d008      	beq.n	8003e0e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d003      	beq.n	8003e0e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e08:	f043 0304 	orr.w	r3, r3, #4
 8003e0c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003e0e:	6a3b      	ldr	r3, [r7, #32]
 8003e10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d043      	beq.n	8003ea0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d03e      	beq.n	8003ea0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003e28:	2b60      	cmp	r3, #96	; 0x60
 8003e2a:	d02b      	beq.n	8003e84 <HAL_CAN_IRQHandler+0x32a>
 8003e2c:	2b60      	cmp	r3, #96	; 0x60
 8003e2e:	d82e      	bhi.n	8003e8e <HAL_CAN_IRQHandler+0x334>
 8003e30:	2b50      	cmp	r3, #80	; 0x50
 8003e32:	d022      	beq.n	8003e7a <HAL_CAN_IRQHandler+0x320>
 8003e34:	2b50      	cmp	r3, #80	; 0x50
 8003e36:	d82a      	bhi.n	8003e8e <HAL_CAN_IRQHandler+0x334>
 8003e38:	2b40      	cmp	r3, #64	; 0x40
 8003e3a:	d019      	beq.n	8003e70 <HAL_CAN_IRQHandler+0x316>
 8003e3c:	2b40      	cmp	r3, #64	; 0x40
 8003e3e:	d826      	bhi.n	8003e8e <HAL_CAN_IRQHandler+0x334>
 8003e40:	2b30      	cmp	r3, #48	; 0x30
 8003e42:	d010      	beq.n	8003e66 <HAL_CAN_IRQHandler+0x30c>
 8003e44:	2b30      	cmp	r3, #48	; 0x30
 8003e46:	d822      	bhi.n	8003e8e <HAL_CAN_IRQHandler+0x334>
 8003e48:	2b10      	cmp	r3, #16
 8003e4a:	d002      	beq.n	8003e52 <HAL_CAN_IRQHandler+0x2f8>
 8003e4c:	2b20      	cmp	r3, #32
 8003e4e:	d005      	beq.n	8003e5c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003e50:	e01d      	b.n	8003e8e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e54:	f043 0308 	orr.w	r3, r3, #8
 8003e58:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003e5a:	e019      	b.n	8003e90 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e5e:	f043 0310 	orr.w	r3, r3, #16
 8003e62:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003e64:	e014      	b.n	8003e90 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e68:	f043 0320 	orr.w	r3, r3, #32
 8003e6c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003e6e:	e00f      	b.n	8003e90 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e76:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003e78:	e00a      	b.n	8003e90 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e80:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003e82:	e005      	b.n	8003e90 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e8a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003e8c:	e000      	b.n	8003e90 <HAL_CAN_IRQHandler+0x336>
            break;
 8003e8e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	699a      	ldr	r2, [r3, #24]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003e9e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	2204      	movs	r2, #4
 8003ea6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d008      	beq.n	8003ec0 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb4:	431a      	orrs	r2, r3
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f000 f87c 	bl	8003fb8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003ec0:	bf00      	nop
 8003ec2:	3728      	adds	r7, #40	; 0x28
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}

08003ec8 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003ed0:	bf00      	nop
 8003ed2:	370c      	adds	r7, #12
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eda:	4770      	bx	lr

08003edc <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003ee4:	bf00      	nop
 8003ee6:	370c      	adds	r7, #12
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr

08003ef0 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b083      	sub	sp, #12
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003ef8:	bf00      	nop
 8003efa:	370c      	adds	r7, #12
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr

08003f04 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003f0c:	bf00      	nop
 8003f0e:	370c      	adds	r7, #12
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr

08003f18 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003f20:	bf00      	nop
 8003f22:	370c      	adds	r7, #12
 8003f24:	46bd      	mov	sp, r7
 8003f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2a:	4770      	bx	lr

08003f2c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003f34:	bf00      	nop
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr

08003f40 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8003f48:	bf00      	nop
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr

08003f54 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003f5c:	bf00      	nop
 8003f5e:	370c      	adds	r7, #12
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr

08003f68 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003f70:	bf00      	nop
 8003f72:	370c      	adds	r7, #12
 8003f74:	46bd      	mov	sp, r7
 8003f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7a:	4770      	bx	lr

08003f7c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003f84:	bf00      	nop
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b083      	sub	sp, #12
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003f98:	bf00      	nop
 8003f9a:	370c      	adds	r7, #12
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr

08003fa4 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b083      	sub	sp, #12
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003fac:	bf00      	nop
 8003fae:	370c      	adds	r7, #12
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003fc0:	bf00      	nop
 8003fc2:	370c      	adds	r7, #12
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr

08003fcc <__NVIC_SetPriorityGrouping>:
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b085      	sub	sp, #20
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f003 0307 	and.w	r3, r3, #7
 8003fda:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003fdc:	4b0c      	ldr	r3, [pc, #48]	; (8004010 <__NVIC_SetPriorityGrouping+0x44>)
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003fe2:	68ba      	ldr	r2, [r7, #8]
 8003fe4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003fe8:	4013      	ands	r3, r2
 8003fea:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ff4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ff8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ffc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ffe:	4a04      	ldr	r2, [pc, #16]	; (8004010 <__NVIC_SetPriorityGrouping+0x44>)
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	60d3      	str	r3, [r2, #12]
}
 8004004:	bf00      	nop
 8004006:	3714      	adds	r7, #20
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr
 8004010:	e000ed00 	.word	0xe000ed00

08004014 <__NVIC_GetPriorityGrouping>:
{
 8004014:	b480      	push	{r7}
 8004016:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004018:	4b04      	ldr	r3, [pc, #16]	; (800402c <__NVIC_GetPriorityGrouping+0x18>)
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	0a1b      	lsrs	r3, r3, #8
 800401e:	f003 0307 	and.w	r3, r3, #7
}
 8004022:	4618      	mov	r0, r3
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr
 800402c:	e000ed00 	.word	0xe000ed00

08004030 <__NVIC_EnableIRQ>:
{
 8004030:	b480      	push	{r7}
 8004032:	b083      	sub	sp, #12
 8004034:	af00      	add	r7, sp, #0
 8004036:	4603      	mov	r3, r0
 8004038:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800403a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800403e:	2b00      	cmp	r3, #0
 8004040:	db0b      	blt.n	800405a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004042:	79fb      	ldrb	r3, [r7, #7]
 8004044:	f003 021f 	and.w	r2, r3, #31
 8004048:	4907      	ldr	r1, [pc, #28]	; (8004068 <__NVIC_EnableIRQ+0x38>)
 800404a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800404e:	095b      	lsrs	r3, r3, #5
 8004050:	2001      	movs	r0, #1
 8004052:	fa00 f202 	lsl.w	r2, r0, r2
 8004056:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800405a:	bf00      	nop
 800405c:	370c      	adds	r7, #12
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr
 8004066:	bf00      	nop
 8004068:	e000e100 	.word	0xe000e100

0800406c <__NVIC_SetPriority>:
{
 800406c:	b480      	push	{r7}
 800406e:	b083      	sub	sp, #12
 8004070:	af00      	add	r7, sp, #0
 8004072:	4603      	mov	r3, r0
 8004074:	6039      	str	r1, [r7, #0]
 8004076:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800407c:	2b00      	cmp	r3, #0
 800407e:	db0a      	blt.n	8004096 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	b2da      	uxtb	r2, r3
 8004084:	490c      	ldr	r1, [pc, #48]	; (80040b8 <__NVIC_SetPriority+0x4c>)
 8004086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800408a:	0112      	lsls	r2, r2, #4
 800408c:	b2d2      	uxtb	r2, r2
 800408e:	440b      	add	r3, r1
 8004090:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004094:	e00a      	b.n	80040ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	b2da      	uxtb	r2, r3
 800409a:	4908      	ldr	r1, [pc, #32]	; (80040bc <__NVIC_SetPriority+0x50>)
 800409c:	79fb      	ldrb	r3, [r7, #7]
 800409e:	f003 030f 	and.w	r3, r3, #15
 80040a2:	3b04      	subs	r3, #4
 80040a4:	0112      	lsls	r2, r2, #4
 80040a6:	b2d2      	uxtb	r2, r2
 80040a8:	440b      	add	r3, r1
 80040aa:	761a      	strb	r2, [r3, #24]
}
 80040ac:	bf00      	nop
 80040ae:	370c      	adds	r7, #12
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr
 80040b8:	e000e100 	.word	0xe000e100
 80040bc:	e000ed00 	.word	0xe000ed00

080040c0 <NVIC_EncodePriority>:
{
 80040c0:	b480      	push	{r7}
 80040c2:	b089      	sub	sp, #36	; 0x24
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	60f8      	str	r0, [r7, #12]
 80040c8:	60b9      	str	r1, [r7, #8]
 80040ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f003 0307 	and.w	r3, r3, #7
 80040d2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	f1c3 0307 	rsb	r3, r3, #7
 80040da:	2b04      	cmp	r3, #4
 80040dc:	bf28      	it	cs
 80040de:	2304      	movcs	r3, #4
 80040e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040e2:	69fb      	ldr	r3, [r7, #28]
 80040e4:	3304      	adds	r3, #4
 80040e6:	2b06      	cmp	r3, #6
 80040e8:	d902      	bls.n	80040f0 <NVIC_EncodePriority+0x30>
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	3b03      	subs	r3, #3
 80040ee:	e000      	b.n	80040f2 <NVIC_EncodePriority+0x32>
 80040f0:	2300      	movs	r3, #0
 80040f2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040f4:	f04f 32ff 	mov.w	r2, #4294967295
 80040f8:	69bb      	ldr	r3, [r7, #24]
 80040fa:	fa02 f303 	lsl.w	r3, r2, r3
 80040fe:	43da      	mvns	r2, r3
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	401a      	ands	r2, r3
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004108:	f04f 31ff 	mov.w	r1, #4294967295
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	fa01 f303 	lsl.w	r3, r1, r3
 8004112:	43d9      	mvns	r1, r3
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004118:	4313      	orrs	r3, r2
}
 800411a:	4618      	mov	r0, r3
 800411c:	3724      	adds	r7, #36	; 0x24
 800411e:	46bd      	mov	sp, r7
 8004120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004124:	4770      	bx	lr
	...

08004128 <SysTick_Config>:
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b082      	sub	sp, #8
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	3b01      	subs	r3, #1
 8004134:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004138:	d301      	bcc.n	800413e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800413a:	2301      	movs	r3, #1
 800413c:	e00f      	b.n	800415e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800413e:	4a0a      	ldr	r2, [pc, #40]	; (8004168 <SysTick_Config+0x40>)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	3b01      	subs	r3, #1
 8004144:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004146:	210f      	movs	r1, #15
 8004148:	f04f 30ff 	mov.w	r0, #4294967295
 800414c:	f7ff ff8e 	bl	800406c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004150:	4b05      	ldr	r3, [pc, #20]	; (8004168 <SysTick_Config+0x40>)
 8004152:	2200      	movs	r2, #0
 8004154:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004156:	4b04      	ldr	r3, [pc, #16]	; (8004168 <SysTick_Config+0x40>)
 8004158:	2207      	movs	r2, #7
 800415a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800415c:	2300      	movs	r3, #0
}
 800415e:	4618      	mov	r0, r3
 8004160:	3708      	adds	r7, #8
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}
 8004166:	bf00      	nop
 8004168:	e000e010 	.word	0xe000e010

0800416c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b082      	sub	sp, #8
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	f7ff ff29 	bl	8003fcc <__NVIC_SetPriorityGrouping>
}
 800417a:	bf00      	nop
 800417c:	3708      	adds	r7, #8
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}

08004182 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004182:	b580      	push	{r7, lr}
 8004184:	b086      	sub	sp, #24
 8004186:	af00      	add	r7, sp, #0
 8004188:	4603      	mov	r3, r0
 800418a:	60b9      	str	r1, [r7, #8]
 800418c:	607a      	str	r2, [r7, #4]
 800418e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004190:	2300      	movs	r3, #0
 8004192:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004194:	f7ff ff3e 	bl	8004014 <__NVIC_GetPriorityGrouping>
 8004198:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	68b9      	ldr	r1, [r7, #8]
 800419e:	6978      	ldr	r0, [r7, #20]
 80041a0:	f7ff ff8e 	bl	80040c0 <NVIC_EncodePriority>
 80041a4:	4602      	mov	r2, r0
 80041a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041aa:	4611      	mov	r1, r2
 80041ac:	4618      	mov	r0, r3
 80041ae:	f7ff ff5d 	bl	800406c <__NVIC_SetPriority>
}
 80041b2:	bf00      	nop
 80041b4:	3718      	adds	r7, #24
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}

080041ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041ba:	b580      	push	{r7, lr}
 80041bc:	b082      	sub	sp, #8
 80041be:	af00      	add	r7, sp, #0
 80041c0:	4603      	mov	r3, r0
 80041c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80041c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041c8:	4618      	mov	r0, r3
 80041ca:	f7ff ff31 	bl	8004030 <__NVIC_EnableIRQ>
}
 80041ce:	bf00      	nop
 80041d0:	3708      	adds	r7, #8
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}

080041d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80041d6:	b580      	push	{r7, lr}
 80041d8:	b082      	sub	sp, #8
 80041da:	af00      	add	r7, sp, #0
 80041dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f7ff ffa2 	bl	8004128 <SysTick_Config>
 80041e4:	4603      	mov	r3, r0
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3708      	adds	r7, #8
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}

080041ee <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80041ee:	b580      	push	{r7, lr}
 80041f0:	b084      	sub	sp, #16
 80041f2:	af00      	add	r7, sp, #0
 80041f4:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80041f6:	2300      	movs	r3, #0
 80041f8:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d101      	bne.n	8004204 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e037      	b.n	8004274 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2202      	movs	r2, #2
 8004208:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800421a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800421e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004228:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004234:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	695b      	ldr	r3, [r3, #20]
 800423a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004240:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	69db      	ldr	r3, [r3, #28]
 8004246:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004248:	68fa      	ldr	r2, [r7, #12]
 800424a:	4313      	orrs	r3, r2
 800424c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	68fa      	ldr	r2, [r7, #12]
 8004254:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 f940 	bl	80044dc <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2201      	movs	r2, #1
 8004266:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8004272:	2300      	movs	r3, #0
}  
 8004274:	4618      	mov	r0, r3
 8004276:	3710      	adds	r7, #16
 8004278:	46bd      	mov	sp, r7
 800427a:	bd80      	pop	{r7, pc}

0800427c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b086      	sub	sp, #24
 8004280:	af00      	add	r7, sp, #0
 8004282:	60f8      	str	r0, [r7, #12]
 8004284:	60b9      	str	r1, [r7, #8]
 8004286:	607a      	str	r2, [r7, #4]
 8004288:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800428a:	2300      	movs	r3, #0
 800428c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004294:	2b01      	cmp	r3, #1
 8004296:	d101      	bne.n	800429c <HAL_DMA_Start_IT+0x20>
 8004298:	2302      	movs	r3, #2
 800429a:	e04a      	b.n	8004332 <HAL_DMA_Start_IT+0xb6>
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d13a      	bne.n	8004324 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2202      	movs	r2, #2
 80042b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2200      	movs	r2, #0
 80042ba:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f022 0201 	bic.w	r2, r2, #1
 80042ca:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	68b9      	ldr	r1, [r7, #8]
 80042d2:	68f8      	ldr	r0, [r7, #12]
 80042d4:	f000 f8d4 	bl	8004480 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d008      	beq.n	80042f2 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f042 020e 	orr.w	r2, r2, #14
 80042ee:	601a      	str	r2, [r3, #0]
 80042f0:	e00f      	b.n	8004312 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f042 020a 	orr.w	r2, r2, #10
 8004300:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f022 0204 	bic.w	r2, r2, #4
 8004310:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f042 0201 	orr.w	r2, r2, #1
 8004320:	601a      	str	r2, [r3, #0]
 8004322:	e005      	b.n	8004330 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2200      	movs	r2, #0
 8004328:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 800432c:	2302      	movs	r3, #2
 800432e:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8004330:	7dfb      	ldrb	r3, [r7, #23]
} 
 8004332:	4618      	mov	r0, r3
 8004334:	3718      	adds	r7, #24
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}

0800433a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800433a:	b580      	push	{r7, lr}
 800433c:	b084      	sub	sp, #16
 800433e:	af00      	add	r7, sp, #0
 8004340:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004356:	2204      	movs	r2, #4
 8004358:	409a      	lsls	r2, r3
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	4013      	ands	r3, r2
 800435e:	2b00      	cmp	r3, #0
 8004360:	d024      	beq.n	80043ac <HAL_DMA_IRQHandler+0x72>
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	f003 0304 	and.w	r3, r3, #4
 8004368:	2b00      	cmp	r3, #0
 800436a:	d01f      	beq.n	80043ac <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 0320 	and.w	r3, r3, #32
 8004376:	2b00      	cmp	r3, #0
 8004378:	d107      	bne.n	800438a <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f022 0204 	bic.w	r2, r2, #4
 8004388:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004392:	2104      	movs	r1, #4
 8004394:	fa01 f202 	lsl.w	r2, r1, r2
 8004398:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d06a      	beq.n	8004478 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80043aa:	e065      	b.n	8004478 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b0:	2202      	movs	r2, #2
 80043b2:	409a      	lsls	r2, r3
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	4013      	ands	r3, r2
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d02c      	beq.n	8004416 <HAL_DMA_IRQHandler+0xdc>
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	f003 0302 	and.w	r3, r3, #2
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d027      	beq.n	8004416 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f003 0320 	and.w	r3, r3, #32
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d10b      	bne.n	80043ec <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f022 020a 	bic.w	r2, r2, #10
 80043e2:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043f4:	2102      	movs	r1, #2
 80043f6:	fa01 f202 	lsl.w	r2, r1, r2
 80043fa:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2200      	movs	r2, #0
 8004400:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004408:	2b00      	cmp	r3, #0
 800440a:	d035      	beq.n	8004478 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004410:	6878      	ldr	r0, [r7, #4]
 8004412:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8004414:	e030      	b.n	8004478 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441a:	2208      	movs	r2, #8
 800441c:	409a      	lsls	r2, r3
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	4013      	ands	r3, r2
 8004422:	2b00      	cmp	r3, #0
 8004424:	d028      	beq.n	8004478 <HAL_DMA_IRQHandler+0x13e>
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	f003 0308 	and.w	r3, r3, #8
 800442c:	2b00      	cmp	r3, #0
 800442e:	d023      	beq.n	8004478 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f022 020e 	bic.w	r2, r2, #14
 800443e:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004448:	2101      	movs	r1, #1
 800444a:	fa01 f202 	lsl.w	r2, r1, r2
 800444e:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2201      	movs	r2, #1
 800445a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800446a:	2b00      	cmp	r3, #0
 800446c:	d004      	beq.n	8004478 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	4798      	blx	r3
    }
  }
}  
 8004476:	e7ff      	b.n	8004478 <HAL_DMA_IRQHandler+0x13e>
 8004478:	bf00      	nop
 800447a:	3710      	adds	r7, #16
 800447c:	46bd      	mov	sp, r7
 800447e:	bd80      	pop	{r7, pc}

08004480 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004480:	b480      	push	{r7}
 8004482:	b085      	sub	sp, #20
 8004484:	af00      	add	r7, sp, #0
 8004486:	60f8      	str	r0, [r7, #12]
 8004488:	60b9      	str	r1, [r7, #8]
 800448a:	607a      	str	r2, [r7, #4]
 800448c:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004496:	2101      	movs	r1, #1
 8004498:	fa01 f202 	lsl.w	r2, r1, r2
 800449c:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	683a      	ldr	r2, [r7, #0]
 80044a4:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	2b10      	cmp	r3, #16
 80044ac:	d108      	bne.n	80044c0 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	687a      	ldr	r2, [r7, #4]
 80044b4:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	68ba      	ldr	r2, [r7, #8]
 80044bc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80044be:	e007      	b.n	80044d0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	68ba      	ldr	r2, [r7, #8]
 80044c6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	687a      	ldr	r2, [r7, #4]
 80044ce:	60da      	str	r2, [r3, #12]
}
 80044d0:	bf00      	nop
 80044d2:	3714      	adds	r7, #20
 80044d4:	46bd      	mov	sp, r7
 80044d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044da:	4770      	bx	lr

080044dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80044dc:	b480      	push	{r7}
 80044de:	b083      	sub	sp, #12
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	461a      	mov	r2, r3
 80044ea:	4b09      	ldr	r3, [pc, #36]	; (8004510 <DMA_CalcBaseAndBitshift+0x34>)
 80044ec:	4413      	add	r3, r2
 80044ee:	4a09      	ldr	r2, [pc, #36]	; (8004514 <DMA_CalcBaseAndBitshift+0x38>)
 80044f0:	fba2 2303 	umull	r2, r3, r2, r3
 80044f4:	091b      	lsrs	r3, r3, #4
 80044f6:	009a      	lsls	r2, r3, #2
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	4a06      	ldr	r2, [pc, #24]	; (8004518 <DMA_CalcBaseAndBitshift+0x3c>)
 8004500:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8004502:	bf00      	nop
 8004504:	370c      	adds	r7, #12
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr
 800450e:	bf00      	nop
 8004510:	bffdfff8 	.word	0xbffdfff8
 8004514:	cccccccd 	.word	0xcccccccd
 8004518:	40020000 	.word	0x40020000

0800451c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800451c:	b480      	push	{r7}
 800451e:	b087      	sub	sp, #28
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
 8004524:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004526:	2300      	movs	r3, #0
 8004528:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800452a:	e14e      	b.n	80047ca <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	2101      	movs	r1, #1
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	fa01 f303 	lsl.w	r3, r1, r3
 8004538:	4013      	ands	r3, r2
 800453a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2b00      	cmp	r3, #0
 8004540:	f000 8140 	beq.w	80047c4 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	f003 0303 	and.w	r3, r3, #3
 800454c:	2b01      	cmp	r3, #1
 800454e:	d005      	beq.n	800455c <HAL_GPIO_Init+0x40>
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	f003 0303 	and.w	r3, r3, #3
 8004558:	2b02      	cmp	r3, #2
 800455a:	d130      	bne.n	80045be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	005b      	lsls	r3, r3, #1
 8004566:	2203      	movs	r2, #3
 8004568:	fa02 f303 	lsl.w	r3, r2, r3
 800456c:	43db      	mvns	r3, r3
 800456e:	693a      	ldr	r2, [r7, #16]
 8004570:	4013      	ands	r3, r2
 8004572:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	68da      	ldr	r2, [r3, #12]
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	005b      	lsls	r3, r3, #1
 800457c:	fa02 f303 	lsl.w	r3, r2, r3
 8004580:	693a      	ldr	r2, [r7, #16]
 8004582:	4313      	orrs	r3, r2
 8004584:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	693a      	ldr	r2, [r7, #16]
 800458a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004592:	2201      	movs	r2, #1
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	fa02 f303 	lsl.w	r3, r2, r3
 800459a:	43db      	mvns	r3, r3
 800459c:	693a      	ldr	r2, [r7, #16]
 800459e:	4013      	ands	r3, r2
 80045a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	091b      	lsrs	r3, r3, #4
 80045a8:	f003 0201 	and.w	r2, r3, #1
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	fa02 f303 	lsl.w	r3, r2, r3
 80045b2:	693a      	ldr	r2, [r7, #16]
 80045b4:	4313      	orrs	r3, r2
 80045b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	693a      	ldr	r2, [r7, #16]
 80045bc:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	f003 0303 	and.w	r3, r3, #3
 80045c6:	2b03      	cmp	r3, #3
 80045c8:	d017      	beq.n	80045fa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	68db      	ldr	r3, [r3, #12]
 80045ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	005b      	lsls	r3, r3, #1
 80045d4:	2203      	movs	r2, #3
 80045d6:	fa02 f303 	lsl.w	r3, r2, r3
 80045da:	43db      	mvns	r3, r3
 80045dc:	693a      	ldr	r2, [r7, #16]
 80045de:	4013      	ands	r3, r2
 80045e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	689a      	ldr	r2, [r3, #8]
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	005b      	lsls	r3, r3, #1
 80045ea:	fa02 f303 	lsl.w	r3, r2, r3
 80045ee:	693a      	ldr	r2, [r7, #16]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	693a      	ldr	r2, [r7, #16]
 80045f8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	f003 0303 	and.w	r3, r3, #3
 8004602:	2b02      	cmp	r3, #2
 8004604:	d123      	bne.n	800464e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	08da      	lsrs	r2, r3, #3
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	3208      	adds	r2, #8
 800460e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004612:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	f003 0307 	and.w	r3, r3, #7
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	220f      	movs	r2, #15
 800461e:	fa02 f303 	lsl.w	r3, r2, r3
 8004622:	43db      	mvns	r3, r3
 8004624:	693a      	ldr	r2, [r7, #16]
 8004626:	4013      	ands	r3, r2
 8004628:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	691a      	ldr	r2, [r3, #16]
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	f003 0307 	and.w	r3, r3, #7
 8004634:	009b      	lsls	r3, r3, #2
 8004636:	fa02 f303 	lsl.w	r3, r2, r3
 800463a:	693a      	ldr	r2, [r7, #16]
 800463c:	4313      	orrs	r3, r2
 800463e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004640:	697b      	ldr	r3, [r7, #20]
 8004642:	08da      	lsrs	r2, r3, #3
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	3208      	adds	r2, #8
 8004648:	6939      	ldr	r1, [r7, #16]
 800464a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	005b      	lsls	r3, r3, #1
 8004658:	2203      	movs	r2, #3
 800465a:	fa02 f303 	lsl.w	r3, r2, r3
 800465e:	43db      	mvns	r3, r3
 8004660:	693a      	ldr	r2, [r7, #16]
 8004662:	4013      	ands	r3, r2
 8004664:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	f003 0203 	and.w	r2, r3, #3
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	005b      	lsls	r3, r3, #1
 8004672:	fa02 f303 	lsl.w	r3, r2, r3
 8004676:	693a      	ldr	r2, [r7, #16]
 8004678:	4313      	orrs	r3, r2
 800467a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	693a      	ldr	r2, [r7, #16]
 8004680:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800468a:	2b00      	cmp	r3, #0
 800468c:	f000 809a 	beq.w	80047c4 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004690:	4b55      	ldr	r3, [pc, #340]	; (80047e8 <HAL_GPIO_Init+0x2cc>)
 8004692:	699b      	ldr	r3, [r3, #24]
 8004694:	4a54      	ldr	r2, [pc, #336]	; (80047e8 <HAL_GPIO_Init+0x2cc>)
 8004696:	f043 0301 	orr.w	r3, r3, #1
 800469a:	6193      	str	r3, [r2, #24]
 800469c:	4b52      	ldr	r3, [pc, #328]	; (80047e8 <HAL_GPIO_Init+0x2cc>)
 800469e:	699b      	ldr	r3, [r3, #24]
 80046a0:	f003 0301 	and.w	r3, r3, #1
 80046a4:	60bb      	str	r3, [r7, #8]
 80046a6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80046a8:	4a50      	ldr	r2, [pc, #320]	; (80047ec <HAL_GPIO_Init+0x2d0>)
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	089b      	lsrs	r3, r3, #2
 80046ae:	3302      	adds	r3, #2
 80046b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	f003 0303 	and.w	r3, r3, #3
 80046bc:	009b      	lsls	r3, r3, #2
 80046be:	220f      	movs	r2, #15
 80046c0:	fa02 f303 	lsl.w	r3, r2, r3
 80046c4:	43db      	mvns	r3, r3
 80046c6:	693a      	ldr	r2, [r7, #16]
 80046c8:	4013      	ands	r3, r2
 80046ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80046d2:	d013      	beq.n	80046fc <HAL_GPIO_Init+0x1e0>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	4a46      	ldr	r2, [pc, #280]	; (80047f0 <HAL_GPIO_Init+0x2d4>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d00d      	beq.n	80046f8 <HAL_GPIO_Init+0x1dc>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4a45      	ldr	r2, [pc, #276]	; (80047f4 <HAL_GPIO_Init+0x2d8>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d007      	beq.n	80046f4 <HAL_GPIO_Init+0x1d8>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	4a44      	ldr	r2, [pc, #272]	; (80047f8 <HAL_GPIO_Init+0x2dc>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d101      	bne.n	80046f0 <HAL_GPIO_Init+0x1d4>
 80046ec:	2303      	movs	r3, #3
 80046ee:	e006      	b.n	80046fe <HAL_GPIO_Init+0x1e2>
 80046f0:	2305      	movs	r3, #5
 80046f2:	e004      	b.n	80046fe <HAL_GPIO_Init+0x1e2>
 80046f4:	2302      	movs	r3, #2
 80046f6:	e002      	b.n	80046fe <HAL_GPIO_Init+0x1e2>
 80046f8:	2301      	movs	r3, #1
 80046fa:	e000      	b.n	80046fe <HAL_GPIO_Init+0x1e2>
 80046fc:	2300      	movs	r3, #0
 80046fe:	697a      	ldr	r2, [r7, #20]
 8004700:	f002 0203 	and.w	r2, r2, #3
 8004704:	0092      	lsls	r2, r2, #2
 8004706:	4093      	lsls	r3, r2
 8004708:	693a      	ldr	r2, [r7, #16]
 800470a:	4313      	orrs	r3, r2
 800470c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800470e:	4937      	ldr	r1, [pc, #220]	; (80047ec <HAL_GPIO_Init+0x2d0>)
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	089b      	lsrs	r3, r3, #2
 8004714:	3302      	adds	r3, #2
 8004716:	693a      	ldr	r2, [r7, #16]
 8004718:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800471c:	4b37      	ldr	r3, [pc, #220]	; (80047fc <HAL_GPIO_Init+0x2e0>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	43db      	mvns	r3, r3
 8004726:	693a      	ldr	r2, [r7, #16]
 8004728:	4013      	ands	r3, r2
 800472a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004734:	2b00      	cmp	r3, #0
 8004736:	d003      	beq.n	8004740 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8004738:	693a      	ldr	r2, [r7, #16]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	4313      	orrs	r3, r2
 800473e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004740:	4a2e      	ldr	r2, [pc, #184]	; (80047fc <HAL_GPIO_Init+0x2e0>)
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004746:	4b2d      	ldr	r3, [pc, #180]	; (80047fc <HAL_GPIO_Init+0x2e0>)
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	43db      	mvns	r3, r3
 8004750:	693a      	ldr	r2, [r7, #16]
 8004752:	4013      	ands	r3, r2
 8004754:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800475e:	2b00      	cmp	r3, #0
 8004760:	d003      	beq.n	800476a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8004762:	693a      	ldr	r2, [r7, #16]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	4313      	orrs	r3, r2
 8004768:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800476a:	4a24      	ldr	r2, [pc, #144]	; (80047fc <HAL_GPIO_Init+0x2e0>)
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004770:	4b22      	ldr	r3, [pc, #136]	; (80047fc <HAL_GPIO_Init+0x2e0>)
 8004772:	689b      	ldr	r3, [r3, #8]
 8004774:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	43db      	mvns	r3, r3
 800477a:	693a      	ldr	r2, [r7, #16]
 800477c:	4013      	ands	r3, r2
 800477e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004788:	2b00      	cmp	r3, #0
 800478a:	d003      	beq.n	8004794 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 800478c:	693a      	ldr	r2, [r7, #16]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	4313      	orrs	r3, r2
 8004792:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004794:	4a19      	ldr	r2, [pc, #100]	; (80047fc <HAL_GPIO_Init+0x2e0>)
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800479a:	4b18      	ldr	r3, [pc, #96]	; (80047fc <HAL_GPIO_Init+0x2e0>)
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	43db      	mvns	r3, r3
 80047a4:	693a      	ldr	r2, [r7, #16]
 80047a6:	4013      	ands	r3, r2
 80047a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d003      	beq.n	80047be <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80047b6:	693a      	ldr	r2, [r7, #16]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80047be:	4a0f      	ldr	r2, [pc, #60]	; (80047fc <HAL_GPIO_Init+0x2e0>)
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	3301      	adds	r3, #1
 80047c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	fa22 f303 	lsr.w	r3, r2, r3
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	f47f aea9 	bne.w	800452c <HAL_GPIO_Init+0x10>
  }
}
 80047da:	bf00      	nop
 80047dc:	bf00      	nop
 80047de:	371c      	adds	r7, #28
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr
 80047e8:	40021000 	.word	0x40021000
 80047ec:	40010000 	.word	0x40010000
 80047f0:	48000400 	.word	0x48000400
 80047f4:	48000800 	.word	0x48000800
 80047f8:	48000c00 	.word	0x48000c00
 80047fc:	40010400 	.word	0x40010400

08004800 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004800:	b480      	push	{r7}
 8004802:	b083      	sub	sp, #12
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
 8004808:	460b      	mov	r3, r1
 800480a:	807b      	strh	r3, [r7, #2]
 800480c:	4613      	mov	r3, r2
 800480e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004810:	787b      	ldrb	r3, [r7, #1]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d003      	beq.n	800481e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004816:	887a      	ldrh	r2, [r7, #2]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800481c:	e002      	b.n	8004824 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800481e:	887a      	ldrh	r2, [r7, #2]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004824:	bf00      	nop
 8004826:	370c      	adds	r7, #12
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr

08004830 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004830:	b480      	push	{r7}
 8004832:	b085      	sub	sp, #20
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	460b      	mov	r3, r1
 800483a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	695b      	ldr	r3, [r3, #20]
 8004840:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004842:	887a      	ldrh	r2, [r7, #2]
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	4013      	ands	r3, r2
 8004848:	041a      	lsls	r2, r3, #16
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	43d9      	mvns	r1, r3
 800484e:	887b      	ldrh	r3, [r7, #2]
 8004850:	400b      	ands	r3, r1
 8004852:	431a      	orrs	r2, r3
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	619a      	str	r2, [r3, #24]
}
 8004858:	bf00      	nop
 800485a:	3714      	adds	r7, #20
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr

08004864 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b082      	sub	sp, #8
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d101      	bne.n	8004876 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	e081      	b.n	800497a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800487c:	b2db      	uxtb	r3, r3
 800487e:	2b00      	cmp	r3, #0
 8004880:	d106      	bne.n	8004890 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2200      	movs	r2, #0
 8004886:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f7fd f8d8 	bl	8001a40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2224      	movs	r2, #36	; 0x24
 8004894:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f022 0201 	bic.w	r2, r2, #1
 80048a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	685a      	ldr	r2, [r3, #4]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80048b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	689a      	ldr	r2, [r3, #8]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80048c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	68db      	ldr	r3, [r3, #12]
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d107      	bne.n	80048de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	689a      	ldr	r2, [r3, #8]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80048da:	609a      	str	r2, [r3, #8]
 80048dc:	e006      	b.n	80048ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	689a      	ldr	r2, [r3, #8]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80048ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	2b02      	cmp	r3, #2
 80048f2:	d104      	bne.n	80048fe <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80048fc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	687a      	ldr	r2, [r7, #4]
 8004906:	6812      	ldr	r2, [r2, #0]
 8004908:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800490c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004910:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	68da      	ldr	r2, [r3, #12]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004920:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	691a      	ldr	r2, [r3, #16]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	695b      	ldr	r3, [r3, #20]
 800492a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	699b      	ldr	r3, [r3, #24]
 8004932:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	430a      	orrs	r2, r1
 800493a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	69d9      	ldr	r1, [r3, #28]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6a1a      	ldr	r2, [r3, #32]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	430a      	orrs	r2, r1
 800494a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f042 0201 	orr.w	r2, r2, #1
 800495a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2200      	movs	r2, #0
 8004960:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2220      	movs	r2, #32
 8004966:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2200      	movs	r2, #0
 800496e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004978:	2300      	movs	r3, #0
}
 800497a:	4618      	mov	r0, r3
 800497c:	3708      	adds	r7, #8
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}

08004982 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004982:	b480      	push	{r7}
 8004984:	b083      	sub	sp, #12
 8004986:	af00      	add	r7, sp, #0
 8004988:	6078      	str	r0, [r7, #4]
 800498a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004992:	b2db      	uxtb	r3, r3
 8004994:	2b20      	cmp	r3, #32
 8004996:	d138      	bne.n	8004a0a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800499e:	2b01      	cmp	r3, #1
 80049a0:	d101      	bne.n	80049a6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80049a2:	2302      	movs	r3, #2
 80049a4:	e032      	b.n	8004a0c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2201      	movs	r2, #1
 80049aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2224      	movs	r2, #36	; 0x24
 80049b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f022 0201 	bic.w	r2, r2, #1
 80049c4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80049d4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	6819      	ldr	r1, [r3, #0]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	683a      	ldr	r2, [r7, #0]
 80049e2:	430a      	orrs	r2, r1
 80049e4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f042 0201 	orr.w	r2, r2, #1
 80049f4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2220      	movs	r2, #32
 80049fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004a06:	2300      	movs	r3, #0
 8004a08:	e000      	b.n	8004a0c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004a0a:	2302      	movs	r3, #2
  }
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	370c      	adds	r7, #12
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr

08004a18 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b085      	sub	sp, #20
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a28:	b2db      	uxtb	r3, r3
 8004a2a:	2b20      	cmp	r3, #32
 8004a2c:	d139      	bne.n	8004aa2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a34:	2b01      	cmp	r3, #1
 8004a36:	d101      	bne.n	8004a3c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004a38:	2302      	movs	r3, #2
 8004a3a:	e033      	b.n	8004aa4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2224      	movs	r2, #36	; 0x24
 8004a48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f022 0201 	bic.w	r2, r2, #1
 8004a5a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004a6a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	021b      	lsls	r3, r3, #8
 8004a70:	68fa      	ldr	r2, [r7, #12]
 8004a72:	4313      	orrs	r3, r2
 8004a74:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	68fa      	ldr	r2, [r7, #12]
 8004a7c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f042 0201 	orr.w	r2, r2, #1
 8004a8c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2220      	movs	r2, #32
 8004a92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	e000      	b.n	8004aa4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004aa2:	2302      	movs	r3, #2
  }
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	3714      	adds	r7, #20
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr

08004ab0 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b084      	sub	sp, #16
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d101      	bne.n	8004ac2 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e041      	b.n	8004b46 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8004aca:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f245 5255 	movw	r2, #21845	; 0x5555
 8004ad4:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	687a      	ldr	r2, [r7, #4]
 8004adc:	6852      	ldr	r2, [r2, #4]
 8004ade:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	687a      	ldr	r2, [r7, #4]
 8004ae6:	6892      	ldr	r2, [r2, #8]
 8004ae8:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8004aea:	f7fd fe75 	bl	80027d8 <HAL_GetTick>
 8004aee:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004af0:	e00f      	b.n	8004b12 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8004af2:	f7fd fe71 	bl	80027d8 <HAL_GetTick>
 8004af6:	4602      	mov	r2, r0
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	1ad3      	subs	r3, r2, r3
 8004afc:	2b27      	cmp	r3, #39	; 0x27
 8004afe:	d908      	bls.n	8004b12 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	68db      	ldr	r3, [r3, #12]
 8004b06:	f003 0307 	and.w	r3, r3, #7
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d001      	beq.n	8004b12 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8004b0e:	2303      	movs	r3, #3
 8004b10:	e019      	b.n	8004b46 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	f003 0307 	and.w	r3, r3, #7
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d1e8      	bne.n	8004af2 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	691a      	ldr	r2, [r3, #16]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	d005      	beq.n	8004b3a <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	687a      	ldr	r2, [r7, #4]
 8004b34:	68d2      	ldr	r2, [r2, #12]
 8004b36:	611a      	str	r2, [r3, #16]
 8004b38:	e004      	b.n	8004b44 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8004b42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b44:	2300      	movs	r3, #0
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3710      	adds	r7, #16
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}

08004b4e <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8004b4e:	b480      	push	{r7}
 8004b50:	b083      	sub	sp, #12
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8004b5e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004b60:	2300      	movs	r3, #0
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	370c      	adds	r7, #12
 8004b66:	46bd      	mov	sp, r7
 8004b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6c:	4770      	bx	lr
	...

08004b70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b7c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b80:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b86:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d102      	bne.n	8004b96 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	f001 b823 	b.w	8005bdc <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b9a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0301 	and.w	r3, r3, #1
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	f000 817d 	beq.w	8004ea6 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004bac:	4bbc      	ldr	r3, [pc, #752]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	f003 030c 	and.w	r3, r3, #12
 8004bb4:	2b04      	cmp	r3, #4
 8004bb6:	d00c      	beq.n	8004bd2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004bb8:	4bb9      	ldr	r3, [pc, #740]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	f003 030c 	and.w	r3, r3, #12
 8004bc0:	2b08      	cmp	r3, #8
 8004bc2:	d15c      	bne.n	8004c7e <HAL_RCC_OscConfig+0x10e>
 8004bc4:	4bb6      	ldr	r3, [pc, #728]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bd0:	d155      	bne.n	8004c7e <HAL_RCC_OscConfig+0x10e>
 8004bd2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004bd6:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bda:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8004bde:	fa93 f3a3 	rbit	r3, r3
 8004be2:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004be6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bea:	fab3 f383 	clz	r3, r3
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	095b      	lsrs	r3, r3, #5
 8004bf2:	b2db      	uxtb	r3, r3
 8004bf4:	f043 0301 	orr.w	r3, r3, #1
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d102      	bne.n	8004c04 <HAL_RCC_OscConfig+0x94>
 8004bfe:	4ba8      	ldr	r3, [pc, #672]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	e015      	b.n	8004c30 <HAL_RCC_OscConfig+0xc0>
 8004c04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c08:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c0c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004c10:	fa93 f3a3 	rbit	r3, r3
 8004c14:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004c18:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c1c:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004c20:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8004c24:	fa93 f3a3 	rbit	r3, r3
 8004c28:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8004c2c:	4b9c      	ldr	r3, [pc, #624]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c30:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004c34:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8004c38:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004c3c:	fa92 f2a2 	rbit	r2, r2
 8004c40:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8004c44:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8004c48:	fab2 f282 	clz	r2, r2
 8004c4c:	b2d2      	uxtb	r2, r2
 8004c4e:	f042 0220 	orr.w	r2, r2, #32
 8004c52:	b2d2      	uxtb	r2, r2
 8004c54:	f002 021f 	and.w	r2, r2, #31
 8004c58:	2101      	movs	r1, #1
 8004c5a:	fa01 f202 	lsl.w	r2, r1, r2
 8004c5e:	4013      	ands	r3, r2
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	f000 811f 	beq.w	8004ea4 <HAL_RCC_OscConfig+0x334>
 8004c66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c6a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	f040 8116 	bne.w	8004ea4 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	f000 bfaf 	b.w	8005bdc <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c82:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c8e:	d106      	bne.n	8004c9e <HAL_RCC_OscConfig+0x12e>
 8004c90:	4b83      	ldr	r3, [pc, #524]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a82      	ldr	r2, [pc, #520]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004c96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c9a:	6013      	str	r3, [r2, #0]
 8004c9c:	e036      	b.n	8004d0c <HAL_RCC_OscConfig+0x19c>
 8004c9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ca2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d10c      	bne.n	8004cc8 <HAL_RCC_OscConfig+0x158>
 8004cae:	4b7c      	ldr	r3, [pc, #496]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a7b      	ldr	r2, [pc, #492]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004cb4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cb8:	6013      	str	r3, [r2, #0]
 8004cba:	4b79      	ldr	r3, [pc, #484]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a78      	ldr	r2, [pc, #480]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004cc0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cc4:	6013      	str	r3, [r2, #0]
 8004cc6:	e021      	b.n	8004d0c <HAL_RCC_OscConfig+0x19c>
 8004cc8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ccc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004cd8:	d10c      	bne.n	8004cf4 <HAL_RCC_OscConfig+0x184>
 8004cda:	4b71      	ldr	r3, [pc, #452]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a70      	ldr	r2, [pc, #448]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004ce0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ce4:	6013      	str	r3, [r2, #0]
 8004ce6:	4b6e      	ldr	r3, [pc, #440]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a6d      	ldr	r2, [pc, #436]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004cec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cf0:	6013      	str	r3, [r2, #0]
 8004cf2:	e00b      	b.n	8004d0c <HAL_RCC_OscConfig+0x19c>
 8004cf4:	4b6a      	ldr	r3, [pc, #424]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a69      	ldr	r2, [pc, #420]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004cfa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cfe:	6013      	str	r3, [r2, #0]
 8004d00:	4b67      	ldr	r3, [pc, #412]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a66      	ldr	r2, [pc, #408]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004d06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d0a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004d0c:	4b64      	ldr	r3, [pc, #400]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d10:	f023 020f 	bic.w	r2, r3, #15
 8004d14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d18:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	495f      	ldr	r1, [pc, #380]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004d22:	4313      	orrs	r3, r2
 8004d24:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d2a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d059      	beq.n	8004dea <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d36:	f7fd fd4f 	bl	80027d8 <HAL_GetTick>
 8004d3a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d3e:	e00a      	b.n	8004d56 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d40:	f7fd fd4a 	bl	80027d8 <HAL_GetTick>
 8004d44:	4602      	mov	r2, r0
 8004d46:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004d4a:	1ad3      	subs	r3, r2, r3
 8004d4c:	2b64      	cmp	r3, #100	; 0x64
 8004d4e:	d902      	bls.n	8004d56 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8004d50:	2303      	movs	r3, #3
 8004d52:	f000 bf43 	b.w	8005bdc <HAL_RCC_OscConfig+0x106c>
 8004d56:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d5a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d5e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004d62:	fa93 f3a3 	rbit	r3, r3
 8004d66:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8004d6a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d6e:	fab3 f383 	clz	r3, r3
 8004d72:	b2db      	uxtb	r3, r3
 8004d74:	095b      	lsrs	r3, r3, #5
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	f043 0301 	orr.w	r3, r3, #1
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d102      	bne.n	8004d88 <HAL_RCC_OscConfig+0x218>
 8004d82:	4b47      	ldr	r3, [pc, #284]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	e015      	b.n	8004db4 <HAL_RCC_OscConfig+0x244>
 8004d88:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d8c:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d90:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004d94:	fa93 f3a3 	rbit	r3, r3
 8004d98:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004d9c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004da0:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004da4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004da8:	fa93 f3a3 	rbit	r3, r3
 8004dac:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004db0:	4b3b      	ldr	r3, [pc, #236]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004db8:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004dbc:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004dc0:	fa92 f2a2 	rbit	r2, r2
 8004dc4:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8004dc8:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004dcc:	fab2 f282 	clz	r2, r2
 8004dd0:	b2d2      	uxtb	r2, r2
 8004dd2:	f042 0220 	orr.w	r2, r2, #32
 8004dd6:	b2d2      	uxtb	r2, r2
 8004dd8:	f002 021f 	and.w	r2, r2, #31
 8004ddc:	2101      	movs	r1, #1
 8004dde:	fa01 f202 	lsl.w	r2, r1, r2
 8004de2:	4013      	ands	r3, r2
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d0ab      	beq.n	8004d40 <HAL_RCC_OscConfig+0x1d0>
 8004de8:	e05d      	b.n	8004ea6 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dea:	f7fd fcf5 	bl	80027d8 <HAL_GetTick>
 8004dee:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004df2:	e00a      	b.n	8004e0a <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004df4:	f7fd fcf0 	bl	80027d8 <HAL_GetTick>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004dfe:	1ad3      	subs	r3, r2, r3
 8004e00:	2b64      	cmp	r3, #100	; 0x64
 8004e02:	d902      	bls.n	8004e0a <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8004e04:	2303      	movs	r3, #3
 8004e06:	f000 bee9 	b.w	8005bdc <HAL_RCC_OscConfig+0x106c>
 8004e0a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004e0e:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e12:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004e16:	fa93 f3a3 	rbit	r3, r3
 8004e1a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8004e1e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e22:	fab3 f383 	clz	r3, r3
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	095b      	lsrs	r3, r3, #5
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	f043 0301 	orr.w	r3, r3, #1
 8004e30:	b2db      	uxtb	r3, r3
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d102      	bne.n	8004e3c <HAL_RCC_OscConfig+0x2cc>
 8004e36:	4b1a      	ldr	r3, [pc, #104]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	e015      	b.n	8004e68 <HAL_RCC_OscConfig+0x2f8>
 8004e3c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004e40:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e44:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004e48:	fa93 f3a3 	rbit	r3, r3
 8004e4c:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004e50:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004e54:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004e58:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8004e5c:	fa93 f3a3 	rbit	r3, r3
 8004e60:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8004e64:	4b0e      	ldr	r3, [pc, #56]	; (8004ea0 <HAL_RCC_OscConfig+0x330>)
 8004e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e68:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004e6c:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8004e70:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004e74:	fa92 f2a2 	rbit	r2, r2
 8004e78:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8004e7c:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8004e80:	fab2 f282 	clz	r2, r2
 8004e84:	b2d2      	uxtb	r2, r2
 8004e86:	f042 0220 	orr.w	r2, r2, #32
 8004e8a:	b2d2      	uxtb	r2, r2
 8004e8c:	f002 021f 	and.w	r2, r2, #31
 8004e90:	2101      	movs	r1, #1
 8004e92:	fa01 f202 	lsl.w	r2, r1, r2
 8004e96:	4013      	ands	r3, r2
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d1ab      	bne.n	8004df4 <HAL_RCC_OscConfig+0x284>
 8004e9c:	e003      	b.n	8004ea6 <HAL_RCC_OscConfig+0x336>
 8004e9e:	bf00      	nop
 8004ea0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ea4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ea6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004eaa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f003 0302 	and.w	r3, r3, #2
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	f000 817d 	beq.w	80051b6 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004ebc:	4ba6      	ldr	r3, [pc, #664]	; (8005158 <HAL_RCC_OscConfig+0x5e8>)
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	f003 030c 	and.w	r3, r3, #12
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d00b      	beq.n	8004ee0 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004ec8:	4ba3      	ldr	r3, [pc, #652]	; (8005158 <HAL_RCC_OscConfig+0x5e8>)
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	f003 030c 	and.w	r3, r3, #12
 8004ed0:	2b08      	cmp	r3, #8
 8004ed2:	d172      	bne.n	8004fba <HAL_RCC_OscConfig+0x44a>
 8004ed4:	4ba0      	ldr	r3, [pc, #640]	; (8005158 <HAL_RCC_OscConfig+0x5e8>)
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d16c      	bne.n	8004fba <HAL_RCC_OscConfig+0x44a>
 8004ee0:	2302      	movs	r3, #2
 8004ee2:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ee6:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004eea:	fa93 f3a3 	rbit	r3, r3
 8004eee:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8004ef2:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ef6:	fab3 f383 	clz	r3, r3
 8004efa:	b2db      	uxtb	r3, r3
 8004efc:	095b      	lsrs	r3, r3, #5
 8004efe:	b2db      	uxtb	r3, r3
 8004f00:	f043 0301 	orr.w	r3, r3, #1
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d102      	bne.n	8004f10 <HAL_RCC_OscConfig+0x3a0>
 8004f0a:	4b93      	ldr	r3, [pc, #588]	; (8005158 <HAL_RCC_OscConfig+0x5e8>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	e013      	b.n	8004f38 <HAL_RCC_OscConfig+0x3c8>
 8004f10:	2302      	movs	r3, #2
 8004f12:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f16:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004f1a:	fa93 f3a3 	rbit	r3, r3
 8004f1e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004f22:	2302      	movs	r3, #2
 8004f24:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004f28:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004f2c:	fa93 f3a3 	rbit	r3, r3
 8004f30:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8004f34:	4b88      	ldr	r3, [pc, #544]	; (8005158 <HAL_RCC_OscConfig+0x5e8>)
 8004f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f38:	2202      	movs	r2, #2
 8004f3a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8004f3e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004f42:	fa92 f2a2 	rbit	r2, r2
 8004f46:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8004f4a:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8004f4e:	fab2 f282 	clz	r2, r2
 8004f52:	b2d2      	uxtb	r2, r2
 8004f54:	f042 0220 	orr.w	r2, r2, #32
 8004f58:	b2d2      	uxtb	r2, r2
 8004f5a:	f002 021f 	and.w	r2, r2, #31
 8004f5e:	2101      	movs	r1, #1
 8004f60:	fa01 f202 	lsl.w	r2, r1, r2
 8004f64:	4013      	ands	r3, r2
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d00a      	beq.n	8004f80 <HAL_RCC_OscConfig+0x410>
 8004f6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f6e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	691b      	ldr	r3, [r3, #16]
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	d002      	beq.n	8004f80 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	f000 be2e 	b.w	8005bdc <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f80:	4b75      	ldr	r3, [pc, #468]	; (8005158 <HAL_RCC_OscConfig+0x5e8>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004f88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f8c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	695b      	ldr	r3, [r3, #20]
 8004f94:	21f8      	movs	r1, #248	; 0xf8
 8004f96:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f9a:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004f9e:	fa91 f1a1 	rbit	r1, r1
 8004fa2:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004fa6:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8004faa:	fab1 f181 	clz	r1, r1
 8004fae:	b2c9      	uxtb	r1, r1
 8004fb0:	408b      	lsls	r3, r1
 8004fb2:	4969      	ldr	r1, [pc, #420]	; (8005158 <HAL_RCC_OscConfig+0x5e8>)
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004fb8:	e0fd      	b.n	80051b6 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004fba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fbe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	691b      	ldr	r3, [r3, #16]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	f000 8088 	beq.w	80050dc <HAL_RCC_OscConfig+0x56c>
 8004fcc:	2301      	movs	r3, #1
 8004fce:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fd2:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8004fd6:	fa93 f3a3 	rbit	r3, r3
 8004fda:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8004fde:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004fe2:	fab3 f383 	clz	r3, r3
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004fec:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004ff0:	009b      	lsls	r3, r3, #2
 8004ff2:	461a      	mov	r2, r3
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ff8:	f7fd fbee 	bl	80027d8 <HAL_GetTick>
 8004ffc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005000:	e00a      	b.n	8005018 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005002:	f7fd fbe9 	bl	80027d8 <HAL_GetTick>
 8005006:	4602      	mov	r2, r0
 8005008:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800500c:	1ad3      	subs	r3, r2, r3
 800500e:	2b02      	cmp	r3, #2
 8005010:	d902      	bls.n	8005018 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8005012:	2303      	movs	r3, #3
 8005014:	f000 bde2 	b.w	8005bdc <HAL_RCC_OscConfig+0x106c>
 8005018:	2302      	movs	r3, #2
 800501a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800501e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8005022:	fa93 f3a3 	rbit	r3, r3
 8005026:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800502a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800502e:	fab3 f383 	clz	r3, r3
 8005032:	b2db      	uxtb	r3, r3
 8005034:	095b      	lsrs	r3, r3, #5
 8005036:	b2db      	uxtb	r3, r3
 8005038:	f043 0301 	orr.w	r3, r3, #1
 800503c:	b2db      	uxtb	r3, r3
 800503e:	2b01      	cmp	r3, #1
 8005040:	d102      	bne.n	8005048 <HAL_RCC_OscConfig+0x4d8>
 8005042:	4b45      	ldr	r3, [pc, #276]	; (8005158 <HAL_RCC_OscConfig+0x5e8>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	e013      	b.n	8005070 <HAL_RCC_OscConfig+0x500>
 8005048:	2302      	movs	r3, #2
 800504a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800504e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8005052:	fa93 f3a3 	rbit	r3, r3
 8005056:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800505a:	2302      	movs	r3, #2
 800505c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8005060:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8005064:	fa93 f3a3 	rbit	r3, r3
 8005068:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800506c:	4b3a      	ldr	r3, [pc, #232]	; (8005158 <HAL_RCC_OscConfig+0x5e8>)
 800506e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005070:	2202      	movs	r2, #2
 8005072:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8005076:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800507a:	fa92 f2a2 	rbit	r2, r2
 800507e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8005082:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8005086:	fab2 f282 	clz	r2, r2
 800508a:	b2d2      	uxtb	r2, r2
 800508c:	f042 0220 	orr.w	r2, r2, #32
 8005090:	b2d2      	uxtb	r2, r2
 8005092:	f002 021f 	and.w	r2, r2, #31
 8005096:	2101      	movs	r1, #1
 8005098:	fa01 f202 	lsl.w	r2, r1, r2
 800509c:	4013      	ands	r3, r2
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d0af      	beq.n	8005002 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050a2:	4b2d      	ldr	r3, [pc, #180]	; (8005158 <HAL_RCC_OscConfig+0x5e8>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80050aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	695b      	ldr	r3, [r3, #20]
 80050b6:	21f8      	movs	r1, #248	; 0xf8
 80050b8:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050bc:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80050c0:	fa91 f1a1 	rbit	r1, r1
 80050c4:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80050c8:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80050cc:	fab1 f181 	clz	r1, r1
 80050d0:	b2c9      	uxtb	r1, r1
 80050d2:	408b      	lsls	r3, r1
 80050d4:	4920      	ldr	r1, [pc, #128]	; (8005158 <HAL_RCC_OscConfig+0x5e8>)
 80050d6:	4313      	orrs	r3, r2
 80050d8:	600b      	str	r3, [r1, #0]
 80050da:	e06c      	b.n	80051b6 <HAL_RCC_OscConfig+0x646>
 80050dc:	2301      	movs	r3, #1
 80050de:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050e2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80050e6:	fa93 f3a3 	rbit	r3, r3
 80050ea:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80050ee:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050f2:	fab3 f383 	clz	r3, r3
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80050fc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005100:	009b      	lsls	r3, r3, #2
 8005102:	461a      	mov	r2, r3
 8005104:	2300      	movs	r3, #0
 8005106:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005108:	f7fd fb66 	bl	80027d8 <HAL_GetTick>
 800510c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005110:	e00a      	b.n	8005128 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005112:	f7fd fb61 	bl	80027d8 <HAL_GetTick>
 8005116:	4602      	mov	r2, r0
 8005118:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	2b02      	cmp	r3, #2
 8005120:	d902      	bls.n	8005128 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8005122:	2303      	movs	r3, #3
 8005124:	f000 bd5a 	b.w	8005bdc <HAL_RCC_OscConfig+0x106c>
 8005128:	2302      	movs	r3, #2
 800512a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800512e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8005132:	fa93 f3a3 	rbit	r3, r3
 8005136:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800513a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800513e:	fab3 f383 	clz	r3, r3
 8005142:	b2db      	uxtb	r3, r3
 8005144:	095b      	lsrs	r3, r3, #5
 8005146:	b2db      	uxtb	r3, r3
 8005148:	f043 0301 	orr.w	r3, r3, #1
 800514c:	b2db      	uxtb	r3, r3
 800514e:	2b01      	cmp	r3, #1
 8005150:	d104      	bne.n	800515c <HAL_RCC_OscConfig+0x5ec>
 8005152:	4b01      	ldr	r3, [pc, #4]	; (8005158 <HAL_RCC_OscConfig+0x5e8>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	e015      	b.n	8005184 <HAL_RCC_OscConfig+0x614>
 8005158:	40021000 	.word	0x40021000
 800515c:	2302      	movs	r3, #2
 800515e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005162:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005166:	fa93 f3a3 	rbit	r3, r3
 800516a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800516e:	2302      	movs	r3, #2
 8005170:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005174:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005178:	fa93 f3a3 	rbit	r3, r3
 800517c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005180:	4bc8      	ldr	r3, [pc, #800]	; (80054a4 <HAL_RCC_OscConfig+0x934>)
 8005182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005184:	2202      	movs	r2, #2
 8005186:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800518a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800518e:	fa92 f2a2 	rbit	r2, r2
 8005192:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8005196:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800519a:	fab2 f282 	clz	r2, r2
 800519e:	b2d2      	uxtb	r2, r2
 80051a0:	f042 0220 	orr.w	r2, r2, #32
 80051a4:	b2d2      	uxtb	r2, r2
 80051a6:	f002 021f 	and.w	r2, r2, #31
 80051aa:	2101      	movs	r1, #1
 80051ac:	fa01 f202 	lsl.w	r2, r1, r2
 80051b0:	4013      	ands	r3, r2
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d1ad      	bne.n	8005112 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051ba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 0308 	and.w	r3, r3, #8
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	f000 8110 	beq.w	80053ec <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80051cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051d0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	699b      	ldr	r3, [r3, #24]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d079      	beq.n	80052d0 <HAL_RCC_OscConfig+0x760>
 80051dc:	2301      	movs	r3, #1
 80051de:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051e2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80051e6:	fa93 f3a3 	rbit	r3, r3
 80051ea:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80051ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051f2:	fab3 f383 	clz	r3, r3
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	461a      	mov	r2, r3
 80051fa:	4bab      	ldr	r3, [pc, #684]	; (80054a8 <HAL_RCC_OscConfig+0x938>)
 80051fc:	4413      	add	r3, r2
 80051fe:	009b      	lsls	r3, r3, #2
 8005200:	461a      	mov	r2, r3
 8005202:	2301      	movs	r3, #1
 8005204:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005206:	f7fd fae7 	bl	80027d8 <HAL_GetTick>
 800520a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800520e:	e00a      	b.n	8005226 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005210:	f7fd fae2 	bl	80027d8 <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800521a:	1ad3      	subs	r3, r2, r3
 800521c:	2b02      	cmp	r3, #2
 800521e:	d902      	bls.n	8005226 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8005220:	2303      	movs	r3, #3
 8005222:	f000 bcdb 	b.w	8005bdc <HAL_RCC_OscConfig+0x106c>
 8005226:	2302      	movs	r3, #2
 8005228:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800522c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005230:	fa93 f3a3 	rbit	r3, r3
 8005234:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005238:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800523c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005240:	2202      	movs	r2, #2
 8005242:	601a      	str	r2, [r3, #0]
 8005244:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005248:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	fa93 f2a3 	rbit	r2, r3
 8005252:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005256:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800525a:	601a      	str	r2, [r3, #0]
 800525c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005260:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005264:	2202      	movs	r2, #2
 8005266:	601a      	str	r2, [r3, #0]
 8005268:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800526c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	fa93 f2a3 	rbit	r2, r3
 8005276:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800527a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800527e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005280:	4b88      	ldr	r3, [pc, #544]	; (80054a4 <HAL_RCC_OscConfig+0x934>)
 8005282:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005284:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005288:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800528c:	2102      	movs	r1, #2
 800528e:	6019      	str	r1, [r3, #0]
 8005290:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005294:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	fa93 f1a3 	rbit	r1, r3
 800529e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052a2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80052a6:	6019      	str	r1, [r3, #0]
  return result;
 80052a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052ac:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	fab3 f383 	clz	r3, r3
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80052bc:	b2db      	uxtb	r3, r3
 80052be:	f003 031f 	and.w	r3, r3, #31
 80052c2:	2101      	movs	r1, #1
 80052c4:	fa01 f303 	lsl.w	r3, r1, r3
 80052c8:	4013      	ands	r3, r2
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d0a0      	beq.n	8005210 <HAL_RCC_OscConfig+0x6a0>
 80052ce:	e08d      	b.n	80053ec <HAL_RCC_OscConfig+0x87c>
 80052d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052d4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80052d8:	2201      	movs	r2, #1
 80052da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052e0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	fa93 f2a3 	rbit	r2, r3
 80052ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052ee:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80052f2:	601a      	str	r2, [r3, #0]
  return result;
 80052f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052f8:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80052fc:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80052fe:	fab3 f383 	clz	r3, r3
 8005302:	b2db      	uxtb	r3, r3
 8005304:	461a      	mov	r2, r3
 8005306:	4b68      	ldr	r3, [pc, #416]	; (80054a8 <HAL_RCC_OscConfig+0x938>)
 8005308:	4413      	add	r3, r2
 800530a:	009b      	lsls	r3, r3, #2
 800530c:	461a      	mov	r2, r3
 800530e:	2300      	movs	r3, #0
 8005310:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005312:	f7fd fa61 	bl	80027d8 <HAL_GetTick>
 8005316:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800531a:	e00a      	b.n	8005332 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800531c:	f7fd fa5c 	bl	80027d8 <HAL_GetTick>
 8005320:	4602      	mov	r2, r0
 8005322:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005326:	1ad3      	subs	r3, r2, r3
 8005328:	2b02      	cmp	r3, #2
 800532a:	d902      	bls.n	8005332 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	f000 bc55 	b.w	8005bdc <HAL_RCC_OscConfig+0x106c>
 8005332:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005336:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800533a:	2202      	movs	r2, #2
 800533c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800533e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005342:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	fa93 f2a3 	rbit	r2, r3
 800534c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005350:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8005354:	601a      	str	r2, [r3, #0]
 8005356:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800535a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800535e:	2202      	movs	r2, #2
 8005360:	601a      	str	r2, [r3, #0]
 8005362:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005366:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	fa93 f2a3 	rbit	r2, r3
 8005370:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005374:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005378:	601a      	str	r2, [r3, #0]
 800537a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800537e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005382:	2202      	movs	r2, #2
 8005384:	601a      	str	r2, [r3, #0]
 8005386:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800538a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	fa93 f2a3 	rbit	r2, r3
 8005394:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005398:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800539c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800539e:	4b41      	ldr	r3, [pc, #260]	; (80054a4 <HAL_RCC_OscConfig+0x934>)
 80053a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80053a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053a6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80053aa:	2102      	movs	r1, #2
 80053ac:	6019      	str	r1, [r3, #0]
 80053ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053b2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	fa93 f1a3 	rbit	r1, r3
 80053bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053c0:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80053c4:	6019      	str	r1, [r3, #0]
  return result;
 80053c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053ca:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	fab3 f383 	clz	r3, r3
 80053d4:	b2db      	uxtb	r3, r3
 80053d6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80053da:	b2db      	uxtb	r3, r3
 80053dc:	f003 031f 	and.w	r3, r3, #31
 80053e0:	2101      	movs	r1, #1
 80053e2:	fa01 f303 	lsl.w	r3, r1, r3
 80053e6:	4013      	ands	r3, r2
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d197      	bne.n	800531c <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80053ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053f0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f003 0304 	and.w	r3, r3, #4
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	f000 81a1 	beq.w	8005744 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005402:	2300      	movs	r3, #0
 8005404:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005408:	4b26      	ldr	r3, [pc, #152]	; (80054a4 <HAL_RCC_OscConfig+0x934>)
 800540a:	69db      	ldr	r3, [r3, #28]
 800540c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005410:	2b00      	cmp	r3, #0
 8005412:	d116      	bne.n	8005442 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005414:	4b23      	ldr	r3, [pc, #140]	; (80054a4 <HAL_RCC_OscConfig+0x934>)
 8005416:	69db      	ldr	r3, [r3, #28]
 8005418:	4a22      	ldr	r2, [pc, #136]	; (80054a4 <HAL_RCC_OscConfig+0x934>)
 800541a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800541e:	61d3      	str	r3, [r2, #28]
 8005420:	4b20      	ldr	r3, [pc, #128]	; (80054a4 <HAL_RCC_OscConfig+0x934>)
 8005422:	69db      	ldr	r3, [r3, #28]
 8005424:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8005428:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800542c:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8005430:	601a      	str	r2, [r3, #0]
 8005432:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005436:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800543a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800543c:	2301      	movs	r3, #1
 800543e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005442:	4b1a      	ldr	r3, [pc, #104]	; (80054ac <HAL_RCC_OscConfig+0x93c>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800544a:	2b00      	cmp	r3, #0
 800544c:	d11a      	bne.n	8005484 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800544e:	4b17      	ldr	r3, [pc, #92]	; (80054ac <HAL_RCC_OscConfig+0x93c>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a16      	ldr	r2, [pc, #88]	; (80054ac <HAL_RCC_OscConfig+0x93c>)
 8005454:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005458:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800545a:	f7fd f9bd 	bl	80027d8 <HAL_GetTick>
 800545e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005462:	e009      	b.n	8005478 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005464:	f7fd f9b8 	bl	80027d8 <HAL_GetTick>
 8005468:	4602      	mov	r2, r0
 800546a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800546e:	1ad3      	subs	r3, r2, r3
 8005470:	2b64      	cmp	r3, #100	; 0x64
 8005472:	d901      	bls.n	8005478 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8005474:	2303      	movs	r3, #3
 8005476:	e3b1      	b.n	8005bdc <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005478:	4b0c      	ldr	r3, [pc, #48]	; (80054ac <HAL_RCC_OscConfig+0x93c>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005480:	2b00      	cmp	r3, #0
 8005482:	d0ef      	beq.n	8005464 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005484:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005488:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	68db      	ldr	r3, [r3, #12]
 8005490:	2b01      	cmp	r3, #1
 8005492:	d10d      	bne.n	80054b0 <HAL_RCC_OscConfig+0x940>
 8005494:	4b03      	ldr	r3, [pc, #12]	; (80054a4 <HAL_RCC_OscConfig+0x934>)
 8005496:	6a1b      	ldr	r3, [r3, #32]
 8005498:	4a02      	ldr	r2, [pc, #8]	; (80054a4 <HAL_RCC_OscConfig+0x934>)
 800549a:	f043 0301 	orr.w	r3, r3, #1
 800549e:	6213      	str	r3, [r2, #32]
 80054a0:	e03c      	b.n	800551c <HAL_RCC_OscConfig+0x9ac>
 80054a2:	bf00      	nop
 80054a4:	40021000 	.word	0x40021000
 80054a8:	10908120 	.word	0x10908120
 80054ac:	40007000 	.word	0x40007000
 80054b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054b4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	68db      	ldr	r3, [r3, #12]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d10c      	bne.n	80054da <HAL_RCC_OscConfig+0x96a>
 80054c0:	4bc1      	ldr	r3, [pc, #772]	; (80057c8 <HAL_RCC_OscConfig+0xc58>)
 80054c2:	6a1b      	ldr	r3, [r3, #32]
 80054c4:	4ac0      	ldr	r2, [pc, #768]	; (80057c8 <HAL_RCC_OscConfig+0xc58>)
 80054c6:	f023 0301 	bic.w	r3, r3, #1
 80054ca:	6213      	str	r3, [r2, #32]
 80054cc:	4bbe      	ldr	r3, [pc, #760]	; (80057c8 <HAL_RCC_OscConfig+0xc58>)
 80054ce:	6a1b      	ldr	r3, [r3, #32]
 80054d0:	4abd      	ldr	r2, [pc, #756]	; (80057c8 <HAL_RCC_OscConfig+0xc58>)
 80054d2:	f023 0304 	bic.w	r3, r3, #4
 80054d6:	6213      	str	r3, [r2, #32]
 80054d8:	e020      	b.n	800551c <HAL_RCC_OscConfig+0x9ac>
 80054da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054de:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	68db      	ldr	r3, [r3, #12]
 80054e6:	2b05      	cmp	r3, #5
 80054e8:	d10c      	bne.n	8005504 <HAL_RCC_OscConfig+0x994>
 80054ea:	4bb7      	ldr	r3, [pc, #732]	; (80057c8 <HAL_RCC_OscConfig+0xc58>)
 80054ec:	6a1b      	ldr	r3, [r3, #32]
 80054ee:	4ab6      	ldr	r2, [pc, #728]	; (80057c8 <HAL_RCC_OscConfig+0xc58>)
 80054f0:	f043 0304 	orr.w	r3, r3, #4
 80054f4:	6213      	str	r3, [r2, #32]
 80054f6:	4bb4      	ldr	r3, [pc, #720]	; (80057c8 <HAL_RCC_OscConfig+0xc58>)
 80054f8:	6a1b      	ldr	r3, [r3, #32]
 80054fa:	4ab3      	ldr	r2, [pc, #716]	; (80057c8 <HAL_RCC_OscConfig+0xc58>)
 80054fc:	f043 0301 	orr.w	r3, r3, #1
 8005500:	6213      	str	r3, [r2, #32]
 8005502:	e00b      	b.n	800551c <HAL_RCC_OscConfig+0x9ac>
 8005504:	4bb0      	ldr	r3, [pc, #704]	; (80057c8 <HAL_RCC_OscConfig+0xc58>)
 8005506:	6a1b      	ldr	r3, [r3, #32]
 8005508:	4aaf      	ldr	r2, [pc, #700]	; (80057c8 <HAL_RCC_OscConfig+0xc58>)
 800550a:	f023 0301 	bic.w	r3, r3, #1
 800550e:	6213      	str	r3, [r2, #32]
 8005510:	4bad      	ldr	r3, [pc, #692]	; (80057c8 <HAL_RCC_OscConfig+0xc58>)
 8005512:	6a1b      	ldr	r3, [r3, #32]
 8005514:	4aac      	ldr	r2, [pc, #688]	; (80057c8 <HAL_RCC_OscConfig+0xc58>)
 8005516:	f023 0304 	bic.w	r3, r3, #4
 800551a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800551c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005520:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	68db      	ldr	r3, [r3, #12]
 8005528:	2b00      	cmp	r3, #0
 800552a:	f000 8081 	beq.w	8005630 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800552e:	f7fd f953 	bl	80027d8 <HAL_GetTick>
 8005532:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005536:	e00b      	b.n	8005550 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005538:	f7fd f94e 	bl	80027d8 <HAL_GetTick>
 800553c:	4602      	mov	r2, r0
 800553e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005542:	1ad3      	subs	r3, r2, r3
 8005544:	f241 3288 	movw	r2, #5000	; 0x1388
 8005548:	4293      	cmp	r3, r2
 800554a:	d901      	bls.n	8005550 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 800554c:	2303      	movs	r3, #3
 800554e:	e345      	b.n	8005bdc <HAL_RCC_OscConfig+0x106c>
 8005550:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005554:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8005558:	2202      	movs	r2, #2
 800555a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800555c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005560:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	fa93 f2a3 	rbit	r2, r3
 800556a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800556e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8005572:	601a      	str	r2, [r3, #0]
 8005574:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005578:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800557c:	2202      	movs	r2, #2
 800557e:	601a      	str	r2, [r3, #0]
 8005580:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005584:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	fa93 f2a3 	rbit	r2, r3
 800558e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005592:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005596:	601a      	str	r2, [r3, #0]
  return result;
 8005598:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800559c:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80055a0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055a2:	fab3 f383 	clz	r3, r3
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	095b      	lsrs	r3, r3, #5
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	f043 0302 	orr.w	r3, r3, #2
 80055b0:	b2db      	uxtb	r3, r3
 80055b2:	2b02      	cmp	r3, #2
 80055b4:	d102      	bne.n	80055bc <HAL_RCC_OscConfig+0xa4c>
 80055b6:	4b84      	ldr	r3, [pc, #528]	; (80057c8 <HAL_RCC_OscConfig+0xc58>)
 80055b8:	6a1b      	ldr	r3, [r3, #32]
 80055ba:	e013      	b.n	80055e4 <HAL_RCC_OscConfig+0xa74>
 80055bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055c0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80055c4:	2202      	movs	r2, #2
 80055c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055cc:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	fa93 f2a3 	rbit	r2, r3
 80055d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055da:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80055de:	601a      	str	r2, [r3, #0]
 80055e0:	4b79      	ldr	r3, [pc, #484]	; (80057c8 <HAL_RCC_OscConfig+0xc58>)
 80055e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80055e8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80055ec:	2102      	movs	r1, #2
 80055ee:	6011      	str	r1, [r2, #0]
 80055f0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80055f4:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80055f8:	6812      	ldr	r2, [r2, #0]
 80055fa:	fa92 f1a2 	rbit	r1, r2
 80055fe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005602:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005606:	6011      	str	r1, [r2, #0]
  return result;
 8005608:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800560c:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005610:	6812      	ldr	r2, [r2, #0]
 8005612:	fab2 f282 	clz	r2, r2
 8005616:	b2d2      	uxtb	r2, r2
 8005618:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800561c:	b2d2      	uxtb	r2, r2
 800561e:	f002 021f 	and.w	r2, r2, #31
 8005622:	2101      	movs	r1, #1
 8005624:	fa01 f202 	lsl.w	r2, r1, r2
 8005628:	4013      	ands	r3, r2
 800562a:	2b00      	cmp	r3, #0
 800562c:	d084      	beq.n	8005538 <HAL_RCC_OscConfig+0x9c8>
 800562e:	e07f      	b.n	8005730 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005630:	f7fd f8d2 	bl	80027d8 <HAL_GetTick>
 8005634:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005638:	e00b      	b.n	8005652 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800563a:	f7fd f8cd 	bl	80027d8 <HAL_GetTick>
 800563e:	4602      	mov	r2, r0
 8005640:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005644:	1ad3      	subs	r3, r2, r3
 8005646:	f241 3288 	movw	r2, #5000	; 0x1388
 800564a:	4293      	cmp	r3, r2
 800564c:	d901      	bls.n	8005652 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800564e:	2303      	movs	r3, #3
 8005650:	e2c4      	b.n	8005bdc <HAL_RCC_OscConfig+0x106c>
 8005652:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005656:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800565a:	2202      	movs	r2, #2
 800565c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800565e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005662:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	fa93 f2a3 	rbit	r2, r3
 800566c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005670:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8005674:	601a      	str	r2, [r3, #0]
 8005676:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800567a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800567e:	2202      	movs	r2, #2
 8005680:	601a      	str	r2, [r3, #0]
 8005682:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005686:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	fa93 f2a3 	rbit	r2, r3
 8005690:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005694:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005698:	601a      	str	r2, [r3, #0]
  return result;
 800569a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800569e:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80056a2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056a4:	fab3 f383 	clz	r3, r3
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	095b      	lsrs	r3, r3, #5
 80056ac:	b2db      	uxtb	r3, r3
 80056ae:	f043 0302 	orr.w	r3, r3, #2
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	2b02      	cmp	r3, #2
 80056b6:	d102      	bne.n	80056be <HAL_RCC_OscConfig+0xb4e>
 80056b8:	4b43      	ldr	r3, [pc, #268]	; (80057c8 <HAL_RCC_OscConfig+0xc58>)
 80056ba:	6a1b      	ldr	r3, [r3, #32]
 80056bc:	e013      	b.n	80056e6 <HAL_RCC_OscConfig+0xb76>
 80056be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056c2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80056c6:	2202      	movs	r2, #2
 80056c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056ce:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	fa93 f2a3 	rbit	r2, r3
 80056d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056dc:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80056e0:	601a      	str	r2, [r3, #0]
 80056e2:	4b39      	ldr	r3, [pc, #228]	; (80057c8 <HAL_RCC_OscConfig+0xc58>)
 80056e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056e6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80056ea:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80056ee:	2102      	movs	r1, #2
 80056f0:	6011      	str	r1, [r2, #0]
 80056f2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80056f6:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80056fa:	6812      	ldr	r2, [r2, #0]
 80056fc:	fa92 f1a2 	rbit	r1, r2
 8005700:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005704:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005708:	6011      	str	r1, [r2, #0]
  return result;
 800570a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800570e:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005712:	6812      	ldr	r2, [r2, #0]
 8005714:	fab2 f282 	clz	r2, r2
 8005718:	b2d2      	uxtb	r2, r2
 800571a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800571e:	b2d2      	uxtb	r2, r2
 8005720:	f002 021f 	and.w	r2, r2, #31
 8005724:	2101      	movs	r1, #1
 8005726:	fa01 f202 	lsl.w	r2, r1, r2
 800572a:	4013      	ands	r3, r2
 800572c:	2b00      	cmp	r3, #0
 800572e:	d184      	bne.n	800563a <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005730:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005734:	2b01      	cmp	r3, #1
 8005736:	d105      	bne.n	8005744 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005738:	4b23      	ldr	r3, [pc, #140]	; (80057c8 <HAL_RCC_OscConfig+0xc58>)
 800573a:	69db      	ldr	r3, [r3, #28]
 800573c:	4a22      	ldr	r2, [pc, #136]	; (80057c8 <HAL_RCC_OscConfig+0xc58>)
 800573e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005742:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005744:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005748:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	69db      	ldr	r3, [r3, #28]
 8005750:	2b00      	cmp	r3, #0
 8005752:	f000 8242 	beq.w	8005bda <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005756:	4b1c      	ldr	r3, [pc, #112]	; (80057c8 <HAL_RCC_OscConfig+0xc58>)
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	f003 030c 	and.w	r3, r3, #12
 800575e:	2b08      	cmp	r3, #8
 8005760:	f000 8213 	beq.w	8005b8a <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005764:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005768:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	69db      	ldr	r3, [r3, #28]
 8005770:	2b02      	cmp	r3, #2
 8005772:	f040 8162 	bne.w	8005a3a <HAL_RCC_OscConfig+0xeca>
 8005776:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800577a:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800577e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005782:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005784:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005788:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	fa93 f2a3 	rbit	r2, r3
 8005792:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005796:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800579a:	601a      	str	r2, [r3, #0]
  return result;
 800579c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057a0:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80057a4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057a6:	fab3 f383 	clz	r3, r3
 80057aa:	b2db      	uxtb	r3, r3
 80057ac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80057b0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80057b4:	009b      	lsls	r3, r3, #2
 80057b6:	461a      	mov	r2, r3
 80057b8:	2300      	movs	r3, #0
 80057ba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057bc:	f7fd f80c 	bl	80027d8 <HAL_GetTick>
 80057c0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80057c4:	e00c      	b.n	80057e0 <HAL_RCC_OscConfig+0xc70>
 80057c6:	bf00      	nop
 80057c8:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057cc:	f7fd f804 	bl	80027d8 <HAL_GetTick>
 80057d0:	4602      	mov	r2, r0
 80057d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80057d6:	1ad3      	subs	r3, r2, r3
 80057d8:	2b02      	cmp	r3, #2
 80057da:	d901      	bls.n	80057e0 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80057dc:	2303      	movs	r3, #3
 80057de:	e1fd      	b.n	8005bdc <HAL_RCC_OscConfig+0x106c>
 80057e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057e4:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80057e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80057ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057f2:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	fa93 f2a3 	rbit	r2, r3
 80057fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005800:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005804:	601a      	str	r2, [r3, #0]
  return result;
 8005806:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800580a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800580e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005810:	fab3 f383 	clz	r3, r3
 8005814:	b2db      	uxtb	r3, r3
 8005816:	095b      	lsrs	r3, r3, #5
 8005818:	b2db      	uxtb	r3, r3
 800581a:	f043 0301 	orr.w	r3, r3, #1
 800581e:	b2db      	uxtb	r3, r3
 8005820:	2b01      	cmp	r3, #1
 8005822:	d102      	bne.n	800582a <HAL_RCC_OscConfig+0xcba>
 8005824:	4bb0      	ldr	r3, [pc, #704]	; (8005ae8 <HAL_RCC_OscConfig+0xf78>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	e027      	b.n	800587a <HAL_RCC_OscConfig+0xd0a>
 800582a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800582e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005832:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005836:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005838:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800583c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	fa93 f2a3 	rbit	r2, r3
 8005846:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800584a:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800584e:	601a      	str	r2, [r3, #0]
 8005850:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005854:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005858:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800585c:	601a      	str	r2, [r3, #0]
 800585e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005862:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	fa93 f2a3 	rbit	r2, r3
 800586c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005870:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8005874:	601a      	str	r2, [r3, #0]
 8005876:	4b9c      	ldr	r3, [pc, #624]	; (8005ae8 <HAL_RCC_OscConfig+0xf78>)
 8005878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800587a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800587e:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8005882:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005886:	6011      	str	r1, [r2, #0]
 8005888:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800588c:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8005890:	6812      	ldr	r2, [r2, #0]
 8005892:	fa92 f1a2 	rbit	r1, r2
 8005896:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800589a:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800589e:	6011      	str	r1, [r2, #0]
  return result;
 80058a0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80058a4:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80058a8:	6812      	ldr	r2, [r2, #0]
 80058aa:	fab2 f282 	clz	r2, r2
 80058ae:	b2d2      	uxtb	r2, r2
 80058b0:	f042 0220 	orr.w	r2, r2, #32
 80058b4:	b2d2      	uxtb	r2, r2
 80058b6:	f002 021f 	and.w	r2, r2, #31
 80058ba:	2101      	movs	r1, #1
 80058bc:	fa01 f202 	lsl.w	r2, r1, r2
 80058c0:	4013      	ands	r3, r2
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d182      	bne.n	80057cc <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80058c6:	4b88      	ldr	r3, [pc, #544]	; (8005ae8 <HAL_RCC_OscConfig+0xf78>)
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80058ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058d2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80058da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058de:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	6a1b      	ldr	r3, [r3, #32]
 80058e6:	430b      	orrs	r3, r1
 80058e8:	497f      	ldr	r1, [pc, #508]	; (8005ae8 <HAL_RCC_OscConfig+0xf78>)
 80058ea:	4313      	orrs	r3, r2
 80058ec:	604b      	str	r3, [r1, #4]
 80058ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058f2:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80058f6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80058fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005900:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	fa93 f2a3 	rbit	r2, r3
 800590a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800590e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005912:	601a      	str	r2, [r3, #0]
  return result;
 8005914:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005918:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800591c:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800591e:	fab3 f383 	clz	r3, r3
 8005922:	b2db      	uxtb	r3, r3
 8005924:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005928:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800592c:	009b      	lsls	r3, r3, #2
 800592e:	461a      	mov	r2, r3
 8005930:	2301      	movs	r3, #1
 8005932:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005934:	f7fc ff50 	bl	80027d8 <HAL_GetTick>
 8005938:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800593c:	e009      	b.n	8005952 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800593e:	f7fc ff4b 	bl	80027d8 <HAL_GetTick>
 8005942:	4602      	mov	r2, r0
 8005944:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005948:	1ad3      	subs	r3, r2, r3
 800594a:	2b02      	cmp	r3, #2
 800594c:	d901      	bls.n	8005952 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800594e:	2303      	movs	r3, #3
 8005950:	e144      	b.n	8005bdc <HAL_RCC_OscConfig+0x106c>
 8005952:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005956:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800595a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800595e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005960:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005964:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	fa93 f2a3 	rbit	r2, r3
 800596e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005972:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8005976:	601a      	str	r2, [r3, #0]
  return result;
 8005978:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800597c:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8005980:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005982:	fab3 f383 	clz	r3, r3
 8005986:	b2db      	uxtb	r3, r3
 8005988:	095b      	lsrs	r3, r3, #5
 800598a:	b2db      	uxtb	r3, r3
 800598c:	f043 0301 	orr.w	r3, r3, #1
 8005990:	b2db      	uxtb	r3, r3
 8005992:	2b01      	cmp	r3, #1
 8005994:	d102      	bne.n	800599c <HAL_RCC_OscConfig+0xe2c>
 8005996:	4b54      	ldr	r3, [pc, #336]	; (8005ae8 <HAL_RCC_OscConfig+0xf78>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	e027      	b.n	80059ec <HAL_RCC_OscConfig+0xe7c>
 800599c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059a0:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80059a4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80059a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059ae:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	fa93 f2a3 	rbit	r2, r3
 80059b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059bc:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80059c0:	601a      	str	r2, [r3, #0]
 80059c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059c6:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80059ca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80059ce:	601a      	str	r2, [r3, #0]
 80059d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059d4:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	fa93 f2a3 	rbit	r2, r3
 80059de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059e2:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80059e6:	601a      	str	r2, [r3, #0]
 80059e8:	4b3f      	ldr	r3, [pc, #252]	; (8005ae8 <HAL_RCC_OscConfig+0xf78>)
 80059ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ec:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80059f0:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80059f4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80059f8:	6011      	str	r1, [r2, #0]
 80059fa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80059fe:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8005a02:	6812      	ldr	r2, [r2, #0]
 8005a04:	fa92 f1a2 	rbit	r1, r2
 8005a08:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005a0c:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005a10:	6011      	str	r1, [r2, #0]
  return result;
 8005a12:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005a16:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005a1a:	6812      	ldr	r2, [r2, #0]
 8005a1c:	fab2 f282 	clz	r2, r2
 8005a20:	b2d2      	uxtb	r2, r2
 8005a22:	f042 0220 	orr.w	r2, r2, #32
 8005a26:	b2d2      	uxtb	r2, r2
 8005a28:	f002 021f 	and.w	r2, r2, #31
 8005a2c:	2101      	movs	r1, #1
 8005a2e:	fa01 f202 	lsl.w	r2, r1, r2
 8005a32:	4013      	ands	r3, r2
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d082      	beq.n	800593e <HAL_RCC_OscConfig+0xdce>
 8005a38:	e0cf      	b.n	8005bda <HAL_RCC_OscConfig+0x106a>
 8005a3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a3e:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005a42:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005a46:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a4c:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	fa93 f2a3 	rbit	r2, r3
 8005a56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a5a:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005a5e:	601a      	str	r2, [r3, #0]
  return result;
 8005a60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a64:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005a68:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a6a:	fab3 f383 	clz	r3, r3
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005a74:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005a78:	009b      	lsls	r3, r3, #2
 8005a7a:	461a      	mov	r2, r3
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a80:	f7fc feaa 	bl	80027d8 <HAL_GetTick>
 8005a84:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005a88:	e009      	b.n	8005a9e <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a8a:	f7fc fea5 	bl	80027d8 <HAL_GetTick>
 8005a8e:	4602      	mov	r2, r0
 8005a90:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005a94:	1ad3      	subs	r3, r2, r3
 8005a96:	2b02      	cmp	r3, #2
 8005a98:	d901      	bls.n	8005a9e <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8005a9a:	2303      	movs	r3, #3
 8005a9c:	e09e      	b.n	8005bdc <HAL_RCC_OscConfig+0x106c>
 8005a9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005aa2:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005aa6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005aaa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ab0:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	fa93 f2a3 	rbit	r2, r3
 8005aba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005abe:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005ac2:	601a      	str	r2, [r3, #0]
  return result;
 8005ac4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ac8:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005acc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ace:	fab3 f383 	clz	r3, r3
 8005ad2:	b2db      	uxtb	r3, r3
 8005ad4:	095b      	lsrs	r3, r3, #5
 8005ad6:	b2db      	uxtb	r3, r3
 8005ad8:	f043 0301 	orr.w	r3, r3, #1
 8005adc:	b2db      	uxtb	r3, r3
 8005ade:	2b01      	cmp	r3, #1
 8005ae0:	d104      	bne.n	8005aec <HAL_RCC_OscConfig+0xf7c>
 8005ae2:	4b01      	ldr	r3, [pc, #4]	; (8005ae8 <HAL_RCC_OscConfig+0xf78>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	e029      	b.n	8005b3c <HAL_RCC_OscConfig+0xfcc>
 8005ae8:	40021000 	.word	0x40021000
 8005aec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005af0:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005af4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005af8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005afa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005afe:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	fa93 f2a3 	rbit	r2, r3
 8005b08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b0c:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8005b10:	601a      	str	r2, [r3, #0]
 8005b12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b16:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005b1a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005b1e:	601a      	str	r2, [r3, #0]
 8005b20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b24:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	fa93 f2a3 	rbit	r2, r3
 8005b2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b32:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8005b36:	601a      	str	r2, [r3, #0]
 8005b38:	4b2b      	ldr	r3, [pc, #172]	; (8005be8 <HAL_RCC_OscConfig+0x1078>)
 8005b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b3c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005b40:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005b44:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005b48:	6011      	str	r1, [r2, #0]
 8005b4a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005b4e:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005b52:	6812      	ldr	r2, [r2, #0]
 8005b54:	fa92 f1a2 	rbit	r1, r2
 8005b58:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005b5c:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005b60:	6011      	str	r1, [r2, #0]
  return result;
 8005b62:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005b66:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005b6a:	6812      	ldr	r2, [r2, #0]
 8005b6c:	fab2 f282 	clz	r2, r2
 8005b70:	b2d2      	uxtb	r2, r2
 8005b72:	f042 0220 	orr.w	r2, r2, #32
 8005b76:	b2d2      	uxtb	r2, r2
 8005b78:	f002 021f 	and.w	r2, r2, #31
 8005b7c:	2101      	movs	r1, #1
 8005b7e:	fa01 f202 	lsl.w	r2, r1, r2
 8005b82:	4013      	ands	r3, r2
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d180      	bne.n	8005a8a <HAL_RCC_OscConfig+0xf1a>
 8005b88:	e027      	b.n	8005bda <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b8e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	69db      	ldr	r3, [r3, #28]
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d101      	bne.n	8005b9e <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e01e      	b.n	8005bdc <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005b9e:	4b12      	ldr	r3, [pc, #72]	; (8005be8 <HAL_RCC_OscConfig+0x1078>)
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005ba6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005baa:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005bae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005bb2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	6a1b      	ldr	r3, [r3, #32]
 8005bba:	429a      	cmp	r2, r3
 8005bbc:	d10b      	bne.n	8005bd6 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8005bbe:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005bc2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005bc6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005bca:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	d001      	beq.n	8005bda <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	e000      	b.n	8005bdc <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8005bda:	2300      	movs	r3, #0
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}
 8005be6:	bf00      	nop
 8005be8:	40021000 	.word	0x40021000

08005bec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b09e      	sub	sp, #120	; 0x78
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
 8005bf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d101      	bne.n	8005c04 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	e162      	b.n	8005eca <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005c04:	4b90      	ldr	r3, [pc, #576]	; (8005e48 <HAL_RCC_ClockConfig+0x25c>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 0307 	and.w	r3, r3, #7
 8005c0c:	683a      	ldr	r2, [r7, #0]
 8005c0e:	429a      	cmp	r2, r3
 8005c10:	d910      	bls.n	8005c34 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c12:	4b8d      	ldr	r3, [pc, #564]	; (8005e48 <HAL_RCC_ClockConfig+0x25c>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f023 0207 	bic.w	r2, r3, #7
 8005c1a:	498b      	ldr	r1, [pc, #556]	; (8005e48 <HAL_RCC_ClockConfig+0x25c>)
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c22:	4b89      	ldr	r3, [pc, #548]	; (8005e48 <HAL_RCC_ClockConfig+0x25c>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f003 0307 	and.w	r3, r3, #7
 8005c2a:	683a      	ldr	r2, [r7, #0]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d001      	beq.n	8005c34 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005c30:	2301      	movs	r3, #1
 8005c32:	e14a      	b.n	8005eca <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f003 0302 	and.w	r3, r3, #2
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d008      	beq.n	8005c52 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c40:	4b82      	ldr	r3, [pc, #520]	; (8005e4c <HAL_RCC_ClockConfig+0x260>)
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	497f      	ldr	r1, [pc, #508]	; (8005e4c <HAL_RCC_ClockConfig+0x260>)
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 0301 	and.w	r3, r3, #1
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	f000 80dc 	beq.w	8005e18 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d13c      	bne.n	8005ce2 <HAL_RCC_ClockConfig+0xf6>
 8005c68:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005c6c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c6e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005c70:	fa93 f3a3 	rbit	r3, r3
 8005c74:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005c76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c78:	fab3 f383 	clz	r3, r3
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	095b      	lsrs	r3, r3, #5
 8005c80:	b2db      	uxtb	r3, r3
 8005c82:	f043 0301 	orr.w	r3, r3, #1
 8005c86:	b2db      	uxtb	r3, r3
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d102      	bne.n	8005c92 <HAL_RCC_ClockConfig+0xa6>
 8005c8c:	4b6f      	ldr	r3, [pc, #444]	; (8005e4c <HAL_RCC_ClockConfig+0x260>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	e00f      	b.n	8005cb2 <HAL_RCC_ClockConfig+0xc6>
 8005c92:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005c96:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005c9a:	fa93 f3a3 	rbit	r3, r3
 8005c9e:	667b      	str	r3, [r7, #100]	; 0x64
 8005ca0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005ca4:	663b      	str	r3, [r7, #96]	; 0x60
 8005ca6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ca8:	fa93 f3a3 	rbit	r3, r3
 8005cac:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005cae:	4b67      	ldr	r3, [pc, #412]	; (8005e4c <HAL_RCC_ClockConfig+0x260>)
 8005cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005cb6:	65ba      	str	r2, [r7, #88]	; 0x58
 8005cb8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005cba:	fa92 f2a2 	rbit	r2, r2
 8005cbe:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005cc0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005cc2:	fab2 f282 	clz	r2, r2
 8005cc6:	b2d2      	uxtb	r2, r2
 8005cc8:	f042 0220 	orr.w	r2, r2, #32
 8005ccc:	b2d2      	uxtb	r2, r2
 8005cce:	f002 021f 	and.w	r2, r2, #31
 8005cd2:	2101      	movs	r1, #1
 8005cd4:	fa01 f202 	lsl.w	r2, r1, r2
 8005cd8:	4013      	ands	r3, r2
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d17b      	bne.n	8005dd6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e0f3      	b.n	8005eca <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	2b02      	cmp	r3, #2
 8005ce8:	d13c      	bne.n	8005d64 <HAL_RCC_ClockConfig+0x178>
 8005cea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005cee:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cf0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005cf2:	fa93 f3a3 	rbit	r3, r3
 8005cf6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005cf8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cfa:	fab3 f383 	clz	r3, r3
 8005cfe:	b2db      	uxtb	r3, r3
 8005d00:	095b      	lsrs	r3, r3, #5
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	f043 0301 	orr.w	r3, r3, #1
 8005d08:	b2db      	uxtb	r3, r3
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d102      	bne.n	8005d14 <HAL_RCC_ClockConfig+0x128>
 8005d0e:	4b4f      	ldr	r3, [pc, #316]	; (8005e4c <HAL_RCC_ClockConfig+0x260>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	e00f      	b.n	8005d34 <HAL_RCC_ClockConfig+0x148>
 8005d14:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005d18:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d1c:	fa93 f3a3 	rbit	r3, r3
 8005d20:	647b      	str	r3, [r7, #68]	; 0x44
 8005d22:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005d26:	643b      	str	r3, [r7, #64]	; 0x40
 8005d28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d2a:	fa93 f3a3 	rbit	r3, r3
 8005d2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d30:	4b46      	ldr	r3, [pc, #280]	; (8005e4c <HAL_RCC_ClockConfig+0x260>)
 8005d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d34:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005d38:	63ba      	str	r2, [r7, #56]	; 0x38
 8005d3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d3c:	fa92 f2a2 	rbit	r2, r2
 8005d40:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8005d42:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005d44:	fab2 f282 	clz	r2, r2
 8005d48:	b2d2      	uxtb	r2, r2
 8005d4a:	f042 0220 	orr.w	r2, r2, #32
 8005d4e:	b2d2      	uxtb	r2, r2
 8005d50:	f002 021f 	and.w	r2, r2, #31
 8005d54:	2101      	movs	r1, #1
 8005d56:	fa01 f202 	lsl.w	r2, r1, r2
 8005d5a:	4013      	ands	r3, r2
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d13a      	bne.n	8005dd6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	e0b2      	b.n	8005eca <HAL_RCC_ClockConfig+0x2de>
 8005d64:	2302      	movs	r3, #2
 8005d66:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d6a:	fa93 f3a3 	rbit	r3, r3
 8005d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d72:	fab3 f383 	clz	r3, r3
 8005d76:	b2db      	uxtb	r3, r3
 8005d78:	095b      	lsrs	r3, r3, #5
 8005d7a:	b2db      	uxtb	r3, r3
 8005d7c:	f043 0301 	orr.w	r3, r3, #1
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	2b01      	cmp	r3, #1
 8005d84:	d102      	bne.n	8005d8c <HAL_RCC_ClockConfig+0x1a0>
 8005d86:	4b31      	ldr	r3, [pc, #196]	; (8005e4c <HAL_RCC_ClockConfig+0x260>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	e00d      	b.n	8005da8 <HAL_RCC_ClockConfig+0x1bc>
 8005d8c:	2302      	movs	r3, #2
 8005d8e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d92:	fa93 f3a3 	rbit	r3, r3
 8005d96:	627b      	str	r3, [r7, #36]	; 0x24
 8005d98:	2302      	movs	r3, #2
 8005d9a:	623b      	str	r3, [r7, #32]
 8005d9c:	6a3b      	ldr	r3, [r7, #32]
 8005d9e:	fa93 f3a3 	rbit	r3, r3
 8005da2:	61fb      	str	r3, [r7, #28]
 8005da4:	4b29      	ldr	r3, [pc, #164]	; (8005e4c <HAL_RCC_ClockConfig+0x260>)
 8005da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005da8:	2202      	movs	r2, #2
 8005daa:	61ba      	str	r2, [r7, #24]
 8005dac:	69ba      	ldr	r2, [r7, #24]
 8005dae:	fa92 f2a2 	rbit	r2, r2
 8005db2:	617a      	str	r2, [r7, #20]
  return result;
 8005db4:	697a      	ldr	r2, [r7, #20]
 8005db6:	fab2 f282 	clz	r2, r2
 8005dba:	b2d2      	uxtb	r2, r2
 8005dbc:	f042 0220 	orr.w	r2, r2, #32
 8005dc0:	b2d2      	uxtb	r2, r2
 8005dc2:	f002 021f 	and.w	r2, r2, #31
 8005dc6:	2101      	movs	r1, #1
 8005dc8:	fa01 f202 	lsl.w	r2, r1, r2
 8005dcc:	4013      	ands	r3, r2
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d101      	bne.n	8005dd6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e079      	b.n	8005eca <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005dd6:	4b1d      	ldr	r3, [pc, #116]	; (8005e4c <HAL_RCC_ClockConfig+0x260>)
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	f023 0203 	bic.w	r2, r3, #3
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	491a      	ldr	r1, [pc, #104]	; (8005e4c <HAL_RCC_ClockConfig+0x260>)
 8005de4:	4313      	orrs	r3, r2
 8005de6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005de8:	f7fc fcf6 	bl	80027d8 <HAL_GetTick>
 8005dec:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dee:	e00a      	b.n	8005e06 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005df0:	f7fc fcf2 	bl	80027d8 <HAL_GetTick>
 8005df4:	4602      	mov	r2, r0
 8005df6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005df8:	1ad3      	subs	r3, r2, r3
 8005dfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d901      	bls.n	8005e06 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005e02:	2303      	movs	r3, #3
 8005e04:	e061      	b.n	8005eca <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e06:	4b11      	ldr	r3, [pc, #68]	; (8005e4c <HAL_RCC_ClockConfig+0x260>)
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	f003 020c 	and.w	r2, r3, #12
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	009b      	lsls	r3, r3, #2
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d1eb      	bne.n	8005df0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005e18:	4b0b      	ldr	r3, [pc, #44]	; (8005e48 <HAL_RCC_ClockConfig+0x25c>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f003 0307 	and.w	r3, r3, #7
 8005e20:	683a      	ldr	r2, [r7, #0]
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d214      	bcs.n	8005e50 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e26:	4b08      	ldr	r3, [pc, #32]	; (8005e48 <HAL_RCC_ClockConfig+0x25c>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f023 0207 	bic.w	r2, r3, #7
 8005e2e:	4906      	ldr	r1, [pc, #24]	; (8005e48 <HAL_RCC_ClockConfig+0x25c>)
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	4313      	orrs	r3, r2
 8005e34:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e36:	4b04      	ldr	r3, [pc, #16]	; (8005e48 <HAL_RCC_ClockConfig+0x25c>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f003 0307 	and.w	r3, r3, #7
 8005e3e:	683a      	ldr	r2, [r7, #0]
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d005      	beq.n	8005e50 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	e040      	b.n	8005eca <HAL_RCC_ClockConfig+0x2de>
 8005e48:	40022000 	.word	0x40022000
 8005e4c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 0304 	and.w	r3, r3, #4
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d008      	beq.n	8005e6e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e5c:	4b1d      	ldr	r3, [pc, #116]	; (8005ed4 <HAL_RCC_ClockConfig+0x2e8>)
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	68db      	ldr	r3, [r3, #12]
 8005e68:	491a      	ldr	r1, [pc, #104]	; (8005ed4 <HAL_RCC_ClockConfig+0x2e8>)
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f003 0308 	and.w	r3, r3, #8
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d009      	beq.n	8005e8e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e7a:	4b16      	ldr	r3, [pc, #88]	; (8005ed4 <HAL_RCC_ClockConfig+0x2e8>)
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	691b      	ldr	r3, [r3, #16]
 8005e86:	00db      	lsls	r3, r3, #3
 8005e88:	4912      	ldr	r1, [pc, #72]	; (8005ed4 <HAL_RCC_ClockConfig+0x2e8>)
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005e8e:	f000 f829 	bl	8005ee4 <HAL_RCC_GetSysClockFreq>
 8005e92:	4601      	mov	r1, r0
 8005e94:	4b0f      	ldr	r3, [pc, #60]	; (8005ed4 <HAL_RCC_ClockConfig+0x2e8>)
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e9c:	22f0      	movs	r2, #240	; 0xf0
 8005e9e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ea0:	693a      	ldr	r2, [r7, #16]
 8005ea2:	fa92 f2a2 	rbit	r2, r2
 8005ea6:	60fa      	str	r2, [r7, #12]
  return result;
 8005ea8:	68fa      	ldr	r2, [r7, #12]
 8005eaa:	fab2 f282 	clz	r2, r2
 8005eae:	b2d2      	uxtb	r2, r2
 8005eb0:	40d3      	lsrs	r3, r2
 8005eb2:	4a09      	ldr	r2, [pc, #36]	; (8005ed8 <HAL_RCC_ClockConfig+0x2ec>)
 8005eb4:	5cd3      	ldrb	r3, [r2, r3]
 8005eb6:	fa21 f303 	lsr.w	r3, r1, r3
 8005eba:	4a08      	ldr	r2, [pc, #32]	; (8005edc <HAL_RCC_ClockConfig+0x2f0>)
 8005ebc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005ebe:	4b08      	ldr	r3, [pc, #32]	; (8005ee0 <HAL_RCC_ClockConfig+0x2f4>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f7fc fc44 	bl	8002750 <HAL_InitTick>
  
  return HAL_OK;
 8005ec8:	2300      	movs	r3, #0
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3778      	adds	r7, #120	; 0x78
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}
 8005ed2:	bf00      	nop
 8005ed4:	40021000 	.word	0x40021000
 8005ed8:	08007e70 	.word	0x08007e70
 8005edc:	2000000c 	.word	0x2000000c
 8005ee0:	20000010 	.word	0x20000010

08005ee4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b08b      	sub	sp, #44	; 0x2c
 8005ee8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005eea:	2300      	movs	r3, #0
 8005eec:	61fb      	str	r3, [r7, #28]
 8005eee:	2300      	movs	r3, #0
 8005ef0:	61bb      	str	r3, [r7, #24]
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	627b      	str	r3, [r7, #36]	; 0x24
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005efa:	2300      	movs	r3, #0
 8005efc:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005efe:	4b29      	ldr	r3, [pc, #164]	; (8005fa4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005f04:	69fb      	ldr	r3, [r7, #28]
 8005f06:	f003 030c 	and.w	r3, r3, #12
 8005f0a:	2b04      	cmp	r3, #4
 8005f0c:	d002      	beq.n	8005f14 <HAL_RCC_GetSysClockFreq+0x30>
 8005f0e:	2b08      	cmp	r3, #8
 8005f10:	d003      	beq.n	8005f1a <HAL_RCC_GetSysClockFreq+0x36>
 8005f12:	e03c      	b.n	8005f8e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005f14:	4b24      	ldr	r3, [pc, #144]	; (8005fa8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005f16:	623b      	str	r3, [r7, #32]
      break;
 8005f18:	e03c      	b.n	8005f94 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005f1a:	69fb      	ldr	r3, [r7, #28]
 8005f1c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005f20:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005f24:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f26:	68ba      	ldr	r2, [r7, #8]
 8005f28:	fa92 f2a2 	rbit	r2, r2
 8005f2c:	607a      	str	r2, [r7, #4]
  return result;
 8005f2e:	687a      	ldr	r2, [r7, #4]
 8005f30:	fab2 f282 	clz	r2, r2
 8005f34:	b2d2      	uxtb	r2, r2
 8005f36:	40d3      	lsrs	r3, r2
 8005f38:	4a1c      	ldr	r2, [pc, #112]	; (8005fac <HAL_RCC_GetSysClockFreq+0xc8>)
 8005f3a:	5cd3      	ldrb	r3, [r2, r3]
 8005f3c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005f3e:	4b19      	ldr	r3, [pc, #100]	; (8005fa4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005f40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f42:	f003 030f 	and.w	r3, r3, #15
 8005f46:	220f      	movs	r2, #15
 8005f48:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f4a:	693a      	ldr	r2, [r7, #16]
 8005f4c:	fa92 f2a2 	rbit	r2, r2
 8005f50:	60fa      	str	r2, [r7, #12]
  return result;
 8005f52:	68fa      	ldr	r2, [r7, #12]
 8005f54:	fab2 f282 	clz	r2, r2
 8005f58:	b2d2      	uxtb	r2, r2
 8005f5a:	40d3      	lsrs	r3, r2
 8005f5c:	4a14      	ldr	r2, [pc, #80]	; (8005fb0 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005f5e:	5cd3      	ldrb	r3, [r2, r3]
 8005f60:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005f62:	69fb      	ldr	r3, [r7, #28]
 8005f64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d008      	beq.n	8005f7e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005f6c:	4a0e      	ldr	r2, [pc, #56]	; (8005fa8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005f6e:	69bb      	ldr	r3, [r7, #24]
 8005f70:	fbb2 f2f3 	udiv	r2, r2, r3
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	fb02 f303 	mul.w	r3, r2, r3
 8005f7a:	627b      	str	r3, [r7, #36]	; 0x24
 8005f7c:	e004      	b.n	8005f88 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	4a0c      	ldr	r2, [pc, #48]	; (8005fb4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005f82:	fb02 f303 	mul.w	r3, r2, r3
 8005f86:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f8a:	623b      	str	r3, [r7, #32]
      break;
 8005f8c:	e002      	b.n	8005f94 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005f8e:	4b06      	ldr	r3, [pc, #24]	; (8005fa8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005f90:	623b      	str	r3, [r7, #32]
      break;
 8005f92:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f94:	6a3b      	ldr	r3, [r7, #32]
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	372c      	adds	r7, #44	; 0x2c
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa0:	4770      	bx	lr
 8005fa2:	bf00      	nop
 8005fa4:	40021000 	.word	0x40021000
 8005fa8:	007a1200 	.word	0x007a1200
 8005fac:	08007e88 	.word	0x08007e88
 8005fb0:	08007e98 	.word	0x08007e98
 8005fb4:	003d0900 	.word	0x003d0900

08005fb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005fbc:	4b03      	ldr	r3, [pc, #12]	; (8005fcc <HAL_RCC_GetHCLKFreq+0x14>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc8:	4770      	bx	lr
 8005fca:	bf00      	nop
 8005fcc:	2000000c 	.word	0x2000000c

08005fd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b082      	sub	sp, #8
 8005fd4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005fd6:	f7ff ffef 	bl	8005fb8 <HAL_RCC_GetHCLKFreq>
 8005fda:	4601      	mov	r1, r0
 8005fdc:	4b0b      	ldr	r3, [pc, #44]	; (800600c <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005fe4:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005fe8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fea:	687a      	ldr	r2, [r7, #4]
 8005fec:	fa92 f2a2 	rbit	r2, r2
 8005ff0:	603a      	str	r2, [r7, #0]
  return result;
 8005ff2:	683a      	ldr	r2, [r7, #0]
 8005ff4:	fab2 f282 	clz	r2, r2
 8005ff8:	b2d2      	uxtb	r2, r2
 8005ffa:	40d3      	lsrs	r3, r2
 8005ffc:	4a04      	ldr	r2, [pc, #16]	; (8006010 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005ffe:	5cd3      	ldrb	r3, [r2, r3]
 8006000:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8006004:	4618      	mov	r0, r3
 8006006:	3708      	adds	r7, #8
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}
 800600c:	40021000 	.word	0x40021000
 8006010:	08007e80 	.word	0x08007e80

08006014 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b082      	sub	sp, #8
 8006018:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800601a:	f7ff ffcd 	bl	8005fb8 <HAL_RCC_GetHCLKFreq>
 800601e:	4601      	mov	r1, r0
 8006020:	4b0b      	ldr	r3, [pc, #44]	; (8006050 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8006028:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800602c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800602e:	687a      	ldr	r2, [r7, #4]
 8006030:	fa92 f2a2 	rbit	r2, r2
 8006034:	603a      	str	r2, [r7, #0]
  return result;
 8006036:	683a      	ldr	r2, [r7, #0]
 8006038:	fab2 f282 	clz	r2, r2
 800603c:	b2d2      	uxtb	r2, r2
 800603e:	40d3      	lsrs	r3, r2
 8006040:	4a04      	ldr	r2, [pc, #16]	; (8006054 <HAL_RCC_GetPCLK2Freq+0x40>)
 8006042:	5cd3      	ldrb	r3, [r2, r3]
 8006044:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8006048:	4618      	mov	r0, r3
 800604a:	3708      	adds	r7, #8
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}
 8006050:	40021000 	.word	0x40021000
 8006054:	08007e80 	.word	0x08007e80

08006058 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006058:	b480      	push	{r7}
 800605a:	b083      	sub	sp, #12
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
 8006060:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	220f      	movs	r2, #15
 8006066:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006068:	4b12      	ldr	r3, [pc, #72]	; (80060b4 <HAL_RCC_GetClockConfig+0x5c>)
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	f003 0203 	and.w	r2, r3, #3
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8006074:	4b0f      	ldr	r3, [pc, #60]	; (80060b4 <HAL_RCC_GetClockConfig+0x5c>)
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8006080:	4b0c      	ldr	r3, [pc, #48]	; (80060b4 <HAL_RCC_GetClockConfig+0x5c>)
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800608c:	4b09      	ldr	r3, [pc, #36]	; (80060b4 <HAL_RCC_GetClockConfig+0x5c>)
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	08db      	lsrs	r3, r3, #3
 8006092:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 800609a:	4b07      	ldr	r3, [pc, #28]	; (80060b8 <HAL_RCC_GetClockConfig+0x60>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f003 0207 	and.w	r2, r3, #7
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	601a      	str	r2, [r3, #0]
}
 80060a6:	bf00      	nop
 80060a8:	370c      	adds	r7, #12
 80060aa:	46bd      	mov	sp, r7
 80060ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b0:	4770      	bx	lr
 80060b2:	bf00      	nop
 80060b4:	40021000 	.word	0x40021000
 80060b8:	40022000 	.word	0x40022000

080060bc <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b092      	sub	sp, #72	; 0x48
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80060c4:	2300      	movs	r3, #0
 80060c6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80060c8:	2300      	movs	r3, #0
 80060ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80060cc:	2300      	movs	r3, #0
 80060ce:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060da:	2b00      	cmp	r3, #0
 80060dc:	f000 80cd 	beq.w	800627a <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80060e0:	4b8e      	ldr	r3, [pc, #568]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060e2:	69db      	ldr	r3, [r3, #28]
 80060e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d10e      	bne.n	800610a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80060ec:	4b8b      	ldr	r3, [pc, #556]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060ee:	69db      	ldr	r3, [r3, #28]
 80060f0:	4a8a      	ldr	r2, [pc, #552]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80060f6:	61d3      	str	r3, [r2, #28]
 80060f8:	4b88      	ldr	r3, [pc, #544]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060fa:	69db      	ldr	r3, [r3, #28]
 80060fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006100:	60bb      	str	r3, [r7, #8]
 8006102:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006104:	2301      	movs	r3, #1
 8006106:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800610a:	4b85      	ldr	r3, [pc, #532]	; (8006320 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006112:	2b00      	cmp	r3, #0
 8006114:	d118      	bne.n	8006148 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006116:	4b82      	ldr	r3, [pc, #520]	; (8006320 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a81      	ldr	r2, [pc, #516]	; (8006320 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800611c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006120:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006122:	f7fc fb59 	bl	80027d8 <HAL_GetTick>
 8006126:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006128:	e008      	b.n	800613c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800612a:	f7fc fb55 	bl	80027d8 <HAL_GetTick>
 800612e:	4602      	mov	r2, r0
 8006130:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006132:	1ad3      	subs	r3, r2, r3
 8006134:	2b64      	cmp	r3, #100	; 0x64
 8006136:	d901      	bls.n	800613c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8006138:	2303      	movs	r3, #3
 800613a:	e0ea      	b.n	8006312 <HAL_RCCEx_PeriphCLKConfig+0x256>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800613c:	4b78      	ldr	r3, [pc, #480]	; (8006320 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006144:	2b00      	cmp	r3, #0
 8006146:	d0f0      	beq.n	800612a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006148:	4b74      	ldr	r3, [pc, #464]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800614a:	6a1b      	ldr	r3, [r3, #32]
 800614c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006150:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006152:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006154:	2b00      	cmp	r3, #0
 8006156:	d07d      	beq.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006160:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006162:	429a      	cmp	r2, r3
 8006164:	d076      	beq.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006166:	4b6d      	ldr	r3, [pc, #436]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006168:	6a1b      	ldr	r3, [r3, #32]
 800616a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800616e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006170:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006174:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006178:	fa93 f3a3 	rbit	r3, r3
 800617c:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800617e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006180:	fab3 f383 	clz	r3, r3
 8006184:	b2db      	uxtb	r3, r3
 8006186:	461a      	mov	r2, r3
 8006188:	4b66      	ldr	r3, [pc, #408]	; (8006324 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800618a:	4413      	add	r3, r2
 800618c:	009b      	lsls	r3, r3, #2
 800618e:	461a      	mov	r2, r3
 8006190:	2301      	movs	r3, #1
 8006192:	6013      	str	r3, [r2, #0]
 8006194:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006198:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800619a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800619c:	fa93 f3a3 	rbit	r3, r3
 80061a0:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80061a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80061a4:	fab3 f383 	clz	r3, r3
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	461a      	mov	r2, r3
 80061ac:	4b5d      	ldr	r3, [pc, #372]	; (8006324 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80061ae:	4413      	add	r3, r2
 80061b0:	009b      	lsls	r3, r3, #2
 80061b2:	461a      	mov	r2, r3
 80061b4:	2300      	movs	r3, #0
 80061b6:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80061b8:	4a58      	ldr	r2, [pc, #352]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061bc:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80061be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061c0:	f003 0301 	and.w	r3, r3, #1
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d045      	beq.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061c8:	f7fc fb06 	bl	80027d8 <HAL_GetTick>
 80061cc:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061ce:	e00a      	b.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061d0:	f7fc fb02 	bl	80027d8 <HAL_GetTick>
 80061d4:	4602      	mov	r2, r0
 80061d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80061d8:	1ad3      	subs	r3, r2, r3
 80061da:	f241 3288 	movw	r2, #5000	; 0x1388
 80061de:	4293      	cmp	r3, r2
 80061e0:	d901      	bls.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80061e2:	2303      	movs	r3, #3
 80061e4:	e095      	b.n	8006312 <HAL_RCCEx_PeriphCLKConfig+0x256>
 80061e6:	2302      	movs	r3, #2
 80061e8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061ec:	fa93 f3a3 	rbit	r3, r3
 80061f0:	627b      	str	r3, [r7, #36]	; 0x24
 80061f2:	2302      	movs	r3, #2
 80061f4:	623b      	str	r3, [r7, #32]
 80061f6:	6a3b      	ldr	r3, [r7, #32]
 80061f8:	fa93 f3a3 	rbit	r3, r3
 80061fc:	61fb      	str	r3, [r7, #28]
  return result;
 80061fe:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006200:	fab3 f383 	clz	r3, r3
 8006204:	b2db      	uxtb	r3, r3
 8006206:	095b      	lsrs	r3, r3, #5
 8006208:	b2db      	uxtb	r3, r3
 800620a:	f043 0302 	orr.w	r3, r3, #2
 800620e:	b2db      	uxtb	r3, r3
 8006210:	2b02      	cmp	r3, #2
 8006212:	d102      	bne.n	800621a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006214:	4b41      	ldr	r3, [pc, #260]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006216:	6a1b      	ldr	r3, [r3, #32]
 8006218:	e007      	b.n	800622a <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800621a:	2302      	movs	r3, #2
 800621c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800621e:	69bb      	ldr	r3, [r7, #24]
 8006220:	fa93 f3a3 	rbit	r3, r3
 8006224:	617b      	str	r3, [r7, #20]
 8006226:	4b3d      	ldr	r3, [pc, #244]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800622a:	2202      	movs	r2, #2
 800622c:	613a      	str	r2, [r7, #16]
 800622e:	693a      	ldr	r2, [r7, #16]
 8006230:	fa92 f2a2 	rbit	r2, r2
 8006234:	60fa      	str	r2, [r7, #12]
  return result;
 8006236:	68fa      	ldr	r2, [r7, #12]
 8006238:	fab2 f282 	clz	r2, r2
 800623c:	b2d2      	uxtb	r2, r2
 800623e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006242:	b2d2      	uxtb	r2, r2
 8006244:	f002 021f 	and.w	r2, r2, #31
 8006248:	2101      	movs	r1, #1
 800624a:	fa01 f202 	lsl.w	r2, r1, r2
 800624e:	4013      	ands	r3, r2
 8006250:	2b00      	cmp	r3, #0
 8006252:	d0bd      	beq.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8006254:	4b31      	ldr	r3, [pc, #196]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006256:	6a1b      	ldr	r3, [r3, #32]
 8006258:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	492e      	ldr	r1, [pc, #184]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006262:	4313      	orrs	r3, r2
 8006264:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006266:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800626a:	2b01      	cmp	r3, #1
 800626c:	d105      	bne.n	800627a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800626e:	4b2b      	ldr	r3, [pc, #172]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006270:	69db      	ldr	r3, [r3, #28]
 8006272:	4a2a      	ldr	r2, [pc, #168]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006274:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006278:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f003 0301 	and.w	r3, r3, #1
 8006282:	2b00      	cmp	r3, #0
 8006284:	d008      	beq.n	8006298 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006286:	4b25      	ldr	r3, [pc, #148]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800628a:	f023 0203 	bic.w	r2, r3, #3
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	689b      	ldr	r3, [r3, #8]
 8006292:	4922      	ldr	r1, [pc, #136]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006294:	4313      	orrs	r3, r2
 8006296:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f003 0320 	and.w	r3, r3, #32
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d008      	beq.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80062a4:	4b1d      	ldr	r3, [pc, #116]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062a8:	f023 0210 	bic.w	r2, r3, #16
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	68db      	ldr	r3, [r3, #12]
 80062b0:	491a      	ldr	r1, [pc, #104]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062b2:	4313      	orrs	r3, r2
 80062b4:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d008      	beq.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80062c2:	4b16      	ldr	r3, [pc, #88]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062c6:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	691b      	ldr	r3, [r3, #16]
 80062ce:	4913      	ldr	r1, [pc, #76]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062d0:	4313      	orrs	r3, r2
 80062d2:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d008      	beq.n	80062f2 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80062e0:	4b0e      	ldr	r3, [pc, #56]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062e4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	695b      	ldr	r3, [r3, #20]
 80062ec:	490b      	ldr	r1, [pc, #44]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062ee:	4313      	orrs	r3, r2
 80062f0:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d008      	beq.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80062fe:	4b07      	ldr	r3, [pc, #28]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006302:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	699b      	ldr	r3, [r3, #24]
 800630a:	4904      	ldr	r1, [pc, #16]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800630c:	4313      	orrs	r3, r2
 800630e:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006310:	2300      	movs	r3, #0
}
 8006312:	4618      	mov	r0, r3
 8006314:	3748      	adds	r7, #72	; 0x48
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}
 800631a:	bf00      	nop
 800631c:	40021000 	.word	0x40021000
 8006320:	40007000 	.word	0x40007000
 8006324:	10908100 	.word	0x10908100

08006328 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b082      	sub	sp, #8
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d101      	bne.n	800633a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006336:	2301      	movs	r3, #1
 8006338:	e049      	b.n	80063ce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006340:	b2db      	uxtb	r3, r3
 8006342:	2b00      	cmp	r3, #0
 8006344:	d106      	bne.n	8006354 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2200      	movs	r2, #0
 800634a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800634e:	6878      	ldr	r0, [r7, #4]
 8006350:	f7fb fff0 	bl	8002334 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2202      	movs	r2, #2
 8006358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681a      	ldr	r2, [r3, #0]
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	3304      	adds	r3, #4
 8006364:	4619      	mov	r1, r3
 8006366:	4610      	mov	r0, r2
 8006368:	f000 fde4 	bl	8006f34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2201      	movs	r2, #1
 8006370:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2201      	movs	r2, #1
 8006378:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2201      	movs	r2, #1
 8006380:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2201      	movs	r2, #1
 8006388:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2201      	movs	r2, #1
 8006390:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2201      	movs	r2, #1
 8006398:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2201      	movs	r2, #1
 80063a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2201      	movs	r2, #1
 80063a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2201      	movs	r2, #1
 80063b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2201      	movs	r2, #1
 80063b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2201      	movs	r2, #1
 80063c0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2201      	movs	r2, #1
 80063c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063cc:	2300      	movs	r3, #0
}
 80063ce:	4618      	mov	r0, r3
 80063d0:	3708      	adds	r7, #8
 80063d2:	46bd      	mov	sp, r7
 80063d4:	bd80      	pop	{r7, pc}

080063d6 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80063d6:	b580      	push	{r7, lr}
 80063d8:	b082      	sub	sp, #8
 80063da:	af00      	add	r7, sp, #0
 80063dc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d101      	bne.n	80063e8 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80063e4:	2301      	movs	r3, #1
 80063e6:	e049      	b.n	800647c <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063ee:	b2db      	uxtb	r3, r3
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d106      	bne.n	8006402 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80063fc:	6878      	ldr	r0, [r7, #4]
 80063fe:	f000 f841 	bl	8006484 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2202      	movs	r2, #2
 8006406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	3304      	adds	r3, #4
 8006412:	4619      	mov	r1, r3
 8006414:	4610      	mov	r0, r2
 8006416:	f000 fd8d 	bl	8006f34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2201      	movs	r2, #1
 800641e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2201      	movs	r2, #1
 8006426:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2201      	movs	r2, #1
 800642e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2201      	movs	r2, #1
 8006436:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2201      	movs	r2, #1
 800643e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2201      	movs	r2, #1
 8006446:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2201      	movs	r2, #1
 800644e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2201      	movs	r2, #1
 8006456:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2201      	movs	r2, #1
 800645e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2201      	movs	r2, #1
 8006466:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2201      	movs	r2, #1
 800646e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2201      	movs	r2, #1
 8006476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800647a:	2300      	movs	r3, #0
}
 800647c:	4618      	mov	r0, r3
 800647e:	3708      	adds	r7, #8
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}

08006484 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006484:	b480      	push	{r7}
 8006486:	b083      	sub	sp, #12
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800648c:	bf00      	nop
 800648e:	370c      	adds	r7, #12
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr

08006498 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b084      	sub	sp, #16
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
 80064a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d104      	bne.n	80064b2 <HAL_TIM_IC_Start+0x1a>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80064ae:	b2db      	uxtb	r3, r3
 80064b0:	e023      	b.n	80064fa <HAL_TIM_IC_Start+0x62>
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	2b04      	cmp	r3, #4
 80064b6:	d104      	bne.n	80064c2 <HAL_TIM_IC_Start+0x2a>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	e01b      	b.n	80064fa <HAL_TIM_IC_Start+0x62>
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	2b08      	cmp	r3, #8
 80064c6:	d104      	bne.n	80064d2 <HAL_TIM_IC_Start+0x3a>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80064ce:	b2db      	uxtb	r3, r3
 80064d0:	e013      	b.n	80064fa <HAL_TIM_IC_Start+0x62>
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	2b0c      	cmp	r3, #12
 80064d6:	d104      	bne.n	80064e2 <HAL_TIM_IC_Start+0x4a>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80064de:	b2db      	uxtb	r3, r3
 80064e0:	e00b      	b.n	80064fa <HAL_TIM_IC_Start+0x62>
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	2b10      	cmp	r3, #16
 80064e6:	d104      	bne.n	80064f2 <HAL_TIM_IC_Start+0x5a>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80064ee:	b2db      	uxtb	r3, r3
 80064f0:	e003      	b.n	80064fa <HAL_TIM_IC_Start+0x62>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80064f8:	b2db      	uxtb	r3, r3
 80064fa:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d104      	bne.n	800650c <HAL_TIM_IC_Start+0x74>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006508:	b2db      	uxtb	r3, r3
 800650a:	e013      	b.n	8006534 <HAL_TIM_IC_Start+0x9c>
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	2b04      	cmp	r3, #4
 8006510:	d104      	bne.n	800651c <HAL_TIM_IC_Start+0x84>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006518:	b2db      	uxtb	r3, r3
 800651a:	e00b      	b.n	8006534 <HAL_TIM_IC_Start+0x9c>
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	2b08      	cmp	r3, #8
 8006520:	d104      	bne.n	800652c <HAL_TIM_IC_Start+0x94>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006528:	b2db      	uxtb	r3, r3
 800652a:	e003      	b.n	8006534 <HAL_TIM_IC_Start+0x9c>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8006532:	b2db      	uxtb	r3, r3
 8006534:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006536:	7bfb      	ldrb	r3, [r7, #15]
 8006538:	2b01      	cmp	r3, #1
 800653a:	d102      	bne.n	8006542 <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800653c:	7bbb      	ldrb	r3, [r7, #14]
 800653e:	2b01      	cmp	r3, #1
 8006540:	d001      	beq.n	8006546 <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	e083      	b.n	800664e <HAL_TIM_IC_Start+0x1b6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d104      	bne.n	8006556 <HAL_TIM_IC_Start+0xbe>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2202      	movs	r2, #2
 8006550:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006554:	e023      	b.n	800659e <HAL_TIM_IC_Start+0x106>
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	2b04      	cmp	r3, #4
 800655a:	d104      	bne.n	8006566 <HAL_TIM_IC_Start+0xce>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2202      	movs	r2, #2
 8006560:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006564:	e01b      	b.n	800659e <HAL_TIM_IC_Start+0x106>
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	2b08      	cmp	r3, #8
 800656a:	d104      	bne.n	8006576 <HAL_TIM_IC_Start+0xde>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2202      	movs	r2, #2
 8006570:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006574:	e013      	b.n	800659e <HAL_TIM_IC_Start+0x106>
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	2b0c      	cmp	r3, #12
 800657a:	d104      	bne.n	8006586 <HAL_TIM_IC_Start+0xee>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2202      	movs	r2, #2
 8006580:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006584:	e00b      	b.n	800659e <HAL_TIM_IC_Start+0x106>
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	2b10      	cmp	r3, #16
 800658a:	d104      	bne.n	8006596 <HAL_TIM_IC_Start+0xfe>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2202      	movs	r2, #2
 8006590:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006594:	e003      	b.n	800659e <HAL_TIM_IC_Start+0x106>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2202      	movs	r2, #2
 800659a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d104      	bne.n	80065ae <HAL_TIM_IC_Start+0x116>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2202      	movs	r2, #2
 80065a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80065ac:	e013      	b.n	80065d6 <HAL_TIM_IC_Start+0x13e>
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	2b04      	cmp	r3, #4
 80065b2:	d104      	bne.n	80065be <HAL_TIM_IC_Start+0x126>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2202      	movs	r2, #2
 80065b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80065bc:	e00b      	b.n	80065d6 <HAL_TIM_IC_Start+0x13e>
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	2b08      	cmp	r3, #8
 80065c2:	d104      	bne.n	80065ce <HAL_TIM_IC_Start+0x136>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2202      	movs	r2, #2
 80065c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80065cc:	e003      	b.n	80065d6 <HAL_TIM_IC_Start+0x13e>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2202      	movs	r2, #2
 80065d2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	2201      	movs	r2, #1
 80065dc:	6839      	ldr	r1, [r7, #0]
 80065de:	4618      	mov	r0, r3
 80065e0:	f000 ff60 	bl	80074a4 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4a1b      	ldr	r2, [pc, #108]	; (8006658 <HAL_TIM_IC_Start+0x1c0>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d00e      	beq.n	800660c <HAL_TIM_IC_Start+0x174>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065f6:	d009      	beq.n	800660c <HAL_TIM_IC_Start+0x174>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	4a17      	ldr	r2, [pc, #92]	; (800665c <HAL_TIM_IC_Start+0x1c4>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d004      	beq.n	800660c <HAL_TIM_IC_Start+0x174>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a16      	ldr	r2, [pc, #88]	; (8006660 <HAL_TIM_IC_Start+0x1c8>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d115      	bne.n	8006638 <HAL_TIM_IC_Start+0x1a0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	689a      	ldr	r2, [r3, #8]
 8006612:	4b14      	ldr	r3, [pc, #80]	; (8006664 <HAL_TIM_IC_Start+0x1cc>)
 8006614:	4013      	ands	r3, r2
 8006616:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	2b06      	cmp	r3, #6
 800661c:	d015      	beq.n	800664a <HAL_TIM_IC_Start+0x1b2>
 800661e:	68bb      	ldr	r3, [r7, #8]
 8006620:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006624:	d011      	beq.n	800664a <HAL_TIM_IC_Start+0x1b2>
    {
      __HAL_TIM_ENABLE(htim);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f042 0201 	orr.w	r2, r2, #1
 8006634:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006636:	e008      	b.n	800664a <HAL_TIM_IC_Start+0x1b2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f042 0201 	orr.w	r2, r2, #1
 8006646:	601a      	str	r2, [r3, #0]
 8006648:	e000      	b.n	800664c <HAL_TIM_IC_Start+0x1b4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800664a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800664c:	2300      	movs	r3, #0
}
 800664e:	4618      	mov	r0, r3
 8006650:	3710      	adds	r7, #16
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}
 8006656:	bf00      	nop
 8006658:	40012c00 	.word	0x40012c00
 800665c:	40000400 	.word	0x40000400
 8006660:	40014000 	.word	0x40014000
 8006664:	00010007 	.word	0x00010007

08006668 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b084      	sub	sp, #16
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
 8006670:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006672:	2300      	movs	r3, #0
 8006674:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d104      	bne.n	8006686 <HAL_TIM_IC_Start_IT+0x1e>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006682:	b2db      	uxtb	r3, r3
 8006684:	e023      	b.n	80066ce <HAL_TIM_IC_Start_IT+0x66>
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	2b04      	cmp	r3, #4
 800668a:	d104      	bne.n	8006696 <HAL_TIM_IC_Start_IT+0x2e>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006692:	b2db      	uxtb	r3, r3
 8006694:	e01b      	b.n	80066ce <HAL_TIM_IC_Start_IT+0x66>
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	2b08      	cmp	r3, #8
 800669a:	d104      	bne.n	80066a6 <HAL_TIM_IC_Start_IT+0x3e>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	e013      	b.n	80066ce <HAL_TIM_IC_Start_IT+0x66>
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	2b0c      	cmp	r3, #12
 80066aa:	d104      	bne.n	80066b6 <HAL_TIM_IC_Start_IT+0x4e>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80066b2:	b2db      	uxtb	r3, r3
 80066b4:	e00b      	b.n	80066ce <HAL_TIM_IC_Start_IT+0x66>
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	2b10      	cmp	r3, #16
 80066ba:	d104      	bne.n	80066c6 <HAL_TIM_IC_Start_IT+0x5e>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80066c2:	b2db      	uxtb	r3, r3
 80066c4:	e003      	b.n	80066ce <HAL_TIM_IC_Start_IT+0x66>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80066cc:	b2db      	uxtb	r3, r3
 80066ce:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d104      	bne.n	80066e0 <HAL_TIM_IC_Start_IT+0x78>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80066dc:	b2db      	uxtb	r3, r3
 80066de:	e013      	b.n	8006708 <HAL_TIM_IC_Start_IT+0xa0>
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	2b04      	cmp	r3, #4
 80066e4:	d104      	bne.n	80066f0 <HAL_TIM_IC_Start_IT+0x88>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80066ec:	b2db      	uxtb	r3, r3
 80066ee:	e00b      	b.n	8006708 <HAL_TIM_IC_Start_IT+0xa0>
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	2b08      	cmp	r3, #8
 80066f4:	d104      	bne.n	8006700 <HAL_TIM_IC_Start_IT+0x98>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80066fc:	b2db      	uxtb	r3, r3
 80066fe:	e003      	b.n	8006708 <HAL_TIM_IC_Start_IT+0xa0>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8006706:	b2db      	uxtb	r3, r3
 8006708:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800670a:	7bbb      	ldrb	r3, [r7, #14]
 800670c:	2b01      	cmp	r3, #1
 800670e:	d102      	bne.n	8006716 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006710:	7b7b      	ldrb	r3, [r7, #13]
 8006712:	2b01      	cmp	r3, #1
 8006714:	d001      	beq.n	800671a <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8006716:	2301      	movs	r3, #1
 8006718:	e0ce      	b.n	80068b8 <HAL_TIM_IC_Start_IT+0x250>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d104      	bne.n	800672a <HAL_TIM_IC_Start_IT+0xc2>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2202      	movs	r2, #2
 8006724:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006728:	e023      	b.n	8006772 <HAL_TIM_IC_Start_IT+0x10a>
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	2b04      	cmp	r3, #4
 800672e:	d104      	bne.n	800673a <HAL_TIM_IC_Start_IT+0xd2>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2202      	movs	r2, #2
 8006734:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006738:	e01b      	b.n	8006772 <HAL_TIM_IC_Start_IT+0x10a>
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	2b08      	cmp	r3, #8
 800673e:	d104      	bne.n	800674a <HAL_TIM_IC_Start_IT+0xe2>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2202      	movs	r2, #2
 8006744:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006748:	e013      	b.n	8006772 <HAL_TIM_IC_Start_IT+0x10a>
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	2b0c      	cmp	r3, #12
 800674e:	d104      	bne.n	800675a <HAL_TIM_IC_Start_IT+0xf2>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2202      	movs	r2, #2
 8006754:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006758:	e00b      	b.n	8006772 <HAL_TIM_IC_Start_IT+0x10a>
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	2b10      	cmp	r3, #16
 800675e:	d104      	bne.n	800676a <HAL_TIM_IC_Start_IT+0x102>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2202      	movs	r2, #2
 8006764:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006768:	e003      	b.n	8006772 <HAL_TIM_IC_Start_IT+0x10a>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2202      	movs	r2, #2
 800676e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d104      	bne.n	8006782 <HAL_TIM_IC_Start_IT+0x11a>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2202      	movs	r2, #2
 800677c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006780:	e013      	b.n	80067aa <HAL_TIM_IC_Start_IT+0x142>
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	2b04      	cmp	r3, #4
 8006786:	d104      	bne.n	8006792 <HAL_TIM_IC_Start_IT+0x12a>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2202      	movs	r2, #2
 800678c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006790:	e00b      	b.n	80067aa <HAL_TIM_IC_Start_IT+0x142>
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	2b08      	cmp	r3, #8
 8006796:	d104      	bne.n	80067a2 <HAL_TIM_IC_Start_IT+0x13a>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2202      	movs	r2, #2
 800679c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80067a0:	e003      	b.n	80067aa <HAL_TIM_IC_Start_IT+0x142>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2202      	movs	r2, #2
 80067a6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	2b0c      	cmp	r3, #12
 80067ae:	d841      	bhi.n	8006834 <HAL_TIM_IC_Start_IT+0x1cc>
 80067b0:	a201      	add	r2, pc, #4	; (adr r2, 80067b8 <HAL_TIM_IC_Start_IT+0x150>)
 80067b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067b6:	bf00      	nop
 80067b8:	080067ed 	.word	0x080067ed
 80067bc:	08006835 	.word	0x08006835
 80067c0:	08006835 	.word	0x08006835
 80067c4:	08006835 	.word	0x08006835
 80067c8:	080067ff 	.word	0x080067ff
 80067cc:	08006835 	.word	0x08006835
 80067d0:	08006835 	.word	0x08006835
 80067d4:	08006835 	.word	0x08006835
 80067d8:	08006811 	.word	0x08006811
 80067dc:	08006835 	.word	0x08006835
 80067e0:	08006835 	.word	0x08006835
 80067e4:	08006835 	.word	0x08006835
 80067e8:	08006823 	.word	0x08006823
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	68da      	ldr	r2, [r3, #12]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f042 0202 	orr.w	r2, r2, #2
 80067fa:	60da      	str	r2, [r3, #12]
      break;
 80067fc:	e01d      	b.n	800683a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	68da      	ldr	r2, [r3, #12]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f042 0204 	orr.w	r2, r2, #4
 800680c:	60da      	str	r2, [r3, #12]
      break;
 800680e:	e014      	b.n	800683a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	68da      	ldr	r2, [r3, #12]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f042 0208 	orr.w	r2, r2, #8
 800681e:	60da      	str	r2, [r3, #12]
      break;
 8006820:	e00b      	b.n	800683a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	68da      	ldr	r2, [r3, #12]
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f042 0210 	orr.w	r2, r2, #16
 8006830:	60da      	str	r2, [r3, #12]
      break;
 8006832:	e002      	b.n	800683a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8006834:	2301      	movs	r3, #1
 8006836:	73fb      	strb	r3, [r7, #15]
      break;
 8006838:	bf00      	nop
  }

  if (status == HAL_OK)
 800683a:	7bfb      	ldrb	r3, [r7, #15]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d13a      	bne.n	80068b6 <HAL_TIM_IC_Start_IT+0x24e>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	2201      	movs	r2, #1
 8006846:	6839      	ldr	r1, [r7, #0]
 8006848:	4618      	mov	r0, r3
 800684a:	f000 fe2b 	bl	80074a4 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a1b      	ldr	r2, [pc, #108]	; (80068c0 <HAL_TIM_IC_Start_IT+0x258>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d00e      	beq.n	8006876 <HAL_TIM_IC_Start_IT+0x20e>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006860:	d009      	beq.n	8006876 <HAL_TIM_IC_Start_IT+0x20e>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a17      	ldr	r2, [pc, #92]	; (80068c4 <HAL_TIM_IC_Start_IT+0x25c>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d004      	beq.n	8006876 <HAL_TIM_IC_Start_IT+0x20e>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a15      	ldr	r2, [pc, #84]	; (80068c8 <HAL_TIM_IC_Start_IT+0x260>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d115      	bne.n	80068a2 <HAL_TIM_IC_Start_IT+0x23a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	689a      	ldr	r2, [r3, #8]
 800687c:	4b13      	ldr	r3, [pc, #76]	; (80068cc <HAL_TIM_IC_Start_IT+0x264>)
 800687e:	4013      	ands	r3, r2
 8006880:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	2b06      	cmp	r3, #6
 8006886:	d015      	beq.n	80068b4 <HAL_TIM_IC_Start_IT+0x24c>
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800688e:	d011      	beq.n	80068b4 <HAL_TIM_IC_Start_IT+0x24c>
      {
        __HAL_TIM_ENABLE(htim);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	681a      	ldr	r2, [r3, #0]
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f042 0201 	orr.w	r2, r2, #1
 800689e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068a0:	e008      	b.n	80068b4 <HAL_TIM_IC_Start_IT+0x24c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	681a      	ldr	r2, [r3, #0]
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f042 0201 	orr.w	r2, r2, #1
 80068b0:	601a      	str	r2, [r3, #0]
 80068b2:	e000      	b.n	80068b6 <HAL_TIM_IC_Start_IT+0x24e>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068b4:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80068b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80068b8:	4618      	mov	r0, r3
 80068ba:	3710      	adds	r7, #16
 80068bc:	46bd      	mov	sp, r7
 80068be:	bd80      	pop	{r7, pc}
 80068c0:	40012c00 	.word	0x40012c00
 80068c4:	40000400 	.word	0x40000400
 80068c8:	40014000 	.word	0x40014000
 80068cc:	00010007 	.word	0x00010007

080068d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b082      	sub	sp, #8
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	691b      	ldr	r3, [r3, #16]
 80068de:	f003 0302 	and.w	r3, r3, #2
 80068e2:	2b02      	cmp	r3, #2
 80068e4:	d122      	bne.n	800692c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	68db      	ldr	r3, [r3, #12]
 80068ec:	f003 0302 	and.w	r3, r3, #2
 80068f0:	2b02      	cmp	r3, #2
 80068f2:	d11b      	bne.n	800692c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f06f 0202 	mvn.w	r2, #2
 80068fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2201      	movs	r2, #1
 8006902:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	699b      	ldr	r3, [r3, #24]
 800690a:	f003 0303 	and.w	r3, r3, #3
 800690e:	2b00      	cmp	r3, #0
 8006910:	d003      	beq.n	800691a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f7fb f8f6 	bl	8001b04 <HAL_TIM_IC_CaptureCallback>
 8006918:	e005      	b.n	8006926 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800691a:	6878      	ldr	r0, [r7, #4]
 800691c:	f000 faec 	bl	8006ef8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006920:	6878      	ldr	r0, [r7, #4]
 8006922:	f000 faf3 	bl	8006f0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2200      	movs	r2, #0
 800692a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	691b      	ldr	r3, [r3, #16]
 8006932:	f003 0304 	and.w	r3, r3, #4
 8006936:	2b04      	cmp	r3, #4
 8006938:	d122      	bne.n	8006980 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	68db      	ldr	r3, [r3, #12]
 8006940:	f003 0304 	and.w	r3, r3, #4
 8006944:	2b04      	cmp	r3, #4
 8006946:	d11b      	bne.n	8006980 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f06f 0204 	mvn.w	r2, #4
 8006950:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2202      	movs	r2, #2
 8006956:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	699b      	ldr	r3, [r3, #24]
 800695e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006962:	2b00      	cmp	r3, #0
 8006964:	d003      	beq.n	800696e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f7fb f8cc 	bl	8001b04 <HAL_TIM_IC_CaptureCallback>
 800696c:	e005      	b.n	800697a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f000 fac2 	bl	8006ef8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006974:	6878      	ldr	r0, [r7, #4]
 8006976:	f000 fac9 	bl	8006f0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2200      	movs	r2, #0
 800697e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	691b      	ldr	r3, [r3, #16]
 8006986:	f003 0308 	and.w	r3, r3, #8
 800698a:	2b08      	cmp	r3, #8
 800698c:	d122      	bne.n	80069d4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	68db      	ldr	r3, [r3, #12]
 8006994:	f003 0308 	and.w	r3, r3, #8
 8006998:	2b08      	cmp	r3, #8
 800699a:	d11b      	bne.n	80069d4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f06f 0208 	mvn.w	r2, #8
 80069a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2204      	movs	r2, #4
 80069aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	69db      	ldr	r3, [r3, #28]
 80069b2:	f003 0303 	and.w	r3, r3, #3
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d003      	beq.n	80069c2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f7fb f8a2 	bl	8001b04 <HAL_TIM_IC_CaptureCallback>
 80069c0:	e005      	b.n	80069ce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f000 fa98 	bl	8006ef8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f000 fa9f 	bl	8006f0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2200      	movs	r2, #0
 80069d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	691b      	ldr	r3, [r3, #16]
 80069da:	f003 0310 	and.w	r3, r3, #16
 80069de:	2b10      	cmp	r3, #16
 80069e0:	d122      	bne.n	8006a28 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	68db      	ldr	r3, [r3, #12]
 80069e8:	f003 0310 	and.w	r3, r3, #16
 80069ec:	2b10      	cmp	r3, #16
 80069ee:	d11b      	bne.n	8006a28 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f06f 0210 	mvn.w	r2, #16
 80069f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2208      	movs	r2, #8
 80069fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	69db      	ldr	r3, [r3, #28]
 8006a06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d003      	beq.n	8006a16 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f7fb f878 	bl	8001b04 <HAL_TIM_IC_CaptureCallback>
 8006a14:	e005      	b.n	8006a22 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f000 fa6e 	bl	8006ef8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	f000 fa75 	bl	8006f0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2200      	movs	r2, #0
 8006a26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	691b      	ldr	r3, [r3, #16]
 8006a2e:	f003 0301 	and.w	r3, r3, #1
 8006a32:	2b01      	cmp	r3, #1
 8006a34:	d10e      	bne.n	8006a54 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	68db      	ldr	r3, [r3, #12]
 8006a3c:	f003 0301 	and.w	r3, r3, #1
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	d107      	bne.n	8006a54 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f06f 0201 	mvn.w	r2, #1
 8006a4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f000 fa48 	bl	8006ee4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	691b      	ldr	r3, [r3, #16]
 8006a5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a5e:	2b80      	cmp	r3, #128	; 0x80
 8006a60:	d10e      	bne.n	8006a80 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	68db      	ldr	r3, [r3, #12]
 8006a68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a6c:	2b80      	cmp	r3, #128	; 0x80
 8006a6e:	d107      	bne.n	8006a80 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006a78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f000 fdb0 	bl	80075e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	691b      	ldr	r3, [r3, #16]
 8006a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a8e:	d10e      	bne.n	8006aae <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	68db      	ldr	r3, [r3, #12]
 8006a96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a9a:	2b80      	cmp	r3, #128	; 0x80
 8006a9c:	d107      	bne.n	8006aae <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006aa6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f000 fda3 	bl	80075f4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	691b      	ldr	r3, [r3, #16]
 8006ab4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ab8:	2b40      	cmp	r3, #64	; 0x40
 8006aba:	d10e      	bne.n	8006ada <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	68db      	ldr	r3, [r3, #12]
 8006ac2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ac6:	2b40      	cmp	r3, #64	; 0x40
 8006ac8:	d107      	bne.n	8006ada <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006ad2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006ad4:	6878      	ldr	r0, [r7, #4]
 8006ad6:	f000 fa23 	bl	8006f20 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	691b      	ldr	r3, [r3, #16]
 8006ae0:	f003 0320 	and.w	r3, r3, #32
 8006ae4:	2b20      	cmp	r3, #32
 8006ae6:	d10e      	bne.n	8006b06 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	68db      	ldr	r3, [r3, #12]
 8006aee:	f003 0320 	and.w	r3, r3, #32
 8006af2:	2b20      	cmp	r3, #32
 8006af4:	d107      	bne.n	8006b06 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f06f 0220 	mvn.w	r2, #32
 8006afe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006b00:	6878      	ldr	r0, [r7, #4]
 8006b02:	f000 fd63 	bl	80075cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006b06:	bf00      	nop
 8006b08:	3708      	adds	r7, #8
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}

08006b0e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006b0e:	b580      	push	{r7, lr}
 8006b10:	b086      	sub	sp, #24
 8006b12:	af00      	add	r7, sp, #0
 8006b14:	60f8      	str	r0, [r7, #12]
 8006b16:	60b9      	str	r1, [r7, #8]
 8006b18:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b24:	2b01      	cmp	r3, #1
 8006b26:	d101      	bne.n	8006b2c <HAL_TIM_IC_ConfigChannel+0x1e>
 8006b28:	2302      	movs	r3, #2
 8006b2a:	e088      	b.n	8006c3e <HAL_TIM_IC_ConfigChannel+0x130>
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	2201      	movs	r2, #1
 8006b30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d11b      	bne.n	8006b72 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	6818      	ldr	r0, [r3, #0]
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	6819      	ldr	r1, [r3, #0]
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	685a      	ldr	r2, [r3, #4]
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	68db      	ldr	r3, [r3, #12]
 8006b4a:	f000 faff 	bl	800714c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	699a      	ldr	r2, [r3, #24]
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f022 020c 	bic.w	r2, r2, #12
 8006b5c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	6999      	ldr	r1, [r3, #24]
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	689a      	ldr	r2, [r3, #8]
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	430a      	orrs	r2, r1
 8006b6e:	619a      	str	r2, [r3, #24]
 8006b70:	e060      	b.n	8006c34 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2b04      	cmp	r3, #4
 8006b76:	d11c      	bne.n	8006bb2 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	6818      	ldr	r0, [r3, #0]
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	6819      	ldr	r1, [r3, #0]
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	685a      	ldr	r2, [r3, #4]
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	68db      	ldr	r3, [r3, #12]
 8006b88:	f000 fb6b 	bl	8007262 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	699a      	ldr	r2, [r3, #24]
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006b9a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	6999      	ldr	r1, [r3, #24]
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	689b      	ldr	r3, [r3, #8]
 8006ba6:	021a      	lsls	r2, r3, #8
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	430a      	orrs	r2, r1
 8006bae:	619a      	str	r2, [r3, #24]
 8006bb0:	e040      	b.n	8006c34 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2b08      	cmp	r3, #8
 8006bb6:	d11b      	bne.n	8006bf0 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	6818      	ldr	r0, [r3, #0]
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	6819      	ldr	r1, [r3, #0]
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	685a      	ldr	r2, [r3, #4]
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	68db      	ldr	r3, [r3, #12]
 8006bc8:	f000 fbb8 	bl	800733c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	69da      	ldr	r2, [r3, #28]
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f022 020c 	bic.w	r2, r2, #12
 8006bda:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	69d9      	ldr	r1, [r3, #28]
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	689a      	ldr	r2, [r3, #8]
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	430a      	orrs	r2, r1
 8006bec:	61da      	str	r2, [r3, #28]
 8006bee:	e021      	b.n	8006c34 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2b0c      	cmp	r3, #12
 8006bf4:	d11c      	bne.n	8006c30 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	6818      	ldr	r0, [r3, #0]
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	6819      	ldr	r1, [r3, #0]
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	685a      	ldr	r2, [r3, #4]
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	68db      	ldr	r3, [r3, #12]
 8006c06:	f000 fbd5 	bl	80073b4 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	69da      	ldr	r2, [r3, #28]
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006c18:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	69d9      	ldr	r1, [r3, #28]
 8006c20:	68bb      	ldr	r3, [r7, #8]
 8006c22:	689b      	ldr	r3, [r3, #8]
 8006c24:	021a      	lsls	r2, r3, #8
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	430a      	orrs	r2, r1
 8006c2c:	61da      	str	r2, [r3, #28]
 8006c2e:	e001      	b.n	8006c34 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006c30:	2301      	movs	r3, #1
 8006c32:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	2200      	movs	r2, #0
 8006c38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006c3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3718      	adds	r7, #24
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}

08006c46 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006c46:	b580      	push	{r7, lr}
 8006c48:	b084      	sub	sp, #16
 8006c4a:	af00      	add	r7, sp, #0
 8006c4c:	6078      	str	r0, [r7, #4]
 8006c4e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c50:	2300      	movs	r3, #0
 8006c52:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c5a:	2b01      	cmp	r3, #1
 8006c5c:	d101      	bne.n	8006c62 <HAL_TIM_ConfigClockSource+0x1c>
 8006c5e:	2302      	movs	r3, #2
 8006c60:	e0b6      	b.n	8006dd0 <HAL_TIM_ConfigClockSource+0x18a>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2201      	movs	r2, #1
 8006c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2202      	movs	r2, #2
 8006c6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006c7a:	68bb      	ldr	r3, [r7, #8]
 8006c7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c80:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006c84:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c8c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	68ba      	ldr	r2, [r7, #8]
 8006c94:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c9e:	d03e      	beq.n	8006d1e <HAL_TIM_ConfigClockSource+0xd8>
 8006ca0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ca4:	f200 8087 	bhi.w	8006db6 <HAL_TIM_ConfigClockSource+0x170>
 8006ca8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cac:	f000 8086 	beq.w	8006dbc <HAL_TIM_ConfigClockSource+0x176>
 8006cb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cb4:	d87f      	bhi.n	8006db6 <HAL_TIM_ConfigClockSource+0x170>
 8006cb6:	2b70      	cmp	r3, #112	; 0x70
 8006cb8:	d01a      	beq.n	8006cf0 <HAL_TIM_ConfigClockSource+0xaa>
 8006cba:	2b70      	cmp	r3, #112	; 0x70
 8006cbc:	d87b      	bhi.n	8006db6 <HAL_TIM_ConfigClockSource+0x170>
 8006cbe:	2b60      	cmp	r3, #96	; 0x60
 8006cc0:	d050      	beq.n	8006d64 <HAL_TIM_ConfigClockSource+0x11e>
 8006cc2:	2b60      	cmp	r3, #96	; 0x60
 8006cc4:	d877      	bhi.n	8006db6 <HAL_TIM_ConfigClockSource+0x170>
 8006cc6:	2b50      	cmp	r3, #80	; 0x50
 8006cc8:	d03c      	beq.n	8006d44 <HAL_TIM_ConfigClockSource+0xfe>
 8006cca:	2b50      	cmp	r3, #80	; 0x50
 8006ccc:	d873      	bhi.n	8006db6 <HAL_TIM_ConfigClockSource+0x170>
 8006cce:	2b40      	cmp	r3, #64	; 0x40
 8006cd0:	d058      	beq.n	8006d84 <HAL_TIM_ConfigClockSource+0x13e>
 8006cd2:	2b40      	cmp	r3, #64	; 0x40
 8006cd4:	d86f      	bhi.n	8006db6 <HAL_TIM_ConfigClockSource+0x170>
 8006cd6:	2b30      	cmp	r3, #48	; 0x30
 8006cd8:	d064      	beq.n	8006da4 <HAL_TIM_ConfigClockSource+0x15e>
 8006cda:	2b30      	cmp	r3, #48	; 0x30
 8006cdc:	d86b      	bhi.n	8006db6 <HAL_TIM_ConfigClockSource+0x170>
 8006cde:	2b20      	cmp	r3, #32
 8006ce0:	d060      	beq.n	8006da4 <HAL_TIM_ConfigClockSource+0x15e>
 8006ce2:	2b20      	cmp	r3, #32
 8006ce4:	d867      	bhi.n	8006db6 <HAL_TIM_ConfigClockSource+0x170>
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d05c      	beq.n	8006da4 <HAL_TIM_ConfigClockSource+0x15e>
 8006cea:	2b10      	cmp	r3, #16
 8006cec:	d05a      	beq.n	8006da4 <HAL_TIM_ConfigClockSource+0x15e>
 8006cee:	e062      	b.n	8006db6 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6818      	ldr	r0, [r3, #0]
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	6899      	ldr	r1, [r3, #8]
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	685a      	ldr	r2, [r3, #4]
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	68db      	ldr	r3, [r3, #12]
 8006d00:	f000 fbb0 	bl	8007464 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	689b      	ldr	r3, [r3, #8]
 8006d0a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006d12:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	68ba      	ldr	r2, [r7, #8]
 8006d1a:	609a      	str	r2, [r3, #8]
      break;
 8006d1c:	e04f      	b.n	8006dbe <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6818      	ldr	r0, [r3, #0]
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	6899      	ldr	r1, [r3, #8]
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	685a      	ldr	r2, [r3, #4]
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	68db      	ldr	r3, [r3, #12]
 8006d2e:	f000 fb99 	bl	8007464 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	689a      	ldr	r2, [r3, #8]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006d40:	609a      	str	r2, [r3, #8]
      break;
 8006d42:	e03c      	b.n	8006dbe <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6818      	ldr	r0, [r3, #0]
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	6859      	ldr	r1, [r3, #4]
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	68db      	ldr	r3, [r3, #12]
 8006d50:	461a      	mov	r2, r3
 8006d52:	f000 fa57 	bl	8007204 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	2150      	movs	r1, #80	; 0x50
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	f000 fb66 	bl	800742e <TIM_ITRx_SetConfig>
      break;
 8006d62:	e02c      	b.n	8006dbe <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6818      	ldr	r0, [r3, #0]
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	6859      	ldr	r1, [r3, #4]
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	68db      	ldr	r3, [r3, #12]
 8006d70:	461a      	mov	r2, r3
 8006d72:	f000 fab3 	bl	80072dc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	2160      	movs	r1, #96	; 0x60
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	f000 fb56 	bl	800742e <TIM_ITRx_SetConfig>
      break;
 8006d82:	e01c      	b.n	8006dbe <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6818      	ldr	r0, [r3, #0]
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	6859      	ldr	r1, [r3, #4]
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	461a      	mov	r2, r3
 8006d92:	f000 fa37 	bl	8007204 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	2140      	movs	r1, #64	; 0x40
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	f000 fb46 	bl	800742e <TIM_ITRx_SetConfig>
      break;
 8006da2:	e00c      	b.n	8006dbe <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4619      	mov	r1, r3
 8006dae:	4610      	mov	r0, r2
 8006db0:	f000 fb3d 	bl	800742e <TIM_ITRx_SetConfig>
      break;
 8006db4:	e003      	b.n	8006dbe <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006db6:	2301      	movs	r3, #1
 8006db8:	73fb      	strb	r3, [r7, #15]
      break;
 8006dba:	e000      	b.n	8006dbe <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006dbc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2201      	movs	r2, #1
 8006dc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006dce:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	3710      	adds	r7, #16
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}

08006dd8 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b082      	sub	sp, #8
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
 8006de0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006de8:	2b01      	cmp	r3, #1
 8006dea:	d101      	bne.n	8006df0 <HAL_TIM_SlaveConfigSynchro+0x18>
 8006dec:	2302      	movs	r3, #2
 8006dee:	e031      	b.n	8006e54 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2201      	movs	r2, #1
 8006df4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2202      	movs	r2, #2
 8006dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006e00:	6839      	ldr	r1, [r7, #0]
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f000 f90e 	bl	8007024 <TIM_SlaveTimer_SetConfig>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d009      	beq.n	8006e22 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2201      	movs	r2, #1
 8006e12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8006e1e:	2301      	movs	r3, #1
 8006e20:	e018      	b.n	8006e54 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	68da      	ldr	r2, [r3, #12]
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e30:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	68da      	ldr	r2, [r3, #12]
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006e40:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2201      	movs	r2, #1
 8006e46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e52:	2300      	movs	r3, #0
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	3708      	adds	r7, #8
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}

08006e5c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b085      	sub	sp, #20
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
 8006e64:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006e66:	2300      	movs	r3, #0
 8006e68:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	2b0c      	cmp	r3, #12
 8006e6e:	d831      	bhi.n	8006ed4 <HAL_TIM_ReadCapturedValue+0x78>
 8006e70:	a201      	add	r2, pc, #4	; (adr r2, 8006e78 <HAL_TIM_ReadCapturedValue+0x1c>)
 8006e72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e76:	bf00      	nop
 8006e78:	08006ead 	.word	0x08006ead
 8006e7c:	08006ed5 	.word	0x08006ed5
 8006e80:	08006ed5 	.word	0x08006ed5
 8006e84:	08006ed5 	.word	0x08006ed5
 8006e88:	08006eb7 	.word	0x08006eb7
 8006e8c:	08006ed5 	.word	0x08006ed5
 8006e90:	08006ed5 	.word	0x08006ed5
 8006e94:	08006ed5 	.word	0x08006ed5
 8006e98:	08006ec1 	.word	0x08006ec1
 8006e9c:	08006ed5 	.word	0x08006ed5
 8006ea0:	08006ed5 	.word	0x08006ed5
 8006ea4:	08006ed5 	.word	0x08006ed5
 8006ea8:	08006ecb 	.word	0x08006ecb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006eb2:	60fb      	str	r3, [r7, #12]

      break;
 8006eb4:	e00f      	b.n	8006ed6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ebc:	60fb      	str	r3, [r7, #12]

      break;
 8006ebe:	e00a      	b.n	8006ed6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ec6:	60fb      	str	r3, [r7, #12]

      break;
 8006ec8:	e005      	b.n	8006ed6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ed0:	60fb      	str	r3, [r7, #12]

      break;
 8006ed2:	e000      	b.n	8006ed6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006ed4:	bf00      	nop
  }

  return tmpreg;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3714      	adds	r7, #20
 8006edc:	46bd      	mov	sp, r7
 8006ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee2:	4770      	bx	lr

08006ee4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b083      	sub	sp, #12
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006eec:	bf00      	nop
 8006eee:	370c      	adds	r7, #12
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef6:	4770      	bx	lr

08006ef8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006ef8:	b480      	push	{r7}
 8006efa:	b083      	sub	sp, #12
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f00:	bf00      	nop
 8006f02:	370c      	adds	r7, #12
 8006f04:	46bd      	mov	sp, r7
 8006f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0a:	4770      	bx	lr

08006f0c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	b083      	sub	sp, #12
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006f14:	bf00      	nop
 8006f16:	370c      	adds	r7, #12
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1e:	4770      	bx	lr

08006f20 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006f20:	b480      	push	{r7}
 8006f22:	b083      	sub	sp, #12
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006f28:	bf00      	nop
 8006f2a:	370c      	adds	r7, #12
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f32:	4770      	bx	lr

08006f34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006f34:	b480      	push	{r7}
 8006f36:	b085      	sub	sp, #20
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
 8006f3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	4a32      	ldr	r2, [pc, #200]	; (8007010 <TIM_Base_SetConfig+0xdc>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d007      	beq.n	8006f5c <TIM_Base_SetConfig+0x28>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f52:	d003      	beq.n	8006f5c <TIM_Base_SetConfig+0x28>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	4a2f      	ldr	r2, [pc, #188]	; (8007014 <TIM_Base_SetConfig+0xe0>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d108      	bne.n	8006f6e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	685b      	ldr	r3, [r3, #4]
 8006f68:	68fa      	ldr	r2, [r7, #12]
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	4a27      	ldr	r2, [pc, #156]	; (8007010 <TIM_Base_SetConfig+0xdc>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d013      	beq.n	8006f9e <TIM_Base_SetConfig+0x6a>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f7c:	d00f      	beq.n	8006f9e <TIM_Base_SetConfig+0x6a>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	4a24      	ldr	r2, [pc, #144]	; (8007014 <TIM_Base_SetConfig+0xe0>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d00b      	beq.n	8006f9e <TIM_Base_SetConfig+0x6a>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	4a23      	ldr	r2, [pc, #140]	; (8007018 <TIM_Base_SetConfig+0xe4>)
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d007      	beq.n	8006f9e <TIM_Base_SetConfig+0x6a>
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	4a22      	ldr	r2, [pc, #136]	; (800701c <TIM_Base_SetConfig+0xe8>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d003      	beq.n	8006f9e <TIM_Base_SetConfig+0x6a>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	4a21      	ldr	r2, [pc, #132]	; (8007020 <TIM_Base_SetConfig+0xec>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d108      	bne.n	8006fb0 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fa4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	68db      	ldr	r3, [r3, #12]
 8006faa:	68fa      	ldr	r2, [r7, #12]
 8006fac:	4313      	orrs	r3, r2
 8006fae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	695b      	ldr	r3, [r3, #20]
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	68fa      	ldr	r2, [r7, #12]
 8006fc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	689a      	ldr	r2, [r3, #8]
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	681a      	ldr	r2, [r3, #0]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	4a0e      	ldr	r2, [pc, #56]	; (8007010 <TIM_Base_SetConfig+0xdc>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d00b      	beq.n	8006ff4 <TIM_Base_SetConfig+0xc0>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	4a0e      	ldr	r2, [pc, #56]	; (8007018 <TIM_Base_SetConfig+0xe4>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d007      	beq.n	8006ff4 <TIM_Base_SetConfig+0xc0>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	4a0d      	ldr	r2, [pc, #52]	; (800701c <TIM_Base_SetConfig+0xe8>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d003      	beq.n	8006ff4 <TIM_Base_SetConfig+0xc0>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	4a0c      	ldr	r2, [pc, #48]	; (8007020 <TIM_Base_SetConfig+0xec>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d103      	bne.n	8006ffc <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	691a      	ldr	r2, [r3, #16]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2201      	movs	r2, #1
 8007000:	615a      	str	r2, [r3, #20]
}
 8007002:	bf00      	nop
 8007004:	3714      	adds	r7, #20
 8007006:	46bd      	mov	sp, r7
 8007008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700c:	4770      	bx	lr
 800700e:	bf00      	nop
 8007010:	40012c00 	.word	0x40012c00
 8007014:	40000400 	.word	0x40000400
 8007018:	40014000 	.word	0x40014000
 800701c:	40014400 	.word	0x40014400
 8007020:	40014800 	.word	0x40014800

08007024 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b086      	sub	sp, #24
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
 800702c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800702e:	2300      	movs	r3, #0
 8007030:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	689b      	ldr	r3, [r3, #8]
 8007038:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800703a:	693b      	ldr	r3, [r7, #16]
 800703c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007040:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	685b      	ldr	r3, [r3, #4]
 8007046:	693a      	ldr	r2, [r7, #16]
 8007048:	4313      	orrs	r3, r2
 800704a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007052:	f023 0307 	bic.w	r3, r3, #7
 8007056:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	693a      	ldr	r2, [r7, #16]
 800705e:	4313      	orrs	r3, r2
 8007060:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	693a      	ldr	r2, [r7, #16]
 8007068:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	685b      	ldr	r3, [r3, #4]
 800706e:	2b70      	cmp	r3, #112	; 0x70
 8007070:	d01a      	beq.n	80070a8 <TIM_SlaveTimer_SetConfig+0x84>
 8007072:	2b70      	cmp	r3, #112	; 0x70
 8007074:	d860      	bhi.n	8007138 <TIM_SlaveTimer_SetConfig+0x114>
 8007076:	2b60      	cmp	r3, #96	; 0x60
 8007078:	d054      	beq.n	8007124 <TIM_SlaveTimer_SetConfig+0x100>
 800707a:	2b60      	cmp	r3, #96	; 0x60
 800707c:	d85c      	bhi.n	8007138 <TIM_SlaveTimer_SetConfig+0x114>
 800707e:	2b50      	cmp	r3, #80	; 0x50
 8007080:	d046      	beq.n	8007110 <TIM_SlaveTimer_SetConfig+0xec>
 8007082:	2b50      	cmp	r3, #80	; 0x50
 8007084:	d858      	bhi.n	8007138 <TIM_SlaveTimer_SetConfig+0x114>
 8007086:	2b40      	cmp	r3, #64	; 0x40
 8007088:	d019      	beq.n	80070be <TIM_SlaveTimer_SetConfig+0x9a>
 800708a:	2b40      	cmp	r3, #64	; 0x40
 800708c:	d854      	bhi.n	8007138 <TIM_SlaveTimer_SetConfig+0x114>
 800708e:	2b30      	cmp	r3, #48	; 0x30
 8007090:	d055      	beq.n	800713e <TIM_SlaveTimer_SetConfig+0x11a>
 8007092:	2b30      	cmp	r3, #48	; 0x30
 8007094:	d850      	bhi.n	8007138 <TIM_SlaveTimer_SetConfig+0x114>
 8007096:	2b20      	cmp	r3, #32
 8007098:	d051      	beq.n	800713e <TIM_SlaveTimer_SetConfig+0x11a>
 800709a:	2b20      	cmp	r3, #32
 800709c:	d84c      	bhi.n	8007138 <TIM_SlaveTimer_SetConfig+0x114>
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d04d      	beq.n	800713e <TIM_SlaveTimer_SetConfig+0x11a>
 80070a2:	2b10      	cmp	r3, #16
 80070a4:	d04b      	beq.n	800713e <TIM_SlaveTimer_SetConfig+0x11a>
 80070a6:	e047      	b.n	8007138 <TIM_SlaveTimer_SetConfig+0x114>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6818      	ldr	r0, [r3, #0]
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	68d9      	ldr	r1, [r3, #12]
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	689a      	ldr	r2, [r3, #8]
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	691b      	ldr	r3, [r3, #16]
 80070b8:	f000 f9d4 	bl	8007464 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 80070bc:	e040      	b.n	8007140 <TIM_SlaveTimer_SetConfig+0x11c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	2b05      	cmp	r3, #5
 80070c4:	d101      	bne.n	80070ca <TIM_SlaveTimer_SetConfig+0xa6>
      {
        return HAL_ERROR;
 80070c6:	2301      	movs	r3, #1
 80070c8:	e03b      	b.n	8007142 <TIM_SlaveTimer_SetConfig+0x11e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	6a1b      	ldr	r3, [r3, #32]
 80070d0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	6a1a      	ldr	r2, [r3, #32]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f022 0201 	bic.w	r2, r2, #1
 80070e0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	699b      	ldr	r3, [r3, #24]
 80070e8:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80070ea:	68bb      	ldr	r3, [r7, #8]
 80070ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80070f0:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	691b      	ldr	r3, [r3, #16]
 80070f6:	011b      	lsls	r3, r3, #4
 80070f8:	68ba      	ldr	r2, [r7, #8]
 80070fa:	4313      	orrs	r3, r2
 80070fc:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	68ba      	ldr	r2, [r7, #8]
 8007104:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	68fa      	ldr	r2, [r7, #12]
 800710c:	621a      	str	r2, [r3, #32]
      break;
 800710e:	e017      	b.n	8007140 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6818      	ldr	r0, [r3, #0]
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	6899      	ldr	r1, [r3, #8]
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	691b      	ldr	r3, [r3, #16]
 800711c:	461a      	mov	r2, r3
 800711e:	f000 f871 	bl	8007204 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8007122:	e00d      	b.n	8007140 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6818      	ldr	r0, [r3, #0]
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	6899      	ldr	r1, [r3, #8]
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	691b      	ldr	r3, [r3, #16]
 8007130:	461a      	mov	r2, r3
 8007132:	f000 f8d3 	bl	80072dc <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8007136:	e003      	b.n	8007140 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8007138:	2301      	movs	r3, #1
 800713a:	75fb      	strb	r3, [r7, #23]
      break;
 800713c:	e000      	b.n	8007140 <TIM_SlaveTimer_SetConfig+0x11c>
      break;
 800713e:	bf00      	nop
  }

  return status;
 8007140:	7dfb      	ldrb	r3, [r7, #23]
}
 8007142:	4618      	mov	r0, r3
 8007144:	3718      	adds	r7, #24
 8007146:	46bd      	mov	sp, r7
 8007148:	bd80      	pop	{r7, pc}
	...

0800714c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800714c:	b480      	push	{r7}
 800714e:	b087      	sub	sp, #28
 8007150:	af00      	add	r7, sp, #0
 8007152:	60f8      	str	r0, [r7, #12]
 8007154:	60b9      	str	r1, [r7, #8]
 8007156:	607a      	str	r2, [r7, #4]
 8007158:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	6a1b      	ldr	r3, [r3, #32]
 800715e:	f023 0201 	bic.w	r2, r3, #1
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	699b      	ldr	r3, [r3, #24]
 800716a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	6a1b      	ldr	r3, [r3, #32]
 8007170:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	4a20      	ldr	r2, [pc, #128]	; (80071f8 <TIM_TI1_SetConfig+0xac>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d00b      	beq.n	8007192 <TIM_TI1_SetConfig+0x46>
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007180:	d007      	beq.n	8007192 <TIM_TI1_SetConfig+0x46>
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	4a1d      	ldr	r2, [pc, #116]	; (80071fc <TIM_TI1_SetConfig+0xb0>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d003      	beq.n	8007192 <TIM_TI1_SetConfig+0x46>
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	4a1c      	ldr	r2, [pc, #112]	; (8007200 <TIM_TI1_SetConfig+0xb4>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d101      	bne.n	8007196 <TIM_TI1_SetConfig+0x4a>
 8007192:	2301      	movs	r3, #1
 8007194:	e000      	b.n	8007198 <TIM_TI1_SetConfig+0x4c>
 8007196:	2300      	movs	r3, #0
 8007198:	2b00      	cmp	r3, #0
 800719a:	d008      	beq.n	80071ae <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	f023 0303 	bic.w	r3, r3, #3
 80071a2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80071a4:	697a      	ldr	r2, [r7, #20]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	4313      	orrs	r3, r2
 80071aa:	617b      	str	r3, [r7, #20]
 80071ac:	e003      	b.n	80071b6 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	f043 0301 	orr.w	r3, r3, #1
 80071b4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80071bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	011b      	lsls	r3, r3, #4
 80071c2:	b2db      	uxtb	r3, r3
 80071c4:	697a      	ldr	r2, [r7, #20]
 80071c6:	4313      	orrs	r3, r2
 80071c8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80071ca:	693b      	ldr	r3, [r7, #16]
 80071cc:	f023 030a 	bic.w	r3, r3, #10
 80071d0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	f003 030a 	and.w	r3, r3, #10
 80071d8:	693a      	ldr	r2, [r7, #16]
 80071da:	4313      	orrs	r3, r2
 80071dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	697a      	ldr	r2, [r7, #20]
 80071e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	693a      	ldr	r2, [r7, #16]
 80071e8:	621a      	str	r2, [r3, #32]
}
 80071ea:	bf00      	nop
 80071ec:	371c      	adds	r7, #28
 80071ee:	46bd      	mov	sp, r7
 80071f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f4:	4770      	bx	lr
 80071f6:	bf00      	nop
 80071f8:	40012c00 	.word	0x40012c00
 80071fc:	40000400 	.word	0x40000400
 8007200:	40014000 	.word	0x40014000

08007204 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007204:	b480      	push	{r7}
 8007206:	b087      	sub	sp, #28
 8007208:	af00      	add	r7, sp, #0
 800720a:	60f8      	str	r0, [r7, #12]
 800720c:	60b9      	str	r1, [r7, #8]
 800720e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	6a1b      	ldr	r3, [r3, #32]
 8007214:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	6a1b      	ldr	r3, [r3, #32]
 800721a:	f023 0201 	bic.w	r2, r3, #1
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	699b      	ldr	r3, [r3, #24]
 8007226:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007228:	693b      	ldr	r3, [r7, #16]
 800722a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800722e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	011b      	lsls	r3, r3, #4
 8007234:	693a      	ldr	r2, [r7, #16]
 8007236:	4313      	orrs	r3, r2
 8007238:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	f023 030a 	bic.w	r3, r3, #10
 8007240:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007242:	697a      	ldr	r2, [r7, #20]
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	4313      	orrs	r3, r2
 8007248:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	693a      	ldr	r2, [r7, #16]
 800724e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	697a      	ldr	r2, [r7, #20]
 8007254:	621a      	str	r2, [r3, #32]
}
 8007256:	bf00      	nop
 8007258:	371c      	adds	r7, #28
 800725a:	46bd      	mov	sp, r7
 800725c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007260:	4770      	bx	lr

08007262 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007262:	b480      	push	{r7}
 8007264:	b087      	sub	sp, #28
 8007266:	af00      	add	r7, sp, #0
 8007268:	60f8      	str	r0, [r7, #12]
 800726a:	60b9      	str	r1, [r7, #8]
 800726c:	607a      	str	r2, [r7, #4]
 800726e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	6a1b      	ldr	r3, [r3, #32]
 8007274:	f023 0210 	bic.w	r2, r3, #16
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	699b      	ldr	r3, [r3, #24]
 8007280:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	6a1b      	ldr	r3, [r3, #32]
 8007286:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800728e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	021b      	lsls	r3, r3, #8
 8007294:	697a      	ldr	r2, [r7, #20]
 8007296:	4313      	orrs	r3, r2
 8007298:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800729a:	697b      	ldr	r3, [r7, #20]
 800729c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80072a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	031b      	lsls	r3, r3, #12
 80072a6:	b29b      	uxth	r3, r3
 80072a8:	697a      	ldr	r2, [r7, #20]
 80072aa:	4313      	orrs	r3, r2
 80072ac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80072ae:	693b      	ldr	r3, [r7, #16]
 80072b0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80072b4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	011b      	lsls	r3, r3, #4
 80072ba:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80072be:	693a      	ldr	r2, [r7, #16]
 80072c0:	4313      	orrs	r3, r2
 80072c2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	697a      	ldr	r2, [r7, #20]
 80072c8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	693a      	ldr	r2, [r7, #16]
 80072ce:	621a      	str	r2, [r3, #32]
}
 80072d0:	bf00      	nop
 80072d2:	371c      	adds	r7, #28
 80072d4:	46bd      	mov	sp, r7
 80072d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072da:	4770      	bx	lr

080072dc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80072dc:	b480      	push	{r7}
 80072de:	b087      	sub	sp, #28
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	60f8      	str	r0, [r7, #12]
 80072e4:	60b9      	str	r1, [r7, #8]
 80072e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	6a1b      	ldr	r3, [r3, #32]
 80072ec:	f023 0210 	bic.w	r2, r3, #16
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	699b      	ldr	r3, [r3, #24]
 80072f8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	6a1b      	ldr	r3, [r3, #32]
 80072fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007300:	697b      	ldr	r3, [r7, #20]
 8007302:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007306:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	031b      	lsls	r3, r3, #12
 800730c:	697a      	ldr	r2, [r7, #20]
 800730e:	4313      	orrs	r3, r2
 8007310:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007318:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	011b      	lsls	r3, r3, #4
 800731e:	693a      	ldr	r2, [r7, #16]
 8007320:	4313      	orrs	r3, r2
 8007322:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	697a      	ldr	r2, [r7, #20]
 8007328:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	693a      	ldr	r2, [r7, #16]
 800732e:	621a      	str	r2, [r3, #32]
}
 8007330:	bf00      	nop
 8007332:	371c      	adds	r7, #28
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr

0800733c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800733c:	b480      	push	{r7}
 800733e:	b087      	sub	sp, #28
 8007340:	af00      	add	r7, sp, #0
 8007342:	60f8      	str	r0, [r7, #12]
 8007344:	60b9      	str	r1, [r7, #8]
 8007346:	607a      	str	r2, [r7, #4]
 8007348:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	6a1b      	ldr	r3, [r3, #32]
 800734e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	69db      	ldr	r3, [r3, #28]
 800735a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	6a1b      	ldr	r3, [r3, #32]
 8007360:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007362:	697b      	ldr	r3, [r7, #20]
 8007364:	f023 0303 	bic.w	r3, r3, #3
 8007368:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800736a:	697a      	ldr	r2, [r7, #20]
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	4313      	orrs	r3, r2
 8007370:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007378:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	011b      	lsls	r3, r3, #4
 800737e:	b2db      	uxtb	r3, r3
 8007380:	697a      	ldr	r2, [r7, #20]
 8007382:	4313      	orrs	r3, r2
 8007384:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800738c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	021b      	lsls	r3, r3, #8
 8007392:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007396:	693a      	ldr	r2, [r7, #16]
 8007398:	4313      	orrs	r3, r2
 800739a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	697a      	ldr	r2, [r7, #20]
 80073a0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	693a      	ldr	r2, [r7, #16]
 80073a6:	621a      	str	r2, [r3, #32]
}
 80073a8:	bf00      	nop
 80073aa:	371c      	adds	r7, #28
 80073ac:	46bd      	mov	sp, r7
 80073ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b2:	4770      	bx	lr

080073b4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80073b4:	b480      	push	{r7}
 80073b6:	b087      	sub	sp, #28
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	60f8      	str	r0, [r7, #12]
 80073bc:	60b9      	str	r1, [r7, #8]
 80073be:	607a      	str	r2, [r7, #4]
 80073c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	6a1b      	ldr	r3, [r3, #32]
 80073c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	69db      	ldr	r3, [r3, #28]
 80073d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	6a1b      	ldr	r3, [r3, #32]
 80073d8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80073da:	697b      	ldr	r3, [r7, #20]
 80073dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073e0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	021b      	lsls	r3, r3, #8
 80073e6:	697a      	ldr	r2, [r7, #20]
 80073e8:	4313      	orrs	r3, r2
 80073ea:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80073ec:	697b      	ldr	r3, [r7, #20]
 80073ee:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80073f2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	031b      	lsls	r3, r3, #12
 80073f8:	b29b      	uxth	r3, r3
 80073fa:	697a      	ldr	r2, [r7, #20]
 80073fc:	4313      	orrs	r3, r2
 80073fe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007400:	693b      	ldr	r3, [r7, #16]
 8007402:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007406:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	031b      	lsls	r3, r3, #12
 800740c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007410:	693a      	ldr	r2, [r7, #16]
 8007412:	4313      	orrs	r3, r2
 8007414:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	697a      	ldr	r2, [r7, #20]
 800741a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	693a      	ldr	r2, [r7, #16]
 8007420:	621a      	str	r2, [r3, #32]
}
 8007422:	bf00      	nop
 8007424:	371c      	adds	r7, #28
 8007426:	46bd      	mov	sp, r7
 8007428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742c:	4770      	bx	lr

0800742e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800742e:	b480      	push	{r7}
 8007430:	b085      	sub	sp, #20
 8007432:	af00      	add	r7, sp, #0
 8007434:	6078      	str	r0, [r7, #4]
 8007436:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	689b      	ldr	r3, [r3, #8]
 800743c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007444:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007446:	683a      	ldr	r2, [r7, #0]
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	4313      	orrs	r3, r2
 800744c:	f043 0307 	orr.w	r3, r3, #7
 8007450:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	68fa      	ldr	r2, [r7, #12]
 8007456:	609a      	str	r2, [r3, #8]
}
 8007458:	bf00      	nop
 800745a:	3714      	adds	r7, #20
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr

08007464 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007464:	b480      	push	{r7}
 8007466:	b087      	sub	sp, #28
 8007468:	af00      	add	r7, sp, #0
 800746a:	60f8      	str	r0, [r7, #12]
 800746c:	60b9      	str	r1, [r7, #8]
 800746e:	607a      	str	r2, [r7, #4]
 8007470:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	689b      	ldr	r3, [r3, #8]
 8007476:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007478:	697b      	ldr	r3, [r7, #20]
 800747a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800747e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	021a      	lsls	r2, r3, #8
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	431a      	orrs	r2, r3
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	4313      	orrs	r3, r2
 800748c:	697a      	ldr	r2, [r7, #20]
 800748e:	4313      	orrs	r3, r2
 8007490:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	697a      	ldr	r2, [r7, #20]
 8007496:	609a      	str	r2, [r3, #8]
}
 8007498:	bf00      	nop
 800749a:	371c      	adds	r7, #28
 800749c:	46bd      	mov	sp, r7
 800749e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a2:	4770      	bx	lr

080074a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80074a4:	b480      	push	{r7}
 80074a6:	b087      	sub	sp, #28
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	60f8      	str	r0, [r7, #12]
 80074ac:	60b9      	str	r1, [r7, #8]
 80074ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	f003 031f 	and.w	r3, r3, #31
 80074b6:	2201      	movs	r2, #1
 80074b8:	fa02 f303 	lsl.w	r3, r2, r3
 80074bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	6a1a      	ldr	r2, [r3, #32]
 80074c2:	697b      	ldr	r3, [r7, #20]
 80074c4:	43db      	mvns	r3, r3
 80074c6:	401a      	ands	r2, r3
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	6a1a      	ldr	r2, [r3, #32]
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	f003 031f 	and.w	r3, r3, #31
 80074d6:	6879      	ldr	r1, [r7, #4]
 80074d8:	fa01 f303 	lsl.w	r3, r1, r3
 80074dc:	431a      	orrs	r2, r3
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	621a      	str	r2, [r3, #32]
}
 80074e2:	bf00      	nop
 80074e4:	371c      	adds	r7, #28
 80074e6:	46bd      	mov	sp, r7
 80074e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ec:	4770      	bx	lr
	...

080074f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80074f0:	b480      	push	{r7}
 80074f2:	b085      	sub	sp, #20
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
 80074f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007500:	2b01      	cmp	r3, #1
 8007502:	d101      	bne.n	8007508 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007504:	2302      	movs	r3, #2
 8007506:	e054      	b.n	80075b2 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2201      	movs	r2, #1
 800750c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2202      	movs	r2, #2
 8007514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	685b      	ldr	r3, [r3, #4]
 800751e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	689b      	ldr	r3, [r3, #8]
 8007526:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	4a24      	ldr	r2, [pc, #144]	; (80075c0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d108      	bne.n	8007544 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007538:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	68fa      	ldr	r2, [r7, #12]
 8007540:	4313      	orrs	r3, r2
 8007542:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800754a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	68fa      	ldr	r2, [r7, #12]
 8007552:	4313      	orrs	r3, r2
 8007554:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	68fa      	ldr	r2, [r7, #12]
 800755c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	4a17      	ldr	r2, [pc, #92]	; (80075c0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007564:	4293      	cmp	r3, r2
 8007566:	d00e      	beq.n	8007586 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007570:	d009      	beq.n	8007586 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	4a13      	ldr	r2, [pc, #76]	; (80075c4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007578:	4293      	cmp	r3, r2
 800757a:	d004      	beq.n	8007586 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	4a11      	ldr	r2, [pc, #68]	; (80075c8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007582:	4293      	cmp	r3, r2
 8007584:	d10c      	bne.n	80075a0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800758c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	689b      	ldr	r3, [r3, #8]
 8007592:	68ba      	ldr	r2, [r7, #8]
 8007594:	4313      	orrs	r3, r2
 8007596:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	68ba      	ldr	r2, [r7, #8]
 800759e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2201      	movs	r2, #1
 80075a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2200      	movs	r2, #0
 80075ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80075b0:	2300      	movs	r3, #0
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	3714      	adds	r7, #20
 80075b6:	46bd      	mov	sp, r7
 80075b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075bc:	4770      	bx	lr
 80075be:	bf00      	nop
 80075c0:	40012c00 	.word	0x40012c00
 80075c4:	40000400 	.word	0x40000400
 80075c8:	40014000 	.word	0x40014000

080075cc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80075cc:	b480      	push	{r7}
 80075ce:	b083      	sub	sp, #12
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80075d4:	bf00      	nop
 80075d6:	370c      	adds	r7, #12
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr

080075e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b083      	sub	sp, #12
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80075e8:	bf00      	nop
 80075ea:	370c      	adds	r7, #12
 80075ec:	46bd      	mov	sp, r7
 80075ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f2:	4770      	bx	lr

080075f4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80075f4:	b480      	push	{r7}
 80075f6:	b083      	sub	sp, #12
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80075fc:	bf00      	nop
 80075fe:	370c      	adds	r7, #12
 8007600:	46bd      	mov	sp, r7
 8007602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007606:	4770      	bx	lr

08007608 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b082      	sub	sp, #8
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d101      	bne.n	800761a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007616:	2301      	movs	r3, #1
 8007618:	e040      	b.n	800769c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800761e:	2b00      	cmp	r3, #0
 8007620:	d106      	bne.n	8007630 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2200      	movs	r2, #0
 8007626:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	f7fa ffda 	bl	80025e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2224      	movs	r2, #36	; 0x24
 8007634:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	681a      	ldr	r2, [r3, #0]
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f022 0201 	bic.w	r2, r2, #1
 8007644:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f000 f82c 	bl	80076a4 <UART_SetConfig>
 800764c:	4603      	mov	r3, r0
 800764e:	2b01      	cmp	r3, #1
 8007650:	d101      	bne.n	8007656 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007652:	2301      	movs	r3, #1
 8007654:	e022      	b.n	800769c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800765a:	2b00      	cmp	r3, #0
 800765c:	d002      	beq.n	8007664 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800765e:	6878      	ldr	r0, [r7, #4]
 8007660:	f000 f956 	bl	8007910 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	685a      	ldr	r2, [r3, #4]
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007672:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	689a      	ldr	r2, [r3, #8]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007682:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	681a      	ldr	r2, [r3, #0]
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f042 0201 	orr.w	r2, r2, #1
 8007692:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f000 f9dd 	bl	8007a54 <UART_CheckIdleState>
 800769a:	4603      	mov	r3, r0
}
 800769c:	4618      	mov	r0, r3
 800769e:	3708      	adds	r7, #8
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bd80      	pop	{r7, pc}

080076a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b088      	sub	sp, #32
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80076ac:	2300      	movs	r3, #0
 80076ae:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	689a      	ldr	r2, [r3, #8]
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	691b      	ldr	r3, [r3, #16]
 80076b8:	431a      	orrs	r2, r3
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	695b      	ldr	r3, [r3, #20]
 80076be:	431a      	orrs	r2, r3
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	69db      	ldr	r3, [r3, #28]
 80076c4:	4313      	orrs	r3, r2
 80076c6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	681a      	ldr	r2, [r3, #0]
 80076ce:	4b8a      	ldr	r3, [pc, #552]	; (80078f8 <UART_SetConfig+0x254>)
 80076d0:	4013      	ands	r3, r2
 80076d2:	687a      	ldr	r2, [r7, #4]
 80076d4:	6812      	ldr	r2, [r2, #0]
 80076d6:	6979      	ldr	r1, [r7, #20]
 80076d8:	430b      	orrs	r3, r1
 80076da:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	685b      	ldr	r3, [r3, #4]
 80076e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	68da      	ldr	r2, [r3, #12]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	430a      	orrs	r2, r1
 80076f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	699b      	ldr	r3, [r3, #24]
 80076f6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6a1b      	ldr	r3, [r3, #32]
 80076fc:	697a      	ldr	r2, [r7, #20]
 80076fe:	4313      	orrs	r3, r2
 8007700:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	689b      	ldr	r3, [r3, #8]
 8007708:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	697a      	ldr	r2, [r7, #20]
 8007712:	430a      	orrs	r2, r1
 8007714:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4a78      	ldr	r2, [pc, #480]	; (80078fc <UART_SetConfig+0x258>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d120      	bne.n	8007762 <UART_SetConfig+0xbe>
 8007720:	4b77      	ldr	r3, [pc, #476]	; (8007900 <UART_SetConfig+0x25c>)
 8007722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007724:	f003 0303 	and.w	r3, r3, #3
 8007728:	2b03      	cmp	r3, #3
 800772a:	d817      	bhi.n	800775c <UART_SetConfig+0xb8>
 800772c:	a201      	add	r2, pc, #4	; (adr r2, 8007734 <UART_SetConfig+0x90>)
 800772e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007732:	bf00      	nop
 8007734:	08007745 	.word	0x08007745
 8007738:	08007751 	.word	0x08007751
 800773c:	08007757 	.word	0x08007757
 8007740:	0800774b 	.word	0x0800774b
 8007744:	2300      	movs	r3, #0
 8007746:	77fb      	strb	r3, [r7, #31]
 8007748:	e01d      	b.n	8007786 <UART_SetConfig+0xe2>
 800774a:	2302      	movs	r3, #2
 800774c:	77fb      	strb	r3, [r7, #31]
 800774e:	e01a      	b.n	8007786 <UART_SetConfig+0xe2>
 8007750:	2304      	movs	r3, #4
 8007752:	77fb      	strb	r3, [r7, #31]
 8007754:	e017      	b.n	8007786 <UART_SetConfig+0xe2>
 8007756:	2308      	movs	r3, #8
 8007758:	77fb      	strb	r3, [r7, #31]
 800775a:	e014      	b.n	8007786 <UART_SetConfig+0xe2>
 800775c:	2310      	movs	r3, #16
 800775e:	77fb      	strb	r3, [r7, #31]
 8007760:	e011      	b.n	8007786 <UART_SetConfig+0xe2>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4a67      	ldr	r2, [pc, #412]	; (8007904 <UART_SetConfig+0x260>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d102      	bne.n	8007772 <UART_SetConfig+0xce>
 800776c:	2300      	movs	r3, #0
 800776e:	77fb      	strb	r3, [r7, #31]
 8007770:	e009      	b.n	8007786 <UART_SetConfig+0xe2>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	4a64      	ldr	r2, [pc, #400]	; (8007908 <UART_SetConfig+0x264>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d102      	bne.n	8007782 <UART_SetConfig+0xde>
 800777c:	2300      	movs	r3, #0
 800777e:	77fb      	strb	r3, [r7, #31]
 8007780:	e001      	b.n	8007786 <UART_SetConfig+0xe2>
 8007782:	2310      	movs	r3, #16
 8007784:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	69db      	ldr	r3, [r3, #28]
 800778a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800778e:	d15b      	bne.n	8007848 <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 8007790:	7ffb      	ldrb	r3, [r7, #31]
 8007792:	2b08      	cmp	r3, #8
 8007794:	d827      	bhi.n	80077e6 <UART_SetConfig+0x142>
 8007796:	a201      	add	r2, pc, #4	; (adr r2, 800779c <UART_SetConfig+0xf8>)
 8007798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800779c:	080077c1 	.word	0x080077c1
 80077a0:	080077c9 	.word	0x080077c9
 80077a4:	080077d1 	.word	0x080077d1
 80077a8:	080077e7 	.word	0x080077e7
 80077ac:	080077d7 	.word	0x080077d7
 80077b0:	080077e7 	.word	0x080077e7
 80077b4:	080077e7 	.word	0x080077e7
 80077b8:	080077e7 	.word	0x080077e7
 80077bc:	080077df 	.word	0x080077df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077c0:	f7fe fc06 	bl	8005fd0 <HAL_RCC_GetPCLK1Freq>
 80077c4:	61b8      	str	r0, [r7, #24]
        break;
 80077c6:	e013      	b.n	80077f0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80077c8:	f7fe fc24 	bl	8006014 <HAL_RCC_GetPCLK2Freq>
 80077cc:	61b8      	str	r0, [r7, #24]
        break;
 80077ce:	e00f      	b.n	80077f0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80077d0:	4b4e      	ldr	r3, [pc, #312]	; (800790c <UART_SetConfig+0x268>)
 80077d2:	61bb      	str	r3, [r7, #24]
        break;
 80077d4:	e00c      	b.n	80077f0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077d6:	f7fe fb85 	bl	8005ee4 <HAL_RCC_GetSysClockFreq>
 80077da:	61b8      	str	r0, [r7, #24]
        break;
 80077dc:	e008      	b.n	80077f0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80077e2:	61bb      	str	r3, [r7, #24]
        break;
 80077e4:	e004      	b.n	80077f0 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80077e6:	2300      	movs	r3, #0
 80077e8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80077ea:	2301      	movs	r3, #1
 80077ec:	77bb      	strb	r3, [r7, #30]
        break;
 80077ee:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80077f0:	69bb      	ldr	r3, [r7, #24]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d074      	beq.n	80078e0 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80077f6:	69bb      	ldr	r3, [r7, #24]
 80077f8:	005a      	lsls	r2, r3, #1
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	685b      	ldr	r3, [r3, #4]
 80077fe:	085b      	lsrs	r3, r3, #1
 8007800:	441a      	add	r2, r3
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	685b      	ldr	r3, [r3, #4]
 8007806:	fbb2 f3f3 	udiv	r3, r2, r3
 800780a:	b29b      	uxth	r3, r3
 800780c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	2b0f      	cmp	r3, #15
 8007812:	d916      	bls.n	8007842 <UART_SetConfig+0x19e>
 8007814:	693b      	ldr	r3, [r7, #16]
 8007816:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800781a:	d212      	bcs.n	8007842 <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800781c:	693b      	ldr	r3, [r7, #16]
 800781e:	b29b      	uxth	r3, r3
 8007820:	f023 030f 	bic.w	r3, r3, #15
 8007824:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007826:	693b      	ldr	r3, [r7, #16]
 8007828:	085b      	lsrs	r3, r3, #1
 800782a:	b29b      	uxth	r3, r3
 800782c:	f003 0307 	and.w	r3, r3, #7
 8007830:	b29a      	uxth	r2, r3
 8007832:	89fb      	ldrh	r3, [r7, #14]
 8007834:	4313      	orrs	r3, r2
 8007836:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	89fa      	ldrh	r2, [r7, #14]
 800783e:	60da      	str	r2, [r3, #12]
 8007840:	e04e      	b.n	80078e0 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8007842:	2301      	movs	r3, #1
 8007844:	77bb      	strb	r3, [r7, #30]
 8007846:	e04b      	b.n	80078e0 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007848:	7ffb      	ldrb	r3, [r7, #31]
 800784a:	2b08      	cmp	r3, #8
 800784c:	d827      	bhi.n	800789e <UART_SetConfig+0x1fa>
 800784e:	a201      	add	r2, pc, #4	; (adr r2, 8007854 <UART_SetConfig+0x1b0>)
 8007850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007854:	08007879 	.word	0x08007879
 8007858:	08007881 	.word	0x08007881
 800785c:	08007889 	.word	0x08007889
 8007860:	0800789f 	.word	0x0800789f
 8007864:	0800788f 	.word	0x0800788f
 8007868:	0800789f 	.word	0x0800789f
 800786c:	0800789f 	.word	0x0800789f
 8007870:	0800789f 	.word	0x0800789f
 8007874:	08007897 	.word	0x08007897
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007878:	f7fe fbaa 	bl	8005fd0 <HAL_RCC_GetPCLK1Freq>
 800787c:	61b8      	str	r0, [r7, #24]
        break;
 800787e:	e013      	b.n	80078a8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007880:	f7fe fbc8 	bl	8006014 <HAL_RCC_GetPCLK2Freq>
 8007884:	61b8      	str	r0, [r7, #24]
        break;
 8007886:	e00f      	b.n	80078a8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007888:	4b20      	ldr	r3, [pc, #128]	; (800790c <UART_SetConfig+0x268>)
 800788a:	61bb      	str	r3, [r7, #24]
        break;
 800788c:	e00c      	b.n	80078a8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800788e:	f7fe fb29 	bl	8005ee4 <HAL_RCC_GetSysClockFreq>
 8007892:	61b8      	str	r0, [r7, #24]
        break;
 8007894:	e008      	b.n	80078a8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007896:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800789a:	61bb      	str	r3, [r7, #24]
        break;
 800789c:	e004      	b.n	80078a8 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800789e:	2300      	movs	r3, #0
 80078a0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80078a2:	2301      	movs	r3, #1
 80078a4:	77bb      	strb	r3, [r7, #30]
        break;
 80078a6:	bf00      	nop
    }

    if (pclk != 0U)
 80078a8:	69bb      	ldr	r3, [r7, #24]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d018      	beq.n	80078e0 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	685b      	ldr	r3, [r3, #4]
 80078b2:	085a      	lsrs	r2, r3, #1
 80078b4:	69bb      	ldr	r3, [r7, #24]
 80078b6:	441a      	add	r2, r3
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	685b      	ldr	r3, [r3, #4]
 80078bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	2b0f      	cmp	r3, #15
 80078c8:	d908      	bls.n	80078dc <UART_SetConfig+0x238>
 80078ca:	693b      	ldr	r3, [r7, #16]
 80078cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078d0:	d204      	bcs.n	80078dc <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	693a      	ldr	r2, [r7, #16]
 80078d8:	60da      	str	r2, [r3, #12]
 80078da:	e001      	b.n	80078e0 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80078dc:	2301      	movs	r3, #1
 80078de:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2200      	movs	r2, #0
 80078e4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2200      	movs	r2, #0
 80078ea:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80078ec:	7fbb      	ldrb	r3, [r7, #30]
}
 80078ee:	4618      	mov	r0, r3
 80078f0:	3720      	adds	r7, #32
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}
 80078f6:	bf00      	nop
 80078f8:	efff69f3 	.word	0xefff69f3
 80078fc:	40013800 	.word	0x40013800
 8007900:	40021000 	.word	0x40021000
 8007904:	40004400 	.word	0x40004400
 8007908:	40004800 	.word	0x40004800
 800790c:	007a1200 	.word	0x007a1200

08007910 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007910:	b480      	push	{r7}
 8007912:	b083      	sub	sp, #12
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800791c:	f003 0301 	and.w	r3, r3, #1
 8007920:	2b00      	cmp	r3, #0
 8007922:	d00a      	beq.n	800793a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	685b      	ldr	r3, [r3, #4]
 800792a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	430a      	orrs	r2, r1
 8007938:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800793e:	f003 0302 	and.w	r3, r3, #2
 8007942:	2b00      	cmp	r3, #0
 8007944:	d00a      	beq.n	800795c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	430a      	orrs	r2, r1
 800795a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007960:	f003 0304 	and.w	r3, r3, #4
 8007964:	2b00      	cmp	r3, #0
 8007966:	d00a      	beq.n	800797e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	430a      	orrs	r2, r1
 800797c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007982:	f003 0308 	and.w	r3, r3, #8
 8007986:	2b00      	cmp	r3, #0
 8007988:	d00a      	beq.n	80079a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	685b      	ldr	r3, [r3, #4]
 8007990:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	430a      	orrs	r2, r1
 800799e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079a4:	f003 0310 	and.w	r3, r3, #16
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d00a      	beq.n	80079c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	689b      	ldr	r3, [r3, #8]
 80079b2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	430a      	orrs	r2, r1
 80079c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079c6:	f003 0320 	and.w	r3, r3, #32
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d00a      	beq.n	80079e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	689b      	ldr	r3, [r3, #8]
 80079d4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	430a      	orrs	r2, r1
 80079e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d01a      	beq.n	8007a26 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	685b      	ldr	r3, [r3, #4]
 80079f6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	430a      	orrs	r2, r1
 8007a04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a0e:	d10a      	bne.n	8007a26 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	430a      	orrs	r2, r1
 8007a24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d00a      	beq.n	8007a48 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	685b      	ldr	r3, [r3, #4]
 8007a38:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	430a      	orrs	r2, r1
 8007a46:	605a      	str	r2, [r3, #4]
  }
}
 8007a48:	bf00      	nop
 8007a4a:	370c      	adds	r7, #12
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a52:	4770      	bx	lr

08007a54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b086      	sub	sp, #24
 8007a58:	af02      	add	r7, sp, #8
 8007a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007a64:	f7fa feb8 	bl	80027d8 <HAL_GetTick>
 8007a68:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f003 0308 	and.w	r3, r3, #8
 8007a74:	2b08      	cmp	r3, #8
 8007a76:	d10e      	bne.n	8007a96 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a78:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007a7c:	9300      	str	r3, [sp, #0]
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	2200      	movs	r2, #0
 8007a82:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007a86:	6878      	ldr	r0, [r7, #4]
 8007a88:	f000 f82d 	bl	8007ae6 <UART_WaitOnFlagUntilTimeout>
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d001      	beq.n	8007a96 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a92:	2303      	movs	r3, #3
 8007a94:	e023      	b.n	8007ade <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f003 0304 	and.w	r3, r3, #4
 8007aa0:	2b04      	cmp	r3, #4
 8007aa2:	d10e      	bne.n	8007ac2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007aa4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007aa8:	9300      	str	r3, [sp, #0]
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	2200      	movs	r2, #0
 8007aae:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007ab2:	6878      	ldr	r0, [r7, #4]
 8007ab4:	f000 f817 	bl	8007ae6 <UART_WaitOnFlagUntilTimeout>
 8007ab8:	4603      	mov	r3, r0
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d001      	beq.n	8007ac2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007abe:	2303      	movs	r3, #3
 8007ac0:	e00d      	b.n	8007ade <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2220      	movs	r2, #32
 8007ac6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2220      	movs	r2, #32
 8007acc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007adc:	2300      	movs	r3, #0
}
 8007ade:	4618      	mov	r0, r3
 8007ae0:	3710      	adds	r7, #16
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	bd80      	pop	{r7, pc}

08007ae6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007ae6:	b580      	push	{r7, lr}
 8007ae8:	b09c      	sub	sp, #112	; 0x70
 8007aea:	af00      	add	r7, sp, #0
 8007aec:	60f8      	str	r0, [r7, #12]
 8007aee:	60b9      	str	r1, [r7, #8]
 8007af0:	603b      	str	r3, [r7, #0]
 8007af2:	4613      	mov	r3, r2
 8007af4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007af6:	e0a5      	b.n	8007c44 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007af8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007afe:	f000 80a1 	beq.w	8007c44 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b02:	f7fa fe69 	bl	80027d8 <HAL_GetTick>
 8007b06:	4602      	mov	r2, r0
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	1ad3      	subs	r3, r2, r3
 8007b0c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007b0e:	429a      	cmp	r2, r3
 8007b10:	d302      	bcc.n	8007b18 <UART_WaitOnFlagUntilTimeout+0x32>
 8007b12:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d13e      	bne.n	8007b96 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b20:	e853 3f00 	ldrex	r3, [r3]
 8007b24:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007b26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b28:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007b2c:	667b      	str	r3, [r7, #100]	; 0x64
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	461a      	mov	r2, r3
 8007b34:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b36:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007b38:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b3a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007b3c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007b3e:	e841 2300 	strex	r3, r2, [r1]
 8007b42:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007b44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d1e6      	bne.n	8007b18 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	3308      	adds	r3, #8
 8007b50:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b54:	e853 3f00 	ldrex	r3, [r3]
 8007b58:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b5c:	f023 0301 	bic.w	r3, r3, #1
 8007b60:	663b      	str	r3, [r7, #96]	; 0x60
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	3308      	adds	r3, #8
 8007b68:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007b6a:	64ba      	str	r2, [r7, #72]	; 0x48
 8007b6c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b6e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007b70:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b72:	e841 2300 	strex	r3, r2, [r1]
 8007b76:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007b78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d1e5      	bne.n	8007b4a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	2220      	movs	r2, #32
 8007b82:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	2220      	movs	r2, #32
 8007b88:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8007b92:	2303      	movs	r3, #3
 8007b94:	e067      	b.n	8007c66 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f003 0304 	and.w	r3, r3, #4
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d04f      	beq.n	8007c44 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	69db      	ldr	r3, [r3, #28]
 8007baa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007bae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007bb2:	d147      	bne.n	8007c44 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007bbc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bc6:	e853 3f00 	ldrex	r3, [r3]
 8007bca:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bce:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007bd2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	461a      	mov	r2, r3
 8007bda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bdc:	637b      	str	r3, [r7, #52]	; 0x34
 8007bde:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007be0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007be2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007be4:	e841 2300 	strex	r3, r2, [r1]
 8007be8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d1e6      	bne.n	8007bbe <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	3308      	adds	r3, #8
 8007bf6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf8:	697b      	ldr	r3, [r7, #20]
 8007bfa:	e853 3f00 	ldrex	r3, [r3]
 8007bfe:	613b      	str	r3, [r7, #16]
   return(result);
 8007c00:	693b      	ldr	r3, [r7, #16]
 8007c02:	f023 0301 	bic.w	r3, r3, #1
 8007c06:	66bb      	str	r3, [r7, #104]	; 0x68
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	3308      	adds	r3, #8
 8007c0e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007c10:	623a      	str	r2, [r7, #32]
 8007c12:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c14:	69f9      	ldr	r1, [r7, #28]
 8007c16:	6a3a      	ldr	r2, [r7, #32]
 8007c18:	e841 2300 	strex	r3, r2, [r1]
 8007c1c:	61bb      	str	r3, [r7, #24]
   return(result);
 8007c1e:	69bb      	ldr	r3, [r7, #24]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d1e5      	bne.n	8007bf0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	2220      	movs	r2, #32
 8007c28:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	2220      	movs	r2, #32
 8007c2e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	2220      	movs	r2, #32
 8007c34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007c40:	2303      	movs	r3, #3
 8007c42:	e010      	b.n	8007c66 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	69da      	ldr	r2, [r3, #28]
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	4013      	ands	r3, r2
 8007c4e:	68ba      	ldr	r2, [r7, #8]
 8007c50:	429a      	cmp	r2, r3
 8007c52:	bf0c      	ite	eq
 8007c54:	2301      	moveq	r3, #1
 8007c56:	2300      	movne	r3, #0
 8007c58:	b2db      	uxtb	r3, r3
 8007c5a:	461a      	mov	r2, r3
 8007c5c:	79fb      	ldrb	r3, [r7, #7]
 8007c5e:	429a      	cmp	r2, r3
 8007c60:	f43f af4a 	beq.w	8007af8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c64:	2300      	movs	r3, #0
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	3770      	adds	r7, #112	; 0x70
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}
	...

08007c70 <__errno>:
 8007c70:	4b01      	ldr	r3, [pc, #4]	; (8007c78 <__errno+0x8>)
 8007c72:	6818      	ldr	r0, [r3, #0]
 8007c74:	4770      	bx	lr
 8007c76:	bf00      	nop
 8007c78:	20000018 	.word	0x20000018

08007c7c <__libc_init_array>:
 8007c7c:	b570      	push	{r4, r5, r6, lr}
 8007c7e:	4d0d      	ldr	r5, [pc, #52]	; (8007cb4 <__libc_init_array+0x38>)
 8007c80:	4c0d      	ldr	r4, [pc, #52]	; (8007cb8 <__libc_init_array+0x3c>)
 8007c82:	1b64      	subs	r4, r4, r5
 8007c84:	10a4      	asrs	r4, r4, #2
 8007c86:	2600      	movs	r6, #0
 8007c88:	42a6      	cmp	r6, r4
 8007c8a:	d109      	bne.n	8007ca0 <__libc_init_array+0x24>
 8007c8c:	4d0b      	ldr	r5, [pc, #44]	; (8007cbc <__libc_init_array+0x40>)
 8007c8e:	4c0c      	ldr	r4, [pc, #48]	; (8007cc0 <__libc_init_array+0x44>)
 8007c90:	f000 f8da 	bl	8007e48 <_init>
 8007c94:	1b64      	subs	r4, r4, r5
 8007c96:	10a4      	asrs	r4, r4, #2
 8007c98:	2600      	movs	r6, #0
 8007c9a:	42a6      	cmp	r6, r4
 8007c9c:	d105      	bne.n	8007caa <__libc_init_array+0x2e>
 8007c9e:	bd70      	pop	{r4, r5, r6, pc}
 8007ca0:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ca4:	4798      	blx	r3
 8007ca6:	3601      	adds	r6, #1
 8007ca8:	e7ee      	b.n	8007c88 <__libc_init_array+0xc>
 8007caa:	f855 3b04 	ldr.w	r3, [r5], #4
 8007cae:	4798      	blx	r3
 8007cb0:	3601      	adds	r6, #1
 8007cb2:	e7f2      	b.n	8007c9a <__libc_init_array+0x1e>
 8007cb4:	08007ea8 	.word	0x08007ea8
 8007cb8:	08007ea8 	.word	0x08007ea8
 8007cbc:	08007ea8 	.word	0x08007ea8
 8007cc0:	08007eac 	.word	0x08007eac

08007cc4 <malloc>:
 8007cc4:	4b02      	ldr	r3, [pc, #8]	; (8007cd0 <malloc+0xc>)
 8007cc6:	4601      	mov	r1, r0
 8007cc8:	6818      	ldr	r0, [r3, #0]
 8007cca:	f000 b82b 	b.w	8007d24 <_malloc_r>
 8007cce:	bf00      	nop
 8007cd0:	20000018 	.word	0x20000018

08007cd4 <memset>:
 8007cd4:	4402      	add	r2, r0
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d100      	bne.n	8007cde <memset+0xa>
 8007cdc:	4770      	bx	lr
 8007cde:	f803 1b01 	strb.w	r1, [r3], #1
 8007ce2:	e7f9      	b.n	8007cd8 <memset+0x4>

08007ce4 <sbrk_aligned>:
 8007ce4:	b570      	push	{r4, r5, r6, lr}
 8007ce6:	4e0e      	ldr	r6, [pc, #56]	; (8007d20 <sbrk_aligned+0x3c>)
 8007ce8:	460c      	mov	r4, r1
 8007cea:	6831      	ldr	r1, [r6, #0]
 8007cec:	4605      	mov	r5, r0
 8007cee:	b911      	cbnz	r1, 8007cf6 <sbrk_aligned+0x12>
 8007cf0:	f000 f88c 	bl	8007e0c <_sbrk_r>
 8007cf4:	6030      	str	r0, [r6, #0]
 8007cf6:	4621      	mov	r1, r4
 8007cf8:	4628      	mov	r0, r5
 8007cfa:	f000 f887 	bl	8007e0c <_sbrk_r>
 8007cfe:	1c43      	adds	r3, r0, #1
 8007d00:	d00a      	beq.n	8007d18 <sbrk_aligned+0x34>
 8007d02:	1cc4      	adds	r4, r0, #3
 8007d04:	f024 0403 	bic.w	r4, r4, #3
 8007d08:	42a0      	cmp	r0, r4
 8007d0a:	d007      	beq.n	8007d1c <sbrk_aligned+0x38>
 8007d0c:	1a21      	subs	r1, r4, r0
 8007d0e:	4628      	mov	r0, r5
 8007d10:	f000 f87c 	bl	8007e0c <_sbrk_r>
 8007d14:	3001      	adds	r0, #1
 8007d16:	d101      	bne.n	8007d1c <sbrk_aligned+0x38>
 8007d18:	f04f 34ff 	mov.w	r4, #4294967295
 8007d1c:	4620      	mov	r0, r4
 8007d1e:	bd70      	pop	{r4, r5, r6, pc}
 8007d20:	2000054c 	.word	0x2000054c

08007d24 <_malloc_r>:
 8007d24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d28:	1ccd      	adds	r5, r1, #3
 8007d2a:	f025 0503 	bic.w	r5, r5, #3
 8007d2e:	3508      	adds	r5, #8
 8007d30:	2d0c      	cmp	r5, #12
 8007d32:	bf38      	it	cc
 8007d34:	250c      	movcc	r5, #12
 8007d36:	2d00      	cmp	r5, #0
 8007d38:	4607      	mov	r7, r0
 8007d3a:	db01      	blt.n	8007d40 <_malloc_r+0x1c>
 8007d3c:	42a9      	cmp	r1, r5
 8007d3e:	d905      	bls.n	8007d4c <_malloc_r+0x28>
 8007d40:	230c      	movs	r3, #12
 8007d42:	603b      	str	r3, [r7, #0]
 8007d44:	2600      	movs	r6, #0
 8007d46:	4630      	mov	r0, r6
 8007d48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d4c:	4e2e      	ldr	r6, [pc, #184]	; (8007e08 <_malloc_r+0xe4>)
 8007d4e:	f000 f86d 	bl	8007e2c <__malloc_lock>
 8007d52:	6833      	ldr	r3, [r6, #0]
 8007d54:	461c      	mov	r4, r3
 8007d56:	bb34      	cbnz	r4, 8007da6 <_malloc_r+0x82>
 8007d58:	4629      	mov	r1, r5
 8007d5a:	4638      	mov	r0, r7
 8007d5c:	f7ff ffc2 	bl	8007ce4 <sbrk_aligned>
 8007d60:	1c43      	adds	r3, r0, #1
 8007d62:	4604      	mov	r4, r0
 8007d64:	d14d      	bne.n	8007e02 <_malloc_r+0xde>
 8007d66:	6834      	ldr	r4, [r6, #0]
 8007d68:	4626      	mov	r6, r4
 8007d6a:	2e00      	cmp	r6, #0
 8007d6c:	d140      	bne.n	8007df0 <_malloc_r+0xcc>
 8007d6e:	6823      	ldr	r3, [r4, #0]
 8007d70:	4631      	mov	r1, r6
 8007d72:	4638      	mov	r0, r7
 8007d74:	eb04 0803 	add.w	r8, r4, r3
 8007d78:	f000 f848 	bl	8007e0c <_sbrk_r>
 8007d7c:	4580      	cmp	r8, r0
 8007d7e:	d13a      	bne.n	8007df6 <_malloc_r+0xd2>
 8007d80:	6821      	ldr	r1, [r4, #0]
 8007d82:	3503      	adds	r5, #3
 8007d84:	1a6d      	subs	r5, r5, r1
 8007d86:	f025 0503 	bic.w	r5, r5, #3
 8007d8a:	3508      	adds	r5, #8
 8007d8c:	2d0c      	cmp	r5, #12
 8007d8e:	bf38      	it	cc
 8007d90:	250c      	movcc	r5, #12
 8007d92:	4629      	mov	r1, r5
 8007d94:	4638      	mov	r0, r7
 8007d96:	f7ff ffa5 	bl	8007ce4 <sbrk_aligned>
 8007d9a:	3001      	adds	r0, #1
 8007d9c:	d02b      	beq.n	8007df6 <_malloc_r+0xd2>
 8007d9e:	6823      	ldr	r3, [r4, #0]
 8007da0:	442b      	add	r3, r5
 8007da2:	6023      	str	r3, [r4, #0]
 8007da4:	e00e      	b.n	8007dc4 <_malloc_r+0xa0>
 8007da6:	6822      	ldr	r2, [r4, #0]
 8007da8:	1b52      	subs	r2, r2, r5
 8007daa:	d41e      	bmi.n	8007dea <_malloc_r+0xc6>
 8007dac:	2a0b      	cmp	r2, #11
 8007dae:	d916      	bls.n	8007dde <_malloc_r+0xba>
 8007db0:	1961      	adds	r1, r4, r5
 8007db2:	42a3      	cmp	r3, r4
 8007db4:	6025      	str	r5, [r4, #0]
 8007db6:	bf18      	it	ne
 8007db8:	6059      	strne	r1, [r3, #4]
 8007dba:	6863      	ldr	r3, [r4, #4]
 8007dbc:	bf08      	it	eq
 8007dbe:	6031      	streq	r1, [r6, #0]
 8007dc0:	5162      	str	r2, [r4, r5]
 8007dc2:	604b      	str	r3, [r1, #4]
 8007dc4:	4638      	mov	r0, r7
 8007dc6:	f104 060b 	add.w	r6, r4, #11
 8007dca:	f000 f835 	bl	8007e38 <__malloc_unlock>
 8007dce:	f026 0607 	bic.w	r6, r6, #7
 8007dd2:	1d23      	adds	r3, r4, #4
 8007dd4:	1af2      	subs	r2, r6, r3
 8007dd6:	d0b6      	beq.n	8007d46 <_malloc_r+0x22>
 8007dd8:	1b9b      	subs	r3, r3, r6
 8007dda:	50a3      	str	r3, [r4, r2]
 8007ddc:	e7b3      	b.n	8007d46 <_malloc_r+0x22>
 8007dde:	6862      	ldr	r2, [r4, #4]
 8007de0:	42a3      	cmp	r3, r4
 8007de2:	bf0c      	ite	eq
 8007de4:	6032      	streq	r2, [r6, #0]
 8007de6:	605a      	strne	r2, [r3, #4]
 8007de8:	e7ec      	b.n	8007dc4 <_malloc_r+0xa0>
 8007dea:	4623      	mov	r3, r4
 8007dec:	6864      	ldr	r4, [r4, #4]
 8007dee:	e7b2      	b.n	8007d56 <_malloc_r+0x32>
 8007df0:	4634      	mov	r4, r6
 8007df2:	6876      	ldr	r6, [r6, #4]
 8007df4:	e7b9      	b.n	8007d6a <_malloc_r+0x46>
 8007df6:	230c      	movs	r3, #12
 8007df8:	603b      	str	r3, [r7, #0]
 8007dfa:	4638      	mov	r0, r7
 8007dfc:	f000 f81c 	bl	8007e38 <__malloc_unlock>
 8007e00:	e7a1      	b.n	8007d46 <_malloc_r+0x22>
 8007e02:	6025      	str	r5, [r4, #0]
 8007e04:	e7de      	b.n	8007dc4 <_malloc_r+0xa0>
 8007e06:	bf00      	nop
 8007e08:	20000548 	.word	0x20000548

08007e0c <_sbrk_r>:
 8007e0c:	b538      	push	{r3, r4, r5, lr}
 8007e0e:	4d06      	ldr	r5, [pc, #24]	; (8007e28 <_sbrk_r+0x1c>)
 8007e10:	2300      	movs	r3, #0
 8007e12:	4604      	mov	r4, r0
 8007e14:	4608      	mov	r0, r1
 8007e16:	602b      	str	r3, [r5, #0]
 8007e18:	f7f9 ffc2 	bl	8001da0 <_sbrk>
 8007e1c:	1c43      	adds	r3, r0, #1
 8007e1e:	d102      	bne.n	8007e26 <_sbrk_r+0x1a>
 8007e20:	682b      	ldr	r3, [r5, #0]
 8007e22:	b103      	cbz	r3, 8007e26 <_sbrk_r+0x1a>
 8007e24:	6023      	str	r3, [r4, #0]
 8007e26:	bd38      	pop	{r3, r4, r5, pc}
 8007e28:	20000550 	.word	0x20000550

08007e2c <__malloc_lock>:
 8007e2c:	4801      	ldr	r0, [pc, #4]	; (8007e34 <__malloc_lock+0x8>)
 8007e2e:	f000 b809 	b.w	8007e44 <__retarget_lock_acquire_recursive>
 8007e32:	bf00      	nop
 8007e34:	20000554 	.word	0x20000554

08007e38 <__malloc_unlock>:
 8007e38:	4801      	ldr	r0, [pc, #4]	; (8007e40 <__malloc_unlock+0x8>)
 8007e3a:	f000 b804 	b.w	8007e46 <__retarget_lock_release_recursive>
 8007e3e:	bf00      	nop
 8007e40:	20000554 	.word	0x20000554

08007e44 <__retarget_lock_acquire_recursive>:
 8007e44:	4770      	bx	lr

08007e46 <__retarget_lock_release_recursive>:
 8007e46:	4770      	bx	lr

08007e48 <_init>:
 8007e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e4a:	bf00      	nop
 8007e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e4e:	bc08      	pop	{r3}
 8007e50:	469e      	mov	lr, r3
 8007e52:	4770      	bx	lr

08007e54 <_fini>:
 8007e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e56:	bf00      	nop
 8007e58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e5a:	bc08      	pop	{r3}
 8007e5c:	469e      	mov	lr, r3
 8007e5e:	4770      	bx	lr
