**************************************************
Report         : passing_points

Reference      : Ref:/WORK/SYS_TOP
Implementation : Imp:/WORK/SYS_TOP
Version        : L-2016.03-SP1
Date           : Thu Oct 13 18:37:05 2022
**************************************************

299 Passing compare points:

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U2/Arith_Flag_reg
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U2/Arith_Flag_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg[10]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg_10_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg[11]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg_11_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg[12]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg_12_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg[13]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg_13_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg[14]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg_14_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg[15]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg_15_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg_2_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg_3_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg_4_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg_5_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg_6_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg_7_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg[8]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg_8_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg[9]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U2/Arith_OUT_reg_9_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U3/Logic_Flag_reg
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U3/Logic_Flag_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg[10]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg_10_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg[11]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg_11_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg[12]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg_12_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg[13]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg_13_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg[14]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg_14_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg[15]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg_15_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg_2_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg_3_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg_4_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg_5_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg_6_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg_7_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg[8]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg_8_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg[9]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U3/Logic_OUT_reg_9_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U4/CMP_Flag_reg
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U4/CMP_Flag_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U4/CMP_OUT_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U4/CMP_OUT_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U4/CMP_OUT_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U4/CMP_OUT_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U5/Shift_Flag_reg
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U5/Shift_Flag_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U5/Shift_OUT_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U5/Shift_OUT_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U5/Shift_OUT_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U5/Shift_OUT_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U5/Shift_OUT_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U5/Shift_OUT_reg_2_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U5/Shift_OUT_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U5/Shift_OUT_reg_3_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U5/Shift_OUT_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U5/Shift_OUT_reg_4_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U5/Shift_OUT_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U5/Shift_OUT_reg_5_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U5/Shift_OUT_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U5/Shift_OUT_reg_6_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U5/Shift_OUT_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U5/Shift_OUT_reg_7_

  Ref  DFF        Ref:/WORK/SYS_TOP/ALU1/U5/Shift_OUT_reg[8]
  Impl DFF        Imp:/WORK/SYS_TOP/ALU1/U5/Shift_OUT_reg_8_

  Ref  LAT        Ref:/WORK/SYS_TOP/CLK_Gate1/enable_latch_reg
  Impl LAT        Imp:/WORK/SYS_TOP/CLK_Gate1/enable_latch_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/Data_Valid_TX_SYNC1/Multi_Flop_reg[0][0]
  Impl DFF        Imp:/WORK/SYS_TOP/Data_Valid_TX_SYNC1/Multi_Flop_reg_0__0_

  Ref  DFF        Ref:/WORK/SYS_TOP/Data_Valid_TX_SYNC1/Multi_Flop_reg[1][0]
  Impl DFF        Imp:/WORK/SYS_TOP/Data_Valid_TX_SYNC1/Multi_Flop_reg_1__0_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[0][0]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_0__0_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[0][1]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_0__1_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[0][2]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_0__2_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[0][3]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_0__3_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[0][4]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_0__4_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[0][5]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_0__5_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[0][6]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_0__6_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[0][7]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_0__7_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[10][0]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_10__0_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[10][1]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_10__1_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[10][2]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_10__2_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[10][3]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_10__3_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[10][4]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_10__4_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[10][5]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_10__5_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[10][6]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_10__6_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[10][7]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_10__7_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[11][0]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_11__0_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[11][1]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_11__1_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[11][2]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_11__2_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[11][3]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_11__3_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[11][4]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_11__4_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[11][5]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_11__5_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[11][6]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_11__6_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[11][7]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_11__7_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[12][0]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_12__0_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[12][1]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_12__1_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[12][2]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_12__2_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[12][3]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_12__3_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[12][4]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_12__4_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[12][5]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_12__5_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[12][6]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_12__6_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[12][7]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_12__7_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[13][0]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_13__0_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[13][1]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_13__1_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[13][2]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_13__2_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[13][3]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_13__3_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[13][4]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_13__4_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[13][5]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_13__5_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[13][6]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_13__6_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[13][7]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_13__7_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[14][0]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_14__0_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[14][1]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_14__1_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[14][2]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_14__2_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[14][3]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_14__3_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[14][4]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_14__4_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[14][5]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_14__5_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[14][6]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_14__6_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[14][7]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_14__7_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[15][0]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_15__0_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[15][1]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_15__1_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[15][2]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_15__2_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[15][3]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_15__3_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[15][4]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_15__4_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[15][5]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_15__5_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[15][6]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_15__6_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[15][7]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_15__7_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[1][0]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_1__0_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[1][1]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_1__1_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[1][2]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_1__2_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[1][3]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_1__3_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[1][4]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_1__4_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[1][5]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_1__5_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[1][6]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_1__6_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[1][7]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_1__7_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[2][0]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_2__0_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[2][1]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_2__1_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[2][2]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_2__2_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[2][3]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_2__3_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[2][4]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_2__4_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[2][5]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_2__5_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[2][6]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_2__6_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[2][7]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_2__7_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[3][0]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_3__0_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[3][1]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_3__1_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[3][2]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_3__2_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[3][3]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_3__3_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[3][4]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_3__4_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[3][5]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_3__5_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[3][6]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_3__6_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[3][7]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_3__7_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[4][0]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_4__0_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[4][1]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_4__1_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[4][2]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_4__2_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[4][3]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_4__3_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[4][4]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_4__4_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[4][5]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_4__5_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[4][6]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_4__6_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[4][7]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_4__7_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[5][0]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_5__0_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[5][1]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_5__1_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[5][2]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_5__2_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[5][3]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_5__3_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[5][4]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_5__4_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[5][5]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_5__5_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[5][6]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_5__6_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[5][7]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_5__7_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[6][0]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_6__0_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[6][1]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_6__1_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[6][2]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_6__2_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[6][3]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_6__3_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[6][4]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_6__4_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[6][5]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_6__5_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[6][6]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_6__6_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[6][7]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_6__7_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[7][0]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_7__0_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[7][1]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_7__1_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[7][2]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_7__2_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[7][3]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_7__3_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[7][4]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_7__4_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[7][5]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_7__5_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[7][6]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_7__6_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[7][7]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_7__7_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[8][0]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_8__0_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[8][1]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_8__1_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[8][2]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_8__2_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[8][3]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_8__3_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[8][4]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_8__4_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[8][5]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_8__5_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[8][6]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_8__6_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[8][7]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_8__7_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[9][0]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_9__0_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[9][1]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_9__1_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[9][2]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_9__2_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[9][3]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_9__3_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[9][4]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_9__4_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[9][5]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_9__5_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[9][6]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_9__6_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/MEM_reg[9][7]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/MEM_reg_9__7_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/RdData_Valid_reg
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/RdData_Valid_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/RdData_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/RdData_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/RdData_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/RdData_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/RdData_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/RdData_reg_2_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/RdData_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/RdData_reg_3_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/RdData_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/RdData_reg_4_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/RdData_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/RdData_reg_5_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/RdData_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/RdData_reg_6_

  Ref  DFF        Ref:/WORK/SYS_TOP/REG_FILE1/RdData_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/REG_FILE1/RdData_reg_7_

  Ref  DFF        Ref:/WORK/SYS_TOP/RST_SYNC1/Multi_Flop_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/RST_SYNC1/Multi_Flop_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/RST_SYNC1/Multi_Flop_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/RST_SYNC1/Multi_Flop_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/RST_SYNC2/Multi_Flop_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/RST_SYNC2/Multi_Flop_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/RST_SYNC2/Multi_Flop_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/RST_SYNC2/Multi_Flop_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYNC_RX1/Multi_Flop_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/SYNC_RX1/Multi_Flop_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYNC_RX1/Multi_Flop_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/SYNC_RX1/Multi_Flop_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYNC_RX1/Pulse_GenFF_reg
  Impl DFF        Imp:/WORK/SYS_TOP/SYNC_RX1/Pulse_GenFF_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/SYNC_RX1/enable_pulse_reg
  Impl DFF        Imp:/WORK/SYS_TOP/SYNC_RX1/enable_pulse_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/SYNC_RX1/sync_bus_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/SYNC_RX1/sync_bus_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYNC_RX1/sync_bus_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/SYNC_RX1/sync_bus_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYNC_RX1/sync_bus_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/SYNC_RX1/sync_bus_reg_2_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYNC_RX1/sync_bus_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/SYNC_RX1/sync_bus_reg_3_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYNC_RX1/sync_bus_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/SYNC_RX1/sync_bus_reg_4_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYNC_RX1/sync_bus_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/SYNC_RX1/sync_bus_reg_5_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYNC_RX1/sync_bus_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/SYNC_RX1/sync_bus_reg_6_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYNC_RX1/sync_bus_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/SYNC_RX1/sync_bus_reg_7_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYNC_TX1/Multi_Flop_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/SYNC_TX1/Multi_Flop_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYNC_TX1/Multi_Flop_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/SYNC_TX1/Multi_Flop_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYNC_TX1/Pulse_GenFF_reg
  Impl DFF        Imp:/WORK/SYS_TOP/SYNC_TX1/Pulse_GenFF_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/SYNC_TX1/sync_bus_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/SYNC_TX1/sync_bus_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYNC_TX1/sync_bus_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/SYNC_TX1/sync_bus_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYNC_TX1/sync_bus_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/SYNC_TX1/sync_bus_reg_2_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYNC_TX1/sync_bus_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/SYNC_TX1/sync_bus_reg_3_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYNC_TX1/sync_bus_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/SYNC_TX1/sync_bus_reg_4_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYNC_TX1/sync_bus_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/SYNC_TX1/sync_bus_reg_5_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYNC_TX1/sync_bus_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/SYNC_TX1/sync_bus_reg_6_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYNC_TX1/sync_bus_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/SYNC_TX1/sync_bus_reg_7_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/RX_Control/Current_State_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/RX_Control/Current_State_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/RX_Control/Current_State_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/RX_Control/Current_State_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/RX_Control/Current_State_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/RX_Control/Current_State_reg_2_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/RX_Control/Current_State_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/RX_Control/Current_State_reg_3_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/RX_Control/Current_State_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/RX_Control/Current_State_reg_4_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/RX_Control/P_Data_Addr_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/RX_Control/P_Data_Addr_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/RX_Control/P_Data_Addr_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/RX_Control/P_Data_Addr_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/RX_Control/P_Data_Addr_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/RX_Control/P_Data_Addr_reg_2_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/RX_Control/P_Data_Addr_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/RX_Control/P_Data_Addr_reg_3_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/Current_State_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/Current_State_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/Current_State_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/Current_State_reg_2_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[10]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg_10_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[11]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg_11_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[12]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg_12_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[13]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg_13_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[14]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg_14_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[15]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg_15_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg_2_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg_3_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg_4_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg_5_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg_6_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg_7_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[8]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg_8_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[9]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_ALU_OUT_reg_9_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_RdData_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_RdData_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_RdData_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_RdData_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_RdData_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_RdData_reg_2_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_RdData_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_RdData_reg_3_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_RdData_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_RdData_reg_4_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_RdData_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_RdData_reg_5_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_RdData_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_RdData_reg_6_

  Ref  DFF        Ref:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_RdData_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/SYS_CTRL1/TX_Control/REG_RdData_reg_7_

  Ref  DFF        Ref:/WORK/SYS_TOP/TX_DIV1/Counter_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/TX_DIV1/Counter_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/TX_DIV1/Counter_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/TX_DIV1/Counter_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/TX_DIV1/Counter_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/TX_DIV1/Counter_reg_2_

  Ref  DFF        Ref:/WORK/SYS_TOP/TX_DIV1/Counter_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/TX_DIV1/Counter_reg_3_

  Ref  DFF        Ref:/WORK/SYS_TOP/TX_DIV1/Counter_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/TX_DIV1/Counter_reg_4_

  Ref  DFF        Ref:/WORK/SYS_TOP/TX_DIV1/Counter_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/TX_DIV1/Counter_reg_5_

  Ref  DFF        Ref:/WORK/SYS_TOP/TX_DIV1/Duty_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/TX_DIV1/Duty_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/TX_DIV1/Duty_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/TX_DIV1/Duty_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/TX_DIV1/Duty_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/TX_DIV1/Duty_reg_2_

  Ref  DFF        Ref:/WORK/SYS_TOP/TX_DIV1/Duty_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/TX_DIV1/Duty_reg_3_

  Ref  DFF        Ref:/WORK/SYS_TOP/TX_DIV1/Duty_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/TX_DIV1/Duty_reg_4_

  Ref  DFF        Ref:/WORK/SYS_TOP/TX_DIV1/Duty_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/TX_DIV1/Duty_reg_5_

  Ref  DFF        Ref:/WORK/SYS_TOP/TX_DIV1/out_seq_reg
  Impl DFF        Imp:/WORK/SYS_TOP/TX_DIV1/out_seq_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/Check2/par_err_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/Check2/par_err_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/Counter1/bit_cnt_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/Counter1/bit_cnt_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/Counter1/bit_cnt_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/Counter1/bit_cnt_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/Counter1/bit_cnt_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/Counter1/bit_cnt_reg_2_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/Counter1/bit_cnt_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/Counter1/bit_cnt_reg_3_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/Counter1/edge_cnt_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/Counter1/edge_cnt_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/Counter1/edge_cnt_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/Counter1/edge_cnt_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/Counter1/edge_cnt_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/Counter1/edge_cnt_reg_2_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/Deserializer1/P_DATA_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/Deserializer1/P_DATA_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/Deserializer1/P_DATA_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/Deserializer1/P_DATA_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/Deserializer1/P_DATA_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/Deserializer1/P_DATA_reg_2_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/Deserializer1/P_DATA_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/Deserializer1/P_DATA_reg_3_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/Deserializer1/P_DATA_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/Deserializer1/P_DATA_reg_4_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/Deserializer1/P_DATA_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/Deserializer1/P_DATA_reg_5_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/Deserializer1/P_DATA_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/Deserializer1/P_DATA_reg_6_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/Deserializer1/P_DATA_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/Deserializer1/P_DATA_reg_7_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/FSM1/Curr_state_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/FSM1/Curr_state_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/FSM1/Curr_state_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/FSM1/Curr_state_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/FSM1/Curr_state_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/FSM1/Curr_state_reg_2_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/FSM1/data_valid_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/FSM1/data_valid_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/Sample1/buffer_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/Sample1/buffer_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/Sample1/buffer_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/Sample1/buffer_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/Sample1/buffer_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/Sample1/buffer_reg_2_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTRX/Sample1/sampled_bit_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTRX/Sample1/sampled_bit_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTTX/U1/Current_state_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTTX/U1/Current_state_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTTX/U1/Current_state_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTTX/U1/Current_state_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTTX/U1/Current_state_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTTX/U1/Current_state_reg_2_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTTX/U2/TX_OUT_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTTX/U2/TX_OUT_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTTX/U3/par_bit_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTTX/U3/par_bit_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTTX/U4/Counter_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTTX/U4/Counter_reg_0_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTTX/U4/Counter_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTTX/U4/Counter_reg_1_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTTX/U4/Counter_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTTX/U4/Counter_reg_2_

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTTX/U4/ser_data_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTTX/U4/ser_data_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U1/UARTTX/U4/ser_done_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U1/UARTTX/U4/ser_done_reg

  Ref  Port       Ref:/WORK/SYS_TOP/Framing_error
  Impl Port       Imp:/WORK/SYS_TOP/Framing_error

  Ref  Port       Ref:/WORK/SYS_TOP/Parity_error
  Impl Port       Imp:/WORK/SYS_TOP/Parity_error

  Ref  Port       Ref:/WORK/SYS_TOP/TX_OUT
  Impl Port       Imp:/WORK/SYS_TOP/TX_OUT

 [BBNet: multiply-driven net
  BBPin: black-box pin
  Cut:   cut-point
  DFF:   non-constant DFF register
  DFF0:  constant 0 DFF register
  DFF1:  constant 1 DFF register
  DFFX:  constant X DFF register
  DFF0X: constrained 0X DFF register
  DFF1X: constrained 1X DFF register
  LAT:   non-constant latch register
  LAT0:  constant 0 latch register
  LAT1:  constant 1 latch register
  LATX:  constant X latch register
  LAT0X: constrained 0X latch register
  LAT1X: constrained 1X latch register
  LATCG: clock-gating latch register
  TLA:   transparent latch register
  TLA0X: transparent constrained 0X latch register
  TLA1X: transparent constrained 1X latch register
  Loop:  cycle break point
  Port:  primary (top-level) port
  Und:   undriven signal cut-point
  Unk:   unknown signal cut-point]

1
