{
  "Top": "encode",
  "RtlTop": "encode",
  "RtlPrefix": "",
  "RtlSubPrefix": "encode_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010i",
    "Package": "-clg225",
    "Speed": "-1L",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "full_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_fixed<40, 10, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "full_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "full_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_fixed<40, 10, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "full_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top encode -name encode"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "encode"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "14413",
    "Latency": "14685"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "encode",
    "Version": "1.0",
    "DisplayName": "Encode",
    "Revision": "2113407551",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_encode_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/encode.cpp"],
    "Vhdl": [
      "impl\/vhdl\/encode_conv1.vhd",
      "impl\/vhdl\/encode_conv2.vhd",
      "impl\/vhdl\/encode_conv3.vhd",
      "impl\/vhdl\/encode_fifo_w40_d2_S.vhd",
      "impl\/vhdl\/encode_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/encode_mul_40s_20s_59_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_21ns_60_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_21s_60_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_22ns_61_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_22s_61_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_23ns_62_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_23s_62_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_24ns_63_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_24s_63_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_25ns_64_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_25s_64_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_26ns_65_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_26s_65_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_27ns_66_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_27s_66_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_28ns_67_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_28s_67_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_29ns_68_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_29s_68_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_30ns_69_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_30s_69_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_31ns_70_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_31s_70_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_32s_70_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_33s_70_2_1.vhd",
      "impl\/vhdl\/encode_mul_40s_34s_70_2_1.vhd",
      "impl\/vhdl\/encode_mux_8_3_40_1_1.vhd",
      "impl\/vhdl\/encode_mux_9_4_40_1_1.vhd",
      "impl\/vhdl\/encode_mux_14_4_40_1_1.vhd",
      "impl\/vhdl\/encode_mux_16_4_40_1_1.vhd",
      "impl\/vhdl\/encode_mux_28_5_40_1_1.vhd",
      "impl\/vhdl\/encode_mux_30_5_40_1_1.vhd",
      "impl\/vhdl\/encode_pool1.vhd",
      "impl\/vhdl\/encode_pool2.vhd",
      "impl\/vhdl\/encode_pool3.vhd",
      "impl\/vhdl\/encode_regslice_both.vhd",
      "impl\/vhdl\/encode_start_for_conv2_U0.vhd",
      "impl\/vhdl\/encode_start_for_conv3_U0.vhd",
      "impl\/vhdl\/encode_start_for_pool1_U0.vhd",
      "impl\/vhdl\/encode_start_for_pool2_U0.vhd",
      "impl\/vhdl\/encode_start_for_pool3_U0.vhd",
      "impl\/vhdl\/encode.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/encode_conv1.v",
      "impl\/verilog\/encode_conv2.v",
      "impl\/verilog\/encode_conv3.v",
      "impl\/verilog\/encode_fifo_w40_d2_S.v",
      "impl\/verilog\/encode_flow_control_loop_pipe.v",
      "impl\/verilog\/encode_mul_40s_20s_59_2_1.v",
      "impl\/verilog\/encode_mul_40s_21ns_60_2_1.v",
      "impl\/verilog\/encode_mul_40s_21s_60_2_1.v",
      "impl\/verilog\/encode_mul_40s_22ns_61_2_1.v",
      "impl\/verilog\/encode_mul_40s_22s_61_2_1.v",
      "impl\/verilog\/encode_mul_40s_23ns_62_2_1.v",
      "impl\/verilog\/encode_mul_40s_23s_62_2_1.v",
      "impl\/verilog\/encode_mul_40s_24ns_63_2_1.v",
      "impl\/verilog\/encode_mul_40s_24s_63_2_1.v",
      "impl\/verilog\/encode_mul_40s_25ns_64_2_1.v",
      "impl\/verilog\/encode_mul_40s_25s_64_2_1.v",
      "impl\/verilog\/encode_mul_40s_26ns_65_2_1.v",
      "impl\/verilog\/encode_mul_40s_26s_65_2_1.v",
      "impl\/verilog\/encode_mul_40s_27ns_66_2_1.v",
      "impl\/verilog\/encode_mul_40s_27s_66_2_1.v",
      "impl\/verilog\/encode_mul_40s_28ns_67_2_1.v",
      "impl\/verilog\/encode_mul_40s_28s_67_2_1.v",
      "impl\/verilog\/encode_mul_40s_29ns_68_2_1.v",
      "impl\/verilog\/encode_mul_40s_29s_68_2_1.v",
      "impl\/verilog\/encode_mul_40s_30ns_69_2_1.v",
      "impl\/verilog\/encode_mul_40s_30s_69_2_1.v",
      "impl\/verilog\/encode_mul_40s_31ns_70_2_1.v",
      "impl\/verilog\/encode_mul_40s_31s_70_2_1.v",
      "impl\/verilog\/encode_mul_40s_32s_70_2_1.v",
      "impl\/verilog\/encode_mul_40s_33s_70_2_1.v",
      "impl\/verilog\/encode_mul_40s_34s_70_2_1.v",
      "impl\/verilog\/encode_mux_8_3_40_1_1.v",
      "impl\/verilog\/encode_mux_9_4_40_1_1.v",
      "impl\/verilog\/encode_mux_14_4_40_1_1.v",
      "impl\/verilog\/encode_mux_16_4_40_1_1.v",
      "impl\/verilog\/encode_mux_28_5_40_1_1.v",
      "impl\/verilog\/encode_mux_30_5_40_1_1.v",
      "impl\/verilog\/encode_pool1.v",
      "impl\/verilog\/encode_pool2.v",
      "impl\/verilog\/encode_pool3.v",
      "impl\/verilog\/encode_regslice_both.v",
      "impl\/verilog\/encode_start_for_conv2_U0.v",
      "impl\/verilog\/encode_start_for_conv3_U0.v",
      "impl\/verilog\/encode_start_for_pool1_U0.v",
      "impl\/verilog\/encode_start_for_pool2_U0.v",
      "impl\/verilog\/encode_start_for_pool3_U0.v",
      "impl\/verilog\/encode.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/encode.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "full_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "40",
      "portPrefix": "full_in_",
      "ports": [
        "full_in_TDATA",
        "full_in_TREADY",
        "full_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "full_in"
        }]
    },
    "full_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "40",
      "portPrefix": "full_out_",
      "ports": [
        "full_out_TDATA",
        "full_out_TREADY",
        "full_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "full_out"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "full_in:full_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "full_in_TDATA": {
      "dir": "in",
      "width": "40"
    },
    "full_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "full_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "full_out_TDATA": {
      "dir": "out",
      "width": "40"
    },
    "full_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "full_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "encode",
      "Instances": [
        {
          "ModuleName": "conv1",
          "InstanceName": "conv1_U0"
        },
        {
          "ModuleName": "pool1",
          "InstanceName": "pool1_U0"
        },
        {
          "ModuleName": "conv2",
          "InstanceName": "conv2_U0"
        },
        {
          "ModuleName": "pool2",
          "InstanceName": "pool2_U0"
        },
        {
          "ModuleName": "conv3",
          "InstanceName": "conv3_U0"
        },
        {
          "ModuleName": "pool3",
          "InstanceName": "pool3_U0"
        }
      ]
    },
    "Info": {
      "conv1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pool1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pool2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pool3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "encode": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "conv1": {
        "Latency": {
          "LatencyBest": "14412",
          "LatencyAvg": "14412",
          "LatencyWorst": "14412",
          "PipelineII": "14412",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.151"
        },
        "Loops": [{
            "Name": "CHeight_CWidth",
            "TripCount": "900",
            "Latency": "14410",
            "PipelineII": "16",
            "PipelineDepth": "27"
          }],
        "Area": {
          "DSP": "135",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "168",
          "FF": "21902",
          "AVAIL_FF": "35200",
          "UTIL_FF": "62",
          "LUT": "18138",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "103",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pool1": {
        "Latency": {
          "LatencyBest": "12548",
          "LatencyAvg": "12548",
          "LatencyWorst": "12548",
          "PipelineII": "12548",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.276"
        },
        "Loops": [{
            "Name": "PHeight_PWidth",
            "TripCount": "784",
            "Latency": "12546",
            "PipelineII": "16",
            "PipelineDepth": "19"
          }],
        "Area": {
          "FF": "22439",
          "AVAIL_FF": "35200",
          "UTIL_FF": "63",
          "LUT": "8574",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "48",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv2": {
        "Latency": {
          "LatencyBest": "4235",
          "LatencyAvg": "4235",
          "LatencyWorst": "4235",
          "PipelineII": "4235",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.223"
        },
        "Loops": [{
            "Name": "CHeight_CWidth",
            "TripCount": "256",
            "Latency": "4233",
            "PipelineII": "16",
            "PipelineDepth": "154"
          }],
        "Area": {
          "DSP": "585",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "731",
          "FF": "253511",
          "AVAIL_FF": "35200",
          "UTIL_FF": "720",
          "LUT": "153676",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "873",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pool2": {
        "Latency": {
          "LatencyBest": "1572",
          "LatencyAvg": "1572",
          "LatencyWorst": "1572",
          "PipelineII": "1572",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.276"
        },
        "Loops": [{
            "Name": "PHeight_PWidth",
            "TripCount": "196",
            "Latency": "1570",
            "PipelineII": "8",
            "PipelineDepth": "11"
          }],
        "Area": {
          "FF": "6535",
          "AVAIL_FF": "35200",
          "UTIL_FF": "18",
          "LUT": "3942",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "22",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv3": {
        "Latency": {
          "LatencyBest": "723",
          "LatencyAvg": "723",
          "LatencyWorst": "723",
          "PipelineII": "723",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.223"
        },
        "Loops": [{
            "Name": "CHeight_CWidth",
            "TripCount": "81",
            "Latency": "721",
            "PipelineII": "8",
            "PipelineDepth": "82"
          }],
        "Area": {
          "DSP": "492",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "615",
          "FF": "136989",
          "AVAIL_FF": "35200",
          "UTIL_FF": "389",
          "LUT": "87732",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "498",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pool3": {
        "Latency": {
          "LatencyBest": "517",
          "LatencyAvg": "517",
          "LatencyWorst": "517",
          "PipelineII": "517",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.207"
        },
        "Loops": [{
            "Name": "PHeight_PWidth",
            "TripCount": "64",
            "Latency": "515",
            "PipelineII": "8",
            "PipelineDepth": "12"
          }],
        "Area": {
          "FF": "4465",
          "AVAIL_FF": "35200",
          "UTIL_FF": "12",
          "LUT": "6568",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "37",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "encode": {
        "Latency": {
          "LatencyBest": "14685",
          "LatencyAvg": "14685",
          "LatencyWorst": "14685",
          "PipelineII": "14413",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.223"
        },
        "Area": {
          "DSP": "1212",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "1515",
          "FF": "446336",
          "AVAIL_FF": "35200",
          "UTIL_FF": "1268",
          "LUT": "278972",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "1585",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-01-31 13:11:43 +0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
