INFO: [VRFC 10-2263] Analyzing Verilog file "F:/lab02/lab02/lab02.srcs/sources_1/new/lab02.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab02
WARNING: [VRFC 10-3676] redeclaration of ansi port 'F' is not allowed [F:/lab02/lab02/lab02.srcs/sources_1/new/lab02.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/lab02/lab02/lab02.srcs/sim_1/new/lab02_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab02_test
