{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694045293698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694045293706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 06 19:08:13 2023 " "Processing started: Wed Sep 06 19:08:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694045293706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045293706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyectosd2 -c proyectosd2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyectosd2 -c proyectosd2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045293706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694045293988 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694045293988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_up_down.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_up_down.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_up_down-solucion " "Found design unit 1: contador_up_down-solucion" {  } { { "contador_up_down.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/contador_up_down.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300931 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_up_down " "Found entity 1: contador_up_down" {  } { { "contador_up_down.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/contador_up_down.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045300931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_sostenimiento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_sostenimiento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_sostenimiento-Behavioral " "Found design unit 1: registro_sostenimiento-Behavioral" {  } { { "registro_sostenimiento.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/registro_sostenimiento.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300931 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_sostenimiento " "Found entity 1: registro_sostenimiento" {  } { { "registro_sostenimiento.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/registro_sostenimiento.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045300931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-solve " "Found design unit 1: Comparator-solve" {  } { { "Comparator.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/Comparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300931 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/Comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045300931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyectosd2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proyectosd2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 proyectosd2 " "Found entity 1: proyectosd2" {  } { { "proyectosd2.bdf" "" { Schematic "C:/Users/User/Documents/ProyectoSD2final/proyectosd2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045300938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servocontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servocontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ServoControl-Behavioral " "Found design unit 1: ServoControl-Behavioral" {  } { { "ServoControl.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/ServoControl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300938 ""} { "Info" "ISGN_ENTITY_NAME" "1 ServoControl " "Found entity 1: ServoControl" {  } { { "ServoControl.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/ServoControl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045300938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "agrupa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file agrupa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 agrupa-solucion " "Found design unit 1: agrupa-solucion" {  } { { "agrupa.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/agrupa.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300938 ""} { "Info" "ISGN_ENTITY_NAME" "1 agrupa " "Found entity 1: agrupa" {  } { { "agrupa.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/agrupa.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045300938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadordown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadordown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadordown-solucion " "Found design unit 1: contadordown-solucion" {  } { { "contadordown.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/contadordown.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300938 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadordown " "Found entity 1: contadordown" {  } { { "contadordown.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/contadordown.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045300938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorup-solucion " "Found design unit 1: contadorup-solucion" {  } { { "contadorup.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/contadorup.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300938 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorup " "Found entity 1: contadorup" {  } { { "contadorup.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/contadorup.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045300938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-archxi " "Found design unit 1: ram-archxi" {  } { { "ram.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300938 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045300938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1-Behavioral " "Found design unit 1: Mux2x1-Behavioral" {  } { { "Mux2x1.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/Mux2x1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300938 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "Mux2x1.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/Mux2x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045300938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSS-Behavioral " "Found design unit 1: MSS-Behavioral" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300938 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSS " "Found entity 1: MSS" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045300938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD-solve " "Found design unit 1: BinToBCD-solve" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/BinToBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300938 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD " "Found entity 1: BinToBCD" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/BinToBCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045300938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdto7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdto7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDTo7Segment-solve " "Found design unit 1: BCDTo7Segment-solve" {  } { { "BCDTo7Segment.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/BCDTo7Segment.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300946 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDTo7Segment " "Found entity 1: BCDTo7Segment" {  } { { "BCDTo7Segment.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/BCDTo7Segment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694045300946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045300946 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proyectosd2 " "Elaborating entity \"proyectosd2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694045300968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 Mux2x1:inst1 " "Elaborating entity \"Mux2x1\" for hierarchy \"Mux2x1:inst1\"" {  } { { "proyectosd2.bdf" "inst1" { Schematic "C:/Users/User/Documents/ProyectoSD2final/proyectosd2.bdf" { { 96 848 1024 208 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694045300984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSS MSS:inst4 " "Elaborating entity \"MSS\" for hierarchy \"MSS:inst4\"" {  } { { "proyectosd2.bdf" "inst4" { Schematic "C:/Users/User/Documents/ProyectoSD2final/proyectosd2.bdf" { { -312 1480 1720 -40 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "abrir MSS.vhd(44) " "VHDL Process Statement warning at MSS.vhd(44): signal \"abrir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "atras MSS.vhd(71) " "VHDL Process Statement warning at MSS.vhd(71): signal \"atras\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_sos MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"reset_sos\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_contup MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"reset_contup\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_contdown MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"reset_contdown\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_resRam MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"reset_resRam\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_manual MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"reset_manual\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_servomotor MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"en_servomotor\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write_read MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"write_read\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_agrupa MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"en_agrupa\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "estado_siguiente MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"estado_siguiente\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_manual MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"en_manual\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_contadordown MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"en_contadordown\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_contadorup MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"en_contadorup\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_mux MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"sel_mux\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_sostenimiento MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"en_sostenimiento\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_sos_ram MSS.vhd(22) " "VHDL Process Statement warning at MSS.vhd(22): inferring latch(es) for signal or variable \"en_sos_ram\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_sos_ram MSS.vhd(22) " "Inferred latch for \"en_sos_ram\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_sostenimiento MSS.vhd(22) " "Inferred latch for \"en_sostenimiento\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_mux MSS.vhd(22) " "Inferred latch for \"sel_mux\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_contadorup MSS.vhd(22) " "Inferred latch for \"en_contadorup\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_contadordown MSS.vhd(22) " "Inferred latch for \"en_contadordown\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_manual MSS.vhd(22) " "Inferred latch for \"en_manual\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Ti MSS.vhd(22) " "Inferred latch for \"estado_siguiente.Ti\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Th MSS.vhd(22) " "Inferred latch for \"estado_siguiente.Th\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Tg MSS.vhd(22) " "Inferred latch for \"estado_siguiente.Tg\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Tf MSS.vhd(22) " "Inferred latch for \"estado_siguiente.Tf\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Te MSS.vhd(22) " "Inferred latch for \"estado_siguiente.Te\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Td MSS.vhd(22) " "Inferred latch for \"estado_siguiente.Td\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Tc MSS.vhd(22) " "Inferred latch for \"estado_siguiente.Tc\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Tb MSS.vhd(22) " "Inferred latch for \"estado_siguiente.Tb\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Ta MSS.vhd(22) " "Inferred latch for \"estado_siguiente.Ta\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_agrupa MSS.vhd(22) " "Inferred latch for \"en_agrupa\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_read MSS.vhd(22) " "Inferred latch for \"write_read\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_servomotor MSS.vhd(22) " "Inferred latch for \"en_servomotor\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_manual MSS.vhd(22) " "Inferred latch for \"reset_manual\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_resRam MSS.vhd(22) " "Inferred latch for \"reset_resRam\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_contdown MSS.vhd(22) " "Inferred latch for \"reset_contdown\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_contup MSS.vhd(22) " "Inferred latch for \"reset_contup\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_sos MSS.vhd(22) " "Inferred latch for \"reset_sos\" at MSS.vhd(22)" {  } { { "MSS.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/MSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 "|MSS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:inst89 " "Elaborating entity \"Comparator\" for hierarchy \"Comparator:inst89\"" {  } { { "proyectosd2.bdf" "inst89" { Schematic "C:/Users/User/Documents/ProyectoSD2final/proyectosd2.bdf" { { 264 632 808 376 "inst89" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694045301010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorup contadorup:inst6 " "Elaborating entity \"contadorup\" for hierarchy \"contadorup:inst6\"" {  } { { "proyectosd2.bdf" "inst6" { Schematic "C:/Users/User/Documents/ProyectoSD2final/proyectosd2.bdf" { { 144 376 536 256 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694045301048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadordown contadordown:inst9 " "Elaborating entity \"contadordown\" for hierarchy \"contadordown:inst9\"" {  } { { "proyectosd2.bdf" "inst9" { Schematic "C:/Users/User/Documents/ProyectoSD2final/proyectosd2.bdf" { { 0 376 536 112 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694045301058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_sostenimiento registro_sostenimiento:inst10 " "Elaborating entity \"registro_sostenimiento\" for hierarchy \"registro_sostenimiento:inst10\"" {  } { { "proyectosd2.bdf" "inst10" { Schematic "C:/Users/User/Documents/ProyectoSD2final/proyectosd2.bdf" { { 384 1600 1816 496 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694045301073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst22 " "Elaborating entity \"ram\" for hierarchy \"ram:inst22\"" {  } { { "proyectosd2.bdf" "inst22" { Schematic "C:/Users/User/Documents/ProyectoSD2final/proyectosd2.bdf" { { 384 1168 1368 496 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694045301078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agrupa agrupa:inst3 " "Elaborating entity \"agrupa\" for hierarchy \"agrupa:inst3\"" {  } { { "proyectosd2.bdf" "inst3" { Schematic "C:/Users/User/Documents/ProyectoSD2final/proyectosd2.bdf" { { 432 736 968 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694045301099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_sostenimiento registro_sostenimiento:inst90 " "Elaborating entity \"registro_sostenimiento\" for hierarchy \"registro_sostenimiento:inst90\"" {  } { { "proyectosd2.bdf" "inst90" { Schematic "C:/Users/User/Documents/ProyectoSD2final/proyectosd2.bdf" { { 448 384 600 560 "inst90" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694045301109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDTo7Segment BCDTo7Segment:inst11 " "Elaborating entity \"BCDTo7Segment\" for hierarchy \"BCDTo7Segment:inst11\"" {  } { { "proyectosd2.bdf" "inst11" { Schematic "C:/Users/User/Documents/ProyectoSD2final/proyectosd2.bdf" { { 976 520 712 1056 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694045301121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinToBCD BinToBCD:inst20 " "Elaborating entity \"BinToBCD\" for hierarchy \"BinToBCD:inst20\"" {  } { { "proyectosd2.bdf" "inst20" { Schematic "C:/Users/User/Documents/ProyectoSD2final/proyectosd2.bdf" { { 576 1440 1656 656 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694045301128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_up_down contador_up_down:inst14 " "Elaborating entity \"contador_up_down\" for hierarchy \"contador_up_down:inst14\"" {  } { { "proyectosd2.bdf" "inst14" { Schematic "C:/Users/User/Documents/ProyectoSD2final/proyectosd2.bdf" { { -240 840 1000 -128 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694045301158 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset contador_up_down.vhd(17) " "VHDL Process Statement warning at contador_up_down.vhd(17): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_up_down.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/contador_up_down.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694045301177 "|contador_up_down"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock contador_up_down.vhd(20) " "VHDL Process Statement warning at contador_up_down.vhd(20): signal \"clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_up_down.vhd" "" { Text "C:/Users/User/Documents/ProyectoSD2final/contador_up_down.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694045301177 "|contador_up_down"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1694045301509 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694045301618 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694045301618 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "abrir " "No output dependent on input pin \"abrir\"" {  } { { "proyectosd2.bdf" "" { Schematic "C:/Users/User/Documents/ProyectoSD2final/proyectosd2.bdf" { { -224 1256 1424 -208 "abrir" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694045301648 "|proyectosd2|abrir"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cerrar " "No output dependent on input pin \"cerrar\"" {  } { { "proyectosd2.bdf" "" { Schematic "C:/Users/User/Documents/ProyectoSD2final/proyectosd2.bdf" { { -208 1256 1424 -192 "cerrar" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694045301648 "|proyectosd2|cerrar"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "proyectosd2.bdf" "" { Schematic "C:/Users/User/Documents/ProyectoSD2final/proyectosd2.bdf" { { -288 1256 1424 -272 "clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694045301648 "|proyectosd2|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "proyectosd2.bdf" "" { Schematic "C:/Users/User/Documents/ProyectoSD2final/proyectosd2.bdf" { { -272 1256 1424 -256 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694045301648 "|proyectosd2|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "auto/manual " "No output dependent on input pin \"auto/manual\"" {  } { { "proyectosd2.bdf" "" { Schematic "C:/Users/User/Documents/ProyectoSD2final/proyectosd2.bdf" { { -256 1256 1424 -240 "auto/manual" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694045301648 "|proyectosd2|auto/manual"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regular/memoria " "No output dependent on input pin \"regular/memoria\"" {  } { { "proyectosd2.bdf" "" { Schematic "C:/Users/User/Documents/ProyectoSD2final/proyectosd2.bdf" { { -240 1256 1432 -224 "regular/memoria" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694045301648 "|proyectosd2|regular/memoria"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ajustar " "No output dependent on input pin \"ajustar\"" {  } { { "proyectosd2.bdf" "" { Schematic "C:/Users/User/Documents/ProyectoSD2final/proyectosd2.bdf" { { -192 1256 1424 -176 "ajustar" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694045301648 "|proyectosd2|ajustar"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "atras " "No output dependent on input pin \"atras\"" {  } { { "proyectosd2.bdf" "" { Schematic "C:/Users/User/Documents/ProyectoSD2final/proyectosd2.bdf" { { -176 1256 1424 -160 "atras" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694045301648 "|proyectosd2|atras"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1694045301648 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694045301648 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694045301648 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694045301648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694045301668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 06 19:08:21 2023 " "Processing ended: Wed Sep 06 19:08:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694045301668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694045301668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694045301668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694045301668 ""}
