-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    casted_output_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    casted_output_empty_n : IN STD_LOGIC;
    casted_output_read : OUT STD_LOGIC;
    casted_output_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    casted_output_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    temp_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    temp_full_n : IN STD_LOGIC;
    temp_write : OUT STD_LOGIC;
    temp_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    temp_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv10_201 : STD_LOGIC_VECTOR (9 downto 0) := "1000000001";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal icmp_ln231_fu_303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal fifo_has_next_sample_nbreadreq_fu_102_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0_grp1 : BOOLEAN;
    signal delay_line_stall_load_reg_478 : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_load_reg_478_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln297_reg_516 : STD_LOGIC_VECTOR (0 downto 0);
    signal fifo_has_next_sample_reg_469 : STD_LOGIC_VECTOR (0 downto 0);
    signal fifo_has_next_sample_reg_469_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op68_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2_grp1 : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal control_count : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal control_bits : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal sample_in_read_count : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal delay_line_stall : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal delayline_6_ce0 : STD_LOGIC;
    signal delayline_6_we0 : STD_LOGIC;
    signal delayline_6_q0 : STD_LOGIC_VECTOR (32 downto 0);
    signal control_delayline_ce0 : STD_LOGIC;
    signal control_delayline_we0 : STD_LOGIC;
    signal control_delayline_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal delayline_ce0 : STD_LOGIC;
    signal delayline_we0 : STD_LOGIC;
    signal delayline_q0 : STD_LOGIC_VECTOR (32 downto 0);
    signal casted_output_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal temp_blk_n : STD_LOGIC;
    signal t17_reg_138 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal t_fu_209_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal t_reg_473 : STD_LOGIC_VECTOR (9 downto 0);
    signal delay_line_stall_load_load_fu_215_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln238_fu_219_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln231_reg_502 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln231_reg_502_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln79_fu_381_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln79_reg_506 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln79_1_fu_397_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln79_1_reg_511 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln297_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln300_fu_455_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln300_reg_520 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_t17_phi_fu_142_p6 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_arrayidx_0_1_0_0_0_load_i224_reg_152 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_arrayidx_0_1_0_0_0_load_i224_reg_152 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_arrayidx_0_0_0_0_0_load_i223_reg_163 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_arrayidx_0_0_0_0_0_load_i223_reg_163 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_valid_1_reg_174 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_1_reg_174 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_imag_1_reg_187 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_1_reg_187 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_real_1_reg_198 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_1_reg_198 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln251_fu_263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln260_fu_279_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln256_fu_285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal p_s_fu_309_p4 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln66_fu_355_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_2_fu_421_p4 : STD_LOGIC_VECTOR (32 downto 0);
    signal temp_tagged_mux_chain_input_sample_M_real_fu_329_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal control_bits_35_fu_369_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_mux_chain_input_sample_M_imag_fu_333_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_mux_chain_input_valid_fu_343_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_2_fu_413_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_1_fu_389_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln68_fu_373_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal valid_flag_fu_441_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln79_2_fu_405_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_207 : BOOLEAN;
    signal ap_condition_218 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_delayline_6_SHIFTREG_AUTObkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (32 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (32 downto 0) );
    end component;


    component fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_control_delayline_SHIFTREcud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    delayline_6_U : component fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_delayline_6_SHIFTREG_AUTObkb
    generic map (
        DataWidth => 33,
        AddressRange => 1,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_0,
        ce0 => delayline_6_ce0,
        we0 => delayline_6_we0,
        d0 => p_s_fu_309_p4,
        q0 => delayline_6_q0);

    control_delayline_U : component fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_control_delayline_SHIFTREcud
    generic map (
        DataWidth => 32,
        AddressRange => 1,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_0,
        ce0 => control_delayline_ce0,
        we0 => control_delayline_we0,
        d0 => zext_ln66_fu_355_p1,
        q0 => control_delayline_q0);

    delayline_U : component fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_delayline_6_SHIFTREG_AUTObkb
    generic map (
        DataWidth => 33,
        AddressRange => 1,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_0,
        ce0 => delayline_ce0,
        we0 => delayline_we0,
        d0 => p_2_fu_421_p4,
        q0 => delayline_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln231_reg_502_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= real_start;
                elsif (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_arrayidx_0_0_0_0_0_load_i223_reg_163_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_218)) then
                if (((fifo_has_next_sample_nbreadreq_fu_102_p3 = ap_const_lv1_0) and (delay_line_stall_load_load_fu_215_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_arrayidx_0_0_0_0_0_load_i223_reg_163 <= ap_const_lv16_0;
                elsif ((fifo_has_next_sample_nbreadreq_fu_102_p3 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_arrayidx_0_0_0_0_0_load_i223_reg_163 <= casted_output_dout(47 downto 32);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_arrayidx_0_0_0_0_0_load_i223_reg_163 <= ap_phi_reg_pp0_iter0_arrayidx_0_0_0_0_0_load_i223_reg_163;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_arrayidx_0_1_0_0_0_load_i224_reg_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_218)) then
                if (((fifo_has_next_sample_nbreadreq_fu_102_p3 = ap_const_lv1_0) and (delay_line_stall_load_load_fu_215_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_arrayidx_0_1_0_0_0_load_i224_reg_152 <= ap_const_lv16_0;
                elsif ((fifo_has_next_sample_nbreadreq_fu_102_p3 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_arrayidx_0_1_0_0_0_load_i224_reg_152 <= casted_output_dout(63 downto 48);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_arrayidx_0_1_0_0_0_load_i224_reg_152 <= ap_phi_reg_pp0_iter0_arrayidx_0_1_0_0_0_load_i224_reg_152;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_1_reg_187_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_218)) then
                if (((fifo_has_next_sample_nbreadreq_fu_102_p3 = ap_const_lv1_0) and (delay_line_stall_load_load_fu_215_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_1_reg_187 <= ap_const_lv16_0;
                elsif ((fifo_has_next_sample_nbreadreq_fu_102_p3 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_1_reg_187 <= casted_output_dout(31 downto 16);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_1_reg_187 <= ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_imag_1_reg_187;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_1_reg_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_218)) then
                if (((fifo_has_next_sample_nbreadreq_fu_102_p3 = ap_const_lv1_0) and (delay_line_stall_load_load_fu_215_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_1_reg_198 <= ap_const_lv16_0;
                elsif ((fifo_has_next_sample_nbreadreq_fu_102_p3 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_1_reg_198 <= trunc_ln238_fu_219_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_1_reg_198 <= ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_real_1_reg_198;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_1_reg_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_218)) then
                if (((fifo_has_next_sample_nbreadreq_fu_102_p3 = ap_const_lv1_0) and (delay_line_stall_load_load_fu_215_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_1_reg_174 <= ap_const_lv1_0;
                elsif ((fifo_has_next_sample_nbreadreq_fu_102_p3 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_1_reg_174 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_1_reg_174 <= ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_valid_1_reg_174;
                end if;
            end if; 
        end if;
    end process;

    t17_reg_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln231_reg_502 = ap_const_lv1_0))) then 
                t17_reg_138 <= t_reg_473;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln231_reg_502 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                t17_reg_138 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln297_reg_516 <= and_ln297_fu_449_p2;
                delay_line_stall_load_reg_478 <= delay_line_stall;
                delay_line_stall_load_reg_478_pp0_iter1_reg <= delay_line_stall_load_reg_478;
                fifo_has_next_sample_reg_469 <= fifo_has_next_sample_nbreadreq_fu_102_p3;
                fifo_has_next_sample_reg_469_pp0_iter1_reg <= fifo_has_next_sample_reg_469;
                select_ln79_1_reg_511 <= select_ln79_1_fu_397_p3;
                select_ln79_reg_506 <= select_ln79_fu_381_p3;
                trunc_ln300_reg_520 <= trunc_ln300_fu_455_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (fifo_has_next_sample_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                control_bits <= control_count;
                control_count <= xor_ln251_fu_263_p2;
                delay_line_stall <= icmp_ln256_fu_285_p2;
                sample_in_read_count <= add_ln260_fu_279_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln231_reg_502 <= icmp_ln231_fu_303_p2;
                icmp_ln231_reg_502_pp0_iter1_reg <= icmp_ln231_reg_502;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                t_reg_473 <= t_fu_209_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln260_fu_279_p2 <= std_logic_vector(unsigned(sample_in_read_count) + unsigned(ap_const_lv9_1));
    and_ln297_fu_449_p2 <= (valid_flag_fu_441_p3 and select_ln79_2_fu_405_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(real_start, ap_done_reg, ap_block_state2_pp0_stage0_iter0_grp1, ap_block_state4_pp0_stage0_iter2_grp1, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_01001_grp1 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter2_grp1)) or ((real_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter0_grp1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(real_start, ap_done_reg, ap_block_state2_pp0_stage0_iter0_grp1, ap_block_state4_pp0_stage0_iter2_grp1, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter2_grp1)) or ((real_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter0_grp1)));
    end process;


    ap_block_pp0_stage0_11001_grp1_assign_proc : process(real_start, ap_done_reg, ap_block_state2_pp0_stage0_iter0_grp1, ap_block_state4_pp0_stage0_iter2_grp1, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter2_grp1)) or ((real_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter0_grp1)));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(real_start, ap_done_reg, ap_block_state2_pp0_stage0_iter0_grp1, ap_block_state4_pp0_stage0_iter2_grp1, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter2_grp1)) or ((real_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter0_grp1)));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_pp0_stage0_iter0_grp1_assign_proc : process(casted_output_empty_n, fifo_has_next_sample_nbreadreq_fu_102_p3)
    begin
                ap_block_state2_pp0_stage0_iter0_grp1 <= ((fifo_has_next_sample_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (casted_output_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage0_iter2_grp1_assign_proc : process(temp_full_n, ap_predicate_op68_write_state4)
    begin
                ap_block_state4_pp0_stage0_iter2_grp1 <= ((ap_predicate_op68_write_state4 = ap_const_boolean_1) and (temp_full_n = ap_const_logic_0));
    end process;


    ap_condition_207_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_207 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_218_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_grp1)
    begin
                ap_condition_218 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln231_reg_502_pp0_iter1_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln231_reg_502_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= real_start;

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_t17_phi_fu_142_p6_assign_proc : process(t17_reg_138, t_reg_473, icmp_ln231_reg_502, ap_condition_207)
    begin
        if ((ap_const_boolean_1 = ap_condition_207)) then
            if ((icmp_ln231_reg_502 = ap_const_lv1_1)) then 
                ap_phi_mux_t17_phi_fu_142_p6 <= ap_const_lv10_0;
            elsif ((icmp_ln231_reg_502 = ap_const_lv1_0)) then 
                ap_phi_mux_t17_phi_fu_142_p6 <= t_reg_473;
            else 
                ap_phi_mux_t17_phi_fu_142_p6 <= t17_reg_138;
            end if;
        else 
            ap_phi_mux_t17_phi_fu_142_p6 <= t17_reg_138;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_arrayidx_0_0_0_0_0_load_i223_reg_163 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_arrayidx_0_1_0_0_0_load_i224_reg_152 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_imag_1_reg_187 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_real_1_reg_198 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_valid_1_reg_174 <= "X";

    ap_predicate_op68_write_state4_assign_proc : process(delay_line_stall_load_reg_478_pp0_iter1_reg, and_ln297_reg_516, fifo_has_next_sample_reg_469_pp0_iter1_reg)
    begin
                ap_predicate_op68_write_state4 <= (((fifo_has_next_sample_reg_469_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln297_reg_516)) or ((delay_line_stall_load_reg_478_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln297_reg_516)));
    end process;

    ap_ready <= internal_ap_ready;

    ap_reset_idle_pp0_assign_proc : process(real_start, ap_idle_pp0_0to1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    casted_output_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, casted_output_empty_n, fifo_has_next_sample_nbreadreq_fu_102_p3, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (fifo_has_next_sample_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            casted_output_blk_n <= casted_output_empty_n;
        else 
            casted_output_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    casted_output_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, fifo_has_next_sample_nbreadreq_fu_102_p3, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (fifo_has_next_sample_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            casted_output_read <= ap_const_logic_1;
        else 
            casted_output_read <= ap_const_logic_0;
        end if; 
    end process;

    control_bits_35_fu_369_p1 <= control_delayline_q0(1 - 1 downto 0);

    control_delayline_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_load_reg_478, fifo_has_next_sample_reg_469, ap_block_pp0_stage0_11001_grp1, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((fifo_has_next_sample_reg_469 = ap_const_lv1_1) or (delay_line_stall_load_reg_478 = ap_const_lv1_0)))) then 
            control_delayline_ce0 <= ap_const_logic_1;
        else 
            control_delayline_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_load_reg_478, fifo_has_next_sample_reg_469, ap_block_pp0_stage0_11001_grp1, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((fifo_has_next_sample_reg_469 = ap_const_lv1_1) or (delay_line_stall_load_reg_478 = ap_const_lv1_0)))) then 
            control_delayline_we0 <= ap_const_logic_1;
        else 
            control_delayline_we0 <= ap_const_logic_0;
        end if; 
    end process;

    delay_line_stall_load_load_fu_215_p1 <= delay_line_stall;

    delayline_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_load_reg_478, fifo_has_next_sample_reg_469, ap_block_pp0_stage0_11001_grp1, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((fifo_has_next_sample_reg_469 = ap_const_lv1_1) or (delay_line_stall_load_reg_478 = ap_const_lv1_0)))) then 
            delayline_6_ce0 <= ap_const_logic_1;
        else 
            delayline_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_load_reg_478, fifo_has_next_sample_reg_469, ap_block_pp0_stage0_11001_grp1, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((fifo_has_next_sample_reg_469 = ap_const_lv1_1) or (delay_line_stall_load_reg_478 = ap_const_lv1_0)))) then 
            delayline_6_we0 <= ap_const_logic_1;
        else 
            delayline_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_load_reg_478, fifo_has_next_sample_reg_469, ap_block_pp0_stage0_11001_grp1, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((fifo_has_next_sample_reg_469 = ap_const_lv1_1) or (delay_line_stall_load_reg_478 = ap_const_lv1_0)))) then 
            delayline_ce0 <= ap_const_logic_1;
        else 
            delayline_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, delay_line_stall_load_reg_478, fifo_has_next_sample_reg_469, ap_block_pp0_stage0_11001_grp1, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((fifo_has_next_sample_reg_469 = ap_const_lv1_1) or (delay_line_stall_load_reg_478 = ap_const_lv1_0)))) then 
            delayline_we0 <= ap_const_logic_1;
        else 
            delayline_we0 <= ap_const_logic_0;
        end if; 
    end process;

    fifo_has_next_sample_nbreadreq_fu_102_p3 <= (0=>(casted_output_empty_n), others=>'-');
    icmp_ln231_fu_303_p2 <= "1" when (ap_phi_mux_t17_phi_fu_142_p6 = ap_const_lv10_201) else "0";
    icmp_ln256_fu_285_p2 <= "0" when (sample_in_read_count = ap_const_lv9_1FF) else "1";

    internal_ap_ready_assign_proc : process(real_start, icmp_ln231_fu_303_p2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (real_start = ap_const_logic_1) and (icmp_ln231_fu_303_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    p_2_fu_421_p4 <= ((select_ln68_2_fu_413_p3 & select_ln68_1_fu_389_p3) & select_ln68_fu_373_p3);
    p_s_fu_309_p4 <= ((ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_1_reg_174 & ap_phi_reg_pp0_iter1_arrayidx_0_1_0_0_0_load_i224_reg_152) & ap_phi_reg_pp0_iter1_arrayidx_0_0_0_0_0_load_i223_reg_163);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    select_ln68_1_fu_389_p3 <= 
        temp_tagged_mux_chain_input_sample_M_imag_fu_333_p4 when (control_bits(0) = '1') else 
        ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_1_reg_187;
    select_ln68_2_fu_413_p3 <= 
        temp_tagged_mux_chain_input_valid_fu_343_p3 when (control_bits(0) = '1') else 
        ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_1_reg_174;
    select_ln68_fu_373_p3 <= 
        temp_tagged_mux_chain_input_sample_M_real_fu_329_p1 when (control_bits(0) = '1') else 
        ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_1_reg_198;
    select_ln79_1_fu_397_p3 <= 
        temp_tagged_mux_chain_input_sample_M_imag_fu_333_p4 when (control_bits_35_fu_369_p1(0) = '1') else 
        ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_1_reg_187;
    select_ln79_2_fu_405_p3 <= 
        temp_tagged_mux_chain_input_valid_fu_343_p3 when (control_bits_35_fu_369_p1(0) = '1') else 
        ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_1_reg_174;
    select_ln79_fu_381_p3 <= 
        temp_tagged_mux_chain_input_sample_M_real_fu_329_p1 when (control_bits_35_fu_369_p1(0) = '1') else 
        ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_1_reg_198;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    t_fu_209_p2 <= std_logic_vector(unsigned(ap_phi_mux_t17_phi_fu_142_p6) + unsigned(ap_const_lv10_1));

    temp_blk_n_assign_proc : process(temp_full_n, ap_predicate_op68_write_state4, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_predicate_op68_write_state4 = ap_const_boolean_1))) then 
            temp_blk_n <= temp_full_n;
        else 
            temp_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    temp_din <= ((select_ln79_1_reg_511 & select_ln79_reg_506) & trunc_ln300_reg_520);
    temp_tagged_mux_chain_input_sample_M_imag_fu_333_p4 <= delayline_6_q0(31 downto 16);
    temp_tagged_mux_chain_input_sample_M_real_fu_329_p1 <= delayline_6_q0(16 - 1 downto 0);
    temp_tagged_mux_chain_input_valid_fu_343_p3 <= delayline_6_q0(32 downto 32);

    temp_write_assign_proc : process(ap_predicate_op68_write_state4, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_predicate_op68_write_state4 = ap_const_boolean_1))) then 
            temp_write <= ap_const_logic_1;
        else 
            temp_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln238_fu_219_p1 <= casted_output_dout(16 - 1 downto 0);
    trunc_ln300_fu_455_p1 <= delayline_q0(32 - 1 downto 0);
    valid_flag_fu_441_p3 <= delayline_q0(32 downto 32);
    xor_ln251_fu_263_p2 <= (control_count xor ap_const_lv1_1);
    zext_ln66_fu_355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(control_bits),32));
end behav;
