<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/emulation/Gowin/CPU_6502_RT/synthesis/cpu_wrapper.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu May 30 11:59:31 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>cpu_wrapper</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.631s, Elapsed time = 0h 0m 0.592s, Peak memory usage = 166.270MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.013s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 166.270MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.017s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 166.270MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.016s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 166.270MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.024s, Elapsed time = 0h 0m 0.023s, Peak memory usage = 166.270MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 166.270MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.007s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 167.203MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 167.203MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.012s, Elapsed time = 0h 0m 0.011s, Peak memory usage = 167.203MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.008s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 167.203MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.005s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 167.203MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.048s, Elapsed time = 0h 0m 0.053s, Peak memory usage = 167.203MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.002s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 167.203MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.405s, Elapsed time = 0h 0m 0.424s, Peak memory usage = 179.660MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 179.660MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>24</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>263</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>127</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>134</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1682</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT1</td>
<td>471</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>233</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>318</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>660</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>32</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1682(1682 LUT, 0 ALU) / 23040</td>
<td>8%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>263 / 23280</td>
<td>2%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23280</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>263 / 23280</td>
<td>2%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>32 / 56</td>
<td>58%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk_dut</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_cpu.clk_IBUF_O/I </td>
</tr>
<tr>
<td>clk_emu</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_emu_IBUF_I/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_dut</td>
<td>100.000(MHz)</td>
<td>76.606(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_emu</td>
<td>100.000(MHz)</td>
<td>185.357(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mem_Emu_Adr[14]_LUT3_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_dut[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_dut[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Mem_Emu_Adr[14]_LUT3_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>Mem_Emu_Adr[14]_LUT3_I0_F_DFFE_D/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Memory.0.4_DO_31_LUT3_I1/I2</td>
</tr>
<tr>
<td>1.594</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Memory.0.4_DO_31_LUT3_I1/F</td>
</tr>
<tr>
<td>1.969</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Memory.0.4_DO_31_LUT3_I1_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>2.221</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>Memory.0.4_DO_31_LUT3_I1_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>2.596</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>2.849</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>3.224</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0_LUT1_F/I0</td>
</tr>
<tr>
<td>3.750</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0_LUT1_F/F</td>
</tr>
<tr>
<td>4.125</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.261</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.636</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>4.722</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>5.097</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I0/I1</td>
</tr>
<tr>
<td>5.184</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I0/O</td>
</tr>
<tr>
<td>5.559</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>6.020</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>6.395</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.531</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.906</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>6.992</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.367</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>7.454</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>7.829</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>7.915</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>8.290</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_O_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>8.542</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>8.917</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>9.379</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>9.754</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>9.890</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.265</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>10.351</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.726</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0/I1</td>
</tr>
<tr>
<td>10.812</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>11.187</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[0]_LUT3_F_I1_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>11.274</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_cpu.u_ALU8.temp_h[0]_LUT3_F_I1_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>11.649</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>11.901</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>12.276</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_S0_1/S0</td>
</tr>
<tr>
<td>12.529</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>12.904</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_S0_O_MUX2_LUT8_I1/I0</td>
</tr>
<tr>
<td>12.990</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>13.365</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_DFFCE_D/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_DFFCE_D</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.358, 33.545%; route: 8.250, 63.510%; tC2Q: 0.382, 2.945%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mem_Emu_Adr[14]_LUT3_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_dut[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_dut[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Mem_Emu_Adr[14]_LUT3_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>Mem_Emu_Adr[14]_LUT3_I0_F_DFFE_D/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Memory.0.4_DO_31_LUT3_I1/I2</td>
</tr>
<tr>
<td>1.594</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Memory.0.4_DO_31_LUT3_I1/F</td>
</tr>
<tr>
<td>1.969</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Memory.0.4_DO_31_LUT3_I1_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>2.221</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>Memory.0.4_DO_31_LUT3_I1_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>2.596</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>2.849</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>3.224</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0_LUT1_F/I0</td>
</tr>
<tr>
<td>3.750</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0_LUT1_F/F</td>
</tr>
<tr>
<td>4.125</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.261</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.636</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>4.722</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>5.097</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I0/I1</td>
</tr>
<tr>
<td>5.184</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I0/O</td>
</tr>
<tr>
<td>5.559</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>6.020</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>6.395</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.531</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.906</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>6.992</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.367</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>7.454</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>7.829</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>7.915</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>8.290</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_O_MUX2_LUT7_S0_1/S0</td>
</tr>
<tr>
<td>8.542</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_O_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>8.917</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F/I0</td>
</tr>
<tr>
<td>9.444</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>9.819</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>9.955</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.330</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>10.416</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.791</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>10.877</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT6_O_S0_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>11.339</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT6_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>11.714</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[1]_LUT2_F/I1</td>
</tr>
<tr>
<td>12.230</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[1]_LUT2_F/F</td>
</tr>
<tr>
<td>12.605</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.348, 35.548%; route: 7.500, 61.324%; tC2Q: 0.382, 3.128%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mem_Emu_Adr[14]_LUT3_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_dut[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_dut[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Mem_Emu_Adr[14]_LUT3_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>Mem_Emu_Adr[14]_LUT3_I0_F_DFFE_D/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Memory.0.4_DO_31_LUT3_I1/I2</td>
</tr>
<tr>
<td>1.594</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Memory.0.4_DO_31_LUT3_I1/F</td>
</tr>
<tr>
<td>1.969</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Memory.0.4_DO_31_LUT3_I1_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>2.221</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>Memory.0.4_DO_31_LUT3_I1_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>2.596</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>2.849</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>3.224</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0_LUT1_F/I0</td>
</tr>
<tr>
<td>3.750</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0_LUT1_F/F</td>
</tr>
<tr>
<td>4.125</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.261</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.636</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>4.722</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>5.097</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I0/I1</td>
</tr>
<tr>
<td>5.184</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I0/O</td>
</tr>
<tr>
<td>5.559</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>6.020</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>6.395</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.531</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.906</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>6.992</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.367</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>7.454</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>7.829</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>7.915</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>8.290</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_O_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>8.542</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>8.917</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>9.379</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>9.754</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>9.890</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.265</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>10.351</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.726</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0/I1</td>
</tr>
<tr>
<td>10.812</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>11.187</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[0]_LUT3_F_I1_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>11.274</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_cpu.u_ALU8.temp_h[0]_LUT3_F_I1_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>11.649</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[0]_LUT3_F/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[0]_LUT3_F/F</td>
</tr>
<tr>
<td>12.540</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.283, 35.203%; route: 7.500, 61.653%; tC2Q: 0.382, 3.144%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mem_Emu_Adr[14]_LUT3_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_dut[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_dut[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Mem_Emu_Adr[14]_LUT3_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>Mem_Emu_Adr[14]_LUT3_I0_F_DFFE_D/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Memory.0.4_DO_31_LUT3_I1/I2</td>
</tr>
<tr>
<td>1.594</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Memory.0.4_DO_31_LUT3_I1/F</td>
</tr>
<tr>
<td>1.969</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Memory.0.4_DO_31_LUT3_I1_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>2.221</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>Memory.0.4_DO_31_LUT3_I1_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>2.596</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>2.849</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>3.224</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0_LUT1_F/I0</td>
</tr>
<tr>
<td>3.750</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0_LUT1_F/F</td>
</tr>
<tr>
<td>4.125</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.261</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.636</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>4.722</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>5.097</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I0/I1</td>
</tr>
<tr>
<td>5.184</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I0/O</td>
</tr>
<tr>
<td>5.559</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>6.020</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>6.395</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.531</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.906</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>6.992</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.367</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>7.454</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>7.829</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>7.915</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>8.290</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_O_MUX2_LUT7_S0_1/S0</td>
</tr>
<tr>
<td>8.542</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_O_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>8.917</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F/I0</td>
</tr>
<tr>
<td>9.444</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>9.819</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>9.955</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.330</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>10.416</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.791</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>10.877</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>11.252</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT6_O_S0_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>11.339</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT6_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>11.714</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT4_F/I3</td>
</tr>
<tr>
<td>11.976</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT4_F/F</td>
</tr>
<tr>
<td>12.351</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.094, 34.182%; route: 7.500, 62.624%; tC2Q: 0.382, 3.194%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mem_Emu_Adr[14]_LUT3_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_dut[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_dut[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Mem_Emu_Adr[14]_LUT3_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>Mem_Emu_Adr[14]_LUT3_I0_F_DFFE_D/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Memory.0.4_DO_31_LUT3_I1/I2</td>
</tr>
<tr>
<td>1.594</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Memory.0.4_DO_31_LUT3_I1/F</td>
</tr>
<tr>
<td>1.969</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Memory.0.4_DO_31_LUT3_I1_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>2.221</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>Memory.0.4_DO_31_LUT3_I1_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>2.596</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>2.849</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>3.224</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0_LUT1_F/I0</td>
</tr>
<tr>
<td>3.750</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0_LUT1_F/F</td>
</tr>
<tr>
<td>4.125</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.261</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.636</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>4.722</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>5.097</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I0/I1</td>
</tr>
<tr>
<td>5.184</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_I3_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I0/O</td>
</tr>
<tr>
<td>5.559</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>6.020</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>6.395</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.531</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.906</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>6.992</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.367</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>7.454</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>7.829</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>7.915</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>8.290</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_O_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>8.542</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>8.917</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>9.379</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>9.754</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>9.890</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.265</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>10.351</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.726</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0/I1</td>
</tr>
<tr>
<td>10.812</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_l[1]_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>11.187</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[0]_LUT3_F_I1_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>11.274</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_cpu.u_ALU8.temp_h[0]_LUT3_F_I1_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>11.649</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>11.901</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>12.276</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.019, 33.767%; route: 7.500, 63.019%; tC2Q: 0.382, 3.214%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
