# From Blinker to RISC-V

A progressive journey from a simple blinky design to a RISC-V core.


- [step 1](step1.v): Blinker in simulation
- [step 2](step2.v): Blinker with five LEDs
- [step 3](step3.v): Blinker with five LEDs, slower version
- [step 4](step4.v): The instruction decoder
- [step 5](step5.v): The register bank and the state machine
- [step 6](step6.v): The ALU
- [step 7](step7.v): Using the VERILOG assembler
- [step 8](step8.v): Jumps
- [step 9](step9.v): Branches
- [step 10](step10.v): LUI and AUIPC

_WIP_

- step 11: Separate memory
- step 12: Load and store
- step 13: Using the GNU toolchain to compile programs
- step 14: Devices (UART, ...)