Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Jan 16 17:23:51 2025
| Host         : seat40 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file uartlite_wrapper_control_sets_placed.rpt
| Design       : uartlite_wrapper
| Device       : xczu28dr
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   222 |
|    Minimum number of control sets                        |   222 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   282 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   222 |
| >= 0 to < 4        |    42 |
| >= 4 to < 6        |    26 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    28 |
| >= 10 to < 12      |    22 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     2 |
| >= 16              |    77 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             503 |          130 |
| No           | No                    | Yes                    |             224 |           67 |
| No           | Yes                   | No                     |             170 |           82 |
| Yes          | No                    | No                     |            1884 |          355 |
| Yes          | No                    | Yes                    |             220 |           34 |
| Yes          | Yes                   | No                     |            1121 |          270 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                                   Set/Reset Signal                                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              2 |         1.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/src_state_inferred__0/i__n_0                                                                                                                                          | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[3]_0[0]                                                                                                             |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/src_state_inferred__0/i__n_0                                                                                                                                           | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[3]_0[0]                                                                                                             |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_state_n_0                                                                                                                                                        | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[3]_0[0]                                                                                                             |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                        | uartlite_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/src_state_inferred__0/i__n_0                                                                                                                                          | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/SR[0]                                                                                                                                |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_state_n_0                                                                                                                                                        | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/SR[0]                                                                                                                                |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_state_inferred__0/i__n_0                                                                                                                                          | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/SR[0]                                                                                                                                |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_state_n_0                                                                                                                                                         | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/SR[0]                                                                                                                                |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_state_n_0                                                                                                                                                        | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/SR[0]                                                                                                                                |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/shandshake_r_reg[0]                                                                                                                                           | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_payload_i_reg[0][0]                                                                                                                                              |                2 |              2 |         1.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                                   |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                       |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/shandshake_r_reg[0]                                                                                                                                           | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | uartlite_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                                               |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/dest_state_n_0                                                                                                                                                        | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[3]_0[0]                                                                                                             |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                       |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                1 |              2 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1][0]                                                                                                                                                |                2 |              3 |         1.50 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                2 |              3 |         1.50 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                2 |              3 |         1.50 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                2 |              3 |         1.50 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel                                                                                                                                                                                                                    | uartlite_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                              |                                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/rst_ps8_0_299M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                      |                2 |              4 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[0]                                                                                                                  |                4 |              4 |         1.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                  |                4 |              4 |         1.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | uartlite_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                            |                2 |              4 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg_n_0_[1]                                                                                                                    |                3 |              4 |         1.33 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                | uartlite_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                 |                1 |              4 |         4.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg_n_0_[0]                                                                                                                    |                3 |              4 |         1.33 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                              |                                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                              |                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                                                                                                                       | uartlite_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                         | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |         2.50 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |         2.50 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |         2.50 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                         | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |         2.50 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/rst_ps8_0_299M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | uartlite_i/rst_ps8_0_299M/U0/SEQ/seq_clr                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | uartlite_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | uartlite_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | uartlite_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | uartlite_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                5 |              6 |         1.20 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                5 |              6 |         1.20 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                                                                                                                       | uartlite_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                |                2 |              6 |         3.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                                                                                                                       | uartlite_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                |                1 |              6 |         6.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | uartlite_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                  | uartlite_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                |                1 |              7 |         7.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |         8.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |         8.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                               | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                   | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                2 |              8 |         4.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                3 |              8 |         2.67 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                   | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                2 |              8 |         4.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                2 |              8 |         4.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                               |                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                       |                                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                               | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                           |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |              8 |         2.67 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |         8.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |         8.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                         | uartlite_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                     |                4 |              9 |         2.25 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                                                                                                                       | uartlite_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                3 |              9 |         3.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                            |                4 |              9 |         2.25 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                1 |             10 |        10.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |         5.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             10 |         3.33 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |         5.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |         5.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |         5.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |         3.33 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                1 |             10 |        10.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |         5.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                4 |             10 |         2.50 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |         2.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |        10.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                4 |             10 |         2.50 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |         5.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/SR[0]                                                                                                                                |                4 |             10 |         2.50 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |         5.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | uartlite_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | uartlite_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                1 |             12 |        12.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                1 |             12 |        12.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             12 |         4.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                1 |             12 |        12.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                1 |             12 |        12.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |         4.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                4 |             12 |         3.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                4 |             12 |         3.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[3]_0[0]                                                                                                             |                5 |             12 |         2.40 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |         4.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             12 |         4.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                1 |             12 |        12.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                       | uartlite_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                6 |             13 |         2.17 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                              | uartlite_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |             13 |         2.60 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_3[0]                                                                                                                 | uartlite_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                8 |             15 |         1.88 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_3[0]                                                                                                                 | uartlite_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |             15 |         3.75 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | uartlite_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | uartlite_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | uartlite_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | uartlite_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                     |                5 |             18 |         3.60 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                     |                7 |             18 |         2.57 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                     |                7 |             18 |         2.57 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                     |                8 |             18 |         2.25 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                     |                3 |             18 |         6.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                     |                6 |             18 |         3.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                                                                                                                       | uartlite_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                6 |             23 |         3.83 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                     |                2 |             24 |        12.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | uartlite_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                            |                5 |             26 |         5.20 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                  | uartlite_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                5 |             28 |         5.60 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                     |                6 |             28 |         4.67 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                     |                3 |             28 |         9.33 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                     |                3 |             28 |         9.33 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                     |                8 |             28 |         3.50 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                     |                3 |             29 |         9.67 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                     |                7 |             29 |         4.14 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                     |                3 |             29 |         9.67 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                     |                8 |             29 |         3.62 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_1[0]                                                                                                                 | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                           |                9 |             32 |         3.56 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg[0]                                                                                                                   | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                           |               13 |             32 |         2.46 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_0[0]                                                                                                                 | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                           |               15 |             32 |         2.13 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_1[0]                                                                                                                 | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                           |               13 |             32 |         2.46 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_2[0]                                                                                                                 | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                           |               14 |             32 |         2.29 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg[0]                                                                                                                   | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                           |               11 |             32 |         2.91 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_0[0]                                                                                                                 | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                           |               10 |             32 |         3.20 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_2[0]                                                                                                                 | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                           |               12 |             32 |         2.67 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                     |               12 |             34 |         2.83 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                     |                5 |             34 |         6.80 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                     |                5 |             34 |         6.80 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                     |                3 |             34 |        11.33 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                     |                3 |             34 |        11.33 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                     |                3 |             34 |        11.33 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                     |                3 |             34 |        11.33 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                     |                6 |             35 |         5.83 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                     |                6 |             35 |         5.83 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                     |                7 |             35 |         5.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                     |                8 |             35 |         4.38 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                     |                9 |             35 |         3.89 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                   | uartlite_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                9 |             37 |         4.11 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                   | uartlite_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                9 |             37 |         4.11 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                               | uartlite_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                9 |             37 |         4.11 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                               | uartlite_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                9 |             37 |         4.11 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                     |                9 |             43 |         4.78 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                     |               11 |             43 |         3.91 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                              |                                                                                                                                                                                                                                                     |               11 |             43 |         3.91 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                              |                                                                                                                                                                                                                                                     |               15 |             43 |         2.87 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                     |                9 |             43 |         4.78 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                     |               15 |             43 |         2.87 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                     |               12 |             43 |         3.58 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                     |               12 |             43 |         3.58 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       | uartlite_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               32 |             60 |         1.88 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                     |               27 |             67 |         2.48 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                     |               30 |             67 |         2.23 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                     |               24 |             67 |         2.79 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                     |               30 |             67 |         2.23 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                     |               25 |             69 |         2.76 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                     |               19 |             69 |         3.63 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                     |               34 |             69 |         2.03 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                     |               20 |             69 |         3.45 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | uartlite_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               25 |             89 |         3.56 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | uartlite_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               29 |             89 |         3.07 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | uartlite_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               29 |             89 |         3.07 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | uartlite_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               34 |             89 |         2.62 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                     |                6 |             96 |        16.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                     |                6 |             96 |        16.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                     |                6 |             96 |        16.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                     |               34 |            147 |         4.32 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                     |               31 |            147 |         4.74 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |               42 |            174 |         4.14 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      | uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                     |               11 |            176 |        16.00 |
|  uartlite_i/zynq_ultra_ps_e_0/inst/pl_clk1      |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |              102 |            331 |         3.25 |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


