<div id="pfaf" class="pf w0 h0" data-page-no="af"><div class="pc pcaf w0 h0"><img class="bi x0 ya5 w2 hb" alt="" src="bgaf.png"/><div class="t m0 x9 hc ya6 ff1 fs6 fc0 sc0 ls0 ws0">Chapter 11</div><div class="t m0 x9 hc ya7 ff1 fs6 fc0 sc0 ls0 ws0">Port control and interrupts (PORT)</div><div class="t m0 x9 hd ya8 ff1 fs7 fc0 sc0 ls0 ws22c">11.1 Introduction</div><div class="t m0 x10e h8 yf1c ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf ya35 ff3 fs5 fc0 sc0 ls0 ws0">For the chip-specific implementation details of this module&apos;s</div><div class="t m0 x3e hf ya36 ff3 fs5 fc0 sc0 ls0 ws0">instances see the chip configuration information.</div><div class="t m0 x9 hd yf1d ff1 fs7 fc0 sc0 ls0 ws22c">11.2 Overview</div><div class="t m0 x9 hf yf1e ff3 fs5 fc0 sc0 ls0 ws0">The port control and interrupt (PORT) module provides support for port control, and</div><div class="t m0 x9 hf yf1f ff3 fs5 fc0 sc0 ls0 ws0">external interrupt functions. Most functions can be configured independently for each pin</div><div class="t m0 x9 hf yf20 ff3 fs5 fc0 sc0 ls0 ws0">in the 32-bit port and affect the pin regardless of its pin muxing state.</div><div class="t m0 x9 hf yf21 ff3 fs5 fc0 sc0 ls0 ws0">There is one instance of the PORT module for each port. Not all pins within each port are</div><div class="t m0 x9 hf yf22 ff3 fs5 fc0 sc0 ls0 ws0">implemented on a specific device.</div><div class="t m0 x9 he yf23 ff1 fs1 fc0 sc0 ls0 ws18f">11.2.1 Features</div><div class="t m0 x9 hf yf24 ff3 fs5 fc0 sc0 ls0 ws0">The PORT module has the following features:</div><div class="t m0 x33 hf yf25 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Pin interrupt on selected pins</div><div class="t m0 x2 hf y149 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Interrupt flag and enable registers for each pin</div><div class="t m0 x2 hf y14a ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Support for edge sensitive (rising, falling, both) or level sensitive (low, high)</div><div class="t m0 x3d hf yf26 ff3 fs5 fc0 sc0 ls0 ws0">configured per pin</div><div class="t m0 x2 hf yf27 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Support for interrupt or DMA request configured per pin</div><div class="t m0 x2 hf yf28 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Asynchronous wakeup in Low-Power modes</div><div class="t m0 x2 hf yf29 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Pin interrupt is functional in all digital Pin Muxing modes</div><div class="t m0 x33 hf yf2a ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Port control</div><div class="t m0 x8 h6 ybc ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ybd ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>175</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
