
---------- Begin Simulation Statistics ----------
final_tick                                   44092500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60130                       # Simulator instruction rate (inst/s)
host_mem_usage                                4359904                       # Number of bytes of host memory used
host_op_rate                                   133308                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.34                       # Real time elapsed on the host
host_tick_rate                              131605221                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       20139                       # Number of instructions simulated
sim_ops                                         44660                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000044                       # Number of seconds simulated
sim_ticks                                    44092500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 4869                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               711                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              4493                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2415                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4869                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2454                       # Number of indirect misses.
system.cpu.branchPred.lookups                    5320                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     264                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          650                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     18218                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    12751                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               846                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       3207                       # Number of branches committed
system.cpu.commit.bw_lim_events                  2364                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              15                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           12245                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                20139                       # Number of instructions committed
system.cpu.commit.committedOps                  44660                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        44318                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.007717                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.079285                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        32016     72.24%     72.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3386      7.64%     79.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          882      1.99%     81.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2791      6.30%     88.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2492      5.62%     93.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          159      0.36%     94.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          134      0.30%     94.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           94      0.21%     94.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         2364      5.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        44318                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1935                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  122                       # Number of function calls committed.
system.cpu.commit.int_insts                     43122                       # Number of committed integer instructions.
system.cpu.commit.loads                          7195                       # Number of loads committed
system.cpu.commit.membars                           4                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          100      0.22%      0.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            31042     69.51%     69.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.01%     69.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.03%     69.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             10      0.02%     69.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.84%     70.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.15%     70.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.24%     71.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.48%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.42%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            7143     15.99%     87.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4934     11.05%     98.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           52      0.12%     99.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          411      0.92%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             44660                       # Class of committed instruction
system.cpu.commit.refs                          12540                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       20139                       # Number of Instructions Simulated
system.cpu.committedOps                         44660                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.378867                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.378867                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 15945                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  60878                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    21533                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      4026                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    853                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  4291                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        7999                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            68                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        5779                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            18                       # TLB misses on write requests
system.cpu.fetch.Branches                        5320                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      2181                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         23701                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   497                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          29038                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  147                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           853                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1706                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.060327                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              21070                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2679                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.329281                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              46648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.351012                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.925880                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    37950     81.35%     81.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      211      0.45%     81.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      239      0.51%     82.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      251      0.54%     82.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      296      0.63%     83.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      189      0.41%     83.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      249      0.53%     84.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      147      0.32%     84.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     7116     15.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                46648                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3788                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1484                       # number of floating regfile writes
system.cpu.idleCycles                           41538                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  995                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     3800                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.593473                       # Inst execution rate
system.cpu.iew.exec_refs                        13792                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5778                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1856                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8592                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 38                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                40                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 6355                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               56901                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8014                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1120                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 52336                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   616                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    853                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   625                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             6184                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1397                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1010                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          965                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             30                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     50425                       # num instructions consuming a value
system.cpu.iew.wb_count                         51671                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.740050                       # average fanout of values written-back
system.cpu.iew.wb_producers                     37317                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.585932                       # insts written-back per cycle
system.cpu.iew.wb_sent                          51999                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    70798                       # number of integer regfile reads
system.cpu.int_regfile_writes                   40538                       # number of integer regfile writes
system.cpu.ipc                               0.228370                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.228370                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               390      0.73%      0.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 37990     71.07%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.01%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    16      0.03%     71.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  14      0.03%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.71%     72.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   68      0.13%     72.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.20%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 214      0.40%     73.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.35%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8135     15.22%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5471     10.23%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              58      0.11%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            424      0.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  53456                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1986                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                3952                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1954                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2009                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        2082                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038948                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2055     98.70%     98.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.05%     98.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      8      0.38%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.05%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.10%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      7      0.34%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.38%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  53162                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             151757                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        49717                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             67140                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      56820                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     53456                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  81                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           12240                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                67                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             66                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        16003                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         46648                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.145944                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.120678                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               33984     72.85%     72.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1748      3.75%     76.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1183      2.54%     79.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1011      2.17%     81.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2987      6.40%     87.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 727      1.56%     89.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4527      9.70%     98.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 284      0.61%     99.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 197      0.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           46648                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.606173                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        2331                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           186                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              4214                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              172                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8592                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                6355                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   24702                       # number of misc regfile reads
system.cpu.numCycles                            88186                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3238                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 47423                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    153                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    21830                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    28                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                138786                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  59461                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               62923                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      7985                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  10257                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    853                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 10531                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    15500                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              3828                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            83109                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2211                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 38                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      8021                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             43                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        98859                       # The number of ROB reads
system.cpu.rob.rob_writes                      116192                       # The number of ROB writes
system.cpu.timesIdled                             471                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          807                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1824                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     44092500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                870                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           58                       # Transaction distribution
system.membus.trans_dist::WritebackClean          724                       # Transaction distribution
system.membus.trans_dist::WriteClean                1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               24                       # Transaction distribution
system.membus.trans_dist::ReadExReq               146                       # Transaction distribution
system.membus.trans_dist::ReadExResp              146                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            741                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           130                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         2202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         2202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total          636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        93504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        93504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        21440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        21440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  114944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1018                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.003929                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.062591                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1014     99.61%     99.61% # Request fanout histogram
system.membus.snoop_fanout::1                       4      0.39%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1018                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5055000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              11.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3873500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1478750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     44092500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          47168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              64832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        47168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           59                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 59                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1069751091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         400612349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1470363440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1069751091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1069751091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       85638147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             85638147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       85638147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1069751091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        400612349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1556001588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       570.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000022302500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           38                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           39                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2315                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                598                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1014                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        780                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1014                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      780                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    173                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   122                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               60                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     13122000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                28872000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15602.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4994.05                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34330.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      640                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     570                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1014                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  780                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    358.956522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   212.415644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.753152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           76     30.04%     30.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           63     24.90%     54.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           28     11.07%     66.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      5.93%     71.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      3.56%     75.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      3.16%     78.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.98%     80.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      3.56%     84.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           40     15.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          253                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           39                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.538462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.204709                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.414005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15             6     15.38%     15.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            15     38.46%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23             6     15.38%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27             4     10.26%     79.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             4     10.26%     89.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             2      5.13%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             1      2.56%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      2.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            39                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           38                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.447368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.410706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.178578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               32     84.21%     84.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      2.63%     86.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      5.26%     92.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.63%     94.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      2.63%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      2.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            38                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  53760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   40448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   64896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                49920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1219.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       917.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1471.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1132.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      44091000                       # Total gap between requests
system.mem_ctrls.avgGap                      24576.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        36416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        17344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 825900096.388274669647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 393354878.947666823864                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 917344219.538470268250                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          738                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          780                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18819250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     10052750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1049194750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25500.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36423.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1345121.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               921060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               466785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3163020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            1581660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         19871340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           197760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           29274825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.941146                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       363000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     42429500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               949620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               489555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2834580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1691280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         19354920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           632640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           29025795                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        658.293247                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      1412250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     41380250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        44092500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     44092500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1263                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1263                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1263                       # number of overall hits
system.cpu.icache.overall_hits::total            1263                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          918                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            918                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          918                       # number of overall misses
system.cpu.icache.overall_misses::total           918                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     49170500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49170500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     49170500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49170500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         2181                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2181                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2181                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2181                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.420908                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.420908                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.420908                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.420908                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53562.636166                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53562.636166                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53562.636166                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53562.636166                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          148                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          724                       # number of writebacks
system.cpu.icache.writebacks::total               724                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          177                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          177                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          177                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          177                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          741                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          741                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          741                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          741                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41497000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41497000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41497000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41497000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.339752                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.339752                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.339752                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.339752                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56001.349528                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56001.349528                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56001.349528                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56001.349528                       # average overall mshr miss latency
system.cpu.icache.replacements                    724                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1263                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1263                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          918                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           918                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     49170500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49170500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.420908                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.420908                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53562.636166                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53562.636166                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          177                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          177                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          741                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          741                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41497000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41497000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.339752                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.339752                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56001.349528                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56001.349528                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     44092500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.748733                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2003                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               740                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.706757                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.748733                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984296                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984296                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              2921                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             2921                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     44092500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     44092500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     44092500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     44092500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     44092500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     44092500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     44092500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         6696                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             6696                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         6696                       # number of overall hits
system.cpu.dcache.overall_hits::total            6696                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          407                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            407                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          407                       # number of overall misses
system.cpu.dcache.overall_misses::total           407                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     26508999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     26508999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     26508999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     26508999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         7103                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         7103                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         7103                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         7103                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.057300                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057300                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.057300                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057300                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65132.675676                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65132.675676                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65132.675676                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65132.675676                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          259                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           58                       # number of writebacks
system.cpu.dcache.writebacks::total                58                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          131                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          131                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          276                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          276                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     18814500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18814500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     18814500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18814500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.038857                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038857                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.038857                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038857                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68168.478261                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68168.478261                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68168.478261                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68168.478261                       # average overall mshr miss latency
system.cpu.dcache.replacements                     82                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1500                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1500                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          258                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           258                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16957500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16957500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1758                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1758                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.146758                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.146758                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65726.744186                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65726.744186                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          128                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          128                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9511500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9511500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.073948                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.073948                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73165.384615                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73165.384615                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5196                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5196                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      9551499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9551499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         5345                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         5345                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64104.020134                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64104.020134                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          146                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          146                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9303000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9303000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027315                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027315                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63719.178082                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63719.178082                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_miss_latency::.cpu.data        13000                       # number of CleanInvalidReq miss cycles
system.cpu.dcache.CleanInvalidReq_miss_latency::total        13000                       # number of CleanInvalidReq miss cycles
system.cpu.dcache.CleanInvalidReq_avg_miss_latency::.cpu.data          inf                       # average CleanInvalidReq miss latency
system.cpu.dcache.CleanInvalidReq_avg_miss_latency::total          inf                       # average CleanInvalidReq miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data            1                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total            1                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data        12000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total        12000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data        12000                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total        12000                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     44092500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           117.253990                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6973                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               276                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.264493                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.253990                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.229012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.229012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          193                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.376953                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              7380                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             7380                       # Number of data accesses

---------- End Simulation Statistics   ----------
