Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Oct  7 11:08:54 2024
| Host         : hephaestus running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file UART_BRAM_Interfacing_wrapper_control_sets_placed.rpt
| Design       : UART_BRAM_Interfacing_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   118 |
|    Minimum number of control sets                        |   118 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   439 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   118 |
| >= 0 to < 4        |    23 |
| >= 4 to < 6        |    25 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    19 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     0 |
| >= 16              |    27 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             109 |           55 |
| No           | No                    | Yes                    |              42 |           14 |
| No           | Yes                   | No                     |             124 |           72 |
| Yes          | No                    | No                     |             427 |          135 |
| Yes          | No                    | Yes                    |              10 |            2 |
| Yes          | Yes                   | No                     |             473 |          147 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                          |                                                                                                         Enable Signal                                                                                                        |                                                                                          Set/Reset Signal                                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[1]                                                                                                         | UART_BRAM_Interfacing_i/PS/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_d1_reg_0[0]                                                                      |                1 |              1 |         1.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                   |                1 |              1 |         1.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                   |                1 |              1 |         1.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                   |                1 |              1 |         1.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                        |                1 |              1 |         1.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                  |                1 |              1 |         1.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                        |                1 |              1 |         1.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                  |                1 |              1 |         1.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift                                                                                 |                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_0_IBUF_BUFG                                                |                                                                                                                                                                                                                              |                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                   |                1 |              3 |         3.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift |                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                    |                1 |              3 |         3.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                    |                1 |              3 |         3.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                   |                1 |              3 |         3.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                    |                1 |              3 |         3.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                          |                1 |              3 |         3.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                   |                1 |              3 |         3.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                 |                1 |              3 |         3.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                   |                1 |              3 |         3.00 |
|  UART_BRAM_Interfacing_i/UART/clk_divider_0/U0/clk_div          |                                                                                                                                                                                                                              |                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                         | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                1 |              4 |         4.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0       | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                1 |              4 |         4.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                               | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                           |                1 |              4 |         4.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                |                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                         | UART_BRAM_Interfacing_i/PS/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_we_int0                                                                               |                1 |              4 |         4.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                         | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                2 |              4 |         2.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                             | UART_BRAM_Interfacing_i/PS/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                      |                3 |              4 |         1.33 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                      | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                1 |              4 |         4.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                1 |              4 |         4.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                             |                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                           | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                1 |              4 |         4.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                       | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                             |                1 |              4 |         4.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                           | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                1 |              4 |         4.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                |                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                            | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                           |                1 |              4 |         4.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                    | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                             |                2 |              4 |         2.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                |                2 |              4 |         2.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                    |                2 |              4 |         2.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                    | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                3 |              5 |         1.67 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1_n_0                                                                          | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                2 |              5 |         2.50 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                           |                1 |              5 |         5.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                           |                1 |              5 |         5.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                             | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                             |                1 |              5 |         5.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_accum_continue1                                                                              |                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                            | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                          |                1 |              6 |         6.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                | UART_BRAM_Interfacing_i/PS/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                              |                1 |              6 |         6.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                           |                3 |              6 |         2.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                             |                4 |              6 |         1.50 |
|  UART_BRAM_Interfacing_i/UART/clk_divider_0/U0/clk_div          |                                                                                                                                                                                                                              | rst_0_IBUF                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                           | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                             |                3 |              8 |         2.67 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                          |                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                             |                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                           | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                4 |              8 |         2.00 |
|  clk_0_IBUF_BUFG                                                |                                                                                                                                                                                                                              | rst_0_IBUF                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                        | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                3 |              8 |         2.67 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                            |                4 |              8 |         2.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                       |                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                          |                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                 | UART_BRAM_Interfacing_i/PS/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                      |                4 |              8 |         2.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                3 |              9 |         3.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                         | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                2 |              9 |         4.50 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                   | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                4 |              9 |         2.25 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                    | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                4 |              9 |         2.25 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg_0                                                                           | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                            |                2 |              9 |         4.50 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg[0]                                                                          |                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg[1]                                                                          |                                                                                                                                                                                                   |                5 |              9 |         1.80 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg[2]                                                                          |                                                                                                                                                                                                   |                5 |              9 |         1.80 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                         | UART_BRAM_Interfacing_i/PS/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_d1_reg_0[0]                                                                      |                4 |             10 |         2.50 |
|  UART_BRAM_Interfacing_i/UART/clk_divider_0/U0/clk_div          | UART_BRAM_Interfacing_i/UART/rx_mod_0/U0/rxreg[8]_i_1_n_0                                                                                                                                                                    | rst_0_IBUF                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                        | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                4 |             10 |         2.50 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                     |                                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                        |                                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                           |                                                                                                                                                                                                   |                7 |             12 |         1.71 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                        |                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                        |                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                           |                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                |                5 |             12 |         2.40 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                |                4 |             12 |         3.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                 |                6 |             12 |         2.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                 |                5 |             12 |         2.40 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                 |                6 |             12 |         2.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                      | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                             |                2 |             12 |         6.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rvalid_i                                                                                | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                             |                4 |             12 |         3.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift                                                  |                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                     |                                                                                                                                                                                                   |                6 |             13 |         2.17 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1074]_i_1_n_0                                                                    |                                                                                                                                                                                                   |                7 |             17 |         2.43 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                   |                                                                                                                                                                                                   |                5 |             17 |         3.40 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                           |                5 |             18 |         3.60 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                             |               10 |             21 |         2.10 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1128]_i_1_n_0                                                                    |                                                                                                                                                                                                   |                9 |             26 |         2.89 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                   |                                                                                                                                                                                                   |                7 |             26 |         3.71 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                |                                                                                                                                                                                                   |                7 |             27 |         3.86 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                           |                9 |             29 |         3.22 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                      |               19 |             31 |         1.63 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                          | UART_BRAM_Interfacing_i/PS/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int_reg0 |                5 |             32 |         6.40 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                         |                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                        | UART_BRAM_Interfacing_i/PS/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                      |                6 |             32 |         5.33 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                 |                                                                                                                                                                                                   |                9 |             34 |         3.78 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                   |                                                                                                                                                                                                   |                9 |             34 |         3.78 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_xfer0                                                                   |                                                                                                                                                                                                   |                9 |             34 |         3.78 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1128]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                                   |               11 |             34 |         3.09 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1128]_i_1_n_0                                                                                                         |                                                                                                                                                                                                   |                8 |             34 |         4.25 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                   |                                                                                                                                                                                                   |                9 |             36 |         4.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                      |                                                                                                                                                                                                   |               10 |             37 |         3.70 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                            |               10 |             40 |         4.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |               22 |             42 |         1.91 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                            |               11 |             43 |         3.91 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                   |                6 |             48 |         8.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 | UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  UART_BRAM_Interfacing_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              |                                                                                                                                                                                                   |               53 |            108 |         2.04 |
+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


