# 7-segment-display-counter
This project implements a 7-segment display counter. It counts in seconds and goes up to 999 seconds

Clock Speed on FPGA: 100MHz.
Clock scaled down using counter to 1Hz.
