
---------- Begin Simulation Statistics ----------
final_tick                                  284690000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 153170                       # Simulator instruction rate (inst/s)
host_mem_usage                                 818304                       # Number of bytes of host memory used
host_op_rate                                   153781                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.88                       # Real time elapsed on the host
host_tick_rate                              151588825                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      287641                       # Number of instructions simulated
sim_ops                                        288805                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000285                       # Number of seconds simulated
sim_ticks                                   284690000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.088990                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   17195                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                17530                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               773                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             27558                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              83                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               83                       # Number of indirect misses.
system.cpu.branchPred.lookups                   28366                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     285                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     78054                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    78042                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               622                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      26554                       # Number of branches committed
system.cpu.commit.bw_lim_events                  8696                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3183                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               287788                       # Number of instructions committed
system.cpu.commit.committedOps                 288952                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       548570                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.526737                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.478628                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       440163     80.24%     80.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        48902      8.91%     89.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        30669      5.59%     94.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1675      0.31%     95.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1882      0.34%     95.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         9527      1.74%     97.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          436      0.08%     97.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6620      1.21%     98.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         8696      1.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       548570                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  117                       # Number of function calls committed.
system.cpu.commit.int_insts                    221773                       # Number of committed integer instructions.
system.cpu.commit.loads                         90849                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            2      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            89618     31.01%     31.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             132      0.05%     31.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     31.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     31.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     31.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     31.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     31.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     31.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     31.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     31.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     31.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              11      0.00%     31.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     31.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           16648      5.76%     36.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           16649      5.76%     42.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     42.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              8      0.00%     42.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     42.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     42.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     42.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     42.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     42.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     42.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     42.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     42.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     42.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     42.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     42.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     42.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     42.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc        32768     11.34%     53.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     53.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     53.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     53.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     53.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     53.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     53.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     53.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     53.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     53.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     53.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     53.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     53.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     53.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     53.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu         8321      2.88%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           90849     31.44%     88.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          33944     11.75%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            288952                       # Class of committed instruction
system.cpu.commit.refs                         124793                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    155601                       # Number of committed Vector instructions.
system.cpu.committedInsts                      287641                       # Number of Instructions Simulated
system.cpu.committedOps                        288805                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.979485                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.979485                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                403701                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   158                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                17045                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 295299                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    42259                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     60654                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    638                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1362                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 42091                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       28366                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     80742                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        459051                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   346                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         299858                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1578                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.049819                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              89503                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              17480                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.526639                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             549343                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.549702                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.023417                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   398863     72.61%     72.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    67186     12.23%     84.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    15093      2.75%     87.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    68201     12.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               549343                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           20038                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  646                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    26822                       # Number of branches executed
system.cpu.iew.exec_nop                           178                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.570028                       # Inst execution rate
system.cpu.iew.exec_refs                       158772                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      34045                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     135                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 91909                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 28                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                34216                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              292979                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                124727                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               743                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                324563                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 62660                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    638                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 62659                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          5018                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            16192                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1060                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          272                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          514                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            132                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    291015                       # num instructions consuming a value
system.cpu.iew.wb_count                        290764                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.636417                       # average fanout of values written-back
system.cpu.iew.wb_producers                    185207                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.510667                       # insts written-back per cycle
system.cpu.iew.wb_sent                         290846                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   412327                       # number of integer regfile reads
system.cpu.int_regfile_writes                   82404                       # number of integer regfile writes
system.cpu.ipc                               0.505182                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.505182                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 2      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 91399     28.10%     28.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  159      0.05%     28.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     28.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     28.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     28.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     28.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     28.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     28.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     28.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     28.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     28.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   11      0.00%     28.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     28.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                16655      5.12%     33.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                16656      5.12%     38.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     38.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   8      0.00%     38.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     38.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     38.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     38.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     38.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     38.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     38.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     38.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     38.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     38.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     38.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     38.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     38.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     38.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc        32768     10.07%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu             8455      2.60%     51.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               125107     38.46%     89.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               34084     10.48%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 325306                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       72538                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.222984                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   22019     30.36%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     30.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  49968     68.89%     99.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   547      0.75%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 158842                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             844270                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       135159                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            139909                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     292773                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    325306                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  28                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            3995                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               129                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         4822                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        549343                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.592173                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.941600                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              343603     62.55%     62.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              132741     24.16%     86.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               36643      6.67%     93.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               26993      4.91%     98.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8515      1.55%     99.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 848      0.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          549343                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.571333                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 239000                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             428352                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       155605                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            156895                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             32813                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            32698                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                91909                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               34216                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1086286                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  32825                       # number of misc regfile writes
system.cpu.numCycles                           569381                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                  267350                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                  25101                       # number of predicate regfile writes
system.cpu.rename.BlockCycles                   76702                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                339049                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                    72322                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 298313                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 86008                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1182540                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 293735                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              343860                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     71393                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1462                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    638                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                   497                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles                325803                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4811                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           360921                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2485                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 60                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    123149                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             30                       # count of temporary serializing insts renamed
system.cpu.rename.vec_pred_rename_lookups       181760                       # Number of vector predicate rename lookups
system.cpu.rename.vec_rename_lookups           131702                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       831905                       # The number of ROB reads
system.cpu.rob.rob_writes                      585044                       # The number of ROB writes
system.cpu.timesIdled                             258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   131173                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  122795                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15179                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    284690000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7933                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1363                       # Transaction distribution
system.membus.trans_dist::WritebackClean           25                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5546                       # Transaction distribution
system.membus.trans_dist::ReadExReq                90                       # Transaction distribution
system.membus.trans_dist::ReadExResp               90                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            312                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7622                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           221                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        22554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  23202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        21504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       580800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  602304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8245                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000243                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.015574                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8243     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8245                       # Request fanout histogram
system.membus.reqLayer0.occupancy            22138500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1653750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy           40198500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             14.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    284690000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          19904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         493568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             513472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        19904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         19904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        87232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           87232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1363                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1363                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          69914644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1733703326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1803617970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     69914644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         69914644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      306410482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            306410482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      306410482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         69914644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1733703326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2110028452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000042524500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           71                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           71                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16699                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1067                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8024                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1388                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8024                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1388                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     26                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   233                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              128                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     95587000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   39990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               245549500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11951.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30701.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7113                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1045                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8024                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1388                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    602.251298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   450.543069                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   364.634227                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           69      7.17%      7.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          139     14.43%     21.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           88      9.14%     30.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           70      7.27%     38.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          203     21.08%     59.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      1.14%     60.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      1.14%     61.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      1.87%     63.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          354     36.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          963                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           71                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     112.563380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     99.043443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    120.094217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              4      5.63%      5.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           65     91.55%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      1.41%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      1.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            71                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           71                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               71    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            71                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 511872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   72704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  513536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                88832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1798.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       255.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1803.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    312.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     284686500                       # Total gap between requests
system.mem_ctrls.avgGap                      30247.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        19840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       492032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        72704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 69689838.069479092956                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1728307984.123081445694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 255379535.635252386332                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1388                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      8023500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    237526000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   6722097000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25716.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30799.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4843009.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3669960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1927860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            35400120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            1889640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     22127040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        126087990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          3141600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          194244210                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        682.300783                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      6944500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      9360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    268385500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3298680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1726725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            21705600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            4040280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     22127040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        118996050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          9113760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          181008135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        635.807844                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     21689250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      9360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    253640750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       284690000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    284690000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        80334                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            80334                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        80334                       # number of overall hits
system.cpu.icache.overall_hits::total           80334                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          408                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            408                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          408                       # number of overall misses
system.cpu.icache.overall_misses::total           408                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     21752000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     21752000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     21752000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     21752000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        80742                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        80742                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        80742                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        80742                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005053                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005053                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005053                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005053                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53313.725490                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53313.725490                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53313.725490                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53313.725490                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           25                       # number of writebacks
system.cpu.icache.writebacks::total                25                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           96                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           96                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           96                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           96                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          312                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          312                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          312                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          312                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     17848000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     17848000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     17848000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     17848000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003864                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003864                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003864                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003864                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57205.128205                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57205.128205                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57205.128205                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57205.128205                       # average overall mshr miss latency
system.cpu.icache.replacements                     25                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        80334                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           80334                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          408                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           408                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     21752000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     21752000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        80742                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        80742                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53313.725490                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53313.725490                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           96                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           96                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          312                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          312                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     17848000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     17848000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003864                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003864                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57205.128205                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57205.128205                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    284690000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           247.646686                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               80645                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               311                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            259.308682                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   247.646686                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.483685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.483685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          286                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          242                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            161795                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           161795                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    284690000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    284690000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    284690000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    284690000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    284690000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       374876                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           374876                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       374880                       # number of overall hits
system.cpu.dcache.overall_hits::total          374880                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        13260                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13260                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        13262                       # number of overall misses
system.cpu.dcache.overall_misses::total         13262                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    758051396                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    758051396                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    758051396                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    758051396                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       388136                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       388136                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       388142                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       388142                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034163                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034163                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034168                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034168                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57168.280241                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57168.280241                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57159.658875                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57159.658875                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       180973                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5032                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.964428                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1363                       # number of writebacks
system.cpu.dcache.writebacks::total              1363                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5331                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5331                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5331                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5331                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7929                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7929                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7931                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7931                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    489565450                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    489565450                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    489707450                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    489707450                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020428                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020428                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020433                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020433                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61743.656199                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61743.656199                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61745.990417                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61745.990417                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6909                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       243467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          243467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12435                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12435                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    729835500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    729835500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       255902                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       255902                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.048593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.048593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58692.038601                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58692.038601                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4817                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4817                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7618                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7618                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    481486027                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    481486027                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029769                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029769                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63203.731557                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63203.731557                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          738                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            738                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          417                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          417                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     24392000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24392000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1155                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1155                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.361039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.361039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58494.004796                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58494.004796                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          327                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          327                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           90                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5875500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5875500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.077922                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.077922                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65283.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65283.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       142000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       142000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        71000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        71000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data       130671                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total       130671                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          408                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          408                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      3823896                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      3823896                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data       131079                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total       131079                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.003113                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.003113                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data  9372.294118                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total  9372.294118                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data          187                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total          187                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          221                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          221                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2203923                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2203923                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.001686                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.001686                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data  9972.502262                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total  9972.502262                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           15                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       166500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       166500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        55500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        55500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        53500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        53500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    284690000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           945.095018                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              382842                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7933                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.259423                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            152000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   945.095018                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.922944                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.922944                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          693                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          212                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            784281                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           784281                       # Number of data accesses

---------- End Simulation Statistics   ----------
