// Seed: 1468150343
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    output logic id_4,
    input logic id_5
);
  logic id_6 = 1;
  logic id_7 = id_5;
  assign id_7 = id_1;
  type_18(
      1, 1
  );
  assign id_6 = 1;
  logic id_8;
  logic id_9;
  type_21 id_10 (
      .id_0(1),
      .id_1(id_5),
      .id_2(1),
      .id_3(id_7),
      .id_4(id_5),
      .id_5(1),
      .id_6(1)
  );
endmodule
