<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIPeepholeSDWA.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIPeepholeSDWA.cpp.html'>SIPeepholeSDWA.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- SIPeepholeSDWA.cpp - Peephole optimization for SDWA instructions ---===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file This pass tries to apply several peephole SDWA patterns.</i></td></tr>
<tr><th id="10">10</th><td><i>///</i></td></tr>
<tr><th id="11">11</th><td><i>/// E.g. original:</i></td></tr>
<tr><th id="12">12</th><td><i>///   V_LSHRREV_B32_e32 %0, 16, %1</i></td></tr>
<tr><th id="13">13</th><td><i>///   V_ADD_I32_e32 %2, %0, %3</i></td></tr>
<tr><th id="14">14</th><td><i>///   V_LSHLREV_B32_e32 %4, 16, %2</i></td></tr>
<tr><th id="15">15</th><td><i>///</i></td></tr>
<tr><th id="16">16</th><td><i>/// Replace:</i></td></tr>
<tr><th id="17">17</th><td><i>///   V_ADD_I32_sdwa %4, %1, %3</i></td></tr>
<tr><th id="18">18</th><td><i>///       dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:DWORD</i></td></tr>
<tr><th id="19">19</th><td><i>///</i></td></tr>
<tr><th id="20">20</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="SIDefines.h.html">"SIDefines.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="SIRegisterInfo.h.html">"SIRegisterInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="Utils/AMDGPUBaseInfo.h.html">"Utils/AMDGPUBaseInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/ADT/None.h.html">"llvm/ADT/None.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/ADT/Optional.h.html">"llvm/ADT/Optional.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include "llvm/Config/llvm-config.h"</u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/MC/LaneBitmask.h.html">"llvm/MC/LaneBitmask.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../../../include/c++/7/unordered_map.html">&lt;unordered_map&gt;</a></u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"si-peephole-sdwa"</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumSDWAPatternsFound = {&quot;si-peephole-sdwa&quot;, &quot;NumSDWAPatternsFound&quot;, &quot;Number of SDWA patterns found.&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumSDWAPatternsFound" title='NumSDWAPatternsFound' data-ref="NumSDWAPatternsFound">NumSDWAPatternsFound</dfn>, <q>"Number of SDWA patterns found."</q>);</td></tr>
<tr><th id="59">59</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumSDWAInstructionsPeepholed = {&quot;si-peephole-sdwa&quot;, &quot;NumSDWAInstructionsPeepholed&quot;, &quot;Number of instruction converted to SDWA.&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumSDWAInstructionsPeepholed" title='NumSDWAInstructionsPeepholed' data-ref="NumSDWAInstructionsPeepholed">NumSDWAInstructionsPeepholed</dfn>,</td></tr>
<tr><th id="60">60</th><td>          <q>"Number of instruction converted to SDWA."</q>);</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><b>namespace</b> {</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><b>class</b> <a class="tu type" href="#(anonymousnamespace)::SDWAOperand" title='(anonymous namespace)::SDWAOperand' data-ref="(anonymousnamespace)::SDWAOperand">SDWAOperand</a>;</td></tr>
<tr><th id="65">65</th><td><b>class</b> <a class="tu type" href="#(anonymousnamespace)::SDWADstOperand" title='(anonymous namespace)::SDWADstOperand' data-ref="(anonymousnamespace)::SDWADstOperand">SDWADstOperand</a>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIPeepholeSDWA" title='(anonymous namespace)::SIPeepholeSDWA' data-ref="(anonymousnamespace)::SIPeepholeSDWA">SIPeepholeSDWA</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="68">68</th><td><b>public</b>:</td></tr>
<tr><th id="69">69</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::SIPeepholeSDWA::SDWAOperandsVector" title='(anonymous namespace)::SIPeepholeSDWA::SDWAOperandsVector' data-type='SmallVector&lt;(anonymous namespace)::SDWAOperand *, 4&gt;' data-ref="(anonymousnamespace)::SIPeepholeSDWA::SDWAOperandsVector">SDWAOperandsVector</dfn> = <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SDWAOperand" title='(anonymous namespace)::SDWAOperand' data-ref="(anonymousnamespace)::SDWAOperand">SDWAOperand</a> *, <var>4</var>&gt;;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><b>private</b>:</td></tr>
<tr><th id="72">72</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIPeepholeSDWA::MRI" title='(anonymous namespace)::SIPeepholeSDWA::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::SIPeepholeSDWA::MRI">MRI</dfn>;</td></tr>
<tr><th id="73">73</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIPeepholeSDWA::TRI" title='(anonymous namespace)::SIPeepholeSDWA::TRI' data-type='const llvm::SIRegisterInfo *' data-ref="(anonymousnamespace)::SIPeepholeSDWA::TRI">TRI</dfn>;</td></tr>
<tr><th id="74">74</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIPeepholeSDWA::TII" title='(anonymous namespace)::SIPeepholeSDWA::TII' data-type='const llvm::SIInstrInfo *' data-ref="(anonymousnamespace)::SIPeepholeSDWA::TII">TII</dfn>;</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unordered_map.h.html#std::unordered_map" title='std::unordered_map' data-ref="std::unordered_map">unordered_map</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SDWAOperand" title='(anonymous namespace)::SDWAOperand' data-ref="(anonymousnamespace)::SDWAOperand">SDWAOperand</a>&gt;&gt; <dfn class="tu decl" id="(anonymousnamespace)::SIPeepholeSDWA::SDWAOperands" title='(anonymous namespace)::SIPeepholeSDWA::SDWAOperands' data-type='std::unordered_map&lt;MachineInstr *, std::unique_ptr&lt;SDWAOperand&gt; &gt;' data-ref="(anonymousnamespace)::SIPeepholeSDWA::SDWAOperands">SDWAOperands</dfn>;</td></tr>
<tr><th id="77">77</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unordered_map.h.html#std::unordered_map" title='std::unordered_map' data-ref="std::unordered_map">unordered_map</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <a class="tu typedef" href="#(anonymousnamespace)::SIPeepholeSDWA::SDWAOperandsVector" title='(anonymous namespace)::SIPeepholeSDWA::SDWAOperandsVector' data-type='SmallVector&lt;(anonymous namespace)::SDWAOperand *, 4&gt;' data-ref="(anonymousnamespace)::SIPeepholeSDWA::SDWAOperandsVector">SDWAOperandsVector</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::SIPeepholeSDWA::PotentialMatches" title='(anonymous namespace)::SIPeepholeSDWA::PotentialMatches' data-type='std::unordered_map&lt;MachineInstr *, SDWAOperandsVector&gt;' data-ref="(anonymousnamespace)::SIPeepholeSDWA::PotentialMatches">PotentialMatches</dfn>;</td></tr>
<tr><th id="78">78</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::SIPeepholeSDWA::ConvertedInstructions" title='(anonymous namespace)::SIPeepholeSDWA::ConvertedInstructions' data-type='SmallVector&lt;llvm::MachineInstr *, 8&gt;' data-ref="(anonymousnamespace)::SIPeepholeSDWA::ConvertedInstructions">ConvertedInstructions</dfn>;</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>&gt; <a class="tu decl" href="#_ZNK12_GLOBAL__N_114SIPeepholeSDWA9foldToImmERKN4llvm14MachineOperandE" title='(anonymous namespace)::SIPeepholeSDWA::foldToImm' data-type='Optional&lt;int64_t&gt; (anonymous namespace)::SIPeepholeSDWA::foldToImm(const llvm::MachineOperand &amp; Op) const' data-ref="_ZNK12_GLOBAL__N_114SIPeepholeSDWA9foldToImmERKN4llvm14MachineOperandE">foldToImm</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="1Op">Op</dfn>) <em>const</em>;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><b>public</b>:</td></tr>
<tr><th id="83">83</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SIPeepholeSDWA::ID" title='(anonymous namespace)::SIPeepholeSDWA::ID' data-type='char' data-ref="(anonymousnamespace)::SIPeepholeSDWA::ID">ID</dfn>;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_114SIPeepholeSDWAC1Ev" title='(anonymous namespace)::SIPeepholeSDWA::SIPeepholeSDWA' data-type='void (anonymous namespace)::SIPeepholeSDWA::SIPeepholeSDWA()' data-ref="_ZN12_GLOBAL__N_114SIPeepholeSDWAC1Ev">SIPeepholeSDWA</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::ID" title='(anonymous namespace)::SIPeepholeSDWA::ID' data-use='a' data-ref="(anonymousnamespace)::SIPeepholeSDWA::ID">ID</a>) {</td></tr>
<tr><th id="86">86</th><td>    <a class="ref" href="#212" title='llvm::initializeSIPeepholeSDWAPass' data-ref="_ZN4llvm28initializeSIPeepholeSDWAPassERNS_12PassRegistryE">initializeSIPeepholeSDWAPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="87">87</th><td>  }</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_114SIPeepholeSDWA20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIPeepholeSDWA::runOnMachineFunction' data-type='bool (anonymous namespace)::SIPeepholeSDWA::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_114SIPeepholeSDWA20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="2MF">MF</dfn>) override;</td></tr>
<tr><th id="90">90</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114SIPeepholeSDWA17matchSDWAOperandsERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SIPeepholeSDWA::matchSDWAOperands' data-type='void (anonymous namespace)::SIPeepholeSDWA::matchSDWAOperands(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_114SIPeepholeSDWA17matchSDWAOperandsERN4llvm17MachineBasicBlockE">matchSDWAOperands</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="3MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3MBB">MBB</dfn>);</td></tr>
<tr><th id="91">91</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SDWAOperand" title='(anonymous namespace)::SDWAOperand' data-ref="(anonymousnamespace)::SDWAOperand">SDWAOperand</a>&gt; <a class="tu decl" href="#_ZN12_GLOBAL__N_114SIPeepholeSDWA16matchSDWAOperandERN4llvm12MachineInstrE" title='(anonymous namespace)::SIPeepholeSDWA::matchSDWAOperand' data-type='std::unique_ptr&lt;SDWAOperand&gt; (anonymous namespace)::SIPeepholeSDWA::matchSDWAOperand(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_114SIPeepholeSDWA16matchSDWAOperandERN4llvm12MachineInstrE">matchSDWAOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="4MI">MI</dfn>);</td></tr>
<tr><th id="92">92</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_114SIPeepholeSDWA19isConvertibleToSDWAERN4llvm12MachineInstrERKNS1_12GCNSubtargetE" title='(anonymous namespace)::SIPeepholeSDWA::isConvertibleToSDWA' data-type='bool (anonymous namespace)::SIPeepholeSDWA::isConvertibleToSDWA(llvm::MachineInstr &amp; MI, const llvm::GCNSubtarget &amp; ST) const' data-ref="_ZNK12_GLOBAL__N_114SIPeepholeSDWA19isConvertibleToSDWAERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">isConvertibleToSDWA</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="5MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="5MI">MI</dfn>, <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col6 decl" id="6ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="6ST">ST</dfn>) <em>const</em>;</td></tr>
<tr><th id="93">93</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE" title='(anonymous namespace)::SIPeepholeSDWA::pseudoOpConvertToVOP2' data-type='void (anonymous namespace)::SIPeepholeSDWA::pseudoOpConvertToVOP2(llvm::MachineInstr &amp; MI, const llvm::GCNSubtarget &amp; ST) const' data-ref="_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">pseudoOpConvertToVOP2</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="7MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="7MI">MI</dfn>,</td></tr>
<tr><th id="94">94</th><td>                             <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col8 decl" id="8ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="8ST">ST</dfn>) <em>const</em>;</td></tr>
<tr><th id="95">95</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114SIPeepholeSDWA13convertToSDWAERN4llvm12MachineInstrERKNS1_11SmallVectorIPNS_11SDWAOperandELj4EEE" title='(anonymous namespace)::SIPeepholeSDWA::convertToSDWA' data-type='bool (anonymous namespace)::SIPeepholeSDWA::convertToSDWA(llvm::MachineInstr &amp; MI, const SDWAOperandsVector &amp; SDWAOperands)' data-ref="_ZN12_GLOBAL__N_114SIPeepholeSDWA13convertToSDWAERN4llvm12MachineInstrERKNS1_11SmallVectorIPNS_11SDWAOperandELj4EEE">convertToSDWA</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="9MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="9MI">MI</dfn>, <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::SIPeepholeSDWA::SDWAOperandsVector" title='(anonymous namespace)::SIPeepholeSDWA::SDWAOperandsVector' data-type='SmallVector&lt;(anonymous namespace)::SDWAOperand *, 4&gt;' data-ref="(anonymousnamespace)::SIPeepholeSDWA::SDWAOperandsVector">SDWAOperandsVector</a> &amp;<dfn class="local col0 decl" id="10SDWAOperands" title='SDWAOperands' data-type='const SDWAOperandsVector &amp;' data-ref="10SDWAOperands">SDWAOperands</dfn>);</td></tr>
<tr><th id="96">96</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_114SIPeepholeSDWA22legalizeScalarOperandsERN4llvm12MachineInstrERKNS1_12GCNSubtargetE" title='(anonymous namespace)::SIPeepholeSDWA::legalizeScalarOperands' data-type='void (anonymous namespace)::SIPeepholeSDWA::legalizeScalarOperands(llvm::MachineInstr &amp; MI, const llvm::GCNSubtarget &amp; ST) const' data-ref="_ZNK12_GLOBAL__N_114SIPeepholeSDWA22legalizeScalarOperandsERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">legalizeScalarOperands</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="11MI">MI</dfn>, <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col2 decl" id="12ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="12ST">ST</dfn>) <em>const</em>;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_114SIPeepholeSDWA11getPassNameEv" title='(anonymous namespace)::SIPeepholeSDWA::getPassName' data-type='llvm::StringRef (anonymous namespace)::SIPeepholeSDWA::getPassName() const' data-ref="_ZNK12_GLOBAL__N_114SIPeepholeSDWA11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Peephole SDWA"</q>; }</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_114SIPeepholeSDWA16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SIPeepholeSDWA::getAnalysisUsage' data-type='void (anonymous namespace)::SIPeepholeSDWA::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_114SIPeepholeSDWA16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col3 decl" id="13AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="13AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="101">101</th><td>    <a class="local col3 ref" href="#13AU" title='AU' data-ref="13AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="102">102</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col3 ref" href="#13AU" title='AU' data-ref="13AU">AU</a></span>);</td></tr>
<tr><th id="103">103</th><td>  }</td></tr>
<tr><th id="104">104</th><td>};</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SDWAOperand" title='(anonymous namespace)::SDWAOperand' data-ref="(anonymousnamespace)::SDWAOperand">SDWAOperand</dfn> {</td></tr>
<tr><th id="107">107</th><td><b>private</b>:</td></tr>
<tr><th id="108">108</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="tu decl" id="(anonymousnamespace)::SDWAOperand::Target" title='(anonymous namespace)::SDWAOperand::Target' data-type='llvm::MachineOperand *' data-ref="(anonymousnamespace)::SDWAOperand::Target">Target</dfn>; <i  data-doc="(anonymousnamespace)::SDWAOperand::Target">// Operand that would be used in converted instruction</i></td></tr>
<tr><th id="109">109</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="tu decl" id="(anonymousnamespace)::SDWAOperand::Replaced" title='(anonymous namespace)::SDWAOperand::Replaced' data-type='llvm::MachineOperand *' data-ref="(anonymousnamespace)::SDWAOperand::Replaced">Replaced</dfn>; <i  data-doc="(anonymousnamespace)::SDWAOperand::Replaced">// Operand that would be replace by Target</i></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><b>public</b>:</td></tr>
<tr><th id="112">112</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111SDWAOperandC1EPN4llvm14MachineOperandES3_" title='(anonymous namespace)::SDWAOperand::SDWAOperand' data-type='void (anonymous namespace)::SDWAOperand::SDWAOperand(llvm::MachineOperand * TargetOp, llvm::MachineOperand * ReplacedOp)' data-ref="_ZN12_GLOBAL__N_111SDWAOperandC1EPN4llvm14MachineOperandES3_">SDWAOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="14TargetOp" title='TargetOp' data-type='llvm::MachineOperand *' data-ref="14TargetOp">TargetOp</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="15ReplacedOp" title='ReplacedOp' data-type='llvm::MachineOperand *' data-ref="15ReplacedOp">ReplacedOp</dfn>)</td></tr>
<tr><th id="113">113</th><td>      : <a class="tu member" href="#(anonymousnamespace)::SDWAOperand::Target" title='(anonymous namespace)::SDWAOperand::Target' data-use='w' data-ref="(anonymousnamespace)::SDWAOperand::Target">Target</a>(<a class="local col4 ref" href="#14TargetOp" title='TargetOp' data-ref="14TargetOp">TargetOp</a>), <a class="tu member" href="#(anonymousnamespace)::SDWAOperand::Replaced" title='(anonymous namespace)::SDWAOperand::Replaced' data-use='w' data-ref="(anonymousnamespace)::SDWAOperand::Replaced">Replaced</a>(<a class="local col5 ref" href="#15ReplacedOp" title='ReplacedOp' data-ref="15ReplacedOp">ReplacedOp</a>) {</td></tr>
<tr><th id="114">114</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Target-&gt;isReg()) ? void (0) : __assert_fail (&quot;Target-&gt;isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 114, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::SDWAOperand::Target" title='(anonymous namespace)::SDWAOperand::Target' data-use='r' data-ref="(anonymousnamespace)::SDWAOperand::Target">Target</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="115">115</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Replaced-&gt;isReg()) ? void (0) : __assert_fail (&quot;Replaced-&gt;isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 115, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::SDWAOperand::Replaced" title='(anonymous namespace)::SDWAOperand::Replaced' data-use='r' data-ref="(anonymousnamespace)::SDWAOperand::Replaced">Replaced</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="116">116</th><td>  }</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <b>virtual</b> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_111SDWAOperandD1Ev" title='(anonymous namespace)::SDWAOperand::~SDWAOperand' data-type='void (anonymous namespace)::SDWAOperand::~SDWAOperand()' data-ref="_ZN12_GLOBAL__N_111SDWAOperandD1Ev">~SDWAOperand</dfn>() = <b>default</b>;</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <b>virtual</b> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="virtual tu decl" id="_ZN12_GLOBAL__N_111SDWAOperand18potentialToConvertEPKN4llvm11SIInstrInfoE" title='(anonymous namespace)::SDWAOperand::potentialToConvert' data-type='llvm::MachineInstr * (anonymous namespace)::SDWAOperand::potentialToConvert(const llvm::SIInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_111SDWAOperand18potentialToConvertEPKN4llvm11SIInstrInfoE">potentialToConvert</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col6 decl" id="16TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="16TII">TII</dfn>) = <var>0</var>;</td></tr>
<tr><th id="121">121</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual tu decl" id="_ZN12_GLOBAL__N_111SDWAOperand13convertToSDWAERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE" title='(anonymous namespace)::SDWAOperand::convertToSDWA' data-type='bool (anonymous namespace)::SDWAOperand::convertToSDWA(llvm::MachineInstr &amp; MI, const llvm::SIInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_111SDWAOperand13convertToSDWAERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE">convertToSDWA</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="17MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="17MI">MI</dfn>, <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col8 decl" id="18TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="18TII">TII</dfn>) = <var>0</var>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111SDWAOperand16getTargetOperandEv" title='(anonymous namespace)::SDWAOperand::getTargetOperand' data-type='llvm::MachineOperand * (anonymous namespace)::SDWAOperand::getTargetOperand() const' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand16getTargetOperandEv">getTargetOperand</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SDWAOperand::Target" title='(anonymous namespace)::SDWAOperand::Target' data-use='r' data-ref="(anonymousnamespace)::SDWAOperand::Target">Target</a>; }</td></tr>
<tr><th id="124">124</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111SDWAOperand18getReplacedOperandEv" title='(anonymous namespace)::SDWAOperand::getReplacedOperand' data-type='llvm::MachineOperand * (anonymous namespace)::SDWAOperand::getReplacedOperand() const' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand18getReplacedOperandEv">getReplacedOperand</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SDWAOperand::Replaced" title='(anonymous namespace)::SDWAOperand::Replaced' data-use='r' data-ref="(anonymousnamespace)::SDWAOperand::Replaced">Replaced</a>; }</td></tr>
<tr><th id="125">125</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111SDWAOperand13getParentInstEv" title='(anonymous namespace)::SDWAOperand::getParentInst' data-type='llvm::MachineInstr * (anonymous namespace)::SDWAOperand::getParentInst() const' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand13getParentInstEv">getParentInst</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SDWAOperand::Target" title='(anonymous namespace)::SDWAOperand::Target' data-use='r' data-ref="(anonymousnamespace)::SDWAOperand::Target">Target</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>(); }</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111SDWAOperand6getMRIEv" title='(anonymous namespace)::SDWAOperand::getMRI' data-type='llvm::MachineRegisterInfo * (anonymous namespace)::SDWAOperand::getMRI() const' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand6getMRIEv">getMRI</dfn>() <em>const</em> {</td></tr>
<tr><th id="128">128</th><td>    <b>return</b> &amp;<a class="tu member" href="#_ZNK12_GLOBAL__N_111SDWAOperand13getParentInstEv" title='(anonymous namespace)::SDWAOperand::getParentInst' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand13getParentInstEv">getParentInst</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="129">129</th><td>  }</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><u>#<span data-ppcond="131">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="132">132</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual tu decl" id="_ZNK12_GLOBAL__N_111SDWAOperand5printERN4llvm11raw_ostreamE" title='(anonymous namespace)::SDWAOperand::print' data-type='void (anonymous namespace)::SDWAOperand::print(llvm::raw_ostream &amp; OS) const' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand5printERN4llvm11raw_ostreamE">print</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a>&amp; <dfn class="local col9 decl" id="19OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="19OS">OS</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="133">133</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111SDWAOperand4dumpEv" title='(anonymous namespace)::SDWAOperand::dump' data-type='void (anonymous namespace)::SDWAOperand::dump() const' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand4dumpEv">dump</dfn>() <em>const</em> { <a class="virtual tu member" href="#_ZNK12_GLOBAL__N_111SDWAOperand5printERN4llvm11raw_ostreamE" title='(anonymous namespace)::SDWAOperand::print' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand5printERN4llvm11raw_ostreamE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</span>); }</td></tr>
<tr><th id="134">134</th><td><u>#<span data-ppcond="131">endif</span></u></td></tr>
<tr><th id="135">135</th><td>};</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><b>using</b> <b>namespace</b> <span class="namespace">AMDGPU::SDWA</span>;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SDWASrcOperand" title='(anonymous namespace)::SDWASrcOperand' data-ref="(anonymousnamespace)::SDWASrcOperand">SDWASrcOperand</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::SDWAOperand" title='(anonymous namespace)::SDWAOperand' data-ref="(anonymousnamespace)::SDWAOperand">SDWAOperand</a> {</td></tr>
<tr><th id="140">140</th><td><b>private</b>:</td></tr>
<tr><th id="141">141</th><td>  <a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel" title='llvm::AMDGPU::SDWA::SdwaSel' data-ref="llvm::AMDGPU::SDWA::SdwaSel">SdwaSel</a> <dfn class="tu decl" id="(anonymousnamespace)::SDWASrcOperand::SrcSel" title='(anonymous namespace)::SDWASrcOperand::SrcSel' data-type='llvm::AMDGPU::SDWA::SdwaSel' data-ref="(anonymousnamespace)::SDWASrcOperand::SrcSel">SrcSel</dfn>;</td></tr>
<tr><th id="142">142</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::SDWASrcOperand::Abs" title='(anonymous namespace)::SDWASrcOperand::Abs' data-type='bool' data-ref="(anonymousnamespace)::SDWASrcOperand::Abs">Abs</dfn>;</td></tr>
<tr><th id="143">143</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::SDWASrcOperand::Neg" title='(anonymous namespace)::SDWASrcOperand::Neg' data-type='bool' data-ref="(anonymousnamespace)::SDWASrcOperand::Neg">Neg</dfn>;</td></tr>
<tr><th id="144">144</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::SDWASrcOperand::Sext" title='(anonymous namespace)::SDWASrcOperand::Sext' data-type='bool' data-ref="(anonymousnamespace)::SDWASrcOperand::Sext">Sext</dfn>;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><b>public</b>:</td></tr>
<tr><th id="147">147</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_114SDWASrcOperandC1EPN4llvm14MachineOperandES3_NS1_6AMDGPU4SDWA7SdwaSelEbbb" title='(anonymous namespace)::SDWASrcOperand::SDWASrcOperand' data-type='void (anonymous namespace)::SDWASrcOperand::SDWASrcOperand(llvm::MachineOperand * TargetOp, llvm::MachineOperand * ReplacedOp, llvm::AMDGPU::SDWA::SdwaSel SrcSel_ = DWORD, bool Abs_ = false, bool Neg_ = false, bool Sext_ = false)' data-ref="_ZN12_GLOBAL__N_114SDWASrcOperandC1EPN4llvm14MachineOperandES3_NS1_6AMDGPU4SDWA7SdwaSelEbbb">SDWASrcOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="20TargetOp" title='TargetOp' data-type='llvm::MachineOperand *' data-ref="20TargetOp">TargetOp</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="21ReplacedOp" title='ReplacedOp' data-type='llvm::MachineOperand *' data-ref="21ReplacedOp">ReplacedOp</dfn>,</td></tr>
<tr><th id="148">148</th><td>                 <a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel" title='llvm::AMDGPU::SDWA::SdwaSel' data-ref="llvm::AMDGPU::SDWA::SdwaSel">SdwaSel</a> <dfn class="local col2 decl" id="22SrcSel_" title='SrcSel_' data-type='llvm::AMDGPU::SDWA::SdwaSel' data-ref="22SrcSel_">SrcSel_</dfn> = <a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel::DWORD" title='llvm::AMDGPU::SDWA::SdwaSel::DWORD' data-ref="llvm::AMDGPU::SDWA::SdwaSel::DWORD">DWORD</a>, <em>bool</em> <dfn class="local col3 decl" id="23Abs_" title='Abs_' data-type='bool' data-ref="23Abs_">Abs_</dfn> = <b>false</b>, <em>bool</em> <dfn class="local col4 decl" id="24Neg_" title='Neg_' data-type='bool' data-ref="24Neg_">Neg_</dfn> = <b>false</b>,</td></tr>
<tr><th id="149">149</th><td>                 <em>bool</em> <dfn class="local col5 decl" id="25Sext_" title='Sext_' data-type='bool' data-ref="25Sext_">Sext_</dfn> = <b>false</b>)</td></tr>
<tr><th id="150">150</th><td>      : <a class="tu type" href="#(anonymousnamespace)::SDWAOperand" title='(anonymous namespace)::SDWAOperand' data-ref="(anonymousnamespace)::SDWAOperand">SDWAOperand</a><a class="tu ref" href="#_ZN12_GLOBAL__N_111SDWAOperandC1EPN4llvm14MachineOperandES3_" title='(anonymous namespace)::SDWAOperand::SDWAOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_111SDWAOperandC1EPN4llvm14MachineOperandES3_">(</a><a class="local col0 ref" href="#20TargetOp" title='TargetOp' data-ref="20TargetOp">TargetOp</a>, <a class="local col1 ref" href="#21ReplacedOp" title='ReplacedOp' data-ref="21ReplacedOp">ReplacedOp</a>),</td></tr>
<tr><th id="151">151</th><td>        <a class="tu member" href="#(anonymousnamespace)::SDWASrcOperand::SrcSel" title='(anonymous namespace)::SDWASrcOperand::SrcSel' data-use='w' data-ref="(anonymousnamespace)::SDWASrcOperand::SrcSel">SrcSel</a>(<a class="local col2 ref" href="#22SrcSel_" title='SrcSel_' data-ref="22SrcSel_">SrcSel_</a>), <a class="tu member" href="#(anonymousnamespace)::SDWASrcOperand::Abs" title='(anonymous namespace)::SDWASrcOperand::Abs' data-use='w' data-ref="(anonymousnamespace)::SDWASrcOperand::Abs">Abs</a>(<a class="local col3 ref" href="#23Abs_" title='Abs_' data-ref="23Abs_">Abs_</a>), <a class="tu member" href="#(anonymousnamespace)::SDWASrcOperand::Neg" title='(anonymous namespace)::SDWASrcOperand::Neg' data-use='w' data-ref="(anonymousnamespace)::SDWASrcOperand::Neg">Neg</a>(<a class="local col4 ref" href="#24Neg_" title='Neg_' data-ref="24Neg_">Neg_</a>), <a class="tu member" href="#(anonymousnamespace)::SDWASrcOperand::Sext" title='(anonymous namespace)::SDWASrcOperand::Sext' data-use='w' data-ref="(anonymousnamespace)::SDWASrcOperand::Sext">Sext</a>(<a class="local col5 ref" href="#25Sext_" title='Sext_' data-ref="25Sext_">Sext_</a>) {}</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="virtual tu decl" href="#_ZN12_GLOBAL__N_114SDWASrcOperand18potentialToConvertEPKN4llvm11SIInstrInfoE" title='(anonymous namespace)::SDWASrcOperand::potentialToConvert' data-type='llvm::MachineInstr * (anonymous namespace)::SDWASrcOperand::potentialToConvert(const llvm::SIInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_114SDWASrcOperand18potentialToConvertEPKN4llvm11SIInstrInfoE">potentialToConvert</a>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col6 decl" id="26TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="26TII">TII</dfn>) override;</td></tr>
<tr><th id="154">154</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_114SDWASrcOperand13convertToSDWAERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE" title='(anonymous namespace)::SDWASrcOperand::convertToSDWA' data-type='bool (anonymous namespace)::SDWASrcOperand::convertToSDWA(llvm::MachineInstr &amp; MI, const llvm::SIInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_114SDWASrcOperand13convertToSDWAERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE">convertToSDWA</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="27MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="27MI">MI</dfn>, <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col8 decl" id="28TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="28TII">TII</dfn>) override;</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel" title='llvm::AMDGPU::SDWA::SdwaSel' data-ref="llvm::AMDGPU::SDWA::SdwaSel">SdwaSel</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114SDWASrcOperand9getSrcSelEv" title='(anonymous namespace)::SDWASrcOperand::getSrcSel' data-type='llvm::AMDGPU::SDWA::SdwaSel (anonymous namespace)::SDWASrcOperand::getSrcSel() const' data-ref="_ZNK12_GLOBAL__N_114SDWASrcOperand9getSrcSelEv">getSrcSel</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SDWASrcOperand::SrcSel" title='(anonymous namespace)::SDWASrcOperand::SrcSel' data-use='r' data-ref="(anonymousnamespace)::SDWASrcOperand::SrcSel">SrcSel</a>; }</td></tr>
<tr><th id="157">157</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114SDWASrcOperand6getAbsEv" title='(anonymous namespace)::SDWASrcOperand::getAbs' data-type='bool (anonymous namespace)::SDWASrcOperand::getAbs() const' data-ref="_ZNK12_GLOBAL__N_114SDWASrcOperand6getAbsEv">getAbs</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SDWASrcOperand::Abs" title='(anonymous namespace)::SDWASrcOperand::Abs' data-use='r' data-ref="(anonymousnamespace)::SDWASrcOperand::Abs">Abs</a>; }</td></tr>
<tr><th id="158">158</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114SDWASrcOperand6getNegEv" title='(anonymous namespace)::SDWASrcOperand::getNeg' data-type='bool (anonymous namespace)::SDWASrcOperand::getNeg() const' data-ref="_ZNK12_GLOBAL__N_114SDWASrcOperand6getNegEv">getNeg</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SDWASrcOperand::Neg" title='(anonymous namespace)::SDWASrcOperand::Neg' data-use='r' data-ref="(anonymousnamespace)::SDWASrcOperand::Neg">Neg</a>; }</td></tr>
<tr><th id="159">159</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114SDWASrcOperand7getSextEv" title='(anonymous namespace)::SDWASrcOperand::getSext' data-type='bool (anonymous namespace)::SDWASrcOperand::getSext() const' data-ref="_ZNK12_GLOBAL__N_114SDWASrcOperand7getSextEv">getSext</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SDWASrcOperand::Sext" title='(anonymous namespace)::SDWASrcOperand::Sext' data-use='r' data-ref="(anonymousnamespace)::SDWASrcOperand::Sext">Sext</a>; }</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_114SDWASrcOperand10getSrcModsEPKN4llvm11SIInstrInfoEPKNS1_14MachineOperandE" title='(anonymous namespace)::SDWASrcOperand::getSrcMods' data-type='uint64_t (anonymous namespace)::SDWASrcOperand::getSrcMods(const llvm::SIInstrInfo * TII, const llvm::MachineOperand * SrcOp) const' data-ref="_ZNK12_GLOBAL__N_114SDWASrcOperand10getSrcModsEPKN4llvm11SIInstrInfoEPKNS1_14MachineOperandE">getSrcMods</a>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col9 decl" id="29TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="29TII">TII</dfn>,</td></tr>
<tr><th id="162">162</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="30SrcOp" title='SrcOp' data-type='const llvm::MachineOperand *' data-ref="30SrcOp">SrcOp</dfn>) <em>const</em>;</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><u>#<span data-ppcond="164">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="165">165</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_114SDWASrcOperand5printERN4llvm11raw_ostreamE" title='(anonymous namespace)::SDWASrcOperand::print' data-type='void (anonymous namespace)::SDWASrcOperand::print(llvm::raw_ostream &amp; OS) const' data-ref="_ZNK12_GLOBAL__N_114SDWASrcOperand5printERN4llvm11raw_ostreamE">print</a>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a>&amp; <dfn class="local col1 decl" id="31OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="31OS">OS</dfn>) <em>const</em> override;</td></tr>
<tr><th id="166">166</th><td><u>#<span data-ppcond="164">endif</span></u></td></tr>
<tr><th id="167">167</th><td>};</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SDWADstOperand" title='(anonymous namespace)::SDWADstOperand' data-ref="(anonymousnamespace)::SDWADstOperand">SDWADstOperand</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::SDWAOperand" title='(anonymous namespace)::SDWAOperand' data-ref="(anonymousnamespace)::SDWAOperand">SDWAOperand</a> {</td></tr>
<tr><th id="170">170</th><td><b>private</b>:</td></tr>
<tr><th id="171">171</th><td>  <a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel" title='llvm::AMDGPU::SDWA::SdwaSel' data-ref="llvm::AMDGPU::SDWA::SdwaSel">SdwaSel</a> <dfn class="tu decl" id="(anonymousnamespace)::SDWADstOperand::DstSel" title='(anonymous namespace)::SDWADstOperand::DstSel' data-type='llvm::AMDGPU::SDWA::SdwaSel' data-ref="(anonymousnamespace)::SDWADstOperand::DstSel">DstSel</dfn>;</td></tr>
<tr><th id="172">172</th><td>  <a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::DstUnused" title='llvm::AMDGPU::SDWA::DstUnused' data-ref="llvm::AMDGPU::SDWA::DstUnused">DstUnused</a> <dfn class="tu decl" id="(anonymousnamespace)::SDWADstOperand::DstUn" title='(anonymous namespace)::SDWADstOperand::DstUn' data-type='llvm::AMDGPU::SDWA::DstUnused' data-ref="(anonymousnamespace)::SDWADstOperand::DstUn">DstUn</dfn>;</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><b>public</b>:</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_114SDWADstOperandC1EPN4llvm14MachineOperandES3_NS1_6AMDGPU4SDWA7SdwaSelENS5_9DstUnusedE" title='(anonymous namespace)::SDWADstOperand::SDWADstOperand' data-type='void (anonymous namespace)::SDWADstOperand::SDWADstOperand(llvm::MachineOperand * TargetOp, llvm::MachineOperand * ReplacedOp, llvm::AMDGPU::SDWA::SdwaSel DstSel_ = DWORD, llvm::AMDGPU::SDWA::DstUnused DstUn_ = UNUSED_PAD)' data-ref="_ZN12_GLOBAL__N_114SDWADstOperandC1EPN4llvm14MachineOperandES3_NS1_6AMDGPU4SDWA7SdwaSelENS5_9DstUnusedE">SDWADstOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="32TargetOp" title='TargetOp' data-type='llvm::MachineOperand *' data-ref="32TargetOp">TargetOp</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="33ReplacedOp" title='ReplacedOp' data-type='llvm::MachineOperand *' data-ref="33ReplacedOp">ReplacedOp</dfn>,</td></tr>
<tr><th id="177">177</th><td>                 <a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel" title='llvm::AMDGPU::SDWA::SdwaSel' data-ref="llvm::AMDGPU::SDWA::SdwaSel">SdwaSel</a> <dfn class="local col4 decl" id="34DstSel_" title='DstSel_' data-type='llvm::AMDGPU::SDWA::SdwaSel' data-ref="34DstSel_">DstSel_</dfn> = <a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel::DWORD" title='llvm::AMDGPU::SDWA::SdwaSel::DWORD' data-ref="llvm::AMDGPU::SDWA::SdwaSel::DWORD">DWORD</a>, <a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::DstUnused" title='llvm::AMDGPU::SDWA::DstUnused' data-ref="llvm::AMDGPU::SDWA::DstUnused">DstUnused</a> <dfn class="local col5 decl" id="35DstUn_" title='DstUn_' data-type='llvm::AMDGPU::SDWA::DstUnused' data-ref="35DstUn_">DstUn_</dfn> = <a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::DstUnused::UNUSED_PAD" title='llvm::AMDGPU::SDWA::DstUnused::UNUSED_PAD' data-ref="llvm::AMDGPU::SDWA::DstUnused::UNUSED_PAD">UNUSED_PAD</a>)</td></tr>
<tr><th id="178">178</th><td>    : <a class="tu type" href="#(anonymousnamespace)::SDWAOperand" title='(anonymous namespace)::SDWAOperand' data-ref="(anonymousnamespace)::SDWAOperand">SDWAOperand</a><a class="tu ref" href="#_ZN12_GLOBAL__N_111SDWAOperandC1EPN4llvm14MachineOperandES3_" title='(anonymous namespace)::SDWAOperand::SDWAOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_111SDWAOperandC1EPN4llvm14MachineOperandES3_">(</a><a class="local col2 ref" href="#32TargetOp" title='TargetOp' data-ref="32TargetOp">TargetOp</a>, <a class="local col3 ref" href="#33ReplacedOp" title='ReplacedOp' data-ref="33ReplacedOp">ReplacedOp</a>), <a class="tu member" href="#(anonymousnamespace)::SDWADstOperand::DstSel" title='(anonymous namespace)::SDWADstOperand::DstSel' data-use='w' data-ref="(anonymousnamespace)::SDWADstOperand::DstSel">DstSel</a>(<a class="local col4 ref" href="#34DstSel_" title='DstSel_' data-ref="34DstSel_">DstSel_</a>), <a class="tu member" href="#(anonymousnamespace)::SDWADstOperand::DstUn" title='(anonymous namespace)::SDWADstOperand::DstUn' data-use='w' data-ref="(anonymousnamespace)::SDWADstOperand::DstUn">DstUn</a>(<a class="local col5 ref" href="#35DstUn_" title='DstUn_' data-ref="35DstUn_">DstUn_</a>) {}</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="virtual tu decl" href="#_ZN12_GLOBAL__N_114SDWADstOperand18potentialToConvertEPKN4llvm11SIInstrInfoE" title='(anonymous namespace)::SDWADstOperand::potentialToConvert' data-type='llvm::MachineInstr * (anonymous namespace)::SDWADstOperand::potentialToConvert(const llvm::SIInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_114SDWADstOperand18potentialToConvertEPKN4llvm11SIInstrInfoE">potentialToConvert</a>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col6 decl" id="36TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="36TII">TII</dfn>) override;</td></tr>
<tr><th id="181">181</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_114SDWADstOperand13convertToSDWAERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE" title='(anonymous namespace)::SDWADstOperand::convertToSDWA' data-type='bool (anonymous namespace)::SDWADstOperand::convertToSDWA(llvm::MachineInstr &amp; MI, const llvm::SIInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_114SDWADstOperand13convertToSDWAERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE">convertToSDWA</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="37MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="37MI">MI</dfn>, <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col8 decl" id="38TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="38TII">TII</dfn>) override;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel" title='llvm::AMDGPU::SDWA::SdwaSel' data-ref="llvm::AMDGPU::SDWA::SdwaSel">SdwaSel</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114SDWADstOperand9getDstSelEv" title='(anonymous namespace)::SDWADstOperand::getDstSel' data-type='llvm::AMDGPU::SDWA::SdwaSel (anonymous namespace)::SDWADstOperand::getDstSel() const' data-ref="_ZNK12_GLOBAL__N_114SDWADstOperand9getDstSelEv">getDstSel</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SDWADstOperand::DstSel" title='(anonymous namespace)::SDWADstOperand::DstSel' data-use='r' data-ref="(anonymousnamespace)::SDWADstOperand::DstSel">DstSel</a>; }</td></tr>
<tr><th id="184">184</th><td>  <a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::DstUnused" title='llvm::AMDGPU::SDWA::DstUnused' data-ref="llvm::AMDGPU::SDWA::DstUnused">DstUnused</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114SDWADstOperand12getDstUnusedEv" title='(anonymous namespace)::SDWADstOperand::getDstUnused' data-type='llvm::AMDGPU::SDWA::DstUnused (anonymous namespace)::SDWADstOperand::getDstUnused() const' data-ref="_ZNK12_GLOBAL__N_114SDWADstOperand12getDstUnusedEv">getDstUnused</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SDWADstOperand::DstUn" title='(anonymous namespace)::SDWADstOperand::DstUn' data-use='r' data-ref="(anonymousnamespace)::SDWADstOperand::DstUn">DstUn</a>; }</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><u>#<span data-ppcond="186">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="187">187</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_114SDWADstOperand5printERN4llvm11raw_ostreamE" title='(anonymous namespace)::SDWADstOperand::print' data-type='void (anonymous namespace)::SDWADstOperand::print(llvm::raw_ostream &amp; OS) const' data-ref="_ZNK12_GLOBAL__N_114SDWADstOperand5printERN4llvm11raw_ostreamE">print</a>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a>&amp; <dfn class="local col9 decl" id="39OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="39OS">OS</dfn>) <em>const</em> override;</td></tr>
<tr><th id="188">188</th><td><u>#<span data-ppcond="186">endif</span></u></td></tr>
<tr><th id="189">189</th><td>};</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SDWADstPreserveOperand" title='(anonymous namespace)::SDWADstPreserveOperand' data-ref="(anonymousnamespace)::SDWADstPreserveOperand">SDWADstPreserveOperand</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::SDWADstOperand" title='(anonymous namespace)::SDWADstOperand' data-ref="(anonymousnamespace)::SDWADstOperand">SDWADstOperand</a> {</td></tr>
<tr><th id="192">192</th><td><b>private</b>:</td></tr>
<tr><th id="193">193</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="tu decl" id="(anonymousnamespace)::SDWADstPreserveOperand::Preserve" title='(anonymous namespace)::SDWADstPreserveOperand::Preserve' data-type='llvm::MachineOperand *' data-ref="(anonymousnamespace)::SDWADstPreserveOperand::Preserve">Preserve</dfn>;</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><b>public</b>:</td></tr>
<tr><th id="196">196</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_122SDWADstPreserveOperandC1EPN4llvm14MachineOperandES3_S3_NS1_6AMDGPU4SDWA7SdwaSelE" title='(anonymous namespace)::SDWADstPreserveOperand::SDWADstPreserveOperand' data-type='void (anonymous namespace)::SDWADstPreserveOperand::SDWADstPreserveOperand(llvm::MachineOperand * TargetOp, llvm::MachineOperand * ReplacedOp, llvm::MachineOperand * PreserveOp, llvm::AMDGPU::SDWA::SdwaSel DstSel_ = DWORD)' data-ref="_ZN12_GLOBAL__N_122SDWADstPreserveOperandC1EPN4llvm14MachineOperandES3_S3_NS1_6AMDGPU4SDWA7SdwaSelE">SDWADstPreserveOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="40TargetOp" title='TargetOp' data-type='llvm::MachineOperand *' data-ref="40TargetOp">TargetOp</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="41ReplacedOp" title='ReplacedOp' data-type='llvm::MachineOperand *' data-ref="41ReplacedOp">ReplacedOp</dfn>,</td></tr>
<tr><th id="197">197</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="42PreserveOp" title='PreserveOp' data-type='llvm::MachineOperand *' data-ref="42PreserveOp">PreserveOp</dfn>, <a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel" title='llvm::AMDGPU::SDWA::SdwaSel' data-ref="llvm::AMDGPU::SDWA::SdwaSel">SdwaSel</a> <dfn class="local col3 decl" id="43DstSel_" title='DstSel_' data-type='llvm::AMDGPU::SDWA::SdwaSel' data-ref="43DstSel_">DstSel_</dfn> = <a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel::DWORD" title='llvm::AMDGPU::SDWA::SdwaSel::DWORD' data-ref="llvm::AMDGPU::SDWA::SdwaSel::DWORD">DWORD</a>)</td></tr>
<tr><th id="198">198</th><td>      : <a class="tu type" href="#(anonymousnamespace)::SDWADstOperand" title='(anonymous namespace)::SDWADstOperand' data-ref="(anonymousnamespace)::SDWADstOperand">SDWADstOperand</a><a class="tu ref" href="#_ZN12_GLOBAL__N_114SDWADstOperandC1EPN4llvm14MachineOperandES3_NS1_6AMDGPU4SDWA7SdwaSelENS5_9DstUnusedE" title='(anonymous namespace)::SDWADstOperand::SDWADstOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_114SDWADstOperandC1EPN4llvm14MachineOperandES3_NS1_6AMDGPU4SDWA7SdwaSelENS5_9DstUnusedE">(</a><a class="local col0 ref" href="#40TargetOp" title='TargetOp' data-ref="40TargetOp">TargetOp</a>, <a class="local col1 ref" href="#41ReplacedOp" title='ReplacedOp' data-ref="41ReplacedOp">ReplacedOp</a>, <a class="local col3 ref" href="#43DstSel_" title='DstSel_' data-ref="43DstSel_">DstSel_</a>, <a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::DstUnused::UNUSED_PRESERVE" title='llvm::AMDGPU::SDWA::DstUnused::UNUSED_PRESERVE' data-ref="llvm::AMDGPU::SDWA::DstUnused::UNUSED_PRESERVE">UNUSED_PRESERVE</a>),</td></tr>
<tr><th id="199">199</th><td>        <a class="tu member" href="#(anonymousnamespace)::SDWADstPreserveOperand::Preserve" title='(anonymous namespace)::SDWADstPreserveOperand::Preserve' data-use='w' data-ref="(anonymousnamespace)::SDWADstPreserveOperand::Preserve">Preserve</a>(<a class="local col2 ref" href="#42PreserveOp" title='PreserveOp' data-ref="42PreserveOp">PreserveOp</a>) {}</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_122SDWADstPreserveOperand13convertToSDWAERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE" title='(anonymous namespace)::SDWADstPreserveOperand::convertToSDWA' data-type='bool (anonymous namespace)::SDWADstPreserveOperand::convertToSDWA(llvm::MachineInstr &amp; MI, const llvm::SIInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_122SDWADstPreserveOperand13convertToSDWAERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE">convertToSDWA</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="44MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="44MI">MI</dfn>, <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col5 decl" id="45TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="45TII">TII</dfn>) override;</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122SDWADstPreserveOperand19getPreservedOperandEv" title='(anonymous namespace)::SDWADstPreserveOperand::getPreservedOperand' data-type='llvm::MachineOperand * (anonymous namespace)::SDWADstPreserveOperand::getPreservedOperand() const' data-ref="_ZNK12_GLOBAL__N_122SDWADstPreserveOperand19getPreservedOperandEv">getPreservedOperand</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SDWADstPreserveOperand::Preserve" title='(anonymous namespace)::SDWADstPreserveOperand::Preserve' data-use='r' data-ref="(anonymousnamespace)::SDWADstPreserveOperand::Preserve">Preserve</a>; }</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><u>#<span data-ppcond="205">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="206">206</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_122SDWADstPreserveOperand5printERN4llvm11raw_ostreamE" title='(anonymous namespace)::SDWADstPreserveOperand::print' data-type='void (anonymous namespace)::SDWADstPreserveOperand::print(llvm::raw_ostream &amp; OS) const' data-ref="_ZNK12_GLOBAL__N_122SDWADstPreserveOperand5printERN4llvm11raw_ostreamE">print</a>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a>&amp; <dfn class="local col6 decl" id="46OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="46OS">OS</dfn>) <em>const</em> override;</td></tr>
<tr><th id="207">207</th><td><u>#<span data-ppcond="205">endif</span></u></td></tr>
<tr><th id="208">208</th><td>};</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeSIPeepholeSDWAPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;SI Peephole SDWA&quot;, &quot;si-peephole-sdwa&quot;, &amp;SIPeepholeSDWA::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SIPeepholeSDWA&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSIPeepholeSDWAPassFlag; void llvm::initializeSIPeepholeSDWAPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSIPeepholeSDWAPassFlag, initializeSIPeepholeSDWAPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::SIPeepholeSDWA" title='(anonymous namespace)::SIPeepholeSDWA' data-ref="(anonymousnamespace)::SIPeepholeSDWA">SIPeepholeSDWA</a>, <a class="macro" href="#56" title="&quot;si-peephole-sdwa&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Peephole SDWA"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIPeepholeSDWA" title='(anonymous namespace)::SIPeepholeSDWA' data-ref="(anonymousnamespace)::SIPeepholeSDWA">SIPeepholeSDWA</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SIPeepholeSDWA::ID" title='(anonymous namespace)::SIPeepholeSDWA::ID' data-type='char' data-ref="(anonymousnamespace)::SIPeepholeSDWA::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SIPeepholeSDWAID" title='llvm::SIPeepholeSDWAID' data-ref="llvm::SIPeepholeSDWAID">SIPeepholeSDWAID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIPeepholeSDWA" title='(anonymous namespace)::SIPeepholeSDWA' data-ref="(anonymousnamespace)::SIPeepholeSDWA">SIPeepholeSDWA</a>::<a class="tu ref" href="#(anonymousnamespace)::SIPeepholeSDWA::ID" title='(anonymous namespace)::SIPeepholeSDWA::ID' data-ref="(anonymousnamespace)::SIPeepholeSDWA::ID">ID</a>;</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm24createSIPeepholeSDWAPassEv" title='llvm::createSIPeepholeSDWAPass' data-ref="_ZN4llvm24createSIPeepholeSDWAPassEv">createSIPeepholeSDWAPass</dfn>() {</td></tr>
<tr><th id="219">219</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::SIPeepholeSDWA" title='(anonymous namespace)::SIPeepholeSDWA' data-ref="(anonymousnamespace)::SIPeepholeSDWA">SIPeepholeSDWA</a><a class="tu ref" href="#_ZN12_GLOBAL__N_114SIPeepholeSDWAC1Ev" title='(anonymous namespace)::SIPeepholeSDWA::SIPeepholeSDWA' data-use='c' data-ref="_ZN12_GLOBAL__N_114SIPeepholeSDWAC1Ev">(</a>);</td></tr>
<tr><th id="220">220</th><td>}</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><u>#<span data-ppcond="223">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="224">224</th><td><em>static</em> <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a>&amp; <dfn class="tu decl def" id="_ZlsRN4llvm11raw_ostreamENS_6AMDGPU4SDWA7SdwaSelE" title='operator&lt;&lt;' data-type='llvm::raw_ostream &amp; operator&lt;&lt;(llvm::raw_ostream &amp; OS, llvm::AMDGPU::SDWA::SdwaSel Sel)' data-ref="_ZlsRN4llvm11raw_ostreamENS_6AMDGPU4SDWA7SdwaSelE"><b>operator</b>&lt;&lt;</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="47OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="47OS">OS</dfn>, <a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel" title='llvm::AMDGPU::SDWA::SdwaSel' data-ref="llvm::AMDGPU::SDWA::SdwaSel">SdwaSel</a> <dfn class="local col8 decl" id="48Sel" title='Sel' data-type='llvm::AMDGPU::SDWA::SdwaSel' data-ref="48Sel">Sel</dfn>) {</td></tr>
<tr><th id="225">225</th><td>  <b>switch</b>(<a class="local col8 ref" href="#48Sel" title='Sel' data-ref="48Sel">Sel</a>) {</td></tr>
<tr><th id="226">226</th><td>  <b>case</b> <a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel::BYTE_0" title='llvm::AMDGPU::SDWA::SdwaSel::BYTE_0' data-ref="llvm::AMDGPU::SDWA::SdwaSel::BYTE_0">BYTE_0</a>: <a class="local col7 ref" href="#47OS" title='OS' data-ref="47OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"BYTE_0"</q>; <b>break</b>;</td></tr>
<tr><th id="227">227</th><td>  <b>case</b> <a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel::BYTE_1" title='llvm::AMDGPU::SDWA::SdwaSel::BYTE_1' data-ref="llvm::AMDGPU::SDWA::SdwaSel::BYTE_1">BYTE_1</a>: <a class="local col7 ref" href="#47OS" title='OS' data-ref="47OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"BYTE_1"</q>; <b>break</b>;</td></tr>
<tr><th id="228">228</th><td>  <b>case</b> <a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel::BYTE_2" title='llvm::AMDGPU::SDWA::SdwaSel::BYTE_2' data-ref="llvm::AMDGPU::SDWA::SdwaSel::BYTE_2">BYTE_2</a>: <a class="local col7 ref" href="#47OS" title='OS' data-ref="47OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"BYTE_2"</q>; <b>break</b>;</td></tr>
<tr><th id="229">229</th><td>  <b>case</b> <a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel::BYTE_3" title='llvm::AMDGPU::SDWA::SdwaSel::BYTE_3' data-ref="llvm::AMDGPU::SDWA::SdwaSel::BYTE_3">BYTE_3</a>: <a class="local col7 ref" href="#47OS" title='OS' data-ref="47OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"BYTE_3"</q>; <b>break</b>;</td></tr>
<tr><th id="230">230</th><td>  <b>case</b> <a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel::WORD_0" title='llvm::AMDGPU::SDWA::SdwaSel::WORD_0' data-ref="llvm::AMDGPU::SDWA::SdwaSel::WORD_0">WORD_0</a>: <a class="local col7 ref" href="#47OS" title='OS' data-ref="47OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"WORD_0"</q>; <b>break</b>;</td></tr>
<tr><th id="231">231</th><td>  <b>case</b> <a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel::WORD_1" title='llvm::AMDGPU::SDWA::SdwaSel::WORD_1' data-ref="llvm::AMDGPU::SDWA::SdwaSel::WORD_1">WORD_1</a>: <a class="local col7 ref" href="#47OS" title='OS' data-ref="47OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"WORD_1"</q>; <b>break</b>;</td></tr>
<tr><th id="232">232</th><td>  <b>case</b> <a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel::DWORD" title='llvm::AMDGPU::SDWA::SdwaSel::DWORD' data-ref="llvm::AMDGPU::SDWA::SdwaSel::DWORD">DWORD</a>:  <a class="local col7 ref" href="#47OS" title='OS' data-ref="47OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"DWORD"</q>; <b>break</b>;</td></tr>
<tr><th id="233">233</th><td>  }</td></tr>
<tr><th id="234">234</th><td>  <b>return</b> <a class="local col7 ref" href="#47OS" title='OS' data-ref="47OS">OS</a>;</td></tr>
<tr><th id="235">235</th><td>}</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><em>static</em> <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a>&amp; <dfn class="tu decl def" id="_ZlsRN4llvm11raw_ostreamERKNS_6AMDGPU4SDWA9DstUnusedE" title='operator&lt;&lt;' data-type='llvm::raw_ostream &amp; operator&lt;&lt;(llvm::raw_ostream &amp; OS, const llvm::AMDGPU::SDWA::DstUnused &amp; Un)' data-ref="_ZlsRN4llvm11raw_ostreamERKNS_6AMDGPU4SDWA9DstUnusedE"><b>operator</b>&lt;&lt;</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="49OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="49OS">OS</dfn>, <em>const</em> <a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::DstUnused" title='llvm::AMDGPU::SDWA::DstUnused' data-ref="llvm::AMDGPU::SDWA::DstUnused">DstUnused</a> &amp;<dfn class="local col0 decl" id="50Un" title='Un' data-type='const llvm::AMDGPU::SDWA::DstUnused &amp;' data-ref="50Un">Un</dfn>) {</td></tr>
<tr><th id="238">238</th><td>  <b>switch</b>(<a class="local col0 ref" href="#50Un" title='Un' data-ref="50Un">Un</a>) {</td></tr>
<tr><th id="239">239</th><td>  <b>case</b> <a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::DstUnused::UNUSED_PAD" title='llvm::AMDGPU::SDWA::DstUnused::UNUSED_PAD' data-ref="llvm::AMDGPU::SDWA::DstUnused::UNUSED_PAD">UNUSED_PAD</a>: <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"UNUSED_PAD"</q>; <b>break</b>;</td></tr>
<tr><th id="240">240</th><td>  <b>case</b> <a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::DstUnused::UNUSED_SEXT" title='llvm::AMDGPU::SDWA::DstUnused::UNUSED_SEXT' data-ref="llvm::AMDGPU::SDWA::DstUnused::UNUSED_SEXT">UNUSED_SEXT</a>: <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"UNUSED_SEXT"</q>; <b>break</b>;</td></tr>
<tr><th id="241">241</th><td>  <b>case</b> <a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::DstUnused::UNUSED_PRESERVE" title='llvm::AMDGPU::SDWA::DstUnused::UNUSED_PRESERVE' data-ref="llvm::AMDGPU::SDWA::DstUnused::UNUSED_PRESERVE">UNUSED_PRESERVE</a>: <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"UNUSED_PRESERVE"</q>; <b>break</b>;</td></tr>
<tr><th id="242">242</th><td>  }</td></tr>
<tr><th id="243">243</th><td>  <b>return</b> <a class="local col9 ref" href="#49OS" title='OS' data-ref="49OS">OS</a>;</td></tr>
<tr><th id="244">244</th><td>}</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><em>static</em> <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a>&amp; <dfn class="tu decl def" id="_ZlsRN4llvm11raw_ostreamERKN12_GLOBAL__N_111SDWAOperandE" title='operator&lt;&lt;' data-type='llvm::raw_ostream &amp; operator&lt;&lt;(llvm::raw_ostream &amp; OS, const (anonymous namespace)::SDWAOperand &amp; Operand)' data-ref="_ZlsRN4llvm11raw_ostreamERKN12_GLOBAL__N_111SDWAOperandE"><b>operator</b>&lt;&lt;</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="51OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="51OS">OS</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::SDWAOperand" title='(anonymous namespace)::SDWAOperand' data-ref="(anonymousnamespace)::SDWAOperand">SDWAOperand</a> &amp;<dfn class="local col2 decl" id="52Operand" title='Operand' data-type='const (anonymous namespace)::SDWAOperand &amp;' data-ref="52Operand">Operand</dfn>) {</td></tr>
<tr><th id="247">247</th><td>  <a class="local col2 ref" href="#52Operand" title='Operand' data-ref="52Operand">Operand</a>.<a class="virtual tu ref" href="#_ZNK12_GLOBAL__N_111SDWAOperand5printERN4llvm11raw_ostreamE" title='(anonymous namespace)::SDWAOperand::print' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand5printERN4llvm11raw_ostreamE">print</a>(<span class='refarg'><a class="local col1 ref" href="#51OS" title='OS' data-ref="51OS">OS</a></span>);</td></tr>
<tr><th id="248">248</th><td>  <b>return</b> <a class="local col1 ref" href="#51OS" title='OS' data-ref="51OS">OS</a>;</td></tr>
<tr><th id="249">249</th><td>}</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><a class="macro" href="../../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a></td></tr>
<tr><th id="252">252</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SDWASrcOperand" title='(anonymous namespace)::SDWASrcOperand' data-ref="(anonymousnamespace)::SDWASrcOperand">SDWASrcOperand</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_114SDWASrcOperand5printERN4llvm11raw_ostreamE" title='(anonymous namespace)::SDWASrcOperand::print' data-type='void (anonymous namespace)::SDWASrcOperand::print(llvm::raw_ostream &amp; OS) const' data-ref="_ZNK12_GLOBAL__N_114SDWASrcOperand5printERN4llvm11raw_ostreamE">print</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a>&amp; <dfn class="local col3 decl" id="53OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="53OS">OS</dfn>) <em>const</em> {</td></tr>
<tr><th id="253">253</th><td>  <a class="local col3 ref" href="#53OS" title='OS' data-ref="53OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SDWA src: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE">&lt;&lt;</a> *<a class="tu member" href="#_ZNK12_GLOBAL__N_111SDWAOperand16getTargetOperandEv" title='(anonymous namespace)::SDWAOperand::getTargetOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand16getTargetOperandEv">getTargetOperand</a>()</td></tr>
<tr><th id="254">254</th><td>    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" src_sel:"</q> <a class="tu ref" href="#_ZlsRN4llvm11raw_ostreamENS_6AMDGPU4SDWA7SdwaSelE" title='operator&lt;&lt;' data-use='c' data-ref="_ZlsRN4llvm11raw_ostreamENS_6AMDGPU4SDWA7SdwaSelE">&lt;&lt;</a> <a class="tu member" href="#_ZNK12_GLOBAL__N_114SDWASrcOperand9getSrcSelEv" title='(anonymous namespace)::SDWASrcOperand::getSrcSel' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SDWASrcOperand9getSrcSelEv">getSrcSel</a>()</td></tr>
<tr><th id="255">255</th><td>    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" abs:"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="tu member" href="#_ZNK12_GLOBAL__N_114SDWASrcOperand6getAbsEv" title='(anonymous namespace)::SDWASrcOperand::getAbs' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SDWASrcOperand6getAbsEv">getAbs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" neg:"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="tu member" href="#_ZNK12_GLOBAL__N_114SDWASrcOperand6getNegEv" title='(anonymous namespace)::SDWASrcOperand::getNeg' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SDWASrcOperand6getNegEv">getNeg</a>()</td></tr>
<tr><th id="256">256</th><td>    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" sext:"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="tu member" href="#_ZNK12_GLOBAL__N_114SDWASrcOperand7getSextEv" title='(anonymous namespace)::SDWASrcOperand::getSext' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SDWASrcOperand7getSextEv">getSext</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="257">257</th><td>}</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><a class="macro" href="../../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a></td></tr>
<tr><th id="260">260</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SDWADstOperand" title='(anonymous namespace)::SDWADstOperand' data-ref="(anonymousnamespace)::SDWADstOperand">SDWADstOperand</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_114SDWADstOperand5printERN4llvm11raw_ostreamE" title='(anonymous namespace)::SDWADstOperand::print' data-type='void (anonymous namespace)::SDWADstOperand::print(llvm::raw_ostream &amp; OS) const' data-ref="_ZNK12_GLOBAL__N_114SDWADstOperand5printERN4llvm11raw_ostreamE">print</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a>&amp; <dfn class="local col4 decl" id="54OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="54OS">OS</dfn>) <em>const</em> {</td></tr>
<tr><th id="261">261</th><td>  <a class="local col4 ref" href="#54OS" title='OS' data-ref="54OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SDWA dst: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE">&lt;&lt;</a> *<a class="tu member" href="#_ZNK12_GLOBAL__N_111SDWAOperand16getTargetOperandEv" title='(anonymous namespace)::SDWAOperand::getTargetOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand16getTargetOperandEv">getTargetOperand</a>()</td></tr>
<tr><th id="262">262</th><td>    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" dst_sel:"</q> <a class="tu ref" href="#_ZlsRN4llvm11raw_ostreamENS_6AMDGPU4SDWA7SdwaSelE" title='operator&lt;&lt;' data-use='c' data-ref="_ZlsRN4llvm11raw_ostreamENS_6AMDGPU4SDWA7SdwaSelE">&lt;&lt;</a> <a class="tu member" href="#_ZNK12_GLOBAL__N_114SDWADstOperand9getDstSelEv" title='(anonymous namespace)::SDWADstOperand::getDstSel' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SDWADstOperand9getDstSelEv">getDstSel</a>()</td></tr>
<tr><th id="263">263</th><td>    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" dst_unused:"</q> <a class="tu ref" href="#_ZlsRN4llvm11raw_ostreamERKNS_6AMDGPU4SDWA9DstUnusedE" title='operator&lt;&lt;' data-use='c' data-ref="_ZlsRN4llvm11raw_ostreamERKNS_6AMDGPU4SDWA9DstUnusedE">&lt;&lt;</a> <a class="tu member" href="#_ZNK12_GLOBAL__N_114SDWADstOperand12getDstUnusedEv" title='(anonymous namespace)::SDWADstOperand::getDstUnused' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SDWADstOperand12getDstUnusedEv">getDstUnused</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="264">264</th><td>}</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><a class="macro" href="../../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a></td></tr>
<tr><th id="267">267</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SDWADstPreserveOperand" title='(anonymous namespace)::SDWADstPreserveOperand' data-ref="(anonymousnamespace)::SDWADstPreserveOperand">SDWADstPreserveOperand</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_122SDWADstPreserveOperand5printERN4llvm11raw_ostreamE" title='(anonymous namespace)::SDWADstPreserveOperand::print' data-type='void (anonymous namespace)::SDWADstPreserveOperand::print(llvm::raw_ostream &amp; OS) const' data-ref="_ZNK12_GLOBAL__N_122SDWADstPreserveOperand5printERN4llvm11raw_ostreamE">print</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a>&amp; <dfn class="local col5 decl" id="55OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="55OS">OS</dfn>) <em>const</em> {</td></tr>
<tr><th id="268">268</th><td>  <a class="local col5 ref" href="#55OS" title='OS' data-ref="55OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SDWA preserve dst: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE">&lt;&lt;</a> *<a class="tu member" href="#_ZNK12_GLOBAL__N_111SDWAOperand16getTargetOperandEv" title='(anonymous namespace)::SDWAOperand::getTargetOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand16getTargetOperandEv">getTargetOperand</a>()</td></tr>
<tr><th id="269">269</th><td>    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" dst_sel:"</q> <a class="tu ref" href="#_ZlsRN4llvm11raw_ostreamENS_6AMDGPU4SDWA7SdwaSelE" title='operator&lt;&lt;' data-use='c' data-ref="_ZlsRN4llvm11raw_ostreamENS_6AMDGPU4SDWA7SdwaSelE">&lt;&lt;</a> <a class="tu member" href="#_ZNK12_GLOBAL__N_114SDWADstOperand9getDstSelEv" title='(anonymous namespace)::SDWADstOperand::getDstSel' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SDWADstOperand9getDstSelEv">getDstSel</a>()</td></tr>
<tr><th id="270">270</th><td>    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" preserve:"</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE">&lt;&lt;</a> *<a class="tu member" href="#_ZNK12_GLOBAL__N_122SDWADstPreserveOperand19getPreservedOperandEv" title='(anonymous namespace)::SDWADstPreserveOperand::getPreservedOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_122SDWADstPreserveOperand19getPreservedOperandEv">getPreservedOperand</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="271">271</th><td>}</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><u>#<span data-ppcond="223">endif</span></u></td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL14copyRegOperandRN4llvm14MachineOperandERKS0_" title='copyRegOperand' data-type='void copyRegOperand(llvm::MachineOperand &amp; To, const llvm::MachineOperand &amp; From)' data-ref="_ZL14copyRegOperandRN4llvm14MachineOperandERKS0_">copyRegOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="56To" title='To' data-type='llvm::MachineOperand &amp;' data-ref="56To">To</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="57From" title='From' data-type='const llvm::MachineOperand &amp;' data-ref="57From">From</dfn>) {</td></tr>
<tr><th id="276">276</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (To.isReg() &amp;&amp; From.isReg()) ? void (0) : __assert_fail (&quot;To.isReg() &amp;&amp; From.isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 276, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#56To" title='To' data-ref="56To">To</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col7 ref" href="#57From" title='From' data-ref="57From">From</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="277">277</th><td>  <a class="local col6 ref" href="#56To" title='To' data-ref="56To">To</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col7 ref" href="#57From" title='From' data-ref="57From">From</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="278">278</th><td>  <a class="local col6 ref" href="#56To" title='To' data-ref="56To">To</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col7 ref" href="#57From" title='From' data-ref="57From">From</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="279">279</th><td>  <a class="local col6 ref" href="#56To" title='To' data-ref="56To">To</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<a class="local col7 ref" href="#57From" title='From' data-ref="57From">From</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>());</td></tr>
<tr><th id="280">280</th><td>  <b>if</b> (<a class="local col6 ref" href="#56To" title='To' data-ref="56To">To</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="281">281</th><td>    <a class="local col6 ref" href="#56To" title='To' data-ref="56To">To</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col7 ref" href="#57From" title='From' data-ref="57From">From</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="282">282</th><td>  } <b>else</b> {</td></tr>
<tr><th id="283">283</th><td>    <a class="local col6 ref" href="#56To" title='To' data-ref="56To">To</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<a class="local col7 ref" href="#57From" title='From' data-ref="57From">From</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>());</td></tr>
<tr><th id="284">284</th><td>  }</td></tr>
<tr><th id="285">285</th><td>}</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL9isSameRegRKN4llvm14MachineOperandES2_" title='isSameReg' data-type='bool isSameReg(const llvm::MachineOperand &amp; LHS, const llvm::MachineOperand &amp; RHS)' data-ref="_ZL9isSameRegRKN4llvm14MachineOperandES2_">isSameReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="58LHS" title='LHS' data-type='const llvm::MachineOperand &amp;' data-ref="58LHS">LHS</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="59RHS" title='RHS' data-type='const llvm::MachineOperand &amp;' data-ref="59RHS">RHS</dfn>) {</td></tr>
<tr><th id="288">288</th><td>  <b>return</b> <a class="local col8 ref" href="#58LHS" title='LHS' data-ref="58LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="289">289</th><td>         <a class="local col9 ref" href="#59RHS" title='RHS' data-ref="59RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="290">290</th><td>         <a class="local col8 ref" href="#58LHS" title='LHS' data-ref="58LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col9 ref" href="#59RHS" title='RHS' data-ref="59RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() &amp;&amp;</td></tr>
<tr><th id="291">291</th><td>         <a class="local col8 ref" href="#58LHS" title='LHS' data-ref="58LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <a class="local col9 ref" href="#59RHS" title='RHS' data-ref="59RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="292">292</th><td>}</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="tu decl def" id="_ZL16findSingleRegUsePKN4llvm14MachineOperandEPKNS_19MachineRegisterInfoE" title='findSingleRegUse' data-type='llvm::MachineOperand * findSingleRegUse(const llvm::MachineOperand * Reg, const llvm::MachineRegisterInfo * MRI)' data-ref="_ZL16findSingleRegUsePKN4llvm14MachineOperandEPKNS_19MachineRegisterInfoE">findSingleRegUse</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="60Reg" title='Reg' data-type='const llvm::MachineOperand *' data-ref="60Reg">Reg</dfn>,</td></tr>
<tr><th id="295">295</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col1 decl" id="61MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="61MRI">MRI</dfn>) {</td></tr>
<tr><th id="296">296</th><td>  <b>if</b> (!<a class="local col0 ref" href="#60Reg" title='Reg' data-ref="60Reg">Reg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col0 ref" href="#60Reg" title='Reg' data-ref="60Reg">Reg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="297">297</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="62ResMO" title='ResMO' data-type='llvm::MachineOperand *' data-ref="62ResMO">ResMO</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="300">300</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="63UseMO" title='UseMO' data-type='llvm::MachineOperand &amp;' data-ref="63UseMO">UseMO</dfn> : <a class="local col1 ref" href="#61MRI" title='MRI' data-ref="61MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj">use_nodbg_operands</a>(<a class="local col0 ref" href="#60Reg" title='Reg' data-ref="60Reg">Reg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="301">301</th><td>    <i>// If there exist use of subreg of Reg then return nullptr</i></td></tr>
<tr><th id="302">302</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL9isSameRegRKN4llvm14MachineOperandES2_" title='isSameReg' data-use='c' data-ref="_ZL9isSameRegRKN4llvm14MachineOperandES2_">isSameReg</a>(<a class="local col3 ref" href="#63UseMO" title='UseMO' data-ref="63UseMO">UseMO</a>, *<a class="local col0 ref" href="#60Reg" title='Reg' data-ref="60Reg">Reg</a>))</td></tr>
<tr><th id="303">303</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>    <i>// Check that there is only one instruction that uses Reg</i></td></tr>
<tr><th id="306">306</th><td>    <b>if</b> (!<a class="local col2 ref" href="#62ResMO" title='ResMO' data-ref="62ResMO">ResMO</a>) {</td></tr>
<tr><th id="307">307</th><td>      <a class="local col2 ref" href="#62ResMO" title='ResMO' data-ref="62ResMO">ResMO</a> = &amp;<a class="local col3 ref" href="#63UseMO" title='UseMO' data-ref="63UseMO">UseMO</a>;</td></tr>
<tr><th id="308">308</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#62ResMO" title='ResMO' data-ref="62ResMO">ResMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>() != <a class="local col3 ref" href="#63UseMO" title='UseMO' data-ref="63UseMO">UseMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()) {</td></tr>
<tr><th id="309">309</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="310">310</th><td>    }</td></tr>
<tr><th id="311">311</th><td>  }</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <b>return</b> <a class="local col2 ref" href="#62ResMO" title='ResMO' data-ref="62ResMO">ResMO</a>;</td></tr>
<tr><th id="314">314</th><td>}</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="tu decl def" id="_ZL16findSingleRegDefPKN4llvm14MachineOperandEPKNS_19MachineRegisterInfoE" title='findSingleRegDef' data-type='llvm::MachineOperand * findSingleRegDef(const llvm::MachineOperand * Reg, const llvm::MachineRegisterInfo * MRI)' data-ref="_ZL16findSingleRegDefPKN4llvm14MachineOperandEPKNS_19MachineRegisterInfoE">findSingleRegDef</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="64Reg" title='Reg' data-type='const llvm::MachineOperand *' data-ref="64Reg">Reg</dfn>,</td></tr>
<tr><th id="317">317</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col5 decl" id="65MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="65MRI">MRI</dfn>) {</td></tr>
<tr><th id="318">318</th><td>  <b>if</b> (!<a class="local col4 ref" href="#64Reg" title='Reg' data-ref="64Reg">Reg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="319">319</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="66DefInstr" title='DefInstr' data-type='llvm::MachineInstr *' data-ref="66DefInstr">DefInstr</dfn> = <a class="local col5 ref" href="#65MRI" title='MRI' data-ref="65MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col4 ref" href="#64Reg" title='Reg' data-ref="64Reg">Reg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="322">322</th><td>  <b>if</b> (!<a class="local col6 ref" href="#66DefInstr" title='DefInstr' data-ref="66DefInstr">DefInstr</a>)</td></tr>
<tr><th id="323">323</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="67DefMO" title='DefMO' data-type='llvm::MachineOperand &amp;' data-ref="67DefMO">DefMO</dfn> : <a class="local col6 ref" href="#66DefInstr" title='DefInstr' data-ref="66DefInstr">DefInstr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZN4llvm12MachineInstr4defsEv">defs</a>()) {</td></tr>
<tr><th id="326">326</th><td>    <b>if</b> (<a class="local col7 ref" href="#67DefMO" title='DefMO' data-ref="67DefMO">DefMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col7 ref" href="#67DefMO" title='DefMO' data-ref="67DefMO">DefMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col4 ref" href="#64Reg" title='Reg' data-ref="64Reg">Reg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="327">327</th><td>      <b>return</b> &amp;<a class="local col7 ref" href="#67DefMO" title='DefMO' data-ref="67DefMO">DefMO</a>;</td></tr>
<tr><th id="328">328</th><td>  }</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <i>// Ignore implicit defs.</i></td></tr>
<tr><th id="331">331</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="332">332</th><td>}</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <a class="tu type" href="#(anonymousnamespace)::SDWASrcOperand" title='(anonymous namespace)::SDWASrcOperand' data-ref="(anonymousnamespace)::SDWASrcOperand">SDWASrcOperand</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114SDWASrcOperand10getSrcModsEPKN4llvm11SIInstrInfoEPKNS1_14MachineOperandE" title='(anonymous namespace)::SDWASrcOperand::getSrcMods' data-type='uint64_t (anonymous namespace)::SDWASrcOperand::getSrcMods(const llvm::SIInstrInfo * TII, const llvm::MachineOperand * SrcOp) const' data-ref="_ZNK12_GLOBAL__N_114SDWASrcOperand10getSrcModsEPKN4llvm11SIInstrInfoEPKNS1_14MachineOperandE">getSrcMods</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col8 decl" id="68TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="68TII">TII</dfn>,</td></tr>
<tr><th id="335">335</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="69SrcOp" title='SrcOp' data-type='const llvm::MachineOperand *' data-ref="69SrcOp">SrcOp</dfn>) <em>const</em> {</td></tr>
<tr><th id="336">336</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="70Mods" title='Mods' data-type='uint64_t' data-ref="70Mods">Mods</dfn> = <var>0</var>;</td></tr>
<tr><th id="337">337</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col1 decl" id="71MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="71MI">MI</dfn> = <a class="local col9 ref" href="#69SrcOp" title='SrcOp' data-ref="69SrcOp">SrcOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="338">338</th><td>  <b>if</b> (TII-&gt;getNamedOperand(*MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0) == SrcOp) {</td></tr>
<tr><th id="339">339</th><td>    <b>if</b> (<em>auto</em> *<dfn class="local col2 decl" id="72Mod" title='Mod' data-type='auto *' data-ref="72Mod">Mod</dfn> = TII-&gt;getNamedOperand(*MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0_modifiers)) {</td></tr>
<tr><th id="340">340</th><td>      Mods = Mod-&gt;getImm();</td></tr>
<tr><th id="341">341</th><td>    }</td></tr>
<tr><th id="342">342</th><td>  } <b>else</b> <b>if</b> (TII-&gt;getNamedOperand(*MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1) == SrcOp) {</td></tr>
<tr><th id="343">343</th><td>    <b>if</b> (<em>auto</em> *<dfn class="local col3 decl" id="73Mod" title='Mod' data-type='auto *' data-ref="73Mod">Mod</dfn> = TII-&gt;getNamedOperand(*MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1_modifiers)) {</td></tr>
<tr><th id="344">344</th><td>      Mods = Mod-&gt;getImm();</td></tr>
<tr><th id="345">345</th><td>    }</td></tr>
<tr><th id="346">346</th><td>  }</td></tr>
<tr><th id="347">347</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SDWASrcOperand::Abs" title='(anonymous namespace)::SDWASrcOperand::Abs' data-use='r' data-ref="(anonymousnamespace)::SDWASrcOperand::Abs">Abs</a> || <a class="tu member" href="#(anonymousnamespace)::SDWASrcOperand::Neg" title='(anonymous namespace)::SDWASrcOperand::Neg' data-use='r' data-ref="(anonymousnamespace)::SDWASrcOperand::Neg">Neg</a>) {</td></tr>
<tr><th id="348">348</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Sext &amp;&amp; &quot;Float and integer src modifiers can&apos;t be set simulteniously&quot;) ? void (0) : __assert_fail (&quot;!Sext &amp;&amp; \&quot;Float and integer src modifiers can&apos;t be set simulteniously\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 349, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="tu member" href="#(anonymousnamespace)::SDWASrcOperand::Sext" title='(anonymous namespace)::SDWASrcOperand::Sext' data-use='r' data-ref="(anonymousnamespace)::SDWASrcOperand::Sext">Sext</a> &amp;&amp;</td></tr>
<tr><th id="349">349</th><td>           <q>"Float and integer src modifiers can't be set simulteniously"</q>);</td></tr>
<tr><th id="350">350</th><td>    <a class="local col0 ref" href="#70Mods" title='Mods' data-ref="70Mods">Mods</a> |= <a class="tu member" href="#(anonymousnamespace)::SDWASrcOperand::Abs" title='(anonymous namespace)::SDWASrcOperand::Abs' data-use='r' data-ref="(anonymousnamespace)::SDWASrcOperand::Abs">Abs</a> ? <span class="namespace">SISrcMods::</span><a class="enum" href="SIDefines.h.html#llvm::SISrcMods::ABS" title='llvm::SISrcMods::ABS' data-ref="llvm::SISrcMods::ABS">ABS</a> : <var>0u</var>;</td></tr>
<tr><th id="351">351</th><td>    <a class="local col0 ref" href="#70Mods" title='Mods' data-ref="70Mods">Mods</a> ^= <a class="tu member" href="#(anonymousnamespace)::SDWASrcOperand::Neg" title='(anonymous namespace)::SDWASrcOperand::Neg' data-use='r' data-ref="(anonymousnamespace)::SDWASrcOperand::Neg">Neg</a> ? <span class="namespace">SISrcMods::</span><a class="enum" href="SIDefines.h.html#llvm::SISrcMods::NEG" title='llvm::SISrcMods::NEG' data-ref="llvm::SISrcMods::NEG">NEG</a> : <var>0u</var>;</td></tr>
<tr><th id="352">352</th><td>  } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SDWASrcOperand::Sext" title='(anonymous namespace)::SDWASrcOperand::Sext' data-use='r' data-ref="(anonymousnamespace)::SDWASrcOperand::Sext">Sext</a>) {</td></tr>
<tr><th id="353">353</th><td>    <a class="local col0 ref" href="#70Mods" title='Mods' data-ref="70Mods">Mods</a> |= <span class="namespace">SISrcMods::</span><a class="enum" href="SIDefines.h.html#llvm::SISrcMods::SEXT" title='llvm::SISrcMods::SEXT' data-ref="llvm::SISrcMods::SEXT">SEXT</a>;</td></tr>
<tr><th id="354">354</th><td>  }</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>  <b>return</b> <a class="local col0 ref" href="#70Mods" title='Mods' data-ref="70Mods">Mods</a>;</td></tr>
<tr><th id="357">357</th><td>}</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::SDWASrcOperand" title='(anonymous namespace)::SDWASrcOperand' data-ref="(anonymousnamespace)::SDWASrcOperand">SDWASrcOperand</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_114SDWASrcOperand18potentialToConvertEPKN4llvm11SIInstrInfoE" title='(anonymous namespace)::SDWASrcOperand::potentialToConvert' data-type='llvm::MachineInstr * (anonymous namespace)::SDWASrcOperand::potentialToConvert(const llvm::SIInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_114SDWASrcOperand18potentialToConvertEPKN4llvm11SIInstrInfoE">potentialToConvert</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col4 decl" id="74TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="74TII">TII</dfn>) {</td></tr>
<tr><th id="360">360</th><td>  <i>// For SDWA src operand potential instruction is one that use register</i></td></tr>
<tr><th id="361">361</th><td><i>  // defined by parent instruction</i></td></tr>
<tr><th id="362">362</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="75PotentialMO" title='PotentialMO' data-type='llvm::MachineOperand *' data-ref="75PotentialMO">PotentialMO</dfn> = <a class="tu ref" href="#_ZL16findSingleRegUsePKN4llvm14MachineOperandEPKNS_19MachineRegisterInfoE" title='findSingleRegUse' data-use='c' data-ref="_ZL16findSingleRegUsePKN4llvm14MachineOperandEPKNS_19MachineRegisterInfoE">findSingleRegUse</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_111SDWAOperand18getReplacedOperandEv" title='(anonymous namespace)::SDWAOperand::getReplacedOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand18getReplacedOperandEv">getReplacedOperand</a>(), <a class="tu member" href="#_ZNK12_GLOBAL__N_111SDWAOperand6getMRIEv" title='(anonymous namespace)::SDWAOperand::getMRI' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand6getMRIEv">getMRI</a>());</td></tr>
<tr><th id="363">363</th><td>  <b>if</b> (!<a class="local col5 ref" href="#75PotentialMO" title='PotentialMO' data-ref="75PotentialMO">PotentialMO</a>)</td></tr>
<tr><th id="364">364</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <b>return</b> <a class="local col5 ref" href="#75PotentialMO" title='PotentialMO' data-ref="75PotentialMO">PotentialMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="367">367</th><td>}</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SDWASrcOperand" title='(anonymous namespace)::SDWASrcOperand' data-ref="(anonymousnamespace)::SDWASrcOperand">SDWASrcOperand</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_114SDWASrcOperand13convertToSDWAERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE" title='(anonymous namespace)::SDWASrcOperand::convertToSDWA' data-type='bool (anonymous namespace)::SDWASrcOperand::convertToSDWA(llvm::MachineInstr &amp; MI, const llvm::SIInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_114SDWASrcOperand13convertToSDWAERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE">convertToSDWA</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="76MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="76MI">MI</dfn>, <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col7 decl" id="77TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="77TII">TII</dfn>) {</td></tr>
<tr><th id="370">370</th><td>  <i>// Find operand in instruction that matches source operand and replace it with</i></td></tr>
<tr><th id="371">371</th><td><i>  // target operand. Set corresponding src_sel</i></td></tr>
<tr><th id="372">372</th><td>  <em>bool</em> <dfn class="local col8 decl" id="78IsPreserveSrc" title='IsPreserveSrc' data-type='bool' data-ref="78IsPreserveSrc">IsPreserveSrc</dfn> = <b>false</b>;</td></tr>
<tr><th id="373">373</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="79Src" title='Src' data-type='llvm::MachineOperand *' data-ref="79Src">Src</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="374">374</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="80SrcSel" title='SrcSel' data-type='llvm::MachineOperand *' data-ref="80SrcSel">SrcSel</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0_sel);</td></tr>
<tr><th id="375">375</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="81SrcMods" title='SrcMods' data-type='llvm::MachineOperand *' data-ref="81SrcMods">SrcMods</dfn> =</td></tr>
<tr><th id="376">376</th><td>      TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0_modifiers);</td></tr>
<tr><th id="377">377</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Src &amp;&amp; (Src-&gt;isReg() || Src-&gt;isImm())) ? void (0) : __assert_fail (&quot;Src &amp;&amp; (Src-&gt;isReg() || Src-&gt;isImm())&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 377, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#79Src" title='Src' data-ref="79Src">Src</a> &amp;&amp; (<a class="local col9 ref" href="#79Src" title='Src' data-ref="79Src">Src</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col9 ref" href="#79Src" title='Src' data-ref="79Src">Src</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()));</td></tr>
<tr><th id="378">378</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL9isSameRegRKN4llvm14MachineOperandES2_" title='isSameReg' data-use='c' data-ref="_ZL9isSameRegRKN4llvm14MachineOperandES2_">isSameReg</a>(*<a class="local col9 ref" href="#79Src" title='Src' data-ref="79Src">Src</a>, *<a class="tu member" href="#_ZNK12_GLOBAL__N_111SDWAOperand18getReplacedOperandEv" title='(anonymous namespace)::SDWAOperand::getReplacedOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand18getReplacedOperandEv">getReplacedOperand</a>())) {</td></tr>
<tr><th id="379">379</th><td>    <i>// If this is not src0 then it could be src1</i></td></tr>
<tr><th id="380">380</th><td>    Src = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="381">381</th><td>    SrcSel = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1_sel);</td></tr>
<tr><th id="382">382</th><td>    SrcMods = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1_modifiers);</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>    <b>if</b> (!<a class="local col9 ref" href="#79Src" title='Src' data-ref="79Src">Src</a> ||</td></tr>
<tr><th id="385">385</th><td>        !<a class="tu ref" href="#_ZL9isSameRegRKN4llvm14MachineOperandES2_" title='isSameReg' data-use='c' data-ref="_ZL9isSameRegRKN4llvm14MachineOperandES2_">isSameReg</a>(*<a class="local col9 ref" href="#79Src" title='Src' data-ref="79Src">Src</a>, *<a class="tu member" href="#_ZNK12_GLOBAL__N_111SDWAOperand18getReplacedOperandEv" title='(anonymous namespace)::SDWAOperand::getReplacedOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand18getReplacedOperandEv">getReplacedOperand</a>())) {</td></tr>
<tr><th id="386">386</th><td>      <i>// It's possible this Src is a tied operand for</i></td></tr>
<tr><th id="387">387</th><td><i>      // UNUSED_PRESERVE, in which case we can either</i></td></tr>
<tr><th id="388">388</th><td><i>      // abandon the peephole attempt, or if legal we can</i></td></tr>
<tr><th id="389">389</th><td><i>      // copy the target operand into the tied slot</i></td></tr>
<tr><th id="390">390</th><td><i>      // if the preserve operation will effectively cause the same</i></td></tr>
<tr><th id="391">391</th><td><i>      // result by overwriting the rest of the dst.</i></td></tr>
<tr><th id="392">392</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="82Dst" title='Dst' data-type='llvm::MachineOperand *' data-ref="82Dst">Dst</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst);</td></tr>
<tr><th id="393">393</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="83DstUnused" title='DstUnused' data-type='llvm::MachineOperand *' data-ref="83DstUnused">DstUnused</dfn> =</td></tr>
<tr><th id="394">394</th><td>        TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dst_unused);</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>      <b>if</b> (<a class="local col2 ref" href="#82Dst" title='Dst' data-ref="82Dst">Dst</a> &amp;&amp;</td></tr>
<tr><th id="397">397</th><td>          <a class="local col3 ref" href="#83DstUnused" title='DstUnused' data-ref="83DstUnused">DstUnused</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">AMDGPU::SDWA::</span><a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::DstUnused" title='llvm::AMDGPU::SDWA::DstUnused' data-ref="llvm::AMDGPU::SDWA::DstUnused">DstUnused</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::DstUnused::UNUSED_PRESERVE" title='llvm::AMDGPU::SDWA::DstUnused::UNUSED_PRESERVE' data-ref="llvm::AMDGPU::SDWA::DstUnused::UNUSED_PRESERVE">UNUSED_PRESERVE</a>) {</td></tr>
<tr><th id="398">398</th><td>        <i>// This will work if the tied src is acessing WORD_0, and the dst is</i></td></tr>
<tr><th id="399">399</th><td><i>        // writing WORD_1. Modifiers don't matter because all the bits that</i></td></tr>
<tr><th id="400">400</th><td><i>        // would be impacted are being overwritten by the dst.</i></td></tr>
<tr><th id="401">401</th><td><i>        // Any other case will not work.</i></td></tr>
<tr><th id="402">402</th><td>        <a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel" title='llvm::AMDGPU::SDWA::SdwaSel' data-ref="llvm::AMDGPU::SDWA::SdwaSel">SdwaSel</a> <dfn class="local col4 decl" id="84DstSel" title='DstSel' data-type='llvm::AMDGPU::SDWA::SdwaSel' data-ref="84DstSel">DstSel</dfn> = <b>static_cast</b>&lt;SdwaSel&gt;(</td></tr>
<tr><th id="403">403</th><td>            TII-&gt;getNamedImmOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dst_sel));</td></tr>
<tr><th id="404">404</th><td>        <b>if</b> (<a class="local col4 ref" href="#84DstSel" title='DstSel' data-ref="84DstSel">DstSel</a> == <span class="namespace">AMDGPU::SDWA::</span><a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel" title='llvm::AMDGPU::SDWA::SdwaSel' data-ref="llvm::AMDGPU::SDWA::SdwaSel">SdwaSel</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel::WORD_1" title='llvm::AMDGPU::SDWA::SdwaSel::WORD_1' data-ref="llvm::AMDGPU::SDWA::SdwaSel::WORD_1">WORD_1</a> &amp;&amp;</td></tr>
<tr><th id="405">405</th><td>            <a class="tu member" href="#_ZNK12_GLOBAL__N_114SDWASrcOperand9getSrcSelEv" title='(anonymous namespace)::SDWASrcOperand::getSrcSel' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SDWASrcOperand9getSrcSelEv">getSrcSel</a>() == <span class="namespace">AMDGPU::SDWA::</span><a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel" title='llvm::AMDGPU::SDWA::SdwaSel' data-ref="llvm::AMDGPU::SDWA::SdwaSel">SdwaSel</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel::WORD_0" title='llvm::AMDGPU::SDWA::SdwaSel::WORD_0' data-ref="llvm::AMDGPU::SDWA::SdwaSel::WORD_0">WORD_0</a>) {</td></tr>
<tr><th id="406">406</th><td>          <a class="local col8 ref" href="#78IsPreserveSrc" title='IsPreserveSrc' data-ref="78IsPreserveSrc">IsPreserveSrc</a> = <b>true</b>;</td></tr>
<tr><th id="407">407</th><td>          <em>auto</em> <dfn class="local col5 decl" id="85DstIdx" title='DstIdx' data-type='auto' data-ref="85DstIdx">DstIdx</dfn> = AMDGPU::getNamedOperandIdx(MI.getOpcode(),</td></tr>
<tr><th id="408">408</th><td>                                                   AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst);</td></tr>
<tr><th id="409">409</th><td>          <em>auto</em> <dfn class="local col6 decl" id="86TiedIdx" title='TiedIdx' data-type='auto' data-ref="86TiedIdx">TiedIdx</dfn> = MI.findTiedOperandIdx(DstIdx);</td></tr>
<tr><th id="410">410</th><td>          Src = &amp;MI.getOperand(TiedIdx);</td></tr>
<tr><th id="411">411</th><td>          <a class="local col0 ref" href="#80SrcSel" title='SrcSel' data-ref="80SrcSel">SrcSel</a> = <b>nullptr</b>;</td></tr>
<tr><th id="412">412</th><td>          <a class="local col1 ref" href="#81SrcMods" title='SrcMods' data-ref="81SrcMods">SrcMods</a> = <b>nullptr</b>;</td></tr>
<tr><th id="413">413</th><td>        } <b>else</b> {</td></tr>
<tr><th id="414">414</th><td>          <i>// Not legal to convert this src</i></td></tr>
<tr><th id="415">415</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="416">416</th><td>        }</td></tr>
<tr><th id="417">417</th><td>      }</td></tr>
<tr><th id="418">418</th><td>    }</td></tr>
<tr><th id="419">419</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Src &amp;&amp; Src-&gt;isReg()) ? void (0) : __assert_fail (&quot;Src &amp;&amp; Src-&gt;isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 419, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#79Src" title='Src' data-ref="79Src">Src</a> &amp;&amp; <a class="local col9 ref" href="#79Src" title='Src' data-ref="79Src">Src</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>    <b>if</b> ((MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F16_sdwa&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F16_sdwa</span> ||</td></tr>
<tr><th id="422">422</th><td>         MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F32_sdwa&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F32_sdwa</span> ||</td></tr>
<tr><th id="423">423</th><td>         MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_MAC_F16_sdwa&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F16_sdwa</span> ||</td></tr>
<tr><th id="424">424</th><td>         MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_MAC_F32_sdwa&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F32_sdwa</span>) &amp;&amp;</td></tr>
<tr><th id="425">425</th><td>         !isSameReg(*Src, *getReplacedOperand())) {</td></tr>
<tr><th id="426">426</th><td>      <i>// In case of v_mac_f16/32_sdwa this pass can try to apply src operand to</i></td></tr>
<tr><th id="427">427</th><td><i>      // src2. This is not allowed.</i></td></tr>
<tr><th id="428">428</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="429">429</th><td>    }</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isSameReg(*Src, *getReplacedOperand()) &amp;&amp; (IsPreserveSrc || (SrcSel &amp;&amp; SrcMods))) ? void (0) : __assert_fail (&quot;isSameReg(*Src, *getReplacedOperand()) &amp;&amp; (IsPreserveSrc || (SrcSel &amp;&amp; SrcMods))&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 432, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZL9isSameRegRKN4llvm14MachineOperandES2_" title='isSameReg' data-use='c' data-ref="_ZL9isSameRegRKN4llvm14MachineOperandES2_">isSameReg</a>(*<a class="local col9 ref" href="#79Src" title='Src' data-ref="79Src">Src</a>, *<a class="tu member" href="#_ZNK12_GLOBAL__N_111SDWAOperand18getReplacedOperandEv" title='(anonymous namespace)::SDWAOperand::getReplacedOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand18getReplacedOperandEv">getReplacedOperand</a>()) &amp;&amp;</td></tr>
<tr><th id="432">432</th><td>           (<a class="local col8 ref" href="#78IsPreserveSrc" title='IsPreserveSrc' data-ref="78IsPreserveSrc">IsPreserveSrc</a> || (<a class="local col0 ref" href="#80SrcSel" title='SrcSel' data-ref="80SrcSel">SrcSel</a> &amp;&amp; <a class="local col1 ref" href="#81SrcMods" title='SrcMods' data-ref="81SrcMods">SrcMods</a>)));</td></tr>
<tr><th id="433">433</th><td>  }</td></tr>
<tr><th id="434">434</th><td>  <a class="tu ref" href="#_ZL14copyRegOperandRN4llvm14MachineOperandERKS0_" title='copyRegOperand' data-use='c' data-ref="_ZL14copyRegOperandRN4llvm14MachineOperandERKS0_">copyRegOperand</a>(<span class='refarg'>*<a class="local col9 ref" href="#79Src" title='Src' data-ref="79Src">Src</a></span>, *<a class="tu member" href="#_ZNK12_GLOBAL__N_111SDWAOperand16getTargetOperandEv" title='(anonymous namespace)::SDWAOperand::getTargetOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand16getTargetOperandEv">getTargetOperand</a>());</td></tr>
<tr><th id="435">435</th><td>  <b>if</b> (!<a class="local col8 ref" href="#78IsPreserveSrc" title='IsPreserveSrc' data-ref="78IsPreserveSrc">IsPreserveSrc</a>) {</td></tr>
<tr><th id="436">436</th><td>    <a class="local col0 ref" href="#80SrcSel" title='SrcSel' data-ref="80SrcSel">SrcSel</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_114SDWASrcOperand9getSrcSelEv" title='(anonymous namespace)::SDWASrcOperand::getSrcSel' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SDWASrcOperand9getSrcSelEv">getSrcSel</a>());</td></tr>
<tr><th id="437">437</th><td>    <a class="local col1 ref" href="#81SrcMods" title='SrcMods' data-ref="81SrcMods">SrcMods</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_114SDWASrcOperand10getSrcModsEPKN4llvm11SIInstrInfoEPKNS1_14MachineOperandE" title='(anonymous namespace)::SDWASrcOperand::getSrcMods' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SDWASrcOperand10getSrcModsEPKN4llvm11SIInstrInfoEPKNS1_14MachineOperandE">getSrcMods</a>(<a class="local col7 ref" href="#77TII" title='TII' data-ref="77TII">TII</a>, <a class="local col9 ref" href="#79Src" title='Src' data-ref="79Src">Src</a>));</td></tr>
<tr><th id="438">438</th><td>  }</td></tr>
<tr><th id="439">439</th><td>  <a class="tu member" href="#_ZNK12_GLOBAL__N_111SDWAOperand16getTargetOperandEv" title='(anonymous namespace)::SDWAOperand::getTargetOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand16getTargetOperandEv">getTargetOperand</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="440">440</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="441">441</th><td>}</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::SDWADstOperand" title='(anonymous namespace)::SDWADstOperand' data-ref="(anonymousnamespace)::SDWADstOperand">SDWADstOperand</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_114SDWADstOperand18potentialToConvertEPKN4llvm11SIInstrInfoE" title='(anonymous namespace)::SDWADstOperand::potentialToConvert' data-type='llvm::MachineInstr * (anonymous namespace)::SDWADstOperand::potentialToConvert(const llvm::SIInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_114SDWADstOperand18potentialToConvertEPKN4llvm11SIInstrInfoE">potentialToConvert</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col7 decl" id="87TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="87TII">TII</dfn>) {</td></tr>
<tr><th id="444">444</th><td>  <i>// For SDWA dst operand potential instruction is one that defines register</i></td></tr>
<tr><th id="445">445</th><td><i>  // that this operand uses</i></td></tr>
<tr><th id="446">446</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col8 decl" id="88MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="88MRI">MRI</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_111SDWAOperand6getMRIEv" title='(anonymous namespace)::SDWAOperand::getMRI' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="447">447</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="89ParentMI" title='ParentMI' data-type='llvm::MachineInstr *' data-ref="89ParentMI">ParentMI</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_111SDWAOperand13getParentInstEv" title='(anonymous namespace)::SDWAOperand::getParentInst' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand13getParentInstEv">getParentInst</a>();</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="90PotentialMO" title='PotentialMO' data-type='llvm::MachineOperand *' data-ref="90PotentialMO">PotentialMO</dfn> = <a class="tu ref" href="#_ZL16findSingleRegDefPKN4llvm14MachineOperandEPKNS_19MachineRegisterInfoE" title='findSingleRegDef' data-use='c' data-ref="_ZL16findSingleRegDefPKN4llvm14MachineOperandEPKNS_19MachineRegisterInfoE">findSingleRegDef</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_111SDWAOperand18getReplacedOperandEv" title='(anonymous namespace)::SDWAOperand::getReplacedOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand18getReplacedOperandEv">getReplacedOperand</a>(), <a class="local col8 ref" href="#88MRI" title='MRI' data-ref="88MRI">MRI</a>);</td></tr>
<tr><th id="450">450</th><td>  <b>if</b> (!<a class="local col0 ref" href="#90PotentialMO" title='PotentialMO' data-ref="90PotentialMO">PotentialMO</a>)</td></tr>
<tr><th id="451">451</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td>  <i>// Check that ParentMI is the only instruction that uses replaced register</i></td></tr>
<tr><th id="454">454</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="91UseInst" title='UseInst' data-type='llvm::MachineInstr &amp;' data-ref="91UseInst">UseInst</dfn> : <a class="local col8 ref" href="#88MRI" title='MRI' data-ref="88MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj">use_nodbg_instructions</a>(<a class="local col0 ref" href="#90PotentialMO" title='PotentialMO' data-ref="90PotentialMO">PotentialMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="455">455</th><td>    <b>if</b> (&amp;<a class="local col1 ref" href="#91UseInst" title='UseInst' data-ref="91UseInst">UseInst</a> != <a class="local col9 ref" href="#89ParentMI" title='ParentMI' data-ref="89ParentMI">ParentMI</a>)</td></tr>
<tr><th id="456">456</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="457">457</th><td>  }</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <b>return</b> <a class="local col0 ref" href="#90PotentialMO" title='PotentialMO' data-ref="90PotentialMO">PotentialMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="460">460</th><td>}</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SDWADstOperand" title='(anonymous namespace)::SDWADstOperand' data-ref="(anonymousnamespace)::SDWADstOperand">SDWADstOperand</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_114SDWADstOperand13convertToSDWAERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE" title='(anonymous namespace)::SDWADstOperand::convertToSDWA' data-type='bool (anonymous namespace)::SDWADstOperand::convertToSDWA(llvm::MachineInstr &amp; MI, const llvm::SIInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_114SDWADstOperand13convertToSDWAERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE">convertToSDWA</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="92MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="92MI">MI</dfn>, <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col3 decl" id="93TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="93TII">TII</dfn>) {</td></tr>
<tr><th id="463">463</th><td>  <i>// Replace vdst operand in MI with target operand. Set dst_sel and dst_unused</i></td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>  <b>if</b> ((MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F16_sdwa&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F16_sdwa</span> ||</td></tr>
<tr><th id="466">466</th><td>       MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F32_sdwa&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F32_sdwa</span> ||</td></tr>
<tr><th id="467">467</th><td>       MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_MAC_F16_sdwa&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F16_sdwa</span> ||</td></tr>
<tr><th id="468">468</th><td>       MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_MAC_F32_sdwa&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F32_sdwa</span>) &amp;&amp;</td></tr>
<tr><th id="469">469</th><td>      getDstSel() != AMDGPU::SDWA::DWORD) {</td></tr>
<tr><th id="470">470</th><td>    <i>// v_mac_f16/32_sdwa allow dst_sel to be equal only to DWORD</i></td></tr>
<tr><th id="471">471</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="472">472</th><td>  }</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="94Operand" title='Operand' data-type='llvm::MachineOperand *' data-ref="94Operand">Operand</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst);</td></tr>
<tr><th id="475">475</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Operand &amp;&amp; Operand-&gt;isReg() &amp;&amp; isSameReg(*Operand, *getReplacedOperand())) ? void (0) : __assert_fail (&quot;Operand &amp;&amp; Operand-&gt;isReg() &amp;&amp; isSameReg(*Operand, *getReplacedOperand())&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 477, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#94Operand" title='Operand' data-ref="94Operand">Operand</a> &amp;&amp;</td></tr>
<tr><th id="476">476</th><td>         <a class="local col4 ref" href="#94Operand" title='Operand' data-ref="94Operand">Operand</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="477">477</th><td>         <a class="tu ref" href="#_ZL9isSameRegRKN4llvm14MachineOperandES2_" title='isSameReg' data-use='c' data-ref="_ZL9isSameRegRKN4llvm14MachineOperandES2_">isSameReg</a>(*<a class="local col4 ref" href="#94Operand" title='Operand' data-ref="94Operand">Operand</a>, *<a class="tu member" href="#_ZNK12_GLOBAL__N_111SDWAOperand18getReplacedOperandEv" title='(anonymous namespace)::SDWAOperand::getReplacedOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand18getReplacedOperandEv">getReplacedOperand</a>()));</td></tr>
<tr><th id="478">478</th><td>  <a class="tu ref" href="#_ZL14copyRegOperandRN4llvm14MachineOperandERKS0_" title='copyRegOperand' data-use='c' data-ref="_ZL14copyRegOperandRN4llvm14MachineOperandERKS0_">copyRegOperand</a>(<span class='refarg'>*<a class="local col4 ref" href="#94Operand" title='Operand' data-ref="94Operand">Operand</a></span>, *<a class="tu member" href="#_ZNK12_GLOBAL__N_111SDWAOperand16getTargetOperandEv" title='(anonymous namespace)::SDWAOperand::getTargetOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand16getTargetOperandEv">getTargetOperand</a>());</td></tr>
<tr><th id="479">479</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="95DstSel" title='DstSel' data-type='llvm::MachineOperand *' data-ref="95DstSel">DstSel</dfn>= TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dst_sel);</td></tr>
<tr><th id="480">480</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstSel) ? void (0) : __assert_fail (&quot;DstSel&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 480, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#95DstSel" title='DstSel' data-ref="95DstSel">DstSel</a>);</td></tr>
<tr><th id="481">481</th><td>  <a class="local col5 ref" href="#95DstSel" title='DstSel' data-ref="95DstSel">DstSel</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_114SDWADstOperand9getDstSelEv" title='(anonymous namespace)::SDWADstOperand::getDstSel' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SDWADstOperand9getDstSelEv">getDstSel</a>());</td></tr>
<tr><th id="482">482</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="96DstUnused" title='DstUnused' data-type='llvm::MachineOperand *' data-ref="96DstUnused">DstUnused</dfn>= TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dst_unused);</td></tr>
<tr><th id="483">483</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstUnused) ? void (0) : __assert_fail (&quot;DstUnused&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 483, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#96DstUnused" title='DstUnused' data-ref="96DstUnused">DstUnused</a>);</td></tr>
<tr><th id="484">484</th><td>  <a class="local col6 ref" href="#96DstUnused" title='DstUnused' data-ref="96DstUnused">DstUnused</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_114SDWADstOperand12getDstUnusedEv" title='(anonymous namespace)::SDWADstOperand::getDstUnused' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SDWADstOperand12getDstUnusedEv">getDstUnused</a>());</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>  <i>// Remove original instruction  because it would conflict with our new</i></td></tr>
<tr><th id="487">487</th><td><i>  // instruction by register definition</i></td></tr>
<tr><th id="488">488</th><td>  <a class="tu member" href="#_ZNK12_GLOBAL__N_111SDWAOperand13getParentInstEv" title='(anonymous namespace)::SDWAOperand::getParentInst' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand13getParentInstEv">getParentInst</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="489">489</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="490">490</th><td>}</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SDWADstPreserveOperand" title='(anonymous namespace)::SDWADstPreserveOperand' data-ref="(anonymousnamespace)::SDWADstPreserveOperand">SDWADstPreserveOperand</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_122SDWADstPreserveOperand13convertToSDWAERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE" title='(anonymous namespace)::SDWADstPreserveOperand::convertToSDWA' data-type='bool (anonymous namespace)::SDWADstPreserveOperand::convertToSDWA(llvm::MachineInstr &amp; MI, const llvm::SIInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_122SDWADstPreserveOperand13convertToSDWAERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE">convertToSDWA</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="97MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="97MI">MI</dfn>,</td></tr>
<tr><th id="493">493</th><td>                                           <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col8 decl" id="98TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="98TII">TII</dfn>) {</td></tr>
<tr><th id="494">494</th><td>  <i>// MI should be moved right before v_or_b32.</i></td></tr>
<tr><th id="495">495</th><td><i>  // For this we should clear all kill flags on uses of MI src-operands or else</i></td></tr>
<tr><th id="496">496</th><td><i>  // we can encounter problem with use of killed operand.</i></td></tr>
<tr><th id="497">497</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="99MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="99MO">MO</dfn> : <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZN4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="498">498</th><td>    <b>if</b> (!<a class="local col9 ref" href="#99MO" title='MO' data-ref="99MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="499">499</th><td>      <b>continue</b>;</td></tr>
<tr><th id="500">500</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_111SDWAOperand6getMRIEv" title='(anonymous namespace)::SDWAOperand::getMRI' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col9 ref" href="#99MO" title='MO' data-ref="99MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="501">501</th><td>  }</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>  <i>// Move MI before v_or_b32</i></td></tr>
<tr><th id="504">504</th><td>  <em>auto</em> <dfn class="local col0 decl" id="100MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="100MBB">MBB</dfn> = <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="505">505</th><td>  <a class="local col0 ref" href="#100MBB" title='MBB' data-ref="100MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6removeEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::remove' data-ref="_ZN4llvm17MachineBasicBlock6removeEPNS_12MachineInstrE">remove</a>(&amp;<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>);</td></tr>
<tr><th id="506">506</th><td>  <a class="local col0 ref" href="#100MBB" title='MBB' data-ref="100MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="tu member" href="#_ZNK12_GLOBAL__N_111SDWAOperand13getParentInstEv" title='(anonymous namespace)::SDWAOperand::getParentInst' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand13getParentInstEv">getParentInst</a>(), &amp;<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>);</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>  <i>// Add Implicit use of preserved register</i></td></tr>
<tr><th id="509">509</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="101MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="101MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col0 ref" href="#100MBB" title='MBB' data-ref="100MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>);</td></tr>
<tr><th id="510">510</th><td>  <a class="local col1 ref" href="#101MIB" title='MIB' data-ref="101MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_122SDWADstPreserveOperand19getPreservedOperandEv" title='(anonymous namespace)::SDWADstPreserveOperand::getPreservedOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_122SDWADstPreserveOperand19getPreservedOperandEv">getPreservedOperand</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="511">511</th><td>             <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitKill" title='llvm::RegState::ImplicitKill' data-ref="llvm::RegState::ImplicitKill">ImplicitKill</a>,</td></tr>
<tr><th id="512">512</th><td>             <a class="tu member" href="#_ZNK12_GLOBAL__N_122SDWADstPreserveOperand19getPreservedOperandEv" title='(anonymous namespace)::SDWADstPreserveOperand::getPreservedOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_122SDWADstPreserveOperand19getPreservedOperandEv">getPreservedOperand</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>  <i>// Tie dst to implicit use</i></td></tr>
<tr><th id="515">515</th><td>  MI.tieOperands(AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst),</td></tr>
<tr><th id="516">516</th><td>                 MI.getNumOperands() - <var>1</var>);</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>  <i>// Convert MI as any other SDWADstOperand and remove v_or_b32</i></td></tr>
<tr><th id="519">519</th><td>  <b>return</b> <a class="tu type" href="#(anonymousnamespace)::SDWADstOperand" title='(anonymous namespace)::SDWADstOperand' data-ref="(anonymousnamespace)::SDWADstOperand">SDWADstOperand</a>::<a class="virtual tu member" href="#_ZN12_GLOBAL__N_114SDWADstOperand13convertToSDWAERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE" title='(anonymous namespace)::SDWADstOperand::convertToSDWA' data-use='c' data-ref="_ZN12_GLOBAL__N_114SDWADstOperand13convertToSDWAERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE">convertToSDWA</a>(<span class='refarg'><a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a></span>, <a class="local col8 ref" href="#98TII" title='TII' data-ref="98TII">TII</a>);</td></tr>
<tr><th id="520">520</th><td>}</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>&gt; <a class="tu type" href="#(anonymousnamespace)::SIPeepholeSDWA" title='(anonymous namespace)::SIPeepholeSDWA' data-ref="(anonymousnamespace)::SIPeepholeSDWA">SIPeepholeSDWA</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114SIPeepholeSDWA9foldToImmERKN4llvm14MachineOperandE" title='(anonymous namespace)::SIPeepholeSDWA::foldToImm' data-type='Optional&lt;int64_t&gt; (anonymous namespace)::SIPeepholeSDWA::foldToImm(const llvm::MachineOperand &amp; Op) const' data-ref="_ZNK12_GLOBAL__N_114SIPeepholeSDWA9foldToImmERKN4llvm14MachineOperandE">foldToImm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="102Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="102Op">Op</dfn>) <em>const</em> {</td></tr>
<tr><th id="523">523</th><td>  <b>if</b> (<a class="local col2 ref" href="#102Op" title='Op' data-ref="102Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="524">524</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="local col2 ref" href="#102Op" title='Op' data-ref="102Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="525">525</th><td>  }</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td>  <i>// If this is not immediate then it can be copy of immediate value, e.g.:</i></td></tr>
<tr><th id="528">528</th><td><i>  // %1 = S_MOV_B32 255;</i></td></tr>
<tr><th id="529">529</th><td>  <b>if</b> (<a class="local col2 ref" href="#102Op" title='Op' data-ref="102Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="530">530</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="103Def" title='Def' data-type='const llvm::MachineOperand &amp;' data-ref="103Def">Def</dfn> : <a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::MRI" title='(anonymous namespace)::SIPeepholeSDWA::MRI' data-use='r' data-ref="(anonymousnamespace)::SIPeepholeSDWA::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo12def_operandsEj" title='llvm::MachineRegisterInfo::def_operands' data-ref="_ZNK4llvm19MachineRegisterInfo12def_operandsEj">def_operands</a>(<a class="local col2 ref" href="#102Op" title='Op' data-ref="102Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="531">531</th><td>      <b>if</b> (!<a class="tu ref" href="#_ZL9isSameRegRKN4llvm14MachineOperandES2_" title='isSameReg' data-use='c' data-ref="_ZL9isSameRegRKN4llvm14MachineOperandES2_">isSameReg</a>(<a class="local col2 ref" href="#102Op" title='Op' data-ref="102Op">Op</a>, <a class="local col3 ref" href="#103Def" title='Def' data-ref="103Def">Def</a>))</td></tr>
<tr><th id="532">532</th><td>        <b>continue</b>;</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="104DefInst" title='DefInst' data-type='const llvm::MachineInstr *' data-ref="104DefInst">DefInst</dfn> = <a class="local col3 ref" href="#103Def" title='Def' data-ref="103Def">Def</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="535">535</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::TII" title='(anonymous namespace)::SIPeepholeSDWA::TII' data-use='r' data-ref="(anonymousnamespace)::SIPeepholeSDWA::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo14isFoldableCopyERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFoldableCopy' data-ref="_ZNK4llvm11SIInstrInfo14isFoldableCopyERKNS_12MachineInstrE">isFoldableCopy</a>(*<a class="local col4 ref" href="#104DefInst" title='DefInst' data-ref="104DefInst">DefInst</a>))</td></tr>
<tr><th id="536">536</th><td>        <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="105Copied" title='Copied' data-type='const llvm::MachineOperand &amp;' data-ref="105Copied">Copied</dfn> = <a class="local col4 ref" href="#104DefInst" title='DefInst' data-ref="104DefInst">DefInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="539">539</th><td>      <b>if</b> (!<a class="local col5 ref" href="#105Copied" title='Copied' data-ref="105Copied">Copied</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="540">540</th><td>        <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="local col5 ref" href="#105Copied" title='Copied' data-ref="105Copied">Copied</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="543">543</th><td>    }</td></tr>
<tr><th id="544">544</th><td>  }</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="547">547</th><td>}</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SDWAOperand" title='(anonymous namespace)::SDWAOperand' data-ref="(anonymousnamespace)::SDWAOperand">SDWAOperand</a>&gt;</td></tr>
<tr><th id="550">550</th><td><a class="tu type" href="#(anonymousnamespace)::SIPeepholeSDWA" title='(anonymous namespace)::SIPeepholeSDWA' data-ref="(anonymousnamespace)::SIPeepholeSDWA">SIPeepholeSDWA</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114SIPeepholeSDWA16matchSDWAOperandERN4llvm12MachineInstrE" title='(anonymous namespace)::SIPeepholeSDWA::matchSDWAOperand' data-type='std::unique_ptr&lt;SDWAOperand&gt; (anonymous namespace)::SIPeepholeSDWA::matchSDWAOperand(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_114SIPeepholeSDWA16matchSDWAOperandERN4llvm12MachineInstrE">matchSDWAOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="106MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="106MI">MI</dfn>) {</td></tr>
<tr><th id="551">551</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="107Opcode" title='Opcode' data-type='unsigned int' data-ref="107Opcode">Opcode</dfn> = <a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="552">552</th><td>  <b>switch</b> (<a class="local col7 ref" href="#107Opcode" title='Opcode' data-ref="107Opcode">Opcode</a>) {</td></tr>
<tr><th id="553">553</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHRREV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHRREV_B32_e32</span>:</td></tr>
<tr><th id="554">554</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_ASHRREV_I32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ASHRREV_I32_e32</span>:</td></tr>
<tr><th id="555">555</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHLREV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHLREV_B32_e32</span>:</td></tr>
<tr><th id="556">556</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHRREV_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHRREV_B32_e64</span>:</td></tr>
<tr><th id="557">557</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_ASHRREV_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ASHRREV_I32_e64</span>:</td></tr>
<tr><th id="558">558</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHLREV_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHLREV_B32_e64</span>: {</td></tr>
<tr><th id="559">559</th><td>    <i>// from: v_lshrrev_b32_e32 v1, 16/24, v0</i></td></tr>
<tr><th id="560">560</th><td><i>    // to SDWA src:v0 src_sel:WORD_1/BYTE_3</i></td></tr>
<tr><th id="561">561</th><td><i></i></td></tr>
<tr><th id="562">562</th><td><i>    // from: v_ashrrev_i32_e32 v1, 16/24, v0</i></td></tr>
<tr><th id="563">563</th><td><i>    // to SDWA src:v0 src_sel:WORD_1/BYTE_3 sext:1</i></td></tr>
<tr><th id="564">564</th><td><i></i></td></tr>
<tr><th id="565">565</th><td><i>    // from: v_lshlrev_b32_e32 v1, 16/24, v0</i></td></tr>
<tr><th id="566">566</th><td><i>    // to SDWA dst:v1 dst_sel:WORD_1/BYTE_3 dst_unused:UNUSED_PAD</i></td></tr>
<tr><th id="567">567</th><td>    MachineOperand *Src0 = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="568">568</th><td>    <em>auto</em> Imm = foldToImm(*Src0);</td></tr>
<tr><th id="569">569</th><td>    <b>if</b> (!Imm)</td></tr>
<tr><th id="570">570</th><td>      <b>break</b>;</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>    <b>if</b> (*Imm != <var>16</var> &amp;&amp; *Imm != <var>24</var>)</td></tr>
<tr><th id="573">573</th><td>      <b>break</b>;</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>    MachineOperand *Src1 = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="576">576</th><td>    MachineOperand *Dst = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst);</td></tr>
<tr><th id="577">577</th><td>    <b>if</b> (TRI-&gt;<span class='error' title="no member named &apos;isPhysicalRegister&apos; in &apos;llvm::SIRegisterInfo&apos;">isPhysicalRegister</span>(Src1-&gt;getReg()) ||</td></tr>
<tr><th id="578">578</th><td>        TRI-&gt;<span class='error' title="no member named &apos;isPhysicalRegister&apos; in &apos;llvm::SIRegisterInfo&apos;">isPhysicalRegister</span>(Dst-&gt;getReg()))</td></tr>
<tr><th id="579">579</th><td>      <b>break</b>;</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>    <b>if</b> (Opcode == AMDGPU::<span class='error' title="no member named &apos;V_LSHLREV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHLREV_B32_e32</span> ||</td></tr>
<tr><th id="582">582</th><td>        Opcode == AMDGPU::<span class='error' title="no member named &apos;V_LSHLREV_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHLREV_B32_e64</span>) {</td></tr>
<tr><th id="583">583</th><td>      <b>return</b> make_unique&lt;SDWADstOperand&gt;(</td></tr>
<tr><th id="584">584</th><td>          Dst, Src1, *Imm == <var>16</var> ? WORD_1 : BYTE_3, UNUSED_PAD);</td></tr>
<tr><th id="585">585</th><td>    } <b>else</b> {</td></tr>
<tr><th id="586">586</th><td>      <b>return</b> make_unique&lt;SDWASrcOperand&gt;(</td></tr>
<tr><th id="587">587</th><td>          Src1, Dst, *Imm == <var>16</var> ? WORD_1 : BYTE_3, <b>false</b>, <b>false</b>,</td></tr>
<tr><th id="588">588</th><td>          Opcode != AMDGPU::<span class='error' title="no member named &apos;V_LSHRREV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHRREV_B32_e32</span> &amp;&amp;</td></tr>
<tr><th id="589">589</th><td>          Opcode != AMDGPU::<span class='error' title="no member named &apos;V_LSHRREV_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHRREV_B32_e64</span>);</td></tr>
<tr><th id="590">590</th><td>    }</td></tr>
<tr><th id="591">591</th><td>    <b>break</b>;</td></tr>
<tr><th id="592">592</th><td>  }</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHRREV_B16_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHRREV_B16_e32</span>:</td></tr>
<tr><th id="595">595</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_ASHRREV_I16_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ASHRREV_I16_e32</span>:</td></tr>
<tr><th id="596">596</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHLREV_B16_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHLREV_B16_e32</span>:</td></tr>
<tr><th id="597">597</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHRREV_B16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHRREV_B16_e64</span>:</td></tr>
<tr><th id="598">598</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_ASHRREV_I16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ASHRREV_I16_e64</span>:</td></tr>
<tr><th id="599">599</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHLREV_B16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHLREV_B16_e64</span>: {</td></tr>
<tr><th id="600">600</th><td>    <i>// from: v_lshrrev_b16_e32 v1, 8, v0</i></td></tr>
<tr><th id="601">601</th><td><i>    // to SDWA src:v0 src_sel:BYTE_1</i></td></tr>
<tr><th id="602">602</th><td><i></i></td></tr>
<tr><th id="603">603</th><td><i>    // from: v_ashrrev_i16_e32 v1, 8, v0</i></td></tr>
<tr><th id="604">604</th><td><i>    // to SDWA src:v0 src_sel:BYTE_1 sext:1</i></td></tr>
<tr><th id="605">605</th><td><i></i></td></tr>
<tr><th id="606">606</th><td><i>    // from: v_lshlrev_b16_e32 v1, 8, v0</i></td></tr>
<tr><th id="607">607</th><td><i>    // to SDWA dst:v1 dst_sel:BYTE_1 dst_unused:UNUSED_PAD</i></td></tr>
<tr><th id="608">608</th><td>    MachineOperand *Src0 = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="609">609</th><td>    <em>auto</em> Imm = foldToImm(*Src0);</td></tr>
<tr><th id="610">610</th><td>    <b>if</b> (!Imm || *Imm != <var>8</var>)</td></tr>
<tr><th id="611">611</th><td>      <b>break</b>;</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>    MachineOperand *Src1 = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="614">614</th><td>    MachineOperand *Dst = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst);</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>    <b>if</b> (TRI-&gt;<span class='error' title="no member named &apos;isPhysicalRegister&apos; in &apos;llvm::SIRegisterInfo&apos;">isPhysicalRegister</span>(Src1-&gt;getReg()) ||</td></tr>
<tr><th id="617">617</th><td>        TRI-&gt;<span class='error' title="no member named &apos;isPhysicalRegister&apos; in &apos;llvm::SIRegisterInfo&apos;">isPhysicalRegister</span>(Dst-&gt;getReg()))</td></tr>
<tr><th id="618">618</th><td>      <b>break</b>;</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td>    <b>if</b> (Opcode == AMDGPU::<span class='error' title="no member named &apos;V_LSHLREV_B16_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHLREV_B16_e32</span> ||</td></tr>
<tr><th id="621">621</th><td>        Opcode == AMDGPU::<span class='error' title="no member named &apos;V_LSHLREV_B16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHLREV_B16_e64</span>) {</td></tr>
<tr><th id="622">622</th><td>      <b>return</b> make_unique&lt;SDWADstOperand&gt;(Dst, Src1, BYTE_1, UNUSED_PAD);</td></tr>
<tr><th id="623">623</th><td>    } <b>else</b> {</td></tr>
<tr><th id="624">624</th><td>      <b>return</b> make_unique&lt;SDWASrcOperand&gt;(</td></tr>
<tr><th id="625">625</th><td>            Src1, Dst, BYTE_1, <b>false</b>, <b>false</b>,</td></tr>
<tr><th id="626">626</th><td>            Opcode != AMDGPU::<span class='error' title="no member named &apos;V_LSHRREV_B16_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHRREV_B16_e32</span> &amp;&amp;</td></tr>
<tr><th id="627">627</th><td>            Opcode != AMDGPU::<span class='error' title="no member named &apos;V_LSHRREV_B16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHRREV_B16_e64</span>);</td></tr>
<tr><th id="628">628</th><td>    }</td></tr>
<tr><th id="629">629</th><td>    <b>break</b>;</td></tr>
<tr><th id="630">630</th><td>  }</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_BFE_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_BFE_I32</span>:</td></tr>
<tr><th id="633">633</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_BFE_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_BFE_U32</span>: {</td></tr>
<tr><th id="634">634</th><td>    <i>// e.g.:</i></td></tr>
<tr><th id="635">635</th><td><i>    // from: v_bfe_u32 v1, v0, 8, 8</i></td></tr>
<tr><th id="636">636</th><td><i>    // to SDWA src:v0 src_sel:BYTE_1</i></td></tr>
<tr><th id="637">637</th><td><i></i></td></tr>
<tr><th id="638">638</th><td><i>    // offset | width | src_sel</i></td></tr>
<tr><th id="639">639</th><td><i>    // ------------------------</i></td></tr>
<tr><th id="640">640</th><td><i>    // 0      | 8     | BYTE_0</i></td></tr>
<tr><th id="641">641</th><td><i>    // 0      | 16    | WORD_0</i></td></tr>
<tr><th id="642">642</th><td><i>    // 0      | 32    | DWORD ?</i></td></tr>
<tr><th id="643">643</th><td><i>    // 8      | 8     | BYTE_1</i></td></tr>
<tr><th id="644">644</th><td><i>    // 16     | 8     | BYTE_2</i></td></tr>
<tr><th id="645">645</th><td><i>    // 16     | 16    | WORD_1</i></td></tr>
<tr><th id="646">646</th><td><i>    // 24     | 8     | BYTE_3</i></td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>    MachineOperand *Src1 = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="649">649</th><td>    <em>auto</em> Offset = foldToImm(*Src1);</td></tr>
<tr><th id="650">650</th><td>    <b>if</b> (!Offset)</td></tr>
<tr><th id="651">651</th><td>      <b>break</b>;</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>    MachineOperand *Src2 = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2);</td></tr>
<tr><th id="654">654</th><td>    <em>auto</em> Width = foldToImm(*Src2);</td></tr>
<tr><th id="655">655</th><td>    <b>if</b> (!Width)</td></tr>
<tr><th id="656">656</th><td>      <b>break</b>;</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td>    SdwaSel SrcSel = DWORD;</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>    <b>if</b> (*Offset == <var>0</var> &amp;&amp; *Width == <var>8</var>)</td></tr>
<tr><th id="661">661</th><td>      SrcSel = BYTE_0;</td></tr>
<tr><th id="662">662</th><td>    <b>else</b> <b>if</b> (*Offset == <var>0</var> &amp;&amp; *Width == <var>16</var>)</td></tr>
<tr><th id="663">663</th><td>      SrcSel = WORD_0;</td></tr>
<tr><th id="664">664</th><td>    <b>else</b> <b>if</b> (*Offset == <var>0</var> &amp;&amp; *Width == <var>32</var>)</td></tr>
<tr><th id="665">665</th><td>      SrcSel = DWORD;</td></tr>
<tr><th id="666">666</th><td>    <b>else</b> <b>if</b> (*Offset == <var>8</var> &amp;&amp; *Width == <var>8</var>)</td></tr>
<tr><th id="667">667</th><td>      SrcSel = BYTE_1;</td></tr>
<tr><th id="668">668</th><td>    <b>else</b> <b>if</b> (*Offset == <var>16</var> &amp;&amp; *Width == <var>8</var>)</td></tr>
<tr><th id="669">669</th><td>      SrcSel = BYTE_2;</td></tr>
<tr><th id="670">670</th><td>    <b>else</b> <b>if</b> (*Offset == <var>16</var> &amp;&amp; *Width == <var>16</var>)</td></tr>
<tr><th id="671">671</th><td>      SrcSel = WORD_1;</td></tr>
<tr><th id="672">672</th><td>    <b>else</b> <b>if</b> (*Offset == <var>24</var> &amp;&amp; *Width == <var>8</var>)</td></tr>
<tr><th id="673">673</th><td>      SrcSel = BYTE_3;</td></tr>
<tr><th id="674">674</th><td>    <b>else</b></td></tr>
<tr><th id="675">675</th><td>      <b>break</b>;</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td>    MachineOperand *Src0 = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="678">678</th><td>    MachineOperand *Dst = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst);</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td>    <b>if</b> (TRI-&gt;<span class='error' title="no member named &apos;isPhysicalRegister&apos; in &apos;llvm::SIRegisterInfo&apos;">isPhysicalRegister</span>(Src0-&gt;getReg()) ||</td></tr>
<tr><th id="681">681</th><td>        TRI-&gt;<span class='error' title="no member named &apos;isPhysicalRegister&apos; in &apos;llvm::SIRegisterInfo&apos;">isPhysicalRegister</span>(Dst-&gt;getReg()))</td></tr>
<tr><th id="682">682</th><td>      <b>break</b>;</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td>    <b>return</b> make_unique&lt;SDWASrcOperand&gt;(</td></tr>
<tr><th id="685">685</th><td>          Src0, Dst, SrcSel, <b>false</b>, <b>false</b>, Opcode != AMDGPU::<span class='error' title="no member named &apos;V_BFE_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_BFE_U32</span>);</td></tr>
<tr><th id="686">686</th><td>  }</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_AND_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_AND_B32_e32</span>:</td></tr>
<tr><th id="689">689</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_AND_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_AND_B32_e64</span>: {</td></tr>
<tr><th id="690">690</th><td>    <i>// e.g.:</i></td></tr>
<tr><th id="691">691</th><td><i>    // from: v_and_b32_e32 v1, 0x0000ffff/0x000000ff, v0</i></td></tr>
<tr><th id="692">692</th><td><i>    // to SDWA src:v0 src_sel:WORD_0/BYTE_0</i></td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>    MachineOperand *Src0 = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="695">695</th><td>    MachineOperand *Src1 = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="696">696</th><td>    <em>auto</em> ValSrc = Src1;</td></tr>
<tr><th id="697">697</th><td>    <em>auto</em> Imm = foldToImm(*Src0);</td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td>    <b>if</b> (!Imm) {</td></tr>
<tr><th id="700">700</th><td>      Imm = foldToImm(*Src1);</td></tr>
<tr><th id="701">701</th><td>      ValSrc = Src0;</td></tr>
<tr><th id="702">702</th><td>    }</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>    <b>if</b> (!Imm || (*Imm != <var>0x0000ffff</var> &amp;&amp; *Imm != <var>0x000000ff</var>))</td></tr>
<tr><th id="705">705</th><td>      <b>break</b>;</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td>    MachineOperand *Dst = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst);</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td>    <b>if</b> (TRI-&gt;<span class='error' title="no member named &apos;isPhysicalRegister&apos; in &apos;llvm::SIRegisterInfo&apos;">isPhysicalRegister</span>(ValSrc-&gt;getReg()) ||</td></tr>
<tr><th id="710">710</th><td>        TRI-&gt;<span class='error' title="no member named &apos;isPhysicalRegister&apos; in &apos;llvm::SIRegisterInfo&apos;">isPhysicalRegister</span>(Dst-&gt;getReg()))</td></tr>
<tr><th id="711">711</th><td>      <b>break</b>;</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td>    <b>return</b> make_unique&lt;SDWASrcOperand&gt;(</td></tr>
<tr><th id="714">714</th><td>        ValSrc, Dst, *Imm == <var>0x0000ffff</var> ? WORD_0 : BYTE_0);</td></tr>
<tr><th id="715">715</th><td>  }</td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_OR_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_OR_B32_e32</span>:</td></tr>
<tr><th id="718">718</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_OR_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_OR_B32_e64</span>: {</td></tr>
<tr><th id="719">719</th><td>    <i>// Patterns for dst_unused:UNUSED_PRESERVE.</i></td></tr>
<tr><th id="720">720</th><td><i>    // e.g., from:</i></td></tr>
<tr><th id="721">721</th><td><i>    // v_add_f16_sdwa v0, v1, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD</i></td></tr>
<tr><th id="722">722</th><td><i>    //                           src1_sel:WORD_1 src2_sel:WORD1</i></td></tr>
<tr><th id="723">723</th><td><i>    // v_add_f16_e32 v3, v1, v2</i></td></tr>
<tr><th id="724">724</th><td><i>    // v_or_b32_e32 v4, v0, v3</i></td></tr>
<tr><th id="725">725</th><td><i>    // to SDWA preserve dst:v4 dst_sel:WORD_1 dst_unused:UNUSED_PRESERVE preserve:v3</i></td></tr>
<tr><th id="726">726</th><td><i></i></td></tr>
<tr><th id="727">727</th><td><i>    // Check if one of operands of v_or_b32 is SDWA instruction</i></td></tr>
<tr><th id="728">728</th><td>    <b>using</b> CheckRetType = Optional&lt;std::pair&lt;MachineOperand *, MachineOperand *&gt;&gt;;</td></tr>
<tr><th id="729">729</th><td>    <em>auto</em> CheckOROperandsForSDWA =</td></tr>
<tr><th id="730">730</th><td>      [&amp;](<em>const</em> MachineOperand *Op1, <em>const</em> MachineOperand *Op2) -&gt; CheckRetType {</td></tr>
<tr><th id="731">731</th><td>        <b>if</b> (!Op1 || !Op1-&gt;isReg() || !Op2 || !Op2-&gt;isReg())</td></tr>
<tr><th id="732">732</th><td>          <b>return</b> CheckRetType(None);</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>        MachineOperand *Op1Def = findSingleRegDef(Op1, MRI);</td></tr>
<tr><th id="735">735</th><td>        <b>if</b> (!Op1Def)</td></tr>
<tr><th id="736">736</th><td>          <b>return</b> CheckRetType(None);</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>        MachineInstr *Op1Inst = Op1Def-&gt;getParent();</td></tr>
<tr><th id="739">739</th><td>        <b>if</b> (!TII-&gt;isSDWA(*Op1Inst))</td></tr>
<tr><th id="740">740</th><td>          <b>return</b> CheckRetType(None);</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td>        MachineOperand *Op2Def = findSingleRegDef(Op2, MRI);</td></tr>
<tr><th id="743">743</th><td>        <b>if</b> (!Op2Def)</td></tr>
<tr><th id="744">744</th><td>          <b>return</b> CheckRetType(None);</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td>        <b>return</b> CheckRetType(std::make_pair(Op1Def, Op2Def));</td></tr>
<tr><th id="747">747</th><td>      };</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>    MachineOperand *OrSDWA = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="750">750</th><td>    MachineOperand *OrOther = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="751">751</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OrSDWA &amp;&amp; OrOther) ? void (0) : __assert_fail (&quot;OrSDWA &amp;&amp; OrOther&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 751, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(OrSDWA &amp;&amp; OrOther);</td></tr>
<tr><th id="752">752</th><td>    <em>auto</em> Res = CheckOROperandsForSDWA(OrSDWA, OrOther);</td></tr>
<tr><th id="753">753</th><td>    <b>if</b> (!Res) {</td></tr>
<tr><th id="754">754</th><td>      OrSDWA = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="755">755</th><td>      OrOther = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="756">756</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OrSDWA &amp;&amp; OrOther) ? void (0) : __assert_fail (&quot;OrSDWA &amp;&amp; OrOther&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 756, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(OrSDWA &amp;&amp; OrOther);</td></tr>
<tr><th id="757">757</th><td>      Res = CheckOROperandsForSDWA(OrSDWA, OrOther);</td></tr>
<tr><th id="758">758</th><td>      <b>if</b> (!Res)</td></tr>
<tr><th id="759">759</th><td>        <b>break</b>;</td></tr>
<tr><th id="760">760</th><td>    }</td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td>    MachineOperand *OrSDWADef = Res-&gt;first;</td></tr>
<tr><th id="763">763</th><td>    MachineOperand *OrOtherDef = Res-&gt;second;</td></tr>
<tr><th id="764">764</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OrSDWADef &amp;&amp; OrOtherDef) ? void (0) : __assert_fail (&quot;OrSDWADef &amp;&amp; OrOtherDef&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 764, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(OrSDWADef &amp;&amp; OrOtherDef);</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td>    MachineInstr *SDWAInst = OrSDWADef-&gt;getParent();</td></tr>
<tr><th id="767">767</th><td>    MachineInstr *OtherInst = OrOtherDef-&gt;getParent();</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>    <i>// Check that OtherInstr is actually bitwise compatible with SDWAInst = their</i></td></tr>
<tr><th id="770">770</th><td><i>    // destination patterns don't overlap. Compatible instruction can be either</i></td></tr>
<tr><th id="771">771</th><td><i>    // regular instruction with compatible bitness or SDWA instruction with</i></td></tr>
<tr><th id="772">772</th><td><i>    // correct dst_sel</i></td></tr>
<tr><th id="773">773</th><td><i>    // SDWAInst | OtherInst bitness / OtherInst dst_sel</i></td></tr>
<tr><th id="774">774</th><td><i>    // -----------------------------------------------------</i></td></tr>
<tr><th id="775">775</th><td><i>    // DWORD    | no                    / no</i></td></tr>
<tr><th id="776">776</th><td><i>    // WORD_0   | no                    / BYTE_2/3, WORD_1</i></td></tr>
<tr><th id="777">777</th><td><i>    // WORD_1   | 8/16-bit instructions / BYTE_0/1, WORD_0</i></td></tr>
<tr><th id="778">778</th><td><i>    // BYTE_0   | no                    / BYTE_1/2/3, WORD_1</i></td></tr>
<tr><th id="779">779</th><td><i>    // BYTE_1   | 8-bit                 / BYTE_0/2/3, WORD_1</i></td></tr>
<tr><th id="780">780</th><td><i>    // BYTE_2   | 8/16-bit              / BYTE_0/1/3. WORD_0</i></td></tr>
<tr><th id="781">781</th><td><i>    // BYTE_3   | 8/16/24-bit           / BYTE_0/1/2, WORD_0</i></td></tr>
<tr><th id="782">782</th><td><i>    // E.g. if SDWAInst is v_add_f16_sdwa dst_sel:WORD_1 then v_add_f16 is OK</i></td></tr>
<tr><th id="783">783</th><td><i>    // but v_add_f32 is not.</i></td></tr>
<tr><th id="784">784</th><td><i></i></td></tr>
<tr><th id="785">785</th><td><i>    // TODO: add support for non-SDWA instructions as OtherInst.</i></td></tr>
<tr><th id="786">786</th><td><i>    // For now this only works with SDWA instructions. For regular instructions</i></td></tr>
<tr><th id="787">787</th><td><i>    // there is no way to determine if the instruction writes only 8/16/24-bit</i></td></tr>
<tr><th id="788">788</th><td><i>    // out of full register size and all registers are at min 32-bit wide.</i></td></tr>
<tr><th id="789">789</th><td>    <b>if</b> (!TII-&gt;isSDWA(*OtherInst))</td></tr>
<tr><th id="790">790</th><td>      <b>break</b>;</td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td>    SdwaSel DstSel = <b>static_cast</b>&lt;SdwaSel&gt;(</td></tr>
<tr><th id="793">793</th><td>      TII-&gt;getNamedImmOperand(*SDWAInst, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dst_sel));;</td></tr>
<tr><th id="794">794</th><td>    SdwaSel OtherDstSel = <b>static_cast</b>&lt;SdwaSel&gt;(</td></tr>
<tr><th id="795">795</th><td>      TII-&gt;getNamedImmOperand(*OtherInst, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dst_sel));</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>    <em>bool</em> DstSelAgree = <b>false</b>;</td></tr>
<tr><th id="798">798</th><td>    <b>switch</b> (DstSel) {</td></tr>
<tr><th id="799">799</th><td>    <b>case</b> WORD_0: DstSelAgree = ((OtherDstSel == BYTE_2) ||</td></tr>
<tr><th id="800">800</th><td>                                (OtherDstSel == BYTE_3) ||</td></tr>
<tr><th id="801">801</th><td>                                (OtherDstSel == WORD_1));</td></tr>
<tr><th id="802">802</th><td>      <b>break</b>;</td></tr>
<tr><th id="803">803</th><td>    <b>case</b> WORD_1: DstSelAgree = ((OtherDstSel == BYTE_0) ||</td></tr>
<tr><th id="804">804</th><td>                                (OtherDstSel == BYTE_1) ||</td></tr>
<tr><th id="805">805</th><td>                                (OtherDstSel == WORD_0));</td></tr>
<tr><th id="806">806</th><td>      <b>break</b>;</td></tr>
<tr><th id="807">807</th><td>    <b>case</b> BYTE_0: DstSelAgree = ((OtherDstSel == BYTE_1) ||</td></tr>
<tr><th id="808">808</th><td>                                (OtherDstSel == BYTE_2) ||</td></tr>
<tr><th id="809">809</th><td>                                (OtherDstSel == BYTE_3) ||</td></tr>
<tr><th id="810">810</th><td>                                (OtherDstSel == WORD_1));</td></tr>
<tr><th id="811">811</th><td>      <b>break</b>;</td></tr>
<tr><th id="812">812</th><td>    <b>case</b> BYTE_1: DstSelAgree = ((OtherDstSel == BYTE_0) ||</td></tr>
<tr><th id="813">813</th><td>                                (OtherDstSel == BYTE_2) ||</td></tr>
<tr><th id="814">814</th><td>                                (OtherDstSel == BYTE_3) ||</td></tr>
<tr><th id="815">815</th><td>                                (OtherDstSel == WORD_1));</td></tr>
<tr><th id="816">816</th><td>      <b>break</b>;</td></tr>
<tr><th id="817">817</th><td>    <b>case</b> BYTE_2: DstSelAgree = ((OtherDstSel == BYTE_0) ||</td></tr>
<tr><th id="818">818</th><td>                                (OtherDstSel == BYTE_1) ||</td></tr>
<tr><th id="819">819</th><td>                                (OtherDstSel == BYTE_3) ||</td></tr>
<tr><th id="820">820</th><td>                                (OtherDstSel == WORD_0));</td></tr>
<tr><th id="821">821</th><td>      <b>break</b>;</td></tr>
<tr><th id="822">822</th><td>    <b>case</b> BYTE_3: DstSelAgree = ((OtherDstSel == BYTE_0) ||</td></tr>
<tr><th id="823">823</th><td>                                (OtherDstSel == BYTE_1) ||</td></tr>
<tr><th id="824">824</th><td>                                (OtherDstSel == BYTE_2) ||</td></tr>
<tr><th id="825">825</th><td>                                (OtherDstSel == WORD_0));</td></tr>
<tr><th id="826">826</th><td>      <b>break</b>;</td></tr>
<tr><th id="827">827</th><td>    <b>default</b>: DstSelAgree = <b>false</b>;</td></tr>
<tr><th id="828">828</th><td>    }</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td>    <b>if</b> (!DstSelAgree)</td></tr>
<tr><th id="831">831</th><td>      <b>break</b>;</td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td>    <i>// Also OtherInst dst_unused should be UNUSED_PAD</i></td></tr>
<tr><th id="834">834</th><td>    DstUnused OtherDstUnused = <b>static_cast</b>&lt;DstUnused&gt;(</td></tr>
<tr><th id="835">835</th><td>      TII-&gt;getNamedImmOperand(*OtherInst, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dst_unused));</td></tr>
<tr><th id="836">836</th><td>    <b>if</b> (OtherDstUnused != DstUnused::UNUSED_PAD)</td></tr>
<tr><th id="837">837</th><td>      <b>break</b>;</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td>    <i>// Create DstPreserveOperand</i></td></tr>
<tr><th id="840">840</th><td>    MachineOperand *OrDst = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst);</td></tr>
<tr><th id="841">841</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OrDst &amp;&amp; OrDst-&gt;isReg()) ? void (0) : __assert_fail (&quot;OrDst &amp;&amp; OrDst-&gt;isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 841, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(OrDst &amp;&amp; OrDst-&gt;isReg());</td></tr>
<tr><th id="842">842</th><td></td></tr>
<tr><th id="843">843</th><td>    <b>return</b> make_unique&lt;SDWADstPreserveOperand&gt;(</td></tr>
<tr><th id="844">844</th><td>      OrDst, OrSDWADef, OrOtherDef, DstSel);</td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td>  }</td></tr>
<tr><th id="847">847</th><td>  }</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>  <b>return</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SDWAOperand" title='(anonymous namespace)::SDWAOperand' data-ref="(anonymousnamespace)::SDWAOperand">SDWAOperand</a>&gt;<a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EDn" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-use='c' data-ref="_ZNSt10unique_ptrC1EDn">(</a><b>nullptr</b>);</td></tr>
<tr><th id="850">850</th><td>}</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIPeepholeSDWA" title='(anonymous namespace)::SIPeepholeSDWA' data-ref="(anonymousnamespace)::SIPeepholeSDWA">SIPeepholeSDWA</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114SIPeepholeSDWA17matchSDWAOperandsERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SIPeepholeSDWA::matchSDWAOperands' data-type='void (anonymous namespace)::SIPeepholeSDWA::matchSDWAOperands(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_114SIPeepholeSDWA17matchSDWAOperandsERN4llvm17MachineBasicBlockE">matchSDWAOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="108MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="108MBB">MBB</dfn>) {</td></tr>
<tr><th id="853">853</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="109MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="109MI">MI</dfn> : <a class="local col8 ref" href="#108MBB" title='MBB' data-ref="108MBB">MBB</a>) {</td></tr>
<tr><th id="854">854</th><td>    <b>if</b> (<em>auto</em> <a class="tu ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrcvbEv" title='std::unique_ptr::operator bool' data-use='c' data-ref="_ZNKSt10unique_ptrcvbEv"></a><dfn class="local col0 decl" id="110Operand" title='Operand' data-type='std::unique_ptr&lt;(anonymous namespace)::SDWAOperand, std::default_delete&lt;(anonymous namespace)::SDWAOperand&gt; &gt;' data-ref="110Operand"><a class="local col0 ref" href="#110Operand" title='Operand' data-ref="110Operand">Operand</a></dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_114SIPeepholeSDWA16matchSDWAOperandERN4llvm12MachineInstrE" title='(anonymous namespace)::SIPeepholeSDWA::matchSDWAOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_114SIPeepholeSDWA16matchSDWAOperandERN4llvm12MachineInstrE">matchSDWAOperand</a>(<span class='refarg'><a class="local col9 ref" href="#109MI" title='MI' data-ref="109MI">MI</a></span>)) {</td></tr>
<tr><th id="855">855</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-peephole-sdwa&quot;)) { dbgs() &lt;&lt; &quot;Match: &quot; &lt;&lt; MI &lt;&lt; &quot;To: &quot; &lt;&lt; *Operand &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Match: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col9 ref" href="#109MI" title='MI' data-ref="109MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"To: "</q> <a class="tu ref" href="#_ZlsRN4llvm11raw_ostreamERKN12_GLOBAL__N_111SDWAOperandE" title='operator&lt;&lt;' data-use='c' data-ref="_ZlsRN4llvm11raw_ostreamERKN12_GLOBAL__N_111SDWAOperandE">&lt;&lt;</a> <a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-use='c' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="local col0 ref" href="#110Operand" title='Operand' data-ref="110Operand">Operand</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="856">856</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::SDWAOperands" title='(anonymous namespace)::SIPeepholeSDWA::SDWAOperands' data-use='m' data-ref="(anonymousnamespace)::SIPeepholeSDWA::SDWAOperands">SDWAOperands</a><a class="tu ref" href="../../../../../include/c++/7/bits/unordered_map.h.html#_ZNSt13unordered_mapixEONSt10_HashtableIT_St4pairIKS1_T0_ET3_NSt8__detail10_Select1stET2_T1_NS7_18_Mod_range_hashingENS7_20_Default_ranged_hashENS7_2012426368" title='std::unordered_map::operator[]' data-use='c' data-ref="_ZNSt13unordered_mapixEONSt10_HashtableIT_St4pairIKS1_T0_ET3_NSt8__detail10_Select1stET2_T1_NS7_18_Mod_range_hashingENS7_20_Default_ranged_hashENS7_2012426368">[&amp;<a class="local col9 ref" href="#109MI" title='MI' data-ref="109MI">MI</a>]</a> <a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" title='std::unique_ptr::operator=' data-use='c' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</a> <span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-use='c' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col0 ref" href="#110Operand" title='Operand' data-ref="110Operand">Operand</a></span>);</td></tr>
<tr><th id="857">857</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#58" title='NumSDWAPatternsFound' data-ref="NumSDWAPatternsFound">NumSDWAPatternsFound</a>;</td></tr>
<tr><th id="858">858</th><td>    }</td></tr>
<tr><th id="859">859</th><td>  }</td></tr>
<tr><th id="860">860</th><td>}</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">// Convert the V_ADDC_U32_e64 into V_ADDC_U32_e32, and</i></td></tr>
<tr><th id="863">863</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">// V_ADD_I32_e64 into V_ADD_I32_e32. This allows isConvertibleToSDWA</i></td></tr>
<tr><th id="864">864</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">// to perform its transformation on V_ADD_I32_e32 into V_ADD_I32_sdwa.</i></td></tr>
<tr><th id="865">865</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">//</i></td></tr>
<tr><th id="866">866</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">// We are transforming from a VOP3 into a VOP2 form of the instruction.</i></td></tr>
<tr><th id="867">867</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">//   %19:vgpr_32 = V_AND_B32_e32 255,</i></td></tr>
<tr><th id="868">868</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">//       killed %16:vgpr_32, implicit $exec</i></td></tr>
<tr><th id="869">869</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">//   %47:vgpr_32, %49:sreg_64_xexec = V_ADD_I32_e64</i></td></tr>
<tr><th id="870">870</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">//       %26.sub0:vreg_64, %19:vgpr_32, implicit $exec</i></td></tr>
<tr><th id="871">871</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">//  %48:vgpr_32, dead %50:sreg_64_xexec = V_ADDC_U32_e64</i></td></tr>
<tr><th id="872">872</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">//       %26.sub1:vreg_64, %54:vgpr_32, killed %49:sreg_64_xexec, implicit $exec</i></td></tr>
<tr><th id="873">873</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">//</i></td></tr>
<tr><th id="874">874</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">// becomes</i></td></tr>
<tr><th id="875">875</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">//   %47:vgpr_32 = V_ADD_I32_sdwa</i></td></tr>
<tr><th id="876">876</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">//       0, %26.sub0:vreg_64, 0, killed %16:vgpr_32, 0, 6, 0, 6, 0,</i></td></tr>
<tr><th id="877">877</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">//       implicit-def $vcc, implicit $exec</i></td></tr>
<tr><th id="878">878</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">//  %48:vgpr_32 = V_ADDC_U32_e32</i></td></tr>
<tr><th id="879">879</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">//       0, %26.sub1:vreg_64, implicit-def $vcc, implicit $vcc, implicit $exec</i></td></tr>
<tr><th id="880">880</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIPeepholeSDWA" title='(anonymous namespace)::SIPeepholeSDWA' data-ref="(anonymousnamespace)::SIPeepholeSDWA">SIPeepholeSDWA</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE" title='(anonymous namespace)::SIPeepholeSDWA::pseudoOpConvertToVOP2' data-type='void (anonymous namespace)::SIPeepholeSDWA::pseudoOpConvertToVOP2(llvm::MachineInstr &amp; MI, const llvm::GCNSubtarget &amp; ST) const' data-ref="_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">pseudoOpConvertToVOP2</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="111MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="111MI">MI</dfn>,</td></tr>
<tr><th id="881">881</th><td>                                           <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col2 decl" id="112ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="112ST">ST</dfn>) <em>const</em> {</td></tr>
<tr><th id="882">882</th><td>  <em>int</em> <dfn class="local col3 decl" id="113Opc" title='Opc' data-type='int' data-ref="113Opc">Opc</dfn> = <a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="883">883</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Opc == AMDGPU::V_ADD_I32_e64 || Opc == AMDGPU::V_SUB_I32_e64) &amp;&amp; &quot;Currently only handles V_ADD_I32_e64 or V_SUB_I32_e64&quot;) ? void (0) : __assert_fail (&quot;(Opc == AMDGPU::V_ADD_I32_e64 || Opc == AMDGPU::V_SUB_I32_e64) &amp;&amp; \&quot;Currently only handles V_ADD_I32_e64 or V_SUB_I32_e64\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 884, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((Opc == AMDGPU::<span class='error' title="no member named &apos;V_ADD_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADD_I32_e64</span> || Opc == AMDGPU::<span class='error' title="no member named &apos;V_SUB_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SUB_I32_e64</span>) &amp;&amp;</td></tr>
<tr><th id="884">884</th><td>         <q>"Currently only handles V_ADD_I32_e64 or V_SUB_I32_e64"</q>);</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td>  <i>// Can the candidate MI be shrunk?</i></td></tr>
<tr><th id="887">887</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::TII" title='(anonymous namespace)::SIPeepholeSDWA::TII' data-use='r' data-ref="(anonymousnamespace)::SIPeepholeSDWA::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo9canShrinkERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::canShrink' data-ref="_ZNK4llvm11SIInstrInfo9canShrinkERKNS_12MachineInstrERKNS_19MachineRegisterInfoE">canShrink</a>(<a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI">MI</a>, *<a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::MRI" title='(anonymous namespace)::SIPeepholeSDWA::MRI' data-use='r' data-ref="(anonymousnamespace)::SIPeepholeSDWA::MRI">MRI</a>))</td></tr>
<tr><th id="888">888</th><td>    <b>return</b>;</td></tr>
<tr><th id="889">889</th><td>  <a class="local col3 ref" href="#113Opc" title='Opc' data-ref="113Opc">Opc</a> = <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU9getVOPe32Et" title='llvm::AMDGPU::getVOPe32' data-ref="_ZN4llvm6AMDGPU9getVOPe32Et">getVOPe32</a>(<a class="local col3 ref" href="#113Opc" title='Opc' data-ref="113Opc">Opc</a>);</td></tr>
<tr><th id="890">890</th><td>  <i>// Find the related ADD instruction.</i></td></tr>
<tr><th id="891">891</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="114Sdst" title='Sdst' data-type='const llvm::MachineOperand *' data-ref="114Sdst">Sdst</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sdst);</td></tr>
<tr><th id="892">892</th><td>  <b>if</b> (!<a class="local col4 ref" href="#114Sdst" title='Sdst' data-ref="114Sdst">Sdst</a>)</td></tr>
<tr><th id="893">893</th><td>    <b>return</b>;</td></tr>
<tr><th id="894">894</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="115NextOp" title='NextOp' data-type='llvm::MachineOperand *' data-ref="115NextOp">NextOp</dfn> = <a class="tu ref" href="#_ZL16findSingleRegUsePKN4llvm14MachineOperandEPKNS_19MachineRegisterInfoE" title='findSingleRegUse' data-use='c' data-ref="_ZL16findSingleRegUsePKN4llvm14MachineOperandEPKNS_19MachineRegisterInfoE">findSingleRegUse</a>(<a class="local col4 ref" href="#114Sdst" title='Sdst' data-ref="114Sdst">Sdst</a>, <a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::MRI" title='(anonymous namespace)::SIPeepholeSDWA::MRI' data-use='r' data-ref="(anonymousnamespace)::SIPeepholeSDWA::MRI">MRI</a>);</td></tr>
<tr><th id="895">895</th><td>  <b>if</b> (!<a class="local col5 ref" href="#115NextOp" title='NextOp' data-ref="115NextOp">NextOp</a>)</td></tr>
<tr><th id="896">896</th><td>    <b>return</b>;</td></tr>
<tr><th id="897">897</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="116MISucc" title='MISucc' data-type='llvm::MachineInstr &amp;' data-ref="116MISucc">MISucc</dfn> = *<a class="local col5 ref" href="#115NextOp" title='NextOp' data-ref="115NextOp">NextOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="898">898</th><td>  <i>// Can the successor be shrunk?</i></td></tr>
<tr><th id="899">899</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::TII" title='(anonymous namespace)::SIPeepholeSDWA::TII' data-use='r' data-ref="(anonymousnamespace)::SIPeepholeSDWA::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo9canShrinkERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::canShrink' data-ref="_ZNK4llvm11SIInstrInfo9canShrinkERKNS_12MachineInstrERKNS_19MachineRegisterInfoE">canShrink</a>(<a class="local col6 ref" href="#116MISucc" title='MISucc' data-ref="116MISucc">MISucc</a>, *<a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::MRI" title='(anonymous namespace)::SIPeepholeSDWA::MRI' data-use='r' data-ref="(anonymousnamespace)::SIPeepholeSDWA::MRI">MRI</a>))</td></tr>
<tr><th id="900">900</th><td>    <b>return</b>;</td></tr>
<tr><th id="901">901</th><td>  <em>int</em> <dfn class="local col7 decl" id="117SuccOpc" title='SuccOpc' data-type='int' data-ref="117SuccOpc">SuccOpc</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU9getVOPe32Et" title='llvm::AMDGPU::getVOPe32' data-ref="_ZN4llvm6AMDGPU9getVOPe32Et">getVOPe32</a>(<a class="local col6 ref" href="#116MISucc" title='MISucc' data-ref="116MISucc">MISucc</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="902">902</th><td>  <i>// Make sure the carry in/out are subsequently unused.</i></td></tr>
<tr><th id="903">903</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="118CarryIn" title='CarryIn' data-type='llvm::MachineOperand *' data-ref="118CarryIn">CarryIn</dfn> = TII-&gt;getNamedOperand(MISucc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2);</td></tr>
<tr><th id="904">904</th><td>  <b>if</b> (!<a class="local col8 ref" href="#118CarryIn" title='CarryIn' data-ref="118CarryIn">CarryIn</a>)</td></tr>
<tr><th id="905">905</th><td>    <b>return</b>;</td></tr>
<tr><th id="906">906</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="119CarryOut" title='CarryOut' data-type='llvm::MachineOperand *' data-ref="119CarryOut">CarryOut</dfn> = TII-&gt;getNamedOperand(MISucc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sdst);</td></tr>
<tr><th id="907">907</th><td>  <b>if</b> (!<a class="local col9 ref" href="#119CarryOut" title='CarryOut' data-ref="119CarryOut">CarryOut</a>)</td></tr>
<tr><th id="908">908</th><td>    <b>return</b>;</td></tr>
<tr><th id="909">909</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::MRI" title='(anonymous namespace)::SIPeepholeSDWA::MRI' data-use='r' data-ref="(anonymousnamespace)::SIPeepholeSDWA::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseEj" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseEj">hasOneUse</a>(<a class="local col8 ref" href="#118CarryIn" title='CarryIn' data-ref="118CarryIn">CarryIn</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) || !<a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::MRI" title='(anonymous namespace)::SIPeepholeSDWA::MRI' data-use='r' data-ref="(anonymousnamespace)::SIPeepholeSDWA::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_emptyEj" title='llvm::MachineRegisterInfo::use_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9use_emptyEj">use_empty</a>(<a class="local col9 ref" href="#119CarryOut" title='CarryOut' data-ref="119CarryOut">CarryOut</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="910">910</th><td>    <b>return</b>;</td></tr>
<tr><th id="911">911</th><td>  <i>// Make sure VCC or its subregs are dead before MI.</i></td></tr>
<tr><th id="912">912</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="120MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="120MBB">MBB</dfn> = *<a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="913">913</th><td>  <em>auto</em> <dfn class="local col1 decl" id="121Liveness" title='Liveness' data-type='auto' data-ref="121Liveness">Liveness</dfn> = MBB.computeRegisterLiveness(TRI, AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>, MI, <var>25</var>);</td></tr>
<tr><th id="914">914</th><td>  <b>if</b> (Liveness != MachineBasicBlock::LQR_Dead)</td></tr>
<tr><th id="915">915</th><td>    <b>return</b>;</td></tr>
<tr><th id="916">916</th><td>  <i>// Check if VCC is referenced in range of (MI,MISucc].</i></td></tr>
<tr><th id="917">917</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="122I" title='I' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="122I">I</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()), <dfn class="local col3 decl" id="123E" title='E' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="123E">E</dfn> = <a class="local col6 ref" href="#116MISucc" title='MISucc' data-ref="116MISucc">MISucc</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="918">918</th><td>       <a class="local col2 ref" href="#122I" title='I' data-ref="122I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col3 ref" href="#123E" title='E' data-ref="123E">E</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col2 ref" href="#122I" title='I' data-ref="122I">I</a>) {</td></tr>
<tr><th id="919">919</th><td>    <b>if</b> (I-&gt;modifiesRegister(AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>, TRI))</td></tr>
<tr><th id="920">920</th><td>      <b>return</b>;</td></tr>
<tr><th id="921">921</th><td>  }</td></tr>
<tr><th id="922">922</th><td>  <i>// Make the two new e32 instruction variants.</i></td></tr>
<tr><th id="923">923</th><td><i>  // Replace MI with V_{SUB|ADD}_I32_e32</i></td></tr>
<tr><th id="924">924</th><td>  <em>auto</em> <dfn class="local col4 decl" id="124NewMI" title='NewMI' data-type='auto' data-ref="124NewMI">NewMI</dfn> = BuildMI(MBB, MI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Opc));</td></tr>
<tr><th id="925">925</th><td>  NewMI.add(*TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst));</td></tr>
<tr><th id="926">926</th><td>  NewMI.add(*TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0));</td></tr>
<tr><th id="927">927</th><td>  NewMI.add(*TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1));</td></tr>
<tr><th id="928">928</th><td>  <a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="929">929</th><td>  <i>// Replace MISucc with V_{SUBB|ADDC}_U32_e32</i></td></tr>
<tr><th id="930">930</th><td>  <em>auto</em> <dfn class="local col5 decl" id="125NewInst" title='NewInst' data-type='auto' data-ref="125NewInst">NewInst</dfn> = BuildMI(MBB, MISucc, MISucc.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(SuccOpc));</td></tr>
<tr><th id="931">931</th><td>  NewInst.add(*TII-&gt;getNamedOperand(MISucc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst));</td></tr>
<tr><th id="932">932</th><td>  NewInst.add(*TII-&gt;getNamedOperand(MISucc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0));</td></tr>
<tr><th id="933">933</th><td>  NewInst.add(*TII-&gt;getNamedOperand(MISucc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1));</td></tr>
<tr><th id="934">934</th><td>  <a class="local col6 ref" href="#116MISucc" title='MISucc' data-ref="116MISucc">MISucc</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="935">935</th><td>}</td></tr>
<tr><th id="936">936</th><td></td></tr>
<tr><th id="937">937</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIPeepholeSDWA" title='(anonymous namespace)::SIPeepholeSDWA' data-ref="(anonymousnamespace)::SIPeepholeSDWA">SIPeepholeSDWA</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114SIPeepholeSDWA19isConvertibleToSDWAERN4llvm12MachineInstrERKNS1_12GCNSubtargetE" title='(anonymous namespace)::SIPeepholeSDWA::isConvertibleToSDWA' data-type='bool (anonymous namespace)::SIPeepholeSDWA::isConvertibleToSDWA(llvm::MachineInstr &amp; MI, const llvm::GCNSubtarget &amp; ST) const' data-ref="_ZNK12_GLOBAL__N_114SIPeepholeSDWA19isConvertibleToSDWAERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">isConvertibleToSDWA</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="126MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="126MI">MI</dfn>,</td></tr>
<tr><th id="938">938</th><td>                                         <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col7 decl" id="127ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="127ST">ST</dfn>) <em>const</em> {</td></tr>
<tr><th id="939">939</th><td>  <i>// Check if this is already an SDWA instruction</i></td></tr>
<tr><th id="940">940</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="128Opc" title='Opc' data-type='unsigned int' data-ref="128Opc">Opc</dfn> = <a class="local col6 ref" href="#126MI" title='MI' data-ref="126MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="941">941</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::TII" title='(anonymous namespace)::SIPeepholeSDWA::TII' data-use='r' data-ref="(anonymousnamespace)::SIPeepholeSDWA::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo6isSDWAEt" title='llvm::SIInstrInfo::isSDWA' data-ref="_ZNK4llvm11SIInstrInfo6isSDWAEt">isSDWA</a>(<a class="local col8 ref" href="#128Opc" title='Opc' data-ref="128Opc">Opc</a>))</td></tr>
<tr><th id="942">942</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td>  <i>// Check if this instruction has opcode that supports SDWA</i></td></tr>
<tr><th id="945">945</th><td>  <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU9getSDWAOpEt" title='llvm::AMDGPU::getSDWAOp' data-ref="_ZN4llvm6AMDGPU9getSDWAOpEt">getSDWAOp</a>(<a class="local col8 ref" href="#128Opc" title='Opc' data-ref="128Opc">Opc</a>) == -<var>1</var>)</td></tr>
<tr><th id="946">946</th><td>    <a class="local col8 ref" href="#128Opc" title='Opc' data-ref="128Opc">Opc</a> = <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU9getVOPe32Et" title='llvm::AMDGPU::getVOPe32' data-ref="_ZN4llvm6AMDGPU9getVOPe32Et">getVOPe32</a>(<a class="local col8 ref" href="#128Opc" title='Opc' data-ref="128Opc">Opc</a>);</td></tr>
<tr><th id="947">947</th><td></td></tr>
<tr><th id="948">948</th><td>  <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU9getSDWAOpEt" title='llvm::AMDGPU::getSDWAOp' data-ref="_ZN4llvm6AMDGPU9getSDWAOpEt">getSDWAOp</a>(<a class="local col8 ref" href="#128Opc" title='Opc' data-ref="128Opc">Opc</a>) == -<var>1</var>)</td></tr>
<tr><th id="949">949</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td>  <b>if</b> (!ST.hasSDWAOmod() &amp;&amp; TII-&gt;hasModifiersSet(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::omod))</td></tr>
<tr><th id="952">952</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="953">953</th><td></td></tr>
<tr><th id="954">954</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::TII" title='(anonymous namespace)::SIPeepholeSDWA::TII' data-use='r' data-ref="(anonymousnamespace)::SIPeepholeSDWA::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo6isVOPCEt" title='llvm::SIInstrInfo::isVOPC' data-ref="_ZNK4llvm11SIInstrInfo6isVOPCEt">isVOPC</a>(<a class="local col8 ref" href="#128Opc" title='Opc' data-ref="128Opc">Opc</a>)) {</td></tr>
<tr><th id="955">955</th><td>    <b>if</b> (!<a class="local col7 ref" href="#127ST" title='ST' data-ref="127ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget11hasSDWASdstEv" title='llvm::GCNSubtarget::hasSDWASdst' data-ref="_ZNK4llvm12GCNSubtarget11hasSDWASdstEv">hasSDWASdst</a>()) {</td></tr>
<tr><th id="956">956</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="129SDst" title='SDst' data-type='const llvm::MachineOperand *' data-ref="129SDst">SDst</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sdst);</td></tr>
<tr><th id="957">957</th><td>      <b>if</b> (SDst &amp;&amp; SDst-&gt;getReg() != AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>)</td></tr>
<tr><th id="958">958</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="959">959</th><td>    }</td></tr>
<tr><th id="960">960</th><td></td></tr>
<tr><th id="961">961</th><td>    <b>if</b> (!ST.hasSDWAOutModsVOPC() &amp;&amp;</td></tr>
<tr><th id="962">962</th><td>        (TII-&gt;hasModifiersSet(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::clamp) ||</td></tr>
<tr><th id="963">963</th><td>         TII-&gt;hasModifiersSet(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::omod)))</td></tr>
<tr><th id="964">964</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td>  } <b>else</b> <b>if</b> (TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sdst) ||</td></tr>
<tr><th id="967">967</th><td>             !TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst)) {</td></tr>
<tr><th id="968">968</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="969">969</th><td>  }</td></tr>
<tr><th id="970">970</th><td></td></tr>
<tr><th id="971">971</th><td>  <b>if</b> (!ST.hasSDWAMac() &amp;&amp; (Opc == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F16_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F16_e32</span> ||</td></tr>
<tr><th id="972">972</th><td>                           Opc == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F32_e32</span> ||</td></tr>
<tr><th id="973">973</th><td>                           Opc == AMDGPU::<span class='error' title="no member named &apos;V_MAC_F16_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F16_e32</span> ||</td></tr>
<tr><th id="974">974</th><td>                           Opc == AMDGPU::<span class='error' title="no member named &apos;V_MAC_F32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F32_e32</span>))</td></tr>
<tr><th id="975">975</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td>  <i>// Check if target supports this SDWA opcode</i></td></tr>
<tr><th id="978">978</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::TII" title='(anonymous namespace)::SIPeepholeSDWA::TII' data-use='r' data-ref="(anonymousnamespace)::SIPeepholeSDWA::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" title='llvm::SIInstrInfo::pseudoToMCOpcode' data-ref="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi">pseudoToMCOpcode</a>(<a class="local col8 ref" href="#128Opc" title='Opc' data-ref="128Opc">Opc</a>) == -<var>1</var>)</td></tr>
<tr><th id="979">979</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td>  <i>// FIXME: has SDWA but require handling of implicit VCC use</i></td></tr>
<tr><th id="982">982</th><td>  <b>if</b> (Opc == AMDGPU::<span class='error' title="no member named &apos;V_CNDMASK_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CNDMASK_B32_e32</span>)</td></tr>
<tr><th id="983">983</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="984">984</th><td></td></tr>
<tr><th id="985">985</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="986">986</th><td>}</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIPeepholeSDWA" title='(anonymous namespace)::SIPeepholeSDWA' data-ref="(anonymousnamespace)::SIPeepholeSDWA">SIPeepholeSDWA</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114SIPeepholeSDWA13convertToSDWAERN4llvm12MachineInstrERKNS1_11SmallVectorIPNS_11SDWAOperandELj4EEE" title='(anonymous namespace)::SIPeepholeSDWA::convertToSDWA' data-type='bool (anonymous namespace)::SIPeepholeSDWA::convertToSDWA(llvm::MachineInstr &amp; MI, const SDWAOperandsVector &amp; SDWAOperands)' data-ref="_ZN12_GLOBAL__N_114SIPeepholeSDWA13convertToSDWAERN4llvm12MachineInstrERKNS1_11SmallVectorIPNS_11SDWAOperandELj4EEE">convertToSDWA</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="130MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="130MI">MI</dfn>,</td></tr>
<tr><th id="989">989</th><td>                                   <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::SIPeepholeSDWA::SDWAOperandsVector" title='(anonymous namespace)::SIPeepholeSDWA::SDWAOperandsVector' data-type='SmallVector&lt;(anonymous namespace)::SDWAOperand *, 4&gt;' data-ref="(anonymousnamespace)::SIPeepholeSDWA::SDWAOperandsVector">SDWAOperandsVector</a> &amp;<dfn class="local col1 decl" id="131SDWAOperands" title='SDWAOperands' data-type='const SDWAOperandsVector &amp;' data-ref="131SDWAOperands">SDWAOperands</dfn>) {</td></tr>
<tr><th id="990">990</th><td></td></tr>
<tr><th id="991">991</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-peephole-sdwa&quot;)) { dbgs() &lt;&lt; &quot;Convert instruction:&quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Convert instruction:"</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col0 ref" href="#130MI" title='MI' data-ref="130MI">MI</a>);</td></tr>
<tr><th id="992">992</th><td></td></tr>
<tr><th id="993">993</th><td>  <i>// Convert to sdwa</i></td></tr>
<tr><th id="994">994</th><td>  <em>int</em> <dfn class="local col2 decl" id="132SDWAOpcode" title='SDWAOpcode' data-type='int' data-ref="132SDWAOpcode">SDWAOpcode</dfn>;</td></tr>
<tr><th id="995">995</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="133Opcode" title='Opcode' data-type='unsigned int' data-ref="133Opcode">Opcode</dfn> = <a class="local col0 ref" href="#130MI" title='MI' data-ref="130MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="996">996</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::TII" title='(anonymous namespace)::SIPeepholeSDWA::TII' data-use='r' data-ref="(anonymousnamespace)::SIPeepholeSDWA::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo6isSDWAEt" title='llvm::SIInstrInfo::isSDWA' data-ref="_ZNK4llvm11SIInstrInfo6isSDWAEt">isSDWA</a>(<a class="local col3 ref" href="#133Opcode" title='Opcode' data-ref="133Opcode">Opcode</a>)) {</td></tr>
<tr><th id="997">997</th><td>    <a class="local col2 ref" href="#132SDWAOpcode" title='SDWAOpcode' data-ref="132SDWAOpcode">SDWAOpcode</a> = <a class="local col3 ref" href="#133Opcode" title='Opcode' data-ref="133Opcode">Opcode</a>;</td></tr>
<tr><th id="998">998</th><td>  } <b>else</b> {</td></tr>
<tr><th id="999">999</th><td>    <a class="local col2 ref" href="#132SDWAOpcode" title='SDWAOpcode' data-ref="132SDWAOpcode">SDWAOpcode</a> = <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU9getSDWAOpEt" title='llvm::AMDGPU::getSDWAOp' data-ref="_ZN4llvm6AMDGPU9getSDWAOpEt">getSDWAOp</a>(<a class="local col3 ref" href="#133Opcode" title='Opcode' data-ref="133Opcode">Opcode</a>);</td></tr>
<tr><th id="1000">1000</th><td>    <b>if</b> (<a class="local col2 ref" href="#132SDWAOpcode" title='SDWAOpcode' data-ref="132SDWAOpcode">SDWAOpcode</a> == -<var>1</var>)</td></tr>
<tr><th id="1001">1001</th><td>      <a class="local col2 ref" href="#132SDWAOpcode" title='SDWAOpcode' data-ref="132SDWAOpcode">SDWAOpcode</a> = <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU9getSDWAOpEt" title='llvm::AMDGPU::getSDWAOp' data-ref="_ZN4llvm6AMDGPU9getSDWAOpEt">getSDWAOp</a>(<span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU9getVOPe32Et" title='llvm::AMDGPU::getVOPe32' data-ref="_ZN4llvm6AMDGPU9getVOPe32Et">getVOPe32</a>(<a class="local col3 ref" href="#133Opcode" title='Opcode' data-ref="133Opcode">Opcode</a>));</td></tr>
<tr><th id="1002">1002</th><td>  }</td></tr>
<tr><th id="1003">1003</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SDWAOpcode != -1) ? void (0) : __assert_fail (&quot;SDWAOpcode != -1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 1003, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#132SDWAOpcode" title='SDWAOpcode' data-ref="132SDWAOpcode">SDWAOpcode</a> != -<var>1</var>);</td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="134SDWADesc" title='SDWADesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="134SDWADesc">SDWADesc</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(SDWAOpcode);</td></tr>
<tr><th id="1006">1006</th><td></td></tr>
<tr><th id="1007">1007</th><td>  <i>// Create SDWA version of instruction MI and initialize its operands</i></td></tr>
<tr><th id="1008">1008</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="135SDWAInst" title='SDWAInst' data-type='llvm::MachineInstrBuilder' data-ref="135SDWAInst">SDWAInst</dfn> =</td></tr>
<tr><th id="1009">1009</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col0 ref" href="#130MI" title='MI' data-ref="130MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col0 ref" href="#130MI" title='MI' data-ref="130MI">MI</a></span>, <a class="local col0 ref" href="#130MI" title='MI' data-ref="130MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col4 ref" href="#134SDWADesc" title='SDWADesc' data-ref="134SDWADesc">SDWADesc</a>);</td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td>  <i>// Copy dst, if it is present in original then should also be present in SDWA</i></td></tr>
<tr><th id="1012">1012</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="136Dst" title='Dst' data-type='llvm::MachineOperand *' data-ref="136Dst">Dst</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst);</td></tr>
<tr><th id="1013">1013</th><td>  <b>if</b> (<a class="local col6 ref" href="#136Dst" title='Dst' data-ref="136Dst">Dst</a>) {</td></tr>
<tr><th id="1014">1014</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::OpName::vdst) != -1) ? void (0) : __assert_fail (&quot;AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::OpName::vdst) != -1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 1014, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst) != -<var>1</var>);</td></tr>
<tr><th id="1015">1015</th><td>    <a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col6 ref" href="#136Dst" title='Dst' data-ref="136Dst">Dst</a>);</td></tr>
<tr><th id="1016">1016</th><td>  } <b>else</b> <b>if</b> ((Dst = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sdst))) {</td></tr>
<tr><th id="1017">1017</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Dst &amp;&amp; AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::OpName::sdst) != -1) ? void (0) : __assert_fail (&quot;Dst &amp;&amp; AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::OpName::sdst) != -1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 1018, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Dst &amp;&amp;</td></tr>
<tr><th id="1018">1018</th><td>           AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sdst) != -<var>1</var>);</td></tr>
<tr><th id="1019">1019</th><td>    <a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col6 ref" href="#136Dst" title='Dst' data-ref="136Dst">Dst</a>);</td></tr>
<tr><th id="1020">1020</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1021">1021</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::OpName::sdst) != -1) ? void (0) : __assert_fail (&quot;AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::OpName::sdst) != -1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 1021, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sdst) != -<var>1</var>);</td></tr>
<tr><th id="1022">1022</th><td>    SDWAInst.addReg(AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>, RegState::Define);</td></tr>
<tr><th id="1023">1023</th><td>  }</td></tr>
<tr><th id="1024">1024</th><td></td></tr>
<tr><th id="1025">1025</th><td>  <i>// Copy src0, initialize src0_modifiers. All sdwa instructions has src0 and</i></td></tr>
<tr><th id="1026">1026</th><td><i>  // src0_modifiers (except for v_nop_sdwa, but it can't get here)</i></td></tr>
<tr><th id="1027">1027</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="137Src0" title='Src0' data-type='llvm::MachineOperand *' data-ref="137Src0">Src0</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="1028">1028</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Src0 &amp;&amp; AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::OpName::src0) != -1 &amp;&amp; AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::OpName::src0_modifiers) != -1) ? void (0) : __assert_fail (&quot;Src0 &amp;&amp; AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::OpName::src0) != -1 &amp;&amp; AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::OpName::src0_modifiers) != -1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 1031, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="1029">1029</th><td>    Src0 &amp;&amp;</td></tr>
<tr><th id="1030">1030</th><td>    AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0) != -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="1031">1031</th><td>    AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0_modifiers) != -<var>1</var>);</td></tr>
<tr><th id="1032">1032</th><td>  <b>if</b> (<em>auto</em> *<dfn class="local col8 decl" id="138Mod" title='Mod' data-type='auto *' data-ref="138Mod">Mod</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0_modifiers))</td></tr>
<tr><th id="1033">1033</th><td>    SDWAInst.addImm(Mod-&gt;getImm());</td></tr>
<tr><th id="1034">1034</th><td>  <b>else</b></td></tr>
<tr><th id="1035">1035</th><td>    <a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="1036">1036</th><td>  <a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col7 ref" href="#137Src0" title='Src0' data-ref="137Src0">Src0</a>);</td></tr>
<tr><th id="1037">1037</th><td></td></tr>
<tr><th id="1038">1038</th><td>  <i>// Copy src1 if present, initialize src1_modifiers.</i></td></tr>
<tr><th id="1039">1039</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="139Src1" title='Src1' data-type='llvm::MachineOperand *' data-ref="139Src1">Src1</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="1040">1040</th><td>  <b>if</b> (<a class="local col9 ref" href="#139Src1" title='Src1' data-ref="139Src1">Src1</a>) {</td></tr>
<tr><th id="1041">1041</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::OpName::src1) != -1 &amp;&amp; AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::OpName::src1_modifiers) != -1) ? void (0) : __assert_fail (&quot;AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::OpName::src1) != -1 &amp;&amp; AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::OpName::src1_modifiers) != -1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 1043, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="1042">1042</th><td>      AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1) != -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="1043">1043</th><td>      AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1_modifiers) != -<var>1</var>);</td></tr>
<tr><th id="1044">1044</th><td>    <b>if</b> (<em>auto</em> *<dfn class="local col0 decl" id="140Mod" title='Mod' data-type='auto *' data-ref="140Mod">Mod</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1_modifiers))</td></tr>
<tr><th id="1045">1045</th><td>      SDWAInst.addImm(Mod-&gt;getImm());</td></tr>
<tr><th id="1046">1046</th><td>    <b>else</b></td></tr>
<tr><th id="1047">1047</th><td>      <a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="1048">1048</th><td>    <a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col9 ref" href="#139Src1" title='Src1' data-ref="139Src1">Src1</a>);</td></tr>
<tr><th id="1049">1049</th><td>  }</td></tr>
<tr><th id="1050">1050</th><td></td></tr>
<tr><th id="1051">1051</th><td>  <b>if</b> (SDWAOpcode == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F16_sdwa&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F16_sdwa</span> ||</td></tr>
<tr><th id="1052">1052</th><td>      SDWAOpcode == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F32_sdwa&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F32_sdwa</span> ||</td></tr>
<tr><th id="1053">1053</th><td>      SDWAOpcode == AMDGPU::<span class='error' title="no member named &apos;V_MAC_F16_sdwa&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F16_sdwa</span> ||</td></tr>
<tr><th id="1054">1054</th><td>      SDWAOpcode == AMDGPU::<span class='error' title="no member named &apos;V_MAC_F32_sdwa&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F32_sdwa</span>) {</td></tr>
<tr><th id="1055">1055</th><td>    <i>// v_mac_f16/32 has additional src2 operand tied to vdst</i></td></tr>
<tr><th id="1056">1056</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="141Src2" title='Src2' data-type='llvm::MachineOperand *' data-ref="141Src2">Src2</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2);</td></tr>
<tr><th id="1057">1057</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Src2) ? void (0) : __assert_fail (&quot;Src2&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 1057, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#141Src2" title='Src2' data-ref="141Src2">Src2</a>);</td></tr>
<tr><th id="1058">1058</th><td>    <a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col1 ref" href="#141Src2" title='Src2' data-ref="141Src2">Src2</a>);</td></tr>
<tr><th id="1059">1059</th><td>  }</td></tr>
<tr><th id="1060">1060</th><td></td></tr>
<tr><th id="1061">1061</th><td>  <i>// Copy clamp if present, initialize otherwise</i></td></tr>
<tr><th id="1062">1062</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::OpName::clamp) != -1) ? void (0) : __assert_fail (&quot;AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::OpName::clamp) != -1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 1062, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::clamp) != -<var>1</var>);</td></tr>
<tr><th id="1063">1063</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="142Clamp" title='Clamp' data-type='llvm::MachineOperand *' data-ref="142Clamp">Clamp</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::clamp);</td></tr>
<tr><th id="1064">1064</th><td>  <b>if</b> (<a class="local col2 ref" href="#142Clamp" title='Clamp' data-ref="142Clamp">Clamp</a>) {</td></tr>
<tr><th id="1065">1065</th><td>    <a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col2 ref" href="#142Clamp" title='Clamp' data-ref="142Clamp">Clamp</a>);</td></tr>
<tr><th id="1066">1066</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1067">1067</th><td>    <a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="1068">1068</th><td>  }</td></tr>
<tr><th id="1069">1069</th><td></td></tr>
<tr><th id="1070">1070</th><td>  <i>// Copy omod if present, initialize otherwise if needed</i></td></tr>
<tr><th id="1071">1071</th><td>  <b>if</b> (AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::omod) != -<var>1</var>) {</td></tr>
<tr><th id="1072">1072</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="143OMod" title='OMod' data-type='llvm::MachineOperand *' data-ref="143OMod">OMod</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::omod);</td></tr>
<tr><th id="1073">1073</th><td>    <b>if</b> (<a class="local col3 ref" href="#143OMod" title='OMod' data-ref="143OMod">OMod</a>) {</td></tr>
<tr><th id="1074">1074</th><td>      <a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col3 ref" href="#143OMod" title='OMod' data-ref="143OMod">OMod</a>);</td></tr>
<tr><th id="1075">1075</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1076">1076</th><td>      <a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="1077">1077</th><td>    }</td></tr>
<tr><th id="1078">1078</th><td>  }</td></tr>
<tr><th id="1079">1079</th><td></td></tr>
<tr><th id="1080">1080</th><td>  <i>// Copy dst_sel if present, initialize otherwise if needed</i></td></tr>
<tr><th id="1081">1081</th><td>  <b>if</b> (AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dst_sel) != -<var>1</var>) {</td></tr>
<tr><th id="1082">1082</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="144DstSel" title='DstSel' data-type='llvm::MachineOperand *' data-ref="144DstSel">DstSel</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dst_sel);</td></tr>
<tr><th id="1083">1083</th><td>    <b>if</b> (<a class="local col4 ref" href="#144DstSel" title='DstSel' data-ref="144DstSel">DstSel</a>) {</td></tr>
<tr><th id="1084">1084</th><td>      <a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col4 ref" href="#144DstSel" title='DstSel' data-ref="144DstSel">DstSel</a>);</td></tr>
<tr><th id="1085">1085</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1086">1086</th><td>      <a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::SDWA::</span><a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel" title='llvm::AMDGPU::SDWA::SdwaSel' data-ref="llvm::AMDGPU::SDWA::SdwaSel">SdwaSel</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel::DWORD" title='llvm::AMDGPU::SDWA::SdwaSel::DWORD' data-ref="llvm::AMDGPU::SDWA::SdwaSel::DWORD">DWORD</a>);</td></tr>
<tr><th id="1087">1087</th><td>    }</td></tr>
<tr><th id="1088">1088</th><td>  }</td></tr>
<tr><th id="1089">1089</th><td></td></tr>
<tr><th id="1090">1090</th><td>  <i>// Copy dst_unused if present, initialize otherwise if needed</i></td></tr>
<tr><th id="1091">1091</th><td>  <b>if</b> (AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dst_unused) != -<var>1</var>) {</td></tr>
<tr><th id="1092">1092</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="145DstUnused" title='DstUnused' data-type='llvm::MachineOperand *' data-ref="145DstUnused">DstUnused</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dst_unused);</td></tr>
<tr><th id="1093">1093</th><td>    <b>if</b> (<a class="local col5 ref" href="#145DstUnused" title='DstUnused' data-ref="145DstUnused">DstUnused</a>) {</td></tr>
<tr><th id="1094">1094</th><td>      <a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col5 ref" href="#145DstUnused" title='DstUnused' data-ref="145DstUnused">DstUnused</a>);</td></tr>
<tr><th id="1095">1095</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1096">1096</th><td>      <a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::SDWA::</span><a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::DstUnused" title='llvm::AMDGPU::SDWA::DstUnused' data-ref="llvm::AMDGPU::SDWA::DstUnused">DstUnused</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::DstUnused::UNUSED_PAD" title='llvm::AMDGPU::SDWA::DstUnused::UNUSED_PAD' data-ref="llvm::AMDGPU::SDWA::DstUnused::UNUSED_PAD">UNUSED_PAD</a>);</td></tr>
<tr><th id="1097">1097</th><td>    }</td></tr>
<tr><th id="1098">1098</th><td>  }</td></tr>
<tr><th id="1099">1099</th><td></td></tr>
<tr><th id="1100">1100</th><td>  <i>// Copy src0_sel if present, initialize otherwise</i></td></tr>
<tr><th id="1101">1101</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::OpName::src0_sel) != -1) ? void (0) : __assert_fail (&quot;AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::OpName::src0_sel) != -1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 1101, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0_sel) != -<var>1</var>);</td></tr>
<tr><th id="1102">1102</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="146Src0Sel" title='Src0Sel' data-type='llvm::MachineOperand *' data-ref="146Src0Sel">Src0Sel</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0_sel);</td></tr>
<tr><th id="1103">1103</th><td>  <b>if</b> (<a class="local col6 ref" href="#146Src0Sel" title='Src0Sel' data-ref="146Src0Sel">Src0Sel</a>) {</td></tr>
<tr><th id="1104">1104</th><td>    <a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col6 ref" href="#146Src0Sel" title='Src0Sel' data-ref="146Src0Sel">Src0Sel</a>);</td></tr>
<tr><th id="1105">1105</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1106">1106</th><td>    <a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::SDWA::</span><a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel" title='llvm::AMDGPU::SDWA::SdwaSel' data-ref="llvm::AMDGPU::SDWA::SdwaSel">SdwaSel</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel::DWORD" title='llvm::AMDGPU::SDWA::SdwaSel::DWORD' data-ref="llvm::AMDGPU::SDWA::SdwaSel::DWORD">DWORD</a>);</td></tr>
<tr><th id="1107">1107</th><td>  }</td></tr>
<tr><th id="1108">1108</th><td></td></tr>
<tr><th id="1109">1109</th><td>  <i>// Copy src1_sel if present, initialize otherwise if needed</i></td></tr>
<tr><th id="1110">1110</th><td>  <b>if</b> (<a class="local col9 ref" href="#139Src1" title='Src1' data-ref="139Src1">Src1</a>) {</td></tr>
<tr><th id="1111">1111</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::OpName::src1_sel) != -1) ? void (0) : __assert_fail (&quot;AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::OpName::src1_sel) != -1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 1111, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1_sel) != -<var>1</var>);</td></tr>
<tr><th id="1112">1112</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="147Src1Sel" title='Src1Sel' data-type='llvm::MachineOperand *' data-ref="147Src1Sel">Src1Sel</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1_sel);</td></tr>
<tr><th id="1113">1113</th><td>    <b>if</b> (<a class="local col7 ref" href="#147Src1Sel" title='Src1Sel' data-ref="147Src1Sel">Src1Sel</a>) {</td></tr>
<tr><th id="1114">1114</th><td>      <a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col7 ref" href="#147Src1Sel" title='Src1Sel' data-ref="147Src1Sel">Src1Sel</a>);</td></tr>
<tr><th id="1115">1115</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1116">1116</th><td>      <a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::SDWA::</span><a class="type" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel" title='llvm::AMDGPU::SDWA::SdwaSel' data-ref="llvm::AMDGPU::SDWA::SdwaSel">SdwaSel</a>::<a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::SdwaSel::DWORD" title='llvm::AMDGPU::SDWA::SdwaSel::DWORD' data-ref="llvm::AMDGPU::SDWA::SdwaSel::DWORD">DWORD</a>);</td></tr>
<tr><th id="1117">1117</th><td>    }</td></tr>
<tr><th id="1118">1118</th><td>  }</td></tr>
<tr><th id="1119">1119</th><td></td></tr>
<tr><th id="1120">1120</th><td>  <i>// Check for a preserved register that needs to be copied.</i></td></tr>
<tr><th id="1121">1121</th><td>  <em>auto</em> <dfn class="local col8 decl" id="148DstUnused" title='DstUnused' data-type='auto' data-ref="148DstUnused">DstUnused</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dst_unused);</td></tr>
<tr><th id="1122">1122</th><td>  <b>if</b> (DstUnused &amp;&amp;</td></tr>
<tr><th id="1123">1123</th><td>      DstUnused-&gt;getImm() == AMDGPU::SDWA::DstUnused::UNUSED_PRESERVE) {</td></tr>
<tr><th id="1124">1124</th><td>    <i>// We expect, if we are here, that the instruction was already in it's SDWA form,</i></td></tr>
<tr><th id="1125">1125</th><td><i>    // with a tied operand.</i></td></tr>
<tr><th id="1126">1126</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Dst &amp;&amp; Dst-&gt;isTied()) ? void (0) : __assert_fail (&quot;Dst &amp;&amp; Dst-&gt;isTied()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 1126, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#136Dst" title='Dst' data-ref="136Dst">Dst</a> &amp;&amp; <a class="local col6 ref" href="#136Dst" title='Dst' data-ref="136Dst">Dst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>());</td></tr>
<tr><th id="1127">1127</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Opcode == static_cast&lt;unsigned int&gt;(SDWAOpcode)) ? void (0) : __assert_fail (&quot;Opcode == static_cast&lt;unsigned int&gt;(SDWAOpcode)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 1127, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#133Opcode" title='Opcode' data-ref="133Opcode">Opcode</a> == <b>static_cast</b>&lt;<em>unsigned</em> <em>int</em>&gt;(<a class="local col2 ref" href="#132SDWAOpcode" title='SDWAOpcode' data-ref="132SDWAOpcode">SDWAOpcode</a>));</td></tr>
<tr><th id="1128">1128</th><td>    <i>// We also expect a vdst, since sdst can't preserve.</i></td></tr>
<tr><th id="1129">1129</th><td>    <em>auto</em> <dfn class="local col9 decl" id="149PreserveDstIdx" title='PreserveDstIdx' data-type='auto' data-ref="149PreserveDstIdx">PreserveDstIdx</dfn> = AMDGPU::getNamedOperandIdx(SDWAOpcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst);</td></tr>
<tr><th id="1130">1130</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PreserveDstIdx != -1) ? void (0) : __assert_fail (&quot;PreserveDstIdx != -1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp&quot;, 1130, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(PreserveDstIdx != -<var>1</var>);</td></tr>
<tr><th id="1131">1131</th><td></td></tr>
<tr><th id="1132">1132</th><td>    <em>auto</em> <dfn class="local col0 decl" id="150TiedIdx" title='TiedIdx' data-type='auto' data-ref="150TiedIdx">TiedIdx</dfn> = MI.findTiedOperandIdx(PreserveDstIdx);</td></tr>
<tr><th id="1133">1133</th><td>    <em>auto</em> <dfn class="local col1 decl" id="151Tied" title='Tied' data-type='auto' data-ref="151Tied">Tied</dfn> = MI.getOperand(TiedIdx);</td></tr>
<tr><th id="1134">1134</th><td></td></tr>
<tr><th id="1135">1135</th><td>    SDWAInst.add(Tied);</td></tr>
<tr><th id="1136">1136</th><td>    SDWAInst-&gt;tieOperands(PreserveDstIdx, SDWAInst-&gt;getNumOperands() - <var>1</var>);</td></tr>
<tr><th id="1137">1137</th><td>  }</td></tr>
<tr><th id="1138">1138</th><td></td></tr>
<tr><th id="1139">1139</th><td>  <i>// Apply all sdwa operand patterns.</i></td></tr>
<tr><th id="1140">1140</th><td>  <em>bool</em> <dfn class="local col2 decl" id="152Converted" title='Converted' data-type='bool' data-ref="152Converted">Converted</dfn> = <b>false</b>;</td></tr>
<tr><th id="1141">1141</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="153Operand" title='Operand' data-type='(anonymous namespace)::SDWAOperand *const &amp;' data-ref="153Operand">Operand</dfn> : <a class="local col1 ref" href="#131SDWAOperands" title='SDWAOperands' data-ref="131SDWAOperands">SDWAOperands</a>) {</td></tr>
<tr><th id="1142">1142</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-peephole-sdwa&quot;)) { dbgs() &lt;&lt; *SDWAInst &lt;&lt; &quot;\nOperand: &quot; &lt;&lt; *Operand; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nOperand: "</q> <a class="tu ref" href="#_ZlsRN4llvm11raw_ostreamERKN12_GLOBAL__N_111SDWAOperandE" title='operator&lt;&lt;' data-use='c' data-ref="_ZlsRN4llvm11raw_ostreamERKN12_GLOBAL__N_111SDWAOperandE">&lt;&lt;</a> *<a class="local col3 ref" href="#153Operand" title='Operand' data-ref="153Operand">Operand</a>);</td></tr>
<tr><th id="1143">1143</th><td>    <i>// There should be no intesection between SDWA operands and potential MIs</i></td></tr>
<tr><th id="1144">1144</th><td><i>    // e.g.:</i></td></tr>
<tr><th id="1145">1145</th><td><i>    // v_and_b32 v0, 0xff, v1 -&gt; src:v1 sel:BYTE_0</i></td></tr>
<tr><th id="1146">1146</th><td><i>    // v_and_b32 v2, 0xff, v0 -&gt; src:v0 sel:BYTE_0</i></td></tr>
<tr><th id="1147">1147</th><td><i>    // v_add_u32 v3, v4, v2</i></td></tr>
<tr><th id="1148">1148</th><td><i>    //</i></td></tr>
<tr><th id="1149">1149</th><td><i>    // In that example it is possible that we would fold 2nd instruction into 3rd</i></td></tr>
<tr><th id="1150">1150</th><td><i>    // (v_add_u32_sdwa) and then try to fold 1st instruction into 2nd (that was</i></td></tr>
<tr><th id="1151">1151</th><td><i>    // already destroyed). So if SDWAOperand is also a potential MI then do not</i></td></tr>
<tr><th id="1152">1152</th><td><i>    // apply it.</i></td></tr>
<tr><th id="1153">1153</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::PotentialMatches" title='(anonymous namespace)::SIPeepholeSDWA::PotentialMatches' data-use='m' data-ref="(anonymousnamespace)::SIPeepholeSDWA::PotentialMatches">PotentialMatches</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/unordered_map.h.html#_ZNKSt13unordered_map5countERKNSt10_HashtableIT_St4pairIKS1_T0_ET3_NSt8__detail10_Select1stET2_T1_NS7_18_Mod_range_hashingENS7_20_Default_ranged_hashE1001767" title='std::unordered_map::count' data-use='c' data-ref="_ZNKSt13unordered_map5countERKNSt10_HashtableIT_St4pairIKS1_T0_ET3_NSt8__detail10_Select1stET2_T1_NS7_18_Mod_range_hashingENS7_20_Default_ranged_hashE1001767">count</a>(<a class="local col3 ref" href="#153Operand" title='Operand' data-ref="153Operand">Operand</a>-&gt;<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SDWAOperand13getParentInstEv" title='(anonymous namespace)::SDWAOperand::getParentInst' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SDWAOperand13getParentInstEv">getParentInst</a>()) == <var>0</var>)</td></tr>
<tr><th id="1154">1154</th><td>      <a class="local col2 ref" href="#152Converted" title='Converted' data-ref="152Converted">Converted</a> |= <a class="local col3 ref" href="#153Operand" title='Operand' data-ref="153Operand">Operand</a>-&gt;<a class="virtual tu ref" href="#_ZN12_GLOBAL__N_111SDWAOperand13convertToSDWAERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE" title='(anonymous namespace)::SDWAOperand::convertToSDWA' data-use='c' data-ref="_ZN12_GLOBAL__N_111SDWAOperand13convertToSDWAERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE">convertToSDWA</a>(<span class='refarg'>*<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a></span>, <a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::TII" title='(anonymous namespace)::SIPeepholeSDWA::TII' data-use='r' data-ref="(anonymousnamespace)::SIPeepholeSDWA::TII">TII</a>);</td></tr>
<tr><th id="1155">1155</th><td>  }</td></tr>
<tr><th id="1156">1156</th><td>  <b>if</b> (<a class="local col2 ref" href="#152Converted" title='Converted' data-ref="152Converted">Converted</a>) {</td></tr>
<tr><th id="1157">1157</th><td>    <a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::ConvertedInstructions" title='(anonymous namespace)::SIPeepholeSDWA::ConvertedInstructions' data-use='m' data-ref="(anonymousnamespace)::SIPeepholeSDWA::ConvertedInstructions">ConvertedInstructions</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a>);</td></tr>
<tr><th id="1158">1158</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1159">1159</th><td>    <a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1160">1160</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1161">1161</th><td>  }</td></tr>
<tr><th id="1162">1162</th><td></td></tr>
<tr><th id="1163">1163</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-peephole-sdwa&quot;)) { dbgs() &lt;&lt; &quot;\nInto:&quot; &lt;&lt; *SDWAInst &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nInto:"</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#135SDWAInst" title='SDWAInst' data-ref="135SDWAInst">SDWAInst</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1164">1164</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#59" title='NumSDWAInstructionsPeepholed' data-ref="NumSDWAInstructionsPeepholed">NumSDWAInstructionsPeepholed</a>;</td></tr>
<tr><th id="1165">1165</th><td></td></tr>
<tr><th id="1166">1166</th><td>  <a class="local col0 ref" href="#130MI" title='MI' data-ref="130MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1167">1167</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1168">1168</th><td>}</td></tr>
<tr><th id="1169">1169</th><td></td></tr>
<tr><th id="1170">1170</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIPeepholeSDWA22legalizeScalarOperandsERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">// If an instruction was converted to SDWA it should not have immediates or SGPR</i></td></tr>
<tr><th id="1171">1171</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIPeepholeSDWA22legalizeScalarOperandsERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">// operands (allowed one SGPR on GFX9). Copy its scalar operands into VGPRs.</i></td></tr>
<tr><th id="1172">1172</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIPeepholeSDWA" title='(anonymous namespace)::SIPeepholeSDWA' data-ref="(anonymousnamespace)::SIPeepholeSDWA">SIPeepholeSDWA</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114SIPeepholeSDWA22legalizeScalarOperandsERN4llvm12MachineInstrERKNS1_12GCNSubtargetE" title='(anonymous namespace)::SIPeepholeSDWA::legalizeScalarOperands' data-type='void (anonymous namespace)::SIPeepholeSDWA::legalizeScalarOperands(llvm::MachineInstr &amp; MI, const llvm::GCNSubtarget &amp; ST) const' data-ref="_ZNK12_GLOBAL__N_114SIPeepholeSDWA22legalizeScalarOperandsERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">legalizeScalarOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="154MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="154MI">MI</dfn>,</td></tr>
<tr><th id="1173">1173</th><td>                                            <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col5 decl" id="155ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="155ST">ST</dfn>) <em>const</em> {</td></tr>
<tr><th id="1174">1174</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="156Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="156Desc">Desc</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(MI.getOpcode());</td></tr>
<tr><th id="1175">1175</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="157ConstantBusCount" title='ConstantBusCount' data-type='unsigned int' data-ref="157ConstantBusCount">ConstantBusCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="1176">1176</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="158Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="158Op">Op</dfn> : <a class="local col4 ref" href="#154MI" title='MI' data-ref="154MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13explicit_usesEv" title='llvm::MachineInstr::explicit_uses' data-ref="_ZN4llvm12MachineInstr13explicit_usesEv">explicit_uses</a>()) {</td></tr>
<tr><th id="1177">1177</th><td>    <b>if</b> (!<a class="local col8 ref" href="#158Op" title='Op' data-ref="158Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; !(<a class="local col8 ref" href="#158Op" title='Op' data-ref="158Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::TRI" title='(anonymous namespace)::SIPeepholeSDWA::TRI' data-use='r' data-ref="(anonymousnamespace)::SIPeepholeSDWA::TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj">isVGPR</a>(*<a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::MRI" title='(anonymous namespace)::SIPeepholeSDWA::MRI' data-use='r' data-ref="(anonymousnamespace)::SIPeepholeSDWA::MRI">MRI</a>, <a class="local col8 ref" href="#158Op" title='Op' data-ref="158Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())))</td></tr>
<tr><th id="1178">1178</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1179">1179</th><td></td></tr>
<tr><th id="1180">1180</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="159I" title='I' data-type='unsigned int' data-ref="159I">I</dfn> = <a class="local col4 ref" href="#154MI" title='MI' data-ref="154MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" title='llvm::MachineInstr::getOperandNo' data-ref="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE">getOperandNo</a>(&amp;<a class="local col8 ref" href="#158Op" title='Op' data-ref="158Op">Op</a>);</td></tr>
<tr><th id="1181">1181</th><td>    <b>if</b> (Desc.OpInfo[I].RegClass == -<var>1</var> ||</td></tr>
<tr><th id="1182">1182</th><td>       !TRI-&gt;hasVGPRs(TRI-&gt;<span class='error' title="no member named &apos;getRegClass&apos; in &apos;llvm::SIRegisterInfo&apos;">getRegClass</span>(Desc.OpInfo[I].RegClass)))</td></tr>
<tr><th id="1183">1183</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1184">1184</th><td></td></tr>
<tr><th id="1185">1185</th><td>    <b>if</b> (<a class="local col5 ref" href="#155ST" title='ST' data-ref="155ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13hasSDWAScalarEv" title='llvm::GCNSubtarget::hasSDWAScalar' data-ref="_ZNK4llvm12GCNSubtarget13hasSDWAScalarEv">hasSDWAScalar</a>() &amp;&amp; <a class="local col7 ref" href="#157ConstantBusCount" title='ConstantBusCount' data-ref="157ConstantBusCount">ConstantBusCount</a> == <var>0</var> &amp;&amp; <a class="local col8 ref" href="#158Op" title='Op' data-ref="158Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="1186">1186</th><td>        <a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::TRI" title='(anonymous namespace)::SIPeepholeSDWA::TRI' data-use='r' data-ref="(anonymousnamespace)::SIPeepholeSDWA::TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoEj">isSGPRReg</a>(*<a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::MRI" title='(anonymous namespace)::SIPeepholeSDWA::MRI' data-use='r' data-ref="(anonymousnamespace)::SIPeepholeSDWA::MRI">MRI</a>, <a class="local col8 ref" href="#158Op" title='Op' data-ref="158Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="1187">1187</th><td>      ++<a class="local col7 ref" href="#157ConstantBusCount" title='ConstantBusCount' data-ref="157ConstantBusCount">ConstantBusCount</a>;</td></tr>
<tr><th id="1188">1188</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1189">1189</th><td>    }</td></tr>
<tr><th id="1190">1190</th><td></td></tr>
<tr><th id="1191">1191</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="160VGPR" title='VGPR' data-type='unsigned int' data-ref="160VGPR">VGPR</dfn> = MRI-&gt;createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="1192">1192</th><td>    <em>auto</em> <dfn class="local col1 decl" id="161Copy" title='Copy' data-type='auto' data-ref="161Copy">Copy</dfn> = BuildMI(*MI.getParent(), MI.getIterator(), MI.getDebugLoc(),</td></tr>
<tr><th id="1193">1193</th><td>                        TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>), VGPR);</td></tr>
<tr><th id="1194">1194</th><td>    <b>if</b> (Op.isImm())</td></tr>
<tr><th id="1195">1195</th><td>      Copy.addImm(Op.getImm());</td></tr>
<tr><th id="1196">1196</th><td>    <b>else</b> <b>if</b> (Op.isReg())</td></tr>
<tr><th id="1197">1197</th><td>      Copy.addReg(Op.getReg(), Op.isKill() ? RegState::Kill : <var>0</var>,</td></tr>
<tr><th id="1198">1198</th><td>                  Op.getSubReg());</td></tr>
<tr><th id="1199">1199</th><td>    <a class="local col8 ref" href="#158Op" title='Op' data-ref="158Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col0 ref" href="#160VGPR" title='VGPR' data-ref="160VGPR">VGPR</a>, <b>false</b>);</td></tr>
<tr><th id="1200">1200</th><td>  }</td></tr>
<tr><th id="1201">1201</th><td>}</td></tr>
<tr><th id="1202">1202</th><td></td></tr>
<tr><th id="1203">1203</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIPeepholeSDWA" title='(anonymous namespace)::SIPeepholeSDWA' data-ref="(anonymousnamespace)::SIPeepholeSDWA">SIPeepholeSDWA</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_114SIPeepholeSDWA20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIPeepholeSDWA::runOnMachineFunction' data-type='bool (anonymous namespace)::SIPeepholeSDWA::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_114SIPeepholeSDWA20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="162MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="162MF">MF</dfn>) {</td></tr>
<tr><th id="1204">1204</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col3 decl" id="163ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="163ST">ST</dfn> = <a class="local col2 ref" href="#162MF" title='MF' data-ref="162MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="1205">1205</th><td></td></tr>
<tr><th id="1206">1206</th><td>  <b>if</b> (!<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.hasSDWA() || skipFunction(MF.getFunction()))</td></tr>
<tr><th id="1207">1207</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1208">1208</th><td></td></tr>
<tr><th id="1209">1209</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::MRI" title='(anonymous namespace)::SIPeepholeSDWA::MRI' data-use='w' data-ref="(anonymousnamespace)::SIPeepholeSDWA::MRI">MRI</a> = &amp;<a class="local col2 ref" href="#162MF" title='MF' data-ref="162MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1210">1210</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::TRI" title='(anonymous namespace)::SIPeepholeSDWA::TRI' data-use='w' data-ref="(anonymousnamespace)::SIPeepholeSDWA::TRI">TRI</a> = <a class="local col3 ref" href="#163ST" title='ST' data-ref="163ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1211">1211</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::TII" title='(anonymous namespace)::SIPeepholeSDWA::TII' data-use='w' data-ref="(anonymousnamespace)::SIPeepholeSDWA::TII">TII</a> = <a class="local col3 ref" href="#163ST" title='ST' data-ref="163ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1212">1212</th><td></td></tr>
<tr><th id="1213">1213</th><td>  <i>// Find all SDWA operands in MF.</i></td></tr>
<tr><th id="1214">1214</th><td>  <em>bool</em> <dfn class="local col4 decl" id="164Ret" title='Ret' data-type='bool' data-ref="164Ret">Ret</dfn> = <b>false</b>;</td></tr>
<tr><th id="1215">1215</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="165MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="165MBB">MBB</dfn> : <a class="local col2 ref" href="#162MF" title='MF' data-ref="162MF">MF</a>) {</td></tr>
<tr><th id="1216">1216</th><td>    <em>bool</em> <dfn class="local col6 decl" id="166Changed" title='Changed' data-type='bool' data-ref="166Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1217">1217</th><td>    <b>do</b> {</td></tr>
<tr><th id="1218">1218</th><td>      <i>// Preprocess the ADD/SUB pairs so they could be SDWA'ed.</i></td></tr>
<tr><th id="1219">1219</th><td><i>      // Look for a possible ADD or SUB that resulted from a previously lowered</i></td></tr>
<tr><th id="1220">1220</th><td><i>      // V_{ADD|SUB}_U64_PSEUDO. The function pseudoOpConvertToVOP2</i></td></tr>
<tr><th id="1221">1221</th><td><i>      // lowers the pair of instructions into e32 form.</i></td></tr>
<tr><th id="1222">1222</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_114SIPeepholeSDWA17matchSDWAOperandsERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SIPeepholeSDWA::matchSDWAOperands' data-use='c' data-ref="_ZN12_GLOBAL__N_114SIPeepholeSDWA17matchSDWAOperandsERN4llvm17MachineBasicBlockE">matchSDWAOperands</a>(<span class='refarg'><a class="local col5 ref" href="#165MBB" title='MBB' data-ref="165MBB">MBB</a></span>);</td></tr>
<tr><th id="1223">1223</th><td>      <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="167OperandPair" title='OperandPair' data-type='const std::pair&lt;llvm::MachineInstr *const, std::unique_ptr&lt;(anonymous namespace)::SDWAOperand, std::default_delete&lt;(anonymous namespace)::SDWAOperand&gt; &gt; &gt; &amp;' data-ref="167OperandPair">OperandPair</dfn> : <a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::SDWAOperands" title='(anonymous namespace)::SIPeepholeSDWA::SDWAOperands' data-ref="(anonymousnamespace)::SIPeepholeSDWA::SDWAOperands">SDWAOperands</a>) {</td></tr>
<tr><th id="1224">1224</th><td>        <em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="168Operand" title='Operand' data-type='const std::unique_ptr&lt;(anonymous namespace)::SDWAOperand, std::default_delete&lt;(anonymous namespace)::SDWAOperand&gt; &gt; &amp;' data-ref="168Operand">Operand</dfn> = <a class="local col7 ref" href="#167OperandPair" title='OperandPair' data-ref="167OperandPair">OperandPair</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *const, std::unique_ptr&lt;(anonymous namespace)::SDWAOperand, std::default_delete&lt;(anonymous namespace)::SDWAOperand&gt; &gt; &gt;::second' data-use='r' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1225">1225</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="169PotentialMI" title='PotentialMI' data-type='llvm::MachineInstr *' data-ref="169PotentialMI">PotentialMI</dfn> = <a class="local col8 ref" href="#168Operand" title='Operand' data-ref="168Operand">Operand</a><a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-use='c' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual tu ref" href="#_ZN12_GLOBAL__N_111SDWAOperand18potentialToConvertEPKN4llvm11SIInstrInfoE" title='(anonymous namespace)::SDWAOperand::potentialToConvert' data-use='c' data-ref="_ZN12_GLOBAL__N_111SDWAOperand18potentialToConvertEPKN4llvm11SIInstrInfoE">potentialToConvert</a>(<a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::TII" title='(anonymous namespace)::SIPeepholeSDWA::TII' data-use='r' data-ref="(anonymousnamespace)::SIPeepholeSDWA::TII">TII</a>);</td></tr>
<tr><th id="1226">1226</th><td>        <b>if</b> (PotentialMI &amp;&amp;</td></tr>
<tr><th id="1227">1227</th><td>           (PotentialMI-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_ADD_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADD_I32_e64</span> ||</td></tr>
<tr><th id="1228">1228</th><td>            PotentialMI-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_SUB_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SUB_I32_e64</span>))</td></tr>
<tr><th id="1229">1229</th><td>          <a class="tu member" href="#_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE" title='(anonymous namespace)::SIPeepholeSDWA::pseudoOpConvertToVOP2' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">pseudoOpConvertToVOP2</a>(<span class='refarg'>*<a class="local col9 ref" href="#169PotentialMI" title='PotentialMI' data-ref="169PotentialMI">PotentialMI</a></span>, <a class="local col3 ref" href="#163ST" title='ST' data-ref="163ST">ST</a>);</td></tr>
<tr><th id="1230">1230</th><td>      }</td></tr>
<tr><th id="1231">1231</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::SDWAOperands" title='(anonymous namespace)::SIPeepholeSDWA::SDWAOperands' data-use='m' data-ref="(anonymousnamespace)::SIPeepholeSDWA::SDWAOperands">SDWAOperands</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/unordered_map.h.html#_ZNSt13unordered_map5clearEv" title='std::unordered_map::clear' data-use='c' data-ref="_ZNSt13unordered_map5clearEv">clear</a>();</td></tr>
<tr><th id="1232">1232</th><td></td></tr>
<tr><th id="1233">1233</th><td>      <i>// Generate potential match list.</i></td></tr>
<tr><th id="1234">1234</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_114SIPeepholeSDWA17matchSDWAOperandsERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SIPeepholeSDWA::matchSDWAOperands' data-use='c' data-ref="_ZN12_GLOBAL__N_114SIPeepholeSDWA17matchSDWAOperandsERN4llvm17MachineBasicBlockE">matchSDWAOperands</a>(<span class='refarg'><a class="local col5 ref" href="#165MBB" title='MBB' data-ref="165MBB">MBB</a></span>);</td></tr>
<tr><th id="1235">1235</th><td></td></tr>
<tr><th id="1236">1236</th><td>      <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="170OperandPair" title='OperandPair' data-type='const std::pair&lt;llvm::MachineInstr *const, std::unique_ptr&lt;(anonymous namespace)::SDWAOperand, std::default_delete&lt;(anonymous namespace)::SDWAOperand&gt; &gt; &gt; &amp;' data-ref="170OperandPair">OperandPair</dfn> : <a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::SDWAOperands" title='(anonymous namespace)::SIPeepholeSDWA::SDWAOperands' data-ref="(anonymousnamespace)::SIPeepholeSDWA::SDWAOperands">SDWAOperands</a>) {</td></tr>
<tr><th id="1237">1237</th><td>        <em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="171Operand" title='Operand' data-type='const std::unique_ptr&lt;(anonymous namespace)::SDWAOperand, std::default_delete&lt;(anonymous namespace)::SDWAOperand&gt; &gt; &amp;' data-ref="171Operand">Operand</dfn> = <a class="local col0 ref" href="#170OperandPair" title='OperandPair' data-ref="170OperandPair">OperandPair</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *const, std::unique_ptr&lt;(anonymous namespace)::SDWAOperand, std::default_delete&lt;(anonymous namespace)::SDWAOperand&gt; &gt; &gt;::second' data-use='r' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1238">1238</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="172PotentialMI" title='PotentialMI' data-type='llvm::MachineInstr *' data-ref="172PotentialMI">PotentialMI</dfn> = <a class="local col1 ref" href="#171Operand" title='Operand' data-ref="171Operand">Operand</a><a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-use='c' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual tu ref" href="#_ZN12_GLOBAL__N_111SDWAOperand18potentialToConvertEPKN4llvm11SIInstrInfoE" title='(anonymous namespace)::SDWAOperand::potentialToConvert' data-use='c' data-ref="_ZN12_GLOBAL__N_111SDWAOperand18potentialToConvertEPKN4llvm11SIInstrInfoE">potentialToConvert</a>(<a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::TII" title='(anonymous namespace)::SIPeepholeSDWA::TII' data-use='r' data-ref="(anonymousnamespace)::SIPeepholeSDWA::TII">TII</a>);</td></tr>
<tr><th id="1239">1239</th><td>        <b>if</b> (<a class="local col2 ref" href="#172PotentialMI" title='PotentialMI' data-ref="172PotentialMI">PotentialMI</a> &amp;&amp; <a class="tu member" href="#_ZNK12_GLOBAL__N_114SIPeepholeSDWA19isConvertibleToSDWAERN4llvm12MachineInstrERKNS1_12GCNSubtargetE" title='(anonymous namespace)::SIPeepholeSDWA::isConvertibleToSDWA' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SIPeepholeSDWA19isConvertibleToSDWAERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">isConvertibleToSDWA</a>(<span class='refarg'>*<a class="local col2 ref" href="#172PotentialMI" title='PotentialMI' data-ref="172PotentialMI">PotentialMI</a></span>, <a class="local col3 ref" href="#163ST" title='ST' data-ref="163ST">ST</a>)) {</td></tr>
<tr><th id="1240">1240</th><td>          <a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::PotentialMatches" title='(anonymous namespace)::SIPeepholeSDWA::PotentialMatches' data-use='m' data-ref="(anonymousnamespace)::SIPeepholeSDWA::PotentialMatches">PotentialMatches</a><a class="tu ref" href="../../../../../include/c++/7/bits/unordered_map.h.html#_ZNSt13unordered_mapixERKNSt10_HashtableIT_St4pairIKS1_T0_ET3_NSt8__detail10_Select1stET2_T1_NS7_18_Mod_range_hashingENS7_20_Default_ranged_hashENS7_27272062" title='std::unordered_map::operator[]' data-use='c' data-ref="_ZNSt13unordered_mapixERKNSt10_HashtableIT_St4pairIKS1_T0_ET3_NSt8__detail10_Select1stET2_T1_NS7_18_Mod_range_hashingENS7_20_Default_ranged_hashENS7_27272062">[<a class="local col2 ref" href="#172PotentialMI" title='PotentialMI' data-ref="172PotentialMI">PotentialMI</a>]</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#171Operand" title='Operand' data-ref="171Operand">Operand</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptr3getEv" title='std::unique_ptr::get' data-use='c' data-ref="_ZNKSt10unique_ptr3getEv">get</a>());</td></tr>
<tr><th id="1241">1241</th><td>        }</td></tr>
<tr><th id="1242">1242</th><td>      }</td></tr>
<tr><th id="1243">1243</th><td></td></tr>
<tr><th id="1244">1244</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="173PotentialPair" title='PotentialPair' data-type='std::pair&lt;llvm::MachineInstr *const, llvm::SmallVector&lt;(anonymous namespace)::SDWAOperand *, 4&gt; &gt; &amp;' data-ref="173PotentialPair">PotentialPair</dfn> : <a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::PotentialMatches" title='(anonymous namespace)::SIPeepholeSDWA::PotentialMatches' data-ref="(anonymousnamespace)::SIPeepholeSDWA::PotentialMatches">PotentialMatches</a>) {</td></tr>
<tr><th id="1245">1245</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="174PotentialMI" title='PotentialMI' data-type='llvm::MachineInstr &amp;' data-ref="174PotentialMI">PotentialMI</dfn> = *<a class="local col3 ref" href="#173PotentialPair" title='PotentialPair' data-ref="173PotentialPair">PotentialPair</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *const, llvm::SmallVector&lt;(anonymous namespace)::SDWAOperand *, 4&gt; &gt;::first' data-use='r' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="1246">1246</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_114SIPeepholeSDWA13convertToSDWAERN4llvm12MachineInstrERKNS1_11SmallVectorIPNS_11SDWAOperandELj4EEE" title='(anonymous namespace)::SIPeepholeSDWA::convertToSDWA' data-use='c' data-ref="_ZN12_GLOBAL__N_114SIPeepholeSDWA13convertToSDWAERN4llvm12MachineInstrERKNS1_11SmallVectorIPNS_11SDWAOperandELj4EEE">convertToSDWA</a>(<span class='refarg'><a class="local col4 ref" href="#174PotentialMI" title='PotentialMI' data-ref="174PotentialMI">PotentialMI</a></span>, <a class="local col3 ref" href="#173PotentialPair" title='PotentialPair' data-ref="173PotentialPair">PotentialPair</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *const, llvm::SmallVector&lt;(anonymous namespace)::SDWAOperand *, 4&gt; &gt;::second' data-use='r' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="1247">1247</th><td>      }</td></tr>
<tr><th id="1248">1248</th><td></td></tr>
<tr><th id="1249">1249</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::PotentialMatches" title='(anonymous namespace)::SIPeepholeSDWA::PotentialMatches' data-use='m' data-ref="(anonymousnamespace)::SIPeepholeSDWA::PotentialMatches">PotentialMatches</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/unordered_map.h.html#_ZNSt13unordered_map5clearEv" title='std::unordered_map::clear' data-use='c' data-ref="_ZNSt13unordered_map5clearEv">clear</a>();</td></tr>
<tr><th id="1250">1250</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::SDWAOperands" title='(anonymous namespace)::SIPeepholeSDWA::SDWAOperands' data-use='m' data-ref="(anonymousnamespace)::SIPeepholeSDWA::SDWAOperands">SDWAOperands</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/unordered_map.h.html#_ZNSt13unordered_map5clearEv" title='std::unordered_map::clear' data-use='c' data-ref="_ZNSt13unordered_map5clearEv">clear</a>();</td></tr>
<tr><th id="1251">1251</th><td></td></tr>
<tr><th id="1252">1252</th><td>      <a class="local col6 ref" href="#166Changed" title='Changed' data-ref="166Changed">Changed</a> = !<a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::ConvertedInstructions" title='(anonymous namespace)::SIPeepholeSDWA::ConvertedInstructions' data-use='m' data-ref="(anonymousnamespace)::SIPeepholeSDWA::ConvertedInstructions">ConvertedInstructions</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>();</td></tr>
<tr><th id="1253">1253</th><td></td></tr>
<tr><th id="1254">1254</th><td>      <b>if</b> (<a class="local col6 ref" href="#166Changed" title='Changed' data-ref="166Changed">Changed</a>)</td></tr>
<tr><th id="1255">1255</th><td>        <a class="local col4 ref" href="#164Ret" title='Ret' data-ref="164Ret">Ret</a> = <b>true</b>;</td></tr>
<tr><th id="1256">1256</th><td>      <b>while</b> (!<a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::ConvertedInstructions" title='(anonymous namespace)::SIPeepholeSDWA::ConvertedInstructions' data-use='m' data-ref="(anonymousnamespace)::SIPeepholeSDWA::ConvertedInstructions">ConvertedInstructions</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="1257">1257</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_114SIPeepholeSDWA22legalizeScalarOperandsERN4llvm12MachineInstrERKNS1_12GCNSubtargetE" title='(anonymous namespace)::SIPeepholeSDWA::legalizeScalarOperands' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SIPeepholeSDWA22legalizeScalarOperandsERN4llvm12MachineInstrERKNS1_12GCNSubtargetE">legalizeScalarOperands</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::SIPeepholeSDWA::ConvertedInstructions" title='(anonymous namespace)::SIPeepholeSDWA::ConvertedInstructions' data-use='m' data-ref="(anonymousnamespace)::SIPeepholeSDWA::ConvertedInstructions">ConvertedInstructions</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>()</span>, <a class="local col3 ref" href="#163ST" title='ST' data-ref="163ST">ST</a>);</td></tr>
<tr><th id="1258">1258</th><td>    } <b>while</b> (<a class="local col6 ref" href="#166Changed" title='Changed' data-ref="166Changed">Changed</a>);</td></tr>
<tr><th id="1259">1259</th><td>  }</td></tr>
<tr><th id="1260">1260</th><td></td></tr>
<tr><th id="1261">1261</th><td>  <b>return</b> <a class="local col4 ref" href="#164Ret" title='Ret' data-ref="164Ret">Ret</a>;</td></tr>
<tr><th id="1262">1262</th><td>}</td></tr>
<tr><th id="1263">1263</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
