# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 23 \
    name tile1_V_62 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_62 \
    op interface \
    ports { tile1_V_62_address1 { O 5 vector } tile1_V_62_ce1 { O 1 bit } tile1_V_62_we1 { O 1 bit } tile1_V_62_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 24 \
    name tile1_V_61 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_61 \
    op interface \
    ports { tile1_V_61_address1 { O 5 vector } tile1_V_61_ce1 { O 1 bit } tile1_V_61_we1 { O 1 bit } tile1_V_61_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 25 \
    name tile1_V_60 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_60 \
    op interface \
    ports { tile1_V_60_address1 { O 5 vector } tile1_V_60_ce1 { O 1 bit } tile1_V_60_we1 { O 1 bit } tile1_V_60_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 26 \
    name tile1_V_59 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_59 \
    op interface \
    ports { tile1_V_59_address1 { O 5 vector } tile1_V_59_ce1 { O 1 bit } tile1_V_59_we1 { O 1 bit } tile1_V_59_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 27 \
    name tile1_V_58 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_58 \
    op interface \
    ports { tile1_V_58_address1 { O 5 vector } tile1_V_58_ce1 { O 1 bit } tile1_V_58_we1 { O 1 bit } tile1_V_58_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 28 \
    name tile1_V_57 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_57 \
    op interface \
    ports { tile1_V_57_address1 { O 5 vector } tile1_V_57_ce1 { O 1 bit } tile1_V_57_we1 { O 1 bit } tile1_V_57_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 29 \
    name tile1_V_56 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_56 \
    op interface \
    ports { tile1_V_56_address1 { O 5 vector } tile1_V_56_ce1 { O 1 bit } tile1_V_56_we1 { O 1 bit } tile1_V_56_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 30 \
    name tile1_V_55 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_55 \
    op interface \
    ports { tile1_V_55_address1 { O 5 vector } tile1_V_55_ce1 { O 1 bit } tile1_V_55_we1 { O 1 bit } tile1_V_55_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 31 \
    name tile1_V_54 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_54 \
    op interface \
    ports { tile1_V_54_address1 { O 5 vector } tile1_V_54_ce1 { O 1 bit } tile1_V_54_we1 { O 1 bit } tile1_V_54_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 32 \
    name tile1_V_53 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_53 \
    op interface \
    ports { tile1_V_53_address1 { O 5 vector } tile1_V_53_ce1 { O 1 bit } tile1_V_53_we1 { O 1 bit } tile1_V_53_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 33 \
    name tile1_V_52 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_52 \
    op interface \
    ports { tile1_V_52_address1 { O 5 vector } tile1_V_52_ce1 { O 1 bit } tile1_V_52_we1 { O 1 bit } tile1_V_52_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 34 \
    name tile1_V_51 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_51 \
    op interface \
    ports { tile1_V_51_address1 { O 5 vector } tile1_V_51_ce1 { O 1 bit } tile1_V_51_we1 { O 1 bit } tile1_V_51_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 35 \
    name tile1_V_50 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_50 \
    op interface \
    ports { tile1_V_50_address1 { O 5 vector } tile1_V_50_ce1 { O 1 bit } tile1_V_50_we1 { O 1 bit } tile1_V_50_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 36 \
    name tile1_V_49 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_49 \
    op interface \
    ports { tile1_V_49_address1 { O 5 vector } tile1_V_49_ce1 { O 1 bit } tile1_V_49_we1 { O 1 bit } tile1_V_49_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 37 \
    name tile1_V_48 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_48 \
    op interface \
    ports { tile1_V_48_address1 { O 5 vector } tile1_V_48_ce1 { O 1 bit } tile1_V_48_we1 { O 1 bit } tile1_V_48_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 38 \
    name tile1_V_47 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_47 \
    op interface \
    ports { tile1_V_47_address1 { O 5 vector } tile1_V_47_ce1 { O 1 bit } tile1_V_47_we1 { O 1 bit } tile1_V_47_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 39 \
    name tile1_V_46 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_46 \
    op interface \
    ports { tile1_V_46_address1 { O 5 vector } tile1_V_46_ce1 { O 1 bit } tile1_V_46_we1 { O 1 bit } tile1_V_46_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 40 \
    name tile1_V_45 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_45 \
    op interface \
    ports { tile1_V_45_address1 { O 5 vector } tile1_V_45_ce1 { O 1 bit } tile1_V_45_we1 { O 1 bit } tile1_V_45_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 41 \
    name tile1_V_44 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_44 \
    op interface \
    ports { tile1_V_44_address1 { O 5 vector } tile1_V_44_ce1 { O 1 bit } tile1_V_44_we1 { O 1 bit } tile1_V_44_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 42 \
    name tile1_V_43 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_43 \
    op interface \
    ports { tile1_V_43_address1 { O 5 vector } tile1_V_43_ce1 { O 1 bit } tile1_V_43_we1 { O 1 bit } tile1_V_43_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 43 \
    name tile1_V_42 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_42 \
    op interface \
    ports { tile1_V_42_address1 { O 5 vector } tile1_V_42_ce1 { O 1 bit } tile1_V_42_we1 { O 1 bit } tile1_V_42_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 44 \
    name tile1_V_41 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_41 \
    op interface \
    ports { tile1_V_41_address1 { O 5 vector } tile1_V_41_ce1 { O 1 bit } tile1_V_41_we1 { O 1 bit } tile1_V_41_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name tile1_V_40 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_40 \
    op interface \
    ports { tile1_V_40_address1 { O 5 vector } tile1_V_40_ce1 { O 1 bit } tile1_V_40_we1 { O 1 bit } tile1_V_40_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 46 \
    name tile1_V_39 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_39 \
    op interface \
    ports { tile1_V_39_address1 { O 5 vector } tile1_V_39_ce1 { O 1 bit } tile1_V_39_we1 { O 1 bit } tile1_V_39_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 47 \
    name tile1_V_38 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_38 \
    op interface \
    ports { tile1_V_38_address1 { O 5 vector } tile1_V_38_ce1 { O 1 bit } tile1_V_38_we1 { O 1 bit } tile1_V_38_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 48 \
    name tile1_V_37 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_37 \
    op interface \
    ports { tile1_V_37_address1 { O 5 vector } tile1_V_37_ce1 { O 1 bit } tile1_V_37_we1 { O 1 bit } tile1_V_37_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 49 \
    name tile1_V_36 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_36 \
    op interface \
    ports { tile1_V_36_address1 { O 5 vector } tile1_V_36_ce1 { O 1 bit } tile1_V_36_we1 { O 1 bit } tile1_V_36_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 50 \
    name tile1_V_35 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_35 \
    op interface \
    ports { tile1_V_35_address1 { O 5 vector } tile1_V_35_ce1 { O 1 bit } tile1_V_35_we1 { O 1 bit } tile1_V_35_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 51 \
    name tile1_V_34 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_34 \
    op interface \
    ports { tile1_V_34_address1 { O 5 vector } tile1_V_34_ce1 { O 1 bit } tile1_V_34_we1 { O 1 bit } tile1_V_34_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 52 \
    name tile1_V_33 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_33 \
    op interface \
    ports { tile1_V_33_address1 { O 5 vector } tile1_V_33_ce1 { O 1 bit } tile1_V_33_we1 { O 1 bit } tile1_V_33_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 53 \
    name tile1_V_32 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V_32 \
    op interface \
    ports { tile1_V_32_address1 { O 5 vector } tile1_V_32_ce1 { O 1 bit } tile1_V_32_we1 { O 1 bit } tile1_V_32_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 54 \
    name tile1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile1_V \
    op interface \
    ports { tile1_V_address1 { O 5 vector } tile1_V_ce1 { O 1 bit } tile1_V_we1 { O 1 bit } tile1_V_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 55 \
    name tile0_V_62 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_62 \
    op interface \
    ports { tile0_V_62_address1 { O 5 vector } tile0_V_62_ce1 { O 1 bit } tile0_V_62_we1 { O 1 bit } tile0_V_62_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 56 \
    name tile0_V_61 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_61 \
    op interface \
    ports { tile0_V_61_address1 { O 5 vector } tile0_V_61_ce1 { O 1 bit } tile0_V_61_we1 { O 1 bit } tile0_V_61_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 57 \
    name tile0_V_60 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_60 \
    op interface \
    ports { tile0_V_60_address1 { O 5 vector } tile0_V_60_ce1 { O 1 bit } tile0_V_60_we1 { O 1 bit } tile0_V_60_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 58 \
    name tile0_V_59 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_59 \
    op interface \
    ports { tile0_V_59_address1 { O 5 vector } tile0_V_59_ce1 { O 1 bit } tile0_V_59_we1 { O 1 bit } tile0_V_59_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 59 \
    name tile0_V_58 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_58 \
    op interface \
    ports { tile0_V_58_address1 { O 5 vector } tile0_V_58_ce1 { O 1 bit } tile0_V_58_we1 { O 1 bit } tile0_V_58_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 60 \
    name tile0_V_57 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_57 \
    op interface \
    ports { tile0_V_57_address1 { O 5 vector } tile0_V_57_ce1 { O 1 bit } tile0_V_57_we1 { O 1 bit } tile0_V_57_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 61 \
    name tile0_V_56 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_56 \
    op interface \
    ports { tile0_V_56_address1 { O 5 vector } tile0_V_56_ce1 { O 1 bit } tile0_V_56_we1 { O 1 bit } tile0_V_56_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 62 \
    name tile0_V_55 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_55 \
    op interface \
    ports { tile0_V_55_address1 { O 5 vector } tile0_V_55_ce1 { O 1 bit } tile0_V_55_we1 { O 1 bit } tile0_V_55_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 63 \
    name tile0_V_54 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_54 \
    op interface \
    ports { tile0_V_54_address1 { O 5 vector } tile0_V_54_ce1 { O 1 bit } tile0_V_54_we1 { O 1 bit } tile0_V_54_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 64 \
    name tile0_V_53 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_53 \
    op interface \
    ports { tile0_V_53_address1 { O 5 vector } tile0_V_53_ce1 { O 1 bit } tile0_V_53_we1 { O 1 bit } tile0_V_53_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 65 \
    name tile0_V_52 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_52 \
    op interface \
    ports { tile0_V_52_address1 { O 5 vector } tile0_V_52_ce1 { O 1 bit } tile0_V_52_we1 { O 1 bit } tile0_V_52_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 66 \
    name tile0_V_51 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_51 \
    op interface \
    ports { tile0_V_51_address1 { O 5 vector } tile0_V_51_ce1 { O 1 bit } tile0_V_51_we1 { O 1 bit } tile0_V_51_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 67 \
    name tile0_V_50 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_50 \
    op interface \
    ports { tile0_V_50_address1 { O 5 vector } tile0_V_50_ce1 { O 1 bit } tile0_V_50_we1 { O 1 bit } tile0_V_50_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 68 \
    name tile0_V_49 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_49 \
    op interface \
    ports { tile0_V_49_address1 { O 5 vector } tile0_V_49_ce1 { O 1 bit } tile0_V_49_we1 { O 1 bit } tile0_V_49_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 69 \
    name tile0_V_48 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_48 \
    op interface \
    ports { tile0_V_48_address1 { O 5 vector } tile0_V_48_ce1 { O 1 bit } tile0_V_48_we1 { O 1 bit } tile0_V_48_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 70 \
    name tile0_V_47 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_47 \
    op interface \
    ports { tile0_V_47_address1 { O 5 vector } tile0_V_47_ce1 { O 1 bit } tile0_V_47_we1 { O 1 bit } tile0_V_47_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 71 \
    name tile0_V_46 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_46 \
    op interface \
    ports { tile0_V_46_address1 { O 5 vector } tile0_V_46_ce1 { O 1 bit } tile0_V_46_we1 { O 1 bit } tile0_V_46_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 72 \
    name tile0_V_45 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_45 \
    op interface \
    ports { tile0_V_45_address1 { O 5 vector } tile0_V_45_ce1 { O 1 bit } tile0_V_45_we1 { O 1 bit } tile0_V_45_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 73 \
    name tile0_V_44 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_44 \
    op interface \
    ports { tile0_V_44_address1 { O 5 vector } tile0_V_44_ce1 { O 1 bit } tile0_V_44_we1 { O 1 bit } tile0_V_44_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 74 \
    name tile0_V_43 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_43 \
    op interface \
    ports { tile0_V_43_address1 { O 5 vector } tile0_V_43_ce1 { O 1 bit } tile0_V_43_we1 { O 1 bit } tile0_V_43_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 75 \
    name tile0_V_42 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_42 \
    op interface \
    ports { tile0_V_42_address1 { O 5 vector } tile0_V_42_ce1 { O 1 bit } tile0_V_42_we1 { O 1 bit } tile0_V_42_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 76 \
    name tile0_V_41 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_41 \
    op interface \
    ports { tile0_V_41_address1 { O 5 vector } tile0_V_41_ce1 { O 1 bit } tile0_V_41_we1 { O 1 bit } tile0_V_41_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 77 \
    name tile0_V_40 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_40 \
    op interface \
    ports { tile0_V_40_address1 { O 5 vector } tile0_V_40_ce1 { O 1 bit } tile0_V_40_we1 { O 1 bit } tile0_V_40_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 78 \
    name tile0_V_39 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_39 \
    op interface \
    ports { tile0_V_39_address1 { O 5 vector } tile0_V_39_ce1 { O 1 bit } tile0_V_39_we1 { O 1 bit } tile0_V_39_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 79 \
    name tile0_V_38 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_38 \
    op interface \
    ports { tile0_V_38_address1 { O 5 vector } tile0_V_38_ce1 { O 1 bit } tile0_V_38_we1 { O 1 bit } tile0_V_38_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 80 \
    name tile0_V_37 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_37 \
    op interface \
    ports { tile0_V_37_address1 { O 5 vector } tile0_V_37_ce1 { O 1 bit } tile0_V_37_we1 { O 1 bit } tile0_V_37_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 81 \
    name tile0_V_36 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_36 \
    op interface \
    ports { tile0_V_36_address1 { O 5 vector } tile0_V_36_ce1 { O 1 bit } tile0_V_36_we1 { O 1 bit } tile0_V_36_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 82 \
    name tile0_V_35 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_35 \
    op interface \
    ports { tile0_V_35_address1 { O 5 vector } tile0_V_35_ce1 { O 1 bit } tile0_V_35_we1 { O 1 bit } tile0_V_35_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 83 \
    name tile0_V_34 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_34 \
    op interface \
    ports { tile0_V_34_address1 { O 5 vector } tile0_V_34_ce1 { O 1 bit } tile0_V_34_we1 { O 1 bit } tile0_V_34_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 84 \
    name tile0_V_33 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_33 \
    op interface \
    ports { tile0_V_33_address1 { O 5 vector } tile0_V_33_ce1 { O 1 bit } tile0_V_33_we1 { O 1 bit } tile0_V_33_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 85 \
    name tile0_V_32 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V_32 \
    op interface \
    ports { tile0_V_32_address1 { O 5 vector } tile0_V_32_ce1 { O 1 bit } tile0_V_32_we1 { O 1 bit } tile0_V_32_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 86 \
    name tile0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tile0_V \
    op interface \
    ports { tile0_V_address1 { O 5 vector } tile0_V_ce1 { O 1 bit } tile0_V_we1 { O 1 bit } tile0_V_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tile0_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name s_in01 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_s_in01 \
    op interface \
    ports { s_in01_dout { I 512 vector } s_in01_num_data_valid { I 7 vector } s_in01_fifo_cap { I 7 vector } s_in01_empty_n { I 1 bit } s_in01_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name s_in12 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_s_in12 \
    op interface \
    ports { s_in12_dout { I 512 vector } s_in12_num_data_valid { I 7 vector } s_in12_fifo_cap { I 7 vector } s_in12_empty_n { I 1 bit } s_in12_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName activation_accelerator_flow_control_loop_pipe_sequential_init_U
set CompName activation_accelerator_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix activation_accelerator_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


