library IEEE;
use IEEE.std_logic_1164.all;

entity FSM_Conta is
	port(contagem: out std_logic_vector(3 downto 0);
		  clock   : in std_logic;
		  reset   : in std_logic
		  );
end;
