
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006ffc  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406ffc  00406ffc  00016ffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  00407004  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000310  204009d0  004079d8  000209d0  2**3
                  ALLOC
  4 .stack        00002000  20400ce0  00407ce8  000209d0  2**0
                  ALLOC
  5 .heap         00000200  20402ce0  00409ce8  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   00018aea  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000038db  00000000  00000000  00039541  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000587e  00000000  00000000  0003ce1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000008d0  00000000  00000000  0004269a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000938  00000000  00000000  00042f6a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00021650  00000000  00000000  000438a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000efd8  00000000  00000000  00064ef2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009018a  00000000  00000000  00073eca  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001f6c  00000000  00000000  00104054  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e0 2c 40 20 61 12 40 00 5d 12 40 00 5d 12 40 00     .,@ a.@.].@.].@.
  400010:	5d 12 40 00 5d 12 40 00 5d 12 40 00 00 00 00 00     ].@.].@.].@.....
	...
  40002c:	5d 12 40 00 5d 12 40 00 00 00 00 00 5d 12 40 00     ].@.].@.....].@.
  40003c:	5d 12 40 00 5d 12 40 00 5d 12 40 00 5d 12 40 00     ].@.].@.].@.].@.
  40004c:	65 16 40 00 5d 12 40 00 5d 12 40 00 5d 12 40 00     e.@.].@.].@.].@.
  40005c:	5d 12 40 00 5d 12 40 00 00 00 00 00 c1 0d 40 00     ].@.].@.......@.
  40006c:	d5 0d 40 00 e9 0d 40 00 5d 12 40 00 5d 12 40 00     ..@...@.].@.].@.
  40007c:	5d 12 40 00 fd 0d 40 00 11 0e 40 00 5d 12 40 00     ].@...@...@.].@.
  40008c:	5d 12 40 00 5d 12 40 00 5d 12 40 00 5d 12 40 00     ].@.].@.].@.].@.
  40009c:	5d 12 40 00 5d 12 40 00 5d 12 40 00 5d 12 40 00     ].@.].@.].@.].@.
  4000ac:	5d 12 40 00 5d 12 40 00 5d 12 40 00 5d 12 40 00     ].@.].@.].@.].@.
  4000bc:	5d 12 40 00 5d 12 40 00 5d 12 40 00 5d 12 40 00     ].@.].@.].@.].@.
  4000cc:	5d 12 40 00 00 00 00 00 5d 12 40 00 00 00 00 00     ].@.....].@.....
  4000dc:	5d 12 40 00 5d 12 40 00 5d 12 40 00 5d 12 40 00     ].@.].@.].@.].@.
  4000ec:	5d 12 40 00 5d 12 40 00 5d 12 40 00 5d 12 40 00     ].@.].@.].@.].@.
  4000fc:	5d 12 40 00 5d 12 40 00 5d 12 40 00 5d 12 40 00     ].@.].@.].@.].@.
  40010c:	5d 12 40 00 5d 12 40 00 00 00 00 00 00 00 00 00     ].@.].@.........
  40011c:	00 00 00 00 5d 12 40 00 5d 12 40 00 5d 12 40 00     ....].@.].@.].@.
  40012c:	5d 12 40 00 5d 12 40 00 00 00 00 00 5d 12 40 00     ].@.].@.....].@.
  40013c:	5d 12 40 00                                         ].@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	00407004 	.word	0x00407004

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00407004 	.word	0x00407004
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	00407004 	.word	0x00407004
  4001a8:	00000000 	.word	0x00000000

004001ac <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4001ac:	4b03      	ldr	r3, [pc, #12]	; (4001bc <rtt_init+0x10>)
  4001ae:	681b      	ldr	r3, [r3, #0]
  4001b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4001b4:	4319      	orrs	r1, r3
  4001b6:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  4001b8:	2000      	movs	r0, #0
  4001ba:	4770      	bx	lr
  4001bc:	204009ec 	.word	0x204009ec

004001c0 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  4001c0:	b941      	cbnz	r1, 4001d4 <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4001c2:	4a09      	ldr	r2, [pc, #36]	; (4001e8 <rtt_sel_source+0x28>)
  4001c4:	6813      	ldr	r3, [r2, #0]
  4001c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4001ca:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001cc:	6802      	ldr	r2, [r0, #0]
  4001ce:	4313      	orrs	r3, r2
  4001d0:	6003      	str	r3, [r0, #0]
  4001d2:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4001d4:	4a04      	ldr	r2, [pc, #16]	; (4001e8 <rtt_sel_source+0x28>)
  4001d6:	6813      	ldr	r3, [r2, #0]
  4001d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4001dc:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001de:	6802      	ldr	r2, [r0, #0]
  4001e0:	4313      	orrs	r3, r2
  4001e2:	6003      	str	r3, [r0, #0]
  4001e4:	4770      	bx	lr
  4001e6:	bf00      	nop
  4001e8:	204009ec 	.word	0x204009ec

004001ec <rtt_enable_interrupt>:
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  4001ec:	6802      	ldr	r2, [r0, #0]
	temp |= ul_sources;
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4001ee:	4b03      	ldr	r3, [pc, #12]	; (4001fc <rtt_enable_interrupt+0x10>)
  4001f0:	681b      	ldr	r3, [r3, #0]
  4001f2:	4319      	orrs	r1, r3
  4001f4:	4311      	orrs	r1, r2
#endif
	p_rtt->RTT_MR = temp;
  4001f6:	6001      	str	r1, [r0, #0]
  4001f8:	4770      	bx	lr
  4001fa:	bf00      	nop
  4001fc:	204009ec 	.word	0x204009ec

00400200 <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  400200:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  400202:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  400206:	4b02      	ldr	r3, [pc, #8]	; (400210 <rtt_disable_interrupt+0x10>)
  400208:	681b      	ldr	r3, [r3, #0]
  40020a:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  40020c:	6001      	str	r1, [r0, #0]
  40020e:	4770      	bx	lr
  400210:	204009ec 	.word	0x204009ec

00400214 <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  400214:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  400216:	6883      	ldr	r3, [r0, #8]
  400218:	429a      	cmp	r2, r3
  40021a:	d003      	beq.n	400224 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  40021c:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  40021e:	6883      	ldr	r3, [r0, #8]
  400220:	4293      	cmp	r3, r2
  400222:	d1fb      	bne.n	40021c <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  400224:	4618      	mov	r0, r3
  400226:	4770      	bx	lr

00400228 <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  400228:	68c0      	ldr	r0, [r0, #12]
}
  40022a:	4770      	bx	lr

0040022c <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  40022c:	b570      	push	{r4, r5, r6, lr}
  40022e:	4606      	mov	r6, r0
  400230:	460d      	mov	r5, r1
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  400232:	6804      	ldr	r4, [r0, #0]
  400234:	f404 3480 	and.w	r4, r4, #65536	; 0x10000

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  400238:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40023c:	4809      	ldr	r0, [pc, #36]	; (400264 <rtt_write_alarm_time+0x38>)
  40023e:	4b0a      	ldr	r3, [pc, #40]	; (400268 <rtt_write_alarm_time+0x3c>)
  400240:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  400242:	b92d      	cbnz	r5, 400250 <rtt_write_alarm_time+0x24>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  400244:	f04f 33ff 	mov.w	r3, #4294967295
  400248:	6073      	str	r3, [r6, #4]
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
	}

	if (flag) {
  40024a:	b924      	cbnz	r4, 400256 <rtt_write_alarm_time+0x2a>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
	}

	return 0;
}
  40024c:	2000      	movs	r0, #0
  40024e:	bd70      	pop	{r4, r5, r6, pc}
		p_rtt->RTT_AR = ul_alarm_time - 1;
  400250:	3d01      	subs	r5, #1
  400252:	6075      	str	r5, [r6, #4]
  400254:	e7f9      	b.n	40024a <rtt_write_alarm_time+0x1e>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  400256:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40025a:	4802      	ldr	r0, [pc, #8]	; (400264 <rtt_write_alarm_time+0x38>)
  40025c:	4b03      	ldr	r3, [pc, #12]	; (40026c <rtt_write_alarm_time+0x40>)
  40025e:	4798      	blx	r3
  400260:	e7f4      	b.n	40024c <rtt_write_alarm_time+0x20>
  400262:	bf00      	nop
  400264:	400e1830 	.word	0x400e1830
  400268:	00400201 	.word	0x00400201
  40026c:	004001ed 	.word	0x004001ed

00400270 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400270:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  400272:	4b07      	ldr	r3, [pc, #28]	; (400290 <spi_enable_clock+0x20>)
  400274:	4298      	cmp	r0, r3
  400276:	d003      	beq.n	400280 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400278:	4b06      	ldr	r3, [pc, #24]	; (400294 <spi_enable_clock+0x24>)
  40027a:	4298      	cmp	r0, r3
  40027c:	d004      	beq.n	400288 <spi_enable_clock+0x18>
  40027e:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400280:	2015      	movs	r0, #21
  400282:	4b05      	ldr	r3, [pc, #20]	; (400298 <spi_enable_clock+0x28>)
  400284:	4798      	blx	r3
  400286:	bd08      	pop	{r3, pc}
  400288:	202a      	movs	r0, #42	; 0x2a
  40028a:	4b03      	ldr	r3, [pc, #12]	; (400298 <spi_enable_clock+0x28>)
  40028c:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  40028e:	e7f6      	b.n	40027e <spi_enable_clock+0xe>
  400290:	40008000 	.word	0x40008000
  400294:	40058000 	.word	0x40058000
  400298:	00400f45 	.word	0x00400f45

0040029c <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40029c:	6843      	ldr	r3, [r0, #4]
  40029e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4002a2:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4002a4:	6843      	ldr	r3, [r0, #4]
  4002a6:	0409      	lsls	r1, r1, #16
  4002a8:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4002ac:	4319      	orrs	r1, r3
  4002ae:	6041      	str	r1, [r0, #4]
  4002b0:	4770      	bx	lr

004002b2 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4002b2:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4002b4:	f643 2499 	movw	r4, #15001	; 0x3a99
  4002b8:	6905      	ldr	r5, [r0, #16]
  4002ba:	f015 0f02 	tst.w	r5, #2
  4002be:	d103      	bne.n	4002c8 <spi_write+0x16>
		if (!timeout--) {
  4002c0:	3c01      	subs	r4, #1
  4002c2:	d1f9      	bne.n	4002b8 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  4002c4:	2001      	movs	r0, #1
  4002c6:	e00c      	b.n	4002e2 <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4002c8:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4002ca:	f014 0f02 	tst.w	r4, #2
  4002ce:	d006      	beq.n	4002de <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4002d0:	0412      	lsls	r2, r2, #16
  4002d2:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4002d6:	4311      	orrs	r1, r2
		if (uc_last) {
  4002d8:	b10b      	cbz	r3, 4002de <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  4002da:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  4002de:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  4002e0:	2000      	movs	r0, #0
}
  4002e2:	bc30      	pop	{r4, r5}
  4002e4:	4770      	bx	lr

004002e6 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  4002e6:	b932      	cbnz	r2, 4002f6 <spi_set_clock_polarity+0x10>
  4002e8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4002ec:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002ee:	f023 0301 	bic.w	r3, r3, #1
  4002f2:	6303      	str	r3, [r0, #48]	; 0x30
  4002f4:	4770      	bx	lr
  4002f6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4002fa:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002fc:	f043 0301 	orr.w	r3, r3, #1
  400300:	6303      	str	r3, [r0, #48]	; 0x30
  400302:	4770      	bx	lr

00400304 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400304:	b932      	cbnz	r2, 400314 <spi_set_clock_phase+0x10>
  400306:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40030a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40030c:	f023 0302 	bic.w	r3, r3, #2
  400310:	6303      	str	r3, [r0, #48]	; 0x30
  400312:	4770      	bx	lr
  400314:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400318:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40031a:	f043 0302 	orr.w	r3, r3, #2
  40031e:	6303      	str	r3, [r0, #48]	; 0x30
  400320:	4770      	bx	lr

00400322 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400322:	2a04      	cmp	r2, #4
  400324:	d003      	beq.n	40032e <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400326:	b16a      	cbz	r2, 400344 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400328:	2a08      	cmp	r2, #8
  40032a:	d016      	beq.n	40035a <spi_configure_cs_behavior+0x38>
  40032c:	4770      	bx	lr
  40032e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400332:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400334:	f023 0308 	bic.w	r3, r3, #8
  400338:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  40033a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40033c:	f043 0304 	orr.w	r3, r3, #4
  400340:	6303      	str	r3, [r0, #48]	; 0x30
  400342:	4770      	bx	lr
  400344:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400348:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40034a:	f023 0308 	bic.w	r3, r3, #8
  40034e:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400350:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400352:	f023 0304 	bic.w	r3, r3, #4
  400356:	6303      	str	r3, [r0, #48]	; 0x30
  400358:	4770      	bx	lr
  40035a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40035e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400360:	f043 0308 	orr.w	r3, r3, #8
  400364:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  400366:	e7e1      	b.n	40032c <spi_configure_cs_behavior+0xa>

00400368 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400368:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40036c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40036e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400372:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400374:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400376:	431a      	orrs	r2, r3
  400378:	630a      	str	r2, [r1, #48]	; 0x30
  40037a:	4770      	bx	lr

0040037c <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  40037c:	1e43      	subs	r3, r0, #1
  40037e:	4419      	add	r1, r3
  400380:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400384:	1e43      	subs	r3, r0, #1
  400386:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400388:	bf94      	ite	ls
  40038a:	b200      	sxthls	r0, r0
		return -1;
  40038c:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400390:	4770      	bx	lr

00400392 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  400392:	b17a      	cbz	r2, 4003b4 <spi_set_baudrate_div+0x22>
{
  400394:	b410      	push	{r4}
  400396:	4614      	mov	r4, r2
  400398:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40039c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40039e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4003a2:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4003a4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4003a6:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4003aa:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4003ac:	2000      	movs	r0, #0
}
  4003ae:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003b2:	4770      	bx	lr
        return -1;
  4003b4:	f04f 30ff 	mov.w	r0, #4294967295
  4003b8:	4770      	bx	lr
	...

004003bc <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  4003bc:	4b01      	ldr	r3, [pc, #4]	; (4003c4 <gfx_mono_set_framebuffer+0x8>)
  4003be:	6018      	str	r0, [r3, #0]
  4003c0:	4770      	bx	lr
  4003c2:	bf00      	nop
  4003c4:	204009f0 	.word	0x204009f0

004003c8 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  4003c8:	4b02      	ldr	r3, [pc, #8]	; (4003d4 <gfx_mono_framebuffer_put_byte+0xc>)
  4003ca:	681b      	ldr	r3, [r3, #0]
  4003cc:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  4003d0:	5442      	strb	r2, [r0, r1]
  4003d2:	4770      	bx	lr
  4003d4:	204009f0 	.word	0x204009f0

004003d8 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  4003d8:	4b02      	ldr	r3, [pc, #8]	; (4003e4 <gfx_mono_framebuffer_get_byte+0xc>)
  4003da:	681b      	ldr	r3, [r3, #0]
  4003dc:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  4003e0:	5c40      	ldrb	r0, [r0, r1]
  4003e2:	4770      	bx	lr
  4003e4:	204009f0 	.word	0x204009f0

004003e8 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  4003e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  4003ec:	1884      	adds	r4, r0, r2
  4003ee:	2c80      	cmp	r4, #128	; 0x80
  4003f0:	dd02      	ble.n	4003f8 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  4003f2:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  4003f6:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  4003f8:	b322      	cbz	r2, 400444 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  4003fa:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  4003fc:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  400400:	2601      	movs	r6, #1
  400402:	fa06 f101 	lsl.w	r1, r6, r1
  400406:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400408:	2b01      	cmp	r3, #1
  40040a:	d01d      	beq.n	400448 <gfx_mono_generic_draw_horizontal_line+0x60>
  40040c:	2b00      	cmp	r3, #0
  40040e:	d035      	beq.n	40047c <gfx_mono_generic_draw_horizontal_line+0x94>
  400410:	2b02      	cmp	r3, #2
  400412:	d117      	bne.n	400444 <gfx_mono_generic_draw_horizontal_line+0x5c>
  400414:	3801      	subs	r0, #1
  400416:	b2c7      	uxtb	r7, r0
  400418:	19d4      	adds	r4, r2, r7
  40041a:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  40041c:	f8df a090 	ldr.w	sl, [pc, #144]	; 4004b0 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  400420:	f04f 0900 	mov.w	r9, #0
  400424:	f8df 808c 	ldr.w	r8, [pc, #140]	; 4004b4 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400428:	4621      	mov	r1, r4
  40042a:	4628      	mov	r0, r5
  40042c:	47d0      	blx	sl
			temp ^= pixelmask;
  40042e:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400432:	464b      	mov	r3, r9
  400434:	b2d2      	uxtb	r2, r2
  400436:	4621      	mov	r1, r4
  400438:	4628      	mov	r0, r5
  40043a:	47c0      	blx	r8
  40043c:	3c01      	subs	r4, #1
  40043e:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400440:	42bc      	cmp	r4, r7
  400442:	d1f1      	bne.n	400428 <gfx_mono_generic_draw_horizontal_line+0x40>
  400444:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400448:	3801      	subs	r0, #1
  40044a:	b2c7      	uxtb	r7, r0
  40044c:	19d4      	adds	r4, r2, r7
  40044e:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400450:	f8df a05c 	ldr.w	sl, [pc, #92]	; 4004b0 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  400454:	f04f 0900 	mov.w	r9, #0
  400458:	f8df 8058 	ldr.w	r8, [pc, #88]	; 4004b4 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  40045c:	4621      	mov	r1, r4
  40045e:	4628      	mov	r0, r5
  400460:	47d0      	blx	sl
			temp |= pixelmask;
  400462:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400466:	464b      	mov	r3, r9
  400468:	b2d2      	uxtb	r2, r2
  40046a:	4621      	mov	r1, r4
  40046c:	4628      	mov	r0, r5
  40046e:	47c0      	blx	r8
  400470:	3c01      	subs	r4, #1
  400472:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400474:	42bc      	cmp	r4, r7
  400476:	d1f1      	bne.n	40045c <gfx_mono_generic_draw_horizontal_line+0x74>
  400478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40047c:	3801      	subs	r0, #1
  40047e:	b2c7      	uxtb	r7, r0
  400480:	19d4      	adds	r4, r2, r7
  400482:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400484:	f8df 8028 	ldr.w	r8, [pc, #40]	; 4004b0 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  400488:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  40048a:	f8df 9028 	ldr.w	r9, [pc, #40]	; 4004b4 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  40048e:	4621      	mov	r1, r4
  400490:	4628      	mov	r0, r5
  400492:	47c0      	blx	r8
			temp &= ~pixelmask;
  400494:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400498:	2300      	movs	r3, #0
  40049a:	b2d2      	uxtb	r2, r2
  40049c:	4621      	mov	r1, r4
  40049e:	4628      	mov	r0, r5
  4004a0:	47c8      	blx	r9
  4004a2:	3c01      	subs	r4, #1
  4004a4:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4004a6:	42bc      	cmp	r4, r7
  4004a8:	d1f1      	bne.n	40048e <gfx_mono_generic_draw_horizontal_line+0xa6>
  4004aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4004ae:	bf00      	nop
  4004b0:	004006e9 	.word	0x004006e9
  4004b4:	004005e5 	.word	0x004005e5

004004b8 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  4004b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4004bc:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  4004c0:	b18b      	cbz	r3, 4004e6 <gfx_mono_generic_draw_filled_rect+0x2e>
  4004c2:	461c      	mov	r4, r3
  4004c4:	4690      	mov	r8, r2
  4004c6:	4606      	mov	r6, r0
  4004c8:	1e4d      	subs	r5, r1, #1
  4004ca:	b2ed      	uxtb	r5, r5
  4004cc:	442c      	add	r4, r5
  4004ce:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  4004d0:	f8df 9018 	ldr.w	r9, [pc, #24]	; 4004ec <gfx_mono_generic_draw_filled_rect+0x34>
  4004d4:	463b      	mov	r3, r7
  4004d6:	4642      	mov	r2, r8
  4004d8:	4621      	mov	r1, r4
  4004da:	4630      	mov	r0, r6
  4004dc:	47c8      	blx	r9
  4004de:	3c01      	subs	r4, #1
  4004e0:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  4004e2:	42ac      	cmp	r4, r5
  4004e4:	d1f6      	bne.n	4004d4 <gfx_mono_generic_draw_filled_rect+0x1c>
  4004e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4004ea:	bf00      	nop
  4004ec:	004003e9 	.word	0x004003e9

004004f0 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  4004f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4004f4:	b083      	sub	sp, #12
  4004f6:	4604      	mov	r4, r0
  4004f8:	4688      	mov	r8, r1
  4004fa:	4691      	mov	r9, r2
  4004fc:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  4004fe:	7a5b      	ldrb	r3, [r3, #9]
  400500:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400504:	2100      	movs	r1, #0
  400506:	9100      	str	r1, [sp, #0]
  400508:	4649      	mov	r1, r9
  40050a:	4640      	mov	r0, r8
  40050c:	4d21      	ldr	r5, [pc, #132]	; (400594 <gfx_mono_draw_char+0xa4>)
  40050e:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  400510:	f89b 3000 	ldrb.w	r3, [fp]
  400514:	b113      	cbz	r3, 40051c <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  400516:	b003      	add	sp, #12
  400518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  40051c:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400520:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  400522:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  400526:	bf18      	it	ne
  400528:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  40052a:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  40052e:	f89b 700a 	ldrb.w	r7, [fp, #10]
  400532:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  400534:	fb17 f70a 	smulbb	r7, r7, sl
  400538:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  40053c:	f8db 3004 	ldr.w	r3, [fp, #4]
  400540:	fa13 f787 	uxtah	r7, r3, r7
  400544:	e01f      	b.n	400586 <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  400546:	0064      	lsls	r4, r4, #1
  400548:	b2e4      	uxtb	r4, r4
  40054a:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  40054c:	b2eb      	uxtb	r3, r5
  40054e:	429e      	cmp	r6, r3
  400550:	d910      	bls.n	400574 <gfx_mono_draw_char+0x84>
  400552:	b2eb      	uxtb	r3, r5
  400554:	eb08 0003 	add.w	r0, r8, r3
  400558:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  40055a:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  40055e:	bf08      	it	eq
  400560:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  400564:	f014 0f80 	tst.w	r4, #128	; 0x80
  400568:	d0ed      	beq.n	400546 <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  40056a:	2201      	movs	r2, #1
  40056c:	4649      	mov	r1, r9
  40056e:	4b0a      	ldr	r3, [pc, #40]	; (400598 <gfx_mono_draw_char+0xa8>)
  400570:	4798      	blx	r3
  400572:	e7e8      	b.n	400546 <gfx_mono_draw_char+0x56>
		inc_y += 1;
  400574:	f109 0901 	add.w	r9, r9, #1
  400578:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  40057c:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  400580:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  400584:	d0c7      	beq.n	400516 <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  400586:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  40058a:	2e00      	cmp	r6, #0
  40058c:	d0f2      	beq.n	400574 <gfx_mono_draw_char+0x84>
  40058e:	2500      	movs	r5, #0
  400590:	462c      	mov	r4, r5
  400592:	e7de      	b.n	400552 <gfx_mono_draw_char+0x62>
  400594:	004004b9 	.word	0x004004b9
  400598:	00400685 	.word	0x00400685

0040059c <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  40059c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4005a0:	4604      	mov	r4, r0
  4005a2:	4690      	mov	r8, r2
  4005a4:	461d      	mov	r5, r3
  4005a6:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  4005a8:	4f0d      	ldr	r7, [pc, #52]	; (4005e0 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  4005aa:	460e      	mov	r6, r1
  4005ac:	e008      	b.n	4005c0 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  4005ae:	7a6a      	ldrb	r2, [r5, #9]
  4005b0:	3201      	adds	r2, #1
  4005b2:	4442      	add	r2, r8
  4005b4:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  4005b8:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  4005ba:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4005be:	b16b      	cbz	r3, 4005dc <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  4005c0:	7820      	ldrb	r0, [r4, #0]
  4005c2:	280a      	cmp	r0, #10
  4005c4:	d0f3      	beq.n	4005ae <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  4005c6:	280d      	cmp	r0, #13
  4005c8:	d0f7      	beq.n	4005ba <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  4005ca:	462b      	mov	r3, r5
  4005cc:	4642      	mov	r2, r8
  4005ce:	4649      	mov	r1, r9
  4005d0:	47b8      	blx	r7
			x += font->width;
  4005d2:	7a2b      	ldrb	r3, [r5, #8]
  4005d4:	4499      	add	r9, r3
  4005d6:	fa5f f989 	uxtb.w	r9, r9
  4005da:	e7ee      	b.n	4005ba <gfx_mono_draw_string+0x1e>
}
  4005dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4005e0:	004004f1 	.word	0x004004f1

004005e4 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  4005e4:	b570      	push	{r4, r5, r6, lr}
  4005e6:	4604      	mov	r4, r0
  4005e8:	460d      	mov	r5, r1
  4005ea:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  4005ec:	b91b      	cbnz	r3, 4005f6 <gfx_mono_ssd1306_put_byte+0x12>
  4005ee:	4b0d      	ldr	r3, [pc, #52]	; (400624 <gfx_mono_ssd1306_put_byte+0x40>)
  4005f0:	4798      	blx	r3
  4005f2:	42b0      	cmp	r0, r6
  4005f4:	d015      	beq.n	400622 <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  4005f6:	4632      	mov	r2, r6
  4005f8:	4629      	mov	r1, r5
  4005fa:	4620      	mov	r0, r4
  4005fc:	4b0a      	ldr	r3, [pc, #40]	; (400628 <gfx_mono_ssd1306_put_byte+0x44>)
  4005fe:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400600:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400604:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400608:	4c08      	ldr	r4, [pc, #32]	; (40062c <gfx_mono_ssd1306_put_byte+0x48>)
  40060a:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  40060c:	f3c5 1002 	ubfx	r0, r5, #4, #3
  400610:	f040 0010 	orr.w	r0, r0, #16
  400614:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400616:	f005 000f 	and.w	r0, r5, #15
  40061a:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  40061c:	4630      	mov	r0, r6
  40061e:	4b04      	ldr	r3, [pc, #16]	; (400630 <gfx_mono_ssd1306_put_byte+0x4c>)
  400620:	4798      	blx	r3
  400622:	bd70      	pop	{r4, r5, r6, pc}
  400624:	004003d9 	.word	0x004003d9
  400628:	004003c9 	.word	0x004003c9
  40062c:	004006f5 	.word	0x004006f5
  400630:	00400915 	.word	0x00400915

00400634 <gfx_mono_ssd1306_init>:
{
  400634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400638:	480d      	ldr	r0, [pc, #52]	; (400670 <gfx_mono_ssd1306_init+0x3c>)
  40063a:	4b0e      	ldr	r3, [pc, #56]	; (400674 <gfx_mono_ssd1306_init+0x40>)
  40063c:	4798      	blx	r3
	ssd1306_init();
  40063e:	4b0e      	ldr	r3, [pc, #56]	; (400678 <gfx_mono_ssd1306_init+0x44>)
  400640:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  400642:	2040      	movs	r0, #64	; 0x40
  400644:	4b0d      	ldr	r3, [pc, #52]	; (40067c <gfx_mono_ssd1306_init+0x48>)
  400646:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400648:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  40064a:	f04f 0801 	mov.w	r8, #1
  40064e:	462f      	mov	r7, r5
  400650:	4e0b      	ldr	r6, [pc, #44]	; (400680 <gfx_mono_ssd1306_init+0x4c>)
{
  400652:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400654:	4643      	mov	r3, r8
  400656:	463a      	mov	r2, r7
  400658:	b2e1      	uxtb	r1, r4
  40065a:	4628      	mov	r0, r5
  40065c:	47b0      	blx	r6
  40065e:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400660:	2c80      	cmp	r4, #128	; 0x80
  400662:	d1f7      	bne.n	400654 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400664:	3501      	adds	r5, #1
  400666:	b2ed      	uxtb	r5, r5
  400668:	2d04      	cmp	r5, #4
  40066a:	d1f2      	bne.n	400652 <gfx_mono_ssd1306_init+0x1e>
  40066c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400670:	204009f4 	.word	0x204009f4
  400674:	004003bd 	.word	0x004003bd
  400678:	00400735 	.word	0x00400735
  40067c:	004006f5 	.word	0x004006f5
  400680:	004005e5 	.word	0x004005e5

00400684 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  400684:	09c3      	lsrs	r3, r0, #7
  400686:	d12a      	bne.n	4006de <gfx_mono_ssd1306_draw_pixel+0x5a>
  400688:	291f      	cmp	r1, #31
  40068a:	d828      	bhi.n	4006de <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  40068c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400690:	4614      	mov	r4, r2
  400692:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  400694:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  400696:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  40069a:	2201      	movs	r2, #1
  40069c:	fa02 f701 	lsl.w	r7, r2, r1
  4006a0:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  4006a4:	4601      	mov	r1, r0
  4006a6:	4630      	mov	r0, r6
  4006a8:	4b0d      	ldr	r3, [pc, #52]	; (4006e0 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  4006aa:	4798      	blx	r3
  4006ac:	4602      	mov	r2, r0
	switch (color) {
  4006ae:	2c01      	cmp	r4, #1
  4006b0:	d009      	beq.n	4006c6 <gfx_mono_ssd1306_draw_pixel+0x42>
  4006b2:	b164      	cbz	r4, 4006ce <gfx_mono_ssd1306_draw_pixel+0x4a>
  4006b4:	2c02      	cmp	r4, #2
  4006b6:	d00e      	beq.n	4006d6 <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  4006b8:	2300      	movs	r3, #0
  4006ba:	4629      	mov	r1, r5
  4006bc:	4630      	mov	r0, r6
  4006be:	4c09      	ldr	r4, [pc, #36]	; (4006e4 <gfx_mono_ssd1306_draw_pixel+0x60>)
  4006c0:	47a0      	blx	r4
  4006c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  4006c6:	ea48 0200 	orr.w	r2, r8, r0
  4006ca:	b2d2      	uxtb	r2, r2
		break;
  4006cc:	e7f4      	b.n	4006b8 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  4006ce:	ea20 0207 	bic.w	r2, r0, r7
  4006d2:	b2d2      	uxtb	r2, r2
		break;
  4006d4:	e7f0      	b.n	4006b8 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  4006d6:	ea88 0200 	eor.w	r2, r8, r0
  4006da:	b2d2      	uxtb	r2, r2
		break;
  4006dc:	e7ec      	b.n	4006b8 <gfx_mono_ssd1306_draw_pixel+0x34>
  4006de:	4770      	bx	lr
  4006e0:	004003d9 	.word	0x004003d9
  4006e4:	004005e5 	.word	0x004005e5

004006e8 <gfx_mono_ssd1306_get_byte>:
{
  4006e8:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  4006ea:	4b01      	ldr	r3, [pc, #4]	; (4006f0 <gfx_mono_ssd1306_get_byte+0x8>)
  4006ec:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  4006ee:	bd08      	pop	{r3, pc}
  4006f0:	004003d9 	.word	0x004003d9

004006f4 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  4006f4:	b538      	push	{r3, r4, r5, lr}
  4006f6:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4006f8:	2208      	movs	r2, #8
  4006fa:	4b09      	ldr	r3, [pc, #36]	; (400720 <ssd1306_write_command+0x2c>)
  4006fc:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4006fe:	4c09      	ldr	r4, [pc, #36]	; (400724 <ssd1306_write_command+0x30>)
  400700:	2101      	movs	r1, #1
  400702:	4620      	mov	r0, r4
  400704:	4b08      	ldr	r3, [pc, #32]	; (400728 <ssd1306_write_command+0x34>)
  400706:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400708:	2301      	movs	r3, #1
  40070a:	461a      	mov	r2, r3
  40070c:	4629      	mov	r1, r5
  40070e:	4620      	mov	r0, r4
  400710:	4c06      	ldr	r4, [pc, #24]	; (40072c <ssd1306_write_command+0x38>)
  400712:	47a0      	blx	r4
	delay_us(10);
  400714:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400718:	4b05      	ldr	r3, [pc, #20]	; (400730 <ssd1306_write_command+0x3c>)
  40071a:	4798      	blx	r3
  40071c:	bd38      	pop	{r3, r4, r5, pc}
  40071e:	bf00      	nop
  400720:	400e1000 	.word	0x400e1000
  400724:	40008000 	.word	0x40008000
  400728:	0040029d 	.word	0x0040029d
  40072c:	004002b3 	.word	0x004002b3
  400730:	20400001 	.word	0x20400001

00400734 <ssd1306_init>:
{
  400734:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400738:	4d66      	ldr	r5, [pc, #408]	; (4008d4 <ssd1306_init+0x1a0>)
  40073a:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  40073e:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400740:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400744:	4b64      	ldr	r3, [pc, #400]	; (4008d8 <ssd1306_init+0x1a4>)
  400746:	2708      	movs	r7, #8
  400748:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40074a:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40074e:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400750:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400754:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  400756:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400758:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40075c:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  40075e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400762:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400764:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  400766:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40076a:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  40076c:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40076e:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400772:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400774:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400776:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40077a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40077c:	f022 0208 	bic.w	r2, r2, #8
  400780:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400782:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400784:	f022 0208 	bic.w	r2, r2, #8
  400788:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  40078a:	601f      	str	r7, [r3, #0]
  40078c:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40078e:	631f      	str	r7, [r3, #48]	; 0x30
  400790:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400792:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400910 <ssd1306_init+0x1dc>
  400796:	2300      	movs	r3, #0
  400798:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40079c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007a0:	4640      	mov	r0, r8
  4007a2:	4c4e      	ldr	r4, [pc, #312]	; (4008dc <ssd1306_init+0x1a8>)
  4007a4:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4007a6:	2300      	movs	r3, #0
  4007a8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4007ac:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007b0:	4640      	mov	r0, r8
  4007b2:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4007b4:	2300      	movs	r3, #0
  4007b6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4007ba:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007be:	4640      	mov	r0, r8
  4007c0:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4007c2:	2300      	movs	r3, #0
  4007c4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4007c8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007cc:	4640      	mov	r0, r8
  4007ce:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4007d0:	2300      	movs	r3, #0
  4007d2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4007d6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007da:	4640      	mov	r0, r8
  4007dc:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4007de:	2300      	movs	r3, #0
  4007e0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4007e4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007e8:	4640      	mov	r0, r8
  4007ea:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4007ec:	4c3c      	ldr	r4, [pc, #240]	; (4008e0 <ssd1306_init+0x1ac>)
  4007ee:	f04f 0902 	mov.w	r9, #2
  4007f2:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4007f6:	f04f 0880 	mov.w	r8, #128	; 0x80
  4007fa:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4007fe:	6863      	ldr	r3, [r4, #4]
  400800:	f043 0301 	orr.w	r3, r3, #1
  400804:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  400806:	463a      	mov	r2, r7
  400808:	2101      	movs	r1, #1
  40080a:	4620      	mov	r0, r4
  40080c:	4b35      	ldr	r3, [pc, #212]	; (4008e4 <ssd1306_init+0x1b0>)
  40080e:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  400810:	2200      	movs	r2, #0
  400812:	2101      	movs	r1, #1
  400814:	4620      	mov	r0, r4
  400816:	4b34      	ldr	r3, [pc, #208]	; (4008e8 <ssd1306_init+0x1b4>)
  400818:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  40081a:	2200      	movs	r2, #0
  40081c:	2101      	movs	r1, #1
  40081e:	4620      	mov	r0, r4
  400820:	4b32      	ldr	r3, [pc, #200]	; (4008ec <ssd1306_init+0x1b8>)
  400822:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400824:	6863      	ldr	r3, [r4, #4]
  400826:	f023 0302 	bic.w	r3, r3, #2
  40082a:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  40082c:	2200      	movs	r2, #0
  40082e:	2101      	movs	r1, #1
  400830:	4620      	mov	r0, r4
  400832:	4b2f      	ldr	r3, [pc, #188]	; (4008f0 <ssd1306_init+0x1bc>)
  400834:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400836:	6863      	ldr	r3, [r4, #4]
  400838:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40083c:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  40083e:	6863      	ldr	r3, [r4, #4]
  400840:	f043 0310 	orr.w	r3, r3, #16
  400844:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  400846:	492b      	ldr	r1, [pc, #172]	; (4008f4 <ssd1306_init+0x1c0>)
  400848:	482b      	ldr	r0, [pc, #172]	; (4008f8 <ssd1306_init+0x1c4>)
  40084a:	4b2c      	ldr	r3, [pc, #176]	; (4008fc <ssd1306_init+0x1c8>)
  40084c:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  40084e:	b2c2      	uxtb	r2, r0
  400850:	2101      	movs	r1, #1
  400852:	4620      	mov	r0, r4
  400854:	4b2a      	ldr	r3, [pc, #168]	; (400900 <ssd1306_init+0x1cc>)
  400856:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400858:	4620      	mov	r0, r4
  40085a:	4b2a      	ldr	r3, [pc, #168]	; (400904 <ssd1306_init+0x1d0>)
  40085c:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40085e:	2301      	movs	r3, #1
  400860:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400862:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  400864:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400868:	4c27      	ldr	r4, [pc, #156]	; (400908 <ssd1306_init+0x1d4>)
  40086a:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40086c:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  40086e:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400872:	47a0      	blx	r4
  400874:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  400876:	20a8      	movs	r0, #168	; 0xa8
  400878:	4c24      	ldr	r4, [pc, #144]	; (40090c <ssd1306_init+0x1d8>)
  40087a:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  40087c:	201f      	movs	r0, #31
  40087e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400880:	20d3      	movs	r0, #211	; 0xd3
  400882:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400884:	2000      	movs	r0, #0
  400886:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400888:	2040      	movs	r0, #64	; 0x40
  40088a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  40088c:	20a1      	movs	r0, #161	; 0xa1
  40088e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400890:	20c8      	movs	r0, #200	; 0xc8
  400892:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400894:	20da      	movs	r0, #218	; 0xda
  400896:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400898:	4648      	mov	r0, r9
  40089a:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  40089c:	2081      	movs	r0, #129	; 0x81
  40089e:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  4008a0:	208f      	movs	r0, #143	; 0x8f
  4008a2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  4008a4:	20a4      	movs	r0, #164	; 0xa4
  4008a6:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  4008a8:	20a6      	movs	r0, #166	; 0xa6
  4008aa:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  4008ac:	20d5      	movs	r0, #213	; 0xd5
  4008ae:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  4008b0:	4640      	mov	r0, r8
  4008b2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  4008b4:	208d      	movs	r0, #141	; 0x8d
  4008b6:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  4008b8:	2014      	movs	r0, #20
  4008ba:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  4008bc:	20db      	movs	r0, #219	; 0xdb
  4008be:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  4008c0:	2040      	movs	r0, #64	; 0x40
  4008c2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  4008c4:	20d9      	movs	r0, #217	; 0xd9
  4008c6:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  4008c8:	20f1      	movs	r0, #241	; 0xf1
  4008ca:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  4008cc:	20af      	movs	r0, #175	; 0xaf
  4008ce:	47a0      	blx	r4
  4008d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4008d4:	400e1200 	.word	0x400e1200
  4008d8:	400e1000 	.word	0x400e1000
  4008dc:	00400c31 	.word	0x00400c31
  4008e0:	40008000 	.word	0x40008000
  4008e4:	00400323 	.word	0x00400323
  4008e8:	004002e7 	.word	0x004002e7
  4008ec:	00400305 	.word	0x00400305
  4008f0:	00400369 	.word	0x00400369
  4008f4:	08f0d180 	.word	0x08f0d180
  4008f8:	001e8480 	.word	0x001e8480
  4008fc:	0040037d 	.word	0x0040037d
  400900:	00400393 	.word	0x00400393
  400904:	00400271 	.word	0x00400271
  400908:	20400001 	.word	0x20400001
  40090c:	004006f5 	.word	0x004006f5
  400910:	400e1400 	.word	0x400e1400

00400914 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400914:	b538      	push	{r3, r4, r5, lr}
  400916:	4605      	mov	r5, r0
  400918:	2208      	movs	r2, #8
  40091a:	4b09      	ldr	r3, [pc, #36]	; (400940 <ssd1306_write_data+0x2c>)
  40091c:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  40091e:	4c09      	ldr	r4, [pc, #36]	; (400944 <ssd1306_write_data+0x30>)
  400920:	2101      	movs	r1, #1
  400922:	4620      	mov	r0, r4
  400924:	4b08      	ldr	r3, [pc, #32]	; (400948 <ssd1306_write_data+0x34>)
  400926:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400928:	2301      	movs	r3, #1
  40092a:	461a      	mov	r2, r3
  40092c:	4629      	mov	r1, r5
  40092e:	4620      	mov	r0, r4
  400930:	4c06      	ldr	r4, [pc, #24]	; (40094c <ssd1306_write_data+0x38>)
  400932:	47a0      	blx	r4
	delay_us(10);
  400934:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400938:	4b05      	ldr	r3, [pc, #20]	; (400950 <ssd1306_write_data+0x3c>)
  40093a:	4798      	blx	r3
  40093c:	bd38      	pop	{r3, r4, r5, pc}
  40093e:	bf00      	nop
  400940:	400e1000 	.word	0x400e1000
  400944:	40008000 	.word	0x40008000
  400948:	0040029d 	.word	0x0040029d
  40094c:	004002b3 	.word	0x004002b3
  400950:	20400001 	.word	0x20400001

00400954 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400954:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400956:	4810      	ldr	r0, [pc, #64]	; (400998 <sysclk_init+0x44>)
  400958:	4b10      	ldr	r3, [pc, #64]	; (40099c <sysclk_init+0x48>)
  40095a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40095c:	213e      	movs	r1, #62	; 0x3e
  40095e:	2000      	movs	r0, #0
  400960:	4b0f      	ldr	r3, [pc, #60]	; (4009a0 <sysclk_init+0x4c>)
  400962:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400964:	4c0f      	ldr	r4, [pc, #60]	; (4009a4 <sysclk_init+0x50>)
  400966:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400968:	2800      	cmp	r0, #0
  40096a:	d0fc      	beq.n	400966 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  40096c:	4b0e      	ldr	r3, [pc, #56]	; (4009a8 <sysclk_init+0x54>)
  40096e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400970:	4a0e      	ldr	r2, [pc, #56]	; (4009ac <sysclk_init+0x58>)
  400972:	4b0f      	ldr	r3, [pc, #60]	; (4009b0 <sysclk_init+0x5c>)
  400974:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400976:	4c0f      	ldr	r4, [pc, #60]	; (4009b4 <sysclk_init+0x60>)
  400978:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40097a:	2800      	cmp	r0, #0
  40097c:	d0fc      	beq.n	400978 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  40097e:	2002      	movs	r0, #2
  400980:	4b0d      	ldr	r3, [pc, #52]	; (4009b8 <sysclk_init+0x64>)
  400982:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400984:	2000      	movs	r0, #0
  400986:	4b0d      	ldr	r3, [pc, #52]	; (4009bc <sysclk_init+0x68>)
  400988:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40098a:	4b0d      	ldr	r3, [pc, #52]	; (4009c0 <sysclk_init+0x6c>)
  40098c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40098e:	4802      	ldr	r0, [pc, #8]	; (400998 <sysclk_init+0x44>)
  400990:	4b02      	ldr	r3, [pc, #8]	; (40099c <sysclk_init+0x48>)
  400992:	4798      	blx	r3
  400994:	bd10      	pop	{r4, pc}
  400996:	bf00      	nop
  400998:	11e1a300 	.word	0x11e1a300
  40099c:	00401435 	.word	0x00401435
  4009a0:	00400ec1 	.word	0x00400ec1
  4009a4:	00400f15 	.word	0x00400f15
  4009a8:	00400f25 	.word	0x00400f25
  4009ac:	20183f01 	.word	0x20183f01
  4009b0:	400e0600 	.word	0x400e0600
  4009b4:	00400f35 	.word	0x00400f35
  4009b8:	00400e25 	.word	0x00400e25
  4009bc:	00400e5d 	.word	0x00400e5d
  4009c0:	00401329 	.word	0x00401329

004009c4 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4009c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4009c6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4009ca:	4b48      	ldr	r3, [pc, #288]	; (400aec <board_init+0x128>)
  4009cc:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4009ce:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009d2:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4009d6:	4b46      	ldr	r3, [pc, #280]	; (400af0 <board_init+0x12c>)
  4009d8:	2200      	movs	r2, #0
  4009da:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4009de:	695a      	ldr	r2, [r3, #20]
  4009e0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4009e4:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4009e6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009ea:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4009ee:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4009f2:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4009f6:	f007 0007 	and.w	r0, r7, #7
  4009fa:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4009fc:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400a00:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400a04:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400a08:	f3bf 8f4f 	dsb	sy
  400a0c:	f04f 34ff 	mov.w	r4, #4294967295
  400a10:	fa04 fc00 	lsl.w	ip, r4, r0
  400a14:	fa06 f000 	lsl.w	r0, r6, r0
  400a18:	fa04 f40e 	lsl.w	r4, r4, lr
  400a1c:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400a20:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400a22:	463a      	mov	r2, r7
  400a24:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400a26:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400a2a:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400a2e:	3a01      	subs	r2, #1
  400a30:	4423      	add	r3, r4
  400a32:	f1b2 3fff 	cmp.w	r2, #4294967295
  400a36:	d1f6      	bne.n	400a26 <board_init+0x62>
        } while(sets--);
  400a38:	3e01      	subs	r6, #1
  400a3a:	4460      	add	r0, ip
  400a3c:	f1b6 3fff 	cmp.w	r6, #4294967295
  400a40:	d1ef      	bne.n	400a22 <board_init+0x5e>
  400a42:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400a46:	4b2a      	ldr	r3, [pc, #168]	; (400af0 <board_init+0x12c>)
  400a48:	695a      	ldr	r2, [r3, #20]
  400a4a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400a4e:	615a      	str	r2, [r3, #20]
  400a50:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a54:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a58:	4a26      	ldr	r2, [pc, #152]	; (400af4 <board_init+0x130>)
  400a5a:	4927      	ldr	r1, [pc, #156]	; (400af8 <board_init+0x134>)
  400a5c:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a5e:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400a62:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400a64:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a68:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400a6c:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400a70:	f022 0201 	bic.w	r2, r2, #1
  400a74:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400a78:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400a7c:	f022 0201 	bic.w	r2, r2, #1
  400a80:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400a84:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a88:	f3bf 8f6f 	isb	sy
  400a8c:	200a      	movs	r0, #10
  400a8e:	4c1b      	ldr	r4, [pc, #108]	; (400afc <board_init+0x138>)
  400a90:	47a0      	blx	r4
  400a92:	200b      	movs	r0, #11
  400a94:	47a0      	blx	r4
  400a96:	200c      	movs	r0, #12
  400a98:	47a0      	blx	r4
  400a9a:	2010      	movs	r0, #16
  400a9c:	47a0      	blx	r4
  400a9e:	2011      	movs	r0, #17
  400aa0:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400aa2:	4b17      	ldr	r3, [pc, #92]	; (400b00 <board_init+0x13c>)
  400aa4:	f44f 7280 	mov.w	r2, #256	; 0x100
  400aa8:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400aaa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400aae:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400ab0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400ab4:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400ab8:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400aba:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400abe:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400ac0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400ac4:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400ac6:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400ac8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400acc:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400ace:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400ad2:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400ad4:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400ad6:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400ada:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400adc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400ae0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400ae4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400ae8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400aea:	bf00      	nop
  400aec:	400e1850 	.word	0x400e1850
  400af0:	e000ed00 	.word	0xe000ed00
  400af4:	400e0c00 	.word	0x400e0c00
  400af8:	5a00080c 	.word	0x5a00080c
  400afc:	00400f45 	.word	0x00400f45
  400b00:	400e1200 	.word	0x400e1200

00400b04 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400b04:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400b08:	0053      	lsls	r3, r2, #1
  400b0a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400b0e:	fbb2 f2f3 	udiv	r2, r2, r3
  400b12:	3a01      	subs	r2, #1
  400b14:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400b18:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400b1c:	4770      	bx	lr

00400b1e <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400b1e:	6301      	str	r1, [r0, #48]	; 0x30
  400b20:	4770      	bx	lr

00400b22 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400b22:	6341      	str	r1, [r0, #52]	; 0x34
  400b24:	4770      	bx	lr

00400b26 <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  400b26:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  400b2a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400b2e:	d105      	bne.n	400b3c <pio_get+0x16>
		ul_reg = p_pio->PIO_ODSR;
  400b30:	6b83      	ldr	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
	}

	if ((ul_reg & ul_mask) == 0) {
  400b32:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
  400b34:	bf14      	ite	ne
  400b36:	2001      	movne	r0, #1
  400b38:	2000      	moveq	r0, #0
  400b3a:	4770      	bx	lr
		ul_reg = p_pio->PIO_PDSR;
  400b3c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  400b3e:	e7f8      	b.n	400b32 <pio_get+0xc>

00400b40 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400b40:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400b42:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400b46:	d03a      	beq.n	400bbe <pio_set_peripheral+0x7e>
  400b48:	d813      	bhi.n	400b72 <pio_set_peripheral+0x32>
  400b4a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400b4e:	d025      	beq.n	400b9c <pio_set_peripheral+0x5c>
  400b50:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400b54:	d10a      	bne.n	400b6c <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b56:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400b58:	4313      	orrs	r3, r2
  400b5a:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400b5c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b5e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400b60:	400b      	ands	r3, r1
  400b62:	ea23 0302 	bic.w	r3, r3, r2
  400b66:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400b68:	6042      	str	r2, [r0, #4]
  400b6a:	4770      	bx	lr
	switch (ul_type) {
  400b6c:	2900      	cmp	r1, #0
  400b6e:	d1fb      	bne.n	400b68 <pio_set_peripheral+0x28>
  400b70:	4770      	bx	lr
  400b72:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400b76:	d021      	beq.n	400bbc <pio_set_peripheral+0x7c>
  400b78:	d809      	bhi.n	400b8e <pio_set_peripheral+0x4e>
  400b7a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400b7e:	d1f3      	bne.n	400b68 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b80:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400b82:	4313      	orrs	r3, r2
  400b84:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b86:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400b88:	4313      	orrs	r3, r2
  400b8a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400b8c:	e7ec      	b.n	400b68 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400b8e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400b92:	d013      	beq.n	400bbc <pio_set_peripheral+0x7c>
  400b94:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400b98:	d010      	beq.n	400bbc <pio_set_peripheral+0x7c>
  400b9a:	e7e5      	b.n	400b68 <pio_set_peripheral+0x28>
{
  400b9c:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b9e:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400ba0:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400ba2:	43d3      	mvns	r3, r2
  400ba4:	4021      	ands	r1, r4
  400ba6:	461c      	mov	r4, r3
  400ba8:	4019      	ands	r1, r3
  400baa:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400bac:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400bae:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400bb0:	400b      	ands	r3, r1
  400bb2:	4023      	ands	r3, r4
  400bb4:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400bb6:	6042      	str	r2, [r0, #4]
}
  400bb8:	f85d 4b04 	ldr.w	r4, [sp], #4
  400bbc:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bbe:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400bc0:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400bc2:	400b      	ands	r3, r1
  400bc4:	ea23 0302 	bic.w	r3, r3, r2
  400bc8:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400bca:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400bcc:	4313      	orrs	r3, r2
  400bce:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400bd0:	e7ca      	b.n	400b68 <pio_set_peripheral+0x28>

00400bd2 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400bd2:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400bd4:	f012 0f01 	tst.w	r2, #1
  400bd8:	d10d      	bne.n	400bf6 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400bda:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400bdc:	f012 0f0a 	tst.w	r2, #10
  400be0:	d00b      	beq.n	400bfa <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400be2:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400be4:	f012 0f02 	tst.w	r2, #2
  400be8:	d109      	bne.n	400bfe <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400bea:	f012 0f08 	tst.w	r2, #8
  400bee:	d008      	beq.n	400c02 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400bf0:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400bf4:	e005      	b.n	400c02 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400bf6:	6641      	str	r1, [r0, #100]	; 0x64
  400bf8:	e7f0      	b.n	400bdc <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400bfa:	6241      	str	r1, [r0, #36]	; 0x24
  400bfc:	e7f2      	b.n	400be4 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400bfe:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400c02:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400c04:	6001      	str	r1, [r0, #0]
  400c06:	4770      	bx	lr

00400c08 <pio_set_output>:
{
  400c08:	b410      	push	{r4}
  400c0a:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400c0c:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400c0e:	b94c      	cbnz	r4, 400c24 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400c10:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400c12:	b14b      	cbz	r3, 400c28 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400c14:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400c16:	b94a      	cbnz	r2, 400c2c <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400c18:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400c1a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400c1c:	6001      	str	r1, [r0, #0]
}
  400c1e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c22:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400c24:	6641      	str	r1, [r0, #100]	; 0x64
  400c26:	e7f4      	b.n	400c12 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400c28:	6541      	str	r1, [r0, #84]	; 0x54
  400c2a:	e7f4      	b.n	400c16 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400c2c:	6301      	str	r1, [r0, #48]	; 0x30
  400c2e:	e7f4      	b.n	400c1a <pio_set_output+0x12>

00400c30 <pio_configure>:
{
  400c30:	b570      	push	{r4, r5, r6, lr}
  400c32:	b082      	sub	sp, #8
  400c34:	4605      	mov	r5, r0
  400c36:	4616      	mov	r6, r2
  400c38:	461c      	mov	r4, r3
	switch (ul_type) {
  400c3a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400c3e:	d014      	beq.n	400c6a <pio_configure+0x3a>
  400c40:	d90a      	bls.n	400c58 <pio_configure+0x28>
  400c42:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400c46:	d024      	beq.n	400c92 <pio_configure+0x62>
  400c48:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c4c:	d021      	beq.n	400c92 <pio_configure+0x62>
  400c4e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400c52:	d017      	beq.n	400c84 <pio_configure+0x54>
		return 0;
  400c54:	2000      	movs	r0, #0
  400c56:	e01a      	b.n	400c8e <pio_configure+0x5e>
	switch (ul_type) {
  400c58:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400c5c:	d005      	beq.n	400c6a <pio_configure+0x3a>
  400c5e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400c62:	d002      	beq.n	400c6a <pio_configure+0x3a>
  400c64:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400c68:	d1f4      	bne.n	400c54 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400c6a:	4632      	mov	r2, r6
  400c6c:	4628      	mov	r0, r5
  400c6e:	4b11      	ldr	r3, [pc, #68]	; (400cb4 <pio_configure+0x84>)
  400c70:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400c72:	f014 0f01 	tst.w	r4, #1
  400c76:	d102      	bne.n	400c7e <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400c78:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400c7a:	2001      	movs	r0, #1
  400c7c:	e007      	b.n	400c8e <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400c7e:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400c80:	2001      	movs	r0, #1
  400c82:	e004      	b.n	400c8e <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400c84:	461a      	mov	r2, r3
  400c86:	4631      	mov	r1, r6
  400c88:	4b0b      	ldr	r3, [pc, #44]	; (400cb8 <pio_configure+0x88>)
  400c8a:	4798      	blx	r3
	return 1;
  400c8c:	2001      	movs	r0, #1
}
  400c8e:	b002      	add	sp, #8
  400c90:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400c92:	f004 0301 	and.w	r3, r4, #1
  400c96:	9300      	str	r3, [sp, #0]
  400c98:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400c9c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400ca0:	bf14      	ite	ne
  400ca2:	2200      	movne	r2, #0
  400ca4:	2201      	moveq	r2, #1
  400ca6:	4631      	mov	r1, r6
  400ca8:	4628      	mov	r0, r5
  400caa:	4c04      	ldr	r4, [pc, #16]	; (400cbc <pio_configure+0x8c>)
  400cac:	47a0      	blx	r4
	return 1;
  400cae:	2001      	movs	r0, #1
		break;
  400cb0:	e7ed      	b.n	400c8e <pio_configure+0x5e>
  400cb2:	bf00      	nop
  400cb4:	00400b41 	.word	0x00400b41
  400cb8:	00400bd3 	.word	0x00400bd3
  400cbc:	00400c09 	.word	0x00400c09

00400cc0 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400cc0:	f012 0f10 	tst.w	r2, #16
  400cc4:	d012      	beq.n	400cec <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400cc6:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400cca:	f012 0f20 	tst.w	r2, #32
  400cce:	d007      	beq.n	400ce0 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400cd0:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400cd4:	f012 0f40 	tst.w	r2, #64	; 0x40
  400cd8:	d005      	beq.n	400ce6 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400cda:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400cde:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400ce0:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400ce4:	e7f6      	b.n	400cd4 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400ce6:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400cea:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400cec:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400cf0:	4770      	bx	lr

00400cf2 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400cf2:	6401      	str	r1, [r0, #64]	; 0x40
  400cf4:	4770      	bx	lr

00400cf6 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400cf6:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400cf8:	4770      	bx	lr

00400cfa <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400cfa:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400cfc:	4770      	bx	lr
	...

00400d00 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400d00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d04:	4604      	mov	r4, r0
  400d06:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400d08:	4b0e      	ldr	r3, [pc, #56]	; (400d44 <pio_handler_process+0x44>)
  400d0a:	4798      	blx	r3
  400d0c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400d0e:	4620      	mov	r0, r4
  400d10:	4b0d      	ldr	r3, [pc, #52]	; (400d48 <pio_handler_process+0x48>)
  400d12:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400d14:	4005      	ands	r5, r0
  400d16:	d013      	beq.n	400d40 <pio_handler_process+0x40>
  400d18:	4c0c      	ldr	r4, [pc, #48]	; (400d4c <pio_handler_process+0x4c>)
  400d1a:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400d1e:	e003      	b.n	400d28 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400d20:	42b4      	cmp	r4, r6
  400d22:	d00d      	beq.n	400d40 <pio_handler_process+0x40>
  400d24:	3410      	adds	r4, #16
		while (status != 0) {
  400d26:	b15d      	cbz	r5, 400d40 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400d28:	6820      	ldr	r0, [r4, #0]
  400d2a:	4540      	cmp	r0, r8
  400d2c:	d1f8      	bne.n	400d20 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400d2e:	6861      	ldr	r1, [r4, #4]
  400d30:	4229      	tst	r1, r5
  400d32:	d0f5      	beq.n	400d20 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400d34:	68e3      	ldr	r3, [r4, #12]
  400d36:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400d38:	6863      	ldr	r3, [r4, #4]
  400d3a:	ea25 0503 	bic.w	r5, r5, r3
  400d3e:	e7ef      	b.n	400d20 <pio_handler_process+0x20>
  400d40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400d44:	00400cf7 	.word	0x00400cf7
  400d48:	00400cfb 	.word	0x00400cfb
  400d4c:	20400bf4 	.word	0x20400bf4

00400d50 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400d52:	4c18      	ldr	r4, [pc, #96]	; (400db4 <pio_handler_set+0x64>)
  400d54:	6826      	ldr	r6, [r4, #0]
  400d56:	2e06      	cmp	r6, #6
  400d58:	d82a      	bhi.n	400db0 <pio_handler_set+0x60>
  400d5a:	f04f 0c00 	mov.w	ip, #0
  400d5e:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400d60:	4f15      	ldr	r7, [pc, #84]	; (400db8 <pio_handler_set+0x68>)
  400d62:	e004      	b.n	400d6e <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400d64:	3401      	adds	r4, #1
  400d66:	b2e4      	uxtb	r4, r4
  400d68:	46a4      	mov	ip, r4
  400d6a:	42a6      	cmp	r6, r4
  400d6c:	d309      	bcc.n	400d82 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400d6e:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400d70:	0125      	lsls	r5, r4, #4
  400d72:	597d      	ldr	r5, [r7, r5]
  400d74:	428d      	cmp	r5, r1
  400d76:	d1f5      	bne.n	400d64 <pio_handler_set+0x14>
  400d78:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400d7c:	686d      	ldr	r5, [r5, #4]
  400d7e:	4295      	cmp	r5, r2
  400d80:	d1f0      	bne.n	400d64 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400d82:	4d0d      	ldr	r5, [pc, #52]	; (400db8 <pio_handler_set+0x68>)
  400d84:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400d88:	eb05 040e 	add.w	r4, r5, lr
  400d8c:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400d90:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400d92:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400d94:	9906      	ldr	r1, [sp, #24]
  400d96:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400d98:	3601      	adds	r6, #1
  400d9a:	4566      	cmp	r6, ip
  400d9c:	d005      	beq.n	400daa <pio_handler_set+0x5a>
  400d9e:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400da0:	461a      	mov	r2, r3
  400da2:	4b06      	ldr	r3, [pc, #24]	; (400dbc <pio_handler_set+0x6c>)
  400da4:	4798      	blx	r3

	return 0;
  400da6:	2000      	movs	r0, #0
  400da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400daa:	4902      	ldr	r1, [pc, #8]	; (400db4 <pio_handler_set+0x64>)
  400dac:	600e      	str	r6, [r1, #0]
  400dae:	e7f6      	b.n	400d9e <pio_handler_set+0x4e>
		return 1;
  400db0:	2001      	movs	r0, #1
}
  400db2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400db4:	20400c64 	.word	0x20400c64
  400db8:	20400bf4 	.word	0x20400bf4
  400dbc:	00400cc1 	.word	0x00400cc1

00400dc0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400dc0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400dc2:	210a      	movs	r1, #10
  400dc4:	4801      	ldr	r0, [pc, #4]	; (400dcc <PIOA_Handler+0xc>)
  400dc6:	4b02      	ldr	r3, [pc, #8]	; (400dd0 <PIOA_Handler+0x10>)
  400dc8:	4798      	blx	r3
  400dca:	bd08      	pop	{r3, pc}
  400dcc:	400e0e00 	.word	0x400e0e00
  400dd0:	00400d01 	.word	0x00400d01

00400dd4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400dd4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400dd6:	210b      	movs	r1, #11
  400dd8:	4801      	ldr	r0, [pc, #4]	; (400de0 <PIOB_Handler+0xc>)
  400dda:	4b02      	ldr	r3, [pc, #8]	; (400de4 <PIOB_Handler+0x10>)
  400ddc:	4798      	blx	r3
  400dde:	bd08      	pop	{r3, pc}
  400de0:	400e1000 	.word	0x400e1000
  400de4:	00400d01 	.word	0x00400d01

00400de8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400de8:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400dea:	210c      	movs	r1, #12
  400dec:	4801      	ldr	r0, [pc, #4]	; (400df4 <PIOC_Handler+0xc>)
  400dee:	4b02      	ldr	r3, [pc, #8]	; (400df8 <PIOC_Handler+0x10>)
  400df0:	4798      	blx	r3
  400df2:	bd08      	pop	{r3, pc}
  400df4:	400e1200 	.word	0x400e1200
  400df8:	00400d01 	.word	0x00400d01

00400dfc <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400dfc:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400dfe:	2110      	movs	r1, #16
  400e00:	4801      	ldr	r0, [pc, #4]	; (400e08 <PIOD_Handler+0xc>)
  400e02:	4b02      	ldr	r3, [pc, #8]	; (400e0c <PIOD_Handler+0x10>)
  400e04:	4798      	blx	r3
  400e06:	bd08      	pop	{r3, pc}
  400e08:	400e1400 	.word	0x400e1400
  400e0c:	00400d01 	.word	0x00400d01

00400e10 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400e10:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400e12:	2111      	movs	r1, #17
  400e14:	4801      	ldr	r0, [pc, #4]	; (400e1c <PIOE_Handler+0xc>)
  400e16:	4b02      	ldr	r3, [pc, #8]	; (400e20 <PIOE_Handler+0x10>)
  400e18:	4798      	blx	r3
  400e1a:	bd08      	pop	{r3, pc}
  400e1c:	400e1600 	.word	0x400e1600
  400e20:	00400d01 	.word	0x00400d01

00400e24 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400e24:	2803      	cmp	r0, #3
  400e26:	d011      	beq.n	400e4c <pmc_mck_set_division+0x28>
  400e28:	2804      	cmp	r0, #4
  400e2a:	d012      	beq.n	400e52 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400e2c:	2802      	cmp	r0, #2
  400e2e:	bf0c      	ite	eq
  400e30:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400e34:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400e36:	4a08      	ldr	r2, [pc, #32]	; (400e58 <pmc_mck_set_division+0x34>)
  400e38:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400e3e:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400e40:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400e42:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e44:	f013 0f08 	tst.w	r3, #8
  400e48:	d0fb      	beq.n	400e42 <pmc_mck_set_division+0x1e>
}
  400e4a:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400e4c:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400e50:	e7f1      	b.n	400e36 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400e52:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400e56:	e7ee      	b.n	400e36 <pmc_mck_set_division+0x12>
  400e58:	400e0600 	.word	0x400e0600

00400e5c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400e5c:	4a17      	ldr	r2, [pc, #92]	; (400ebc <pmc_switch_mck_to_pllack+0x60>)
  400e5e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400e64:	4318      	orrs	r0, r3
  400e66:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e68:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e6a:	f013 0f08 	tst.w	r3, #8
  400e6e:	d10a      	bne.n	400e86 <pmc_switch_mck_to_pllack+0x2a>
  400e70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400e74:	4911      	ldr	r1, [pc, #68]	; (400ebc <pmc_switch_mck_to_pllack+0x60>)
  400e76:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400e78:	f012 0f08 	tst.w	r2, #8
  400e7c:	d103      	bne.n	400e86 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400e7e:	3b01      	subs	r3, #1
  400e80:	d1f9      	bne.n	400e76 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400e82:	2001      	movs	r0, #1
  400e84:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400e86:	4a0d      	ldr	r2, [pc, #52]	; (400ebc <pmc_switch_mck_to_pllack+0x60>)
  400e88:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e8a:	f023 0303 	bic.w	r3, r3, #3
  400e8e:	f043 0302 	orr.w	r3, r3, #2
  400e92:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e94:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e96:	f013 0f08 	tst.w	r3, #8
  400e9a:	d10a      	bne.n	400eb2 <pmc_switch_mck_to_pllack+0x56>
  400e9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ea0:	4906      	ldr	r1, [pc, #24]	; (400ebc <pmc_switch_mck_to_pllack+0x60>)
  400ea2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ea4:	f012 0f08 	tst.w	r2, #8
  400ea8:	d105      	bne.n	400eb6 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400eaa:	3b01      	subs	r3, #1
  400eac:	d1f9      	bne.n	400ea2 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400eae:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400eb0:	4770      	bx	lr
	return 0;
  400eb2:	2000      	movs	r0, #0
  400eb4:	4770      	bx	lr
  400eb6:	2000      	movs	r0, #0
  400eb8:	4770      	bx	lr
  400eba:	bf00      	nop
  400ebc:	400e0600 	.word	0x400e0600

00400ec0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400ec0:	b9a0      	cbnz	r0, 400eec <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400ec2:	480e      	ldr	r0, [pc, #56]	; (400efc <pmc_switch_mainck_to_xtal+0x3c>)
  400ec4:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400ec6:	0209      	lsls	r1, r1, #8
  400ec8:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400eca:	4a0d      	ldr	r2, [pc, #52]	; (400f00 <pmc_switch_mainck_to_xtal+0x40>)
  400ecc:	401a      	ands	r2, r3
  400ece:	4b0d      	ldr	r3, [pc, #52]	; (400f04 <pmc_switch_mainck_to_xtal+0x44>)
  400ed0:	4313      	orrs	r3, r2
  400ed2:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400ed4:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400ed6:	4602      	mov	r2, r0
  400ed8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400eda:	f013 0f01 	tst.w	r3, #1
  400ede:	d0fb      	beq.n	400ed8 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400ee0:	4a06      	ldr	r2, [pc, #24]	; (400efc <pmc_switch_mainck_to_xtal+0x3c>)
  400ee2:	6a11      	ldr	r1, [r2, #32]
  400ee4:	4b08      	ldr	r3, [pc, #32]	; (400f08 <pmc_switch_mainck_to_xtal+0x48>)
  400ee6:	430b      	orrs	r3, r1
  400ee8:	6213      	str	r3, [r2, #32]
  400eea:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400eec:	4903      	ldr	r1, [pc, #12]	; (400efc <pmc_switch_mainck_to_xtal+0x3c>)
  400eee:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400ef0:	4a06      	ldr	r2, [pc, #24]	; (400f0c <pmc_switch_mainck_to_xtal+0x4c>)
  400ef2:	401a      	ands	r2, r3
  400ef4:	4b06      	ldr	r3, [pc, #24]	; (400f10 <pmc_switch_mainck_to_xtal+0x50>)
  400ef6:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ef8:	620b      	str	r3, [r1, #32]
  400efa:	4770      	bx	lr
  400efc:	400e0600 	.word	0x400e0600
  400f00:	ffc8fffc 	.word	0xffc8fffc
  400f04:	00370001 	.word	0x00370001
  400f08:	01370000 	.word	0x01370000
  400f0c:	fec8fffc 	.word	0xfec8fffc
  400f10:	01370002 	.word	0x01370002

00400f14 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400f14:	4b02      	ldr	r3, [pc, #8]	; (400f20 <pmc_osc_is_ready_mainck+0xc>)
  400f16:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f18:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400f1c:	4770      	bx	lr
  400f1e:	bf00      	nop
  400f20:	400e0600 	.word	0x400e0600

00400f24 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400f24:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400f28:	4b01      	ldr	r3, [pc, #4]	; (400f30 <pmc_disable_pllack+0xc>)
  400f2a:	629a      	str	r2, [r3, #40]	; 0x28
  400f2c:	4770      	bx	lr
  400f2e:	bf00      	nop
  400f30:	400e0600 	.word	0x400e0600

00400f34 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400f34:	4b02      	ldr	r3, [pc, #8]	; (400f40 <pmc_is_locked_pllack+0xc>)
  400f36:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f38:	f000 0002 	and.w	r0, r0, #2
  400f3c:	4770      	bx	lr
  400f3e:	bf00      	nop
  400f40:	400e0600 	.word	0x400e0600

00400f44 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400f44:	283f      	cmp	r0, #63	; 0x3f
  400f46:	d81e      	bhi.n	400f86 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400f48:	281f      	cmp	r0, #31
  400f4a:	d80c      	bhi.n	400f66 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400f4c:	4b11      	ldr	r3, [pc, #68]	; (400f94 <pmc_enable_periph_clk+0x50>)
  400f4e:	699a      	ldr	r2, [r3, #24]
  400f50:	2301      	movs	r3, #1
  400f52:	4083      	lsls	r3, r0
  400f54:	4393      	bics	r3, r2
  400f56:	d018      	beq.n	400f8a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400f58:	2301      	movs	r3, #1
  400f5a:	fa03 f000 	lsl.w	r0, r3, r0
  400f5e:	4b0d      	ldr	r3, [pc, #52]	; (400f94 <pmc_enable_periph_clk+0x50>)
  400f60:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400f62:	2000      	movs	r0, #0
  400f64:	4770      	bx	lr
		ul_id -= 32;
  400f66:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400f68:	4b0a      	ldr	r3, [pc, #40]	; (400f94 <pmc_enable_periph_clk+0x50>)
  400f6a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400f6e:	2301      	movs	r3, #1
  400f70:	4083      	lsls	r3, r0
  400f72:	4393      	bics	r3, r2
  400f74:	d00b      	beq.n	400f8e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400f76:	2301      	movs	r3, #1
  400f78:	fa03 f000 	lsl.w	r0, r3, r0
  400f7c:	4b05      	ldr	r3, [pc, #20]	; (400f94 <pmc_enable_periph_clk+0x50>)
  400f7e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400f82:	2000      	movs	r0, #0
  400f84:	4770      	bx	lr
		return 1;
  400f86:	2001      	movs	r0, #1
  400f88:	4770      	bx	lr
	return 0;
  400f8a:	2000      	movs	r0, #0
  400f8c:	4770      	bx	lr
  400f8e:	2000      	movs	r0, #0
}
  400f90:	4770      	bx	lr
  400f92:	bf00      	nop
  400f94:	400e0600 	.word	0x400e0600

00400f98 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  400f98:	4770      	bx	lr
	...

00400f9c <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  400f9c:	4a10      	ldr	r2, [pc, #64]	; (400fe0 <pmc_enable_waitmode+0x44>)
  400f9e:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  400fa0:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400fa4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  400fa8:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  400faa:	6a11      	ldr	r1, [r2, #32]
  400fac:	4b0d      	ldr	r3, [pc, #52]	; (400fe4 <pmc_enable_waitmode+0x48>)
  400fae:	430b      	orrs	r3, r1
  400fb0:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400fb2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fb4:	f013 0f08 	tst.w	r3, #8
  400fb8:	d0fb      	beq.n	400fb2 <pmc_enable_waitmode+0x16>
  400fba:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  400fbe:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  400fc0:	3b01      	subs	r3, #1
  400fc2:	d1fc      	bne.n	400fbe <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  400fc4:	4a06      	ldr	r2, [pc, #24]	; (400fe0 <pmc_enable_waitmode+0x44>)
  400fc6:	6a13      	ldr	r3, [r2, #32]
  400fc8:	f013 0f08 	tst.w	r3, #8
  400fcc:	d0fb      	beq.n	400fc6 <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  400fce:	4a04      	ldr	r2, [pc, #16]	; (400fe0 <pmc_enable_waitmode+0x44>)
  400fd0:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  400fd2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400fd6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  400fda:	6713      	str	r3, [r2, #112]	; 0x70
  400fdc:	4770      	bx	lr
  400fde:	bf00      	nop
  400fe0:	400e0600 	.word	0x400e0600
  400fe4:	00370004 	.word	0x00370004

00400fe8 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  400fe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  400fec:	1e43      	subs	r3, r0, #1
  400fee:	2b04      	cmp	r3, #4
  400ff0:	f200 8107 	bhi.w	401202 <pmc_sleep+0x21a>
  400ff4:	e8df f013 	tbh	[pc, r3, lsl #1]
  400ff8:	00050005 	.word	0x00050005
  400ffc:	00150015 	.word	0x00150015
  401000:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  401002:	4a81      	ldr	r2, [pc, #516]	; (401208 <pmc_sleep+0x220>)
  401004:	6913      	ldr	r3, [r2, #16]
  401006:	f023 0304 	bic.w	r3, r3, #4
  40100a:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  40100c:	2201      	movs	r2, #1
  40100e:	4b7f      	ldr	r3, [pc, #508]	; (40120c <pmc_sleep+0x224>)
  401010:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401012:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  401016:	b662      	cpsie	i
  __ASM volatile ("dsb");
  401018:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  40101c:	bf30      	wfi
  40101e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401022:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  401024:	2803      	cmp	r0, #3
  401026:	bf0c      	ite	eq
  401028:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  40102a:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  40102e:	4b78      	ldr	r3, [pc, #480]	; (401210 <pmc_sleep+0x228>)
  401030:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  401032:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401034:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  401038:	2200      	movs	r2, #0
  40103a:	4b74      	ldr	r3, [pc, #464]	; (40120c <pmc_sleep+0x224>)
  40103c:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  40103e:	2201      	movs	r2, #1
  401040:	4b74      	ldr	r3, [pc, #464]	; (401214 <pmc_sleep+0x22c>)
  401042:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  401044:	4b74      	ldr	r3, [pc, #464]	; (401218 <pmc_sleep+0x230>)
  401046:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  401048:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  40104a:	4a74      	ldr	r2, [pc, #464]	; (40121c <pmc_sleep+0x234>)
  40104c:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  401050:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  401052:	4a73      	ldr	r2, [pc, #460]	; (401220 <pmc_sleep+0x238>)
  401054:	433a      	orrs	r2, r7
  401056:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  401058:	f005 0903 	and.w	r9, r5, #3
  40105c:	f1b9 0f01 	cmp.w	r9, #1
  401060:	f240 8089 	bls.w	401176 <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  401064:	f025 0103 	bic.w	r1, r5, #3
  401068:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  40106c:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40106e:	461a      	mov	r2, r3
  401070:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401072:	f013 0f08 	tst.w	r3, #8
  401076:	d0fb      	beq.n	401070 <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  401078:	f011 0f70 	tst.w	r1, #112	; 0x70
  40107c:	d008      	beq.n	401090 <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  40107e:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  401082:	4b65      	ldr	r3, [pc, #404]	; (401218 <pmc_sleep+0x230>)
  401084:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401086:	461a      	mov	r2, r3
  401088:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40108a:	f013 0f08 	tst.w	r3, #8
  40108e:	d0fb      	beq.n	401088 <pmc_sleep+0xa0>
	pmc_disable_pllack();
  401090:	4b64      	ldr	r3, [pc, #400]	; (401224 <pmc_sleep+0x23c>)
  401092:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401094:	4a60      	ldr	r2, [pc, #384]	; (401218 <pmc_sleep+0x230>)
  401096:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401098:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  40109c:	d0fb      	beq.n	401096 <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  40109e:	4a5e      	ldr	r2, [pc, #376]	; (401218 <pmc_sleep+0x230>)
  4010a0:	6a11      	ldr	r1, [r2, #32]
  4010a2:	4b61      	ldr	r3, [pc, #388]	; (401228 <pmc_sleep+0x240>)
  4010a4:	400b      	ands	r3, r1
  4010a6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4010aa:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4010ac:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010ae:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4010b2:	d0fb      	beq.n	4010ac <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  4010b4:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  4010b8:	4a58      	ldr	r2, [pc, #352]	; (40121c <pmc_sleep+0x234>)
  4010ba:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  4010bc:	2c04      	cmp	r4, #4
  4010be:	d05c      	beq.n	40117a <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  4010c0:	4c52      	ldr	r4, [pc, #328]	; (40120c <pmc_sleep+0x224>)
  4010c2:	2301      	movs	r3, #1
  4010c4:	7023      	strb	r3, [r4, #0]
  4010c6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4010ca:	b662      	cpsie	i

		pmc_enable_waitmode();
  4010cc:	4b57      	ldr	r3, [pc, #348]	; (40122c <pmc_sleep+0x244>)
  4010ce:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  4010d0:	b672      	cpsid	i
  4010d2:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  4010d6:	2300      	movs	r3, #0
  4010d8:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  4010da:	f017 0f02 	tst.w	r7, #2
  4010de:	d055      	beq.n	40118c <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010e0:	4a4d      	ldr	r2, [pc, #308]	; (401218 <pmc_sleep+0x230>)
  4010e2:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4010e4:	4952      	ldr	r1, [pc, #328]	; (401230 <pmc_sleep+0x248>)
  4010e6:	4019      	ands	r1, r3
  4010e8:	4b52      	ldr	r3, [pc, #328]	; (401234 <pmc_sleep+0x24c>)
  4010ea:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010ec:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4010ee:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  4010f0:	4b51      	ldr	r3, [pc, #324]	; (401238 <pmc_sleep+0x250>)
  4010f2:	400b      	ands	r3, r1
  4010f4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4010f8:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  4010fa:	4b50      	ldr	r3, [pc, #320]	; (40123c <pmc_sleep+0x254>)
  4010fc:	4033      	ands	r3, r6
  4010fe:	2b00      	cmp	r3, #0
  401100:	d06e      	beq.n	4011e0 <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  401102:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  401106:	4b44      	ldr	r3, [pc, #272]	; (401218 <pmc_sleep+0x230>)
  401108:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  40110a:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  40110c:	f1b9 0f02 	cmp.w	r9, #2
  401110:	d104      	bne.n	40111c <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  401112:	4a41      	ldr	r2, [pc, #260]	; (401218 <pmc_sleep+0x230>)
  401114:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401116:	f013 0f02 	tst.w	r3, #2
  40111a:	d0fb      	beq.n	401114 <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  40111c:	4a3e      	ldr	r2, [pc, #248]	; (401218 <pmc_sleep+0x230>)
  40111e:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  401120:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  401124:	f005 0070 	and.w	r0, r5, #112	; 0x70
  401128:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40112a:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40112c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40112e:	f013 0f08 	tst.w	r3, #8
  401132:	d0fb      	beq.n	40112c <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  401134:	4b39      	ldr	r3, [pc, #228]	; (40121c <pmc_sleep+0x234>)
  401136:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  40113a:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  40113e:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401140:	461a      	mov	r2, r3
  401142:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401144:	f013 0f08 	tst.w	r3, #8
  401148:	d0fb      	beq.n	401142 <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  40114a:	4a33      	ldr	r2, [pc, #204]	; (401218 <pmc_sleep+0x230>)
  40114c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40114e:	420b      	tst	r3, r1
  401150:	d0fc      	beq.n	40114c <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  401152:	2200      	movs	r2, #0
  401154:	4b2f      	ldr	r3, [pc, #188]	; (401214 <pmc_sleep+0x22c>)
  401156:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  401158:	4b39      	ldr	r3, [pc, #228]	; (401240 <pmc_sleep+0x258>)
  40115a:	681b      	ldr	r3, [r3, #0]
  40115c:	b11b      	cbz	r3, 401166 <pmc_sleep+0x17e>
			callback_clocks_restored();
  40115e:	4798      	blx	r3
			callback_clocks_restored = NULL;
  401160:	2200      	movs	r2, #0
  401162:	4b37      	ldr	r3, [pc, #220]	; (401240 <pmc_sleep+0x258>)
  401164:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  401166:	2201      	movs	r2, #1
  401168:	4b28      	ldr	r3, [pc, #160]	; (40120c <pmc_sleep+0x224>)
  40116a:	701a      	strb	r2, [r3, #0]
  40116c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401170:	b662      	cpsie	i
  401172:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  401176:	4629      	mov	r1, r5
  401178:	e77e      	b.n	401078 <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40117a:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  40117e:	6a11      	ldr	r1, [r2, #32]
  401180:	4b30      	ldr	r3, [pc, #192]	; (401244 <pmc_sleep+0x25c>)
  401182:	400b      	ands	r3, r1
  401184:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401188:	6213      	str	r3, [r2, #32]
  40118a:	e799      	b.n	4010c0 <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  40118c:	f017 0f01 	tst.w	r7, #1
  401190:	d0b3      	beq.n	4010fa <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  401192:	4b21      	ldr	r3, [pc, #132]	; (401218 <pmc_sleep+0x230>)
  401194:	6a1b      	ldr	r3, [r3, #32]
  401196:	f013 0f01 	tst.w	r3, #1
  40119a:	d10b      	bne.n	4011b4 <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40119c:	491e      	ldr	r1, [pc, #120]	; (401218 <pmc_sleep+0x230>)
  40119e:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  4011a0:	4a29      	ldr	r2, [pc, #164]	; (401248 <pmc_sleep+0x260>)
  4011a2:	401a      	ands	r2, r3
  4011a4:	4b29      	ldr	r3, [pc, #164]	; (40124c <pmc_sleep+0x264>)
  4011a6:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4011a8:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4011aa:	460a      	mov	r2, r1
  4011ac:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011ae:	f013 0f01 	tst.w	r3, #1
  4011b2:	d0fb      	beq.n	4011ac <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  4011b4:	4b18      	ldr	r3, [pc, #96]	; (401218 <pmc_sleep+0x230>)
  4011b6:	6a1b      	ldr	r3, [r3, #32]
  4011b8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4011bc:	d108      	bne.n	4011d0 <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4011be:	4a16      	ldr	r2, [pc, #88]	; (401218 <pmc_sleep+0x230>)
  4011c0:	6a11      	ldr	r1, [r2, #32]
  4011c2:	4b23      	ldr	r3, [pc, #140]	; (401250 <pmc_sleep+0x268>)
  4011c4:	430b      	orrs	r3, r1
  4011c6:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4011c8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011ca:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4011ce:	d0fb      	beq.n	4011c8 <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4011d0:	4a11      	ldr	r2, [pc, #68]	; (401218 <pmc_sleep+0x230>)
  4011d2:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  4011d4:	4b18      	ldr	r3, [pc, #96]	; (401238 <pmc_sleep+0x250>)
  4011d6:	400b      	ands	r3, r1
  4011d8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4011dc:	6213      	str	r3, [r2, #32]
  4011de:	e78c      	b.n	4010fa <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  4011e0:	2100      	movs	r1, #0
  4011e2:	e793      	b.n	40110c <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  4011e4:	4a08      	ldr	r2, [pc, #32]	; (401208 <pmc_sleep+0x220>)
  4011e6:	6913      	ldr	r3, [r2, #16]
  4011e8:	f043 0304 	orr.w	r3, r3, #4
  4011ec:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  4011ee:	4a19      	ldr	r2, [pc, #100]	; (401254 <pmc_sleep+0x26c>)
  4011f0:	4b19      	ldr	r3, [pc, #100]	; (401258 <pmc_sleep+0x270>)
  4011f2:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  4011f4:	2201      	movs	r2, #1
  4011f6:	4b05      	ldr	r3, [pc, #20]	; (40120c <pmc_sleep+0x224>)
  4011f8:	701a      	strb	r2, [r3, #0]
  4011fa:	f3bf 8f5f 	dmb	sy
  4011fe:	b662      	cpsie	i
  __ASM volatile ("wfi");
  401200:	bf30      	wfi
  401202:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401206:	bf00      	nop
  401208:	e000ed00 	.word	0xe000ed00
  40120c:	20400018 	.word	0x20400018
  401210:	00400f99 	.word	0x00400f99
  401214:	20400c68 	.word	0x20400c68
  401218:	400e0600 	.word	0x400e0600
  40121c:	400e0c00 	.word	0x400e0c00
  401220:	00370008 	.word	0x00370008
  401224:	00400f25 	.word	0x00400f25
  401228:	fec8ffff 	.word	0xfec8ffff
  40122c:	00400f9d 	.word	0x00400f9d
  401230:	fec8fffc 	.word	0xfec8fffc
  401234:	01370002 	.word	0x01370002
  401238:	ffc8ff87 	.word	0xffc8ff87
  40123c:	07ff0000 	.word	0x07ff0000
  401240:	20400c6c 	.word	0x20400c6c
  401244:	ffc8fffe 	.word	0xffc8fffe
  401248:	ffc8fffc 	.word	0xffc8fffc
  40124c:	00370001 	.word	0x00370001
  401250:	01370000 	.word	0x01370000
  401254:	a5000004 	.word	0xa5000004
  401258:	400e1810 	.word	0x400e1810

0040125c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40125c:	e7fe      	b.n	40125c <Dummy_Handler>
	...

00401260 <Reset_Handler>:
{
  401260:	b500      	push	{lr}
  401262:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401264:	4b25      	ldr	r3, [pc, #148]	; (4012fc <Reset_Handler+0x9c>)
  401266:	4a26      	ldr	r2, [pc, #152]	; (401300 <Reset_Handler+0xa0>)
  401268:	429a      	cmp	r2, r3
  40126a:	d010      	beq.n	40128e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  40126c:	4b25      	ldr	r3, [pc, #148]	; (401304 <Reset_Handler+0xa4>)
  40126e:	4a23      	ldr	r2, [pc, #140]	; (4012fc <Reset_Handler+0x9c>)
  401270:	429a      	cmp	r2, r3
  401272:	d20c      	bcs.n	40128e <Reset_Handler+0x2e>
  401274:	3b01      	subs	r3, #1
  401276:	1a9b      	subs	r3, r3, r2
  401278:	f023 0303 	bic.w	r3, r3, #3
  40127c:	3304      	adds	r3, #4
  40127e:	4413      	add	r3, r2
  401280:	491f      	ldr	r1, [pc, #124]	; (401300 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  401282:	f851 0b04 	ldr.w	r0, [r1], #4
  401286:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40128a:	429a      	cmp	r2, r3
  40128c:	d1f9      	bne.n	401282 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  40128e:	4b1e      	ldr	r3, [pc, #120]	; (401308 <Reset_Handler+0xa8>)
  401290:	4a1e      	ldr	r2, [pc, #120]	; (40130c <Reset_Handler+0xac>)
  401292:	429a      	cmp	r2, r3
  401294:	d20a      	bcs.n	4012ac <Reset_Handler+0x4c>
  401296:	3b01      	subs	r3, #1
  401298:	1a9b      	subs	r3, r3, r2
  40129a:	f023 0303 	bic.w	r3, r3, #3
  40129e:	3304      	adds	r3, #4
  4012a0:	4413      	add	r3, r2
                *pDest++ = 0;
  4012a2:	2100      	movs	r1, #0
  4012a4:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4012a8:	4293      	cmp	r3, r2
  4012aa:	d1fb      	bne.n	4012a4 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4012ac:	4a18      	ldr	r2, [pc, #96]	; (401310 <Reset_Handler+0xb0>)
  4012ae:	4b19      	ldr	r3, [pc, #100]	; (401314 <Reset_Handler+0xb4>)
  4012b0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4012b4:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4012b6:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4012ba:	fab3 f383 	clz	r3, r3
  4012be:	095b      	lsrs	r3, r3, #5
  4012c0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4012c2:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4012c4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4012c8:	2200      	movs	r2, #0
  4012ca:	4b13      	ldr	r3, [pc, #76]	; (401318 <Reset_Handler+0xb8>)
  4012cc:	701a      	strb	r2, [r3, #0]
	return flags;
  4012ce:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4012d0:	4a12      	ldr	r2, [pc, #72]	; (40131c <Reset_Handler+0xbc>)
  4012d2:	6813      	ldr	r3, [r2, #0]
  4012d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4012d8:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4012da:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4012de:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4012e2:	b129      	cbz	r1, 4012f0 <Reset_Handler+0x90>
		cpu_irq_enable();
  4012e4:	2201      	movs	r2, #1
  4012e6:	4b0c      	ldr	r3, [pc, #48]	; (401318 <Reset_Handler+0xb8>)
  4012e8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4012ea:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4012ee:	b662      	cpsie	i
        __libc_init_array();
  4012f0:	4b0b      	ldr	r3, [pc, #44]	; (401320 <Reset_Handler+0xc0>)
  4012f2:	4798      	blx	r3
        main();
  4012f4:	4b0b      	ldr	r3, [pc, #44]	; (401324 <Reset_Handler+0xc4>)
  4012f6:	4798      	blx	r3
  4012f8:	e7fe      	b.n	4012f8 <Reset_Handler+0x98>
  4012fa:	bf00      	nop
  4012fc:	20400000 	.word	0x20400000
  401300:	00407004 	.word	0x00407004
  401304:	204009d0 	.word	0x204009d0
  401308:	20400ce0 	.word	0x20400ce0
  40130c:	204009d0 	.word	0x204009d0
  401310:	e000ed00 	.word	0xe000ed00
  401314:	00400000 	.word	0x00400000
  401318:	20400018 	.word	0x20400018
  40131c:	e000ed88 	.word	0xe000ed88
  401320:	0040214d 	.word	0x0040214d
  401324:	00401855 	.word	0x00401855

00401328 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401328:	4b3b      	ldr	r3, [pc, #236]	; (401418 <SystemCoreClockUpdate+0xf0>)
  40132a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40132c:	f003 0303 	and.w	r3, r3, #3
  401330:	2b01      	cmp	r3, #1
  401332:	d01d      	beq.n	401370 <SystemCoreClockUpdate+0x48>
  401334:	b183      	cbz	r3, 401358 <SystemCoreClockUpdate+0x30>
  401336:	2b02      	cmp	r3, #2
  401338:	d036      	beq.n	4013a8 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40133a:	4b37      	ldr	r3, [pc, #220]	; (401418 <SystemCoreClockUpdate+0xf0>)
  40133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40133e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401342:	2b70      	cmp	r3, #112	; 0x70
  401344:	d05f      	beq.n	401406 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401346:	4b34      	ldr	r3, [pc, #208]	; (401418 <SystemCoreClockUpdate+0xf0>)
  401348:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40134a:	4934      	ldr	r1, [pc, #208]	; (40141c <SystemCoreClockUpdate+0xf4>)
  40134c:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401350:	680b      	ldr	r3, [r1, #0]
  401352:	40d3      	lsrs	r3, r2
  401354:	600b      	str	r3, [r1, #0]
  401356:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401358:	4b31      	ldr	r3, [pc, #196]	; (401420 <SystemCoreClockUpdate+0xf8>)
  40135a:	695b      	ldr	r3, [r3, #20]
  40135c:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401360:	bf14      	ite	ne
  401362:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401366:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40136a:	4b2c      	ldr	r3, [pc, #176]	; (40141c <SystemCoreClockUpdate+0xf4>)
  40136c:	601a      	str	r2, [r3, #0]
  40136e:	e7e4      	b.n	40133a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401370:	4b29      	ldr	r3, [pc, #164]	; (401418 <SystemCoreClockUpdate+0xf0>)
  401372:	6a1b      	ldr	r3, [r3, #32]
  401374:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401378:	d003      	beq.n	401382 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40137a:	4a2a      	ldr	r2, [pc, #168]	; (401424 <SystemCoreClockUpdate+0xfc>)
  40137c:	4b27      	ldr	r3, [pc, #156]	; (40141c <SystemCoreClockUpdate+0xf4>)
  40137e:	601a      	str	r2, [r3, #0]
  401380:	e7db      	b.n	40133a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401382:	4a29      	ldr	r2, [pc, #164]	; (401428 <SystemCoreClockUpdate+0x100>)
  401384:	4b25      	ldr	r3, [pc, #148]	; (40141c <SystemCoreClockUpdate+0xf4>)
  401386:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401388:	4b23      	ldr	r3, [pc, #140]	; (401418 <SystemCoreClockUpdate+0xf0>)
  40138a:	6a1b      	ldr	r3, [r3, #32]
  40138c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401390:	2b10      	cmp	r3, #16
  401392:	d005      	beq.n	4013a0 <SystemCoreClockUpdate+0x78>
  401394:	2b20      	cmp	r3, #32
  401396:	d1d0      	bne.n	40133a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401398:	4a22      	ldr	r2, [pc, #136]	; (401424 <SystemCoreClockUpdate+0xfc>)
  40139a:	4b20      	ldr	r3, [pc, #128]	; (40141c <SystemCoreClockUpdate+0xf4>)
  40139c:	601a      	str	r2, [r3, #0]
          break;
  40139e:	e7cc      	b.n	40133a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4013a0:	4a22      	ldr	r2, [pc, #136]	; (40142c <SystemCoreClockUpdate+0x104>)
  4013a2:	4b1e      	ldr	r3, [pc, #120]	; (40141c <SystemCoreClockUpdate+0xf4>)
  4013a4:	601a      	str	r2, [r3, #0]
          break;
  4013a6:	e7c8      	b.n	40133a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4013a8:	4b1b      	ldr	r3, [pc, #108]	; (401418 <SystemCoreClockUpdate+0xf0>)
  4013aa:	6a1b      	ldr	r3, [r3, #32]
  4013ac:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013b0:	d016      	beq.n	4013e0 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4013b2:	4a1c      	ldr	r2, [pc, #112]	; (401424 <SystemCoreClockUpdate+0xfc>)
  4013b4:	4b19      	ldr	r3, [pc, #100]	; (40141c <SystemCoreClockUpdate+0xf4>)
  4013b6:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4013b8:	4b17      	ldr	r3, [pc, #92]	; (401418 <SystemCoreClockUpdate+0xf0>)
  4013ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013bc:	f003 0303 	and.w	r3, r3, #3
  4013c0:	2b02      	cmp	r3, #2
  4013c2:	d1ba      	bne.n	40133a <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4013c4:	4a14      	ldr	r2, [pc, #80]	; (401418 <SystemCoreClockUpdate+0xf0>)
  4013c6:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4013c8:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4013ca:	4814      	ldr	r0, [pc, #80]	; (40141c <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4013cc:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4013d0:	6803      	ldr	r3, [r0, #0]
  4013d2:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4013d6:	b2d2      	uxtb	r2, r2
  4013d8:	fbb3 f3f2 	udiv	r3, r3, r2
  4013dc:	6003      	str	r3, [r0, #0]
  4013de:	e7ac      	b.n	40133a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013e0:	4a11      	ldr	r2, [pc, #68]	; (401428 <SystemCoreClockUpdate+0x100>)
  4013e2:	4b0e      	ldr	r3, [pc, #56]	; (40141c <SystemCoreClockUpdate+0xf4>)
  4013e4:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4013e6:	4b0c      	ldr	r3, [pc, #48]	; (401418 <SystemCoreClockUpdate+0xf0>)
  4013e8:	6a1b      	ldr	r3, [r3, #32]
  4013ea:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013ee:	2b10      	cmp	r3, #16
  4013f0:	d005      	beq.n	4013fe <SystemCoreClockUpdate+0xd6>
  4013f2:	2b20      	cmp	r3, #32
  4013f4:	d1e0      	bne.n	4013b8 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4013f6:	4a0b      	ldr	r2, [pc, #44]	; (401424 <SystemCoreClockUpdate+0xfc>)
  4013f8:	4b08      	ldr	r3, [pc, #32]	; (40141c <SystemCoreClockUpdate+0xf4>)
  4013fa:	601a      	str	r2, [r3, #0]
          break;
  4013fc:	e7dc      	b.n	4013b8 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4013fe:	4a0b      	ldr	r2, [pc, #44]	; (40142c <SystemCoreClockUpdate+0x104>)
  401400:	4b06      	ldr	r3, [pc, #24]	; (40141c <SystemCoreClockUpdate+0xf4>)
  401402:	601a      	str	r2, [r3, #0]
          break;
  401404:	e7d8      	b.n	4013b8 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401406:	4a05      	ldr	r2, [pc, #20]	; (40141c <SystemCoreClockUpdate+0xf4>)
  401408:	6813      	ldr	r3, [r2, #0]
  40140a:	4909      	ldr	r1, [pc, #36]	; (401430 <SystemCoreClockUpdate+0x108>)
  40140c:	fba1 1303 	umull	r1, r3, r1, r3
  401410:	085b      	lsrs	r3, r3, #1
  401412:	6013      	str	r3, [r2, #0]
  401414:	4770      	bx	lr
  401416:	bf00      	nop
  401418:	400e0600 	.word	0x400e0600
  40141c:	2040001c 	.word	0x2040001c
  401420:	400e1810 	.word	0x400e1810
  401424:	00b71b00 	.word	0x00b71b00
  401428:	003d0900 	.word	0x003d0900
  40142c:	007a1200 	.word	0x007a1200
  401430:	aaaaaaab 	.word	0xaaaaaaab

00401434 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401434:	4b16      	ldr	r3, [pc, #88]	; (401490 <system_init_flash+0x5c>)
  401436:	4298      	cmp	r0, r3
  401438:	d913      	bls.n	401462 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40143a:	4b16      	ldr	r3, [pc, #88]	; (401494 <system_init_flash+0x60>)
  40143c:	4298      	cmp	r0, r3
  40143e:	d915      	bls.n	40146c <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401440:	4b15      	ldr	r3, [pc, #84]	; (401498 <system_init_flash+0x64>)
  401442:	4298      	cmp	r0, r3
  401444:	d916      	bls.n	401474 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401446:	4b15      	ldr	r3, [pc, #84]	; (40149c <system_init_flash+0x68>)
  401448:	4298      	cmp	r0, r3
  40144a:	d917      	bls.n	40147c <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40144c:	4b14      	ldr	r3, [pc, #80]	; (4014a0 <system_init_flash+0x6c>)
  40144e:	4298      	cmp	r0, r3
  401450:	d918      	bls.n	401484 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401452:	4b14      	ldr	r3, [pc, #80]	; (4014a4 <system_init_flash+0x70>)
  401454:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401456:	bf94      	ite	ls
  401458:	4a13      	ldrls	r2, [pc, #76]	; (4014a8 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  40145a:	4a14      	ldrhi	r2, [pc, #80]	; (4014ac <system_init_flash+0x78>)
  40145c:	4b14      	ldr	r3, [pc, #80]	; (4014b0 <system_init_flash+0x7c>)
  40145e:	601a      	str	r2, [r3, #0]
  401460:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401462:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401466:	4b12      	ldr	r3, [pc, #72]	; (4014b0 <system_init_flash+0x7c>)
  401468:	601a      	str	r2, [r3, #0]
  40146a:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40146c:	4a11      	ldr	r2, [pc, #68]	; (4014b4 <system_init_flash+0x80>)
  40146e:	4b10      	ldr	r3, [pc, #64]	; (4014b0 <system_init_flash+0x7c>)
  401470:	601a      	str	r2, [r3, #0]
  401472:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401474:	4a10      	ldr	r2, [pc, #64]	; (4014b8 <system_init_flash+0x84>)
  401476:	4b0e      	ldr	r3, [pc, #56]	; (4014b0 <system_init_flash+0x7c>)
  401478:	601a      	str	r2, [r3, #0]
  40147a:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40147c:	4a0f      	ldr	r2, [pc, #60]	; (4014bc <system_init_flash+0x88>)
  40147e:	4b0c      	ldr	r3, [pc, #48]	; (4014b0 <system_init_flash+0x7c>)
  401480:	601a      	str	r2, [r3, #0]
  401482:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401484:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401488:	4b09      	ldr	r3, [pc, #36]	; (4014b0 <system_init_flash+0x7c>)
  40148a:	601a      	str	r2, [r3, #0]
  40148c:	4770      	bx	lr
  40148e:	bf00      	nop
  401490:	015ef3bf 	.word	0x015ef3bf
  401494:	02bde77f 	.word	0x02bde77f
  401498:	041cdb3f 	.word	0x041cdb3f
  40149c:	057bceff 	.word	0x057bceff
  4014a0:	06dac2bf 	.word	0x06dac2bf
  4014a4:	0839b67f 	.word	0x0839b67f
  4014a8:	04000500 	.word	0x04000500
  4014ac:	04000600 	.word	0x04000600
  4014b0:	400e0c00 	.word	0x400e0c00
  4014b4:	04000100 	.word	0x04000100
  4014b8:	04000200 	.word	0x04000200
  4014bc:	04000300 	.word	0x04000300

004014c0 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4014c0:	4b0a      	ldr	r3, [pc, #40]	; (4014ec <_sbrk+0x2c>)
  4014c2:	681b      	ldr	r3, [r3, #0]
  4014c4:	b153      	cbz	r3, 4014dc <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4014c6:	4b09      	ldr	r3, [pc, #36]	; (4014ec <_sbrk+0x2c>)
  4014c8:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4014ca:	181a      	adds	r2, r3, r0
  4014cc:	4908      	ldr	r1, [pc, #32]	; (4014f0 <_sbrk+0x30>)
  4014ce:	4291      	cmp	r1, r2
  4014d0:	db08      	blt.n	4014e4 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4014d2:	4610      	mov	r0, r2
  4014d4:	4a05      	ldr	r2, [pc, #20]	; (4014ec <_sbrk+0x2c>)
  4014d6:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4014d8:	4618      	mov	r0, r3
  4014da:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4014dc:	4a05      	ldr	r2, [pc, #20]	; (4014f4 <_sbrk+0x34>)
  4014de:	4b03      	ldr	r3, [pc, #12]	; (4014ec <_sbrk+0x2c>)
  4014e0:	601a      	str	r2, [r3, #0]
  4014e2:	e7f0      	b.n	4014c6 <_sbrk+0x6>
		return (caddr_t) -1;	
  4014e4:	f04f 30ff 	mov.w	r0, #4294967295
}
  4014e8:	4770      	bx	lr
  4014ea:	bf00      	nop
  4014ec:	20400c70 	.word	0x20400c70
  4014f0:	2045fffc 	.word	0x2045fffc
  4014f4:	20402ee0 	.word	0x20402ee0

004014f8 <call_callback>:
	
}


void call_callback(void){
	call_flag = 1;
  4014f8:	2201      	movs	r2, #1
  4014fa:	4b01      	ldr	r3, [pc, #4]	; (401500 <call_callback+0x8>)
  4014fc:	701a      	strb	r2, [r3, #0]
  4014fe:	4770      	bx	lr
  401500:	20400c74 	.word	0x20400c74

00401504 <RTT_init>:
static void RTT_init(float freqPrescale, uint32_t IrqNPulses, uint32_t rttIRQSource) {
  401504:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401508:	ed2d 8b02 	vpush	{d8}
  40150c:	b082      	sub	sp, #8
  40150e:	eeb0 8a40 	vmov.f32	s16, s0
  401512:	4680      	mov	r8, r0
  401514:	460f      	mov	r7, r1
	rtt_sel_source(RTT, false);
  401516:	4c20      	ldr	r4, [pc, #128]	; (401598 <RTT_init+0x94>)
  401518:	2100      	movs	r1, #0
  40151a:	4620      	mov	r0, r4
  40151c:	4b1f      	ldr	r3, [pc, #124]	; (40159c <RTT_init+0x98>)
  40151e:	4798      	blx	r3
	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
  401520:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 4015a0 <RTT_init+0x9c>
  401524:	eec7 7a08 	vdiv.f32	s15, s14, s16
  401528:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  40152c:	edcd 7a01 	vstr	s15, [sp, #4]
	rtt_init(RTT, pllPreScale);
  401530:	f8bd 1004 	ldrh.w	r1, [sp, #4]
  401534:	4620      	mov	r0, r4
  401536:	4b1b      	ldr	r3, [pc, #108]	; (4015a4 <RTT_init+0xa0>)
  401538:	4798      	blx	r3
	if (rttIRQSource & RTT_MR_ALMIEN) {
  40153a:	f417 3f80 	tst.w	r7, #65536	; 0x10000
  40153e:	d116      	bne.n	40156e <RTT_init+0x6a>
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401540:	4b19      	ldr	r3, [pc, #100]	; (4015a8 <RTT_init+0xa4>)
  401542:	2208      	movs	r2, #8
  401544:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401548:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40154c:	2180      	movs	r1, #128	; 0x80
  40154e:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401552:	601a      	str	r2, [r3, #0]
	if (rttIRQSource & (RTT_MR_RTTINCIEN | RTT_MR_ALMIEN))
  401554:	f417 3f40 	tst.w	r7, #196608	; 0x30000
  401558:	d119      	bne.n	40158e <RTT_init+0x8a>
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
  40155a:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  40155e:	480e      	ldr	r0, [pc, #56]	; (401598 <RTT_init+0x94>)
  401560:	4b12      	ldr	r3, [pc, #72]	; (4015ac <RTT_init+0xa8>)
  401562:	4798      	blx	r3
}
  401564:	b002      	add	sp, #8
  401566:	ecbd 8b02 	vpop	{d8}
  40156a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ul_previous_time = rtt_read_timer_value(RTT);
  40156e:	4620      	mov	r0, r4
  401570:	4b0f      	ldr	r3, [pc, #60]	; (4015b0 <RTT_init+0xac>)
  401572:	4798      	blx	r3
  401574:	4604      	mov	r4, r0
		while (ul_previous_time == rtt_read_timer_value(RTT));
  401576:	4e08      	ldr	r6, [pc, #32]	; (401598 <RTT_init+0x94>)
  401578:	4d0d      	ldr	r5, [pc, #52]	; (4015b0 <RTT_init+0xac>)
  40157a:	4630      	mov	r0, r6
  40157c:	47a8      	blx	r5
  40157e:	4284      	cmp	r4, r0
  401580:	d0fb      	beq.n	40157a <RTT_init+0x76>
		rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  401582:	eb04 0108 	add.w	r1, r4, r8
  401586:	4804      	ldr	r0, [pc, #16]	; (401598 <RTT_init+0x94>)
  401588:	4b0a      	ldr	r3, [pc, #40]	; (4015b4 <RTT_init+0xb0>)
  40158a:	4798      	blx	r3
  40158c:	e7d8      	b.n	401540 <RTT_init+0x3c>
	rtt_enable_interrupt(RTT, rttIRQSource);
  40158e:	4639      	mov	r1, r7
  401590:	4801      	ldr	r0, [pc, #4]	; (401598 <RTT_init+0x94>)
  401592:	4b09      	ldr	r3, [pc, #36]	; (4015b8 <RTT_init+0xb4>)
  401594:	4798      	blx	r3
  401596:	e7e5      	b.n	401564 <RTT_init+0x60>
  401598:	400e1830 	.word	0x400e1830
  40159c:	004001c1 	.word	0x004001c1
  4015a0:	47000000 	.word	0x47000000
  4015a4:	004001ad 	.word	0x004001ad
  4015a8:	e000e100 	.word	0xe000e100
  4015ac:	00400201 	.word	0x00400201
  4015b0:	00400215 	.word	0x00400215
  4015b4:	0040022d 	.word	0x0040022d
  4015b8:	004001ed 	.word	0x004001ed

004015bc <echo_callback>:
}

void echo_callback(void){
  4015bc:	b510      	push	{r4, lr}
	if (pio_get(ECHO_PIO, PIO_INPUT, ECHO_PIO_IDX_MASK)) {
  4015be:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4015c2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4015c6:	481b      	ldr	r0, [pc, #108]	; (401634 <echo_callback+0x78>)
  4015c8:	4b1b      	ldr	r3, [pc, #108]	; (401638 <echo_callback+0x7c>)
  4015ca:	4798      	blx	r3
  4015cc:	b1e8      	cbz	r0, 40160a <echo_callback+0x4e>
		// PINO == 1 --> Borda de descida
		if (call_flag){
  4015ce:	4b1b      	ldr	r3, [pc, #108]	; (40163c <echo_callback+0x80>)
  4015d0:	781b      	ldrb	r3, [r3, #0]
  4015d2:	b91b      	cbnz	r3, 4015dc <echo_callback+0x20>
			RTT_init(freq, ((float)4/340)*freq*2 , RTT_MR_ALMIEN);
			echo_flag = 1;
		} else {
			erro_flag = 1;
  4015d4:	2201      	movs	r2, #1
  4015d6:	4b1a      	ldr	r3, [pc, #104]	; (401640 <echo_callback+0x84>)
  4015d8:	701a      	strb	r2, [r3, #0]
  4015da:	bd10      	pop	{r4, pc}
			RTT_init(freq, ((float)4/340)*freq*2 , RTT_MR_ALMIEN);
  4015dc:	4b19      	ldr	r3, [pc, #100]	; (401644 <echo_callback+0x88>)
  4015de:	ed93 0a00 	vldr	s0, [r3]
  4015e2:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
  4015e6:	eddf 7a18 	vldr	s15, [pc, #96]	; 401648 <echo_callback+0x8c>
  4015ea:	ee60 7a27 	vmul.f32	s15, s0, s15
  4015ee:	ee77 7aa7 	vadd.f32	s15, s15, s15
  4015f2:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4015f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  4015fa:	ee17 0a90 	vmov	r0, s15
  4015fe:	4b13      	ldr	r3, [pc, #76]	; (40164c <echo_callback+0x90>)
  401600:	4798      	blx	r3
			echo_flag = 1;
  401602:	2201      	movs	r2, #1
  401604:	4b12      	ldr	r3, [pc, #72]	; (401650 <echo_callback+0x94>)
  401606:	701a      	strb	r2, [r3, #0]
  401608:	bd10      	pop	{r4, pc}
		}
	} else {
		// PINO == 0 --> Borda de subida
		echo_flag = 0;
  40160a:	2400      	movs	r4, #0
  40160c:	4b10      	ldr	r3, [pc, #64]	; (401650 <echo_callback+0x94>)
  40160e:	701c      	strb	r4, [r3, #0]
		pulses = rtt_read_timer_value(RTT);
  401610:	4810      	ldr	r0, [pc, #64]	; (401654 <echo_callback+0x98>)
  401612:	4b11      	ldr	r3, [pc, #68]	; (401658 <echo_callback+0x9c>)
  401614:	4798      	blx	r3
  401616:	4b11      	ldr	r3, [pc, #68]	; (40165c <echo_callback+0xa0>)
  401618:	4798      	blx	r3
  40161a:	4b11      	ldr	r3, [pc, #68]	; (401660 <echo_callback+0xa4>)
  40161c:	e9c3 0100 	strd	r0, r1, [r3]
		RTT_init(freq, 0, 0);
  401620:	4b08      	ldr	r3, [pc, #32]	; (401644 <echo_callback+0x88>)
  401622:	ed93 0a00 	vldr	s0, [r3]
  401626:	4621      	mov	r1, r4
  401628:	4620      	mov	r0, r4
  40162a:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
  40162e:	4b07      	ldr	r3, [pc, #28]	; (40164c <echo_callback+0x90>)
  401630:	4798      	blx	r3
  401632:	bd10      	pop	{r4, pc}
  401634:	400e1400 	.word	0x400e1400
  401638:	00400b27 	.word	0x00400b27
  40163c:	20400c74 	.word	0x20400c74
  401640:	20400c76 	.word	0x20400c76
  401644:	20400020 	.word	0x20400020
  401648:	3c40c0c1 	.word	0x3c40c0c1
  40164c:	00401505 	.word	0x00401505
  401650:	20400c75 	.word	0x20400c75
  401654:	400e1830 	.word	0x400e1830
  401658:	00400215 	.word	0x00400215
  40165c:	00401b9d 	.word	0x00401b9d
  401660:	20400cb0 	.word	0x20400cb0

00401664 <RTT_Handler>:
	}
}

void RTT_Handler(void) {
  401664:	b508      	push	{r3, lr}
	uint32_t ul_status;

	/* Get RTT status - ACK */
	ul_status = rtt_get_status(RTT);
  401666:	4805      	ldr	r0, [pc, #20]	; (40167c <RTT_Handler+0x18>)
  401668:	4b05      	ldr	r3, [pc, #20]	; (401680 <RTT_Handler+0x1c>)
  40166a:	4798      	blx	r3

	/* IRQ due to Alarm */
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  40166c:	f010 0f01 	tst.w	r0, #1
  401670:	d002      	beq.n	401678 <RTT_Handler+0x14>
		erro_flag = 1;
  401672:	2201      	movs	r2, #1
  401674:	4b03      	ldr	r3, [pc, #12]	; (401684 <RTT_Handler+0x20>)
  401676:	701a      	strb	r2, [r3, #0]
  401678:	bd08      	pop	{r3, pc}
  40167a:	bf00      	nop
  40167c:	400e1830 	.word	0x400e1830
  401680:	00400229 	.word	0x00400229
  401684:	20400c76 	.word	0x20400c76

00401688 <piscar_trig>:
		pio_clear(pio, mask);
	else
		pio_set(pio,mask);
}

void piscar_trig(){
  401688:	b510      	push	{r4, lr}
    pio_clear(TRIG_PIO, TRIG_PIO_IDX_MASK);
  40168a:	4c08      	ldr	r4, [pc, #32]	; (4016ac <piscar_trig+0x24>)
  40168c:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  401690:	4620      	mov	r0, r4
  401692:	4b07      	ldr	r3, [pc, #28]	; (4016b0 <piscar_trig+0x28>)
  401694:	4798      	blx	r3
	delay_us(10);
  401696:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  40169a:	4b06      	ldr	r3, [pc, #24]	; (4016b4 <piscar_trig+0x2c>)
  40169c:	4798      	blx	r3
 	pio_set(TRIG_PIO, TRIG_PIO_IDX_MASK);
  40169e:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  4016a2:	4620      	mov	r0, r4
  4016a4:	4b04      	ldr	r3, [pc, #16]	; (4016b8 <piscar_trig+0x30>)
  4016a6:	4798      	blx	r3
  4016a8:	bd10      	pop	{r4, pc}
  4016aa:	bf00      	nop
  4016ac:	400e0e00 	.word	0x400e0e00
  4016b0:	00400b23 	.word	0x00400b23
  4016b4:	20400001 	.word	0x20400001
  4016b8:	00400b1f 	.word	0x00400b1f

004016bc <ler_distancia>:

}

float ler_distancia(){
  4016bc:	b570      	push	{r4, r5, r6, lr}
	while(echo_flag){
  4016be:	4b1b      	ldr	r3, [pc, #108]	; (40172c <ler_distancia+0x70>)
  4016c0:	781b      	ldrb	r3, [r3, #0]
  4016c2:	b1c3      	cbz	r3, 4016f6 <ler_distancia+0x3a>
		if (erro_flag){
  4016c4:	4b1a      	ldr	r3, [pc, #104]	; (401730 <ler_distancia+0x74>)
  4016c6:	781b      	ldrb	r3, [r3, #0]
  4016c8:	b94b      	cbnz	r3, 4016de <ler_distancia+0x22>
			RTT_init(freq, 0, 0);
			return -1;
		}
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI); // SLEEP
  4016ca:	4d1a      	ldr	r5, [pc, #104]	; (401734 <ler_distancia+0x78>)
	while(echo_flag){
  4016cc:	4c17      	ldr	r4, [pc, #92]	; (40172c <ler_distancia+0x70>)
		if (erro_flag){
  4016ce:	4e18      	ldr	r6, [pc, #96]	; (401730 <ler_distancia+0x74>)
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI); // SLEEP
  4016d0:	2002      	movs	r0, #2
  4016d2:	47a8      	blx	r5
	while(echo_flag){
  4016d4:	7823      	ldrb	r3, [r4, #0]
  4016d6:	b173      	cbz	r3, 4016f6 <ler_distancia+0x3a>
		if (erro_flag){
  4016d8:	7833      	ldrb	r3, [r6, #0]
  4016da:	2b00      	cmp	r3, #0
  4016dc:	d0f8      	beq.n	4016d0 <ler_distancia+0x14>
			RTT_init(freq, 0, 0);
  4016de:	4b16      	ldr	r3, [pc, #88]	; (401738 <ler_distancia+0x7c>)
  4016e0:	ed93 0a00 	vldr	s0, [r3]
  4016e4:	2100      	movs	r1, #0
  4016e6:	4608      	mov	r0, r1
  4016e8:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
  4016ec:	4b13      	ldr	r3, [pc, #76]	; (40173c <ler_distancia+0x80>)
  4016ee:	4798      	blx	r3
			return -1;
  4016f0:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
  4016f4:	e016      	b.n	401724 <ler_distancia+0x68>
	}
	float distancia = (float)(100.0*pulses*340)/(freq*2);
  4016f6:	4c12      	ldr	r4, [pc, #72]	; (401740 <ler_distancia+0x84>)
  4016f8:	2200      	movs	r2, #0
  4016fa:	4b12      	ldr	r3, [pc, #72]	; (401744 <ler_distancia+0x88>)
  4016fc:	4912      	ldr	r1, [pc, #72]	; (401748 <ler_distancia+0x8c>)
  4016fe:	e9d1 0100 	ldrd	r0, r1, [r1]
  401702:	47a0      	blx	r4
  401704:	2200      	movs	r2, #0
  401706:	4b11      	ldr	r3, [pc, #68]	; (40174c <ler_distancia+0x90>)
  401708:	47a0      	blx	r4
  40170a:	4b11      	ldr	r3, [pc, #68]	; (401750 <ler_distancia+0x94>)
  40170c:	4798      	blx	r3
  40170e:	4b0a      	ldr	r3, [pc, #40]	; (401738 <ler_distancia+0x7c>)
  401710:	681b      	ldr	r3, [r3, #0]
  401712:	005b      	lsls	r3, r3, #1
  401714:	ee07 3a90 	vmov	s15, r3
  401718:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  40171c:	ee06 0a90 	vmov	s13, r0
  401720:	ee86 7aa7 	vdiv.f32	s14, s13, s15
	return distancia;
}
  401724:	ee17 0a10 	vmov	r0, s14
  401728:	bd70      	pop	{r4, r5, r6, pc}
  40172a:	bf00      	nop
  40172c:	20400c75 	.word	0x20400c75
  401730:	20400c76 	.word	0x20400c76
  401734:	00400fe9 	.word	0x00400fe9
  401738:	20400020 	.word	0x20400020
  40173c:	00401505 	.word	0x00401505
  401740:	00401c89 	.word	0x00401c89
  401744:	40590000 	.word	0x40590000
  401748:	20400cb0 	.word	0x20400cb0
  40174c:	40754000 	.word	0x40754000
  401750:	004020ad 	.word	0x004020ad

00401754 <io_init>:
/************************************************************************/
/* init                                                              */
/************************************************************************/

// Função de inicialização do uC
void io_init(void){
  401754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401758:	b083      	sub	sp, #12

	// Initialize the board clock
	sysclk_init();
  40175a:	4b30      	ldr	r3, [pc, #192]	; (40181c <io_init+0xc8>)
  40175c:	4798      	blx	r3

	// Desativa WatchDog Timer
	WDT->WDT_MR = WDT_MR_WDDIS;
  40175e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401762:	4b2f      	ldr	r3, [pc, #188]	; (401820 <io_init+0xcc>)
  401764:	605a      	str	r2, [r3, #4]


    // Leds OLED1
    pmc_enable_periph_clk(TRIG_PIO_ID);
  401766:	200a      	movs	r0, #10
  401768:	4e2e      	ldr	r6, [pc, #184]	; (401824 <io_init+0xd0>)
  40176a:	47b0      	blx	r6
    pio_set_output(TRIG_PIO, TRIG_PIO_IDX_MASK, 0, 0, 1);
  40176c:	2301      	movs	r3, #1
  40176e:	9300      	str	r3, [sp, #0]
  401770:	2300      	movs	r3, #0
  401772:	461a      	mov	r2, r3
  401774:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  401778:	482b      	ldr	r0, [pc, #172]	; (401828 <io_init+0xd4>)
  40177a:	4c2c      	ldr	r4, [pc, #176]	; (40182c <io_init+0xd8>)
  40177c:	47a0      	blx	r4
    
	
	
	// Botão para chamar o trigger:
	pmc_enable_periph_clk(CALL_PIO_ID);
  40177e:	2010      	movs	r0, #16
  401780:	47b0      	blx	r6
	pio_configure(CALL_PIO, PIO_INPUT, CALL_PIO_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  401782:	2309      	movs	r3, #9
  401784:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401788:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40178c:	4828      	ldr	r0, [pc, #160]	; (401830 <io_init+0xdc>)
  40178e:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 401844 <io_init+0xf0>
  401792:	47d8      	blx	fp
	pio_set_debounce_filter(CALL_PIO, CALL_PIO_IDX_MASK, 60);
  401794:	223c      	movs	r2, #60	; 0x3c
  401796:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40179a:	4825      	ldr	r0, [pc, #148]	; (401830 <io_init+0xdc>)
  40179c:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 401848 <io_init+0xf4>
  4017a0:	47d0      	blx	sl
	pio_handler_set(CALL_PIO,
  4017a2:	4b24      	ldr	r3, [pc, #144]	; (401834 <io_init+0xe0>)
  4017a4:	9300      	str	r3, [sp, #0]
  4017a6:	2350      	movs	r3, #80	; 0x50
  4017a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4017ac:	2110      	movs	r1, #16
  4017ae:	4820      	ldr	r0, [pc, #128]	; (401830 <io_init+0xdc>)
  4017b0:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40184c <io_init+0xf8>
  4017b4:	47c8      	blx	r9
                  CALL_PIO_ID,
                  CALL_PIO_IDX_MASK,
                  PIO_IT_FALL_EDGE,
                  call_callback);
    pio_enable_interrupt(CALL_PIO, CALL_PIO_IDX_MASK);
  4017b6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4017ba:	481d      	ldr	r0, [pc, #116]	; (401830 <io_init+0xdc>)
  4017bc:	f8df 8090 	ldr.w	r8, [pc, #144]	; 401850 <io_init+0xfc>
  4017c0:	47c0      	blx	r8
    pio_get_interrupt_status(CALL_PIO);
  4017c2:	481b      	ldr	r0, [pc, #108]	; (401830 <io_init+0xdc>)
  4017c4:	4f1c      	ldr	r7, [pc, #112]	; (401838 <io_init+0xe4>)
  4017c6:	47b8      	blx	r7
  4017c8:	4d1c      	ldr	r5, [pc, #112]	; (40183c <io_init+0xe8>)
  4017ca:	f44f 3480 	mov.w	r4, #65536	; 0x10000
  4017ce:	602c      	str	r4, [r5, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4017d0:	2380      	movs	r3, #128	; 0x80
  4017d2:	f885 3310 	strb.w	r3, [r5, #784]	; 0x310
    NVIC_EnableIRQ(CALL_PIO_ID);
    NVIC_SetPriority(CALL_PIO_ID, 4);
	
	// Leitura do Echo:
	pmc_enable_periph_clk(ECHO_PIO_ID);
  4017d6:	2010      	movs	r0, #16
  4017d8:	47b0      	blx	r6
	pio_configure(ECHO_PIO, PIO_INPUT,ECHO_PIO_IDX_MASK, PIO_DEFAULT);
  4017da:	2300      	movs	r3, #0
  4017dc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4017e0:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4017e4:	4812      	ldr	r0, [pc, #72]	; (401830 <io_init+0xdc>)
  4017e6:	47d8      	blx	fp
	pio_set_debounce_filter(ECHO_PIO, ECHO_PIO_IDX_MASK, 60);
  4017e8:	223c      	movs	r2, #60	; 0x3c
  4017ea:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  4017ee:	4810      	ldr	r0, [pc, #64]	; (401830 <io_init+0xdc>)
  4017f0:	47d0      	blx	sl
	pio_handler_set(ECHO_PIO,
  4017f2:	4b13      	ldr	r3, [pc, #76]	; (401840 <io_init+0xec>)
  4017f4:	9300      	str	r3, [sp, #0]
  4017f6:	2340      	movs	r3, #64	; 0x40
  4017f8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4017fc:	2110      	movs	r1, #16
  4017fe:	480c      	ldr	r0, [pc, #48]	; (401830 <io_init+0xdc>)
  401800:	47c8      	blx	r9
                  ECHO_PIO_ID,
                  ECHO_PIO_IDX_MASK,
                  PIO_IT_EDGE,
                  echo_callback);
    pio_enable_interrupt(ECHO_PIO, ECHO_PIO_IDX_MASK);
  401802:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  401806:	480a      	ldr	r0, [pc, #40]	; (401830 <io_init+0xdc>)
  401808:	47c0      	blx	r8
    pio_get_interrupt_status(ECHO_PIO);
  40180a:	4809      	ldr	r0, [pc, #36]	; (401830 <io_init+0xdc>)
  40180c:	47b8      	blx	r7
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40180e:	602c      	str	r4, [r5, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401810:	23a0      	movs	r3, #160	; 0xa0
  401812:	f885 3310 	strb.w	r3, [r5, #784]	; 0x310
    NVIC_EnableIRQ(ECHO_PIO_ID);
    NVIC_SetPriority(ECHO_PIO_ID, 5);
}
  401816:	b003      	add	sp, #12
  401818:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40181c:	00400955 	.word	0x00400955
  401820:	400e1850 	.word	0x400e1850
  401824:	00400f45 	.word	0x00400f45
  401828:	400e0e00 	.word	0x400e0e00
  40182c:	00400c09 	.word	0x00400c09
  401830:	400e1400 	.word	0x400e1400
  401834:	004014f9 	.word	0x004014f9
  401838:	00400cf7 	.word	0x00400cf7
  40183c:	e000e100 	.word	0xe000e100
  401840:	004015bd 	.word	0x004015bd
  401844:	00400c31 	.word	0x00400c31
  401848:	00400b05 	.word	0x00400b05
  40184c:	00400d51 	.word	0x00400d51
  401850:	00400cf3 	.word	0x00400cf3

00401854 <main>:
/************************************************************************/
/* Main                                                                 */
/************************************************************************/

int main (void)
{
  401854:	b5f0      	push	{r4, r5, r6, r7, lr}
  401856:	b085      	sub	sp, #20
	board_init();
  401858:	4b20      	ldr	r3, [pc, #128]	; (4018dc <main+0x88>)
  40185a:	4798      	blx	r3
	delay_init();

	// IO Init:
	io_init();
  40185c:	4b20      	ldr	r3, [pc, #128]	; (4018e0 <main+0x8c>)
  40185e:	4798      	blx	r3

	// Init OLED
	gfx_mono_ssd1306_init();
  401860:	4b20      	ldr	r3, [pc, #128]	; (4018e4 <main+0x90>)
  401862:	4798      	blx	r3
  

	/* Insert application code here, after the board has been initialized. */
	while(1) {
		if (erro_flag){
  401864:	4c20      	ldr	r4, [pc, #128]	; (4018e8 <main+0x94>)
			gfx_mono_draw_string("ERROR     ", 5, 10, &sysfont);
			erro_flag = 0;
		} else if(echo_flag){
  401866:	4d21      	ldr	r5, [pc, #132]	; (4018ec <main+0x98>)
			} else {
				gfx_mono_draw_string("ERROR DIS ", 5, 10, &sysfont);
				erro_flag = 0;
			}
			call_flag = 0;
		} else if(call_flag){
  401868:	4e21      	ldr	r6, [pc, #132]	; (4018f0 <main+0x9c>)
  40186a:	e00a      	b.n	401882 <main+0x2e>
			gfx_mono_draw_string("ERROR     ", 5, 10, &sysfont);
  40186c:	4b21      	ldr	r3, [pc, #132]	; (4018f4 <main+0xa0>)
  40186e:	220a      	movs	r2, #10
  401870:	2105      	movs	r1, #5
  401872:	4821      	ldr	r0, [pc, #132]	; (4018f8 <main+0xa4>)
  401874:	4f21      	ldr	r7, [pc, #132]	; (4018fc <main+0xa8>)
  401876:	47b8      	blx	r7
			erro_flag = 0;
  401878:	2300      	movs	r3, #0
  40187a:	7023      	strb	r3, [r4, #0]
			piscar_trig();
		}
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI); // SLEEP
  40187c:	2002      	movs	r0, #2
  40187e:	4b20      	ldr	r3, [pc, #128]	; (401900 <main+0xac>)
  401880:	4798      	blx	r3
		if (erro_flag){
  401882:	7823      	ldrb	r3, [r4, #0]
  401884:	2b00      	cmp	r3, #0
  401886:	d1f1      	bne.n	40186c <main+0x18>
		} else if(echo_flag){
  401888:	782b      	ldrb	r3, [r5, #0]
  40188a:	b92b      	cbnz	r3, 401898 <main+0x44>
		} else if(call_flag){
  40188c:	7833      	ldrb	r3, [r6, #0]
  40188e:	2b00      	cmp	r3, #0
  401890:	d0f4      	beq.n	40187c <main+0x28>
			piscar_trig();
  401892:	4b1c      	ldr	r3, [pc, #112]	; (401904 <main+0xb0>)
  401894:	4798      	blx	r3
  401896:	e7f1      	b.n	40187c <main+0x28>
			int distancia = ler_distancia();
  401898:	4b1b      	ldr	r3, [pc, #108]	; (401908 <main+0xb4>)
  40189a:	4798      	blx	r3
  40189c:	ee07 0a90 	vmov	s15, r0
  4018a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  4018a4:	ee17 2a90 	vmov	r2, s15
			if(distancia != -1){
  4018a8:	f1b2 3fff 	cmp.w	r2, #4294967295
  4018ac:	d00c      	beq.n	4018c8 <main+0x74>
				sprintf(dist_str, "%d cm    ", distancia);
  4018ae:	4917      	ldr	r1, [pc, #92]	; (40190c <main+0xb8>)
  4018b0:	a801      	add	r0, sp, #4
  4018b2:	4b17      	ldr	r3, [pc, #92]	; (401910 <main+0xbc>)
  4018b4:	4798      	blx	r3
				gfx_mono_draw_string(dist_str, 5, 10, &sysfont);
  4018b6:	4b0f      	ldr	r3, [pc, #60]	; (4018f4 <main+0xa0>)
  4018b8:	220a      	movs	r2, #10
  4018ba:	2105      	movs	r1, #5
  4018bc:	a801      	add	r0, sp, #4
  4018be:	4f0f      	ldr	r7, [pc, #60]	; (4018fc <main+0xa8>)
  4018c0:	47b8      	blx	r7
			call_flag = 0;
  4018c2:	2300      	movs	r3, #0
  4018c4:	7033      	strb	r3, [r6, #0]
  4018c6:	e7d9      	b.n	40187c <main+0x28>
				gfx_mono_draw_string("ERROR DIS ", 5, 10, &sysfont);
  4018c8:	4b0a      	ldr	r3, [pc, #40]	; (4018f4 <main+0xa0>)
  4018ca:	220a      	movs	r2, #10
  4018cc:	2105      	movs	r1, #5
  4018ce:	4811      	ldr	r0, [pc, #68]	; (401914 <main+0xc0>)
  4018d0:	4f0a      	ldr	r7, [pc, #40]	; (4018fc <main+0xa8>)
  4018d2:	47b8      	blx	r7
				erro_flag = 0;
  4018d4:	2300      	movs	r3, #0
  4018d6:	7023      	strb	r3, [r4, #0]
  4018d8:	e7f3      	b.n	4018c2 <main+0x6e>
  4018da:	bf00      	nop
  4018dc:	004009c5 	.word	0x004009c5
  4018e0:	00401755 	.word	0x00401755
  4018e4:	00400635 	.word	0x00400635
  4018e8:	20400c76 	.word	0x20400c76
  4018ec:	20400c75 	.word	0x20400c75
  4018f0:	20400c74 	.word	0x20400c74
  4018f4:	2040000c 	.word	0x2040000c
  4018f8:	00406d28 	.word	0x00406d28
  4018fc:	0040059d 	.word	0x0040059d
  401900:	00400fe9 	.word	0x00400fe9
  401904:	00401689 	.word	0x00401689
  401908:	004016bd 	.word	0x004016bd
  40190c:	00406d34 	.word	0x00406d34
  401910:	00402239 	.word	0x00402239
  401914:	00406d40 	.word	0x00406d40

00401918 <__aeabi_drsub>:
  401918:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40191c:	e002      	b.n	401924 <__adddf3>
  40191e:	bf00      	nop

00401920 <__aeabi_dsub>:
  401920:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401924 <__adddf3>:
  401924:	b530      	push	{r4, r5, lr}
  401926:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40192a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40192e:	ea94 0f05 	teq	r4, r5
  401932:	bf08      	it	eq
  401934:	ea90 0f02 	teqeq	r0, r2
  401938:	bf1f      	itttt	ne
  40193a:	ea54 0c00 	orrsne.w	ip, r4, r0
  40193e:	ea55 0c02 	orrsne.w	ip, r5, r2
  401942:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401946:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40194a:	f000 80e2 	beq.w	401b12 <__adddf3+0x1ee>
  40194e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401952:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401956:	bfb8      	it	lt
  401958:	426d      	neglt	r5, r5
  40195a:	dd0c      	ble.n	401976 <__adddf3+0x52>
  40195c:	442c      	add	r4, r5
  40195e:	ea80 0202 	eor.w	r2, r0, r2
  401962:	ea81 0303 	eor.w	r3, r1, r3
  401966:	ea82 0000 	eor.w	r0, r2, r0
  40196a:	ea83 0101 	eor.w	r1, r3, r1
  40196e:	ea80 0202 	eor.w	r2, r0, r2
  401972:	ea81 0303 	eor.w	r3, r1, r3
  401976:	2d36      	cmp	r5, #54	; 0x36
  401978:	bf88      	it	hi
  40197a:	bd30      	pophi	{r4, r5, pc}
  40197c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401980:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401984:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401988:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40198c:	d002      	beq.n	401994 <__adddf3+0x70>
  40198e:	4240      	negs	r0, r0
  401990:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401994:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401998:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40199c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4019a0:	d002      	beq.n	4019a8 <__adddf3+0x84>
  4019a2:	4252      	negs	r2, r2
  4019a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4019a8:	ea94 0f05 	teq	r4, r5
  4019ac:	f000 80a7 	beq.w	401afe <__adddf3+0x1da>
  4019b0:	f1a4 0401 	sub.w	r4, r4, #1
  4019b4:	f1d5 0e20 	rsbs	lr, r5, #32
  4019b8:	db0d      	blt.n	4019d6 <__adddf3+0xb2>
  4019ba:	fa02 fc0e 	lsl.w	ip, r2, lr
  4019be:	fa22 f205 	lsr.w	r2, r2, r5
  4019c2:	1880      	adds	r0, r0, r2
  4019c4:	f141 0100 	adc.w	r1, r1, #0
  4019c8:	fa03 f20e 	lsl.w	r2, r3, lr
  4019cc:	1880      	adds	r0, r0, r2
  4019ce:	fa43 f305 	asr.w	r3, r3, r5
  4019d2:	4159      	adcs	r1, r3
  4019d4:	e00e      	b.n	4019f4 <__adddf3+0xd0>
  4019d6:	f1a5 0520 	sub.w	r5, r5, #32
  4019da:	f10e 0e20 	add.w	lr, lr, #32
  4019de:	2a01      	cmp	r2, #1
  4019e0:	fa03 fc0e 	lsl.w	ip, r3, lr
  4019e4:	bf28      	it	cs
  4019e6:	f04c 0c02 	orrcs.w	ip, ip, #2
  4019ea:	fa43 f305 	asr.w	r3, r3, r5
  4019ee:	18c0      	adds	r0, r0, r3
  4019f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4019f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4019f8:	d507      	bpl.n	401a0a <__adddf3+0xe6>
  4019fa:	f04f 0e00 	mov.w	lr, #0
  4019fe:	f1dc 0c00 	rsbs	ip, ip, #0
  401a02:	eb7e 0000 	sbcs.w	r0, lr, r0
  401a06:	eb6e 0101 	sbc.w	r1, lr, r1
  401a0a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  401a0e:	d31b      	bcc.n	401a48 <__adddf3+0x124>
  401a10:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401a14:	d30c      	bcc.n	401a30 <__adddf3+0x10c>
  401a16:	0849      	lsrs	r1, r1, #1
  401a18:	ea5f 0030 	movs.w	r0, r0, rrx
  401a1c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401a20:	f104 0401 	add.w	r4, r4, #1
  401a24:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401a28:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401a2c:	f080 809a 	bcs.w	401b64 <__adddf3+0x240>
  401a30:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401a34:	bf08      	it	eq
  401a36:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401a3a:	f150 0000 	adcs.w	r0, r0, #0
  401a3e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401a42:	ea41 0105 	orr.w	r1, r1, r5
  401a46:	bd30      	pop	{r4, r5, pc}
  401a48:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  401a4c:	4140      	adcs	r0, r0
  401a4e:	eb41 0101 	adc.w	r1, r1, r1
  401a52:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401a56:	f1a4 0401 	sub.w	r4, r4, #1
  401a5a:	d1e9      	bne.n	401a30 <__adddf3+0x10c>
  401a5c:	f091 0f00 	teq	r1, #0
  401a60:	bf04      	itt	eq
  401a62:	4601      	moveq	r1, r0
  401a64:	2000      	moveq	r0, #0
  401a66:	fab1 f381 	clz	r3, r1
  401a6a:	bf08      	it	eq
  401a6c:	3320      	addeq	r3, #32
  401a6e:	f1a3 030b 	sub.w	r3, r3, #11
  401a72:	f1b3 0220 	subs.w	r2, r3, #32
  401a76:	da0c      	bge.n	401a92 <__adddf3+0x16e>
  401a78:	320c      	adds	r2, #12
  401a7a:	dd08      	ble.n	401a8e <__adddf3+0x16a>
  401a7c:	f102 0c14 	add.w	ip, r2, #20
  401a80:	f1c2 020c 	rsb	r2, r2, #12
  401a84:	fa01 f00c 	lsl.w	r0, r1, ip
  401a88:	fa21 f102 	lsr.w	r1, r1, r2
  401a8c:	e00c      	b.n	401aa8 <__adddf3+0x184>
  401a8e:	f102 0214 	add.w	r2, r2, #20
  401a92:	bfd8      	it	le
  401a94:	f1c2 0c20 	rsble	ip, r2, #32
  401a98:	fa01 f102 	lsl.w	r1, r1, r2
  401a9c:	fa20 fc0c 	lsr.w	ip, r0, ip
  401aa0:	bfdc      	itt	le
  401aa2:	ea41 010c 	orrle.w	r1, r1, ip
  401aa6:	4090      	lslle	r0, r2
  401aa8:	1ae4      	subs	r4, r4, r3
  401aaa:	bfa2      	ittt	ge
  401aac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401ab0:	4329      	orrge	r1, r5
  401ab2:	bd30      	popge	{r4, r5, pc}
  401ab4:	ea6f 0404 	mvn.w	r4, r4
  401ab8:	3c1f      	subs	r4, #31
  401aba:	da1c      	bge.n	401af6 <__adddf3+0x1d2>
  401abc:	340c      	adds	r4, #12
  401abe:	dc0e      	bgt.n	401ade <__adddf3+0x1ba>
  401ac0:	f104 0414 	add.w	r4, r4, #20
  401ac4:	f1c4 0220 	rsb	r2, r4, #32
  401ac8:	fa20 f004 	lsr.w	r0, r0, r4
  401acc:	fa01 f302 	lsl.w	r3, r1, r2
  401ad0:	ea40 0003 	orr.w	r0, r0, r3
  401ad4:	fa21 f304 	lsr.w	r3, r1, r4
  401ad8:	ea45 0103 	orr.w	r1, r5, r3
  401adc:	bd30      	pop	{r4, r5, pc}
  401ade:	f1c4 040c 	rsb	r4, r4, #12
  401ae2:	f1c4 0220 	rsb	r2, r4, #32
  401ae6:	fa20 f002 	lsr.w	r0, r0, r2
  401aea:	fa01 f304 	lsl.w	r3, r1, r4
  401aee:	ea40 0003 	orr.w	r0, r0, r3
  401af2:	4629      	mov	r1, r5
  401af4:	bd30      	pop	{r4, r5, pc}
  401af6:	fa21 f004 	lsr.w	r0, r1, r4
  401afa:	4629      	mov	r1, r5
  401afc:	bd30      	pop	{r4, r5, pc}
  401afe:	f094 0f00 	teq	r4, #0
  401b02:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  401b06:	bf06      	itte	eq
  401b08:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401b0c:	3401      	addeq	r4, #1
  401b0e:	3d01      	subne	r5, #1
  401b10:	e74e      	b.n	4019b0 <__adddf3+0x8c>
  401b12:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401b16:	bf18      	it	ne
  401b18:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401b1c:	d029      	beq.n	401b72 <__adddf3+0x24e>
  401b1e:	ea94 0f05 	teq	r4, r5
  401b22:	bf08      	it	eq
  401b24:	ea90 0f02 	teqeq	r0, r2
  401b28:	d005      	beq.n	401b36 <__adddf3+0x212>
  401b2a:	ea54 0c00 	orrs.w	ip, r4, r0
  401b2e:	bf04      	itt	eq
  401b30:	4619      	moveq	r1, r3
  401b32:	4610      	moveq	r0, r2
  401b34:	bd30      	pop	{r4, r5, pc}
  401b36:	ea91 0f03 	teq	r1, r3
  401b3a:	bf1e      	ittt	ne
  401b3c:	2100      	movne	r1, #0
  401b3e:	2000      	movne	r0, #0
  401b40:	bd30      	popne	{r4, r5, pc}
  401b42:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  401b46:	d105      	bne.n	401b54 <__adddf3+0x230>
  401b48:	0040      	lsls	r0, r0, #1
  401b4a:	4149      	adcs	r1, r1
  401b4c:	bf28      	it	cs
  401b4e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  401b52:	bd30      	pop	{r4, r5, pc}
  401b54:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  401b58:	bf3c      	itt	cc
  401b5a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  401b5e:	bd30      	popcc	{r4, r5, pc}
  401b60:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401b64:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401b68:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401b6c:	f04f 0000 	mov.w	r0, #0
  401b70:	bd30      	pop	{r4, r5, pc}
  401b72:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401b76:	bf1a      	itte	ne
  401b78:	4619      	movne	r1, r3
  401b7a:	4610      	movne	r0, r2
  401b7c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  401b80:	bf1c      	itt	ne
  401b82:	460b      	movne	r3, r1
  401b84:	4602      	movne	r2, r0
  401b86:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401b8a:	bf06      	itte	eq
  401b8c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  401b90:	ea91 0f03 	teqeq	r1, r3
  401b94:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  401b98:	bd30      	pop	{r4, r5, pc}
  401b9a:	bf00      	nop

00401b9c <__aeabi_ui2d>:
  401b9c:	f090 0f00 	teq	r0, #0
  401ba0:	bf04      	itt	eq
  401ba2:	2100      	moveq	r1, #0
  401ba4:	4770      	bxeq	lr
  401ba6:	b530      	push	{r4, r5, lr}
  401ba8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401bac:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401bb0:	f04f 0500 	mov.w	r5, #0
  401bb4:	f04f 0100 	mov.w	r1, #0
  401bb8:	e750      	b.n	401a5c <__adddf3+0x138>
  401bba:	bf00      	nop

00401bbc <__aeabi_i2d>:
  401bbc:	f090 0f00 	teq	r0, #0
  401bc0:	bf04      	itt	eq
  401bc2:	2100      	moveq	r1, #0
  401bc4:	4770      	bxeq	lr
  401bc6:	b530      	push	{r4, r5, lr}
  401bc8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401bcc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401bd0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  401bd4:	bf48      	it	mi
  401bd6:	4240      	negmi	r0, r0
  401bd8:	f04f 0100 	mov.w	r1, #0
  401bdc:	e73e      	b.n	401a5c <__adddf3+0x138>
  401bde:	bf00      	nop

00401be0 <__aeabi_f2d>:
  401be0:	0042      	lsls	r2, r0, #1
  401be2:	ea4f 01e2 	mov.w	r1, r2, asr #3
  401be6:	ea4f 0131 	mov.w	r1, r1, rrx
  401bea:	ea4f 7002 	mov.w	r0, r2, lsl #28
  401bee:	bf1f      	itttt	ne
  401bf0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  401bf4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401bf8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  401bfc:	4770      	bxne	lr
  401bfe:	f092 0f00 	teq	r2, #0
  401c02:	bf14      	ite	ne
  401c04:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401c08:	4770      	bxeq	lr
  401c0a:	b530      	push	{r4, r5, lr}
  401c0c:	f44f 7460 	mov.w	r4, #896	; 0x380
  401c10:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401c14:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401c18:	e720      	b.n	401a5c <__adddf3+0x138>
  401c1a:	bf00      	nop

00401c1c <__aeabi_ul2d>:
  401c1c:	ea50 0201 	orrs.w	r2, r0, r1
  401c20:	bf08      	it	eq
  401c22:	4770      	bxeq	lr
  401c24:	b530      	push	{r4, r5, lr}
  401c26:	f04f 0500 	mov.w	r5, #0
  401c2a:	e00a      	b.n	401c42 <__aeabi_l2d+0x16>

00401c2c <__aeabi_l2d>:
  401c2c:	ea50 0201 	orrs.w	r2, r0, r1
  401c30:	bf08      	it	eq
  401c32:	4770      	bxeq	lr
  401c34:	b530      	push	{r4, r5, lr}
  401c36:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  401c3a:	d502      	bpl.n	401c42 <__aeabi_l2d+0x16>
  401c3c:	4240      	negs	r0, r0
  401c3e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401c42:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401c46:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401c4a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  401c4e:	f43f aedc 	beq.w	401a0a <__adddf3+0xe6>
  401c52:	f04f 0203 	mov.w	r2, #3
  401c56:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401c5a:	bf18      	it	ne
  401c5c:	3203      	addne	r2, #3
  401c5e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401c62:	bf18      	it	ne
  401c64:	3203      	addne	r2, #3
  401c66:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  401c6a:	f1c2 0320 	rsb	r3, r2, #32
  401c6e:	fa00 fc03 	lsl.w	ip, r0, r3
  401c72:	fa20 f002 	lsr.w	r0, r0, r2
  401c76:	fa01 fe03 	lsl.w	lr, r1, r3
  401c7a:	ea40 000e 	orr.w	r0, r0, lr
  401c7e:	fa21 f102 	lsr.w	r1, r1, r2
  401c82:	4414      	add	r4, r2
  401c84:	e6c1      	b.n	401a0a <__adddf3+0xe6>
  401c86:	bf00      	nop

00401c88 <__aeabi_dmul>:
  401c88:	b570      	push	{r4, r5, r6, lr}
  401c8a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401c8e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401c92:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401c96:	bf1d      	ittte	ne
  401c98:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401c9c:	ea94 0f0c 	teqne	r4, ip
  401ca0:	ea95 0f0c 	teqne	r5, ip
  401ca4:	f000 f8de 	bleq	401e64 <__aeabi_dmul+0x1dc>
  401ca8:	442c      	add	r4, r5
  401caa:	ea81 0603 	eor.w	r6, r1, r3
  401cae:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  401cb2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  401cb6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  401cba:	bf18      	it	ne
  401cbc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  401cc0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401cc4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401cc8:	d038      	beq.n	401d3c <__aeabi_dmul+0xb4>
  401cca:	fba0 ce02 	umull	ip, lr, r0, r2
  401cce:	f04f 0500 	mov.w	r5, #0
  401cd2:	fbe1 e502 	umlal	lr, r5, r1, r2
  401cd6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  401cda:	fbe0 e503 	umlal	lr, r5, r0, r3
  401cde:	f04f 0600 	mov.w	r6, #0
  401ce2:	fbe1 5603 	umlal	r5, r6, r1, r3
  401ce6:	f09c 0f00 	teq	ip, #0
  401cea:	bf18      	it	ne
  401cec:	f04e 0e01 	orrne.w	lr, lr, #1
  401cf0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  401cf4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  401cf8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  401cfc:	d204      	bcs.n	401d08 <__aeabi_dmul+0x80>
  401cfe:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  401d02:	416d      	adcs	r5, r5
  401d04:	eb46 0606 	adc.w	r6, r6, r6
  401d08:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  401d0c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  401d10:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  401d14:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  401d18:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  401d1c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401d20:	bf88      	it	hi
  401d22:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401d26:	d81e      	bhi.n	401d66 <__aeabi_dmul+0xde>
  401d28:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  401d2c:	bf08      	it	eq
  401d2e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  401d32:	f150 0000 	adcs.w	r0, r0, #0
  401d36:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401d3a:	bd70      	pop	{r4, r5, r6, pc}
  401d3c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  401d40:	ea46 0101 	orr.w	r1, r6, r1
  401d44:	ea40 0002 	orr.w	r0, r0, r2
  401d48:	ea81 0103 	eor.w	r1, r1, r3
  401d4c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  401d50:	bfc2      	ittt	gt
  401d52:	ebd4 050c 	rsbsgt	r5, r4, ip
  401d56:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401d5a:	bd70      	popgt	{r4, r5, r6, pc}
  401d5c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401d60:	f04f 0e00 	mov.w	lr, #0
  401d64:	3c01      	subs	r4, #1
  401d66:	f300 80ab 	bgt.w	401ec0 <__aeabi_dmul+0x238>
  401d6a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  401d6e:	bfde      	ittt	le
  401d70:	2000      	movle	r0, #0
  401d72:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  401d76:	bd70      	pople	{r4, r5, r6, pc}
  401d78:	f1c4 0400 	rsb	r4, r4, #0
  401d7c:	3c20      	subs	r4, #32
  401d7e:	da35      	bge.n	401dec <__aeabi_dmul+0x164>
  401d80:	340c      	adds	r4, #12
  401d82:	dc1b      	bgt.n	401dbc <__aeabi_dmul+0x134>
  401d84:	f104 0414 	add.w	r4, r4, #20
  401d88:	f1c4 0520 	rsb	r5, r4, #32
  401d8c:	fa00 f305 	lsl.w	r3, r0, r5
  401d90:	fa20 f004 	lsr.w	r0, r0, r4
  401d94:	fa01 f205 	lsl.w	r2, r1, r5
  401d98:	ea40 0002 	orr.w	r0, r0, r2
  401d9c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  401da0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401da4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401da8:	fa21 f604 	lsr.w	r6, r1, r4
  401dac:	eb42 0106 	adc.w	r1, r2, r6
  401db0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401db4:	bf08      	it	eq
  401db6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401dba:	bd70      	pop	{r4, r5, r6, pc}
  401dbc:	f1c4 040c 	rsb	r4, r4, #12
  401dc0:	f1c4 0520 	rsb	r5, r4, #32
  401dc4:	fa00 f304 	lsl.w	r3, r0, r4
  401dc8:	fa20 f005 	lsr.w	r0, r0, r5
  401dcc:	fa01 f204 	lsl.w	r2, r1, r4
  401dd0:	ea40 0002 	orr.w	r0, r0, r2
  401dd4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401dd8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401ddc:	f141 0100 	adc.w	r1, r1, #0
  401de0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401de4:	bf08      	it	eq
  401de6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401dea:	bd70      	pop	{r4, r5, r6, pc}
  401dec:	f1c4 0520 	rsb	r5, r4, #32
  401df0:	fa00 f205 	lsl.w	r2, r0, r5
  401df4:	ea4e 0e02 	orr.w	lr, lr, r2
  401df8:	fa20 f304 	lsr.w	r3, r0, r4
  401dfc:	fa01 f205 	lsl.w	r2, r1, r5
  401e00:	ea43 0302 	orr.w	r3, r3, r2
  401e04:	fa21 f004 	lsr.w	r0, r1, r4
  401e08:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401e0c:	fa21 f204 	lsr.w	r2, r1, r4
  401e10:	ea20 0002 	bic.w	r0, r0, r2
  401e14:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  401e18:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401e1c:	bf08      	it	eq
  401e1e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401e22:	bd70      	pop	{r4, r5, r6, pc}
  401e24:	f094 0f00 	teq	r4, #0
  401e28:	d10f      	bne.n	401e4a <__aeabi_dmul+0x1c2>
  401e2a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  401e2e:	0040      	lsls	r0, r0, #1
  401e30:	eb41 0101 	adc.w	r1, r1, r1
  401e34:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401e38:	bf08      	it	eq
  401e3a:	3c01      	subeq	r4, #1
  401e3c:	d0f7      	beq.n	401e2e <__aeabi_dmul+0x1a6>
  401e3e:	ea41 0106 	orr.w	r1, r1, r6
  401e42:	f095 0f00 	teq	r5, #0
  401e46:	bf18      	it	ne
  401e48:	4770      	bxne	lr
  401e4a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  401e4e:	0052      	lsls	r2, r2, #1
  401e50:	eb43 0303 	adc.w	r3, r3, r3
  401e54:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  401e58:	bf08      	it	eq
  401e5a:	3d01      	subeq	r5, #1
  401e5c:	d0f7      	beq.n	401e4e <__aeabi_dmul+0x1c6>
  401e5e:	ea43 0306 	orr.w	r3, r3, r6
  401e62:	4770      	bx	lr
  401e64:	ea94 0f0c 	teq	r4, ip
  401e68:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401e6c:	bf18      	it	ne
  401e6e:	ea95 0f0c 	teqne	r5, ip
  401e72:	d00c      	beq.n	401e8e <__aeabi_dmul+0x206>
  401e74:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401e78:	bf18      	it	ne
  401e7a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401e7e:	d1d1      	bne.n	401e24 <__aeabi_dmul+0x19c>
  401e80:	ea81 0103 	eor.w	r1, r1, r3
  401e84:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401e88:	f04f 0000 	mov.w	r0, #0
  401e8c:	bd70      	pop	{r4, r5, r6, pc}
  401e8e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401e92:	bf06      	itte	eq
  401e94:	4610      	moveq	r0, r2
  401e96:	4619      	moveq	r1, r3
  401e98:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401e9c:	d019      	beq.n	401ed2 <__aeabi_dmul+0x24a>
  401e9e:	ea94 0f0c 	teq	r4, ip
  401ea2:	d102      	bne.n	401eaa <__aeabi_dmul+0x222>
  401ea4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  401ea8:	d113      	bne.n	401ed2 <__aeabi_dmul+0x24a>
  401eaa:	ea95 0f0c 	teq	r5, ip
  401eae:	d105      	bne.n	401ebc <__aeabi_dmul+0x234>
  401eb0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  401eb4:	bf1c      	itt	ne
  401eb6:	4610      	movne	r0, r2
  401eb8:	4619      	movne	r1, r3
  401eba:	d10a      	bne.n	401ed2 <__aeabi_dmul+0x24a>
  401ebc:	ea81 0103 	eor.w	r1, r1, r3
  401ec0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401ec4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401ec8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401ecc:	f04f 0000 	mov.w	r0, #0
  401ed0:	bd70      	pop	{r4, r5, r6, pc}
  401ed2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401ed6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  401eda:	bd70      	pop	{r4, r5, r6, pc}

00401edc <__aeabi_ddiv>:
  401edc:	b570      	push	{r4, r5, r6, lr}
  401ede:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401ee2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401ee6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401eea:	bf1d      	ittte	ne
  401eec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401ef0:	ea94 0f0c 	teqne	r4, ip
  401ef4:	ea95 0f0c 	teqne	r5, ip
  401ef8:	f000 f8a7 	bleq	40204a <__aeabi_ddiv+0x16e>
  401efc:	eba4 0405 	sub.w	r4, r4, r5
  401f00:	ea81 0e03 	eor.w	lr, r1, r3
  401f04:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401f08:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401f0c:	f000 8088 	beq.w	402020 <__aeabi_ddiv+0x144>
  401f10:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401f14:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  401f18:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  401f1c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  401f20:	ea4f 2202 	mov.w	r2, r2, lsl #8
  401f24:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  401f28:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  401f2c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  401f30:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  401f34:	429d      	cmp	r5, r3
  401f36:	bf08      	it	eq
  401f38:	4296      	cmpeq	r6, r2
  401f3a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  401f3e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  401f42:	d202      	bcs.n	401f4a <__aeabi_ddiv+0x6e>
  401f44:	085b      	lsrs	r3, r3, #1
  401f46:	ea4f 0232 	mov.w	r2, r2, rrx
  401f4a:	1ab6      	subs	r6, r6, r2
  401f4c:	eb65 0503 	sbc.w	r5, r5, r3
  401f50:	085b      	lsrs	r3, r3, #1
  401f52:	ea4f 0232 	mov.w	r2, r2, rrx
  401f56:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  401f5a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  401f5e:	ebb6 0e02 	subs.w	lr, r6, r2
  401f62:	eb75 0e03 	sbcs.w	lr, r5, r3
  401f66:	bf22      	ittt	cs
  401f68:	1ab6      	subcs	r6, r6, r2
  401f6a:	4675      	movcs	r5, lr
  401f6c:	ea40 000c 	orrcs.w	r0, r0, ip
  401f70:	085b      	lsrs	r3, r3, #1
  401f72:	ea4f 0232 	mov.w	r2, r2, rrx
  401f76:	ebb6 0e02 	subs.w	lr, r6, r2
  401f7a:	eb75 0e03 	sbcs.w	lr, r5, r3
  401f7e:	bf22      	ittt	cs
  401f80:	1ab6      	subcs	r6, r6, r2
  401f82:	4675      	movcs	r5, lr
  401f84:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  401f88:	085b      	lsrs	r3, r3, #1
  401f8a:	ea4f 0232 	mov.w	r2, r2, rrx
  401f8e:	ebb6 0e02 	subs.w	lr, r6, r2
  401f92:	eb75 0e03 	sbcs.w	lr, r5, r3
  401f96:	bf22      	ittt	cs
  401f98:	1ab6      	subcs	r6, r6, r2
  401f9a:	4675      	movcs	r5, lr
  401f9c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  401fa0:	085b      	lsrs	r3, r3, #1
  401fa2:	ea4f 0232 	mov.w	r2, r2, rrx
  401fa6:	ebb6 0e02 	subs.w	lr, r6, r2
  401faa:	eb75 0e03 	sbcs.w	lr, r5, r3
  401fae:	bf22      	ittt	cs
  401fb0:	1ab6      	subcs	r6, r6, r2
  401fb2:	4675      	movcs	r5, lr
  401fb4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  401fb8:	ea55 0e06 	orrs.w	lr, r5, r6
  401fbc:	d018      	beq.n	401ff0 <__aeabi_ddiv+0x114>
  401fbe:	ea4f 1505 	mov.w	r5, r5, lsl #4
  401fc2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  401fc6:	ea4f 1606 	mov.w	r6, r6, lsl #4
  401fca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  401fce:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  401fd2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  401fd6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  401fda:	d1c0      	bne.n	401f5e <__aeabi_ddiv+0x82>
  401fdc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401fe0:	d10b      	bne.n	401ffa <__aeabi_ddiv+0x11e>
  401fe2:	ea41 0100 	orr.w	r1, r1, r0
  401fe6:	f04f 0000 	mov.w	r0, #0
  401fea:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  401fee:	e7b6      	b.n	401f5e <__aeabi_ddiv+0x82>
  401ff0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401ff4:	bf04      	itt	eq
  401ff6:	4301      	orreq	r1, r0
  401ff8:	2000      	moveq	r0, #0
  401ffa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401ffe:	bf88      	it	hi
  402000:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402004:	f63f aeaf 	bhi.w	401d66 <__aeabi_dmul+0xde>
  402008:	ebb5 0c03 	subs.w	ip, r5, r3
  40200c:	bf04      	itt	eq
  40200e:	ebb6 0c02 	subseq.w	ip, r6, r2
  402012:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402016:	f150 0000 	adcs.w	r0, r0, #0
  40201a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40201e:	bd70      	pop	{r4, r5, r6, pc}
  402020:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  402024:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  402028:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40202c:	bfc2      	ittt	gt
  40202e:	ebd4 050c 	rsbsgt	r5, r4, ip
  402032:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402036:	bd70      	popgt	{r4, r5, r6, pc}
  402038:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40203c:	f04f 0e00 	mov.w	lr, #0
  402040:	3c01      	subs	r4, #1
  402042:	e690      	b.n	401d66 <__aeabi_dmul+0xde>
  402044:	ea45 0e06 	orr.w	lr, r5, r6
  402048:	e68d      	b.n	401d66 <__aeabi_dmul+0xde>
  40204a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40204e:	ea94 0f0c 	teq	r4, ip
  402052:	bf08      	it	eq
  402054:	ea95 0f0c 	teqeq	r5, ip
  402058:	f43f af3b 	beq.w	401ed2 <__aeabi_dmul+0x24a>
  40205c:	ea94 0f0c 	teq	r4, ip
  402060:	d10a      	bne.n	402078 <__aeabi_ddiv+0x19c>
  402062:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402066:	f47f af34 	bne.w	401ed2 <__aeabi_dmul+0x24a>
  40206a:	ea95 0f0c 	teq	r5, ip
  40206e:	f47f af25 	bne.w	401ebc <__aeabi_dmul+0x234>
  402072:	4610      	mov	r0, r2
  402074:	4619      	mov	r1, r3
  402076:	e72c      	b.n	401ed2 <__aeabi_dmul+0x24a>
  402078:	ea95 0f0c 	teq	r5, ip
  40207c:	d106      	bne.n	40208c <__aeabi_ddiv+0x1b0>
  40207e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402082:	f43f aefd 	beq.w	401e80 <__aeabi_dmul+0x1f8>
  402086:	4610      	mov	r0, r2
  402088:	4619      	mov	r1, r3
  40208a:	e722      	b.n	401ed2 <__aeabi_dmul+0x24a>
  40208c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402090:	bf18      	it	ne
  402092:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402096:	f47f aec5 	bne.w	401e24 <__aeabi_dmul+0x19c>
  40209a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40209e:	f47f af0d 	bne.w	401ebc <__aeabi_dmul+0x234>
  4020a2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4020a6:	f47f aeeb 	bne.w	401e80 <__aeabi_dmul+0x1f8>
  4020aa:	e712      	b.n	401ed2 <__aeabi_dmul+0x24a>

004020ac <__aeabi_d2f>:
  4020ac:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4020b0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  4020b4:	bf24      	itt	cs
  4020b6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  4020ba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  4020be:	d90d      	bls.n	4020dc <__aeabi_d2f+0x30>
  4020c0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4020c4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  4020c8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  4020cc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  4020d0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  4020d4:	bf08      	it	eq
  4020d6:	f020 0001 	biceq.w	r0, r0, #1
  4020da:	4770      	bx	lr
  4020dc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  4020e0:	d121      	bne.n	402126 <__aeabi_d2f+0x7a>
  4020e2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  4020e6:	bfbc      	itt	lt
  4020e8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  4020ec:	4770      	bxlt	lr
  4020ee:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4020f2:	ea4f 5252 	mov.w	r2, r2, lsr #21
  4020f6:	f1c2 0218 	rsb	r2, r2, #24
  4020fa:	f1c2 0c20 	rsb	ip, r2, #32
  4020fe:	fa10 f30c 	lsls.w	r3, r0, ip
  402102:	fa20 f002 	lsr.w	r0, r0, r2
  402106:	bf18      	it	ne
  402108:	f040 0001 	orrne.w	r0, r0, #1
  40210c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402110:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  402114:	fa03 fc0c 	lsl.w	ip, r3, ip
  402118:	ea40 000c 	orr.w	r0, r0, ip
  40211c:	fa23 f302 	lsr.w	r3, r3, r2
  402120:	ea4f 0343 	mov.w	r3, r3, lsl #1
  402124:	e7cc      	b.n	4020c0 <__aeabi_d2f+0x14>
  402126:	ea7f 5362 	mvns.w	r3, r2, asr #21
  40212a:	d107      	bne.n	40213c <__aeabi_d2f+0x90>
  40212c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  402130:	bf1e      	ittt	ne
  402132:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  402136:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  40213a:	4770      	bxne	lr
  40213c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  402140:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402144:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402148:	4770      	bx	lr
  40214a:	bf00      	nop

0040214c <__libc_init_array>:
  40214c:	b570      	push	{r4, r5, r6, lr}
  40214e:	4e0f      	ldr	r6, [pc, #60]	; (40218c <__libc_init_array+0x40>)
  402150:	4d0f      	ldr	r5, [pc, #60]	; (402190 <__libc_init_array+0x44>)
  402152:	1b76      	subs	r6, r6, r5
  402154:	10b6      	asrs	r6, r6, #2
  402156:	bf18      	it	ne
  402158:	2400      	movne	r4, #0
  40215a:	d005      	beq.n	402168 <__libc_init_array+0x1c>
  40215c:	3401      	adds	r4, #1
  40215e:	f855 3b04 	ldr.w	r3, [r5], #4
  402162:	4798      	blx	r3
  402164:	42a6      	cmp	r6, r4
  402166:	d1f9      	bne.n	40215c <__libc_init_array+0x10>
  402168:	4e0a      	ldr	r6, [pc, #40]	; (402194 <__libc_init_array+0x48>)
  40216a:	4d0b      	ldr	r5, [pc, #44]	; (402198 <__libc_init_array+0x4c>)
  40216c:	1b76      	subs	r6, r6, r5
  40216e:	f004 ff33 	bl	406fd8 <_init>
  402172:	10b6      	asrs	r6, r6, #2
  402174:	bf18      	it	ne
  402176:	2400      	movne	r4, #0
  402178:	d006      	beq.n	402188 <__libc_init_array+0x3c>
  40217a:	3401      	adds	r4, #1
  40217c:	f855 3b04 	ldr.w	r3, [r5], #4
  402180:	4798      	blx	r3
  402182:	42a6      	cmp	r6, r4
  402184:	d1f9      	bne.n	40217a <__libc_init_array+0x2e>
  402186:	bd70      	pop	{r4, r5, r6, pc}
  402188:	bd70      	pop	{r4, r5, r6, pc}
  40218a:	bf00      	nop
  40218c:	00406fe4 	.word	0x00406fe4
  402190:	00406fe4 	.word	0x00406fe4
  402194:	00406fec 	.word	0x00406fec
  402198:	00406fe4 	.word	0x00406fe4

0040219c <memset>:
  40219c:	b470      	push	{r4, r5, r6}
  40219e:	0786      	lsls	r6, r0, #30
  4021a0:	d046      	beq.n	402230 <memset+0x94>
  4021a2:	1e54      	subs	r4, r2, #1
  4021a4:	2a00      	cmp	r2, #0
  4021a6:	d041      	beq.n	40222c <memset+0x90>
  4021a8:	b2ca      	uxtb	r2, r1
  4021aa:	4603      	mov	r3, r0
  4021ac:	e002      	b.n	4021b4 <memset+0x18>
  4021ae:	f114 34ff 	adds.w	r4, r4, #4294967295
  4021b2:	d33b      	bcc.n	40222c <memset+0x90>
  4021b4:	f803 2b01 	strb.w	r2, [r3], #1
  4021b8:	079d      	lsls	r5, r3, #30
  4021ba:	d1f8      	bne.n	4021ae <memset+0x12>
  4021bc:	2c03      	cmp	r4, #3
  4021be:	d92e      	bls.n	40221e <memset+0x82>
  4021c0:	b2cd      	uxtb	r5, r1
  4021c2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4021c6:	2c0f      	cmp	r4, #15
  4021c8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4021cc:	d919      	bls.n	402202 <memset+0x66>
  4021ce:	f103 0210 	add.w	r2, r3, #16
  4021d2:	4626      	mov	r6, r4
  4021d4:	3e10      	subs	r6, #16
  4021d6:	2e0f      	cmp	r6, #15
  4021d8:	f842 5c10 	str.w	r5, [r2, #-16]
  4021dc:	f842 5c0c 	str.w	r5, [r2, #-12]
  4021e0:	f842 5c08 	str.w	r5, [r2, #-8]
  4021e4:	f842 5c04 	str.w	r5, [r2, #-4]
  4021e8:	f102 0210 	add.w	r2, r2, #16
  4021ec:	d8f2      	bhi.n	4021d4 <memset+0x38>
  4021ee:	f1a4 0210 	sub.w	r2, r4, #16
  4021f2:	f022 020f 	bic.w	r2, r2, #15
  4021f6:	f004 040f 	and.w	r4, r4, #15
  4021fa:	3210      	adds	r2, #16
  4021fc:	2c03      	cmp	r4, #3
  4021fe:	4413      	add	r3, r2
  402200:	d90d      	bls.n	40221e <memset+0x82>
  402202:	461e      	mov	r6, r3
  402204:	4622      	mov	r2, r4
  402206:	3a04      	subs	r2, #4
  402208:	2a03      	cmp	r2, #3
  40220a:	f846 5b04 	str.w	r5, [r6], #4
  40220e:	d8fa      	bhi.n	402206 <memset+0x6a>
  402210:	1f22      	subs	r2, r4, #4
  402212:	f022 0203 	bic.w	r2, r2, #3
  402216:	3204      	adds	r2, #4
  402218:	4413      	add	r3, r2
  40221a:	f004 0403 	and.w	r4, r4, #3
  40221e:	b12c      	cbz	r4, 40222c <memset+0x90>
  402220:	b2c9      	uxtb	r1, r1
  402222:	441c      	add	r4, r3
  402224:	f803 1b01 	strb.w	r1, [r3], #1
  402228:	429c      	cmp	r4, r3
  40222a:	d1fb      	bne.n	402224 <memset+0x88>
  40222c:	bc70      	pop	{r4, r5, r6}
  40222e:	4770      	bx	lr
  402230:	4614      	mov	r4, r2
  402232:	4603      	mov	r3, r0
  402234:	e7c2      	b.n	4021bc <memset+0x20>
  402236:	bf00      	nop

00402238 <sprintf>:
  402238:	b40e      	push	{r1, r2, r3}
  40223a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40223c:	b09c      	sub	sp, #112	; 0x70
  40223e:	ab21      	add	r3, sp, #132	; 0x84
  402240:	490f      	ldr	r1, [pc, #60]	; (402280 <sprintf+0x48>)
  402242:	f853 2b04 	ldr.w	r2, [r3], #4
  402246:	9301      	str	r3, [sp, #4]
  402248:	4605      	mov	r5, r0
  40224a:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40224e:	6808      	ldr	r0, [r1, #0]
  402250:	9502      	str	r5, [sp, #8]
  402252:	f44f 7702 	mov.w	r7, #520	; 0x208
  402256:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40225a:	a902      	add	r1, sp, #8
  40225c:	9506      	str	r5, [sp, #24]
  40225e:	f8ad 7014 	strh.w	r7, [sp, #20]
  402262:	9404      	str	r4, [sp, #16]
  402264:	9407      	str	r4, [sp, #28]
  402266:	f8ad 6016 	strh.w	r6, [sp, #22]
  40226a:	f000 f80b 	bl	402284 <_svfprintf_r>
  40226e:	9b02      	ldr	r3, [sp, #8]
  402270:	2200      	movs	r2, #0
  402272:	701a      	strb	r2, [r3, #0]
  402274:	b01c      	add	sp, #112	; 0x70
  402276:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40227a:	b003      	add	sp, #12
  40227c:	4770      	bx	lr
  40227e:	bf00      	nop
  402280:	20400024 	.word	0x20400024

00402284 <_svfprintf_r>:
  402284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402288:	b0c3      	sub	sp, #268	; 0x10c
  40228a:	460c      	mov	r4, r1
  40228c:	910b      	str	r1, [sp, #44]	; 0x2c
  40228e:	4692      	mov	sl, r2
  402290:	930f      	str	r3, [sp, #60]	; 0x3c
  402292:	900c      	str	r0, [sp, #48]	; 0x30
  402294:	f002 fa0c 	bl	4046b0 <_localeconv_r>
  402298:	6803      	ldr	r3, [r0, #0]
  40229a:	931a      	str	r3, [sp, #104]	; 0x68
  40229c:	4618      	mov	r0, r3
  40229e:	f003 f8ef 	bl	405480 <strlen>
  4022a2:	89a3      	ldrh	r3, [r4, #12]
  4022a4:	9019      	str	r0, [sp, #100]	; 0x64
  4022a6:	0619      	lsls	r1, r3, #24
  4022a8:	d503      	bpl.n	4022b2 <_svfprintf_r+0x2e>
  4022aa:	6923      	ldr	r3, [r4, #16]
  4022ac:	2b00      	cmp	r3, #0
  4022ae:	f001 8003 	beq.w	4032b8 <_svfprintf_r+0x1034>
  4022b2:	2300      	movs	r3, #0
  4022b4:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  4022b8:	9313      	str	r3, [sp, #76]	; 0x4c
  4022ba:	9315      	str	r3, [sp, #84]	; 0x54
  4022bc:	9314      	str	r3, [sp, #80]	; 0x50
  4022be:	9327      	str	r3, [sp, #156]	; 0x9c
  4022c0:	9326      	str	r3, [sp, #152]	; 0x98
  4022c2:	9318      	str	r3, [sp, #96]	; 0x60
  4022c4:	931b      	str	r3, [sp, #108]	; 0x6c
  4022c6:	9309      	str	r3, [sp, #36]	; 0x24
  4022c8:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4022cc:	46c8      	mov	r8, r9
  4022ce:	9316      	str	r3, [sp, #88]	; 0x58
  4022d0:	9317      	str	r3, [sp, #92]	; 0x5c
  4022d2:	f89a 3000 	ldrb.w	r3, [sl]
  4022d6:	4654      	mov	r4, sl
  4022d8:	b1e3      	cbz	r3, 402314 <_svfprintf_r+0x90>
  4022da:	2b25      	cmp	r3, #37	; 0x25
  4022dc:	d102      	bne.n	4022e4 <_svfprintf_r+0x60>
  4022de:	e019      	b.n	402314 <_svfprintf_r+0x90>
  4022e0:	2b25      	cmp	r3, #37	; 0x25
  4022e2:	d003      	beq.n	4022ec <_svfprintf_r+0x68>
  4022e4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4022e8:	2b00      	cmp	r3, #0
  4022ea:	d1f9      	bne.n	4022e0 <_svfprintf_r+0x5c>
  4022ec:	eba4 050a 	sub.w	r5, r4, sl
  4022f0:	b185      	cbz	r5, 402314 <_svfprintf_r+0x90>
  4022f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4022f4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4022f6:	f8c8 a000 	str.w	sl, [r8]
  4022fa:	3301      	adds	r3, #1
  4022fc:	442a      	add	r2, r5
  4022fe:	2b07      	cmp	r3, #7
  402300:	f8c8 5004 	str.w	r5, [r8, #4]
  402304:	9227      	str	r2, [sp, #156]	; 0x9c
  402306:	9326      	str	r3, [sp, #152]	; 0x98
  402308:	dc7f      	bgt.n	40240a <_svfprintf_r+0x186>
  40230a:	f108 0808 	add.w	r8, r8, #8
  40230e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402310:	442b      	add	r3, r5
  402312:	9309      	str	r3, [sp, #36]	; 0x24
  402314:	7823      	ldrb	r3, [r4, #0]
  402316:	2b00      	cmp	r3, #0
  402318:	d07f      	beq.n	40241a <_svfprintf_r+0x196>
  40231a:	2300      	movs	r3, #0
  40231c:	461a      	mov	r2, r3
  40231e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402322:	4619      	mov	r1, r3
  402324:	930d      	str	r3, [sp, #52]	; 0x34
  402326:	469b      	mov	fp, r3
  402328:	f04f 30ff 	mov.w	r0, #4294967295
  40232c:	7863      	ldrb	r3, [r4, #1]
  40232e:	900a      	str	r0, [sp, #40]	; 0x28
  402330:	f104 0a01 	add.w	sl, r4, #1
  402334:	f10a 0a01 	add.w	sl, sl, #1
  402338:	f1a3 0020 	sub.w	r0, r3, #32
  40233c:	2858      	cmp	r0, #88	; 0x58
  40233e:	f200 83c1 	bhi.w	402ac4 <_svfprintf_r+0x840>
  402342:	e8df f010 	tbh	[pc, r0, lsl #1]
  402346:	0238      	.short	0x0238
  402348:	03bf03bf 	.word	0x03bf03bf
  40234c:	03bf0240 	.word	0x03bf0240
  402350:	03bf03bf 	.word	0x03bf03bf
  402354:	03bf03bf 	.word	0x03bf03bf
  402358:	024503bf 	.word	0x024503bf
  40235c:	03bf0203 	.word	0x03bf0203
  402360:	026b005d 	.word	0x026b005d
  402364:	028603bf 	.word	0x028603bf
  402368:	039d039d 	.word	0x039d039d
  40236c:	039d039d 	.word	0x039d039d
  402370:	039d039d 	.word	0x039d039d
  402374:	039d039d 	.word	0x039d039d
  402378:	03bf039d 	.word	0x03bf039d
  40237c:	03bf03bf 	.word	0x03bf03bf
  402380:	03bf03bf 	.word	0x03bf03bf
  402384:	03bf03bf 	.word	0x03bf03bf
  402388:	03bf03bf 	.word	0x03bf03bf
  40238c:	033703bf 	.word	0x033703bf
  402390:	03bf0357 	.word	0x03bf0357
  402394:	03bf0357 	.word	0x03bf0357
  402398:	03bf03bf 	.word	0x03bf03bf
  40239c:	039803bf 	.word	0x039803bf
  4023a0:	03bf03bf 	.word	0x03bf03bf
  4023a4:	03bf03ad 	.word	0x03bf03ad
  4023a8:	03bf03bf 	.word	0x03bf03bf
  4023ac:	03bf03bf 	.word	0x03bf03bf
  4023b0:	03bf0259 	.word	0x03bf0259
  4023b4:	031e03bf 	.word	0x031e03bf
  4023b8:	03bf03bf 	.word	0x03bf03bf
  4023bc:	03bf03bf 	.word	0x03bf03bf
  4023c0:	03bf03bf 	.word	0x03bf03bf
  4023c4:	03bf03bf 	.word	0x03bf03bf
  4023c8:	03bf03bf 	.word	0x03bf03bf
  4023cc:	02db02c6 	.word	0x02db02c6
  4023d0:	03570357 	.word	0x03570357
  4023d4:	028b0357 	.word	0x028b0357
  4023d8:	03bf02db 	.word	0x03bf02db
  4023dc:	029003bf 	.word	0x029003bf
  4023e0:	029d03bf 	.word	0x029d03bf
  4023e4:	02b401cc 	.word	0x02b401cc
  4023e8:	03bf0208 	.word	0x03bf0208
  4023ec:	03bf01e1 	.word	0x03bf01e1
  4023f0:	03bf007e 	.word	0x03bf007e
  4023f4:	020d03bf 	.word	0x020d03bf
  4023f8:	980d      	ldr	r0, [sp, #52]	; 0x34
  4023fa:	930f      	str	r3, [sp, #60]	; 0x3c
  4023fc:	4240      	negs	r0, r0
  4023fe:	900d      	str	r0, [sp, #52]	; 0x34
  402400:	f04b 0b04 	orr.w	fp, fp, #4
  402404:	f89a 3000 	ldrb.w	r3, [sl]
  402408:	e794      	b.n	402334 <_svfprintf_r+0xb0>
  40240a:	aa25      	add	r2, sp, #148	; 0x94
  40240c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40240e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402410:	f003 f8a4 	bl	40555c <__ssprint_r>
  402414:	b940      	cbnz	r0, 402428 <_svfprintf_r+0x1a4>
  402416:	46c8      	mov	r8, r9
  402418:	e779      	b.n	40230e <_svfprintf_r+0x8a>
  40241a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40241c:	b123      	cbz	r3, 402428 <_svfprintf_r+0x1a4>
  40241e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402420:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402422:	aa25      	add	r2, sp, #148	; 0x94
  402424:	f003 f89a 	bl	40555c <__ssprint_r>
  402428:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40242a:	899b      	ldrh	r3, [r3, #12]
  40242c:	f013 0f40 	tst.w	r3, #64	; 0x40
  402430:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402432:	bf18      	it	ne
  402434:	f04f 33ff 	movne.w	r3, #4294967295
  402438:	9309      	str	r3, [sp, #36]	; 0x24
  40243a:	9809      	ldr	r0, [sp, #36]	; 0x24
  40243c:	b043      	add	sp, #268	; 0x10c
  40243e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402442:	f01b 0f20 	tst.w	fp, #32
  402446:	9311      	str	r3, [sp, #68]	; 0x44
  402448:	f040 81dd 	bne.w	402806 <_svfprintf_r+0x582>
  40244c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40244e:	f01b 0f10 	tst.w	fp, #16
  402452:	4613      	mov	r3, r2
  402454:	f040 856e 	bne.w	402f34 <_svfprintf_r+0xcb0>
  402458:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40245c:	f000 856a 	beq.w	402f34 <_svfprintf_r+0xcb0>
  402460:	8814      	ldrh	r4, [r2, #0]
  402462:	3204      	adds	r2, #4
  402464:	2500      	movs	r5, #0
  402466:	2301      	movs	r3, #1
  402468:	920f      	str	r2, [sp, #60]	; 0x3c
  40246a:	2700      	movs	r7, #0
  40246c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402470:	990a      	ldr	r1, [sp, #40]	; 0x28
  402472:	1c4a      	adds	r2, r1, #1
  402474:	f000 8265 	beq.w	402942 <_svfprintf_r+0x6be>
  402478:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  40247c:	9207      	str	r2, [sp, #28]
  40247e:	ea54 0205 	orrs.w	r2, r4, r5
  402482:	f040 8264 	bne.w	40294e <_svfprintf_r+0x6ca>
  402486:	2900      	cmp	r1, #0
  402488:	f040 843c 	bne.w	402d04 <_svfprintf_r+0xa80>
  40248c:	2b00      	cmp	r3, #0
  40248e:	f040 84d7 	bne.w	402e40 <_svfprintf_r+0xbbc>
  402492:	f01b 0301 	ands.w	r3, fp, #1
  402496:	930e      	str	r3, [sp, #56]	; 0x38
  402498:	f000 8604 	beq.w	4030a4 <_svfprintf_r+0xe20>
  40249c:	ae42      	add	r6, sp, #264	; 0x108
  40249e:	2330      	movs	r3, #48	; 0x30
  4024a0:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4024a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4024a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4024a8:	4293      	cmp	r3, r2
  4024aa:	bfb8      	it	lt
  4024ac:	4613      	movlt	r3, r2
  4024ae:	9308      	str	r3, [sp, #32]
  4024b0:	2300      	movs	r3, #0
  4024b2:	9312      	str	r3, [sp, #72]	; 0x48
  4024b4:	b117      	cbz	r7, 4024bc <_svfprintf_r+0x238>
  4024b6:	9b08      	ldr	r3, [sp, #32]
  4024b8:	3301      	adds	r3, #1
  4024ba:	9308      	str	r3, [sp, #32]
  4024bc:	9b07      	ldr	r3, [sp, #28]
  4024be:	f013 0302 	ands.w	r3, r3, #2
  4024c2:	9310      	str	r3, [sp, #64]	; 0x40
  4024c4:	d002      	beq.n	4024cc <_svfprintf_r+0x248>
  4024c6:	9b08      	ldr	r3, [sp, #32]
  4024c8:	3302      	adds	r3, #2
  4024ca:	9308      	str	r3, [sp, #32]
  4024cc:	9b07      	ldr	r3, [sp, #28]
  4024ce:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4024d2:	f040 830e 	bne.w	402af2 <_svfprintf_r+0x86e>
  4024d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4024d8:	9a08      	ldr	r2, [sp, #32]
  4024da:	eba3 0b02 	sub.w	fp, r3, r2
  4024de:	f1bb 0f00 	cmp.w	fp, #0
  4024e2:	f340 8306 	ble.w	402af2 <_svfprintf_r+0x86e>
  4024e6:	f1bb 0f10 	cmp.w	fp, #16
  4024ea:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4024ec:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4024ee:	dd29      	ble.n	402544 <_svfprintf_r+0x2c0>
  4024f0:	4643      	mov	r3, r8
  4024f2:	4621      	mov	r1, r4
  4024f4:	46a8      	mov	r8, r5
  4024f6:	2710      	movs	r7, #16
  4024f8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4024fa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4024fc:	e006      	b.n	40250c <_svfprintf_r+0x288>
  4024fe:	f1ab 0b10 	sub.w	fp, fp, #16
  402502:	f1bb 0f10 	cmp.w	fp, #16
  402506:	f103 0308 	add.w	r3, r3, #8
  40250a:	dd18      	ble.n	40253e <_svfprintf_r+0x2ba>
  40250c:	3201      	adds	r2, #1
  40250e:	48b7      	ldr	r0, [pc, #732]	; (4027ec <_svfprintf_r+0x568>)
  402510:	9226      	str	r2, [sp, #152]	; 0x98
  402512:	3110      	adds	r1, #16
  402514:	2a07      	cmp	r2, #7
  402516:	9127      	str	r1, [sp, #156]	; 0x9c
  402518:	e883 0081 	stmia.w	r3, {r0, r7}
  40251c:	ddef      	ble.n	4024fe <_svfprintf_r+0x27a>
  40251e:	aa25      	add	r2, sp, #148	; 0x94
  402520:	4629      	mov	r1, r5
  402522:	4620      	mov	r0, r4
  402524:	f003 f81a 	bl	40555c <__ssprint_r>
  402528:	2800      	cmp	r0, #0
  40252a:	f47f af7d 	bne.w	402428 <_svfprintf_r+0x1a4>
  40252e:	f1ab 0b10 	sub.w	fp, fp, #16
  402532:	f1bb 0f10 	cmp.w	fp, #16
  402536:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402538:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40253a:	464b      	mov	r3, r9
  40253c:	dce6      	bgt.n	40250c <_svfprintf_r+0x288>
  40253e:	4645      	mov	r5, r8
  402540:	460c      	mov	r4, r1
  402542:	4698      	mov	r8, r3
  402544:	3201      	adds	r2, #1
  402546:	4ba9      	ldr	r3, [pc, #676]	; (4027ec <_svfprintf_r+0x568>)
  402548:	9226      	str	r2, [sp, #152]	; 0x98
  40254a:	445c      	add	r4, fp
  40254c:	2a07      	cmp	r2, #7
  40254e:	9427      	str	r4, [sp, #156]	; 0x9c
  402550:	e888 0808 	stmia.w	r8, {r3, fp}
  402554:	f300 8498 	bgt.w	402e88 <_svfprintf_r+0xc04>
  402558:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40255c:	f108 0808 	add.w	r8, r8, #8
  402560:	b177      	cbz	r7, 402580 <_svfprintf_r+0x2fc>
  402562:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402564:	3301      	adds	r3, #1
  402566:	3401      	adds	r4, #1
  402568:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  40256c:	2201      	movs	r2, #1
  40256e:	2b07      	cmp	r3, #7
  402570:	9427      	str	r4, [sp, #156]	; 0x9c
  402572:	9326      	str	r3, [sp, #152]	; 0x98
  402574:	e888 0006 	stmia.w	r8, {r1, r2}
  402578:	f300 83db 	bgt.w	402d32 <_svfprintf_r+0xaae>
  40257c:	f108 0808 	add.w	r8, r8, #8
  402580:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402582:	b16b      	cbz	r3, 4025a0 <_svfprintf_r+0x31c>
  402584:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402586:	3301      	adds	r3, #1
  402588:	3402      	adds	r4, #2
  40258a:	a91e      	add	r1, sp, #120	; 0x78
  40258c:	2202      	movs	r2, #2
  40258e:	2b07      	cmp	r3, #7
  402590:	9427      	str	r4, [sp, #156]	; 0x9c
  402592:	9326      	str	r3, [sp, #152]	; 0x98
  402594:	e888 0006 	stmia.w	r8, {r1, r2}
  402598:	f300 83d6 	bgt.w	402d48 <_svfprintf_r+0xac4>
  40259c:	f108 0808 	add.w	r8, r8, #8
  4025a0:	2d80      	cmp	r5, #128	; 0x80
  4025a2:	f000 8315 	beq.w	402bd0 <_svfprintf_r+0x94c>
  4025a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4025a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4025aa:	1a9f      	subs	r7, r3, r2
  4025ac:	2f00      	cmp	r7, #0
  4025ae:	dd36      	ble.n	40261e <_svfprintf_r+0x39a>
  4025b0:	2f10      	cmp	r7, #16
  4025b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025b4:	4d8e      	ldr	r5, [pc, #568]	; (4027f0 <_svfprintf_r+0x56c>)
  4025b6:	dd27      	ble.n	402608 <_svfprintf_r+0x384>
  4025b8:	4642      	mov	r2, r8
  4025ba:	4621      	mov	r1, r4
  4025bc:	46b0      	mov	r8, r6
  4025be:	f04f 0b10 	mov.w	fp, #16
  4025c2:	462e      	mov	r6, r5
  4025c4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4025c6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4025c8:	e004      	b.n	4025d4 <_svfprintf_r+0x350>
  4025ca:	3f10      	subs	r7, #16
  4025cc:	2f10      	cmp	r7, #16
  4025ce:	f102 0208 	add.w	r2, r2, #8
  4025d2:	dd15      	ble.n	402600 <_svfprintf_r+0x37c>
  4025d4:	3301      	adds	r3, #1
  4025d6:	3110      	adds	r1, #16
  4025d8:	2b07      	cmp	r3, #7
  4025da:	9127      	str	r1, [sp, #156]	; 0x9c
  4025dc:	9326      	str	r3, [sp, #152]	; 0x98
  4025de:	e882 0840 	stmia.w	r2, {r6, fp}
  4025e2:	ddf2      	ble.n	4025ca <_svfprintf_r+0x346>
  4025e4:	aa25      	add	r2, sp, #148	; 0x94
  4025e6:	4629      	mov	r1, r5
  4025e8:	4620      	mov	r0, r4
  4025ea:	f002 ffb7 	bl	40555c <__ssprint_r>
  4025ee:	2800      	cmp	r0, #0
  4025f0:	f47f af1a 	bne.w	402428 <_svfprintf_r+0x1a4>
  4025f4:	3f10      	subs	r7, #16
  4025f6:	2f10      	cmp	r7, #16
  4025f8:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4025fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025fc:	464a      	mov	r2, r9
  4025fe:	dce9      	bgt.n	4025d4 <_svfprintf_r+0x350>
  402600:	4635      	mov	r5, r6
  402602:	460c      	mov	r4, r1
  402604:	4646      	mov	r6, r8
  402606:	4690      	mov	r8, r2
  402608:	3301      	adds	r3, #1
  40260a:	443c      	add	r4, r7
  40260c:	2b07      	cmp	r3, #7
  40260e:	9427      	str	r4, [sp, #156]	; 0x9c
  402610:	9326      	str	r3, [sp, #152]	; 0x98
  402612:	e888 00a0 	stmia.w	r8, {r5, r7}
  402616:	f300 8381 	bgt.w	402d1c <_svfprintf_r+0xa98>
  40261a:	f108 0808 	add.w	r8, r8, #8
  40261e:	9b07      	ldr	r3, [sp, #28]
  402620:	05df      	lsls	r7, r3, #23
  402622:	f100 8268 	bmi.w	402af6 <_svfprintf_r+0x872>
  402626:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402628:	990e      	ldr	r1, [sp, #56]	; 0x38
  40262a:	f8c8 6000 	str.w	r6, [r8]
  40262e:	3301      	adds	r3, #1
  402630:	440c      	add	r4, r1
  402632:	2b07      	cmp	r3, #7
  402634:	9427      	str	r4, [sp, #156]	; 0x9c
  402636:	f8c8 1004 	str.w	r1, [r8, #4]
  40263a:	9326      	str	r3, [sp, #152]	; 0x98
  40263c:	f300 834d 	bgt.w	402cda <_svfprintf_r+0xa56>
  402640:	f108 0808 	add.w	r8, r8, #8
  402644:	9b07      	ldr	r3, [sp, #28]
  402646:	075b      	lsls	r3, r3, #29
  402648:	d53a      	bpl.n	4026c0 <_svfprintf_r+0x43c>
  40264a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40264c:	9a08      	ldr	r2, [sp, #32]
  40264e:	1a9d      	subs	r5, r3, r2
  402650:	2d00      	cmp	r5, #0
  402652:	dd35      	ble.n	4026c0 <_svfprintf_r+0x43c>
  402654:	2d10      	cmp	r5, #16
  402656:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402658:	dd20      	ble.n	40269c <_svfprintf_r+0x418>
  40265a:	2610      	movs	r6, #16
  40265c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40265e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  402662:	e004      	b.n	40266e <_svfprintf_r+0x3ea>
  402664:	3d10      	subs	r5, #16
  402666:	2d10      	cmp	r5, #16
  402668:	f108 0808 	add.w	r8, r8, #8
  40266c:	dd16      	ble.n	40269c <_svfprintf_r+0x418>
  40266e:	3301      	adds	r3, #1
  402670:	4a5e      	ldr	r2, [pc, #376]	; (4027ec <_svfprintf_r+0x568>)
  402672:	9326      	str	r3, [sp, #152]	; 0x98
  402674:	3410      	adds	r4, #16
  402676:	2b07      	cmp	r3, #7
  402678:	9427      	str	r4, [sp, #156]	; 0x9c
  40267a:	e888 0044 	stmia.w	r8, {r2, r6}
  40267e:	ddf1      	ble.n	402664 <_svfprintf_r+0x3e0>
  402680:	aa25      	add	r2, sp, #148	; 0x94
  402682:	4659      	mov	r1, fp
  402684:	4638      	mov	r0, r7
  402686:	f002 ff69 	bl	40555c <__ssprint_r>
  40268a:	2800      	cmp	r0, #0
  40268c:	f47f aecc 	bne.w	402428 <_svfprintf_r+0x1a4>
  402690:	3d10      	subs	r5, #16
  402692:	2d10      	cmp	r5, #16
  402694:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402696:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402698:	46c8      	mov	r8, r9
  40269a:	dce8      	bgt.n	40266e <_svfprintf_r+0x3ea>
  40269c:	3301      	adds	r3, #1
  40269e:	4a53      	ldr	r2, [pc, #332]	; (4027ec <_svfprintf_r+0x568>)
  4026a0:	9326      	str	r3, [sp, #152]	; 0x98
  4026a2:	442c      	add	r4, r5
  4026a4:	2b07      	cmp	r3, #7
  4026a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4026a8:	e888 0024 	stmia.w	r8, {r2, r5}
  4026ac:	dd08      	ble.n	4026c0 <_svfprintf_r+0x43c>
  4026ae:	aa25      	add	r2, sp, #148	; 0x94
  4026b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4026b2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4026b4:	f002 ff52 	bl	40555c <__ssprint_r>
  4026b8:	2800      	cmp	r0, #0
  4026ba:	f47f aeb5 	bne.w	402428 <_svfprintf_r+0x1a4>
  4026be:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4026c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4026c2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4026c4:	9908      	ldr	r1, [sp, #32]
  4026c6:	428a      	cmp	r2, r1
  4026c8:	bfac      	ite	ge
  4026ca:	189b      	addge	r3, r3, r2
  4026cc:	185b      	addlt	r3, r3, r1
  4026ce:	9309      	str	r3, [sp, #36]	; 0x24
  4026d0:	2c00      	cmp	r4, #0
  4026d2:	f040 830d 	bne.w	402cf0 <_svfprintf_r+0xa6c>
  4026d6:	2300      	movs	r3, #0
  4026d8:	9326      	str	r3, [sp, #152]	; 0x98
  4026da:	46c8      	mov	r8, r9
  4026dc:	e5f9      	b.n	4022d2 <_svfprintf_r+0x4e>
  4026de:	9311      	str	r3, [sp, #68]	; 0x44
  4026e0:	f01b 0320 	ands.w	r3, fp, #32
  4026e4:	f040 81e3 	bne.w	402aae <_svfprintf_r+0x82a>
  4026e8:	f01b 0210 	ands.w	r2, fp, #16
  4026ec:	f040 842e 	bne.w	402f4c <_svfprintf_r+0xcc8>
  4026f0:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4026f4:	f000 842a 	beq.w	402f4c <_svfprintf_r+0xcc8>
  4026f8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4026fa:	4613      	mov	r3, r2
  4026fc:	460a      	mov	r2, r1
  4026fe:	3204      	adds	r2, #4
  402700:	880c      	ldrh	r4, [r1, #0]
  402702:	920f      	str	r2, [sp, #60]	; 0x3c
  402704:	2500      	movs	r5, #0
  402706:	e6b0      	b.n	40246a <_svfprintf_r+0x1e6>
  402708:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40270a:	9311      	str	r3, [sp, #68]	; 0x44
  40270c:	6816      	ldr	r6, [r2, #0]
  40270e:	2400      	movs	r4, #0
  402710:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  402714:	1d15      	adds	r5, r2, #4
  402716:	2e00      	cmp	r6, #0
  402718:	f000 86a7 	beq.w	40346a <_svfprintf_r+0x11e6>
  40271c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40271e:	1c53      	adds	r3, r2, #1
  402720:	f000 8609 	beq.w	403336 <_svfprintf_r+0x10b2>
  402724:	4621      	mov	r1, r4
  402726:	4630      	mov	r0, r6
  402728:	f002 fa8a 	bl	404c40 <memchr>
  40272c:	2800      	cmp	r0, #0
  40272e:	f000 86e1 	beq.w	4034f4 <_svfprintf_r+0x1270>
  402732:	1b83      	subs	r3, r0, r6
  402734:	930e      	str	r3, [sp, #56]	; 0x38
  402736:	940a      	str	r4, [sp, #40]	; 0x28
  402738:	950f      	str	r5, [sp, #60]	; 0x3c
  40273a:	f8cd b01c 	str.w	fp, [sp, #28]
  40273e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402742:	9308      	str	r3, [sp, #32]
  402744:	9412      	str	r4, [sp, #72]	; 0x48
  402746:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40274a:	e6b3      	b.n	4024b4 <_svfprintf_r+0x230>
  40274c:	f89a 3000 	ldrb.w	r3, [sl]
  402750:	2201      	movs	r2, #1
  402752:	212b      	movs	r1, #43	; 0x2b
  402754:	e5ee      	b.n	402334 <_svfprintf_r+0xb0>
  402756:	f04b 0b20 	orr.w	fp, fp, #32
  40275a:	f89a 3000 	ldrb.w	r3, [sl]
  40275e:	e5e9      	b.n	402334 <_svfprintf_r+0xb0>
  402760:	9311      	str	r3, [sp, #68]	; 0x44
  402762:	2a00      	cmp	r2, #0
  402764:	f040 8795 	bne.w	403692 <_svfprintf_r+0x140e>
  402768:	4b22      	ldr	r3, [pc, #136]	; (4027f4 <_svfprintf_r+0x570>)
  40276a:	9318      	str	r3, [sp, #96]	; 0x60
  40276c:	f01b 0f20 	tst.w	fp, #32
  402770:	f040 8111 	bne.w	402996 <_svfprintf_r+0x712>
  402774:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402776:	f01b 0f10 	tst.w	fp, #16
  40277a:	4613      	mov	r3, r2
  40277c:	f040 83e1 	bne.w	402f42 <_svfprintf_r+0xcbe>
  402780:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402784:	f000 83dd 	beq.w	402f42 <_svfprintf_r+0xcbe>
  402788:	3304      	adds	r3, #4
  40278a:	8814      	ldrh	r4, [r2, #0]
  40278c:	930f      	str	r3, [sp, #60]	; 0x3c
  40278e:	2500      	movs	r5, #0
  402790:	f01b 0f01 	tst.w	fp, #1
  402794:	f000 810c 	beq.w	4029b0 <_svfprintf_r+0x72c>
  402798:	ea54 0305 	orrs.w	r3, r4, r5
  40279c:	f000 8108 	beq.w	4029b0 <_svfprintf_r+0x72c>
  4027a0:	2330      	movs	r3, #48	; 0x30
  4027a2:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4027a6:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4027aa:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  4027ae:	f04b 0b02 	orr.w	fp, fp, #2
  4027b2:	2302      	movs	r3, #2
  4027b4:	e659      	b.n	40246a <_svfprintf_r+0x1e6>
  4027b6:	f89a 3000 	ldrb.w	r3, [sl]
  4027ba:	2900      	cmp	r1, #0
  4027bc:	f47f adba 	bne.w	402334 <_svfprintf_r+0xb0>
  4027c0:	2201      	movs	r2, #1
  4027c2:	2120      	movs	r1, #32
  4027c4:	e5b6      	b.n	402334 <_svfprintf_r+0xb0>
  4027c6:	f04b 0b01 	orr.w	fp, fp, #1
  4027ca:	f89a 3000 	ldrb.w	r3, [sl]
  4027ce:	e5b1      	b.n	402334 <_svfprintf_r+0xb0>
  4027d0:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4027d2:	6823      	ldr	r3, [r4, #0]
  4027d4:	930d      	str	r3, [sp, #52]	; 0x34
  4027d6:	4618      	mov	r0, r3
  4027d8:	2800      	cmp	r0, #0
  4027da:	4623      	mov	r3, r4
  4027dc:	f103 0304 	add.w	r3, r3, #4
  4027e0:	f6ff ae0a 	blt.w	4023f8 <_svfprintf_r+0x174>
  4027e4:	930f      	str	r3, [sp, #60]	; 0x3c
  4027e6:	f89a 3000 	ldrb.w	r3, [sl]
  4027ea:	e5a3      	b.n	402334 <_svfprintf_r+0xb0>
  4027ec:	00406d94 	.word	0x00406d94
  4027f0:	00406da4 	.word	0x00406da4
  4027f4:	00406d74 	.word	0x00406d74
  4027f8:	f04b 0b10 	orr.w	fp, fp, #16
  4027fc:	f01b 0f20 	tst.w	fp, #32
  402800:	9311      	str	r3, [sp, #68]	; 0x44
  402802:	f43f ae23 	beq.w	40244c <_svfprintf_r+0x1c8>
  402806:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402808:	3507      	adds	r5, #7
  40280a:	f025 0307 	bic.w	r3, r5, #7
  40280e:	f103 0208 	add.w	r2, r3, #8
  402812:	e9d3 4500 	ldrd	r4, r5, [r3]
  402816:	920f      	str	r2, [sp, #60]	; 0x3c
  402818:	2301      	movs	r3, #1
  40281a:	e626      	b.n	40246a <_svfprintf_r+0x1e6>
  40281c:	f89a 3000 	ldrb.w	r3, [sl]
  402820:	2b2a      	cmp	r3, #42	; 0x2a
  402822:	f10a 0401 	add.w	r4, sl, #1
  402826:	f000 8727 	beq.w	403678 <_svfprintf_r+0x13f4>
  40282a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40282e:	2809      	cmp	r0, #9
  402830:	46a2      	mov	sl, r4
  402832:	f200 86ad 	bhi.w	403590 <_svfprintf_r+0x130c>
  402836:	2300      	movs	r3, #0
  402838:	461c      	mov	r4, r3
  40283a:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40283e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402842:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402846:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40284a:	2809      	cmp	r0, #9
  40284c:	d9f5      	bls.n	40283a <_svfprintf_r+0x5b6>
  40284e:	940a      	str	r4, [sp, #40]	; 0x28
  402850:	e572      	b.n	402338 <_svfprintf_r+0xb4>
  402852:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  402856:	f89a 3000 	ldrb.w	r3, [sl]
  40285a:	e56b      	b.n	402334 <_svfprintf_r+0xb0>
  40285c:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402860:	f89a 3000 	ldrb.w	r3, [sl]
  402864:	e566      	b.n	402334 <_svfprintf_r+0xb0>
  402866:	f89a 3000 	ldrb.w	r3, [sl]
  40286a:	2b6c      	cmp	r3, #108	; 0x6c
  40286c:	bf03      	ittte	eq
  40286e:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  402872:	f04b 0b20 	orreq.w	fp, fp, #32
  402876:	f10a 0a01 	addeq.w	sl, sl, #1
  40287a:	f04b 0b10 	orrne.w	fp, fp, #16
  40287e:	e559      	b.n	402334 <_svfprintf_r+0xb0>
  402880:	2a00      	cmp	r2, #0
  402882:	f040 8711 	bne.w	4036a8 <_svfprintf_r+0x1424>
  402886:	f01b 0f20 	tst.w	fp, #32
  40288a:	f040 84f9 	bne.w	403280 <_svfprintf_r+0xffc>
  40288e:	f01b 0f10 	tst.w	fp, #16
  402892:	f040 84ac 	bne.w	4031ee <_svfprintf_r+0xf6a>
  402896:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40289a:	f000 84a8 	beq.w	4031ee <_svfprintf_r+0xf6a>
  40289e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4028a0:	6813      	ldr	r3, [r2, #0]
  4028a2:	3204      	adds	r2, #4
  4028a4:	920f      	str	r2, [sp, #60]	; 0x3c
  4028a6:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  4028aa:	801a      	strh	r2, [r3, #0]
  4028ac:	e511      	b.n	4022d2 <_svfprintf_r+0x4e>
  4028ae:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4028b0:	4bb3      	ldr	r3, [pc, #716]	; (402b80 <_svfprintf_r+0x8fc>)
  4028b2:	680c      	ldr	r4, [r1, #0]
  4028b4:	9318      	str	r3, [sp, #96]	; 0x60
  4028b6:	2230      	movs	r2, #48	; 0x30
  4028b8:	2378      	movs	r3, #120	; 0x78
  4028ba:	3104      	adds	r1, #4
  4028bc:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  4028c0:	9311      	str	r3, [sp, #68]	; 0x44
  4028c2:	f04b 0b02 	orr.w	fp, fp, #2
  4028c6:	910f      	str	r1, [sp, #60]	; 0x3c
  4028c8:	2500      	movs	r5, #0
  4028ca:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4028ce:	2302      	movs	r3, #2
  4028d0:	e5cb      	b.n	40246a <_svfprintf_r+0x1e6>
  4028d2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4028d4:	9311      	str	r3, [sp, #68]	; 0x44
  4028d6:	680a      	ldr	r2, [r1, #0]
  4028d8:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4028dc:	2300      	movs	r3, #0
  4028de:	460a      	mov	r2, r1
  4028e0:	461f      	mov	r7, r3
  4028e2:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4028e6:	3204      	adds	r2, #4
  4028e8:	2301      	movs	r3, #1
  4028ea:	9308      	str	r3, [sp, #32]
  4028ec:	f8cd b01c 	str.w	fp, [sp, #28]
  4028f0:	970a      	str	r7, [sp, #40]	; 0x28
  4028f2:	9712      	str	r7, [sp, #72]	; 0x48
  4028f4:	920f      	str	r2, [sp, #60]	; 0x3c
  4028f6:	930e      	str	r3, [sp, #56]	; 0x38
  4028f8:	ae28      	add	r6, sp, #160	; 0xa0
  4028fa:	e5df      	b.n	4024bc <_svfprintf_r+0x238>
  4028fc:	9311      	str	r3, [sp, #68]	; 0x44
  4028fe:	2a00      	cmp	r2, #0
  402900:	f040 86ea 	bne.w	4036d8 <_svfprintf_r+0x1454>
  402904:	f01b 0f20 	tst.w	fp, #32
  402908:	d15d      	bne.n	4029c6 <_svfprintf_r+0x742>
  40290a:	f01b 0f10 	tst.w	fp, #16
  40290e:	f040 8308 	bne.w	402f22 <_svfprintf_r+0xc9e>
  402912:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402916:	f000 8304 	beq.w	402f22 <_svfprintf_r+0xc9e>
  40291a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40291c:	f9b1 4000 	ldrsh.w	r4, [r1]
  402920:	3104      	adds	r1, #4
  402922:	17e5      	asrs	r5, r4, #31
  402924:	4622      	mov	r2, r4
  402926:	462b      	mov	r3, r5
  402928:	910f      	str	r1, [sp, #60]	; 0x3c
  40292a:	2a00      	cmp	r2, #0
  40292c:	f173 0300 	sbcs.w	r3, r3, #0
  402930:	db58      	blt.n	4029e4 <_svfprintf_r+0x760>
  402932:	990a      	ldr	r1, [sp, #40]	; 0x28
  402934:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402938:	1c4a      	adds	r2, r1, #1
  40293a:	f04f 0301 	mov.w	r3, #1
  40293e:	f47f ad9b 	bne.w	402478 <_svfprintf_r+0x1f4>
  402942:	ea54 0205 	orrs.w	r2, r4, r5
  402946:	f000 81df 	beq.w	402d08 <_svfprintf_r+0xa84>
  40294a:	f8cd b01c 	str.w	fp, [sp, #28]
  40294e:	2b01      	cmp	r3, #1
  402950:	f000 827b 	beq.w	402e4a <_svfprintf_r+0xbc6>
  402954:	2b02      	cmp	r3, #2
  402956:	f040 8206 	bne.w	402d66 <_svfprintf_r+0xae2>
  40295a:	9818      	ldr	r0, [sp, #96]	; 0x60
  40295c:	464e      	mov	r6, r9
  40295e:	0923      	lsrs	r3, r4, #4
  402960:	f004 010f 	and.w	r1, r4, #15
  402964:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402968:	092a      	lsrs	r2, r5, #4
  40296a:	461c      	mov	r4, r3
  40296c:	4615      	mov	r5, r2
  40296e:	5c43      	ldrb	r3, [r0, r1]
  402970:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402974:	ea54 0305 	orrs.w	r3, r4, r5
  402978:	d1f1      	bne.n	40295e <_svfprintf_r+0x6da>
  40297a:	eba9 0306 	sub.w	r3, r9, r6
  40297e:	930e      	str	r3, [sp, #56]	; 0x38
  402980:	e590      	b.n	4024a4 <_svfprintf_r+0x220>
  402982:	9311      	str	r3, [sp, #68]	; 0x44
  402984:	2a00      	cmp	r2, #0
  402986:	f040 86a3 	bne.w	4036d0 <_svfprintf_r+0x144c>
  40298a:	4b7e      	ldr	r3, [pc, #504]	; (402b84 <_svfprintf_r+0x900>)
  40298c:	9318      	str	r3, [sp, #96]	; 0x60
  40298e:	f01b 0f20 	tst.w	fp, #32
  402992:	f43f aeef 	beq.w	402774 <_svfprintf_r+0x4f0>
  402996:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402998:	3507      	adds	r5, #7
  40299a:	f025 0307 	bic.w	r3, r5, #7
  40299e:	f103 0208 	add.w	r2, r3, #8
  4029a2:	f01b 0f01 	tst.w	fp, #1
  4029a6:	920f      	str	r2, [sp, #60]	; 0x3c
  4029a8:	e9d3 4500 	ldrd	r4, r5, [r3]
  4029ac:	f47f aef4 	bne.w	402798 <_svfprintf_r+0x514>
  4029b0:	2302      	movs	r3, #2
  4029b2:	e55a      	b.n	40246a <_svfprintf_r+0x1e6>
  4029b4:	9311      	str	r3, [sp, #68]	; 0x44
  4029b6:	2a00      	cmp	r2, #0
  4029b8:	f040 8686 	bne.w	4036c8 <_svfprintf_r+0x1444>
  4029bc:	f04b 0b10 	orr.w	fp, fp, #16
  4029c0:	f01b 0f20 	tst.w	fp, #32
  4029c4:	d0a1      	beq.n	40290a <_svfprintf_r+0x686>
  4029c6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4029c8:	3507      	adds	r5, #7
  4029ca:	f025 0507 	bic.w	r5, r5, #7
  4029ce:	e9d5 2300 	ldrd	r2, r3, [r5]
  4029d2:	2a00      	cmp	r2, #0
  4029d4:	f105 0108 	add.w	r1, r5, #8
  4029d8:	461d      	mov	r5, r3
  4029da:	f173 0300 	sbcs.w	r3, r3, #0
  4029de:	910f      	str	r1, [sp, #60]	; 0x3c
  4029e0:	4614      	mov	r4, r2
  4029e2:	daa6      	bge.n	402932 <_svfprintf_r+0x6ae>
  4029e4:	272d      	movs	r7, #45	; 0x2d
  4029e6:	4264      	negs	r4, r4
  4029e8:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4029ec:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4029f0:	2301      	movs	r3, #1
  4029f2:	e53d      	b.n	402470 <_svfprintf_r+0x1ec>
  4029f4:	9311      	str	r3, [sp, #68]	; 0x44
  4029f6:	2a00      	cmp	r2, #0
  4029f8:	f040 8662 	bne.w	4036c0 <_svfprintf_r+0x143c>
  4029fc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4029fe:	3507      	adds	r5, #7
  402a00:	f025 0307 	bic.w	r3, r5, #7
  402a04:	f103 0208 	add.w	r2, r3, #8
  402a08:	920f      	str	r2, [sp, #60]	; 0x3c
  402a0a:	681a      	ldr	r2, [r3, #0]
  402a0c:	9215      	str	r2, [sp, #84]	; 0x54
  402a0e:	685b      	ldr	r3, [r3, #4]
  402a10:	9314      	str	r3, [sp, #80]	; 0x50
  402a12:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402a14:	9d15      	ldr	r5, [sp, #84]	; 0x54
  402a16:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402a1a:	4628      	mov	r0, r5
  402a1c:	4621      	mov	r1, r4
  402a1e:	f04f 32ff 	mov.w	r2, #4294967295
  402a22:	4b59      	ldr	r3, [pc, #356]	; (402b88 <_svfprintf_r+0x904>)
  402a24:	f003 fa96 	bl	405f54 <__aeabi_dcmpun>
  402a28:	2800      	cmp	r0, #0
  402a2a:	f040 834a 	bne.w	4030c2 <_svfprintf_r+0xe3e>
  402a2e:	4628      	mov	r0, r5
  402a30:	4621      	mov	r1, r4
  402a32:	f04f 32ff 	mov.w	r2, #4294967295
  402a36:	4b54      	ldr	r3, [pc, #336]	; (402b88 <_svfprintf_r+0x904>)
  402a38:	f003 fa6e 	bl	405f18 <__aeabi_dcmple>
  402a3c:	2800      	cmp	r0, #0
  402a3e:	f040 8340 	bne.w	4030c2 <_svfprintf_r+0xe3e>
  402a42:	a815      	add	r0, sp, #84	; 0x54
  402a44:	c80d      	ldmia	r0, {r0, r2, r3}
  402a46:	9914      	ldr	r1, [sp, #80]	; 0x50
  402a48:	f003 fa5c 	bl	405f04 <__aeabi_dcmplt>
  402a4c:	2800      	cmp	r0, #0
  402a4e:	f040 8530 	bne.w	4034b2 <_svfprintf_r+0x122e>
  402a52:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402a56:	4e4d      	ldr	r6, [pc, #308]	; (402b8c <_svfprintf_r+0x908>)
  402a58:	4b4d      	ldr	r3, [pc, #308]	; (402b90 <_svfprintf_r+0x90c>)
  402a5a:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402a5e:	9007      	str	r0, [sp, #28]
  402a60:	9811      	ldr	r0, [sp, #68]	; 0x44
  402a62:	2203      	movs	r2, #3
  402a64:	2100      	movs	r1, #0
  402a66:	9208      	str	r2, [sp, #32]
  402a68:	910a      	str	r1, [sp, #40]	; 0x28
  402a6a:	2847      	cmp	r0, #71	; 0x47
  402a6c:	bfd8      	it	le
  402a6e:	461e      	movle	r6, r3
  402a70:	920e      	str	r2, [sp, #56]	; 0x38
  402a72:	9112      	str	r1, [sp, #72]	; 0x48
  402a74:	e51e      	b.n	4024b4 <_svfprintf_r+0x230>
  402a76:	f04b 0b08 	orr.w	fp, fp, #8
  402a7a:	f89a 3000 	ldrb.w	r3, [sl]
  402a7e:	e459      	b.n	402334 <_svfprintf_r+0xb0>
  402a80:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402a84:	2300      	movs	r3, #0
  402a86:	461c      	mov	r4, r3
  402a88:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402a8c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402a90:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402a94:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402a98:	2809      	cmp	r0, #9
  402a9a:	d9f5      	bls.n	402a88 <_svfprintf_r+0x804>
  402a9c:	940d      	str	r4, [sp, #52]	; 0x34
  402a9e:	e44b      	b.n	402338 <_svfprintf_r+0xb4>
  402aa0:	f04b 0b10 	orr.w	fp, fp, #16
  402aa4:	9311      	str	r3, [sp, #68]	; 0x44
  402aa6:	f01b 0320 	ands.w	r3, fp, #32
  402aaa:	f43f ae1d 	beq.w	4026e8 <_svfprintf_r+0x464>
  402aae:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402ab0:	3507      	adds	r5, #7
  402ab2:	f025 0307 	bic.w	r3, r5, #7
  402ab6:	f103 0208 	add.w	r2, r3, #8
  402aba:	e9d3 4500 	ldrd	r4, r5, [r3]
  402abe:	920f      	str	r2, [sp, #60]	; 0x3c
  402ac0:	2300      	movs	r3, #0
  402ac2:	e4d2      	b.n	40246a <_svfprintf_r+0x1e6>
  402ac4:	9311      	str	r3, [sp, #68]	; 0x44
  402ac6:	2a00      	cmp	r2, #0
  402ac8:	f040 85e7 	bne.w	40369a <_svfprintf_r+0x1416>
  402acc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402ace:	2a00      	cmp	r2, #0
  402ad0:	f43f aca3 	beq.w	40241a <_svfprintf_r+0x196>
  402ad4:	2300      	movs	r3, #0
  402ad6:	2101      	movs	r1, #1
  402ad8:	461f      	mov	r7, r3
  402ada:	9108      	str	r1, [sp, #32]
  402adc:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402ae0:	f8cd b01c 	str.w	fp, [sp, #28]
  402ae4:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402ae8:	930a      	str	r3, [sp, #40]	; 0x28
  402aea:	9312      	str	r3, [sp, #72]	; 0x48
  402aec:	910e      	str	r1, [sp, #56]	; 0x38
  402aee:	ae28      	add	r6, sp, #160	; 0xa0
  402af0:	e4e4      	b.n	4024bc <_svfprintf_r+0x238>
  402af2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402af4:	e534      	b.n	402560 <_svfprintf_r+0x2dc>
  402af6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402af8:	2b65      	cmp	r3, #101	; 0x65
  402afa:	f340 80a7 	ble.w	402c4c <_svfprintf_r+0x9c8>
  402afe:	a815      	add	r0, sp, #84	; 0x54
  402b00:	c80d      	ldmia	r0, {r0, r2, r3}
  402b02:	9914      	ldr	r1, [sp, #80]	; 0x50
  402b04:	f003 f9f4 	bl	405ef0 <__aeabi_dcmpeq>
  402b08:	2800      	cmp	r0, #0
  402b0a:	f000 8150 	beq.w	402dae <_svfprintf_r+0xb2a>
  402b0e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b10:	4a20      	ldr	r2, [pc, #128]	; (402b94 <_svfprintf_r+0x910>)
  402b12:	f8c8 2000 	str.w	r2, [r8]
  402b16:	3301      	adds	r3, #1
  402b18:	3401      	adds	r4, #1
  402b1a:	2201      	movs	r2, #1
  402b1c:	2b07      	cmp	r3, #7
  402b1e:	9427      	str	r4, [sp, #156]	; 0x9c
  402b20:	9326      	str	r3, [sp, #152]	; 0x98
  402b22:	f8c8 2004 	str.w	r2, [r8, #4]
  402b26:	f300 836a 	bgt.w	4031fe <_svfprintf_r+0xf7a>
  402b2a:	f108 0808 	add.w	r8, r8, #8
  402b2e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402b30:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402b32:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b34:	4293      	cmp	r3, r2
  402b36:	db03      	blt.n	402b40 <_svfprintf_r+0x8bc>
  402b38:	9b07      	ldr	r3, [sp, #28]
  402b3a:	07dd      	lsls	r5, r3, #31
  402b3c:	f57f ad82 	bpl.w	402644 <_svfprintf_r+0x3c0>
  402b40:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b42:	9919      	ldr	r1, [sp, #100]	; 0x64
  402b44:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402b46:	f8c8 2000 	str.w	r2, [r8]
  402b4a:	3301      	adds	r3, #1
  402b4c:	440c      	add	r4, r1
  402b4e:	2b07      	cmp	r3, #7
  402b50:	f8c8 1004 	str.w	r1, [r8, #4]
  402b54:	9427      	str	r4, [sp, #156]	; 0x9c
  402b56:	9326      	str	r3, [sp, #152]	; 0x98
  402b58:	f300 839e 	bgt.w	403298 <_svfprintf_r+0x1014>
  402b5c:	f108 0808 	add.w	r8, r8, #8
  402b60:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402b62:	1e5e      	subs	r6, r3, #1
  402b64:	2e00      	cmp	r6, #0
  402b66:	f77f ad6d 	ble.w	402644 <_svfprintf_r+0x3c0>
  402b6a:	2e10      	cmp	r6, #16
  402b6c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b6e:	4d0a      	ldr	r5, [pc, #40]	; (402b98 <_svfprintf_r+0x914>)
  402b70:	f340 81f5 	ble.w	402f5e <_svfprintf_r+0xcda>
  402b74:	4622      	mov	r2, r4
  402b76:	2710      	movs	r7, #16
  402b78:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402b7c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402b7e:	e013      	b.n	402ba8 <_svfprintf_r+0x924>
  402b80:	00406d74 	.word	0x00406d74
  402b84:	00406d60 	.word	0x00406d60
  402b88:	7fefffff 	.word	0x7fefffff
  402b8c:	00406d54 	.word	0x00406d54
  402b90:	00406d50 	.word	0x00406d50
  402b94:	00406d90 	.word	0x00406d90
  402b98:	00406da4 	.word	0x00406da4
  402b9c:	f108 0808 	add.w	r8, r8, #8
  402ba0:	3e10      	subs	r6, #16
  402ba2:	2e10      	cmp	r6, #16
  402ba4:	f340 81da 	ble.w	402f5c <_svfprintf_r+0xcd8>
  402ba8:	3301      	adds	r3, #1
  402baa:	3210      	adds	r2, #16
  402bac:	2b07      	cmp	r3, #7
  402bae:	9227      	str	r2, [sp, #156]	; 0x9c
  402bb0:	9326      	str	r3, [sp, #152]	; 0x98
  402bb2:	e888 00a0 	stmia.w	r8, {r5, r7}
  402bb6:	ddf1      	ble.n	402b9c <_svfprintf_r+0x918>
  402bb8:	aa25      	add	r2, sp, #148	; 0x94
  402bba:	4621      	mov	r1, r4
  402bbc:	4658      	mov	r0, fp
  402bbe:	f002 fccd 	bl	40555c <__ssprint_r>
  402bc2:	2800      	cmp	r0, #0
  402bc4:	f47f ac30 	bne.w	402428 <_svfprintf_r+0x1a4>
  402bc8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402bca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402bcc:	46c8      	mov	r8, r9
  402bce:	e7e7      	b.n	402ba0 <_svfprintf_r+0x91c>
  402bd0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402bd2:	9a08      	ldr	r2, [sp, #32]
  402bd4:	1a9f      	subs	r7, r3, r2
  402bd6:	2f00      	cmp	r7, #0
  402bd8:	f77f ace5 	ble.w	4025a6 <_svfprintf_r+0x322>
  402bdc:	2f10      	cmp	r7, #16
  402bde:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402be0:	4db6      	ldr	r5, [pc, #728]	; (402ebc <_svfprintf_r+0xc38>)
  402be2:	dd27      	ble.n	402c34 <_svfprintf_r+0x9b0>
  402be4:	4642      	mov	r2, r8
  402be6:	4621      	mov	r1, r4
  402be8:	46b0      	mov	r8, r6
  402bea:	f04f 0b10 	mov.w	fp, #16
  402bee:	462e      	mov	r6, r5
  402bf0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402bf2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402bf4:	e004      	b.n	402c00 <_svfprintf_r+0x97c>
  402bf6:	3f10      	subs	r7, #16
  402bf8:	2f10      	cmp	r7, #16
  402bfa:	f102 0208 	add.w	r2, r2, #8
  402bfe:	dd15      	ble.n	402c2c <_svfprintf_r+0x9a8>
  402c00:	3301      	adds	r3, #1
  402c02:	3110      	adds	r1, #16
  402c04:	2b07      	cmp	r3, #7
  402c06:	9127      	str	r1, [sp, #156]	; 0x9c
  402c08:	9326      	str	r3, [sp, #152]	; 0x98
  402c0a:	e882 0840 	stmia.w	r2, {r6, fp}
  402c0e:	ddf2      	ble.n	402bf6 <_svfprintf_r+0x972>
  402c10:	aa25      	add	r2, sp, #148	; 0x94
  402c12:	4629      	mov	r1, r5
  402c14:	4620      	mov	r0, r4
  402c16:	f002 fca1 	bl	40555c <__ssprint_r>
  402c1a:	2800      	cmp	r0, #0
  402c1c:	f47f ac04 	bne.w	402428 <_svfprintf_r+0x1a4>
  402c20:	3f10      	subs	r7, #16
  402c22:	2f10      	cmp	r7, #16
  402c24:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402c26:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c28:	464a      	mov	r2, r9
  402c2a:	dce9      	bgt.n	402c00 <_svfprintf_r+0x97c>
  402c2c:	4635      	mov	r5, r6
  402c2e:	460c      	mov	r4, r1
  402c30:	4646      	mov	r6, r8
  402c32:	4690      	mov	r8, r2
  402c34:	3301      	adds	r3, #1
  402c36:	443c      	add	r4, r7
  402c38:	2b07      	cmp	r3, #7
  402c3a:	9427      	str	r4, [sp, #156]	; 0x9c
  402c3c:	9326      	str	r3, [sp, #152]	; 0x98
  402c3e:	e888 00a0 	stmia.w	r8, {r5, r7}
  402c42:	f300 8232 	bgt.w	4030aa <_svfprintf_r+0xe26>
  402c46:	f108 0808 	add.w	r8, r8, #8
  402c4a:	e4ac      	b.n	4025a6 <_svfprintf_r+0x322>
  402c4c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402c4e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402c50:	2b01      	cmp	r3, #1
  402c52:	f340 81fe 	ble.w	403052 <_svfprintf_r+0xdce>
  402c56:	3701      	adds	r7, #1
  402c58:	3401      	adds	r4, #1
  402c5a:	2301      	movs	r3, #1
  402c5c:	2f07      	cmp	r7, #7
  402c5e:	9427      	str	r4, [sp, #156]	; 0x9c
  402c60:	9726      	str	r7, [sp, #152]	; 0x98
  402c62:	f8c8 6000 	str.w	r6, [r8]
  402c66:	f8c8 3004 	str.w	r3, [r8, #4]
  402c6a:	f300 8203 	bgt.w	403074 <_svfprintf_r+0xdf0>
  402c6e:	f108 0808 	add.w	r8, r8, #8
  402c72:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402c74:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402c76:	f8c8 3000 	str.w	r3, [r8]
  402c7a:	3701      	adds	r7, #1
  402c7c:	4414      	add	r4, r2
  402c7e:	2f07      	cmp	r7, #7
  402c80:	9427      	str	r4, [sp, #156]	; 0x9c
  402c82:	9726      	str	r7, [sp, #152]	; 0x98
  402c84:	f8c8 2004 	str.w	r2, [r8, #4]
  402c88:	f300 8200 	bgt.w	40308c <_svfprintf_r+0xe08>
  402c8c:	f108 0808 	add.w	r8, r8, #8
  402c90:	a815      	add	r0, sp, #84	; 0x54
  402c92:	c80d      	ldmia	r0, {r0, r2, r3}
  402c94:	9914      	ldr	r1, [sp, #80]	; 0x50
  402c96:	f003 f92b 	bl	405ef0 <__aeabi_dcmpeq>
  402c9a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402c9c:	2800      	cmp	r0, #0
  402c9e:	f040 8101 	bne.w	402ea4 <_svfprintf_r+0xc20>
  402ca2:	3b01      	subs	r3, #1
  402ca4:	3701      	adds	r7, #1
  402ca6:	3601      	adds	r6, #1
  402ca8:	441c      	add	r4, r3
  402caa:	2f07      	cmp	r7, #7
  402cac:	9726      	str	r7, [sp, #152]	; 0x98
  402cae:	9427      	str	r4, [sp, #156]	; 0x9c
  402cb0:	f8c8 6000 	str.w	r6, [r8]
  402cb4:	f8c8 3004 	str.w	r3, [r8, #4]
  402cb8:	f300 8127 	bgt.w	402f0a <_svfprintf_r+0xc86>
  402cbc:	f108 0808 	add.w	r8, r8, #8
  402cc0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402cc2:	f8c8 2004 	str.w	r2, [r8, #4]
  402cc6:	3701      	adds	r7, #1
  402cc8:	4414      	add	r4, r2
  402cca:	ab21      	add	r3, sp, #132	; 0x84
  402ccc:	2f07      	cmp	r7, #7
  402cce:	9427      	str	r4, [sp, #156]	; 0x9c
  402cd0:	9726      	str	r7, [sp, #152]	; 0x98
  402cd2:	f8c8 3000 	str.w	r3, [r8]
  402cd6:	f77f acb3 	ble.w	402640 <_svfprintf_r+0x3bc>
  402cda:	aa25      	add	r2, sp, #148	; 0x94
  402cdc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402cde:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ce0:	f002 fc3c 	bl	40555c <__ssprint_r>
  402ce4:	2800      	cmp	r0, #0
  402ce6:	f47f ab9f 	bne.w	402428 <_svfprintf_r+0x1a4>
  402cea:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402cec:	46c8      	mov	r8, r9
  402cee:	e4a9      	b.n	402644 <_svfprintf_r+0x3c0>
  402cf0:	aa25      	add	r2, sp, #148	; 0x94
  402cf2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402cf4:	980c      	ldr	r0, [sp, #48]	; 0x30
  402cf6:	f002 fc31 	bl	40555c <__ssprint_r>
  402cfa:	2800      	cmp	r0, #0
  402cfc:	f43f aceb 	beq.w	4026d6 <_svfprintf_r+0x452>
  402d00:	f7ff bb92 	b.w	402428 <_svfprintf_r+0x1a4>
  402d04:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402d08:	2b01      	cmp	r3, #1
  402d0a:	f000 8134 	beq.w	402f76 <_svfprintf_r+0xcf2>
  402d0e:	2b02      	cmp	r3, #2
  402d10:	d125      	bne.n	402d5e <_svfprintf_r+0xada>
  402d12:	f8cd b01c 	str.w	fp, [sp, #28]
  402d16:	2400      	movs	r4, #0
  402d18:	2500      	movs	r5, #0
  402d1a:	e61e      	b.n	40295a <_svfprintf_r+0x6d6>
  402d1c:	aa25      	add	r2, sp, #148	; 0x94
  402d1e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d20:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d22:	f002 fc1b 	bl	40555c <__ssprint_r>
  402d26:	2800      	cmp	r0, #0
  402d28:	f47f ab7e 	bne.w	402428 <_svfprintf_r+0x1a4>
  402d2c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d2e:	46c8      	mov	r8, r9
  402d30:	e475      	b.n	40261e <_svfprintf_r+0x39a>
  402d32:	aa25      	add	r2, sp, #148	; 0x94
  402d34:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d36:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d38:	f002 fc10 	bl	40555c <__ssprint_r>
  402d3c:	2800      	cmp	r0, #0
  402d3e:	f47f ab73 	bne.w	402428 <_svfprintf_r+0x1a4>
  402d42:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d44:	46c8      	mov	r8, r9
  402d46:	e41b      	b.n	402580 <_svfprintf_r+0x2fc>
  402d48:	aa25      	add	r2, sp, #148	; 0x94
  402d4a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d4c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d4e:	f002 fc05 	bl	40555c <__ssprint_r>
  402d52:	2800      	cmp	r0, #0
  402d54:	f47f ab68 	bne.w	402428 <_svfprintf_r+0x1a4>
  402d58:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d5a:	46c8      	mov	r8, r9
  402d5c:	e420      	b.n	4025a0 <_svfprintf_r+0x31c>
  402d5e:	f8cd b01c 	str.w	fp, [sp, #28]
  402d62:	2400      	movs	r4, #0
  402d64:	2500      	movs	r5, #0
  402d66:	4649      	mov	r1, r9
  402d68:	e000      	b.n	402d6c <_svfprintf_r+0xae8>
  402d6a:	4631      	mov	r1, r6
  402d6c:	08e2      	lsrs	r2, r4, #3
  402d6e:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402d72:	08e8      	lsrs	r0, r5, #3
  402d74:	f004 0307 	and.w	r3, r4, #7
  402d78:	4605      	mov	r5, r0
  402d7a:	4614      	mov	r4, r2
  402d7c:	3330      	adds	r3, #48	; 0x30
  402d7e:	ea54 0205 	orrs.w	r2, r4, r5
  402d82:	f801 3c01 	strb.w	r3, [r1, #-1]
  402d86:	f101 36ff 	add.w	r6, r1, #4294967295
  402d8a:	d1ee      	bne.n	402d6a <_svfprintf_r+0xae6>
  402d8c:	9a07      	ldr	r2, [sp, #28]
  402d8e:	07d2      	lsls	r2, r2, #31
  402d90:	f57f adf3 	bpl.w	40297a <_svfprintf_r+0x6f6>
  402d94:	2b30      	cmp	r3, #48	; 0x30
  402d96:	f43f adf0 	beq.w	40297a <_svfprintf_r+0x6f6>
  402d9a:	3902      	subs	r1, #2
  402d9c:	2330      	movs	r3, #48	; 0x30
  402d9e:	f806 3c01 	strb.w	r3, [r6, #-1]
  402da2:	eba9 0301 	sub.w	r3, r9, r1
  402da6:	930e      	str	r3, [sp, #56]	; 0x38
  402da8:	460e      	mov	r6, r1
  402daa:	f7ff bb7b 	b.w	4024a4 <_svfprintf_r+0x220>
  402dae:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402db0:	2900      	cmp	r1, #0
  402db2:	f340 822e 	ble.w	403212 <_svfprintf_r+0xf8e>
  402db6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402db8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402dba:	4293      	cmp	r3, r2
  402dbc:	bfa8      	it	ge
  402dbe:	4613      	movge	r3, r2
  402dc0:	2b00      	cmp	r3, #0
  402dc2:	461f      	mov	r7, r3
  402dc4:	dd0d      	ble.n	402de2 <_svfprintf_r+0xb5e>
  402dc6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402dc8:	f8c8 6000 	str.w	r6, [r8]
  402dcc:	3301      	adds	r3, #1
  402dce:	443c      	add	r4, r7
  402dd0:	2b07      	cmp	r3, #7
  402dd2:	9427      	str	r4, [sp, #156]	; 0x9c
  402dd4:	f8c8 7004 	str.w	r7, [r8, #4]
  402dd8:	9326      	str	r3, [sp, #152]	; 0x98
  402dda:	f300 831f 	bgt.w	40341c <_svfprintf_r+0x1198>
  402dde:	f108 0808 	add.w	r8, r8, #8
  402de2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402de4:	2f00      	cmp	r7, #0
  402de6:	bfa8      	it	ge
  402de8:	1bdb      	subge	r3, r3, r7
  402dea:	2b00      	cmp	r3, #0
  402dec:	461f      	mov	r7, r3
  402dee:	f340 80d6 	ble.w	402f9e <_svfprintf_r+0xd1a>
  402df2:	2f10      	cmp	r7, #16
  402df4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402df6:	4d31      	ldr	r5, [pc, #196]	; (402ebc <_svfprintf_r+0xc38>)
  402df8:	f340 81ed 	ble.w	4031d6 <_svfprintf_r+0xf52>
  402dfc:	4642      	mov	r2, r8
  402dfe:	4621      	mov	r1, r4
  402e00:	46b0      	mov	r8, r6
  402e02:	f04f 0b10 	mov.w	fp, #16
  402e06:	462e      	mov	r6, r5
  402e08:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402e0a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402e0c:	e004      	b.n	402e18 <_svfprintf_r+0xb94>
  402e0e:	3208      	adds	r2, #8
  402e10:	3f10      	subs	r7, #16
  402e12:	2f10      	cmp	r7, #16
  402e14:	f340 81db 	ble.w	4031ce <_svfprintf_r+0xf4a>
  402e18:	3301      	adds	r3, #1
  402e1a:	3110      	adds	r1, #16
  402e1c:	2b07      	cmp	r3, #7
  402e1e:	9127      	str	r1, [sp, #156]	; 0x9c
  402e20:	9326      	str	r3, [sp, #152]	; 0x98
  402e22:	e882 0840 	stmia.w	r2, {r6, fp}
  402e26:	ddf2      	ble.n	402e0e <_svfprintf_r+0xb8a>
  402e28:	aa25      	add	r2, sp, #148	; 0x94
  402e2a:	4629      	mov	r1, r5
  402e2c:	4620      	mov	r0, r4
  402e2e:	f002 fb95 	bl	40555c <__ssprint_r>
  402e32:	2800      	cmp	r0, #0
  402e34:	f47f aaf8 	bne.w	402428 <_svfprintf_r+0x1a4>
  402e38:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402e3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e3c:	464a      	mov	r2, r9
  402e3e:	e7e7      	b.n	402e10 <_svfprintf_r+0xb8c>
  402e40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402e42:	930e      	str	r3, [sp, #56]	; 0x38
  402e44:	464e      	mov	r6, r9
  402e46:	f7ff bb2d 	b.w	4024a4 <_svfprintf_r+0x220>
  402e4a:	2d00      	cmp	r5, #0
  402e4c:	bf08      	it	eq
  402e4e:	2c0a      	cmpeq	r4, #10
  402e50:	f0c0 808f 	bcc.w	402f72 <_svfprintf_r+0xcee>
  402e54:	464e      	mov	r6, r9
  402e56:	4620      	mov	r0, r4
  402e58:	4629      	mov	r1, r5
  402e5a:	220a      	movs	r2, #10
  402e5c:	2300      	movs	r3, #0
  402e5e:	f003 f8b7 	bl	405fd0 <__aeabi_uldivmod>
  402e62:	3230      	adds	r2, #48	; 0x30
  402e64:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402e68:	4620      	mov	r0, r4
  402e6a:	4629      	mov	r1, r5
  402e6c:	2300      	movs	r3, #0
  402e6e:	220a      	movs	r2, #10
  402e70:	f003 f8ae 	bl	405fd0 <__aeabi_uldivmod>
  402e74:	4604      	mov	r4, r0
  402e76:	460d      	mov	r5, r1
  402e78:	ea54 0305 	orrs.w	r3, r4, r5
  402e7c:	d1eb      	bne.n	402e56 <_svfprintf_r+0xbd2>
  402e7e:	eba9 0306 	sub.w	r3, r9, r6
  402e82:	930e      	str	r3, [sp, #56]	; 0x38
  402e84:	f7ff bb0e 	b.w	4024a4 <_svfprintf_r+0x220>
  402e88:	aa25      	add	r2, sp, #148	; 0x94
  402e8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e8c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e8e:	f002 fb65 	bl	40555c <__ssprint_r>
  402e92:	2800      	cmp	r0, #0
  402e94:	f47f aac8 	bne.w	402428 <_svfprintf_r+0x1a4>
  402e98:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402e9c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e9e:	46c8      	mov	r8, r9
  402ea0:	f7ff bb5e 	b.w	402560 <_svfprintf_r+0x2dc>
  402ea4:	1e5e      	subs	r6, r3, #1
  402ea6:	2e00      	cmp	r6, #0
  402ea8:	f77f af0a 	ble.w	402cc0 <_svfprintf_r+0xa3c>
  402eac:	2e10      	cmp	r6, #16
  402eae:	4d03      	ldr	r5, [pc, #12]	; (402ebc <_svfprintf_r+0xc38>)
  402eb0:	dd22      	ble.n	402ef8 <_svfprintf_r+0xc74>
  402eb2:	4622      	mov	r2, r4
  402eb4:	f04f 0b10 	mov.w	fp, #16
  402eb8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402eba:	e006      	b.n	402eca <_svfprintf_r+0xc46>
  402ebc:	00406da4 	.word	0x00406da4
  402ec0:	3e10      	subs	r6, #16
  402ec2:	2e10      	cmp	r6, #16
  402ec4:	f108 0808 	add.w	r8, r8, #8
  402ec8:	dd15      	ble.n	402ef6 <_svfprintf_r+0xc72>
  402eca:	3701      	adds	r7, #1
  402ecc:	3210      	adds	r2, #16
  402ece:	2f07      	cmp	r7, #7
  402ed0:	9227      	str	r2, [sp, #156]	; 0x9c
  402ed2:	9726      	str	r7, [sp, #152]	; 0x98
  402ed4:	e888 0820 	stmia.w	r8, {r5, fp}
  402ed8:	ddf2      	ble.n	402ec0 <_svfprintf_r+0xc3c>
  402eda:	aa25      	add	r2, sp, #148	; 0x94
  402edc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ede:	4620      	mov	r0, r4
  402ee0:	f002 fb3c 	bl	40555c <__ssprint_r>
  402ee4:	2800      	cmp	r0, #0
  402ee6:	f47f aa9f 	bne.w	402428 <_svfprintf_r+0x1a4>
  402eea:	3e10      	subs	r6, #16
  402eec:	2e10      	cmp	r6, #16
  402eee:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402ef0:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402ef2:	46c8      	mov	r8, r9
  402ef4:	dce9      	bgt.n	402eca <_svfprintf_r+0xc46>
  402ef6:	4614      	mov	r4, r2
  402ef8:	3701      	adds	r7, #1
  402efa:	4434      	add	r4, r6
  402efc:	2f07      	cmp	r7, #7
  402efe:	9427      	str	r4, [sp, #156]	; 0x9c
  402f00:	9726      	str	r7, [sp, #152]	; 0x98
  402f02:	e888 0060 	stmia.w	r8, {r5, r6}
  402f06:	f77f aed9 	ble.w	402cbc <_svfprintf_r+0xa38>
  402f0a:	aa25      	add	r2, sp, #148	; 0x94
  402f0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f0e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f10:	f002 fb24 	bl	40555c <__ssprint_r>
  402f14:	2800      	cmp	r0, #0
  402f16:	f47f aa87 	bne.w	402428 <_svfprintf_r+0x1a4>
  402f1a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f1c:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402f1e:	46c8      	mov	r8, r9
  402f20:	e6ce      	b.n	402cc0 <_svfprintf_r+0xa3c>
  402f22:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f24:	6814      	ldr	r4, [r2, #0]
  402f26:	4613      	mov	r3, r2
  402f28:	3304      	adds	r3, #4
  402f2a:	17e5      	asrs	r5, r4, #31
  402f2c:	930f      	str	r3, [sp, #60]	; 0x3c
  402f2e:	4622      	mov	r2, r4
  402f30:	462b      	mov	r3, r5
  402f32:	e4fa      	b.n	40292a <_svfprintf_r+0x6a6>
  402f34:	3204      	adds	r2, #4
  402f36:	681c      	ldr	r4, [r3, #0]
  402f38:	920f      	str	r2, [sp, #60]	; 0x3c
  402f3a:	2301      	movs	r3, #1
  402f3c:	2500      	movs	r5, #0
  402f3e:	f7ff ba94 	b.w	40246a <_svfprintf_r+0x1e6>
  402f42:	681c      	ldr	r4, [r3, #0]
  402f44:	3304      	adds	r3, #4
  402f46:	930f      	str	r3, [sp, #60]	; 0x3c
  402f48:	2500      	movs	r5, #0
  402f4a:	e421      	b.n	402790 <_svfprintf_r+0x50c>
  402f4c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402f4e:	460a      	mov	r2, r1
  402f50:	3204      	adds	r2, #4
  402f52:	680c      	ldr	r4, [r1, #0]
  402f54:	920f      	str	r2, [sp, #60]	; 0x3c
  402f56:	2500      	movs	r5, #0
  402f58:	f7ff ba87 	b.w	40246a <_svfprintf_r+0x1e6>
  402f5c:	4614      	mov	r4, r2
  402f5e:	3301      	adds	r3, #1
  402f60:	4434      	add	r4, r6
  402f62:	2b07      	cmp	r3, #7
  402f64:	9427      	str	r4, [sp, #156]	; 0x9c
  402f66:	9326      	str	r3, [sp, #152]	; 0x98
  402f68:	e888 0060 	stmia.w	r8, {r5, r6}
  402f6c:	f77f ab68 	ble.w	402640 <_svfprintf_r+0x3bc>
  402f70:	e6b3      	b.n	402cda <_svfprintf_r+0xa56>
  402f72:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402f76:	f8cd b01c 	str.w	fp, [sp, #28]
  402f7a:	ae42      	add	r6, sp, #264	; 0x108
  402f7c:	3430      	adds	r4, #48	; 0x30
  402f7e:	2301      	movs	r3, #1
  402f80:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402f84:	930e      	str	r3, [sp, #56]	; 0x38
  402f86:	f7ff ba8d 	b.w	4024a4 <_svfprintf_r+0x220>
  402f8a:	aa25      	add	r2, sp, #148	; 0x94
  402f8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f8e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f90:	f002 fae4 	bl	40555c <__ssprint_r>
  402f94:	2800      	cmp	r0, #0
  402f96:	f47f aa47 	bne.w	402428 <_svfprintf_r+0x1a4>
  402f9a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f9c:	46c8      	mov	r8, r9
  402f9e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402fa0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402fa2:	429a      	cmp	r2, r3
  402fa4:	db44      	blt.n	403030 <_svfprintf_r+0xdac>
  402fa6:	9b07      	ldr	r3, [sp, #28]
  402fa8:	07d9      	lsls	r1, r3, #31
  402faa:	d441      	bmi.n	403030 <_svfprintf_r+0xdac>
  402fac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402fae:	9812      	ldr	r0, [sp, #72]	; 0x48
  402fb0:	1a9a      	subs	r2, r3, r2
  402fb2:	1a1d      	subs	r5, r3, r0
  402fb4:	4295      	cmp	r5, r2
  402fb6:	bfa8      	it	ge
  402fb8:	4615      	movge	r5, r2
  402fba:	2d00      	cmp	r5, #0
  402fbc:	dd0e      	ble.n	402fdc <_svfprintf_r+0xd58>
  402fbe:	9926      	ldr	r1, [sp, #152]	; 0x98
  402fc0:	f8c8 5004 	str.w	r5, [r8, #4]
  402fc4:	3101      	adds	r1, #1
  402fc6:	4406      	add	r6, r0
  402fc8:	442c      	add	r4, r5
  402fca:	2907      	cmp	r1, #7
  402fcc:	f8c8 6000 	str.w	r6, [r8]
  402fd0:	9427      	str	r4, [sp, #156]	; 0x9c
  402fd2:	9126      	str	r1, [sp, #152]	; 0x98
  402fd4:	f300 823b 	bgt.w	40344e <_svfprintf_r+0x11ca>
  402fd8:	f108 0808 	add.w	r8, r8, #8
  402fdc:	2d00      	cmp	r5, #0
  402fde:	bfac      	ite	ge
  402fe0:	1b56      	subge	r6, r2, r5
  402fe2:	4616      	movlt	r6, r2
  402fe4:	2e00      	cmp	r6, #0
  402fe6:	f77f ab2d 	ble.w	402644 <_svfprintf_r+0x3c0>
  402fea:	2e10      	cmp	r6, #16
  402fec:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402fee:	4db0      	ldr	r5, [pc, #704]	; (4032b0 <_svfprintf_r+0x102c>)
  402ff0:	ddb5      	ble.n	402f5e <_svfprintf_r+0xcda>
  402ff2:	4622      	mov	r2, r4
  402ff4:	2710      	movs	r7, #16
  402ff6:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402ffa:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402ffc:	e004      	b.n	403008 <_svfprintf_r+0xd84>
  402ffe:	f108 0808 	add.w	r8, r8, #8
  403002:	3e10      	subs	r6, #16
  403004:	2e10      	cmp	r6, #16
  403006:	dda9      	ble.n	402f5c <_svfprintf_r+0xcd8>
  403008:	3301      	adds	r3, #1
  40300a:	3210      	adds	r2, #16
  40300c:	2b07      	cmp	r3, #7
  40300e:	9227      	str	r2, [sp, #156]	; 0x9c
  403010:	9326      	str	r3, [sp, #152]	; 0x98
  403012:	e888 00a0 	stmia.w	r8, {r5, r7}
  403016:	ddf2      	ble.n	402ffe <_svfprintf_r+0xd7a>
  403018:	aa25      	add	r2, sp, #148	; 0x94
  40301a:	4621      	mov	r1, r4
  40301c:	4658      	mov	r0, fp
  40301e:	f002 fa9d 	bl	40555c <__ssprint_r>
  403022:	2800      	cmp	r0, #0
  403024:	f47f aa00 	bne.w	402428 <_svfprintf_r+0x1a4>
  403028:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40302a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40302c:	46c8      	mov	r8, r9
  40302e:	e7e8      	b.n	403002 <_svfprintf_r+0xd7e>
  403030:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403032:	9819      	ldr	r0, [sp, #100]	; 0x64
  403034:	991a      	ldr	r1, [sp, #104]	; 0x68
  403036:	f8c8 1000 	str.w	r1, [r8]
  40303a:	3301      	adds	r3, #1
  40303c:	4404      	add	r4, r0
  40303e:	2b07      	cmp	r3, #7
  403040:	9427      	str	r4, [sp, #156]	; 0x9c
  403042:	f8c8 0004 	str.w	r0, [r8, #4]
  403046:	9326      	str	r3, [sp, #152]	; 0x98
  403048:	f300 81f5 	bgt.w	403436 <_svfprintf_r+0x11b2>
  40304c:	f108 0808 	add.w	r8, r8, #8
  403050:	e7ac      	b.n	402fac <_svfprintf_r+0xd28>
  403052:	9b07      	ldr	r3, [sp, #28]
  403054:	07da      	lsls	r2, r3, #31
  403056:	f53f adfe 	bmi.w	402c56 <_svfprintf_r+0x9d2>
  40305a:	3701      	adds	r7, #1
  40305c:	3401      	adds	r4, #1
  40305e:	2301      	movs	r3, #1
  403060:	2f07      	cmp	r7, #7
  403062:	9427      	str	r4, [sp, #156]	; 0x9c
  403064:	9726      	str	r7, [sp, #152]	; 0x98
  403066:	f8c8 6000 	str.w	r6, [r8]
  40306a:	f8c8 3004 	str.w	r3, [r8, #4]
  40306e:	f77f ae25 	ble.w	402cbc <_svfprintf_r+0xa38>
  403072:	e74a      	b.n	402f0a <_svfprintf_r+0xc86>
  403074:	aa25      	add	r2, sp, #148	; 0x94
  403076:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403078:	980c      	ldr	r0, [sp, #48]	; 0x30
  40307a:	f002 fa6f 	bl	40555c <__ssprint_r>
  40307e:	2800      	cmp	r0, #0
  403080:	f47f a9d2 	bne.w	402428 <_svfprintf_r+0x1a4>
  403084:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403086:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403088:	46c8      	mov	r8, r9
  40308a:	e5f2      	b.n	402c72 <_svfprintf_r+0x9ee>
  40308c:	aa25      	add	r2, sp, #148	; 0x94
  40308e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403090:	980c      	ldr	r0, [sp, #48]	; 0x30
  403092:	f002 fa63 	bl	40555c <__ssprint_r>
  403096:	2800      	cmp	r0, #0
  403098:	f47f a9c6 	bne.w	402428 <_svfprintf_r+0x1a4>
  40309c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40309e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4030a0:	46c8      	mov	r8, r9
  4030a2:	e5f5      	b.n	402c90 <_svfprintf_r+0xa0c>
  4030a4:	464e      	mov	r6, r9
  4030a6:	f7ff b9fd 	b.w	4024a4 <_svfprintf_r+0x220>
  4030aa:	aa25      	add	r2, sp, #148	; 0x94
  4030ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030ae:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030b0:	f002 fa54 	bl	40555c <__ssprint_r>
  4030b4:	2800      	cmp	r0, #0
  4030b6:	f47f a9b7 	bne.w	402428 <_svfprintf_r+0x1a4>
  4030ba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4030bc:	46c8      	mov	r8, r9
  4030be:	f7ff ba72 	b.w	4025a6 <_svfprintf_r+0x322>
  4030c2:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4030c4:	4622      	mov	r2, r4
  4030c6:	4620      	mov	r0, r4
  4030c8:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4030ca:	4623      	mov	r3, r4
  4030cc:	4621      	mov	r1, r4
  4030ce:	f002 ff41 	bl	405f54 <__aeabi_dcmpun>
  4030d2:	2800      	cmp	r0, #0
  4030d4:	f040 8286 	bne.w	4035e4 <_svfprintf_r+0x1360>
  4030d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4030da:	3301      	adds	r3, #1
  4030dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4030de:	f023 0320 	bic.w	r3, r3, #32
  4030e2:	930e      	str	r3, [sp, #56]	; 0x38
  4030e4:	f000 81e2 	beq.w	4034ac <_svfprintf_r+0x1228>
  4030e8:	2b47      	cmp	r3, #71	; 0x47
  4030ea:	f000 811e 	beq.w	40332a <_svfprintf_r+0x10a6>
  4030ee:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4030f2:	9307      	str	r3, [sp, #28]
  4030f4:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4030f6:	1e1f      	subs	r7, r3, #0
  4030f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4030fa:	9308      	str	r3, [sp, #32]
  4030fc:	bfbb      	ittet	lt
  4030fe:	463b      	movlt	r3, r7
  403100:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  403104:	2300      	movge	r3, #0
  403106:	232d      	movlt	r3, #45	; 0x2d
  403108:	9310      	str	r3, [sp, #64]	; 0x40
  40310a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40310c:	2b66      	cmp	r3, #102	; 0x66
  40310e:	f000 81bb 	beq.w	403488 <_svfprintf_r+0x1204>
  403112:	2b46      	cmp	r3, #70	; 0x46
  403114:	f000 80df 	beq.w	4032d6 <_svfprintf_r+0x1052>
  403118:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40311a:	9a08      	ldr	r2, [sp, #32]
  40311c:	2b45      	cmp	r3, #69	; 0x45
  40311e:	bf0c      	ite	eq
  403120:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  403122:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  403124:	a823      	add	r0, sp, #140	; 0x8c
  403126:	a920      	add	r1, sp, #128	; 0x80
  403128:	bf08      	it	eq
  40312a:	1c5d      	addeq	r5, r3, #1
  40312c:	9004      	str	r0, [sp, #16]
  40312e:	9103      	str	r1, [sp, #12]
  403130:	a81f      	add	r0, sp, #124	; 0x7c
  403132:	2102      	movs	r1, #2
  403134:	463b      	mov	r3, r7
  403136:	9002      	str	r0, [sp, #8]
  403138:	9501      	str	r5, [sp, #4]
  40313a:	9100      	str	r1, [sp, #0]
  40313c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40313e:	f000 fb73 	bl	403828 <_dtoa_r>
  403142:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403144:	2b67      	cmp	r3, #103	; 0x67
  403146:	4606      	mov	r6, r0
  403148:	f040 81e0 	bne.w	40350c <_svfprintf_r+0x1288>
  40314c:	f01b 0f01 	tst.w	fp, #1
  403150:	f000 8246 	beq.w	4035e0 <_svfprintf_r+0x135c>
  403154:	1974      	adds	r4, r6, r5
  403156:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403158:	9808      	ldr	r0, [sp, #32]
  40315a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40315c:	4639      	mov	r1, r7
  40315e:	f002 fec7 	bl	405ef0 <__aeabi_dcmpeq>
  403162:	2800      	cmp	r0, #0
  403164:	f040 8165 	bne.w	403432 <_svfprintf_r+0x11ae>
  403168:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40316a:	42a3      	cmp	r3, r4
  40316c:	d206      	bcs.n	40317c <_svfprintf_r+0xef8>
  40316e:	2130      	movs	r1, #48	; 0x30
  403170:	1c5a      	adds	r2, r3, #1
  403172:	9223      	str	r2, [sp, #140]	; 0x8c
  403174:	7019      	strb	r1, [r3, #0]
  403176:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403178:	429c      	cmp	r4, r3
  40317a:	d8f9      	bhi.n	403170 <_svfprintf_r+0xeec>
  40317c:	1b9b      	subs	r3, r3, r6
  40317e:	9313      	str	r3, [sp, #76]	; 0x4c
  403180:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403182:	2b47      	cmp	r3, #71	; 0x47
  403184:	f000 80e9 	beq.w	40335a <_svfprintf_r+0x10d6>
  403188:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40318a:	2b65      	cmp	r3, #101	; 0x65
  40318c:	f340 81cd 	ble.w	40352a <_svfprintf_r+0x12a6>
  403190:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403192:	2b66      	cmp	r3, #102	; 0x66
  403194:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403196:	9312      	str	r3, [sp, #72]	; 0x48
  403198:	f000 819e 	beq.w	4034d8 <_svfprintf_r+0x1254>
  40319c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40319e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4031a0:	4619      	mov	r1, r3
  4031a2:	4291      	cmp	r1, r2
  4031a4:	f300 818a 	bgt.w	4034bc <_svfprintf_r+0x1238>
  4031a8:	f01b 0f01 	tst.w	fp, #1
  4031ac:	f040 8213 	bne.w	4035d6 <_svfprintf_r+0x1352>
  4031b0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4031b4:	9308      	str	r3, [sp, #32]
  4031b6:	2367      	movs	r3, #103	; 0x67
  4031b8:	920e      	str	r2, [sp, #56]	; 0x38
  4031ba:	9311      	str	r3, [sp, #68]	; 0x44
  4031bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4031be:	2b00      	cmp	r3, #0
  4031c0:	f040 80c4 	bne.w	40334c <_svfprintf_r+0x10c8>
  4031c4:	930a      	str	r3, [sp, #40]	; 0x28
  4031c6:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4031ca:	f7ff b973 	b.w	4024b4 <_svfprintf_r+0x230>
  4031ce:	4635      	mov	r5, r6
  4031d0:	460c      	mov	r4, r1
  4031d2:	4646      	mov	r6, r8
  4031d4:	4690      	mov	r8, r2
  4031d6:	3301      	adds	r3, #1
  4031d8:	443c      	add	r4, r7
  4031da:	2b07      	cmp	r3, #7
  4031dc:	9427      	str	r4, [sp, #156]	; 0x9c
  4031de:	9326      	str	r3, [sp, #152]	; 0x98
  4031e0:	e888 00a0 	stmia.w	r8, {r5, r7}
  4031e4:	f73f aed1 	bgt.w	402f8a <_svfprintf_r+0xd06>
  4031e8:	f108 0808 	add.w	r8, r8, #8
  4031ec:	e6d7      	b.n	402f9e <_svfprintf_r+0xd1a>
  4031ee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4031f0:	6813      	ldr	r3, [r2, #0]
  4031f2:	3204      	adds	r2, #4
  4031f4:	920f      	str	r2, [sp, #60]	; 0x3c
  4031f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4031f8:	601a      	str	r2, [r3, #0]
  4031fa:	f7ff b86a 	b.w	4022d2 <_svfprintf_r+0x4e>
  4031fe:	aa25      	add	r2, sp, #148	; 0x94
  403200:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403202:	980c      	ldr	r0, [sp, #48]	; 0x30
  403204:	f002 f9aa 	bl	40555c <__ssprint_r>
  403208:	2800      	cmp	r0, #0
  40320a:	f47f a90d 	bne.w	402428 <_svfprintf_r+0x1a4>
  40320e:	46c8      	mov	r8, r9
  403210:	e48d      	b.n	402b2e <_svfprintf_r+0x8aa>
  403212:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403214:	4a27      	ldr	r2, [pc, #156]	; (4032b4 <_svfprintf_r+0x1030>)
  403216:	f8c8 2000 	str.w	r2, [r8]
  40321a:	3301      	adds	r3, #1
  40321c:	3401      	adds	r4, #1
  40321e:	2201      	movs	r2, #1
  403220:	2b07      	cmp	r3, #7
  403222:	9427      	str	r4, [sp, #156]	; 0x9c
  403224:	9326      	str	r3, [sp, #152]	; 0x98
  403226:	f8c8 2004 	str.w	r2, [r8, #4]
  40322a:	dc72      	bgt.n	403312 <_svfprintf_r+0x108e>
  40322c:	f108 0808 	add.w	r8, r8, #8
  403230:	b929      	cbnz	r1, 40323e <_svfprintf_r+0xfba>
  403232:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403234:	b91b      	cbnz	r3, 40323e <_svfprintf_r+0xfba>
  403236:	9b07      	ldr	r3, [sp, #28]
  403238:	07d8      	lsls	r0, r3, #31
  40323a:	f57f aa03 	bpl.w	402644 <_svfprintf_r+0x3c0>
  40323e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403240:	9819      	ldr	r0, [sp, #100]	; 0x64
  403242:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403244:	f8c8 2000 	str.w	r2, [r8]
  403248:	3301      	adds	r3, #1
  40324a:	4602      	mov	r2, r0
  40324c:	4422      	add	r2, r4
  40324e:	2b07      	cmp	r3, #7
  403250:	9227      	str	r2, [sp, #156]	; 0x9c
  403252:	f8c8 0004 	str.w	r0, [r8, #4]
  403256:	9326      	str	r3, [sp, #152]	; 0x98
  403258:	f300 818d 	bgt.w	403576 <_svfprintf_r+0x12f2>
  40325c:	f108 0808 	add.w	r8, r8, #8
  403260:	2900      	cmp	r1, #0
  403262:	f2c0 8165 	blt.w	403530 <_svfprintf_r+0x12ac>
  403266:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403268:	f8c8 6000 	str.w	r6, [r8]
  40326c:	3301      	adds	r3, #1
  40326e:	188c      	adds	r4, r1, r2
  403270:	2b07      	cmp	r3, #7
  403272:	9427      	str	r4, [sp, #156]	; 0x9c
  403274:	9326      	str	r3, [sp, #152]	; 0x98
  403276:	f8c8 1004 	str.w	r1, [r8, #4]
  40327a:	f77f a9e1 	ble.w	402640 <_svfprintf_r+0x3bc>
  40327e:	e52c      	b.n	402cda <_svfprintf_r+0xa56>
  403280:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403282:	9909      	ldr	r1, [sp, #36]	; 0x24
  403284:	6813      	ldr	r3, [r2, #0]
  403286:	17cd      	asrs	r5, r1, #31
  403288:	4608      	mov	r0, r1
  40328a:	3204      	adds	r2, #4
  40328c:	4629      	mov	r1, r5
  40328e:	920f      	str	r2, [sp, #60]	; 0x3c
  403290:	e9c3 0100 	strd	r0, r1, [r3]
  403294:	f7ff b81d 	b.w	4022d2 <_svfprintf_r+0x4e>
  403298:	aa25      	add	r2, sp, #148	; 0x94
  40329a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40329c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40329e:	f002 f95d 	bl	40555c <__ssprint_r>
  4032a2:	2800      	cmp	r0, #0
  4032a4:	f47f a8c0 	bne.w	402428 <_svfprintf_r+0x1a4>
  4032a8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4032aa:	46c8      	mov	r8, r9
  4032ac:	e458      	b.n	402b60 <_svfprintf_r+0x8dc>
  4032ae:	bf00      	nop
  4032b0:	00406da4 	.word	0x00406da4
  4032b4:	00406d90 	.word	0x00406d90
  4032b8:	2140      	movs	r1, #64	; 0x40
  4032ba:	980c      	ldr	r0, [sp, #48]	; 0x30
  4032bc:	f001 fa0a 	bl	4046d4 <_malloc_r>
  4032c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4032c2:	6010      	str	r0, [r2, #0]
  4032c4:	6110      	str	r0, [r2, #16]
  4032c6:	2800      	cmp	r0, #0
  4032c8:	f000 81f2 	beq.w	4036b0 <_svfprintf_r+0x142c>
  4032cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4032ce:	2340      	movs	r3, #64	; 0x40
  4032d0:	6153      	str	r3, [r2, #20]
  4032d2:	f7fe bfee 	b.w	4022b2 <_svfprintf_r+0x2e>
  4032d6:	a823      	add	r0, sp, #140	; 0x8c
  4032d8:	a920      	add	r1, sp, #128	; 0x80
  4032da:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4032dc:	9004      	str	r0, [sp, #16]
  4032de:	9103      	str	r1, [sp, #12]
  4032e0:	a81f      	add	r0, sp, #124	; 0x7c
  4032e2:	2103      	movs	r1, #3
  4032e4:	9002      	str	r0, [sp, #8]
  4032e6:	9a08      	ldr	r2, [sp, #32]
  4032e8:	9401      	str	r4, [sp, #4]
  4032ea:	463b      	mov	r3, r7
  4032ec:	9100      	str	r1, [sp, #0]
  4032ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  4032f0:	f000 fa9a 	bl	403828 <_dtoa_r>
  4032f4:	4625      	mov	r5, r4
  4032f6:	4606      	mov	r6, r0
  4032f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4032fa:	2b46      	cmp	r3, #70	; 0x46
  4032fc:	eb06 0405 	add.w	r4, r6, r5
  403300:	f47f af29 	bne.w	403156 <_svfprintf_r+0xed2>
  403304:	7833      	ldrb	r3, [r6, #0]
  403306:	2b30      	cmp	r3, #48	; 0x30
  403308:	f000 8178 	beq.w	4035fc <_svfprintf_r+0x1378>
  40330c:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  40330e:	442c      	add	r4, r5
  403310:	e721      	b.n	403156 <_svfprintf_r+0xed2>
  403312:	aa25      	add	r2, sp, #148	; 0x94
  403314:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403316:	980c      	ldr	r0, [sp, #48]	; 0x30
  403318:	f002 f920 	bl	40555c <__ssprint_r>
  40331c:	2800      	cmp	r0, #0
  40331e:	f47f a883 	bne.w	402428 <_svfprintf_r+0x1a4>
  403322:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403324:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403326:	46c8      	mov	r8, r9
  403328:	e782      	b.n	403230 <_svfprintf_r+0xfac>
  40332a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40332c:	2b00      	cmp	r3, #0
  40332e:	bf08      	it	eq
  403330:	2301      	moveq	r3, #1
  403332:	930a      	str	r3, [sp, #40]	; 0x28
  403334:	e6db      	b.n	4030ee <_svfprintf_r+0xe6a>
  403336:	4630      	mov	r0, r6
  403338:	940a      	str	r4, [sp, #40]	; 0x28
  40333a:	f002 f8a1 	bl	405480 <strlen>
  40333e:	950f      	str	r5, [sp, #60]	; 0x3c
  403340:	900e      	str	r0, [sp, #56]	; 0x38
  403342:	f8cd b01c 	str.w	fp, [sp, #28]
  403346:	4603      	mov	r3, r0
  403348:	f7ff b9f9 	b.w	40273e <_svfprintf_r+0x4ba>
  40334c:	272d      	movs	r7, #45	; 0x2d
  40334e:	2300      	movs	r3, #0
  403350:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403354:	930a      	str	r3, [sp, #40]	; 0x28
  403356:	f7ff b8ae 	b.w	4024b6 <_svfprintf_r+0x232>
  40335a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40335c:	9312      	str	r3, [sp, #72]	; 0x48
  40335e:	461a      	mov	r2, r3
  403360:	3303      	adds	r3, #3
  403362:	db04      	blt.n	40336e <_svfprintf_r+0x10ea>
  403364:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403366:	4619      	mov	r1, r3
  403368:	4291      	cmp	r1, r2
  40336a:	f6bf af17 	bge.w	40319c <_svfprintf_r+0xf18>
  40336e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403370:	3b02      	subs	r3, #2
  403372:	9311      	str	r3, [sp, #68]	; 0x44
  403374:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  403378:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  40337c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40337e:	3b01      	subs	r3, #1
  403380:	2b00      	cmp	r3, #0
  403382:	931f      	str	r3, [sp, #124]	; 0x7c
  403384:	bfbd      	ittte	lt
  403386:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403388:	f1c3 0301 	rsblt	r3, r3, #1
  40338c:	222d      	movlt	r2, #45	; 0x2d
  40338e:	222b      	movge	r2, #43	; 0x2b
  403390:	2b09      	cmp	r3, #9
  403392:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  403396:	f340 8116 	ble.w	4035c6 <_svfprintf_r+0x1342>
  40339a:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  40339e:	4620      	mov	r0, r4
  4033a0:	4dab      	ldr	r5, [pc, #684]	; (403650 <_svfprintf_r+0x13cc>)
  4033a2:	e000      	b.n	4033a6 <_svfprintf_r+0x1122>
  4033a4:	4610      	mov	r0, r2
  4033a6:	fb85 1203 	smull	r1, r2, r5, r3
  4033aa:	17d9      	asrs	r1, r3, #31
  4033ac:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  4033b0:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4033b4:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  4033b8:	3230      	adds	r2, #48	; 0x30
  4033ba:	2909      	cmp	r1, #9
  4033bc:	f800 2c01 	strb.w	r2, [r0, #-1]
  4033c0:	460b      	mov	r3, r1
  4033c2:	f100 32ff 	add.w	r2, r0, #4294967295
  4033c6:	dced      	bgt.n	4033a4 <_svfprintf_r+0x1120>
  4033c8:	3330      	adds	r3, #48	; 0x30
  4033ca:	3802      	subs	r0, #2
  4033cc:	b2d9      	uxtb	r1, r3
  4033ce:	4284      	cmp	r4, r0
  4033d0:	f802 1c01 	strb.w	r1, [r2, #-1]
  4033d4:	f240 8165 	bls.w	4036a2 <_svfprintf_r+0x141e>
  4033d8:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4033dc:	4613      	mov	r3, r2
  4033de:	e001      	b.n	4033e4 <_svfprintf_r+0x1160>
  4033e0:	f813 1b01 	ldrb.w	r1, [r3], #1
  4033e4:	f800 1b01 	strb.w	r1, [r0], #1
  4033e8:	42a3      	cmp	r3, r4
  4033ea:	d1f9      	bne.n	4033e0 <_svfprintf_r+0x115c>
  4033ec:	3301      	adds	r3, #1
  4033ee:	1a9b      	subs	r3, r3, r2
  4033f0:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4033f4:	4413      	add	r3, r2
  4033f6:	aa21      	add	r2, sp, #132	; 0x84
  4033f8:	1a9b      	subs	r3, r3, r2
  4033fa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4033fc:	931b      	str	r3, [sp, #108]	; 0x6c
  4033fe:	2a01      	cmp	r2, #1
  403400:	4413      	add	r3, r2
  403402:	930e      	str	r3, [sp, #56]	; 0x38
  403404:	f340 8119 	ble.w	40363a <_svfprintf_r+0x13b6>
  403408:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40340a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40340c:	4413      	add	r3, r2
  40340e:	930e      	str	r3, [sp, #56]	; 0x38
  403410:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403414:	9308      	str	r3, [sp, #32]
  403416:	2300      	movs	r3, #0
  403418:	9312      	str	r3, [sp, #72]	; 0x48
  40341a:	e6cf      	b.n	4031bc <_svfprintf_r+0xf38>
  40341c:	aa25      	add	r2, sp, #148	; 0x94
  40341e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403420:	980c      	ldr	r0, [sp, #48]	; 0x30
  403422:	f002 f89b 	bl	40555c <__ssprint_r>
  403426:	2800      	cmp	r0, #0
  403428:	f47e affe 	bne.w	402428 <_svfprintf_r+0x1a4>
  40342c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40342e:	46c8      	mov	r8, r9
  403430:	e4d7      	b.n	402de2 <_svfprintf_r+0xb5e>
  403432:	4623      	mov	r3, r4
  403434:	e6a2      	b.n	40317c <_svfprintf_r+0xef8>
  403436:	aa25      	add	r2, sp, #148	; 0x94
  403438:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40343a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40343c:	f002 f88e 	bl	40555c <__ssprint_r>
  403440:	2800      	cmp	r0, #0
  403442:	f47e aff1 	bne.w	402428 <_svfprintf_r+0x1a4>
  403446:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403448:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40344a:	46c8      	mov	r8, r9
  40344c:	e5ae      	b.n	402fac <_svfprintf_r+0xd28>
  40344e:	aa25      	add	r2, sp, #148	; 0x94
  403450:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403452:	980c      	ldr	r0, [sp, #48]	; 0x30
  403454:	f002 f882 	bl	40555c <__ssprint_r>
  403458:	2800      	cmp	r0, #0
  40345a:	f47e afe5 	bne.w	402428 <_svfprintf_r+0x1a4>
  40345e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403460:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403462:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403464:	1a9a      	subs	r2, r3, r2
  403466:	46c8      	mov	r8, r9
  403468:	e5b8      	b.n	402fdc <_svfprintf_r+0xd58>
  40346a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40346c:	9612      	str	r6, [sp, #72]	; 0x48
  40346e:	2b06      	cmp	r3, #6
  403470:	bf28      	it	cs
  403472:	2306      	movcs	r3, #6
  403474:	960a      	str	r6, [sp, #40]	; 0x28
  403476:	4637      	mov	r7, r6
  403478:	9308      	str	r3, [sp, #32]
  40347a:	950f      	str	r5, [sp, #60]	; 0x3c
  40347c:	f8cd b01c 	str.w	fp, [sp, #28]
  403480:	930e      	str	r3, [sp, #56]	; 0x38
  403482:	4e74      	ldr	r6, [pc, #464]	; (403654 <_svfprintf_r+0x13d0>)
  403484:	f7ff b816 	b.w	4024b4 <_svfprintf_r+0x230>
  403488:	a823      	add	r0, sp, #140	; 0x8c
  40348a:	a920      	add	r1, sp, #128	; 0x80
  40348c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40348e:	9004      	str	r0, [sp, #16]
  403490:	9103      	str	r1, [sp, #12]
  403492:	a81f      	add	r0, sp, #124	; 0x7c
  403494:	2103      	movs	r1, #3
  403496:	9002      	str	r0, [sp, #8]
  403498:	9a08      	ldr	r2, [sp, #32]
  40349a:	9501      	str	r5, [sp, #4]
  40349c:	463b      	mov	r3, r7
  40349e:	9100      	str	r1, [sp, #0]
  4034a0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4034a2:	f000 f9c1 	bl	403828 <_dtoa_r>
  4034a6:	4606      	mov	r6, r0
  4034a8:	1944      	adds	r4, r0, r5
  4034aa:	e72b      	b.n	403304 <_svfprintf_r+0x1080>
  4034ac:	2306      	movs	r3, #6
  4034ae:	930a      	str	r3, [sp, #40]	; 0x28
  4034b0:	e61d      	b.n	4030ee <_svfprintf_r+0xe6a>
  4034b2:	272d      	movs	r7, #45	; 0x2d
  4034b4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4034b8:	f7ff bacd 	b.w	402a56 <_svfprintf_r+0x7d2>
  4034bc:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4034be:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4034c0:	4413      	add	r3, r2
  4034c2:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4034c4:	930e      	str	r3, [sp, #56]	; 0x38
  4034c6:	2a00      	cmp	r2, #0
  4034c8:	f340 80b0 	ble.w	40362c <_svfprintf_r+0x13a8>
  4034cc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4034d0:	9308      	str	r3, [sp, #32]
  4034d2:	2367      	movs	r3, #103	; 0x67
  4034d4:	9311      	str	r3, [sp, #68]	; 0x44
  4034d6:	e671      	b.n	4031bc <_svfprintf_r+0xf38>
  4034d8:	2b00      	cmp	r3, #0
  4034da:	f340 80c3 	ble.w	403664 <_svfprintf_r+0x13e0>
  4034de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4034e0:	2a00      	cmp	r2, #0
  4034e2:	f040 8099 	bne.w	403618 <_svfprintf_r+0x1394>
  4034e6:	f01b 0f01 	tst.w	fp, #1
  4034ea:	f040 8095 	bne.w	403618 <_svfprintf_r+0x1394>
  4034ee:	9308      	str	r3, [sp, #32]
  4034f0:	930e      	str	r3, [sp, #56]	; 0x38
  4034f2:	e663      	b.n	4031bc <_svfprintf_r+0xf38>
  4034f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4034f6:	9308      	str	r3, [sp, #32]
  4034f8:	930e      	str	r3, [sp, #56]	; 0x38
  4034fa:	900a      	str	r0, [sp, #40]	; 0x28
  4034fc:	950f      	str	r5, [sp, #60]	; 0x3c
  4034fe:	f8cd b01c 	str.w	fp, [sp, #28]
  403502:	9012      	str	r0, [sp, #72]	; 0x48
  403504:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403508:	f7fe bfd4 	b.w	4024b4 <_svfprintf_r+0x230>
  40350c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40350e:	2b47      	cmp	r3, #71	; 0x47
  403510:	f47f ae20 	bne.w	403154 <_svfprintf_r+0xed0>
  403514:	f01b 0f01 	tst.w	fp, #1
  403518:	f47f aeee 	bne.w	4032f8 <_svfprintf_r+0x1074>
  40351c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40351e:	1b9b      	subs	r3, r3, r6
  403520:	9313      	str	r3, [sp, #76]	; 0x4c
  403522:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403524:	2b47      	cmp	r3, #71	; 0x47
  403526:	f43f af18 	beq.w	40335a <_svfprintf_r+0x10d6>
  40352a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40352c:	9312      	str	r3, [sp, #72]	; 0x48
  40352e:	e721      	b.n	403374 <_svfprintf_r+0x10f0>
  403530:	424f      	negs	r7, r1
  403532:	3110      	adds	r1, #16
  403534:	4d48      	ldr	r5, [pc, #288]	; (403658 <_svfprintf_r+0x13d4>)
  403536:	da2f      	bge.n	403598 <_svfprintf_r+0x1314>
  403538:	2410      	movs	r4, #16
  40353a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40353e:	e004      	b.n	40354a <_svfprintf_r+0x12c6>
  403540:	f108 0808 	add.w	r8, r8, #8
  403544:	3f10      	subs	r7, #16
  403546:	2f10      	cmp	r7, #16
  403548:	dd26      	ble.n	403598 <_svfprintf_r+0x1314>
  40354a:	3301      	adds	r3, #1
  40354c:	3210      	adds	r2, #16
  40354e:	2b07      	cmp	r3, #7
  403550:	9227      	str	r2, [sp, #156]	; 0x9c
  403552:	9326      	str	r3, [sp, #152]	; 0x98
  403554:	f8c8 5000 	str.w	r5, [r8]
  403558:	f8c8 4004 	str.w	r4, [r8, #4]
  40355c:	ddf0      	ble.n	403540 <_svfprintf_r+0x12bc>
  40355e:	aa25      	add	r2, sp, #148	; 0x94
  403560:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403562:	4658      	mov	r0, fp
  403564:	f001 fffa 	bl	40555c <__ssprint_r>
  403568:	2800      	cmp	r0, #0
  40356a:	f47e af5d 	bne.w	402428 <_svfprintf_r+0x1a4>
  40356e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403570:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403572:	46c8      	mov	r8, r9
  403574:	e7e6      	b.n	403544 <_svfprintf_r+0x12c0>
  403576:	aa25      	add	r2, sp, #148	; 0x94
  403578:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40357a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40357c:	f001 ffee 	bl	40555c <__ssprint_r>
  403580:	2800      	cmp	r0, #0
  403582:	f47e af51 	bne.w	402428 <_svfprintf_r+0x1a4>
  403586:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403588:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40358a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40358c:	46c8      	mov	r8, r9
  40358e:	e667      	b.n	403260 <_svfprintf_r+0xfdc>
  403590:	2000      	movs	r0, #0
  403592:	900a      	str	r0, [sp, #40]	; 0x28
  403594:	f7fe bed0 	b.w	402338 <_svfprintf_r+0xb4>
  403598:	3301      	adds	r3, #1
  40359a:	443a      	add	r2, r7
  40359c:	2b07      	cmp	r3, #7
  40359e:	e888 00a0 	stmia.w	r8, {r5, r7}
  4035a2:	9227      	str	r2, [sp, #156]	; 0x9c
  4035a4:	9326      	str	r3, [sp, #152]	; 0x98
  4035a6:	f108 0808 	add.w	r8, r8, #8
  4035aa:	f77f ae5c 	ble.w	403266 <_svfprintf_r+0xfe2>
  4035ae:	aa25      	add	r2, sp, #148	; 0x94
  4035b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4035b2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4035b4:	f001 ffd2 	bl	40555c <__ssprint_r>
  4035b8:	2800      	cmp	r0, #0
  4035ba:	f47e af35 	bne.w	402428 <_svfprintf_r+0x1a4>
  4035be:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4035c0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4035c2:	46c8      	mov	r8, r9
  4035c4:	e64f      	b.n	403266 <_svfprintf_r+0xfe2>
  4035c6:	3330      	adds	r3, #48	; 0x30
  4035c8:	2230      	movs	r2, #48	; 0x30
  4035ca:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4035ce:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4035d2:	ab22      	add	r3, sp, #136	; 0x88
  4035d4:	e70f      	b.n	4033f6 <_svfprintf_r+0x1172>
  4035d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4035d8:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4035da:	4413      	add	r3, r2
  4035dc:	930e      	str	r3, [sp, #56]	; 0x38
  4035de:	e775      	b.n	4034cc <_svfprintf_r+0x1248>
  4035e0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4035e2:	e5cb      	b.n	40317c <_svfprintf_r+0xef8>
  4035e4:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4035e6:	4e1d      	ldr	r6, [pc, #116]	; (40365c <_svfprintf_r+0x13d8>)
  4035e8:	2b00      	cmp	r3, #0
  4035ea:	bfb6      	itet	lt
  4035ec:	272d      	movlt	r7, #45	; 0x2d
  4035ee:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4035f2:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4035f6:	4b1a      	ldr	r3, [pc, #104]	; (403660 <_svfprintf_r+0x13dc>)
  4035f8:	f7ff ba2f 	b.w	402a5a <_svfprintf_r+0x7d6>
  4035fc:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4035fe:	9808      	ldr	r0, [sp, #32]
  403600:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403602:	4639      	mov	r1, r7
  403604:	f002 fc74 	bl	405ef0 <__aeabi_dcmpeq>
  403608:	2800      	cmp	r0, #0
  40360a:	f47f ae7f 	bne.w	40330c <_svfprintf_r+0x1088>
  40360e:	f1c5 0501 	rsb	r5, r5, #1
  403612:	951f      	str	r5, [sp, #124]	; 0x7c
  403614:	442c      	add	r4, r5
  403616:	e59e      	b.n	403156 <_svfprintf_r+0xed2>
  403618:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40361a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40361c:	4413      	add	r3, r2
  40361e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403620:	441a      	add	r2, r3
  403622:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403626:	920e      	str	r2, [sp, #56]	; 0x38
  403628:	9308      	str	r3, [sp, #32]
  40362a:	e5c7      	b.n	4031bc <_svfprintf_r+0xf38>
  40362c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40362e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403630:	f1c3 0301 	rsb	r3, r3, #1
  403634:	441a      	add	r2, r3
  403636:	4613      	mov	r3, r2
  403638:	e7d0      	b.n	4035dc <_svfprintf_r+0x1358>
  40363a:	f01b 0301 	ands.w	r3, fp, #1
  40363e:	9312      	str	r3, [sp, #72]	; 0x48
  403640:	f47f aee2 	bne.w	403408 <_svfprintf_r+0x1184>
  403644:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403646:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40364a:	9308      	str	r3, [sp, #32]
  40364c:	e5b6      	b.n	4031bc <_svfprintf_r+0xf38>
  40364e:	bf00      	nop
  403650:	66666667 	.word	0x66666667
  403654:	00406d88 	.word	0x00406d88
  403658:	00406da4 	.word	0x00406da4
  40365c:	00406d5c 	.word	0x00406d5c
  403660:	00406d58 	.word	0x00406d58
  403664:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403666:	b913      	cbnz	r3, 40366e <_svfprintf_r+0x13ea>
  403668:	f01b 0f01 	tst.w	fp, #1
  40366c:	d002      	beq.n	403674 <_svfprintf_r+0x13f0>
  40366e:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403670:	3301      	adds	r3, #1
  403672:	e7d4      	b.n	40361e <_svfprintf_r+0x139a>
  403674:	2301      	movs	r3, #1
  403676:	e73a      	b.n	4034ee <_svfprintf_r+0x126a>
  403678:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40367a:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40367e:	6828      	ldr	r0, [r5, #0]
  403680:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  403684:	900a      	str	r0, [sp, #40]	; 0x28
  403686:	4628      	mov	r0, r5
  403688:	3004      	adds	r0, #4
  40368a:	46a2      	mov	sl, r4
  40368c:	900f      	str	r0, [sp, #60]	; 0x3c
  40368e:	f7fe be51 	b.w	402334 <_svfprintf_r+0xb0>
  403692:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403696:	f7ff b867 	b.w	402768 <_svfprintf_r+0x4e4>
  40369a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40369e:	f7ff ba15 	b.w	402acc <_svfprintf_r+0x848>
  4036a2:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4036a6:	e6a6      	b.n	4033f6 <_svfprintf_r+0x1172>
  4036a8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4036ac:	f7ff b8eb 	b.w	402886 <_svfprintf_r+0x602>
  4036b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4036b2:	230c      	movs	r3, #12
  4036b4:	6013      	str	r3, [r2, #0]
  4036b6:	f04f 33ff 	mov.w	r3, #4294967295
  4036ba:	9309      	str	r3, [sp, #36]	; 0x24
  4036bc:	f7fe bebd 	b.w	40243a <_svfprintf_r+0x1b6>
  4036c0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4036c4:	f7ff b99a 	b.w	4029fc <_svfprintf_r+0x778>
  4036c8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4036cc:	f7ff b976 	b.w	4029bc <_svfprintf_r+0x738>
  4036d0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4036d4:	f7ff b959 	b.w	40298a <_svfprintf_r+0x706>
  4036d8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4036dc:	f7ff b912 	b.w	402904 <_svfprintf_r+0x680>

004036e0 <register_fini>:
  4036e0:	4b02      	ldr	r3, [pc, #8]	; (4036ec <register_fini+0xc>)
  4036e2:	b113      	cbz	r3, 4036ea <register_fini+0xa>
  4036e4:	4802      	ldr	r0, [pc, #8]	; (4036f0 <register_fini+0x10>)
  4036e6:	f000 b805 	b.w	4036f4 <atexit>
  4036ea:	4770      	bx	lr
  4036ec:	00000000 	.word	0x00000000
  4036f0:	0040467d 	.word	0x0040467d

004036f4 <atexit>:
  4036f4:	2300      	movs	r3, #0
  4036f6:	4601      	mov	r1, r0
  4036f8:	461a      	mov	r2, r3
  4036fa:	4618      	mov	r0, r3
  4036fc:	f001 bfac 	b.w	405658 <__register_exitproc>

00403700 <quorem>:
  403700:	6902      	ldr	r2, [r0, #16]
  403702:	690b      	ldr	r3, [r1, #16]
  403704:	4293      	cmp	r3, r2
  403706:	f300 808d 	bgt.w	403824 <quorem+0x124>
  40370a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40370e:	f103 38ff 	add.w	r8, r3, #4294967295
  403712:	f101 0714 	add.w	r7, r1, #20
  403716:	f100 0b14 	add.w	fp, r0, #20
  40371a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40371e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  403722:	ea4f 0488 	mov.w	r4, r8, lsl #2
  403726:	b083      	sub	sp, #12
  403728:	3201      	adds	r2, #1
  40372a:	fbb3 f9f2 	udiv	r9, r3, r2
  40372e:	eb0b 0304 	add.w	r3, fp, r4
  403732:	9400      	str	r4, [sp, #0]
  403734:	eb07 0a04 	add.w	sl, r7, r4
  403738:	9301      	str	r3, [sp, #4]
  40373a:	f1b9 0f00 	cmp.w	r9, #0
  40373e:	d039      	beq.n	4037b4 <quorem+0xb4>
  403740:	2500      	movs	r5, #0
  403742:	462e      	mov	r6, r5
  403744:	46bc      	mov	ip, r7
  403746:	46de      	mov	lr, fp
  403748:	f85c 4b04 	ldr.w	r4, [ip], #4
  40374c:	f8de 3000 	ldr.w	r3, [lr]
  403750:	b2a2      	uxth	r2, r4
  403752:	fb09 5502 	mla	r5, r9, r2, r5
  403756:	0c22      	lsrs	r2, r4, #16
  403758:	0c2c      	lsrs	r4, r5, #16
  40375a:	fb09 4202 	mla	r2, r9, r2, r4
  40375e:	b2ad      	uxth	r5, r5
  403760:	1b75      	subs	r5, r6, r5
  403762:	b296      	uxth	r6, r2
  403764:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  403768:	fa15 f383 	uxtah	r3, r5, r3
  40376c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403770:	b29b      	uxth	r3, r3
  403772:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  403776:	45e2      	cmp	sl, ip
  403778:	ea4f 4512 	mov.w	r5, r2, lsr #16
  40377c:	f84e 3b04 	str.w	r3, [lr], #4
  403780:	ea4f 4626 	mov.w	r6, r6, asr #16
  403784:	d2e0      	bcs.n	403748 <quorem+0x48>
  403786:	9b00      	ldr	r3, [sp, #0]
  403788:	f85b 3003 	ldr.w	r3, [fp, r3]
  40378c:	b993      	cbnz	r3, 4037b4 <quorem+0xb4>
  40378e:	9c01      	ldr	r4, [sp, #4]
  403790:	1f23      	subs	r3, r4, #4
  403792:	459b      	cmp	fp, r3
  403794:	d20c      	bcs.n	4037b0 <quorem+0xb0>
  403796:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40379a:	b94b      	cbnz	r3, 4037b0 <quorem+0xb0>
  40379c:	f1a4 0308 	sub.w	r3, r4, #8
  4037a0:	e002      	b.n	4037a8 <quorem+0xa8>
  4037a2:	681a      	ldr	r2, [r3, #0]
  4037a4:	3b04      	subs	r3, #4
  4037a6:	b91a      	cbnz	r2, 4037b0 <quorem+0xb0>
  4037a8:	459b      	cmp	fp, r3
  4037aa:	f108 38ff 	add.w	r8, r8, #4294967295
  4037ae:	d3f8      	bcc.n	4037a2 <quorem+0xa2>
  4037b0:	f8c0 8010 	str.w	r8, [r0, #16]
  4037b4:	4604      	mov	r4, r0
  4037b6:	f001 fd37 	bl	405228 <__mcmp>
  4037ba:	2800      	cmp	r0, #0
  4037bc:	db2e      	blt.n	40381c <quorem+0x11c>
  4037be:	f109 0901 	add.w	r9, r9, #1
  4037c2:	465d      	mov	r5, fp
  4037c4:	2300      	movs	r3, #0
  4037c6:	f857 1b04 	ldr.w	r1, [r7], #4
  4037ca:	6828      	ldr	r0, [r5, #0]
  4037cc:	b28a      	uxth	r2, r1
  4037ce:	1a9a      	subs	r2, r3, r2
  4037d0:	0c0b      	lsrs	r3, r1, #16
  4037d2:	fa12 f280 	uxtah	r2, r2, r0
  4037d6:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4037da:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4037de:	b292      	uxth	r2, r2
  4037e0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4037e4:	45ba      	cmp	sl, r7
  4037e6:	f845 2b04 	str.w	r2, [r5], #4
  4037ea:	ea4f 4323 	mov.w	r3, r3, asr #16
  4037ee:	d2ea      	bcs.n	4037c6 <quorem+0xc6>
  4037f0:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4037f4:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4037f8:	b982      	cbnz	r2, 40381c <quorem+0x11c>
  4037fa:	1f1a      	subs	r2, r3, #4
  4037fc:	4593      	cmp	fp, r2
  4037fe:	d20b      	bcs.n	403818 <quorem+0x118>
  403800:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403804:	b942      	cbnz	r2, 403818 <quorem+0x118>
  403806:	3b08      	subs	r3, #8
  403808:	e002      	b.n	403810 <quorem+0x110>
  40380a:	681a      	ldr	r2, [r3, #0]
  40380c:	3b04      	subs	r3, #4
  40380e:	b91a      	cbnz	r2, 403818 <quorem+0x118>
  403810:	459b      	cmp	fp, r3
  403812:	f108 38ff 	add.w	r8, r8, #4294967295
  403816:	d3f8      	bcc.n	40380a <quorem+0x10a>
  403818:	f8c4 8010 	str.w	r8, [r4, #16]
  40381c:	4648      	mov	r0, r9
  40381e:	b003      	add	sp, #12
  403820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403824:	2000      	movs	r0, #0
  403826:	4770      	bx	lr

00403828 <_dtoa_r>:
  403828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40382c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40382e:	b09b      	sub	sp, #108	; 0x6c
  403830:	4604      	mov	r4, r0
  403832:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  403834:	4692      	mov	sl, r2
  403836:	469b      	mov	fp, r3
  403838:	b141      	cbz	r1, 40384c <_dtoa_r+0x24>
  40383a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40383c:	604a      	str	r2, [r1, #4]
  40383e:	2301      	movs	r3, #1
  403840:	4093      	lsls	r3, r2
  403842:	608b      	str	r3, [r1, #8]
  403844:	f001 fb18 	bl	404e78 <_Bfree>
  403848:	2300      	movs	r3, #0
  40384a:	6423      	str	r3, [r4, #64]	; 0x40
  40384c:	f1bb 0f00 	cmp.w	fp, #0
  403850:	465d      	mov	r5, fp
  403852:	db35      	blt.n	4038c0 <_dtoa_r+0x98>
  403854:	2300      	movs	r3, #0
  403856:	6033      	str	r3, [r6, #0]
  403858:	4b9d      	ldr	r3, [pc, #628]	; (403ad0 <_dtoa_r+0x2a8>)
  40385a:	43ab      	bics	r3, r5
  40385c:	d015      	beq.n	40388a <_dtoa_r+0x62>
  40385e:	4650      	mov	r0, sl
  403860:	4659      	mov	r1, fp
  403862:	2200      	movs	r2, #0
  403864:	2300      	movs	r3, #0
  403866:	f002 fb43 	bl	405ef0 <__aeabi_dcmpeq>
  40386a:	4680      	mov	r8, r0
  40386c:	2800      	cmp	r0, #0
  40386e:	d02d      	beq.n	4038cc <_dtoa_r+0xa4>
  403870:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403872:	2301      	movs	r3, #1
  403874:	6013      	str	r3, [r2, #0]
  403876:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403878:	2b00      	cmp	r3, #0
  40387a:	f000 80bd 	beq.w	4039f8 <_dtoa_r+0x1d0>
  40387e:	4895      	ldr	r0, [pc, #596]	; (403ad4 <_dtoa_r+0x2ac>)
  403880:	6018      	str	r0, [r3, #0]
  403882:	3801      	subs	r0, #1
  403884:	b01b      	add	sp, #108	; 0x6c
  403886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40388a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40388c:	f242 730f 	movw	r3, #9999	; 0x270f
  403890:	6013      	str	r3, [r2, #0]
  403892:	f1ba 0f00 	cmp.w	sl, #0
  403896:	d10d      	bne.n	4038b4 <_dtoa_r+0x8c>
  403898:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40389c:	b955      	cbnz	r5, 4038b4 <_dtoa_r+0x8c>
  40389e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4038a0:	488d      	ldr	r0, [pc, #564]	; (403ad8 <_dtoa_r+0x2b0>)
  4038a2:	2b00      	cmp	r3, #0
  4038a4:	d0ee      	beq.n	403884 <_dtoa_r+0x5c>
  4038a6:	f100 0308 	add.w	r3, r0, #8
  4038aa:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4038ac:	6013      	str	r3, [r2, #0]
  4038ae:	b01b      	add	sp, #108	; 0x6c
  4038b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038b4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4038b6:	4889      	ldr	r0, [pc, #548]	; (403adc <_dtoa_r+0x2b4>)
  4038b8:	2b00      	cmp	r3, #0
  4038ba:	d0e3      	beq.n	403884 <_dtoa_r+0x5c>
  4038bc:	1cc3      	adds	r3, r0, #3
  4038be:	e7f4      	b.n	4038aa <_dtoa_r+0x82>
  4038c0:	2301      	movs	r3, #1
  4038c2:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4038c6:	6033      	str	r3, [r6, #0]
  4038c8:	46ab      	mov	fp, r5
  4038ca:	e7c5      	b.n	403858 <_dtoa_r+0x30>
  4038cc:	aa18      	add	r2, sp, #96	; 0x60
  4038ce:	ab19      	add	r3, sp, #100	; 0x64
  4038d0:	9201      	str	r2, [sp, #4]
  4038d2:	9300      	str	r3, [sp, #0]
  4038d4:	4652      	mov	r2, sl
  4038d6:	465b      	mov	r3, fp
  4038d8:	4620      	mov	r0, r4
  4038da:	f001 fd45 	bl	405368 <__d2b>
  4038de:	0d2b      	lsrs	r3, r5, #20
  4038e0:	4681      	mov	r9, r0
  4038e2:	d071      	beq.n	4039c8 <_dtoa_r+0x1a0>
  4038e4:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4038e8:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4038ec:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4038ee:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4038f2:	4650      	mov	r0, sl
  4038f4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4038f8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4038fc:	2200      	movs	r2, #0
  4038fe:	4b78      	ldr	r3, [pc, #480]	; (403ae0 <_dtoa_r+0x2b8>)
  403900:	f7fe f80e 	bl	401920 <__aeabi_dsub>
  403904:	a36c      	add	r3, pc, #432	; (adr r3, 403ab8 <_dtoa_r+0x290>)
  403906:	e9d3 2300 	ldrd	r2, r3, [r3]
  40390a:	f7fe f9bd 	bl	401c88 <__aeabi_dmul>
  40390e:	a36c      	add	r3, pc, #432	; (adr r3, 403ac0 <_dtoa_r+0x298>)
  403910:	e9d3 2300 	ldrd	r2, r3, [r3]
  403914:	f7fe f806 	bl	401924 <__adddf3>
  403918:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40391c:	4630      	mov	r0, r6
  40391e:	f7fe f94d 	bl	401bbc <__aeabi_i2d>
  403922:	a369      	add	r3, pc, #420	; (adr r3, 403ac8 <_dtoa_r+0x2a0>)
  403924:	e9d3 2300 	ldrd	r2, r3, [r3]
  403928:	f7fe f9ae 	bl	401c88 <__aeabi_dmul>
  40392c:	4602      	mov	r2, r0
  40392e:	460b      	mov	r3, r1
  403930:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403934:	f7fd fff6 	bl	401924 <__adddf3>
  403938:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40393c:	f002 fb20 	bl	405f80 <__aeabi_d2iz>
  403940:	2200      	movs	r2, #0
  403942:	9002      	str	r0, [sp, #8]
  403944:	2300      	movs	r3, #0
  403946:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40394a:	f002 fadb 	bl	405f04 <__aeabi_dcmplt>
  40394e:	2800      	cmp	r0, #0
  403950:	f040 8173 	bne.w	403c3a <_dtoa_r+0x412>
  403954:	9d02      	ldr	r5, [sp, #8]
  403956:	2d16      	cmp	r5, #22
  403958:	f200 815d 	bhi.w	403c16 <_dtoa_r+0x3ee>
  40395c:	4b61      	ldr	r3, [pc, #388]	; (403ae4 <_dtoa_r+0x2bc>)
  40395e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  403962:	e9d3 0100 	ldrd	r0, r1, [r3]
  403966:	4652      	mov	r2, sl
  403968:	465b      	mov	r3, fp
  40396a:	f002 fae9 	bl	405f40 <__aeabi_dcmpgt>
  40396e:	2800      	cmp	r0, #0
  403970:	f000 81c5 	beq.w	403cfe <_dtoa_r+0x4d6>
  403974:	1e6b      	subs	r3, r5, #1
  403976:	9302      	str	r3, [sp, #8]
  403978:	2300      	movs	r3, #0
  40397a:	930e      	str	r3, [sp, #56]	; 0x38
  40397c:	1bbf      	subs	r7, r7, r6
  40397e:	1e7b      	subs	r3, r7, #1
  403980:	9306      	str	r3, [sp, #24]
  403982:	f100 8154 	bmi.w	403c2e <_dtoa_r+0x406>
  403986:	2300      	movs	r3, #0
  403988:	9308      	str	r3, [sp, #32]
  40398a:	9b02      	ldr	r3, [sp, #8]
  40398c:	2b00      	cmp	r3, #0
  40398e:	f2c0 8145 	blt.w	403c1c <_dtoa_r+0x3f4>
  403992:	9a06      	ldr	r2, [sp, #24]
  403994:	930d      	str	r3, [sp, #52]	; 0x34
  403996:	4611      	mov	r1, r2
  403998:	4419      	add	r1, r3
  40399a:	2300      	movs	r3, #0
  40399c:	9106      	str	r1, [sp, #24]
  40399e:	930c      	str	r3, [sp, #48]	; 0x30
  4039a0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4039a2:	2b09      	cmp	r3, #9
  4039a4:	d82a      	bhi.n	4039fc <_dtoa_r+0x1d4>
  4039a6:	2b05      	cmp	r3, #5
  4039a8:	f340 865b 	ble.w	404662 <_dtoa_r+0xe3a>
  4039ac:	3b04      	subs	r3, #4
  4039ae:	9324      	str	r3, [sp, #144]	; 0x90
  4039b0:	2500      	movs	r5, #0
  4039b2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4039b4:	3b02      	subs	r3, #2
  4039b6:	2b03      	cmp	r3, #3
  4039b8:	f200 8642 	bhi.w	404640 <_dtoa_r+0xe18>
  4039bc:	e8df f013 	tbh	[pc, r3, lsl #1]
  4039c0:	02c903d4 	.word	0x02c903d4
  4039c4:	046103df 	.word	0x046103df
  4039c8:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4039ca:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4039cc:	443e      	add	r6, r7
  4039ce:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4039d2:	2b20      	cmp	r3, #32
  4039d4:	f340 818e 	ble.w	403cf4 <_dtoa_r+0x4cc>
  4039d8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4039dc:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4039e0:	409d      	lsls	r5, r3
  4039e2:	fa2a f000 	lsr.w	r0, sl, r0
  4039e6:	4328      	orrs	r0, r5
  4039e8:	f7fe f8d8 	bl	401b9c <__aeabi_ui2d>
  4039ec:	2301      	movs	r3, #1
  4039ee:	3e01      	subs	r6, #1
  4039f0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4039f4:	9314      	str	r3, [sp, #80]	; 0x50
  4039f6:	e781      	b.n	4038fc <_dtoa_r+0xd4>
  4039f8:	483b      	ldr	r0, [pc, #236]	; (403ae8 <_dtoa_r+0x2c0>)
  4039fa:	e743      	b.n	403884 <_dtoa_r+0x5c>
  4039fc:	2100      	movs	r1, #0
  4039fe:	6461      	str	r1, [r4, #68]	; 0x44
  403a00:	4620      	mov	r0, r4
  403a02:	9125      	str	r1, [sp, #148]	; 0x94
  403a04:	f001 fa12 	bl	404e2c <_Balloc>
  403a08:	f04f 33ff 	mov.w	r3, #4294967295
  403a0c:	930a      	str	r3, [sp, #40]	; 0x28
  403a0e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403a10:	930f      	str	r3, [sp, #60]	; 0x3c
  403a12:	2301      	movs	r3, #1
  403a14:	9004      	str	r0, [sp, #16]
  403a16:	6420      	str	r0, [r4, #64]	; 0x40
  403a18:	9224      	str	r2, [sp, #144]	; 0x90
  403a1a:	930b      	str	r3, [sp, #44]	; 0x2c
  403a1c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403a1e:	2b00      	cmp	r3, #0
  403a20:	f2c0 80d9 	blt.w	403bd6 <_dtoa_r+0x3ae>
  403a24:	9a02      	ldr	r2, [sp, #8]
  403a26:	2a0e      	cmp	r2, #14
  403a28:	f300 80d5 	bgt.w	403bd6 <_dtoa_r+0x3ae>
  403a2c:	4b2d      	ldr	r3, [pc, #180]	; (403ae4 <_dtoa_r+0x2bc>)
  403a2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403a32:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a36:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403a3a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403a3c:	2b00      	cmp	r3, #0
  403a3e:	f2c0 83ba 	blt.w	4041b6 <_dtoa_r+0x98e>
  403a42:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  403a46:	4650      	mov	r0, sl
  403a48:	462a      	mov	r2, r5
  403a4a:	4633      	mov	r3, r6
  403a4c:	4659      	mov	r1, fp
  403a4e:	f7fe fa45 	bl	401edc <__aeabi_ddiv>
  403a52:	f002 fa95 	bl	405f80 <__aeabi_d2iz>
  403a56:	4680      	mov	r8, r0
  403a58:	f7fe f8b0 	bl	401bbc <__aeabi_i2d>
  403a5c:	462a      	mov	r2, r5
  403a5e:	4633      	mov	r3, r6
  403a60:	f7fe f912 	bl	401c88 <__aeabi_dmul>
  403a64:	460b      	mov	r3, r1
  403a66:	4602      	mov	r2, r0
  403a68:	4659      	mov	r1, fp
  403a6a:	4650      	mov	r0, sl
  403a6c:	f7fd ff58 	bl	401920 <__aeabi_dsub>
  403a70:	9d04      	ldr	r5, [sp, #16]
  403a72:	f108 0330 	add.w	r3, r8, #48	; 0x30
  403a76:	702b      	strb	r3, [r5, #0]
  403a78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a7a:	2b01      	cmp	r3, #1
  403a7c:	4606      	mov	r6, r0
  403a7e:	460f      	mov	r7, r1
  403a80:	f105 0501 	add.w	r5, r5, #1
  403a84:	d068      	beq.n	403b58 <_dtoa_r+0x330>
  403a86:	2200      	movs	r2, #0
  403a88:	4b18      	ldr	r3, [pc, #96]	; (403aec <_dtoa_r+0x2c4>)
  403a8a:	f7fe f8fd 	bl	401c88 <__aeabi_dmul>
  403a8e:	2200      	movs	r2, #0
  403a90:	2300      	movs	r3, #0
  403a92:	4606      	mov	r6, r0
  403a94:	460f      	mov	r7, r1
  403a96:	f002 fa2b 	bl	405ef0 <__aeabi_dcmpeq>
  403a9a:	2800      	cmp	r0, #0
  403a9c:	f040 8088 	bne.w	403bb0 <_dtoa_r+0x388>
  403aa0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  403aa4:	f04f 0a00 	mov.w	sl, #0
  403aa8:	f8df b040 	ldr.w	fp, [pc, #64]	; 403aec <_dtoa_r+0x2c4>
  403aac:	940c      	str	r4, [sp, #48]	; 0x30
  403aae:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403ab2:	e028      	b.n	403b06 <_dtoa_r+0x2de>
  403ab4:	f3af 8000 	nop.w
  403ab8:	636f4361 	.word	0x636f4361
  403abc:	3fd287a7 	.word	0x3fd287a7
  403ac0:	8b60c8b3 	.word	0x8b60c8b3
  403ac4:	3fc68a28 	.word	0x3fc68a28
  403ac8:	509f79fb 	.word	0x509f79fb
  403acc:	3fd34413 	.word	0x3fd34413
  403ad0:	7ff00000 	.word	0x7ff00000
  403ad4:	00406d91 	.word	0x00406d91
  403ad8:	00406db4 	.word	0x00406db4
  403adc:	00406dc0 	.word	0x00406dc0
  403ae0:	3ff80000 	.word	0x3ff80000
  403ae4:	00406df0 	.word	0x00406df0
  403ae8:	00406d90 	.word	0x00406d90
  403aec:	40240000 	.word	0x40240000
  403af0:	f7fe f8ca 	bl	401c88 <__aeabi_dmul>
  403af4:	2200      	movs	r2, #0
  403af6:	2300      	movs	r3, #0
  403af8:	4606      	mov	r6, r0
  403afa:	460f      	mov	r7, r1
  403afc:	f002 f9f8 	bl	405ef0 <__aeabi_dcmpeq>
  403b00:	2800      	cmp	r0, #0
  403b02:	f040 83c1 	bne.w	404288 <_dtoa_r+0xa60>
  403b06:	4642      	mov	r2, r8
  403b08:	464b      	mov	r3, r9
  403b0a:	4630      	mov	r0, r6
  403b0c:	4639      	mov	r1, r7
  403b0e:	f7fe f9e5 	bl	401edc <__aeabi_ddiv>
  403b12:	f002 fa35 	bl	405f80 <__aeabi_d2iz>
  403b16:	4604      	mov	r4, r0
  403b18:	f7fe f850 	bl	401bbc <__aeabi_i2d>
  403b1c:	4642      	mov	r2, r8
  403b1e:	464b      	mov	r3, r9
  403b20:	f7fe f8b2 	bl	401c88 <__aeabi_dmul>
  403b24:	4602      	mov	r2, r0
  403b26:	460b      	mov	r3, r1
  403b28:	4630      	mov	r0, r6
  403b2a:	4639      	mov	r1, r7
  403b2c:	f7fd fef8 	bl	401920 <__aeabi_dsub>
  403b30:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403b34:	9e04      	ldr	r6, [sp, #16]
  403b36:	f805 eb01 	strb.w	lr, [r5], #1
  403b3a:	eba5 0e06 	sub.w	lr, r5, r6
  403b3e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403b40:	45b6      	cmp	lr, r6
  403b42:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403b46:	4652      	mov	r2, sl
  403b48:	465b      	mov	r3, fp
  403b4a:	d1d1      	bne.n	403af0 <_dtoa_r+0x2c8>
  403b4c:	46a0      	mov	r8, r4
  403b4e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403b52:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403b54:	4606      	mov	r6, r0
  403b56:	460f      	mov	r7, r1
  403b58:	4632      	mov	r2, r6
  403b5a:	463b      	mov	r3, r7
  403b5c:	4630      	mov	r0, r6
  403b5e:	4639      	mov	r1, r7
  403b60:	f7fd fee0 	bl	401924 <__adddf3>
  403b64:	4606      	mov	r6, r0
  403b66:	460f      	mov	r7, r1
  403b68:	4602      	mov	r2, r0
  403b6a:	460b      	mov	r3, r1
  403b6c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403b70:	f002 f9c8 	bl	405f04 <__aeabi_dcmplt>
  403b74:	b948      	cbnz	r0, 403b8a <_dtoa_r+0x362>
  403b76:	4632      	mov	r2, r6
  403b78:	463b      	mov	r3, r7
  403b7a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403b7e:	f002 f9b7 	bl	405ef0 <__aeabi_dcmpeq>
  403b82:	b1a8      	cbz	r0, 403bb0 <_dtoa_r+0x388>
  403b84:	f018 0f01 	tst.w	r8, #1
  403b88:	d012      	beq.n	403bb0 <_dtoa_r+0x388>
  403b8a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403b8e:	9a04      	ldr	r2, [sp, #16]
  403b90:	1e6b      	subs	r3, r5, #1
  403b92:	e004      	b.n	403b9e <_dtoa_r+0x376>
  403b94:	429a      	cmp	r2, r3
  403b96:	f000 8401 	beq.w	40439c <_dtoa_r+0xb74>
  403b9a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403b9e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  403ba2:	f103 0501 	add.w	r5, r3, #1
  403ba6:	d0f5      	beq.n	403b94 <_dtoa_r+0x36c>
  403ba8:	f108 0801 	add.w	r8, r8, #1
  403bac:	f883 8000 	strb.w	r8, [r3]
  403bb0:	4649      	mov	r1, r9
  403bb2:	4620      	mov	r0, r4
  403bb4:	f001 f960 	bl	404e78 <_Bfree>
  403bb8:	2200      	movs	r2, #0
  403bba:	9b02      	ldr	r3, [sp, #8]
  403bbc:	702a      	strb	r2, [r5, #0]
  403bbe:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403bc0:	3301      	adds	r3, #1
  403bc2:	6013      	str	r3, [r2, #0]
  403bc4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403bc6:	2b00      	cmp	r3, #0
  403bc8:	f000 839e 	beq.w	404308 <_dtoa_r+0xae0>
  403bcc:	9804      	ldr	r0, [sp, #16]
  403bce:	601d      	str	r5, [r3, #0]
  403bd0:	b01b      	add	sp, #108	; 0x6c
  403bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403bd6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403bd8:	2a00      	cmp	r2, #0
  403bda:	d03e      	beq.n	403c5a <_dtoa_r+0x432>
  403bdc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403bde:	2a01      	cmp	r2, #1
  403be0:	f340 8311 	ble.w	404206 <_dtoa_r+0x9de>
  403be4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403be6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403be8:	1e5f      	subs	r7, r3, #1
  403bea:	42ba      	cmp	r2, r7
  403bec:	f2c0 838f 	blt.w	40430e <_dtoa_r+0xae6>
  403bf0:	1bd7      	subs	r7, r2, r7
  403bf2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403bf4:	2b00      	cmp	r3, #0
  403bf6:	f2c0 848b 	blt.w	404510 <_dtoa_r+0xce8>
  403bfa:	9d08      	ldr	r5, [sp, #32]
  403bfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403bfe:	9a08      	ldr	r2, [sp, #32]
  403c00:	441a      	add	r2, r3
  403c02:	9208      	str	r2, [sp, #32]
  403c04:	9a06      	ldr	r2, [sp, #24]
  403c06:	2101      	movs	r1, #1
  403c08:	441a      	add	r2, r3
  403c0a:	4620      	mov	r0, r4
  403c0c:	9206      	str	r2, [sp, #24]
  403c0e:	f001 f9cd 	bl	404fac <__i2b>
  403c12:	4606      	mov	r6, r0
  403c14:	e024      	b.n	403c60 <_dtoa_r+0x438>
  403c16:	2301      	movs	r3, #1
  403c18:	930e      	str	r3, [sp, #56]	; 0x38
  403c1a:	e6af      	b.n	40397c <_dtoa_r+0x154>
  403c1c:	9a08      	ldr	r2, [sp, #32]
  403c1e:	9b02      	ldr	r3, [sp, #8]
  403c20:	1ad2      	subs	r2, r2, r3
  403c22:	425b      	negs	r3, r3
  403c24:	930c      	str	r3, [sp, #48]	; 0x30
  403c26:	2300      	movs	r3, #0
  403c28:	9208      	str	r2, [sp, #32]
  403c2a:	930d      	str	r3, [sp, #52]	; 0x34
  403c2c:	e6b8      	b.n	4039a0 <_dtoa_r+0x178>
  403c2e:	f1c7 0301 	rsb	r3, r7, #1
  403c32:	9308      	str	r3, [sp, #32]
  403c34:	2300      	movs	r3, #0
  403c36:	9306      	str	r3, [sp, #24]
  403c38:	e6a7      	b.n	40398a <_dtoa_r+0x162>
  403c3a:	9d02      	ldr	r5, [sp, #8]
  403c3c:	4628      	mov	r0, r5
  403c3e:	f7fd ffbd 	bl	401bbc <__aeabi_i2d>
  403c42:	4602      	mov	r2, r0
  403c44:	460b      	mov	r3, r1
  403c46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403c4a:	f002 f951 	bl	405ef0 <__aeabi_dcmpeq>
  403c4e:	2800      	cmp	r0, #0
  403c50:	f47f ae80 	bne.w	403954 <_dtoa_r+0x12c>
  403c54:	1e6b      	subs	r3, r5, #1
  403c56:	9302      	str	r3, [sp, #8]
  403c58:	e67c      	b.n	403954 <_dtoa_r+0x12c>
  403c5a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403c5c:	9d08      	ldr	r5, [sp, #32]
  403c5e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403c60:	2d00      	cmp	r5, #0
  403c62:	dd0c      	ble.n	403c7e <_dtoa_r+0x456>
  403c64:	9906      	ldr	r1, [sp, #24]
  403c66:	2900      	cmp	r1, #0
  403c68:	460b      	mov	r3, r1
  403c6a:	dd08      	ble.n	403c7e <_dtoa_r+0x456>
  403c6c:	42a9      	cmp	r1, r5
  403c6e:	9a08      	ldr	r2, [sp, #32]
  403c70:	bfa8      	it	ge
  403c72:	462b      	movge	r3, r5
  403c74:	1ad2      	subs	r2, r2, r3
  403c76:	1aed      	subs	r5, r5, r3
  403c78:	1acb      	subs	r3, r1, r3
  403c7a:	9208      	str	r2, [sp, #32]
  403c7c:	9306      	str	r3, [sp, #24]
  403c7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403c80:	b1d3      	cbz	r3, 403cb8 <_dtoa_r+0x490>
  403c82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403c84:	2b00      	cmp	r3, #0
  403c86:	f000 82b7 	beq.w	4041f8 <_dtoa_r+0x9d0>
  403c8a:	2f00      	cmp	r7, #0
  403c8c:	dd10      	ble.n	403cb0 <_dtoa_r+0x488>
  403c8e:	4631      	mov	r1, r6
  403c90:	463a      	mov	r2, r7
  403c92:	4620      	mov	r0, r4
  403c94:	f001 fa26 	bl	4050e4 <__pow5mult>
  403c98:	464a      	mov	r2, r9
  403c9a:	4601      	mov	r1, r0
  403c9c:	4606      	mov	r6, r0
  403c9e:	4620      	mov	r0, r4
  403ca0:	f001 f98e 	bl	404fc0 <__multiply>
  403ca4:	4649      	mov	r1, r9
  403ca6:	4680      	mov	r8, r0
  403ca8:	4620      	mov	r0, r4
  403caa:	f001 f8e5 	bl	404e78 <_Bfree>
  403cae:	46c1      	mov	r9, r8
  403cb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403cb2:	1bda      	subs	r2, r3, r7
  403cb4:	f040 82a1 	bne.w	4041fa <_dtoa_r+0x9d2>
  403cb8:	2101      	movs	r1, #1
  403cba:	4620      	mov	r0, r4
  403cbc:	f001 f976 	bl	404fac <__i2b>
  403cc0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403cc2:	2b00      	cmp	r3, #0
  403cc4:	4680      	mov	r8, r0
  403cc6:	dd1c      	ble.n	403d02 <_dtoa_r+0x4da>
  403cc8:	4601      	mov	r1, r0
  403cca:	461a      	mov	r2, r3
  403ccc:	4620      	mov	r0, r4
  403cce:	f001 fa09 	bl	4050e4 <__pow5mult>
  403cd2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403cd4:	2b01      	cmp	r3, #1
  403cd6:	4680      	mov	r8, r0
  403cd8:	f340 8254 	ble.w	404184 <_dtoa_r+0x95c>
  403cdc:	2300      	movs	r3, #0
  403cde:	930c      	str	r3, [sp, #48]	; 0x30
  403ce0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403ce4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403ce8:	6918      	ldr	r0, [r3, #16]
  403cea:	f001 f90f 	bl	404f0c <__hi0bits>
  403cee:	f1c0 0020 	rsb	r0, r0, #32
  403cf2:	e010      	b.n	403d16 <_dtoa_r+0x4ee>
  403cf4:	f1c3 0520 	rsb	r5, r3, #32
  403cf8:	fa0a f005 	lsl.w	r0, sl, r5
  403cfc:	e674      	b.n	4039e8 <_dtoa_r+0x1c0>
  403cfe:	900e      	str	r0, [sp, #56]	; 0x38
  403d00:	e63c      	b.n	40397c <_dtoa_r+0x154>
  403d02:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403d04:	2b01      	cmp	r3, #1
  403d06:	f340 8287 	ble.w	404218 <_dtoa_r+0x9f0>
  403d0a:	2300      	movs	r3, #0
  403d0c:	930c      	str	r3, [sp, #48]	; 0x30
  403d0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403d10:	2001      	movs	r0, #1
  403d12:	2b00      	cmp	r3, #0
  403d14:	d1e4      	bne.n	403ce0 <_dtoa_r+0x4b8>
  403d16:	9a06      	ldr	r2, [sp, #24]
  403d18:	4410      	add	r0, r2
  403d1a:	f010 001f 	ands.w	r0, r0, #31
  403d1e:	f000 80a1 	beq.w	403e64 <_dtoa_r+0x63c>
  403d22:	f1c0 0320 	rsb	r3, r0, #32
  403d26:	2b04      	cmp	r3, #4
  403d28:	f340 849e 	ble.w	404668 <_dtoa_r+0xe40>
  403d2c:	9b08      	ldr	r3, [sp, #32]
  403d2e:	f1c0 001c 	rsb	r0, r0, #28
  403d32:	4403      	add	r3, r0
  403d34:	9308      	str	r3, [sp, #32]
  403d36:	4613      	mov	r3, r2
  403d38:	4403      	add	r3, r0
  403d3a:	4405      	add	r5, r0
  403d3c:	9306      	str	r3, [sp, #24]
  403d3e:	9b08      	ldr	r3, [sp, #32]
  403d40:	2b00      	cmp	r3, #0
  403d42:	dd05      	ble.n	403d50 <_dtoa_r+0x528>
  403d44:	4649      	mov	r1, r9
  403d46:	461a      	mov	r2, r3
  403d48:	4620      	mov	r0, r4
  403d4a:	f001 fa1b 	bl	405184 <__lshift>
  403d4e:	4681      	mov	r9, r0
  403d50:	9b06      	ldr	r3, [sp, #24]
  403d52:	2b00      	cmp	r3, #0
  403d54:	dd05      	ble.n	403d62 <_dtoa_r+0x53a>
  403d56:	4641      	mov	r1, r8
  403d58:	461a      	mov	r2, r3
  403d5a:	4620      	mov	r0, r4
  403d5c:	f001 fa12 	bl	405184 <__lshift>
  403d60:	4680      	mov	r8, r0
  403d62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403d64:	2b00      	cmp	r3, #0
  403d66:	f040 8086 	bne.w	403e76 <_dtoa_r+0x64e>
  403d6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d6c:	2b00      	cmp	r3, #0
  403d6e:	f340 8266 	ble.w	40423e <_dtoa_r+0xa16>
  403d72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403d74:	2b00      	cmp	r3, #0
  403d76:	f000 8098 	beq.w	403eaa <_dtoa_r+0x682>
  403d7a:	2d00      	cmp	r5, #0
  403d7c:	dd05      	ble.n	403d8a <_dtoa_r+0x562>
  403d7e:	4631      	mov	r1, r6
  403d80:	462a      	mov	r2, r5
  403d82:	4620      	mov	r0, r4
  403d84:	f001 f9fe 	bl	405184 <__lshift>
  403d88:	4606      	mov	r6, r0
  403d8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403d8c:	2b00      	cmp	r3, #0
  403d8e:	f040 8337 	bne.w	404400 <_dtoa_r+0xbd8>
  403d92:	9606      	str	r6, [sp, #24]
  403d94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d96:	9a04      	ldr	r2, [sp, #16]
  403d98:	f8dd b018 	ldr.w	fp, [sp, #24]
  403d9c:	3b01      	subs	r3, #1
  403d9e:	18d3      	adds	r3, r2, r3
  403da0:	930b      	str	r3, [sp, #44]	; 0x2c
  403da2:	f00a 0301 	and.w	r3, sl, #1
  403da6:	930c      	str	r3, [sp, #48]	; 0x30
  403da8:	4617      	mov	r7, r2
  403daa:	46c2      	mov	sl, r8
  403dac:	4651      	mov	r1, sl
  403dae:	4648      	mov	r0, r9
  403db0:	f7ff fca6 	bl	403700 <quorem>
  403db4:	4631      	mov	r1, r6
  403db6:	4605      	mov	r5, r0
  403db8:	4648      	mov	r0, r9
  403dba:	f001 fa35 	bl	405228 <__mcmp>
  403dbe:	465a      	mov	r2, fp
  403dc0:	900a      	str	r0, [sp, #40]	; 0x28
  403dc2:	4651      	mov	r1, sl
  403dc4:	4620      	mov	r0, r4
  403dc6:	f001 fa4b 	bl	405260 <__mdiff>
  403dca:	68c2      	ldr	r2, [r0, #12]
  403dcc:	4680      	mov	r8, r0
  403dce:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403dd2:	2a00      	cmp	r2, #0
  403dd4:	f040 822b 	bne.w	40422e <_dtoa_r+0xa06>
  403dd8:	4601      	mov	r1, r0
  403dda:	4648      	mov	r0, r9
  403ddc:	9308      	str	r3, [sp, #32]
  403dde:	f001 fa23 	bl	405228 <__mcmp>
  403de2:	4641      	mov	r1, r8
  403de4:	9006      	str	r0, [sp, #24]
  403de6:	4620      	mov	r0, r4
  403de8:	f001 f846 	bl	404e78 <_Bfree>
  403dec:	9a06      	ldr	r2, [sp, #24]
  403dee:	9b08      	ldr	r3, [sp, #32]
  403df0:	b932      	cbnz	r2, 403e00 <_dtoa_r+0x5d8>
  403df2:	9924      	ldr	r1, [sp, #144]	; 0x90
  403df4:	b921      	cbnz	r1, 403e00 <_dtoa_r+0x5d8>
  403df6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403df8:	2a00      	cmp	r2, #0
  403dfa:	f000 83ef 	beq.w	4045dc <_dtoa_r+0xdb4>
  403dfe:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403e00:	990a      	ldr	r1, [sp, #40]	; 0x28
  403e02:	2900      	cmp	r1, #0
  403e04:	f2c0 829f 	blt.w	404346 <_dtoa_r+0xb1e>
  403e08:	d105      	bne.n	403e16 <_dtoa_r+0x5ee>
  403e0a:	9924      	ldr	r1, [sp, #144]	; 0x90
  403e0c:	b919      	cbnz	r1, 403e16 <_dtoa_r+0x5ee>
  403e0e:	990c      	ldr	r1, [sp, #48]	; 0x30
  403e10:	2900      	cmp	r1, #0
  403e12:	f000 8298 	beq.w	404346 <_dtoa_r+0xb1e>
  403e16:	2a00      	cmp	r2, #0
  403e18:	f300 8306 	bgt.w	404428 <_dtoa_r+0xc00>
  403e1c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403e1e:	703b      	strb	r3, [r7, #0]
  403e20:	f107 0801 	add.w	r8, r7, #1
  403e24:	4297      	cmp	r7, r2
  403e26:	4645      	mov	r5, r8
  403e28:	f000 830c 	beq.w	404444 <_dtoa_r+0xc1c>
  403e2c:	4649      	mov	r1, r9
  403e2e:	2300      	movs	r3, #0
  403e30:	220a      	movs	r2, #10
  403e32:	4620      	mov	r0, r4
  403e34:	f001 f82a 	bl	404e8c <__multadd>
  403e38:	455e      	cmp	r6, fp
  403e3a:	4681      	mov	r9, r0
  403e3c:	4631      	mov	r1, r6
  403e3e:	f04f 0300 	mov.w	r3, #0
  403e42:	f04f 020a 	mov.w	r2, #10
  403e46:	4620      	mov	r0, r4
  403e48:	f000 81eb 	beq.w	404222 <_dtoa_r+0x9fa>
  403e4c:	f001 f81e 	bl	404e8c <__multadd>
  403e50:	4659      	mov	r1, fp
  403e52:	4606      	mov	r6, r0
  403e54:	2300      	movs	r3, #0
  403e56:	220a      	movs	r2, #10
  403e58:	4620      	mov	r0, r4
  403e5a:	f001 f817 	bl	404e8c <__multadd>
  403e5e:	4647      	mov	r7, r8
  403e60:	4683      	mov	fp, r0
  403e62:	e7a3      	b.n	403dac <_dtoa_r+0x584>
  403e64:	201c      	movs	r0, #28
  403e66:	9b08      	ldr	r3, [sp, #32]
  403e68:	4403      	add	r3, r0
  403e6a:	9308      	str	r3, [sp, #32]
  403e6c:	9b06      	ldr	r3, [sp, #24]
  403e6e:	4403      	add	r3, r0
  403e70:	4405      	add	r5, r0
  403e72:	9306      	str	r3, [sp, #24]
  403e74:	e763      	b.n	403d3e <_dtoa_r+0x516>
  403e76:	4641      	mov	r1, r8
  403e78:	4648      	mov	r0, r9
  403e7a:	f001 f9d5 	bl	405228 <__mcmp>
  403e7e:	2800      	cmp	r0, #0
  403e80:	f6bf af73 	bge.w	403d6a <_dtoa_r+0x542>
  403e84:	9f02      	ldr	r7, [sp, #8]
  403e86:	4649      	mov	r1, r9
  403e88:	2300      	movs	r3, #0
  403e8a:	220a      	movs	r2, #10
  403e8c:	4620      	mov	r0, r4
  403e8e:	3f01      	subs	r7, #1
  403e90:	9702      	str	r7, [sp, #8]
  403e92:	f000 fffb 	bl	404e8c <__multadd>
  403e96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403e98:	4681      	mov	r9, r0
  403e9a:	2b00      	cmp	r3, #0
  403e9c:	f040 83b6 	bne.w	40460c <_dtoa_r+0xde4>
  403ea0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403ea2:	2b00      	cmp	r3, #0
  403ea4:	f340 83bf 	ble.w	404626 <_dtoa_r+0xdfe>
  403ea8:	930a      	str	r3, [sp, #40]	; 0x28
  403eaa:	f8dd b010 	ldr.w	fp, [sp, #16]
  403eae:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403eb0:	465d      	mov	r5, fp
  403eb2:	e002      	b.n	403eba <_dtoa_r+0x692>
  403eb4:	f000 ffea 	bl	404e8c <__multadd>
  403eb8:	4681      	mov	r9, r0
  403eba:	4641      	mov	r1, r8
  403ebc:	4648      	mov	r0, r9
  403ebe:	f7ff fc1f 	bl	403700 <quorem>
  403ec2:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403ec6:	f805 ab01 	strb.w	sl, [r5], #1
  403eca:	eba5 030b 	sub.w	r3, r5, fp
  403ece:	42bb      	cmp	r3, r7
  403ed0:	f04f 020a 	mov.w	r2, #10
  403ed4:	f04f 0300 	mov.w	r3, #0
  403ed8:	4649      	mov	r1, r9
  403eda:	4620      	mov	r0, r4
  403edc:	dbea      	blt.n	403eb4 <_dtoa_r+0x68c>
  403ede:	9b04      	ldr	r3, [sp, #16]
  403ee0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403ee2:	2a01      	cmp	r2, #1
  403ee4:	bfac      	ite	ge
  403ee6:	189b      	addge	r3, r3, r2
  403ee8:	3301      	addlt	r3, #1
  403eea:	461d      	mov	r5, r3
  403eec:	f04f 0b00 	mov.w	fp, #0
  403ef0:	4649      	mov	r1, r9
  403ef2:	2201      	movs	r2, #1
  403ef4:	4620      	mov	r0, r4
  403ef6:	f001 f945 	bl	405184 <__lshift>
  403efa:	4641      	mov	r1, r8
  403efc:	4681      	mov	r9, r0
  403efe:	f001 f993 	bl	405228 <__mcmp>
  403f02:	2800      	cmp	r0, #0
  403f04:	f340 823d 	ble.w	404382 <_dtoa_r+0xb5a>
  403f08:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403f0c:	9904      	ldr	r1, [sp, #16]
  403f0e:	1e6b      	subs	r3, r5, #1
  403f10:	e004      	b.n	403f1c <_dtoa_r+0x6f4>
  403f12:	428b      	cmp	r3, r1
  403f14:	f000 81ae 	beq.w	404274 <_dtoa_r+0xa4c>
  403f18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403f1c:	2a39      	cmp	r2, #57	; 0x39
  403f1e:	f103 0501 	add.w	r5, r3, #1
  403f22:	d0f6      	beq.n	403f12 <_dtoa_r+0x6ea>
  403f24:	3201      	adds	r2, #1
  403f26:	701a      	strb	r2, [r3, #0]
  403f28:	4641      	mov	r1, r8
  403f2a:	4620      	mov	r0, r4
  403f2c:	f000 ffa4 	bl	404e78 <_Bfree>
  403f30:	2e00      	cmp	r6, #0
  403f32:	f43f ae3d 	beq.w	403bb0 <_dtoa_r+0x388>
  403f36:	f1bb 0f00 	cmp.w	fp, #0
  403f3a:	d005      	beq.n	403f48 <_dtoa_r+0x720>
  403f3c:	45b3      	cmp	fp, r6
  403f3e:	d003      	beq.n	403f48 <_dtoa_r+0x720>
  403f40:	4659      	mov	r1, fp
  403f42:	4620      	mov	r0, r4
  403f44:	f000 ff98 	bl	404e78 <_Bfree>
  403f48:	4631      	mov	r1, r6
  403f4a:	4620      	mov	r0, r4
  403f4c:	f000 ff94 	bl	404e78 <_Bfree>
  403f50:	e62e      	b.n	403bb0 <_dtoa_r+0x388>
  403f52:	2300      	movs	r3, #0
  403f54:	930b      	str	r3, [sp, #44]	; 0x2c
  403f56:	9b02      	ldr	r3, [sp, #8]
  403f58:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403f5a:	4413      	add	r3, r2
  403f5c:	930f      	str	r3, [sp, #60]	; 0x3c
  403f5e:	3301      	adds	r3, #1
  403f60:	2b01      	cmp	r3, #1
  403f62:	461f      	mov	r7, r3
  403f64:	461e      	mov	r6, r3
  403f66:	930a      	str	r3, [sp, #40]	; 0x28
  403f68:	bfb8      	it	lt
  403f6a:	2701      	movlt	r7, #1
  403f6c:	2100      	movs	r1, #0
  403f6e:	2f17      	cmp	r7, #23
  403f70:	6461      	str	r1, [r4, #68]	; 0x44
  403f72:	d90a      	bls.n	403f8a <_dtoa_r+0x762>
  403f74:	2201      	movs	r2, #1
  403f76:	2304      	movs	r3, #4
  403f78:	005b      	lsls	r3, r3, #1
  403f7a:	f103 0014 	add.w	r0, r3, #20
  403f7e:	4287      	cmp	r7, r0
  403f80:	4611      	mov	r1, r2
  403f82:	f102 0201 	add.w	r2, r2, #1
  403f86:	d2f7      	bcs.n	403f78 <_dtoa_r+0x750>
  403f88:	6461      	str	r1, [r4, #68]	; 0x44
  403f8a:	4620      	mov	r0, r4
  403f8c:	f000 ff4e 	bl	404e2c <_Balloc>
  403f90:	2e0e      	cmp	r6, #14
  403f92:	9004      	str	r0, [sp, #16]
  403f94:	6420      	str	r0, [r4, #64]	; 0x40
  403f96:	f63f ad41 	bhi.w	403a1c <_dtoa_r+0x1f4>
  403f9a:	2d00      	cmp	r5, #0
  403f9c:	f43f ad3e 	beq.w	403a1c <_dtoa_r+0x1f4>
  403fa0:	9902      	ldr	r1, [sp, #8]
  403fa2:	2900      	cmp	r1, #0
  403fa4:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403fa8:	f340 8202 	ble.w	4043b0 <_dtoa_r+0xb88>
  403fac:	4bb8      	ldr	r3, [pc, #736]	; (404290 <_dtoa_r+0xa68>)
  403fae:	f001 020f 	and.w	r2, r1, #15
  403fb2:	110d      	asrs	r5, r1, #4
  403fb4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403fb8:	06e9      	lsls	r1, r5, #27
  403fba:	e9d3 6700 	ldrd	r6, r7, [r3]
  403fbe:	f140 81ae 	bpl.w	40431e <_dtoa_r+0xaf6>
  403fc2:	4bb4      	ldr	r3, [pc, #720]	; (404294 <_dtoa_r+0xa6c>)
  403fc4:	4650      	mov	r0, sl
  403fc6:	4659      	mov	r1, fp
  403fc8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403fcc:	f7fd ff86 	bl	401edc <__aeabi_ddiv>
  403fd0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403fd4:	f005 050f 	and.w	r5, r5, #15
  403fd8:	f04f 0a03 	mov.w	sl, #3
  403fdc:	b18d      	cbz	r5, 404002 <_dtoa_r+0x7da>
  403fde:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 404294 <_dtoa_r+0xa6c>
  403fe2:	07ea      	lsls	r2, r5, #31
  403fe4:	d509      	bpl.n	403ffa <_dtoa_r+0x7d2>
  403fe6:	4630      	mov	r0, r6
  403fe8:	4639      	mov	r1, r7
  403fea:	e9d8 2300 	ldrd	r2, r3, [r8]
  403fee:	f7fd fe4b 	bl	401c88 <__aeabi_dmul>
  403ff2:	f10a 0a01 	add.w	sl, sl, #1
  403ff6:	4606      	mov	r6, r0
  403ff8:	460f      	mov	r7, r1
  403ffa:	106d      	asrs	r5, r5, #1
  403ffc:	f108 0808 	add.w	r8, r8, #8
  404000:	d1ef      	bne.n	403fe2 <_dtoa_r+0x7ba>
  404002:	463b      	mov	r3, r7
  404004:	4632      	mov	r2, r6
  404006:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40400a:	f7fd ff67 	bl	401edc <__aeabi_ddiv>
  40400e:	4607      	mov	r7, r0
  404010:	4688      	mov	r8, r1
  404012:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404014:	b143      	cbz	r3, 404028 <_dtoa_r+0x800>
  404016:	2200      	movs	r2, #0
  404018:	4b9f      	ldr	r3, [pc, #636]	; (404298 <_dtoa_r+0xa70>)
  40401a:	4638      	mov	r0, r7
  40401c:	4641      	mov	r1, r8
  40401e:	f001 ff71 	bl	405f04 <__aeabi_dcmplt>
  404022:	2800      	cmp	r0, #0
  404024:	f040 8286 	bne.w	404534 <_dtoa_r+0xd0c>
  404028:	4650      	mov	r0, sl
  40402a:	f7fd fdc7 	bl	401bbc <__aeabi_i2d>
  40402e:	463a      	mov	r2, r7
  404030:	4643      	mov	r3, r8
  404032:	f7fd fe29 	bl	401c88 <__aeabi_dmul>
  404036:	4b99      	ldr	r3, [pc, #612]	; (40429c <_dtoa_r+0xa74>)
  404038:	2200      	movs	r2, #0
  40403a:	f7fd fc73 	bl	401924 <__adddf3>
  40403e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404040:	4605      	mov	r5, r0
  404042:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404046:	2b00      	cmp	r3, #0
  404048:	f000 813e 	beq.w	4042c8 <_dtoa_r+0xaa0>
  40404c:	9b02      	ldr	r3, [sp, #8]
  40404e:	9315      	str	r3, [sp, #84]	; 0x54
  404050:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404052:	9312      	str	r3, [sp, #72]	; 0x48
  404054:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404056:	2b00      	cmp	r3, #0
  404058:	f000 81fa 	beq.w	404450 <_dtoa_r+0xc28>
  40405c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40405e:	4b8c      	ldr	r3, [pc, #560]	; (404290 <_dtoa_r+0xa68>)
  404060:	498f      	ldr	r1, [pc, #572]	; (4042a0 <_dtoa_r+0xa78>)
  404062:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404066:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40406a:	2000      	movs	r0, #0
  40406c:	f7fd ff36 	bl	401edc <__aeabi_ddiv>
  404070:	462a      	mov	r2, r5
  404072:	4633      	mov	r3, r6
  404074:	f7fd fc54 	bl	401920 <__aeabi_dsub>
  404078:	4682      	mov	sl, r0
  40407a:	468b      	mov	fp, r1
  40407c:	4638      	mov	r0, r7
  40407e:	4641      	mov	r1, r8
  404080:	f001 ff7e 	bl	405f80 <__aeabi_d2iz>
  404084:	4605      	mov	r5, r0
  404086:	f7fd fd99 	bl	401bbc <__aeabi_i2d>
  40408a:	4602      	mov	r2, r0
  40408c:	460b      	mov	r3, r1
  40408e:	4638      	mov	r0, r7
  404090:	4641      	mov	r1, r8
  404092:	f7fd fc45 	bl	401920 <__aeabi_dsub>
  404096:	3530      	adds	r5, #48	; 0x30
  404098:	fa5f f885 	uxtb.w	r8, r5
  40409c:	9d04      	ldr	r5, [sp, #16]
  40409e:	4606      	mov	r6, r0
  4040a0:	460f      	mov	r7, r1
  4040a2:	f885 8000 	strb.w	r8, [r5]
  4040a6:	4602      	mov	r2, r0
  4040a8:	460b      	mov	r3, r1
  4040aa:	4650      	mov	r0, sl
  4040ac:	4659      	mov	r1, fp
  4040ae:	3501      	adds	r5, #1
  4040b0:	f001 ff46 	bl	405f40 <__aeabi_dcmpgt>
  4040b4:	2800      	cmp	r0, #0
  4040b6:	d154      	bne.n	404162 <_dtoa_r+0x93a>
  4040b8:	4632      	mov	r2, r6
  4040ba:	463b      	mov	r3, r7
  4040bc:	2000      	movs	r0, #0
  4040be:	4976      	ldr	r1, [pc, #472]	; (404298 <_dtoa_r+0xa70>)
  4040c0:	f7fd fc2e 	bl	401920 <__aeabi_dsub>
  4040c4:	4602      	mov	r2, r0
  4040c6:	460b      	mov	r3, r1
  4040c8:	4650      	mov	r0, sl
  4040ca:	4659      	mov	r1, fp
  4040cc:	f001 ff38 	bl	405f40 <__aeabi_dcmpgt>
  4040d0:	2800      	cmp	r0, #0
  4040d2:	f040 8270 	bne.w	4045b6 <_dtoa_r+0xd8e>
  4040d6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4040d8:	2a01      	cmp	r2, #1
  4040da:	f000 8111 	beq.w	404300 <_dtoa_r+0xad8>
  4040de:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4040e0:	9a04      	ldr	r2, [sp, #16]
  4040e2:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4040e6:	4413      	add	r3, r2
  4040e8:	4699      	mov	r9, r3
  4040ea:	e00d      	b.n	404108 <_dtoa_r+0x8e0>
  4040ec:	2000      	movs	r0, #0
  4040ee:	496a      	ldr	r1, [pc, #424]	; (404298 <_dtoa_r+0xa70>)
  4040f0:	f7fd fc16 	bl	401920 <__aeabi_dsub>
  4040f4:	4652      	mov	r2, sl
  4040f6:	465b      	mov	r3, fp
  4040f8:	f001 ff04 	bl	405f04 <__aeabi_dcmplt>
  4040fc:	2800      	cmp	r0, #0
  4040fe:	f040 8258 	bne.w	4045b2 <_dtoa_r+0xd8a>
  404102:	454d      	cmp	r5, r9
  404104:	f000 80fa 	beq.w	4042fc <_dtoa_r+0xad4>
  404108:	4650      	mov	r0, sl
  40410a:	4659      	mov	r1, fp
  40410c:	2200      	movs	r2, #0
  40410e:	4b65      	ldr	r3, [pc, #404]	; (4042a4 <_dtoa_r+0xa7c>)
  404110:	f7fd fdba 	bl	401c88 <__aeabi_dmul>
  404114:	2200      	movs	r2, #0
  404116:	4b63      	ldr	r3, [pc, #396]	; (4042a4 <_dtoa_r+0xa7c>)
  404118:	4682      	mov	sl, r0
  40411a:	468b      	mov	fp, r1
  40411c:	4630      	mov	r0, r6
  40411e:	4639      	mov	r1, r7
  404120:	f7fd fdb2 	bl	401c88 <__aeabi_dmul>
  404124:	460f      	mov	r7, r1
  404126:	4606      	mov	r6, r0
  404128:	f001 ff2a 	bl	405f80 <__aeabi_d2iz>
  40412c:	4680      	mov	r8, r0
  40412e:	f7fd fd45 	bl	401bbc <__aeabi_i2d>
  404132:	4602      	mov	r2, r0
  404134:	460b      	mov	r3, r1
  404136:	4630      	mov	r0, r6
  404138:	4639      	mov	r1, r7
  40413a:	f7fd fbf1 	bl	401920 <__aeabi_dsub>
  40413e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404142:	fa5f f888 	uxtb.w	r8, r8
  404146:	4652      	mov	r2, sl
  404148:	465b      	mov	r3, fp
  40414a:	f805 8b01 	strb.w	r8, [r5], #1
  40414e:	4606      	mov	r6, r0
  404150:	460f      	mov	r7, r1
  404152:	f001 fed7 	bl	405f04 <__aeabi_dcmplt>
  404156:	4632      	mov	r2, r6
  404158:	463b      	mov	r3, r7
  40415a:	2800      	cmp	r0, #0
  40415c:	d0c6      	beq.n	4040ec <_dtoa_r+0x8c4>
  40415e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404162:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404164:	9302      	str	r3, [sp, #8]
  404166:	e523      	b.n	403bb0 <_dtoa_r+0x388>
  404168:	2300      	movs	r3, #0
  40416a:	930b      	str	r3, [sp, #44]	; 0x2c
  40416c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40416e:	2b00      	cmp	r3, #0
  404170:	f340 80dc 	ble.w	40432c <_dtoa_r+0xb04>
  404174:	461f      	mov	r7, r3
  404176:	461e      	mov	r6, r3
  404178:	930f      	str	r3, [sp, #60]	; 0x3c
  40417a:	930a      	str	r3, [sp, #40]	; 0x28
  40417c:	e6f6      	b.n	403f6c <_dtoa_r+0x744>
  40417e:	2301      	movs	r3, #1
  404180:	930b      	str	r3, [sp, #44]	; 0x2c
  404182:	e7f3      	b.n	40416c <_dtoa_r+0x944>
  404184:	f1ba 0f00 	cmp.w	sl, #0
  404188:	f47f ada8 	bne.w	403cdc <_dtoa_r+0x4b4>
  40418c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  404190:	2b00      	cmp	r3, #0
  404192:	f47f adba 	bne.w	403d0a <_dtoa_r+0x4e2>
  404196:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40419a:	0d3f      	lsrs	r7, r7, #20
  40419c:	053f      	lsls	r7, r7, #20
  40419e:	2f00      	cmp	r7, #0
  4041a0:	f000 820d 	beq.w	4045be <_dtoa_r+0xd96>
  4041a4:	9b08      	ldr	r3, [sp, #32]
  4041a6:	3301      	adds	r3, #1
  4041a8:	9308      	str	r3, [sp, #32]
  4041aa:	9b06      	ldr	r3, [sp, #24]
  4041ac:	3301      	adds	r3, #1
  4041ae:	9306      	str	r3, [sp, #24]
  4041b0:	2301      	movs	r3, #1
  4041b2:	930c      	str	r3, [sp, #48]	; 0x30
  4041b4:	e5ab      	b.n	403d0e <_dtoa_r+0x4e6>
  4041b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4041b8:	2b00      	cmp	r3, #0
  4041ba:	f73f ac42 	bgt.w	403a42 <_dtoa_r+0x21a>
  4041be:	f040 8221 	bne.w	404604 <_dtoa_r+0xddc>
  4041c2:	2200      	movs	r2, #0
  4041c4:	4b38      	ldr	r3, [pc, #224]	; (4042a8 <_dtoa_r+0xa80>)
  4041c6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4041ca:	f7fd fd5d 	bl	401c88 <__aeabi_dmul>
  4041ce:	4652      	mov	r2, sl
  4041d0:	465b      	mov	r3, fp
  4041d2:	f001 feab 	bl	405f2c <__aeabi_dcmpge>
  4041d6:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4041da:	4646      	mov	r6, r8
  4041dc:	2800      	cmp	r0, #0
  4041de:	d041      	beq.n	404264 <_dtoa_r+0xa3c>
  4041e0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4041e2:	9d04      	ldr	r5, [sp, #16]
  4041e4:	43db      	mvns	r3, r3
  4041e6:	9302      	str	r3, [sp, #8]
  4041e8:	4641      	mov	r1, r8
  4041ea:	4620      	mov	r0, r4
  4041ec:	f000 fe44 	bl	404e78 <_Bfree>
  4041f0:	2e00      	cmp	r6, #0
  4041f2:	f43f acdd 	beq.w	403bb0 <_dtoa_r+0x388>
  4041f6:	e6a7      	b.n	403f48 <_dtoa_r+0x720>
  4041f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4041fa:	4649      	mov	r1, r9
  4041fc:	4620      	mov	r0, r4
  4041fe:	f000 ff71 	bl	4050e4 <__pow5mult>
  404202:	4681      	mov	r9, r0
  404204:	e558      	b.n	403cb8 <_dtoa_r+0x490>
  404206:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404208:	2a00      	cmp	r2, #0
  40420a:	f000 8187 	beq.w	40451c <_dtoa_r+0xcf4>
  40420e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404212:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404214:	9d08      	ldr	r5, [sp, #32]
  404216:	e4f2      	b.n	403bfe <_dtoa_r+0x3d6>
  404218:	f1ba 0f00 	cmp.w	sl, #0
  40421c:	f47f ad75 	bne.w	403d0a <_dtoa_r+0x4e2>
  404220:	e7b4      	b.n	40418c <_dtoa_r+0x964>
  404222:	f000 fe33 	bl	404e8c <__multadd>
  404226:	4647      	mov	r7, r8
  404228:	4606      	mov	r6, r0
  40422a:	4683      	mov	fp, r0
  40422c:	e5be      	b.n	403dac <_dtoa_r+0x584>
  40422e:	4601      	mov	r1, r0
  404230:	4620      	mov	r0, r4
  404232:	9306      	str	r3, [sp, #24]
  404234:	f000 fe20 	bl	404e78 <_Bfree>
  404238:	2201      	movs	r2, #1
  40423a:	9b06      	ldr	r3, [sp, #24]
  40423c:	e5e0      	b.n	403e00 <_dtoa_r+0x5d8>
  40423e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404240:	2b02      	cmp	r3, #2
  404242:	f77f ad96 	ble.w	403d72 <_dtoa_r+0x54a>
  404246:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404248:	2b00      	cmp	r3, #0
  40424a:	d1c9      	bne.n	4041e0 <_dtoa_r+0x9b8>
  40424c:	4641      	mov	r1, r8
  40424e:	2205      	movs	r2, #5
  404250:	4620      	mov	r0, r4
  404252:	f000 fe1b 	bl	404e8c <__multadd>
  404256:	4601      	mov	r1, r0
  404258:	4680      	mov	r8, r0
  40425a:	4648      	mov	r0, r9
  40425c:	f000 ffe4 	bl	405228 <__mcmp>
  404260:	2800      	cmp	r0, #0
  404262:	ddbd      	ble.n	4041e0 <_dtoa_r+0x9b8>
  404264:	9a02      	ldr	r2, [sp, #8]
  404266:	9904      	ldr	r1, [sp, #16]
  404268:	2331      	movs	r3, #49	; 0x31
  40426a:	3201      	adds	r2, #1
  40426c:	9202      	str	r2, [sp, #8]
  40426e:	700b      	strb	r3, [r1, #0]
  404270:	1c4d      	adds	r5, r1, #1
  404272:	e7b9      	b.n	4041e8 <_dtoa_r+0x9c0>
  404274:	9a02      	ldr	r2, [sp, #8]
  404276:	3201      	adds	r2, #1
  404278:	9202      	str	r2, [sp, #8]
  40427a:	9a04      	ldr	r2, [sp, #16]
  40427c:	2331      	movs	r3, #49	; 0x31
  40427e:	7013      	strb	r3, [r2, #0]
  404280:	e652      	b.n	403f28 <_dtoa_r+0x700>
  404282:	2301      	movs	r3, #1
  404284:	930b      	str	r3, [sp, #44]	; 0x2c
  404286:	e666      	b.n	403f56 <_dtoa_r+0x72e>
  404288:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40428c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40428e:	e48f      	b.n	403bb0 <_dtoa_r+0x388>
  404290:	00406df0 	.word	0x00406df0
  404294:	00406dc8 	.word	0x00406dc8
  404298:	3ff00000 	.word	0x3ff00000
  40429c:	401c0000 	.word	0x401c0000
  4042a0:	3fe00000 	.word	0x3fe00000
  4042a4:	40240000 	.word	0x40240000
  4042a8:	40140000 	.word	0x40140000
  4042ac:	4650      	mov	r0, sl
  4042ae:	f7fd fc85 	bl	401bbc <__aeabi_i2d>
  4042b2:	463a      	mov	r2, r7
  4042b4:	4643      	mov	r3, r8
  4042b6:	f7fd fce7 	bl	401c88 <__aeabi_dmul>
  4042ba:	2200      	movs	r2, #0
  4042bc:	4bc1      	ldr	r3, [pc, #772]	; (4045c4 <_dtoa_r+0xd9c>)
  4042be:	f7fd fb31 	bl	401924 <__adddf3>
  4042c2:	4605      	mov	r5, r0
  4042c4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4042c8:	4641      	mov	r1, r8
  4042ca:	2200      	movs	r2, #0
  4042cc:	4bbe      	ldr	r3, [pc, #760]	; (4045c8 <_dtoa_r+0xda0>)
  4042ce:	4638      	mov	r0, r7
  4042d0:	f7fd fb26 	bl	401920 <__aeabi_dsub>
  4042d4:	462a      	mov	r2, r5
  4042d6:	4633      	mov	r3, r6
  4042d8:	4682      	mov	sl, r0
  4042da:	468b      	mov	fp, r1
  4042dc:	f001 fe30 	bl	405f40 <__aeabi_dcmpgt>
  4042e0:	4680      	mov	r8, r0
  4042e2:	2800      	cmp	r0, #0
  4042e4:	f040 8110 	bne.w	404508 <_dtoa_r+0xce0>
  4042e8:	462a      	mov	r2, r5
  4042ea:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4042ee:	4650      	mov	r0, sl
  4042f0:	4659      	mov	r1, fp
  4042f2:	f001 fe07 	bl	405f04 <__aeabi_dcmplt>
  4042f6:	b118      	cbz	r0, 404300 <_dtoa_r+0xad8>
  4042f8:	4646      	mov	r6, r8
  4042fa:	e771      	b.n	4041e0 <_dtoa_r+0x9b8>
  4042fc:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404300:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  404304:	f7ff bb8a 	b.w	403a1c <_dtoa_r+0x1f4>
  404308:	9804      	ldr	r0, [sp, #16]
  40430a:	f7ff babb 	b.w	403884 <_dtoa_r+0x5c>
  40430e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404310:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404312:	970c      	str	r7, [sp, #48]	; 0x30
  404314:	1afb      	subs	r3, r7, r3
  404316:	441a      	add	r2, r3
  404318:	920d      	str	r2, [sp, #52]	; 0x34
  40431a:	2700      	movs	r7, #0
  40431c:	e469      	b.n	403bf2 <_dtoa_r+0x3ca>
  40431e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  404322:	f04f 0a02 	mov.w	sl, #2
  404326:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40432a:	e657      	b.n	403fdc <_dtoa_r+0x7b4>
  40432c:	2100      	movs	r1, #0
  40432e:	2301      	movs	r3, #1
  404330:	6461      	str	r1, [r4, #68]	; 0x44
  404332:	4620      	mov	r0, r4
  404334:	9325      	str	r3, [sp, #148]	; 0x94
  404336:	f000 fd79 	bl	404e2c <_Balloc>
  40433a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40433c:	9004      	str	r0, [sp, #16]
  40433e:	6420      	str	r0, [r4, #64]	; 0x40
  404340:	930a      	str	r3, [sp, #40]	; 0x28
  404342:	930f      	str	r3, [sp, #60]	; 0x3c
  404344:	e629      	b.n	403f9a <_dtoa_r+0x772>
  404346:	2a00      	cmp	r2, #0
  404348:	46d0      	mov	r8, sl
  40434a:	f8cd b018 	str.w	fp, [sp, #24]
  40434e:	469a      	mov	sl, r3
  404350:	dd11      	ble.n	404376 <_dtoa_r+0xb4e>
  404352:	4649      	mov	r1, r9
  404354:	2201      	movs	r2, #1
  404356:	4620      	mov	r0, r4
  404358:	f000 ff14 	bl	405184 <__lshift>
  40435c:	4641      	mov	r1, r8
  40435e:	4681      	mov	r9, r0
  404360:	f000 ff62 	bl	405228 <__mcmp>
  404364:	2800      	cmp	r0, #0
  404366:	f340 8146 	ble.w	4045f6 <_dtoa_r+0xdce>
  40436a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40436e:	f000 8106 	beq.w	40457e <_dtoa_r+0xd56>
  404372:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  404376:	46b3      	mov	fp, r6
  404378:	f887 a000 	strb.w	sl, [r7]
  40437c:	1c7d      	adds	r5, r7, #1
  40437e:	9e06      	ldr	r6, [sp, #24]
  404380:	e5d2      	b.n	403f28 <_dtoa_r+0x700>
  404382:	d104      	bne.n	40438e <_dtoa_r+0xb66>
  404384:	f01a 0f01 	tst.w	sl, #1
  404388:	d001      	beq.n	40438e <_dtoa_r+0xb66>
  40438a:	e5bd      	b.n	403f08 <_dtoa_r+0x6e0>
  40438c:	4615      	mov	r5, r2
  40438e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404392:	2b30      	cmp	r3, #48	; 0x30
  404394:	f105 32ff 	add.w	r2, r5, #4294967295
  404398:	d0f8      	beq.n	40438c <_dtoa_r+0xb64>
  40439a:	e5c5      	b.n	403f28 <_dtoa_r+0x700>
  40439c:	9904      	ldr	r1, [sp, #16]
  40439e:	2230      	movs	r2, #48	; 0x30
  4043a0:	700a      	strb	r2, [r1, #0]
  4043a2:	9a02      	ldr	r2, [sp, #8]
  4043a4:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4043a8:	3201      	adds	r2, #1
  4043aa:	9202      	str	r2, [sp, #8]
  4043ac:	f7ff bbfc 	b.w	403ba8 <_dtoa_r+0x380>
  4043b0:	f000 80bb 	beq.w	40452a <_dtoa_r+0xd02>
  4043b4:	9b02      	ldr	r3, [sp, #8]
  4043b6:	425d      	negs	r5, r3
  4043b8:	4b84      	ldr	r3, [pc, #528]	; (4045cc <_dtoa_r+0xda4>)
  4043ba:	f005 020f 	and.w	r2, r5, #15
  4043be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4043c2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4043c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4043ca:	f7fd fc5d 	bl	401c88 <__aeabi_dmul>
  4043ce:	112d      	asrs	r5, r5, #4
  4043d0:	4607      	mov	r7, r0
  4043d2:	4688      	mov	r8, r1
  4043d4:	f000 812c 	beq.w	404630 <_dtoa_r+0xe08>
  4043d8:	4e7d      	ldr	r6, [pc, #500]	; (4045d0 <_dtoa_r+0xda8>)
  4043da:	f04f 0a02 	mov.w	sl, #2
  4043de:	07eb      	lsls	r3, r5, #31
  4043e0:	d509      	bpl.n	4043f6 <_dtoa_r+0xbce>
  4043e2:	4638      	mov	r0, r7
  4043e4:	4641      	mov	r1, r8
  4043e6:	e9d6 2300 	ldrd	r2, r3, [r6]
  4043ea:	f7fd fc4d 	bl	401c88 <__aeabi_dmul>
  4043ee:	f10a 0a01 	add.w	sl, sl, #1
  4043f2:	4607      	mov	r7, r0
  4043f4:	4688      	mov	r8, r1
  4043f6:	106d      	asrs	r5, r5, #1
  4043f8:	f106 0608 	add.w	r6, r6, #8
  4043fc:	d1ef      	bne.n	4043de <_dtoa_r+0xbb6>
  4043fe:	e608      	b.n	404012 <_dtoa_r+0x7ea>
  404400:	6871      	ldr	r1, [r6, #4]
  404402:	4620      	mov	r0, r4
  404404:	f000 fd12 	bl	404e2c <_Balloc>
  404408:	6933      	ldr	r3, [r6, #16]
  40440a:	3302      	adds	r3, #2
  40440c:	009a      	lsls	r2, r3, #2
  40440e:	4605      	mov	r5, r0
  404410:	f106 010c 	add.w	r1, r6, #12
  404414:	300c      	adds	r0, #12
  404416:	f000 fc63 	bl	404ce0 <memcpy>
  40441a:	4629      	mov	r1, r5
  40441c:	2201      	movs	r2, #1
  40441e:	4620      	mov	r0, r4
  404420:	f000 feb0 	bl	405184 <__lshift>
  404424:	9006      	str	r0, [sp, #24]
  404426:	e4b5      	b.n	403d94 <_dtoa_r+0x56c>
  404428:	2b39      	cmp	r3, #57	; 0x39
  40442a:	f8cd b018 	str.w	fp, [sp, #24]
  40442e:	46d0      	mov	r8, sl
  404430:	f000 80a5 	beq.w	40457e <_dtoa_r+0xd56>
  404434:	f103 0a01 	add.w	sl, r3, #1
  404438:	46b3      	mov	fp, r6
  40443a:	f887 a000 	strb.w	sl, [r7]
  40443e:	1c7d      	adds	r5, r7, #1
  404440:	9e06      	ldr	r6, [sp, #24]
  404442:	e571      	b.n	403f28 <_dtoa_r+0x700>
  404444:	465a      	mov	r2, fp
  404446:	46d0      	mov	r8, sl
  404448:	46b3      	mov	fp, r6
  40444a:	469a      	mov	sl, r3
  40444c:	4616      	mov	r6, r2
  40444e:	e54f      	b.n	403ef0 <_dtoa_r+0x6c8>
  404450:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404452:	495e      	ldr	r1, [pc, #376]	; (4045cc <_dtoa_r+0xda4>)
  404454:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404458:	462a      	mov	r2, r5
  40445a:	4633      	mov	r3, r6
  40445c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  404460:	f7fd fc12 	bl	401c88 <__aeabi_dmul>
  404464:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404468:	4638      	mov	r0, r7
  40446a:	4641      	mov	r1, r8
  40446c:	f001 fd88 	bl	405f80 <__aeabi_d2iz>
  404470:	4605      	mov	r5, r0
  404472:	f7fd fba3 	bl	401bbc <__aeabi_i2d>
  404476:	460b      	mov	r3, r1
  404478:	4602      	mov	r2, r0
  40447a:	4641      	mov	r1, r8
  40447c:	4638      	mov	r0, r7
  40447e:	f7fd fa4f 	bl	401920 <__aeabi_dsub>
  404482:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404484:	460f      	mov	r7, r1
  404486:	9904      	ldr	r1, [sp, #16]
  404488:	3530      	adds	r5, #48	; 0x30
  40448a:	2b01      	cmp	r3, #1
  40448c:	700d      	strb	r5, [r1, #0]
  40448e:	4606      	mov	r6, r0
  404490:	f101 0501 	add.w	r5, r1, #1
  404494:	d026      	beq.n	4044e4 <_dtoa_r+0xcbc>
  404496:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404498:	9a04      	ldr	r2, [sp, #16]
  40449a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4045d8 <_dtoa_r+0xdb0>
  40449e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4044a2:	4413      	add	r3, r2
  4044a4:	f04f 0a00 	mov.w	sl, #0
  4044a8:	4699      	mov	r9, r3
  4044aa:	4652      	mov	r2, sl
  4044ac:	465b      	mov	r3, fp
  4044ae:	4630      	mov	r0, r6
  4044b0:	4639      	mov	r1, r7
  4044b2:	f7fd fbe9 	bl	401c88 <__aeabi_dmul>
  4044b6:	460f      	mov	r7, r1
  4044b8:	4606      	mov	r6, r0
  4044ba:	f001 fd61 	bl	405f80 <__aeabi_d2iz>
  4044be:	4680      	mov	r8, r0
  4044c0:	f7fd fb7c 	bl	401bbc <__aeabi_i2d>
  4044c4:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4044c8:	4602      	mov	r2, r0
  4044ca:	460b      	mov	r3, r1
  4044cc:	4630      	mov	r0, r6
  4044ce:	4639      	mov	r1, r7
  4044d0:	f7fd fa26 	bl	401920 <__aeabi_dsub>
  4044d4:	f805 8b01 	strb.w	r8, [r5], #1
  4044d8:	454d      	cmp	r5, r9
  4044da:	4606      	mov	r6, r0
  4044dc:	460f      	mov	r7, r1
  4044de:	d1e4      	bne.n	4044aa <_dtoa_r+0xc82>
  4044e0:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4044e4:	4b3b      	ldr	r3, [pc, #236]	; (4045d4 <_dtoa_r+0xdac>)
  4044e6:	2200      	movs	r2, #0
  4044e8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4044ec:	f7fd fa1a 	bl	401924 <__adddf3>
  4044f0:	4632      	mov	r2, r6
  4044f2:	463b      	mov	r3, r7
  4044f4:	f001 fd06 	bl	405f04 <__aeabi_dcmplt>
  4044f8:	2800      	cmp	r0, #0
  4044fa:	d046      	beq.n	40458a <_dtoa_r+0xd62>
  4044fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4044fe:	9302      	str	r3, [sp, #8]
  404500:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404504:	f7ff bb43 	b.w	403b8e <_dtoa_r+0x366>
  404508:	f04f 0800 	mov.w	r8, #0
  40450c:	4646      	mov	r6, r8
  40450e:	e6a9      	b.n	404264 <_dtoa_r+0xa3c>
  404510:	9b08      	ldr	r3, [sp, #32]
  404512:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404514:	1a9d      	subs	r5, r3, r2
  404516:	2300      	movs	r3, #0
  404518:	f7ff bb71 	b.w	403bfe <_dtoa_r+0x3d6>
  40451c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40451e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404520:	9d08      	ldr	r5, [sp, #32]
  404522:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404526:	f7ff bb6a 	b.w	403bfe <_dtoa_r+0x3d6>
  40452a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  40452e:	f04f 0a02 	mov.w	sl, #2
  404532:	e56e      	b.n	404012 <_dtoa_r+0x7ea>
  404534:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404536:	2b00      	cmp	r3, #0
  404538:	f43f aeb8 	beq.w	4042ac <_dtoa_r+0xa84>
  40453c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40453e:	2b00      	cmp	r3, #0
  404540:	f77f aede 	ble.w	404300 <_dtoa_r+0xad8>
  404544:	2200      	movs	r2, #0
  404546:	4b24      	ldr	r3, [pc, #144]	; (4045d8 <_dtoa_r+0xdb0>)
  404548:	4638      	mov	r0, r7
  40454a:	4641      	mov	r1, r8
  40454c:	f7fd fb9c 	bl	401c88 <__aeabi_dmul>
  404550:	4607      	mov	r7, r0
  404552:	4688      	mov	r8, r1
  404554:	f10a 0001 	add.w	r0, sl, #1
  404558:	f7fd fb30 	bl	401bbc <__aeabi_i2d>
  40455c:	463a      	mov	r2, r7
  40455e:	4643      	mov	r3, r8
  404560:	f7fd fb92 	bl	401c88 <__aeabi_dmul>
  404564:	2200      	movs	r2, #0
  404566:	4b17      	ldr	r3, [pc, #92]	; (4045c4 <_dtoa_r+0xd9c>)
  404568:	f7fd f9dc 	bl	401924 <__adddf3>
  40456c:	9a02      	ldr	r2, [sp, #8]
  40456e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404570:	9312      	str	r3, [sp, #72]	; 0x48
  404572:	3a01      	subs	r2, #1
  404574:	4605      	mov	r5, r0
  404576:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40457a:	9215      	str	r2, [sp, #84]	; 0x54
  40457c:	e56a      	b.n	404054 <_dtoa_r+0x82c>
  40457e:	2239      	movs	r2, #57	; 0x39
  404580:	46b3      	mov	fp, r6
  404582:	703a      	strb	r2, [r7, #0]
  404584:	9e06      	ldr	r6, [sp, #24]
  404586:	1c7d      	adds	r5, r7, #1
  404588:	e4c0      	b.n	403f0c <_dtoa_r+0x6e4>
  40458a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40458e:	2000      	movs	r0, #0
  404590:	4910      	ldr	r1, [pc, #64]	; (4045d4 <_dtoa_r+0xdac>)
  404592:	f7fd f9c5 	bl	401920 <__aeabi_dsub>
  404596:	4632      	mov	r2, r6
  404598:	463b      	mov	r3, r7
  40459a:	f001 fcd1 	bl	405f40 <__aeabi_dcmpgt>
  40459e:	b908      	cbnz	r0, 4045a4 <_dtoa_r+0xd7c>
  4045a0:	e6ae      	b.n	404300 <_dtoa_r+0xad8>
  4045a2:	4615      	mov	r5, r2
  4045a4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4045a8:	2b30      	cmp	r3, #48	; 0x30
  4045aa:	f105 32ff 	add.w	r2, r5, #4294967295
  4045ae:	d0f8      	beq.n	4045a2 <_dtoa_r+0xd7a>
  4045b0:	e5d7      	b.n	404162 <_dtoa_r+0x93a>
  4045b2:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4045b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4045b8:	9302      	str	r3, [sp, #8]
  4045ba:	f7ff bae8 	b.w	403b8e <_dtoa_r+0x366>
  4045be:	970c      	str	r7, [sp, #48]	; 0x30
  4045c0:	f7ff bba5 	b.w	403d0e <_dtoa_r+0x4e6>
  4045c4:	401c0000 	.word	0x401c0000
  4045c8:	40140000 	.word	0x40140000
  4045cc:	00406df0 	.word	0x00406df0
  4045d0:	00406dc8 	.word	0x00406dc8
  4045d4:	3fe00000 	.word	0x3fe00000
  4045d8:	40240000 	.word	0x40240000
  4045dc:	2b39      	cmp	r3, #57	; 0x39
  4045de:	f8cd b018 	str.w	fp, [sp, #24]
  4045e2:	46d0      	mov	r8, sl
  4045e4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4045e8:	469a      	mov	sl, r3
  4045ea:	d0c8      	beq.n	40457e <_dtoa_r+0xd56>
  4045ec:	f1bb 0f00 	cmp.w	fp, #0
  4045f0:	f73f aebf 	bgt.w	404372 <_dtoa_r+0xb4a>
  4045f4:	e6bf      	b.n	404376 <_dtoa_r+0xb4e>
  4045f6:	f47f aebe 	bne.w	404376 <_dtoa_r+0xb4e>
  4045fa:	f01a 0f01 	tst.w	sl, #1
  4045fe:	f43f aeba 	beq.w	404376 <_dtoa_r+0xb4e>
  404602:	e6b2      	b.n	40436a <_dtoa_r+0xb42>
  404604:	f04f 0800 	mov.w	r8, #0
  404608:	4646      	mov	r6, r8
  40460a:	e5e9      	b.n	4041e0 <_dtoa_r+0x9b8>
  40460c:	4631      	mov	r1, r6
  40460e:	2300      	movs	r3, #0
  404610:	220a      	movs	r2, #10
  404612:	4620      	mov	r0, r4
  404614:	f000 fc3a 	bl	404e8c <__multadd>
  404618:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40461a:	2b00      	cmp	r3, #0
  40461c:	4606      	mov	r6, r0
  40461e:	dd0a      	ble.n	404636 <_dtoa_r+0xe0e>
  404620:	930a      	str	r3, [sp, #40]	; 0x28
  404622:	f7ff bbaa 	b.w	403d7a <_dtoa_r+0x552>
  404626:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404628:	2b02      	cmp	r3, #2
  40462a:	dc23      	bgt.n	404674 <_dtoa_r+0xe4c>
  40462c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40462e:	e43b      	b.n	403ea8 <_dtoa_r+0x680>
  404630:	f04f 0a02 	mov.w	sl, #2
  404634:	e4ed      	b.n	404012 <_dtoa_r+0x7ea>
  404636:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404638:	2b02      	cmp	r3, #2
  40463a:	dc1b      	bgt.n	404674 <_dtoa_r+0xe4c>
  40463c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40463e:	e7ef      	b.n	404620 <_dtoa_r+0xdf8>
  404640:	2500      	movs	r5, #0
  404642:	6465      	str	r5, [r4, #68]	; 0x44
  404644:	4629      	mov	r1, r5
  404646:	4620      	mov	r0, r4
  404648:	f000 fbf0 	bl	404e2c <_Balloc>
  40464c:	f04f 33ff 	mov.w	r3, #4294967295
  404650:	930a      	str	r3, [sp, #40]	; 0x28
  404652:	930f      	str	r3, [sp, #60]	; 0x3c
  404654:	2301      	movs	r3, #1
  404656:	9004      	str	r0, [sp, #16]
  404658:	9525      	str	r5, [sp, #148]	; 0x94
  40465a:	6420      	str	r0, [r4, #64]	; 0x40
  40465c:	930b      	str	r3, [sp, #44]	; 0x2c
  40465e:	f7ff b9dd 	b.w	403a1c <_dtoa_r+0x1f4>
  404662:	2501      	movs	r5, #1
  404664:	f7ff b9a5 	b.w	4039b2 <_dtoa_r+0x18a>
  404668:	f43f ab69 	beq.w	403d3e <_dtoa_r+0x516>
  40466c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404670:	f7ff bbf9 	b.w	403e66 <_dtoa_r+0x63e>
  404674:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404676:	930a      	str	r3, [sp, #40]	; 0x28
  404678:	e5e5      	b.n	404246 <_dtoa_r+0xa1e>
  40467a:	bf00      	nop

0040467c <__libc_fini_array>:
  40467c:	b538      	push	{r3, r4, r5, lr}
  40467e:	4c0a      	ldr	r4, [pc, #40]	; (4046a8 <__libc_fini_array+0x2c>)
  404680:	4d0a      	ldr	r5, [pc, #40]	; (4046ac <__libc_fini_array+0x30>)
  404682:	1b64      	subs	r4, r4, r5
  404684:	10a4      	asrs	r4, r4, #2
  404686:	d00a      	beq.n	40469e <__libc_fini_array+0x22>
  404688:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40468c:	3b01      	subs	r3, #1
  40468e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404692:	3c01      	subs	r4, #1
  404694:	f855 3904 	ldr.w	r3, [r5], #-4
  404698:	4798      	blx	r3
  40469a:	2c00      	cmp	r4, #0
  40469c:	d1f9      	bne.n	404692 <__libc_fini_array+0x16>
  40469e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4046a2:	f002 bca3 	b.w	406fec <_fini>
  4046a6:	bf00      	nop
  4046a8:	00406ffc 	.word	0x00406ffc
  4046ac:	00406ff8 	.word	0x00406ff8

004046b0 <_localeconv_r>:
  4046b0:	4a04      	ldr	r2, [pc, #16]	; (4046c4 <_localeconv_r+0x14>)
  4046b2:	4b05      	ldr	r3, [pc, #20]	; (4046c8 <_localeconv_r+0x18>)
  4046b4:	6812      	ldr	r2, [r2, #0]
  4046b6:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4046b8:	2800      	cmp	r0, #0
  4046ba:	bf08      	it	eq
  4046bc:	4618      	moveq	r0, r3
  4046be:	30f0      	adds	r0, #240	; 0xf0
  4046c0:	4770      	bx	lr
  4046c2:	bf00      	nop
  4046c4:	20400024 	.word	0x20400024
  4046c8:	20400864 	.word	0x20400864

004046cc <__retarget_lock_acquire_recursive>:
  4046cc:	4770      	bx	lr
  4046ce:	bf00      	nop

004046d0 <__retarget_lock_release_recursive>:
  4046d0:	4770      	bx	lr
  4046d2:	bf00      	nop

004046d4 <_malloc_r>:
  4046d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4046d8:	f101 060b 	add.w	r6, r1, #11
  4046dc:	2e16      	cmp	r6, #22
  4046de:	b083      	sub	sp, #12
  4046e0:	4605      	mov	r5, r0
  4046e2:	f240 809e 	bls.w	404822 <_malloc_r+0x14e>
  4046e6:	f036 0607 	bics.w	r6, r6, #7
  4046ea:	f100 80bd 	bmi.w	404868 <_malloc_r+0x194>
  4046ee:	42b1      	cmp	r1, r6
  4046f0:	f200 80ba 	bhi.w	404868 <_malloc_r+0x194>
  4046f4:	f000 fb8e 	bl	404e14 <__malloc_lock>
  4046f8:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4046fc:	f0c0 8293 	bcc.w	404c26 <_malloc_r+0x552>
  404700:	0a73      	lsrs	r3, r6, #9
  404702:	f000 80b8 	beq.w	404876 <_malloc_r+0x1a2>
  404706:	2b04      	cmp	r3, #4
  404708:	f200 8179 	bhi.w	4049fe <_malloc_r+0x32a>
  40470c:	09b3      	lsrs	r3, r6, #6
  40470e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404712:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404716:	00c3      	lsls	r3, r0, #3
  404718:	4fbf      	ldr	r7, [pc, #764]	; (404a18 <_malloc_r+0x344>)
  40471a:	443b      	add	r3, r7
  40471c:	f1a3 0108 	sub.w	r1, r3, #8
  404720:	685c      	ldr	r4, [r3, #4]
  404722:	42a1      	cmp	r1, r4
  404724:	d106      	bne.n	404734 <_malloc_r+0x60>
  404726:	e00c      	b.n	404742 <_malloc_r+0x6e>
  404728:	2a00      	cmp	r2, #0
  40472a:	f280 80aa 	bge.w	404882 <_malloc_r+0x1ae>
  40472e:	68e4      	ldr	r4, [r4, #12]
  404730:	42a1      	cmp	r1, r4
  404732:	d006      	beq.n	404742 <_malloc_r+0x6e>
  404734:	6863      	ldr	r3, [r4, #4]
  404736:	f023 0303 	bic.w	r3, r3, #3
  40473a:	1b9a      	subs	r2, r3, r6
  40473c:	2a0f      	cmp	r2, #15
  40473e:	ddf3      	ble.n	404728 <_malloc_r+0x54>
  404740:	4670      	mov	r0, lr
  404742:	693c      	ldr	r4, [r7, #16]
  404744:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404a2c <_malloc_r+0x358>
  404748:	4574      	cmp	r4, lr
  40474a:	f000 81ab 	beq.w	404aa4 <_malloc_r+0x3d0>
  40474e:	6863      	ldr	r3, [r4, #4]
  404750:	f023 0303 	bic.w	r3, r3, #3
  404754:	1b9a      	subs	r2, r3, r6
  404756:	2a0f      	cmp	r2, #15
  404758:	f300 8190 	bgt.w	404a7c <_malloc_r+0x3a8>
  40475c:	2a00      	cmp	r2, #0
  40475e:	f8c7 e014 	str.w	lr, [r7, #20]
  404762:	f8c7 e010 	str.w	lr, [r7, #16]
  404766:	f280 809d 	bge.w	4048a4 <_malloc_r+0x1d0>
  40476a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40476e:	f080 8161 	bcs.w	404a34 <_malloc_r+0x360>
  404772:	08db      	lsrs	r3, r3, #3
  404774:	f103 0c01 	add.w	ip, r3, #1
  404778:	1099      	asrs	r1, r3, #2
  40477a:	687a      	ldr	r2, [r7, #4]
  40477c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404780:	f8c4 8008 	str.w	r8, [r4, #8]
  404784:	2301      	movs	r3, #1
  404786:	408b      	lsls	r3, r1
  404788:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40478c:	4313      	orrs	r3, r2
  40478e:	3908      	subs	r1, #8
  404790:	60e1      	str	r1, [r4, #12]
  404792:	607b      	str	r3, [r7, #4]
  404794:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404798:	f8c8 400c 	str.w	r4, [r8, #12]
  40479c:	1082      	asrs	r2, r0, #2
  40479e:	2401      	movs	r4, #1
  4047a0:	4094      	lsls	r4, r2
  4047a2:	429c      	cmp	r4, r3
  4047a4:	f200 808b 	bhi.w	4048be <_malloc_r+0x1ea>
  4047a8:	421c      	tst	r4, r3
  4047aa:	d106      	bne.n	4047ba <_malloc_r+0xe6>
  4047ac:	f020 0003 	bic.w	r0, r0, #3
  4047b0:	0064      	lsls	r4, r4, #1
  4047b2:	421c      	tst	r4, r3
  4047b4:	f100 0004 	add.w	r0, r0, #4
  4047b8:	d0fa      	beq.n	4047b0 <_malloc_r+0xdc>
  4047ba:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4047be:	46cc      	mov	ip, r9
  4047c0:	4680      	mov	r8, r0
  4047c2:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4047c6:	459c      	cmp	ip, r3
  4047c8:	d107      	bne.n	4047da <_malloc_r+0x106>
  4047ca:	e16d      	b.n	404aa8 <_malloc_r+0x3d4>
  4047cc:	2a00      	cmp	r2, #0
  4047ce:	f280 817b 	bge.w	404ac8 <_malloc_r+0x3f4>
  4047d2:	68db      	ldr	r3, [r3, #12]
  4047d4:	459c      	cmp	ip, r3
  4047d6:	f000 8167 	beq.w	404aa8 <_malloc_r+0x3d4>
  4047da:	6859      	ldr	r1, [r3, #4]
  4047dc:	f021 0103 	bic.w	r1, r1, #3
  4047e0:	1b8a      	subs	r2, r1, r6
  4047e2:	2a0f      	cmp	r2, #15
  4047e4:	ddf2      	ble.n	4047cc <_malloc_r+0xf8>
  4047e6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4047ea:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4047ee:	9300      	str	r3, [sp, #0]
  4047f0:	199c      	adds	r4, r3, r6
  4047f2:	4628      	mov	r0, r5
  4047f4:	f046 0601 	orr.w	r6, r6, #1
  4047f8:	f042 0501 	orr.w	r5, r2, #1
  4047fc:	605e      	str	r6, [r3, #4]
  4047fe:	f8c8 c00c 	str.w	ip, [r8, #12]
  404802:	f8cc 8008 	str.w	r8, [ip, #8]
  404806:	617c      	str	r4, [r7, #20]
  404808:	613c      	str	r4, [r7, #16]
  40480a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40480e:	f8c4 e008 	str.w	lr, [r4, #8]
  404812:	6065      	str	r5, [r4, #4]
  404814:	505a      	str	r2, [r3, r1]
  404816:	f000 fb03 	bl	404e20 <__malloc_unlock>
  40481a:	9b00      	ldr	r3, [sp, #0]
  40481c:	f103 0408 	add.w	r4, r3, #8
  404820:	e01e      	b.n	404860 <_malloc_r+0x18c>
  404822:	2910      	cmp	r1, #16
  404824:	d820      	bhi.n	404868 <_malloc_r+0x194>
  404826:	f000 faf5 	bl	404e14 <__malloc_lock>
  40482a:	2610      	movs	r6, #16
  40482c:	2318      	movs	r3, #24
  40482e:	2002      	movs	r0, #2
  404830:	4f79      	ldr	r7, [pc, #484]	; (404a18 <_malloc_r+0x344>)
  404832:	443b      	add	r3, r7
  404834:	f1a3 0208 	sub.w	r2, r3, #8
  404838:	685c      	ldr	r4, [r3, #4]
  40483a:	4294      	cmp	r4, r2
  40483c:	f000 813d 	beq.w	404aba <_malloc_r+0x3e6>
  404840:	6863      	ldr	r3, [r4, #4]
  404842:	68e1      	ldr	r1, [r4, #12]
  404844:	68a6      	ldr	r6, [r4, #8]
  404846:	f023 0303 	bic.w	r3, r3, #3
  40484a:	4423      	add	r3, r4
  40484c:	4628      	mov	r0, r5
  40484e:	685a      	ldr	r2, [r3, #4]
  404850:	60f1      	str	r1, [r6, #12]
  404852:	f042 0201 	orr.w	r2, r2, #1
  404856:	608e      	str	r6, [r1, #8]
  404858:	605a      	str	r2, [r3, #4]
  40485a:	f000 fae1 	bl	404e20 <__malloc_unlock>
  40485e:	3408      	adds	r4, #8
  404860:	4620      	mov	r0, r4
  404862:	b003      	add	sp, #12
  404864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404868:	2400      	movs	r4, #0
  40486a:	230c      	movs	r3, #12
  40486c:	4620      	mov	r0, r4
  40486e:	602b      	str	r3, [r5, #0]
  404870:	b003      	add	sp, #12
  404872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404876:	2040      	movs	r0, #64	; 0x40
  404878:	f44f 7300 	mov.w	r3, #512	; 0x200
  40487c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404880:	e74a      	b.n	404718 <_malloc_r+0x44>
  404882:	4423      	add	r3, r4
  404884:	68e1      	ldr	r1, [r4, #12]
  404886:	685a      	ldr	r2, [r3, #4]
  404888:	68a6      	ldr	r6, [r4, #8]
  40488a:	f042 0201 	orr.w	r2, r2, #1
  40488e:	60f1      	str	r1, [r6, #12]
  404890:	4628      	mov	r0, r5
  404892:	608e      	str	r6, [r1, #8]
  404894:	605a      	str	r2, [r3, #4]
  404896:	f000 fac3 	bl	404e20 <__malloc_unlock>
  40489a:	3408      	adds	r4, #8
  40489c:	4620      	mov	r0, r4
  40489e:	b003      	add	sp, #12
  4048a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4048a4:	4423      	add	r3, r4
  4048a6:	4628      	mov	r0, r5
  4048a8:	685a      	ldr	r2, [r3, #4]
  4048aa:	f042 0201 	orr.w	r2, r2, #1
  4048ae:	605a      	str	r2, [r3, #4]
  4048b0:	f000 fab6 	bl	404e20 <__malloc_unlock>
  4048b4:	3408      	adds	r4, #8
  4048b6:	4620      	mov	r0, r4
  4048b8:	b003      	add	sp, #12
  4048ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4048be:	68bc      	ldr	r4, [r7, #8]
  4048c0:	6863      	ldr	r3, [r4, #4]
  4048c2:	f023 0803 	bic.w	r8, r3, #3
  4048c6:	45b0      	cmp	r8, r6
  4048c8:	d304      	bcc.n	4048d4 <_malloc_r+0x200>
  4048ca:	eba8 0306 	sub.w	r3, r8, r6
  4048ce:	2b0f      	cmp	r3, #15
  4048d0:	f300 8085 	bgt.w	4049de <_malloc_r+0x30a>
  4048d4:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404a30 <_malloc_r+0x35c>
  4048d8:	4b50      	ldr	r3, [pc, #320]	; (404a1c <_malloc_r+0x348>)
  4048da:	f8d9 2000 	ldr.w	r2, [r9]
  4048de:	681b      	ldr	r3, [r3, #0]
  4048e0:	3201      	adds	r2, #1
  4048e2:	4433      	add	r3, r6
  4048e4:	eb04 0a08 	add.w	sl, r4, r8
  4048e8:	f000 8155 	beq.w	404b96 <_malloc_r+0x4c2>
  4048ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4048f0:	330f      	adds	r3, #15
  4048f2:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4048f6:	f02b 0b0f 	bic.w	fp, fp, #15
  4048fa:	4659      	mov	r1, fp
  4048fc:	4628      	mov	r0, r5
  4048fe:	f000 fd8f 	bl	405420 <_sbrk_r>
  404902:	1c41      	adds	r1, r0, #1
  404904:	4602      	mov	r2, r0
  404906:	f000 80fc 	beq.w	404b02 <_malloc_r+0x42e>
  40490a:	4582      	cmp	sl, r0
  40490c:	f200 80f7 	bhi.w	404afe <_malloc_r+0x42a>
  404910:	4b43      	ldr	r3, [pc, #268]	; (404a20 <_malloc_r+0x34c>)
  404912:	6819      	ldr	r1, [r3, #0]
  404914:	4459      	add	r1, fp
  404916:	6019      	str	r1, [r3, #0]
  404918:	f000 814d 	beq.w	404bb6 <_malloc_r+0x4e2>
  40491c:	f8d9 0000 	ldr.w	r0, [r9]
  404920:	3001      	adds	r0, #1
  404922:	bf1b      	ittet	ne
  404924:	eba2 0a0a 	subne.w	sl, r2, sl
  404928:	4451      	addne	r1, sl
  40492a:	f8c9 2000 	streq.w	r2, [r9]
  40492e:	6019      	strne	r1, [r3, #0]
  404930:	f012 0107 	ands.w	r1, r2, #7
  404934:	f000 8115 	beq.w	404b62 <_malloc_r+0x48e>
  404938:	f1c1 0008 	rsb	r0, r1, #8
  40493c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404940:	4402      	add	r2, r0
  404942:	3108      	adds	r1, #8
  404944:	eb02 090b 	add.w	r9, r2, fp
  404948:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40494c:	eba1 0909 	sub.w	r9, r1, r9
  404950:	4649      	mov	r1, r9
  404952:	4628      	mov	r0, r5
  404954:	9301      	str	r3, [sp, #4]
  404956:	9200      	str	r2, [sp, #0]
  404958:	f000 fd62 	bl	405420 <_sbrk_r>
  40495c:	1c43      	adds	r3, r0, #1
  40495e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404962:	f000 8143 	beq.w	404bec <_malloc_r+0x518>
  404966:	1a80      	subs	r0, r0, r2
  404968:	4448      	add	r0, r9
  40496a:	f040 0001 	orr.w	r0, r0, #1
  40496e:	6819      	ldr	r1, [r3, #0]
  404970:	60ba      	str	r2, [r7, #8]
  404972:	4449      	add	r1, r9
  404974:	42bc      	cmp	r4, r7
  404976:	6050      	str	r0, [r2, #4]
  404978:	6019      	str	r1, [r3, #0]
  40497a:	d017      	beq.n	4049ac <_malloc_r+0x2d8>
  40497c:	f1b8 0f0f 	cmp.w	r8, #15
  404980:	f240 80fb 	bls.w	404b7a <_malloc_r+0x4a6>
  404984:	6860      	ldr	r0, [r4, #4]
  404986:	f1a8 020c 	sub.w	r2, r8, #12
  40498a:	f022 0207 	bic.w	r2, r2, #7
  40498e:	eb04 0e02 	add.w	lr, r4, r2
  404992:	f000 0001 	and.w	r0, r0, #1
  404996:	f04f 0c05 	mov.w	ip, #5
  40499a:	4310      	orrs	r0, r2
  40499c:	2a0f      	cmp	r2, #15
  40499e:	6060      	str	r0, [r4, #4]
  4049a0:	f8ce c004 	str.w	ip, [lr, #4]
  4049a4:	f8ce c008 	str.w	ip, [lr, #8]
  4049a8:	f200 8117 	bhi.w	404bda <_malloc_r+0x506>
  4049ac:	4b1d      	ldr	r3, [pc, #116]	; (404a24 <_malloc_r+0x350>)
  4049ae:	68bc      	ldr	r4, [r7, #8]
  4049b0:	681a      	ldr	r2, [r3, #0]
  4049b2:	4291      	cmp	r1, r2
  4049b4:	bf88      	it	hi
  4049b6:	6019      	strhi	r1, [r3, #0]
  4049b8:	4b1b      	ldr	r3, [pc, #108]	; (404a28 <_malloc_r+0x354>)
  4049ba:	681a      	ldr	r2, [r3, #0]
  4049bc:	4291      	cmp	r1, r2
  4049be:	6862      	ldr	r2, [r4, #4]
  4049c0:	bf88      	it	hi
  4049c2:	6019      	strhi	r1, [r3, #0]
  4049c4:	f022 0203 	bic.w	r2, r2, #3
  4049c8:	4296      	cmp	r6, r2
  4049ca:	eba2 0306 	sub.w	r3, r2, r6
  4049ce:	d801      	bhi.n	4049d4 <_malloc_r+0x300>
  4049d0:	2b0f      	cmp	r3, #15
  4049d2:	dc04      	bgt.n	4049de <_malloc_r+0x30a>
  4049d4:	4628      	mov	r0, r5
  4049d6:	f000 fa23 	bl	404e20 <__malloc_unlock>
  4049da:	2400      	movs	r4, #0
  4049dc:	e740      	b.n	404860 <_malloc_r+0x18c>
  4049de:	19a2      	adds	r2, r4, r6
  4049e0:	f043 0301 	orr.w	r3, r3, #1
  4049e4:	f046 0601 	orr.w	r6, r6, #1
  4049e8:	6066      	str	r6, [r4, #4]
  4049ea:	4628      	mov	r0, r5
  4049ec:	60ba      	str	r2, [r7, #8]
  4049ee:	6053      	str	r3, [r2, #4]
  4049f0:	f000 fa16 	bl	404e20 <__malloc_unlock>
  4049f4:	3408      	adds	r4, #8
  4049f6:	4620      	mov	r0, r4
  4049f8:	b003      	add	sp, #12
  4049fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049fe:	2b14      	cmp	r3, #20
  404a00:	d971      	bls.n	404ae6 <_malloc_r+0x412>
  404a02:	2b54      	cmp	r3, #84	; 0x54
  404a04:	f200 80a3 	bhi.w	404b4e <_malloc_r+0x47a>
  404a08:	0b33      	lsrs	r3, r6, #12
  404a0a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404a0e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404a12:	00c3      	lsls	r3, r0, #3
  404a14:	e680      	b.n	404718 <_malloc_r+0x44>
  404a16:	bf00      	nop
  404a18:	20400454 	.word	0x20400454
  404a1c:	20400ca8 	.word	0x20400ca8
  404a20:	20400c78 	.word	0x20400c78
  404a24:	20400ca0 	.word	0x20400ca0
  404a28:	20400ca4 	.word	0x20400ca4
  404a2c:	2040045c 	.word	0x2040045c
  404a30:	2040085c 	.word	0x2040085c
  404a34:	0a5a      	lsrs	r2, r3, #9
  404a36:	2a04      	cmp	r2, #4
  404a38:	d95b      	bls.n	404af2 <_malloc_r+0x41e>
  404a3a:	2a14      	cmp	r2, #20
  404a3c:	f200 80ae 	bhi.w	404b9c <_malloc_r+0x4c8>
  404a40:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404a44:	00c9      	lsls	r1, r1, #3
  404a46:	325b      	adds	r2, #91	; 0x5b
  404a48:	eb07 0c01 	add.w	ip, r7, r1
  404a4c:	5879      	ldr	r1, [r7, r1]
  404a4e:	f1ac 0c08 	sub.w	ip, ip, #8
  404a52:	458c      	cmp	ip, r1
  404a54:	f000 8088 	beq.w	404b68 <_malloc_r+0x494>
  404a58:	684a      	ldr	r2, [r1, #4]
  404a5a:	f022 0203 	bic.w	r2, r2, #3
  404a5e:	4293      	cmp	r3, r2
  404a60:	d273      	bcs.n	404b4a <_malloc_r+0x476>
  404a62:	6889      	ldr	r1, [r1, #8]
  404a64:	458c      	cmp	ip, r1
  404a66:	d1f7      	bne.n	404a58 <_malloc_r+0x384>
  404a68:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404a6c:	687b      	ldr	r3, [r7, #4]
  404a6e:	60e2      	str	r2, [r4, #12]
  404a70:	f8c4 c008 	str.w	ip, [r4, #8]
  404a74:	6094      	str	r4, [r2, #8]
  404a76:	f8cc 400c 	str.w	r4, [ip, #12]
  404a7a:	e68f      	b.n	40479c <_malloc_r+0xc8>
  404a7c:	19a1      	adds	r1, r4, r6
  404a7e:	f046 0c01 	orr.w	ip, r6, #1
  404a82:	f042 0601 	orr.w	r6, r2, #1
  404a86:	f8c4 c004 	str.w	ip, [r4, #4]
  404a8a:	4628      	mov	r0, r5
  404a8c:	6179      	str	r1, [r7, #20]
  404a8e:	6139      	str	r1, [r7, #16]
  404a90:	f8c1 e00c 	str.w	lr, [r1, #12]
  404a94:	f8c1 e008 	str.w	lr, [r1, #8]
  404a98:	604e      	str	r6, [r1, #4]
  404a9a:	50e2      	str	r2, [r4, r3]
  404a9c:	f000 f9c0 	bl	404e20 <__malloc_unlock>
  404aa0:	3408      	adds	r4, #8
  404aa2:	e6dd      	b.n	404860 <_malloc_r+0x18c>
  404aa4:	687b      	ldr	r3, [r7, #4]
  404aa6:	e679      	b.n	40479c <_malloc_r+0xc8>
  404aa8:	f108 0801 	add.w	r8, r8, #1
  404aac:	f018 0f03 	tst.w	r8, #3
  404ab0:	f10c 0c08 	add.w	ip, ip, #8
  404ab4:	f47f ae85 	bne.w	4047c2 <_malloc_r+0xee>
  404ab8:	e02d      	b.n	404b16 <_malloc_r+0x442>
  404aba:	68dc      	ldr	r4, [r3, #12]
  404abc:	42a3      	cmp	r3, r4
  404abe:	bf08      	it	eq
  404ac0:	3002      	addeq	r0, #2
  404ac2:	f43f ae3e 	beq.w	404742 <_malloc_r+0x6e>
  404ac6:	e6bb      	b.n	404840 <_malloc_r+0x16c>
  404ac8:	4419      	add	r1, r3
  404aca:	461c      	mov	r4, r3
  404acc:	684a      	ldr	r2, [r1, #4]
  404ace:	68db      	ldr	r3, [r3, #12]
  404ad0:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404ad4:	f042 0201 	orr.w	r2, r2, #1
  404ad8:	604a      	str	r2, [r1, #4]
  404ada:	4628      	mov	r0, r5
  404adc:	60f3      	str	r3, [r6, #12]
  404ade:	609e      	str	r6, [r3, #8]
  404ae0:	f000 f99e 	bl	404e20 <__malloc_unlock>
  404ae4:	e6bc      	b.n	404860 <_malloc_r+0x18c>
  404ae6:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404aea:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404aee:	00c3      	lsls	r3, r0, #3
  404af0:	e612      	b.n	404718 <_malloc_r+0x44>
  404af2:	099a      	lsrs	r2, r3, #6
  404af4:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404af8:	00c9      	lsls	r1, r1, #3
  404afa:	3238      	adds	r2, #56	; 0x38
  404afc:	e7a4      	b.n	404a48 <_malloc_r+0x374>
  404afe:	42bc      	cmp	r4, r7
  404b00:	d054      	beq.n	404bac <_malloc_r+0x4d8>
  404b02:	68bc      	ldr	r4, [r7, #8]
  404b04:	6862      	ldr	r2, [r4, #4]
  404b06:	f022 0203 	bic.w	r2, r2, #3
  404b0a:	e75d      	b.n	4049c8 <_malloc_r+0x2f4>
  404b0c:	f859 3908 	ldr.w	r3, [r9], #-8
  404b10:	4599      	cmp	r9, r3
  404b12:	f040 8086 	bne.w	404c22 <_malloc_r+0x54e>
  404b16:	f010 0f03 	tst.w	r0, #3
  404b1a:	f100 30ff 	add.w	r0, r0, #4294967295
  404b1e:	d1f5      	bne.n	404b0c <_malloc_r+0x438>
  404b20:	687b      	ldr	r3, [r7, #4]
  404b22:	ea23 0304 	bic.w	r3, r3, r4
  404b26:	607b      	str	r3, [r7, #4]
  404b28:	0064      	lsls	r4, r4, #1
  404b2a:	429c      	cmp	r4, r3
  404b2c:	f63f aec7 	bhi.w	4048be <_malloc_r+0x1ea>
  404b30:	2c00      	cmp	r4, #0
  404b32:	f43f aec4 	beq.w	4048be <_malloc_r+0x1ea>
  404b36:	421c      	tst	r4, r3
  404b38:	4640      	mov	r0, r8
  404b3a:	f47f ae3e 	bne.w	4047ba <_malloc_r+0xe6>
  404b3e:	0064      	lsls	r4, r4, #1
  404b40:	421c      	tst	r4, r3
  404b42:	f100 0004 	add.w	r0, r0, #4
  404b46:	d0fa      	beq.n	404b3e <_malloc_r+0x46a>
  404b48:	e637      	b.n	4047ba <_malloc_r+0xe6>
  404b4a:	468c      	mov	ip, r1
  404b4c:	e78c      	b.n	404a68 <_malloc_r+0x394>
  404b4e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404b52:	d815      	bhi.n	404b80 <_malloc_r+0x4ac>
  404b54:	0bf3      	lsrs	r3, r6, #15
  404b56:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404b5a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404b5e:	00c3      	lsls	r3, r0, #3
  404b60:	e5da      	b.n	404718 <_malloc_r+0x44>
  404b62:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404b66:	e6ed      	b.n	404944 <_malloc_r+0x270>
  404b68:	687b      	ldr	r3, [r7, #4]
  404b6a:	1092      	asrs	r2, r2, #2
  404b6c:	2101      	movs	r1, #1
  404b6e:	fa01 f202 	lsl.w	r2, r1, r2
  404b72:	4313      	orrs	r3, r2
  404b74:	607b      	str	r3, [r7, #4]
  404b76:	4662      	mov	r2, ip
  404b78:	e779      	b.n	404a6e <_malloc_r+0x39a>
  404b7a:	2301      	movs	r3, #1
  404b7c:	6053      	str	r3, [r2, #4]
  404b7e:	e729      	b.n	4049d4 <_malloc_r+0x300>
  404b80:	f240 5254 	movw	r2, #1364	; 0x554
  404b84:	4293      	cmp	r3, r2
  404b86:	d822      	bhi.n	404bce <_malloc_r+0x4fa>
  404b88:	0cb3      	lsrs	r3, r6, #18
  404b8a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404b8e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404b92:	00c3      	lsls	r3, r0, #3
  404b94:	e5c0      	b.n	404718 <_malloc_r+0x44>
  404b96:	f103 0b10 	add.w	fp, r3, #16
  404b9a:	e6ae      	b.n	4048fa <_malloc_r+0x226>
  404b9c:	2a54      	cmp	r2, #84	; 0x54
  404b9e:	d829      	bhi.n	404bf4 <_malloc_r+0x520>
  404ba0:	0b1a      	lsrs	r2, r3, #12
  404ba2:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404ba6:	00c9      	lsls	r1, r1, #3
  404ba8:	326e      	adds	r2, #110	; 0x6e
  404baa:	e74d      	b.n	404a48 <_malloc_r+0x374>
  404bac:	4b20      	ldr	r3, [pc, #128]	; (404c30 <_malloc_r+0x55c>)
  404bae:	6819      	ldr	r1, [r3, #0]
  404bb0:	4459      	add	r1, fp
  404bb2:	6019      	str	r1, [r3, #0]
  404bb4:	e6b2      	b.n	40491c <_malloc_r+0x248>
  404bb6:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404bba:	2800      	cmp	r0, #0
  404bbc:	f47f aeae 	bne.w	40491c <_malloc_r+0x248>
  404bc0:	eb08 030b 	add.w	r3, r8, fp
  404bc4:	68ba      	ldr	r2, [r7, #8]
  404bc6:	f043 0301 	orr.w	r3, r3, #1
  404bca:	6053      	str	r3, [r2, #4]
  404bcc:	e6ee      	b.n	4049ac <_malloc_r+0x2d8>
  404bce:	207f      	movs	r0, #127	; 0x7f
  404bd0:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404bd4:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404bd8:	e59e      	b.n	404718 <_malloc_r+0x44>
  404bda:	f104 0108 	add.w	r1, r4, #8
  404bde:	4628      	mov	r0, r5
  404be0:	9300      	str	r3, [sp, #0]
  404be2:	f000 fe1b 	bl	40581c <_free_r>
  404be6:	9b00      	ldr	r3, [sp, #0]
  404be8:	6819      	ldr	r1, [r3, #0]
  404bea:	e6df      	b.n	4049ac <_malloc_r+0x2d8>
  404bec:	2001      	movs	r0, #1
  404bee:	f04f 0900 	mov.w	r9, #0
  404bf2:	e6bc      	b.n	40496e <_malloc_r+0x29a>
  404bf4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404bf8:	d805      	bhi.n	404c06 <_malloc_r+0x532>
  404bfa:	0bda      	lsrs	r2, r3, #15
  404bfc:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404c00:	00c9      	lsls	r1, r1, #3
  404c02:	3277      	adds	r2, #119	; 0x77
  404c04:	e720      	b.n	404a48 <_malloc_r+0x374>
  404c06:	f240 5154 	movw	r1, #1364	; 0x554
  404c0a:	428a      	cmp	r2, r1
  404c0c:	d805      	bhi.n	404c1a <_malloc_r+0x546>
  404c0e:	0c9a      	lsrs	r2, r3, #18
  404c10:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404c14:	00c9      	lsls	r1, r1, #3
  404c16:	327c      	adds	r2, #124	; 0x7c
  404c18:	e716      	b.n	404a48 <_malloc_r+0x374>
  404c1a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404c1e:	227e      	movs	r2, #126	; 0x7e
  404c20:	e712      	b.n	404a48 <_malloc_r+0x374>
  404c22:	687b      	ldr	r3, [r7, #4]
  404c24:	e780      	b.n	404b28 <_malloc_r+0x454>
  404c26:	08f0      	lsrs	r0, r6, #3
  404c28:	f106 0308 	add.w	r3, r6, #8
  404c2c:	e600      	b.n	404830 <_malloc_r+0x15c>
  404c2e:	bf00      	nop
  404c30:	20400c78 	.word	0x20400c78
	...

00404c40 <memchr>:
  404c40:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404c44:	2a10      	cmp	r2, #16
  404c46:	db2b      	blt.n	404ca0 <memchr+0x60>
  404c48:	f010 0f07 	tst.w	r0, #7
  404c4c:	d008      	beq.n	404c60 <memchr+0x20>
  404c4e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404c52:	3a01      	subs	r2, #1
  404c54:	428b      	cmp	r3, r1
  404c56:	d02d      	beq.n	404cb4 <memchr+0x74>
  404c58:	f010 0f07 	tst.w	r0, #7
  404c5c:	b342      	cbz	r2, 404cb0 <memchr+0x70>
  404c5e:	d1f6      	bne.n	404c4e <memchr+0xe>
  404c60:	b4f0      	push	{r4, r5, r6, r7}
  404c62:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404c66:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404c6a:	f022 0407 	bic.w	r4, r2, #7
  404c6e:	f07f 0700 	mvns.w	r7, #0
  404c72:	2300      	movs	r3, #0
  404c74:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404c78:	3c08      	subs	r4, #8
  404c7a:	ea85 0501 	eor.w	r5, r5, r1
  404c7e:	ea86 0601 	eor.w	r6, r6, r1
  404c82:	fa85 f547 	uadd8	r5, r5, r7
  404c86:	faa3 f587 	sel	r5, r3, r7
  404c8a:	fa86 f647 	uadd8	r6, r6, r7
  404c8e:	faa5 f687 	sel	r6, r5, r7
  404c92:	b98e      	cbnz	r6, 404cb8 <memchr+0x78>
  404c94:	d1ee      	bne.n	404c74 <memchr+0x34>
  404c96:	bcf0      	pop	{r4, r5, r6, r7}
  404c98:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404c9c:	f002 0207 	and.w	r2, r2, #7
  404ca0:	b132      	cbz	r2, 404cb0 <memchr+0x70>
  404ca2:	f810 3b01 	ldrb.w	r3, [r0], #1
  404ca6:	3a01      	subs	r2, #1
  404ca8:	ea83 0301 	eor.w	r3, r3, r1
  404cac:	b113      	cbz	r3, 404cb4 <memchr+0x74>
  404cae:	d1f8      	bne.n	404ca2 <memchr+0x62>
  404cb0:	2000      	movs	r0, #0
  404cb2:	4770      	bx	lr
  404cb4:	3801      	subs	r0, #1
  404cb6:	4770      	bx	lr
  404cb8:	2d00      	cmp	r5, #0
  404cba:	bf06      	itte	eq
  404cbc:	4635      	moveq	r5, r6
  404cbe:	3803      	subeq	r0, #3
  404cc0:	3807      	subne	r0, #7
  404cc2:	f015 0f01 	tst.w	r5, #1
  404cc6:	d107      	bne.n	404cd8 <memchr+0x98>
  404cc8:	3001      	adds	r0, #1
  404cca:	f415 7f80 	tst.w	r5, #256	; 0x100
  404cce:	bf02      	ittt	eq
  404cd0:	3001      	addeq	r0, #1
  404cd2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404cd6:	3001      	addeq	r0, #1
  404cd8:	bcf0      	pop	{r4, r5, r6, r7}
  404cda:	3801      	subs	r0, #1
  404cdc:	4770      	bx	lr
  404cde:	bf00      	nop

00404ce0 <memcpy>:
  404ce0:	4684      	mov	ip, r0
  404ce2:	ea41 0300 	orr.w	r3, r1, r0
  404ce6:	f013 0303 	ands.w	r3, r3, #3
  404cea:	d16d      	bne.n	404dc8 <memcpy+0xe8>
  404cec:	3a40      	subs	r2, #64	; 0x40
  404cee:	d341      	bcc.n	404d74 <memcpy+0x94>
  404cf0:	f851 3b04 	ldr.w	r3, [r1], #4
  404cf4:	f840 3b04 	str.w	r3, [r0], #4
  404cf8:	f851 3b04 	ldr.w	r3, [r1], #4
  404cfc:	f840 3b04 	str.w	r3, [r0], #4
  404d00:	f851 3b04 	ldr.w	r3, [r1], #4
  404d04:	f840 3b04 	str.w	r3, [r0], #4
  404d08:	f851 3b04 	ldr.w	r3, [r1], #4
  404d0c:	f840 3b04 	str.w	r3, [r0], #4
  404d10:	f851 3b04 	ldr.w	r3, [r1], #4
  404d14:	f840 3b04 	str.w	r3, [r0], #4
  404d18:	f851 3b04 	ldr.w	r3, [r1], #4
  404d1c:	f840 3b04 	str.w	r3, [r0], #4
  404d20:	f851 3b04 	ldr.w	r3, [r1], #4
  404d24:	f840 3b04 	str.w	r3, [r0], #4
  404d28:	f851 3b04 	ldr.w	r3, [r1], #4
  404d2c:	f840 3b04 	str.w	r3, [r0], #4
  404d30:	f851 3b04 	ldr.w	r3, [r1], #4
  404d34:	f840 3b04 	str.w	r3, [r0], #4
  404d38:	f851 3b04 	ldr.w	r3, [r1], #4
  404d3c:	f840 3b04 	str.w	r3, [r0], #4
  404d40:	f851 3b04 	ldr.w	r3, [r1], #4
  404d44:	f840 3b04 	str.w	r3, [r0], #4
  404d48:	f851 3b04 	ldr.w	r3, [r1], #4
  404d4c:	f840 3b04 	str.w	r3, [r0], #4
  404d50:	f851 3b04 	ldr.w	r3, [r1], #4
  404d54:	f840 3b04 	str.w	r3, [r0], #4
  404d58:	f851 3b04 	ldr.w	r3, [r1], #4
  404d5c:	f840 3b04 	str.w	r3, [r0], #4
  404d60:	f851 3b04 	ldr.w	r3, [r1], #4
  404d64:	f840 3b04 	str.w	r3, [r0], #4
  404d68:	f851 3b04 	ldr.w	r3, [r1], #4
  404d6c:	f840 3b04 	str.w	r3, [r0], #4
  404d70:	3a40      	subs	r2, #64	; 0x40
  404d72:	d2bd      	bcs.n	404cf0 <memcpy+0x10>
  404d74:	3230      	adds	r2, #48	; 0x30
  404d76:	d311      	bcc.n	404d9c <memcpy+0xbc>
  404d78:	f851 3b04 	ldr.w	r3, [r1], #4
  404d7c:	f840 3b04 	str.w	r3, [r0], #4
  404d80:	f851 3b04 	ldr.w	r3, [r1], #4
  404d84:	f840 3b04 	str.w	r3, [r0], #4
  404d88:	f851 3b04 	ldr.w	r3, [r1], #4
  404d8c:	f840 3b04 	str.w	r3, [r0], #4
  404d90:	f851 3b04 	ldr.w	r3, [r1], #4
  404d94:	f840 3b04 	str.w	r3, [r0], #4
  404d98:	3a10      	subs	r2, #16
  404d9a:	d2ed      	bcs.n	404d78 <memcpy+0x98>
  404d9c:	320c      	adds	r2, #12
  404d9e:	d305      	bcc.n	404dac <memcpy+0xcc>
  404da0:	f851 3b04 	ldr.w	r3, [r1], #4
  404da4:	f840 3b04 	str.w	r3, [r0], #4
  404da8:	3a04      	subs	r2, #4
  404daa:	d2f9      	bcs.n	404da0 <memcpy+0xc0>
  404dac:	3204      	adds	r2, #4
  404dae:	d008      	beq.n	404dc2 <memcpy+0xe2>
  404db0:	07d2      	lsls	r2, r2, #31
  404db2:	bf1c      	itt	ne
  404db4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404db8:	f800 3b01 	strbne.w	r3, [r0], #1
  404dbc:	d301      	bcc.n	404dc2 <memcpy+0xe2>
  404dbe:	880b      	ldrh	r3, [r1, #0]
  404dc0:	8003      	strh	r3, [r0, #0]
  404dc2:	4660      	mov	r0, ip
  404dc4:	4770      	bx	lr
  404dc6:	bf00      	nop
  404dc8:	2a08      	cmp	r2, #8
  404dca:	d313      	bcc.n	404df4 <memcpy+0x114>
  404dcc:	078b      	lsls	r3, r1, #30
  404dce:	d08d      	beq.n	404cec <memcpy+0xc>
  404dd0:	f010 0303 	ands.w	r3, r0, #3
  404dd4:	d08a      	beq.n	404cec <memcpy+0xc>
  404dd6:	f1c3 0304 	rsb	r3, r3, #4
  404dda:	1ad2      	subs	r2, r2, r3
  404ddc:	07db      	lsls	r3, r3, #31
  404dde:	bf1c      	itt	ne
  404de0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404de4:	f800 3b01 	strbne.w	r3, [r0], #1
  404de8:	d380      	bcc.n	404cec <memcpy+0xc>
  404dea:	f831 3b02 	ldrh.w	r3, [r1], #2
  404dee:	f820 3b02 	strh.w	r3, [r0], #2
  404df2:	e77b      	b.n	404cec <memcpy+0xc>
  404df4:	3a04      	subs	r2, #4
  404df6:	d3d9      	bcc.n	404dac <memcpy+0xcc>
  404df8:	3a01      	subs	r2, #1
  404dfa:	f811 3b01 	ldrb.w	r3, [r1], #1
  404dfe:	f800 3b01 	strb.w	r3, [r0], #1
  404e02:	d2f9      	bcs.n	404df8 <memcpy+0x118>
  404e04:	780b      	ldrb	r3, [r1, #0]
  404e06:	7003      	strb	r3, [r0, #0]
  404e08:	784b      	ldrb	r3, [r1, #1]
  404e0a:	7043      	strb	r3, [r0, #1]
  404e0c:	788b      	ldrb	r3, [r1, #2]
  404e0e:	7083      	strb	r3, [r0, #2]
  404e10:	4660      	mov	r0, ip
  404e12:	4770      	bx	lr

00404e14 <__malloc_lock>:
  404e14:	4801      	ldr	r0, [pc, #4]	; (404e1c <__malloc_lock+0x8>)
  404e16:	f7ff bc59 	b.w	4046cc <__retarget_lock_acquire_recursive>
  404e1a:	bf00      	nop
  404e1c:	20400cc8 	.word	0x20400cc8

00404e20 <__malloc_unlock>:
  404e20:	4801      	ldr	r0, [pc, #4]	; (404e28 <__malloc_unlock+0x8>)
  404e22:	f7ff bc55 	b.w	4046d0 <__retarget_lock_release_recursive>
  404e26:	bf00      	nop
  404e28:	20400cc8 	.word	0x20400cc8

00404e2c <_Balloc>:
  404e2c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404e2e:	b570      	push	{r4, r5, r6, lr}
  404e30:	4605      	mov	r5, r0
  404e32:	460c      	mov	r4, r1
  404e34:	b14b      	cbz	r3, 404e4a <_Balloc+0x1e>
  404e36:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404e3a:	b180      	cbz	r0, 404e5e <_Balloc+0x32>
  404e3c:	6802      	ldr	r2, [r0, #0]
  404e3e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404e42:	2300      	movs	r3, #0
  404e44:	6103      	str	r3, [r0, #16]
  404e46:	60c3      	str	r3, [r0, #12]
  404e48:	bd70      	pop	{r4, r5, r6, pc}
  404e4a:	2221      	movs	r2, #33	; 0x21
  404e4c:	2104      	movs	r1, #4
  404e4e:	f000 fc65 	bl	40571c <_calloc_r>
  404e52:	64e8      	str	r0, [r5, #76]	; 0x4c
  404e54:	4603      	mov	r3, r0
  404e56:	2800      	cmp	r0, #0
  404e58:	d1ed      	bne.n	404e36 <_Balloc+0xa>
  404e5a:	2000      	movs	r0, #0
  404e5c:	bd70      	pop	{r4, r5, r6, pc}
  404e5e:	2101      	movs	r1, #1
  404e60:	fa01 f604 	lsl.w	r6, r1, r4
  404e64:	1d72      	adds	r2, r6, #5
  404e66:	4628      	mov	r0, r5
  404e68:	0092      	lsls	r2, r2, #2
  404e6a:	f000 fc57 	bl	40571c <_calloc_r>
  404e6e:	2800      	cmp	r0, #0
  404e70:	d0f3      	beq.n	404e5a <_Balloc+0x2e>
  404e72:	6044      	str	r4, [r0, #4]
  404e74:	6086      	str	r6, [r0, #8]
  404e76:	e7e4      	b.n	404e42 <_Balloc+0x16>

00404e78 <_Bfree>:
  404e78:	b131      	cbz	r1, 404e88 <_Bfree+0x10>
  404e7a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404e7c:	684a      	ldr	r2, [r1, #4]
  404e7e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404e82:	6008      	str	r0, [r1, #0]
  404e84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404e88:	4770      	bx	lr
  404e8a:	bf00      	nop

00404e8c <__multadd>:
  404e8c:	b5f0      	push	{r4, r5, r6, r7, lr}
  404e8e:	690c      	ldr	r4, [r1, #16]
  404e90:	b083      	sub	sp, #12
  404e92:	460d      	mov	r5, r1
  404e94:	4606      	mov	r6, r0
  404e96:	f101 0e14 	add.w	lr, r1, #20
  404e9a:	2700      	movs	r7, #0
  404e9c:	f8de 0000 	ldr.w	r0, [lr]
  404ea0:	b281      	uxth	r1, r0
  404ea2:	fb02 3301 	mla	r3, r2, r1, r3
  404ea6:	0c01      	lsrs	r1, r0, #16
  404ea8:	0c18      	lsrs	r0, r3, #16
  404eaa:	fb02 0101 	mla	r1, r2, r1, r0
  404eae:	b29b      	uxth	r3, r3
  404eb0:	3701      	adds	r7, #1
  404eb2:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404eb6:	42bc      	cmp	r4, r7
  404eb8:	f84e 3b04 	str.w	r3, [lr], #4
  404ebc:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404ec0:	dcec      	bgt.n	404e9c <__multadd+0x10>
  404ec2:	b13b      	cbz	r3, 404ed4 <__multadd+0x48>
  404ec4:	68aa      	ldr	r2, [r5, #8]
  404ec6:	4294      	cmp	r4, r2
  404ec8:	da07      	bge.n	404eda <__multadd+0x4e>
  404eca:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404ece:	3401      	adds	r4, #1
  404ed0:	6153      	str	r3, [r2, #20]
  404ed2:	612c      	str	r4, [r5, #16]
  404ed4:	4628      	mov	r0, r5
  404ed6:	b003      	add	sp, #12
  404ed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404eda:	6869      	ldr	r1, [r5, #4]
  404edc:	9301      	str	r3, [sp, #4]
  404ede:	3101      	adds	r1, #1
  404ee0:	4630      	mov	r0, r6
  404ee2:	f7ff ffa3 	bl	404e2c <_Balloc>
  404ee6:	692a      	ldr	r2, [r5, #16]
  404ee8:	3202      	adds	r2, #2
  404eea:	f105 010c 	add.w	r1, r5, #12
  404eee:	4607      	mov	r7, r0
  404ef0:	0092      	lsls	r2, r2, #2
  404ef2:	300c      	adds	r0, #12
  404ef4:	f7ff fef4 	bl	404ce0 <memcpy>
  404ef8:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404efa:	6869      	ldr	r1, [r5, #4]
  404efc:	9b01      	ldr	r3, [sp, #4]
  404efe:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404f02:	6028      	str	r0, [r5, #0]
  404f04:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404f08:	463d      	mov	r5, r7
  404f0a:	e7de      	b.n	404eca <__multadd+0x3e>

00404f0c <__hi0bits>:
  404f0c:	0c02      	lsrs	r2, r0, #16
  404f0e:	0412      	lsls	r2, r2, #16
  404f10:	4603      	mov	r3, r0
  404f12:	b9b2      	cbnz	r2, 404f42 <__hi0bits+0x36>
  404f14:	0403      	lsls	r3, r0, #16
  404f16:	2010      	movs	r0, #16
  404f18:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  404f1c:	bf04      	itt	eq
  404f1e:	021b      	lsleq	r3, r3, #8
  404f20:	3008      	addeq	r0, #8
  404f22:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404f26:	bf04      	itt	eq
  404f28:	011b      	lsleq	r3, r3, #4
  404f2a:	3004      	addeq	r0, #4
  404f2c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404f30:	bf04      	itt	eq
  404f32:	009b      	lsleq	r3, r3, #2
  404f34:	3002      	addeq	r0, #2
  404f36:	2b00      	cmp	r3, #0
  404f38:	db02      	blt.n	404f40 <__hi0bits+0x34>
  404f3a:	005b      	lsls	r3, r3, #1
  404f3c:	d403      	bmi.n	404f46 <__hi0bits+0x3a>
  404f3e:	2020      	movs	r0, #32
  404f40:	4770      	bx	lr
  404f42:	2000      	movs	r0, #0
  404f44:	e7e8      	b.n	404f18 <__hi0bits+0xc>
  404f46:	3001      	adds	r0, #1
  404f48:	4770      	bx	lr
  404f4a:	bf00      	nop

00404f4c <__lo0bits>:
  404f4c:	6803      	ldr	r3, [r0, #0]
  404f4e:	f013 0207 	ands.w	r2, r3, #7
  404f52:	4601      	mov	r1, r0
  404f54:	d007      	beq.n	404f66 <__lo0bits+0x1a>
  404f56:	07da      	lsls	r2, r3, #31
  404f58:	d421      	bmi.n	404f9e <__lo0bits+0x52>
  404f5a:	0798      	lsls	r0, r3, #30
  404f5c:	d421      	bmi.n	404fa2 <__lo0bits+0x56>
  404f5e:	089b      	lsrs	r3, r3, #2
  404f60:	600b      	str	r3, [r1, #0]
  404f62:	2002      	movs	r0, #2
  404f64:	4770      	bx	lr
  404f66:	b298      	uxth	r0, r3
  404f68:	b198      	cbz	r0, 404f92 <__lo0bits+0x46>
  404f6a:	4610      	mov	r0, r2
  404f6c:	f013 0fff 	tst.w	r3, #255	; 0xff
  404f70:	bf04      	itt	eq
  404f72:	0a1b      	lsreq	r3, r3, #8
  404f74:	3008      	addeq	r0, #8
  404f76:	071a      	lsls	r2, r3, #28
  404f78:	bf04      	itt	eq
  404f7a:	091b      	lsreq	r3, r3, #4
  404f7c:	3004      	addeq	r0, #4
  404f7e:	079a      	lsls	r2, r3, #30
  404f80:	bf04      	itt	eq
  404f82:	089b      	lsreq	r3, r3, #2
  404f84:	3002      	addeq	r0, #2
  404f86:	07da      	lsls	r2, r3, #31
  404f88:	d407      	bmi.n	404f9a <__lo0bits+0x4e>
  404f8a:	085b      	lsrs	r3, r3, #1
  404f8c:	d104      	bne.n	404f98 <__lo0bits+0x4c>
  404f8e:	2020      	movs	r0, #32
  404f90:	4770      	bx	lr
  404f92:	0c1b      	lsrs	r3, r3, #16
  404f94:	2010      	movs	r0, #16
  404f96:	e7e9      	b.n	404f6c <__lo0bits+0x20>
  404f98:	3001      	adds	r0, #1
  404f9a:	600b      	str	r3, [r1, #0]
  404f9c:	4770      	bx	lr
  404f9e:	2000      	movs	r0, #0
  404fa0:	4770      	bx	lr
  404fa2:	085b      	lsrs	r3, r3, #1
  404fa4:	600b      	str	r3, [r1, #0]
  404fa6:	2001      	movs	r0, #1
  404fa8:	4770      	bx	lr
  404faa:	bf00      	nop

00404fac <__i2b>:
  404fac:	b510      	push	{r4, lr}
  404fae:	460c      	mov	r4, r1
  404fb0:	2101      	movs	r1, #1
  404fb2:	f7ff ff3b 	bl	404e2c <_Balloc>
  404fb6:	2201      	movs	r2, #1
  404fb8:	6144      	str	r4, [r0, #20]
  404fba:	6102      	str	r2, [r0, #16]
  404fbc:	bd10      	pop	{r4, pc}
  404fbe:	bf00      	nop

00404fc0 <__multiply>:
  404fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404fc4:	690c      	ldr	r4, [r1, #16]
  404fc6:	6915      	ldr	r5, [r2, #16]
  404fc8:	42ac      	cmp	r4, r5
  404fca:	b083      	sub	sp, #12
  404fcc:	468b      	mov	fp, r1
  404fce:	4616      	mov	r6, r2
  404fd0:	da04      	bge.n	404fdc <__multiply+0x1c>
  404fd2:	4622      	mov	r2, r4
  404fd4:	46b3      	mov	fp, r6
  404fd6:	462c      	mov	r4, r5
  404fd8:	460e      	mov	r6, r1
  404fda:	4615      	mov	r5, r2
  404fdc:	f8db 3008 	ldr.w	r3, [fp, #8]
  404fe0:	f8db 1004 	ldr.w	r1, [fp, #4]
  404fe4:	eb04 0805 	add.w	r8, r4, r5
  404fe8:	4598      	cmp	r8, r3
  404fea:	bfc8      	it	gt
  404fec:	3101      	addgt	r1, #1
  404fee:	f7ff ff1d 	bl	404e2c <_Balloc>
  404ff2:	f100 0914 	add.w	r9, r0, #20
  404ff6:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  404ffa:	45d1      	cmp	r9, sl
  404ffc:	9000      	str	r0, [sp, #0]
  404ffe:	d205      	bcs.n	40500c <__multiply+0x4c>
  405000:	464b      	mov	r3, r9
  405002:	2100      	movs	r1, #0
  405004:	f843 1b04 	str.w	r1, [r3], #4
  405008:	459a      	cmp	sl, r3
  40500a:	d8fb      	bhi.n	405004 <__multiply+0x44>
  40500c:	f106 0c14 	add.w	ip, r6, #20
  405010:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  405014:	f10b 0b14 	add.w	fp, fp, #20
  405018:	459c      	cmp	ip, r3
  40501a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40501e:	d24c      	bcs.n	4050ba <__multiply+0xfa>
  405020:	f8cd a004 	str.w	sl, [sp, #4]
  405024:	469a      	mov	sl, r3
  405026:	f8dc 5000 	ldr.w	r5, [ip]
  40502a:	b2af      	uxth	r7, r5
  40502c:	b1ef      	cbz	r7, 40506a <__multiply+0xaa>
  40502e:	2100      	movs	r1, #0
  405030:	464d      	mov	r5, r9
  405032:	465e      	mov	r6, fp
  405034:	460c      	mov	r4, r1
  405036:	f856 2b04 	ldr.w	r2, [r6], #4
  40503a:	6828      	ldr	r0, [r5, #0]
  40503c:	b293      	uxth	r3, r2
  40503e:	b281      	uxth	r1, r0
  405040:	fb07 1303 	mla	r3, r7, r3, r1
  405044:	0c12      	lsrs	r2, r2, #16
  405046:	0c01      	lsrs	r1, r0, #16
  405048:	4423      	add	r3, r4
  40504a:	fb07 1102 	mla	r1, r7, r2, r1
  40504e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  405052:	b29b      	uxth	r3, r3
  405054:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  405058:	45b6      	cmp	lr, r6
  40505a:	f845 3b04 	str.w	r3, [r5], #4
  40505e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  405062:	d8e8      	bhi.n	405036 <__multiply+0x76>
  405064:	602c      	str	r4, [r5, #0]
  405066:	f8dc 5000 	ldr.w	r5, [ip]
  40506a:	0c2d      	lsrs	r5, r5, #16
  40506c:	d01d      	beq.n	4050aa <__multiply+0xea>
  40506e:	f8d9 3000 	ldr.w	r3, [r9]
  405072:	4648      	mov	r0, r9
  405074:	461c      	mov	r4, r3
  405076:	4659      	mov	r1, fp
  405078:	2200      	movs	r2, #0
  40507a:	880e      	ldrh	r6, [r1, #0]
  40507c:	0c24      	lsrs	r4, r4, #16
  40507e:	fb05 4406 	mla	r4, r5, r6, r4
  405082:	4422      	add	r2, r4
  405084:	b29b      	uxth	r3, r3
  405086:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40508a:	f840 3b04 	str.w	r3, [r0], #4
  40508e:	f851 3b04 	ldr.w	r3, [r1], #4
  405092:	6804      	ldr	r4, [r0, #0]
  405094:	0c1b      	lsrs	r3, r3, #16
  405096:	b2a6      	uxth	r6, r4
  405098:	fb05 6303 	mla	r3, r5, r3, r6
  40509c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  4050a0:	458e      	cmp	lr, r1
  4050a2:	ea4f 4213 	mov.w	r2, r3, lsr #16
  4050a6:	d8e8      	bhi.n	40507a <__multiply+0xba>
  4050a8:	6003      	str	r3, [r0, #0]
  4050aa:	f10c 0c04 	add.w	ip, ip, #4
  4050ae:	45e2      	cmp	sl, ip
  4050b0:	f109 0904 	add.w	r9, r9, #4
  4050b4:	d8b7      	bhi.n	405026 <__multiply+0x66>
  4050b6:	f8dd a004 	ldr.w	sl, [sp, #4]
  4050ba:	f1b8 0f00 	cmp.w	r8, #0
  4050be:	dd0b      	ble.n	4050d8 <__multiply+0x118>
  4050c0:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  4050c4:	f1aa 0a04 	sub.w	sl, sl, #4
  4050c8:	b11b      	cbz	r3, 4050d2 <__multiply+0x112>
  4050ca:	e005      	b.n	4050d8 <__multiply+0x118>
  4050cc:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4050d0:	b913      	cbnz	r3, 4050d8 <__multiply+0x118>
  4050d2:	f1b8 0801 	subs.w	r8, r8, #1
  4050d6:	d1f9      	bne.n	4050cc <__multiply+0x10c>
  4050d8:	9800      	ldr	r0, [sp, #0]
  4050da:	f8c0 8010 	str.w	r8, [r0, #16]
  4050de:	b003      	add	sp, #12
  4050e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004050e4 <__pow5mult>:
  4050e4:	f012 0303 	ands.w	r3, r2, #3
  4050e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4050ec:	4614      	mov	r4, r2
  4050ee:	4607      	mov	r7, r0
  4050f0:	d12e      	bne.n	405150 <__pow5mult+0x6c>
  4050f2:	460d      	mov	r5, r1
  4050f4:	10a4      	asrs	r4, r4, #2
  4050f6:	d01c      	beq.n	405132 <__pow5mult+0x4e>
  4050f8:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4050fa:	b396      	cbz	r6, 405162 <__pow5mult+0x7e>
  4050fc:	07e3      	lsls	r3, r4, #31
  4050fe:	f04f 0800 	mov.w	r8, #0
  405102:	d406      	bmi.n	405112 <__pow5mult+0x2e>
  405104:	1064      	asrs	r4, r4, #1
  405106:	d014      	beq.n	405132 <__pow5mult+0x4e>
  405108:	6830      	ldr	r0, [r6, #0]
  40510a:	b1a8      	cbz	r0, 405138 <__pow5mult+0x54>
  40510c:	4606      	mov	r6, r0
  40510e:	07e3      	lsls	r3, r4, #31
  405110:	d5f8      	bpl.n	405104 <__pow5mult+0x20>
  405112:	4632      	mov	r2, r6
  405114:	4629      	mov	r1, r5
  405116:	4638      	mov	r0, r7
  405118:	f7ff ff52 	bl	404fc0 <__multiply>
  40511c:	b1b5      	cbz	r5, 40514c <__pow5mult+0x68>
  40511e:	686a      	ldr	r2, [r5, #4]
  405120:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405122:	1064      	asrs	r4, r4, #1
  405124:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405128:	6029      	str	r1, [r5, #0]
  40512a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40512e:	4605      	mov	r5, r0
  405130:	d1ea      	bne.n	405108 <__pow5mult+0x24>
  405132:	4628      	mov	r0, r5
  405134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405138:	4632      	mov	r2, r6
  40513a:	4631      	mov	r1, r6
  40513c:	4638      	mov	r0, r7
  40513e:	f7ff ff3f 	bl	404fc0 <__multiply>
  405142:	6030      	str	r0, [r6, #0]
  405144:	f8c0 8000 	str.w	r8, [r0]
  405148:	4606      	mov	r6, r0
  40514a:	e7e0      	b.n	40510e <__pow5mult+0x2a>
  40514c:	4605      	mov	r5, r0
  40514e:	e7d9      	b.n	405104 <__pow5mult+0x20>
  405150:	1e5a      	subs	r2, r3, #1
  405152:	4d0b      	ldr	r5, [pc, #44]	; (405180 <__pow5mult+0x9c>)
  405154:	2300      	movs	r3, #0
  405156:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40515a:	f7ff fe97 	bl	404e8c <__multadd>
  40515e:	4605      	mov	r5, r0
  405160:	e7c8      	b.n	4050f4 <__pow5mult+0x10>
  405162:	2101      	movs	r1, #1
  405164:	4638      	mov	r0, r7
  405166:	f7ff fe61 	bl	404e2c <_Balloc>
  40516a:	f240 2171 	movw	r1, #625	; 0x271
  40516e:	2201      	movs	r2, #1
  405170:	2300      	movs	r3, #0
  405172:	6141      	str	r1, [r0, #20]
  405174:	6102      	str	r2, [r0, #16]
  405176:	4606      	mov	r6, r0
  405178:	64b8      	str	r0, [r7, #72]	; 0x48
  40517a:	6003      	str	r3, [r0, #0]
  40517c:	e7be      	b.n	4050fc <__pow5mult+0x18>
  40517e:	bf00      	nop
  405180:	00406eb8 	.word	0x00406eb8

00405184 <__lshift>:
  405184:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405188:	4691      	mov	r9, r2
  40518a:	690a      	ldr	r2, [r1, #16]
  40518c:	688b      	ldr	r3, [r1, #8]
  40518e:	ea4f 1469 	mov.w	r4, r9, asr #5
  405192:	eb04 0802 	add.w	r8, r4, r2
  405196:	f108 0501 	add.w	r5, r8, #1
  40519a:	429d      	cmp	r5, r3
  40519c:	460e      	mov	r6, r1
  40519e:	4607      	mov	r7, r0
  4051a0:	6849      	ldr	r1, [r1, #4]
  4051a2:	dd04      	ble.n	4051ae <__lshift+0x2a>
  4051a4:	005b      	lsls	r3, r3, #1
  4051a6:	429d      	cmp	r5, r3
  4051a8:	f101 0101 	add.w	r1, r1, #1
  4051ac:	dcfa      	bgt.n	4051a4 <__lshift+0x20>
  4051ae:	4638      	mov	r0, r7
  4051b0:	f7ff fe3c 	bl	404e2c <_Balloc>
  4051b4:	2c00      	cmp	r4, #0
  4051b6:	f100 0314 	add.w	r3, r0, #20
  4051ba:	dd06      	ble.n	4051ca <__lshift+0x46>
  4051bc:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  4051c0:	2100      	movs	r1, #0
  4051c2:	f843 1b04 	str.w	r1, [r3], #4
  4051c6:	429a      	cmp	r2, r3
  4051c8:	d1fb      	bne.n	4051c2 <__lshift+0x3e>
  4051ca:	6934      	ldr	r4, [r6, #16]
  4051cc:	f106 0114 	add.w	r1, r6, #20
  4051d0:	f019 091f 	ands.w	r9, r9, #31
  4051d4:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4051d8:	d01d      	beq.n	405216 <__lshift+0x92>
  4051da:	f1c9 0c20 	rsb	ip, r9, #32
  4051de:	2200      	movs	r2, #0
  4051e0:	680c      	ldr	r4, [r1, #0]
  4051e2:	fa04 f409 	lsl.w	r4, r4, r9
  4051e6:	4314      	orrs	r4, r2
  4051e8:	f843 4b04 	str.w	r4, [r3], #4
  4051ec:	f851 2b04 	ldr.w	r2, [r1], #4
  4051f0:	458e      	cmp	lr, r1
  4051f2:	fa22 f20c 	lsr.w	r2, r2, ip
  4051f6:	d8f3      	bhi.n	4051e0 <__lshift+0x5c>
  4051f8:	601a      	str	r2, [r3, #0]
  4051fa:	b10a      	cbz	r2, 405200 <__lshift+0x7c>
  4051fc:	f108 0502 	add.w	r5, r8, #2
  405200:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405202:	6872      	ldr	r2, [r6, #4]
  405204:	3d01      	subs	r5, #1
  405206:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40520a:	6105      	str	r5, [r0, #16]
  40520c:	6031      	str	r1, [r6, #0]
  40520e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405212:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405216:	3b04      	subs	r3, #4
  405218:	f851 2b04 	ldr.w	r2, [r1], #4
  40521c:	f843 2f04 	str.w	r2, [r3, #4]!
  405220:	458e      	cmp	lr, r1
  405222:	d8f9      	bhi.n	405218 <__lshift+0x94>
  405224:	e7ec      	b.n	405200 <__lshift+0x7c>
  405226:	bf00      	nop

00405228 <__mcmp>:
  405228:	b430      	push	{r4, r5}
  40522a:	690b      	ldr	r3, [r1, #16]
  40522c:	4605      	mov	r5, r0
  40522e:	6900      	ldr	r0, [r0, #16]
  405230:	1ac0      	subs	r0, r0, r3
  405232:	d10f      	bne.n	405254 <__mcmp+0x2c>
  405234:	009b      	lsls	r3, r3, #2
  405236:	3514      	adds	r5, #20
  405238:	3114      	adds	r1, #20
  40523a:	4419      	add	r1, r3
  40523c:	442b      	add	r3, r5
  40523e:	e001      	b.n	405244 <__mcmp+0x1c>
  405240:	429d      	cmp	r5, r3
  405242:	d207      	bcs.n	405254 <__mcmp+0x2c>
  405244:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405248:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40524c:	4294      	cmp	r4, r2
  40524e:	d0f7      	beq.n	405240 <__mcmp+0x18>
  405250:	d302      	bcc.n	405258 <__mcmp+0x30>
  405252:	2001      	movs	r0, #1
  405254:	bc30      	pop	{r4, r5}
  405256:	4770      	bx	lr
  405258:	f04f 30ff 	mov.w	r0, #4294967295
  40525c:	e7fa      	b.n	405254 <__mcmp+0x2c>
  40525e:	bf00      	nop

00405260 <__mdiff>:
  405260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405264:	690f      	ldr	r7, [r1, #16]
  405266:	460e      	mov	r6, r1
  405268:	6911      	ldr	r1, [r2, #16]
  40526a:	1a7f      	subs	r7, r7, r1
  40526c:	2f00      	cmp	r7, #0
  40526e:	4690      	mov	r8, r2
  405270:	d117      	bne.n	4052a2 <__mdiff+0x42>
  405272:	0089      	lsls	r1, r1, #2
  405274:	f106 0514 	add.w	r5, r6, #20
  405278:	f102 0e14 	add.w	lr, r2, #20
  40527c:	186b      	adds	r3, r5, r1
  40527e:	4471      	add	r1, lr
  405280:	e001      	b.n	405286 <__mdiff+0x26>
  405282:	429d      	cmp	r5, r3
  405284:	d25c      	bcs.n	405340 <__mdiff+0xe0>
  405286:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40528a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40528e:	42a2      	cmp	r2, r4
  405290:	d0f7      	beq.n	405282 <__mdiff+0x22>
  405292:	d25e      	bcs.n	405352 <__mdiff+0xf2>
  405294:	4633      	mov	r3, r6
  405296:	462c      	mov	r4, r5
  405298:	4646      	mov	r6, r8
  40529a:	4675      	mov	r5, lr
  40529c:	4698      	mov	r8, r3
  40529e:	2701      	movs	r7, #1
  4052a0:	e005      	b.n	4052ae <__mdiff+0x4e>
  4052a2:	db58      	blt.n	405356 <__mdiff+0xf6>
  4052a4:	f106 0514 	add.w	r5, r6, #20
  4052a8:	f108 0414 	add.w	r4, r8, #20
  4052ac:	2700      	movs	r7, #0
  4052ae:	6871      	ldr	r1, [r6, #4]
  4052b0:	f7ff fdbc 	bl	404e2c <_Balloc>
  4052b4:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4052b8:	6936      	ldr	r6, [r6, #16]
  4052ba:	60c7      	str	r7, [r0, #12]
  4052bc:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4052c0:	46a6      	mov	lr, r4
  4052c2:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4052c6:	f100 0414 	add.w	r4, r0, #20
  4052ca:	2300      	movs	r3, #0
  4052cc:	f85e 1b04 	ldr.w	r1, [lr], #4
  4052d0:	f855 8b04 	ldr.w	r8, [r5], #4
  4052d4:	b28a      	uxth	r2, r1
  4052d6:	fa13 f388 	uxtah	r3, r3, r8
  4052da:	0c09      	lsrs	r1, r1, #16
  4052dc:	1a9a      	subs	r2, r3, r2
  4052de:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4052e2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4052e6:	b292      	uxth	r2, r2
  4052e8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4052ec:	45f4      	cmp	ip, lr
  4052ee:	f844 2b04 	str.w	r2, [r4], #4
  4052f2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4052f6:	d8e9      	bhi.n	4052cc <__mdiff+0x6c>
  4052f8:	42af      	cmp	r7, r5
  4052fa:	d917      	bls.n	40532c <__mdiff+0xcc>
  4052fc:	46a4      	mov	ip, r4
  4052fe:	46ae      	mov	lr, r5
  405300:	f85e 2b04 	ldr.w	r2, [lr], #4
  405304:	fa13 f382 	uxtah	r3, r3, r2
  405308:	1419      	asrs	r1, r3, #16
  40530a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40530e:	b29b      	uxth	r3, r3
  405310:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  405314:	4577      	cmp	r7, lr
  405316:	f84c 2b04 	str.w	r2, [ip], #4
  40531a:	ea4f 4321 	mov.w	r3, r1, asr #16
  40531e:	d8ef      	bhi.n	405300 <__mdiff+0xa0>
  405320:	43ed      	mvns	r5, r5
  405322:	442f      	add	r7, r5
  405324:	f027 0703 	bic.w	r7, r7, #3
  405328:	3704      	adds	r7, #4
  40532a:	443c      	add	r4, r7
  40532c:	3c04      	subs	r4, #4
  40532e:	b922      	cbnz	r2, 40533a <__mdiff+0xda>
  405330:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  405334:	3e01      	subs	r6, #1
  405336:	2b00      	cmp	r3, #0
  405338:	d0fa      	beq.n	405330 <__mdiff+0xd0>
  40533a:	6106      	str	r6, [r0, #16]
  40533c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405340:	2100      	movs	r1, #0
  405342:	f7ff fd73 	bl	404e2c <_Balloc>
  405346:	2201      	movs	r2, #1
  405348:	2300      	movs	r3, #0
  40534a:	6102      	str	r2, [r0, #16]
  40534c:	6143      	str	r3, [r0, #20]
  40534e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405352:	4674      	mov	r4, lr
  405354:	e7ab      	b.n	4052ae <__mdiff+0x4e>
  405356:	4633      	mov	r3, r6
  405358:	f106 0414 	add.w	r4, r6, #20
  40535c:	f102 0514 	add.w	r5, r2, #20
  405360:	4616      	mov	r6, r2
  405362:	2701      	movs	r7, #1
  405364:	4698      	mov	r8, r3
  405366:	e7a2      	b.n	4052ae <__mdiff+0x4e>

00405368 <__d2b>:
  405368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40536c:	b082      	sub	sp, #8
  40536e:	2101      	movs	r1, #1
  405370:	461c      	mov	r4, r3
  405372:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405376:	4615      	mov	r5, r2
  405378:	9e08      	ldr	r6, [sp, #32]
  40537a:	f7ff fd57 	bl	404e2c <_Balloc>
  40537e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405382:	4680      	mov	r8, r0
  405384:	b10f      	cbz	r7, 40538a <__d2b+0x22>
  405386:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40538a:	9401      	str	r4, [sp, #4]
  40538c:	b31d      	cbz	r5, 4053d6 <__d2b+0x6e>
  40538e:	a802      	add	r0, sp, #8
  405390:	f840 5d08 	str.w	r5, [r0, #-8]!
  405394:	f7ff fdda 	bl	404f4c <__lo0bits>
  405398:	2800      	cmp	r0, #0
  40539a:	d134      	bne.n	405406 <__d2b+0x9e>
  40539c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4053a0:	f8c8 2014 	str.w	r2, [r8, #20]
  4053a4:	2b00      	cmp	r3, #0
  4053a6:	bf0c      	ite	eq
  4053a8:	2101      	moveq	r1, #1
  4053aa:	2102      	movne	r1, #2
  4053ac:	f8c8 3018 	str.w	r3, [r8, #24]
  4053b0:	f8c8 1010 	str.w	r1, [r8, #16]
  4053b4:	b9df      	cbnz	r7, 4053ee <__d2b+0x86>
  4053b6:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4053ba:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4053be:	6030      	str	r0, [r6, #0]
  4053c0:	6918      	ldr	r0, [r3, #16]
  4053c2:	f7ff fda3 	bl	404f0c <__hi0bits>
  4053c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4053c8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4053cc:	6018      	str	r0, [r3, #0]
  4053ce:	4640      	mov	r0, r8
  4053d0:	b002      	add	sp, #8
  4053d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4053d6:	a801      	add	r0, sp, #4
  4053d8:	f7ff fdb8 	bl	404f4c <__lo0bits>
  4053dc:	9b01      	ldr	r3, [sp, #4]
  4053de:	f8c8 3014 	str.w	r3, [r8, #20]
  4053e2:	2101      	movs	r1, #1
  4053e4:	3020      	adds	r0, #32
  4053e6:	f8c8 1010 	str.w	r1, [r8, #16]
  4053ea:	2f00      	cmp	r7, #0
  4053ec:	d0e3      	beq.n	4053b6 <__d2b+0x4e>
  4053ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4053f0:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4053f4:	4407      	add	r7, r0
  4053f6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4053fa:	6037      	str	r7, [r6, #0]
  4053fc:	6018      	str	r0, [r3, #0]
  4053fe:	4640      	mov	r0, r8
  405400:	b002      	add	sp, #8
  405402:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405406:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40540a:	f1c0 0220 	rsb	r2, r0, #32
  40540e:	fa03 f202 	lsl.w	r2, r3, r2
  405412:	430a      	orrs	r2, r1
  405414:	40c3      	lsrs	r3, r0
  405416:	9301      	str	r3, [sp, #4]
  405418:	f8c8 2014 	str.w	r2, [r8, #20]
  40541c:	e7c2      	b.n	4053a4 <__d2b+0x3c>
  40541e:	bf00      	nop

00405420 <_sbrk_r>:
  405420:	b538      	push	{r3, r4, r5, lr}
  405422:	4c07      	ldr	r4, [pc, #28]	; (405440 <_sbrk_r+0x20>)
  405424:	2300      	movs	r3, #0
  405426:	4605      	mov	r5, r0
  405428:	4608      	mov	r0, r1
  40542a:	6023      	str	r3, [r4, #0]
  40542c:	f7fc f848 	bl	4014c0 <_sbrk>
  405430:	1c43      	adds	r3, r0, #1
  405432:	d000      	beq.n	405436 <_sbrk_r+0x16>
  405434:	bd38      	pop	{r3, r4, r5, pc}
  405436:	6823      	ldr	r3, [r4, #0]
  405438:	2b00      	cmp	r3, #0
  40543a:	d0fb      	beq.n	405434 <_sbrk_r+0x14>
  40543c:	602b      	str	r3, [r5, #0]
  40543e:	bd38      	pop	{r3, r4, r5, pc}
  405440:	20400cdc 	.word	0x20400cdc
	...

00405480 <strlen>:
  405480:	f890 f000 	pld	[r0]
  405484:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405488:	f020 0107 	bic.w	r1, r0, #7
  40548c:	f06f 0c00 	mvn.w	ip, #0
  405490:	f010 0407 	ands.w	r4, r0, #7
  405494:	f891 f020 	pld	[r1, #32]
  405498:	f040 8049 	bne.w	40552e <strlen+0xae>
  40549c:	f04f 0400 	mov.w	r4, #0
  4054a0:	f06f 0007 	mvn.w	r0, #7
  4054a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4054a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4054ac:	f100 0008 	add.w	r0, r0, #8
  4054b0:	fa82 f24c 	uadd8	r2, r2, ip
  4054b4:	faa4 f28c 	sel	r2, r4, ip
  4054b8:	fa83 f34c 	uadd8	r3, r3, ip
  4054bc:	faa2 f38c 	sel	r3, r2, ip
  4054c0:	bb4b      	cbnz	r3, 405516 <strlen+0x96>
  4054c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4054c6:	fa82 f24c 	uadd8	r2, r2, ip
  4054ca:	f100 0008 	add.w	r0, r0, #8
  4054ce:	faa4 f28c 	sel	r2, r4, ip
  4054d2:	fa83 f34c 	uadd8	r3, r3, ip
  4054d6:	faa2 f38c 	sel	r3, r2, ip
  4054da:	b9e3      	cbnz	r3, 405516 <strlen+0x96>
  4054dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4054e0:	fa82 f24c 	uadd8	r2, r2, ip
  4054e4:	f100 0008 	add.w	r0, r0, #8
  4054e8:	faa4 f28c 	sel	r2, r4, ip
  4054ec:	fa83 f34c 	uadd8	r3, r3, ip
  4054f0:	faa2 f38c 	sel	r3, r2, ip
  4054f4:	b97b      	cbnz	r3, 405516 <strlen+0x96>
  4054f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4054fa:	f101 0120 	add.w	r1, r1, #32
  4054fe:	fa82 f24c 	uadd8	r2, r2, ip
  405502:	f100 0008 	add.w	r0, r0, #8
  405506:	faa4 f28c 	sel	r2, r4, ip
  40550a:	fa83 f34c 	uadd8	r3, r3, ip
  40550e:	faa2 f38c 	sel	r3, r2, ip
  405512:	2b00      	cmp	r3, #0
  405514:	d0c6      	beq.n	4054a4 <strlen+0x24>
  405516:	2a00      	cmp	r2, #0
  405518:	bf04      	itt	eq
  40551a:	3004      	addeq	r0, #4
  40551c:	461a      	moveq	r2, r3
  40551e:	ba12      	rev	r2, r2
  405520:	fab2 f282 	clz	r2, r2
  405524:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  405528:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40552c:	4770      	bx	lr
  40552e:	e9d1 2300 	ldrd	r2, r3, [r1]
  405532:	f004 0503 	and.w	r5, r4, #3
  405536:	f1c4 0000 	rsb	r0, r4, #0
  40553a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40553e:	f014 0f04 	tst.w	r4, #4
  405542:	f891 f040 	pld	[r1, #64]	; 0x40
  405546:	fa0c f505 	lsl.w	r5, ip, r5
  40554a:	ea62 0205 	orn	r2, r2, r5
  40554e:	bf1c      	itt	ne
  405550:	ea63 0305 	ornne	r3, r3, r5
  405554:	4662      	movne	r2, ip
  405556:	f04f 0400 	mov.w	r4, #0
  40555a:	e7a9      	b.n	4054b0 <strlen+0x30>

0040555c <__ssprint_r>:
  40555c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405560:	6893      	ldr	r3, [r2, #8]
  405562:	b083      	sub	sp, #12
  405564:	4690      	mov	r8, r2
  405566:	2b00      	cmp	r3, #0
  405568:	d070      	beq.n	40564c <__ssprint_r+0xf0>
  40556a:	4682      	mov	sl, r0
  40556c:	460c      	mov	r4, r1
  40556e:	6817      	ldr	r7, [r2, #0]
  405570:	688d      	ldr	r5, [r1, #8]
  405572:	6808      	ldr	r0, [r1, #0]
  405574:	e042      	b.n	4055fc <__ssprint_r+0xa0>
  405576:	89a3      	ldrh	r3, [r4, #12]
  405578:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40557c:	d02e      	beq.n	4055dc <__ssprint_r+0x80>
  40557e:	6965      	ldr	r5, [r4, #20]
  405580:	6921      	ldr	r1, [r4, #16]
  405582:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405586:	eba0 0b01 	sub.w	fp, r0, r1
  40558a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40558e:	f10b 0001 	add.w	r0, fp, #1
  405592:	106d      	asrs	r5, r5, #1
  405594:	4430      	add	r0, r6
  405596:	42a8      	cmp	r0, r5
  405598:	462a      	mov	r2, r5
  40559a:	bf84      	itt	hi
  40559c:	4605      	movhi	r5, r0
  40559e:	462a      	movhi	r2, r5
  4055a0:	055b      	lsls	r3, r3, #21
  4055a2:	d538      	bpl.n	405616 <__ssprint_r+0xba>
  4055a4:	4611      	mov	r1, r2
  4055a6:	4650      	mov	r0, sl
  4055a8:	f7ff f894 	bl	4046d4 <_malloc_r>
  4055ac:	2800      	cmp	r0, #0
  4055ae:	d03c      	beq.n	40562a <__ssprint_r+0xce>
  4055b0:	465a      	mov	r2, fp
  4055b2:	6921      	ldr	r1, [r4, #16]
  4055b4:	9001      	str	r0, [sp, #4]
  4055b6:	f7ff fb93 	bl	404ce0 <memcpy>
  4055ba:	89a2      	ldrh	r2, [r4, #12]
  4055bc:	9b01      	ldr	r3, [sp, #4]
  4055be:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4055c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4055c6:	81a2      	strh	r2, [r4, #12]
  4055c8:	eba5 020b 	sub.w	r2, r5, fp
  4055cc:	eb03 000b 	add.w	r0, r3, fp
  4055d0:	6165      	str	r5, [r4, #20]
  4055d2:	6123      	str	r3, [r4, #16]
  4055d4:	6020      	str	r0, [r4, #0]
  4055d6:	60a2      	str	r2, [r4, #8]
  4055d8:	4635      	mov	r5, r6
  4055da:	46b3      	mov	fp, r6
  4055dc:	465a      	mov	r2, fp
  4055de:	4649      	mov	r1, r9
  4055e0:	f000 fa18 	bl	405a14 <memmove>
  4055e4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4055e8:	68a2      	ldr	r2, [r4, #8]
  4055ea:	6820      	ldr	r0, [r4, #0]
  4055ec:	1b55      	subs	r5, r2, r5
  4055ee:	4458      	add	r0, fp
  4055f0:	1b9e      	subs	r6, r3, r6
  4055f2:	60a5      	str	r5, [r4, #8]
  4055f4:	6020      	str	r0, [r4, #0]
  4055f6:	f8c8 6008 	str.w	r6, [r8, #8]
  4055fa:	b33e      	cbz	r6, 40564c <__ssprint_r+0xf0>
  4055fc:	687e      	ldr	r6, [r7, #4]
  4055fe:	463b      	mov	r3, r7
  405600:	3708      	adds	r7, #8
  405602:	2e00      	cmp	r6, #0
  405604:	d0fa      	beq.n	4055fc <__ssprint_r+0xa0>
  405606:	42ae      	cmp	r6, r5
  405608:	f8d3 9000 	ldr.w	r9, [r3]
  40560c:	46ab      	mov	fp, r5
  40560e:	d2b2      	bcs.n	405576 <__ssprint_r+0x1a>
  405610:	4635      	mov	r5, r6
  405612:	46b3      	mov	fp, r6
  405614:	e7e2      	b.n	4055dc <__ssprint_r+0x80>
  405616:	4650      	mov	r0, sl
  405618:	f000 fa60 	bl	405adc <_realloc_r>
  40561c:	4603      	mov	r3, r0
  40561e:	2800      	cmp	r0, #0
  405620:	d1d2      	bne.n	4055c8 <__ssprint_r+0x6c>
  405622:	6921      	ldr	r1, [r4, #16]
  405624:	4650      	mov	r0, sl
  405626:	f000 f8f9 	bl	40581c <_free_r>
  40562a:	230c      	movs	r3, #12
  40562c:	f8ca 3000 	str.w	r3, [sl]
  405630:	89a3      	ldrh	r3, [r4, #12]
  405632:	2200      	movs	r2, #0
  405634:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405638:	f04f 30ff 	mov.w	r0, #4294967295
  40563c:	81a3      	strh	r3, [r4, #12]
  40563e:	f8c8 2008 	str.w	r2, [r8, #8]
  405642:	f8c8 2004 	str.w	r2, [r8, #4]
  405646:	b003      	add	sp, #12
  405648:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40564c:	2000      	movs	r0, #0
  40564e:	f8c8 0004 	str.w	r0, [r8, #4]
  405652:	b003      	add	sp, #12
  405654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405658 <__register_exitproc>:
  405658:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40565c:	4d2c      	ldr	r5, [pc, #176]	; (405710 <__register_exitproc+0xb8>)
  40565e:	4606      	mov	r6, r0
  405660:	6828      	ldr	r0, [r5, #0]
  405662:	4698      	mov	r8, r3
  405664:	460f      	mov	r7, r1
  405666:	4691      	mov	r9, r2
  405668:	f7ff f830 	bl	4046cc <__retarget_lock_acquire_recursive>
  40566c:	4b29      	ldr	r3, [pc, #164]	; (405714 <__register_exitproc+0xbc>)
  40566e:	681c      	ldr	r4, [r3, #0]
  405670:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405674:	2b00      	cmp	r3, #0
  405676:	d03e      	beq.n	4056f6 <__register_exitproc+0x9e>
  405678:	685a      	ldr	r2, [r3, #4]
  40567a:	2a1f      	cmp	r2, #31
  40567c:	dc1c      	bgt.n	4056b8 <__register_exitproc+0x60>
  40567e:	f102 0e01 	add.w	lr, r2, #1
  405682:	b176      	cbz	r6, 4056a2 <__register_exitproc+0x4a>
  405684:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405688:	2401      	movs	r4, #1
  40568a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40568e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405692:	4094      	lsls	r4, r2
  405694:	4320      	orrs	r0, r4
  405696:	2e02      	cmp	r6, #2
  405698:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40569c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4056a0:	d023      	beq.n	4056ea <__register_exitproc+0x92>
  4056a2:	3202      	adds	r2, #2
  4056a4:	f8c3 e004 	str.w	lr, [r3, #4]
  4056a8:	6828      	ldr	r0, [r5, #0]
  4056aa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4056ae:	f7ff f80f 	bl	4046d0 <__retarget_lock_release_recursive>
  4056b2:	2000      	movs	r0, #0
  4056b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4056b8:	4b17      	ldr	r3, [pc, #92]	; (405718 <__register_exitproc+0xc0>)
  4056ba:	b30b      	cbz	r3, 405700 <__register_exitproc+0xa8>
  4056bc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4056c0:	f3af 8000 	nop.w
  4056c4:	4603      	mov	r3, r0
  4056c6:	b1d8      	cbz	r0, 405700 <__register_exitproc+0xa8>
  4056c8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4056cc:	6002      	str	r2, [r0, #0]
  4056ce:	2100      	movs	r1, #0
  4056d0:	6041      	str	r1, [r0, #4]
  4056d2:	460a      	mov	r2, r1
  4056d4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4056d8:	f04f 0e01 	mov.w	lr, #1
  4056dc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4056e0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4056e4:	2e00      	cmp	r6, #0
  4056e6:	d0dc      	beq.n	4056a2 <__register_exitproc+0x4a>
  4056e8:	e7cc      	b.n	405684 <__register_exitproc+0x2c>
  4056ea:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4056ee:	430c      	orrs	r4, r1
  4056f0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4056f4:	e7d5      	b.n	4056a2 <__register_exitproc+0x4a>
  4056f6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4056fa:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4056fe:	e7bb      	b.n	405678 <__register_exitproc+0x20>
  405700:	6828      	ldr	r0, [r5, #0]
  405702:	f7fe ffe5 	bl	4046d0 <__retarget_lock_release_recursive>
  405706:	f04f 30ff 	mov.w	r0, #4294967295
  40570a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40570e:	bf00      	nop
  405710:	20400450 	.word	0x20400450
  405714:	00406d4c 	.word	0x00406d4c
  405718:	00000000 	.word	0x00000000

0040571c <_calloc_r>:
  40571c:	b510      	push	{r4, lr}
  40571e:	fb02 f101 	mul.w	r1, r2, r1
  405722:	f7fe ffd7 	bl	4046d4 <_malloc_r>
  405726:	4604      	mov	r4, r0
  405728:	b1d8      	cbz	r0, 405762 <_calloc_r+0x46>
  40572a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40572e:	f022 0203 	bic.w	r2, r2, #3
  405732:	3a04      	subs	r2, #4
  405734:	2a24      	cmp	r2, #36	; 0x24
  405736:	d818      	bhi.n	40576a <_calloc_r+0x4e>
  405738:	2a13      	cmp	r2, #19
  40573a:	d914      	bls.n	405766 <_calloc_r+0x4a>
  40573c:	2300      	movs	r3, #0
  40573e:	2a1b      	cmp	r2, #27
  405740:	6003      	str	r3, [r0, #0]
  405742:	6043      	str	r3, [r0, #4]
  405744:	d916      	bls.n	405774 <_calloc_r+0x58>
  405746:	2a24      	cmp	r2, #36	; 0x24
  405748:	6083      	str	r3, [r0, #8]
  40574a:	60c3      	str	r3, [r0, #12]
  40574c:	bf11      	iteee	ne
  40574e:	f100 0210 	addne.w	r2, r0, #16
  405752:	6103      	streq	r3, [r0, #16]
  405754:	6143      	streq	r3, [r0, #20]
  405756:	f100 0218 	addeq.w	r2, r0, #24
  40575a:	2300      	movs	r3, #0
  40575c:	6013      	str	r3, [r2, #0]
  40575e:	6053      	str	r3, [r2, #4]
  405760:	6093      	str	r3, [r2, #8]
  405762:	4620      	mov	r0, r4
  405764:	bd10      	pop	{r4, pc}
  405766:	4602      	mov	r2, r0
  405768:	e7f7      	b.n	40575a <_calloc_r+0x3e>
  40576a:	2100      	movs	r1, #0
  40576c:	f7fc fd16 	bl	40219c <memset>
  405770:	4620      	mov	r0, r4
  405772:	bd10      	pop	{r4, pc}
  405774:	f100 0208 	add.w	r2, r0, #8
  405778:	e7ef      	b.n	40575a <_calloc_r+0x3e>
  40577a:	bf00      	nop

0040577c <_malloc_trim_r>:
  40577c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40577e:	4f24      	ldr	r7, [pc, #144]	; (405810 <_malloc_trim_r+0x94>)
  405780:	460c      	mov	r4, r1
  405782:	4606      	mov	r6, r0
  405784:	f7ff fb46 	bl	404e14 <__malloc_lock>
  405788:	68bb      	ldr	r3, [r7, #8]
  40578a:	685d      	ldr	r5, [r3, #4]
  40578c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405790:	310f      	adds	r1, #15
  405792:	f025 0503 	bic.w	r5, r5, #3
  405796:	4429      	add	r1, r5
  405798:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40579c:	f021 010f 	bic.w	r1, r1, #15
  4057a0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4057a4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4057a8:	db07      	blt.n	4057ba <_malloc_trim_r+0x3e>
  4057aa:	2100      	movs	r1, #0
  4057ac:	4630      	mov	r0, r6
  4057ae:	f7ff fe37 	bl	405420 <_sbrk_r>
  4057b2:	68bb      	ldr	r3, [r7, #8]
  4057b4:	442b      	add	r3, r5
  4057b6:	4298      	cmp	r0, r3
  4057b8:	d004      	beq.n	4057c4 <_malloc_trim_r+0x48>
  4057ba:	4630      	mov	r0, r6
  4057bc:	f7ff fb30 	bl	404e20 <__malloc_unlock>
  4057c0:	2000      	movs	r0, #0
  4057c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4057c4:	4261      	negs	r1, r4
  4057c6:	4630      	mov	r0, r6
  4057c8:	f7ff fe2a 	bl	405420 <_sbrk_r>
  4057cc:	3001      	adds	r0, #1
  4057ce:	d00d      	beq.n	4057ec <_malloc_trim_r+0x70>
  4057d0:	4b10      	ldr	r3, [pc, #64]	; (405814 <_malloc_trim_r+0x98>)
  4057d2:	68ba      	ldr	r2, [r7, #8]
  4057d4:	6819      	ldr	r1, [r3, #0]
  4057d6:	1b2d      	subs	r5, r5, r4
  4057d8:	f045 0501 	orr.w	r5, r5, #1
  4057dc:	4630      	mov	r0, r6
  4057de:	1b09      	subs	r1, r1, r4
  4057e0:	6055      	str	r5, [r2, #4]
  4057e2:	6019      	str	r1, [r3, #0]
  4057e4:	f7ff fb1c 	bl	404e20 <__malloc_unlock>
  4057e8:	2001      	movs	r0, #1
  4057ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4057ec:	2100      	movs	r1, #0
  4057ee:	4630      	mov	r0, r6
  4057f0:	f7ff fe16 	bl	405420 <_sbrk_r>
  4057f4:	68ba      	ldr	r2, [r7, #8]
  4057f6:	1a83      	subs	r3, r0, r2
  4057f8:	2b0f      	cmp	r3, #15
  4057fa:	ddde      	ble.n	4057ba <_malloc_trim_r+0x3e>
  4057fc:	4c06      	ldr	r4, [pc, #24]	; (405818 <_malloc_trim_r+0x9c>)
  4057fe:	4905      	ldr	r1, [pc, #20]	; (405814 <_malloc_trim_r+0x98>)
  405800:	6824      	ldr	r4, [r4, #0]
  405802:	f043 0301 	orr.w	r3, r3, #1
  405806:	1b00      	subs	r0, r0, r4
  405808:	6053      	str	r3, [r2, #4]
  40580a:	6008      	str	r0, [r1, #0]
  40580c:	e7d5      	b.n	4057ba <_malloc_trim_r+0x3e>
  40580e:	bf00      	nop
  405810:	20400454 	.word	0x20400454
  405814:	20400c78 	.word	0x20400c78
  405818:	2040085c 	.word	0x2040085c

0040581c <_free_r>:
  40581c:	2900      	cmp	r1, #0
  40581e:	d044      	beq.n	4058aa <_free_r+0x8e>
  405820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405824:	460d      	mov	r5, r1
  405826:	4680      	mov	r8, r0
  405828:	f7ff faf4 	bl	404e14 <__malloc_lock>
  40582c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405830:	4969      	ldr	r1, [pc, #420]	; (4059d8 <_free_r+0x1bc>)
  405832:	f027 0301 	bic.w	r3, r7, #1
  405836:	f1a5 0408 	sub.w	r4, r5, #8
  40583a:	18e2      	adds	r2, r4, r3
  40583c:	688e      	ldr	r6, [r1, #8]
  40583e:	6850      	ldr	r0, [r2, #4]
  405840:	42b2      	cmp	r2, r6
  405842:	f020 0003 	bic.w	r0, r0, #3
  405846:	d05e      	beq.n	405906 <_free_r+0xea>
  405848:	07fe      	lsls	r6, r7, #31
  40584a:	6050      	str	r0, [r2, #4]
  40584c:	d40b      	bmi.n	405866 <_free_r+0x4a>
  40584e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405852:	1be4      	subs	r4, r4, r7
  405854:	f101 0e08 	add.w	lr, r1, #8
  405858:	68a5      	ldr	r5, [r4, #8]
  40585a:	4575      	cmp	r5, lr
  40585c:	443b      	add	r3, r7
  40585e:	d06d      	beq.n	40593c <_free_r+0x120>
  405860:	68e7      	ldr	r7, [r4, #12]
  405862:	60ef      	str	r7, [r5, #12]
  405864:	60bd      	str	r5, [r7, #8]
  405866:	1815      	adds	r5, r2, r0
  405868:	686d      	ldr	r5, [r5, #4]
  40586a:	07ed      	lsls	r5, r5, #31
  40586c:	d53e      	bpl.n	4058ec <_free_r+0xd0>
  40586e:	f043 0201 	orr.w	r2, r3, #1
  405872:	6062      	str	r2, [r4, #4]
  405874:	50e3      	str	r3, [r4, r3]
  405876:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40587a:	d217      	bcs.n	4058ac <_free_r+0x90>
  40587c:	08db      	lsrs	r3, r3, #3
  40587e:	1c58      	adds	r0, r3, #1
  405880:	109a      	asrs	r2, r3, #2
  405882:	684d      	ldr	r5, [r1, #4]
  405884:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405888:	60a7      	str	r7, [r4, #8]
  40588a:	2301      	movs	r3, #1
  40588c:	4093      	lsls	r3, r2
  40588e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405892:	432b      	orrs	r3, r5
  405894:	3a08      	subs	r2, #8
  405896:	60e2      	str	r2, [r4, #12]
  405898:	604b      	str	r3, [r1, #4]
  40589a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40589e:	60fc      	str	r4, [r7, #12]
  4058a0:	4640      	mov	r0, r8
  4058a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4058a6:	f7ff babb 	b.w	404e20 <__malloc_unlock>
  4058aa:	4770      	bx	lr
  4058ac:	0a5a      	lsrs	r2, r3, #9
  4058ae:	2a04      	cmp	r2, #4
  4058b0:	d852      	bhi.n	405958 <_free_r+0x13c>
  4058b2:	099a      	lsrs	r2, r3, #6
  4058b4:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4058b8:	00ff      	lsls	r7, r7, #3
  4058ba:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4058be:	19c8      	adds	r0, r1, r7
  4058c0:	59ca      	ldr	r2, [r1, r7]
  4058c2:	3808      	subs	r0, #8
  4058c4:	4290      	cmp	r0, r2
  4058c6:	d04f      	beq.n	405968 <_free_r+0x14c>
  4058c8:	6851      	ldr	r1, [r2, #4]
  4058ca:	f021 0103 	bic.w	r1, r1, #3
  4058ce:	428b      	cmp	r3, r1
  4058d0:	d232      	bcs.n	405938 <_free_r+0x11c>
  4058d2:	6892      	ldr	r2, [r2, #8]
  4058d4:	4290      	cmp	r0, r2
  4058d6:	d1f7      	bne.n	4058c8 <_free_r+0xac>
  4058d8:	68c3      	ldr	r3, [r0, #12]
  4058da:	60a0      	str	r0, [r4, #8]
  4058dc:	60e3      	str	r3, [r4, #12]
  4058de:	609c      	str	r4, [r3, #8]
  4058e0:	60c4      	str	r4, [r0, #12]
  4058e2:	4640      	mov	r0, r8
  4058e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4058e8:	f7ff ba9a 	b.w	404e20 <__malloc_unlock>
  4058ec:	6895      	ldr	r5, [r2, #8]
  4058ee:	4f3b      	ldr	r7, [pc, #236]	; (4059dc <_free_r+0x1c0>)
  4058f0:	42bd      	cmp	r5, r7
  4058f2:	4403      	add	r3, r0
  4058f4:	d040      	beq.n	405978 <_free_r+0x15c>
  4058f6:	68d0      	ldr	r0, [r2, #12]
  4058f8:	60e8      	str	r0, [r5, #12]
  4058fa:	f043 0201 	orr.w	r2, r3, #1
  4058fe:	6085      	str	r5, [r0, #8]
  405900:	6062      	str	r2, [r4, #4]
  405902:	50e3      	str	r3, [r4, r3]
  405904:	e7b7      	b.n	405876 <_free_r+0x5a>
  405906:	07ff      	lsls	r7, r7, #31
  405908:	4403      	add	r3, r0
  40590a:	d407      	bmi.n	40591c <_free_r+0x100>
  40590c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405910:	1aa4      	subs	r4, r4, r2
  405912:	4413      	add	r3, r2
  405914:	68a0      	ldr	r0, [r4, #8]
  405916:	68e2      	ldr	r2, [r4, #12]
  405918:	60c2      	str	r2, [r0, #12]
  40591a:	6090      	str	r0, [r2, #8]
  40591c:	4a30      	ldr	r2, [pc, #192]	; (4059e0 <_free_r+0x1c4>)
  40591e:	6812      	ldr	r2, [r2, #0]
  405920:	f043 0001 	orr.w	r0, r3, #1
  405924:	4293      	cmp	r3, r2
  405926:	6060      	str	r0, [r4, #4]
  405928:	608c      	str	r4, [r1, #8]
  40592a:	d3b9      	bcc.n	4058a0 <_free_r+0x84>
  40592c:	4b2d      	ldr	r3, [pc, #180]	; (4059e4 <_free_r+0x1c8>)
  40592e:	4640      	mov	r0, r8
  405930:	6819      	ldr	r1, [r3, #0]
  405932:	f7ff ff23 	bl	40577c <_malloc_trim_r>
  405936:	e7b3      	b.n	4058a0 <_free_r+0x84>
  405938:	4610      	mov	r0, r2
  40593a:	e7cd      	b.n	4058d8 <_free_r+0xbc>
  40593c:	1811      	adds	r1, r2, r0
  40593e:	6849      	ldr	r1, [r1, #4]
  405940:	07c9      	lsls	r1, r1, #31
  405942:	d444      	bmi.n	4059ce <_free_r+0x1b2>
  405944:	6891      	ldr	r1, [r2, #8]
  405946:	68d2      	ldr	r2, [r2, #12]
  405948:	60ca      	str	r2, [r1, #12]
  40594a:	4403      	add	r3, r0
  40594c:	f043 0001 	orr.w	r0, r3, #1
  405950:	6091      	str	r1, [r2, #8]
  405952:	6060      	str	r0, [r4, #4]
  405954:	50e3      	str	r3, [r4, r3]
  405956:	e7a3      	b.n	4058a0 <_free_r+0x84>
  405958:	2a14      	cmp	r2, #20
  40595a:	d816      	bhi.n	40598a <_free_r+0x16e>
  40595c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405960:	00ff      	lsls	r7, r7, #3
  405962:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405966:	e7aa      	b.n	4058be <_free_r+0xa2>
  405968:	10aa      	asrs	r2, r5, #2
  40596a:	2301      	movs	r3, #1
  40596c:	684d      	ldr	r5, [r1, #4]
  40596e:	4093      	lsls	r3, r2
  405970:	432b      	orrs	r3, r5
  405972:	604b      	str	r3, [r1, #4]
  405974:	4603      	mov	r3, r0
  405976:	e7b0      	b.n	4058da <_free_r+0xbe>
  405978:	f043 0201 	orr.w	r2, r3, #1
  40597c:	614c      	str	r4, [r1, #20]
  40597e:	610c      	str	r4, [r1, #16]
  405980:	60e5      	str	r5, [r4, #12]
  405982:	60a5      	str	r5, [r4, #8]
  405984:	6062      	str	r2, [r4, #4]
  405986:	50e3      	str	r3, [r4, r3]
  405988:	e78a      	b.n	4058a0 <_free_r+0x84>
  40598a:	2a54      	cmp	r2, #84	; 0x54
  40598c:	d806      	bhi.n	40599c <_free_r+0x180>
  40598e:	0b1a      	lsrs	r2, r3, #12
  405990:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405994:	00ff      	lsls	r7, r7, #3
  405996:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40599a:	e790      	b.n	4058be <_free_r+0xa2>
  40599c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4059a0:	d806      	bhi.n	4059b0 <_free_r+0x194>
  4059a2:	0bda      	lsrs	r2, r3, #15
  4059a4:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4059a8:	00ff      	lsls	r7, r7, #3
  4059aa:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4059ae:	e786      	b.n	4058be <_free_r+0xa2>
  4059b0:	f240 5054 	movw	r0, #1364	; 0x554
  4059b4:	4282      	cmp	r2, r0
  4059b6:	d806      	bhi.n	4059c6 <_free_r+0x1aa>
  4059b8:	0c9a      	lsrs	r2, r3, #18
  4059ba:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4059be:	00ff      	lsls	r7, r7, #3
  4059c0:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4059c4:	e77b      	b.n	4058be <_free_r+0xa2>
  4059c6:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4059ca:	257e      	movs	r5, #126	; 0x7e
  4059cc:	e777      	b.n	4058be <_free_r+0xa2>
  4059ce:	f043 0101 	orr.w	r1, r3, #1
  4059d2:	6061      	str	r1, [r4, #4]
  4059d4:	6013      	str	r3, [r2, #0]
  4059d6:	e763      	b.n	4058a0 <_free_r+0x84>
  4059d8:	20400454 	.word	0x20400454
  4059dc:	2040045c 	.word	0x2040045c
  4059e0:	20400860 	.word	0x20400860
  4059e4:	20400ca8 	.word	0x20400ca8

004059e8 <__ascii_mbtowc>:
  4059e8:	b082      	sub	sp, #8
  4059ea:	b149      	cbz	r1, 405a00 <__ascii_mbtowc+0x18>
  4059ec:	b15a      	cbz	r2, 405a06 <__ascii_mbtowc+0x1e>
  4059ee:	b16b      	cbz	r3, 405a0c <__ascii_mbtowc+0x24>
  4059f0:	7813      	ldrb	r3, [r2, #0]
  4059f2:	600b      	str	r3, [r1, #0]
  4059f4:	7812      	ldrb	r2, [r2, #0]
  4059f6:	1c10      	adds	r0, r2, #0
  4059f8:	bf18      	it	ne
  4059fa:	2001      	movne	r0, #1
  4059fc:	b002      	add	sp, #8
  4059fe:	4770      	bx	lr
  405a00:	a901      	add	r1, sp, #4
  405a02:	2a00      	cmp	r2, #0
  405a04:	d1f3      	bne.n	4059ee <__ascii_mbtowc+0x6>
  405a06:	4610      	mov	r0, r2
  405a08:	b002      	add	sp, #8
  405a0a:	4770      	bx	lr
  405a0c:	f06f 0001 	mvn.w	r0, #1
  405a10:	e7f4      	b.n	4059fc <__ascii_mbtowc+0x14>
  405a12:	bf00      	nop

00405a14 <memmove>:
  405a14:	4288      	cmp	r0, r1
  405a16:	b5f0      	push	{r4, r5, r6, r7, lr}
  405a18:	d90d      	bls.n	405a36 <memmove+0x22>
  405a1a:	188b      	adds	r3, r1, r2
  405a1c:	4298      	cmp	r0, r3
  405a1e:	d20a      	bcs.n	405a36 <memmove+0x22>
  405a20:	1884      	adds	r4, r0, r2
  405a22:	2a00      	cmp	r2, #0
  405a24:	d051      	beq.n	405aca <memmove+0xb6>
  405a26:	4622      	mov	r2, r4
  405a28:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405a2c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405a30:	4299      	cmp	r1, r3
  405a32:	d1f9      	bne.n	405a28 <memmove+0x14>
  405a34:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405a36:	2a0f      	cmp	r2, #15
  405a38:	d948      	bls.n	405acc <memmove+0xb8>
  405a3a:	ea41 0300 	orr.w	r3, r1, r0
  405a3e:	079b      	lsls	r3, r3, #30
  405a40:	d146      	bne.n	405ad0 <memmove+0xbc>
  405a42:	f100 0410 	add.w	r4, r0, #16
  405a46:	f101 0310 	add.w	r3, r1, #16
  405a4a:	4615      	mov	r5, r2
  405a4c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405a50:	f844 6c10 	str.w	r6, [r4, #-16]
  405a54:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405a58:	f844 6c0c 	str.w	r6, [r4, #-12]
  405a5c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405a60:	f844 6c08 	str.w	r6, [r4, #-8]
  405a64:	3d10      	subs	r5, #16
  405a66:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405a6a:	f844 6c04 	str.w	r6, [r4, #-4]
  405a6e:	2d0f      	cmp	r5, #15
  405a70:	f103 0310 	add.w	r3, r3, #16
  405a74:	f104 0410 	add.w	r4, r4, #16
  405a78:	d8e8      	bhi.n	405a4c <memmove+0x38>
  405a7a:	f1a2 0310 	sub.w	r3, r2, #16
  405a7e:	f023 030f 	bic.w	r3, r3, #15
  405a82:	f002 0e0f 	and.w	lr, r2, #15
  405a86:	3310      	adds	r3, #16
  405a88:	f1be 0f03 	cmp.w	lr, #3
  405a8c:	4419      	add	r1, r3
  405a8e:	4403      	add	r3, r0
  405a90:	d921      	bls.n	405ad6 <memmove+0xc2>
  405a92:	1f1e      	subs	r6, r3, #4
  405a94:	460d      	mov	r5, r1
  405a96:	4674      	mov	r4, lr
  405a98:	3c04      	subs	r4, #4
  405a9a:	f855 7b04 	ldr.w	r7, [r5], #4
  405a9e:	f846 7f04 	str.w	r7, [r6, #4]!
  405aa2:	2c03      	cmp	r4, #3
  405aa4:	d8f8      	bhi.n	405a98 <memmove+0x84>
  405aa6:	f1ae 0404 	sub.w	r4, lr, #4
  405aaa:	f024 0403 	bic.w	r4, r4, #3
  405aae:	3404      	adds	r4, #4
  405ab0:	4421      	add	r1, r4
  405ab2:	4423      	add	r3, r4
  405ab4:	f002 0203 	and.w	r2, r2, #3
  405ab8:	b162      	cbz	r2, 405ad4 <memmove+0xc0>
  405aba:	3b01      	subs	r3, #1
  405abc:	440a      	add	r2, r1
  405abe:	f811 4b01 	ldrb.w	r4, [r1], #1
  405ac2:	f803 4f01 	strb.w	r4, [r3, #1]!
  405ac6:	428a      	cmp	r2, r1
  405ac8:	d1f9      	bne.n	405abe <memmove+0xaa>
  405aca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405acc:	4603      	mov	r3, r0
  405ace:	e7f3      	b.n	405ab8 <memmove+0xa4>
  405ad0:	4603      	mov	r3, r0
  405ad2:	e7f2      	b.n	405aba <memmove+0xa6>
  405ad4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405ad6:	4672      	mov	r2, lr
  405ad8:	e7ee      	b.n	405ab8 <memmove+0xa4>
  405ada:	bf00      	nop

00405adc <_realloc_r>:
  405adc:	2900      	cmp	r1, #0
  405ade:	f000 8095 	beq.w	405c0c <_realloc_r+0x130>
  405ae2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405ae6:	460d      	mov	r5, r1
  405ae8:	4616      	mov	r6, r2
  405aea:	b083      	sub	sp, #12
  405aec:	4680      	mov	r8, r0
  405aee:	f106 070b 	add.w	r7, r6, #11
  405af2:	f7ff f98f 	bl	404e14 <__malloc_lock>
  405af6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405afa:	2f16      	cmp	r7, #22
  405afc:	f02e 0403 	bic.w	r4, lr, #3
  405b00:	f1a5 0908 	sub.w	r9, r5, #8
  405b04:	d83c      	bhi.n	405b80 <_realloc_r+0xa4>
  405b06:	2210      	movs	r2, #16
  405b08:	4617      	mov	r7, r2
  405b0a:	42be      	cmp	r6, r7
  405b0c:	d83d      	bhi.n	405b8a <_realloc_r+0xae>
  405b0e:	4294      	cmp	r4, r2
  405b10:	da43      	bge.n	405b9a <_realloc_r+0xbe>
  405b12:	4bc4      	ldr	r3, [pc, #784]	; (405e24 <_realloc_r+0x348>)
  405b14:	6899      	ldr	r1, [r3, #8]
  405b16:	eb09 0004 	add.w	r0, r9, r4
  405b1a:	4288      	cmp	r0, r1
  405b1c:	f000 80b4 	beq.w	405c88 <_realloc_r+0x1ac>
  405b20:	6843      	ldr	r3, [r0, #4]
  405b22:	f023 0101 	bic.w	r1, r3, #1
  405b26:	4401      	add	r1, r0
  405b28:	6849      	ldr	r1, [r1, #4]
  405b2a:	07c9      	lsls	r1, r1, #31
  405b2c:	d54c      	bpl.n	405bc8 <_realloc_r+0xec>
  405b2e:	f01e 0f01 	tst.w	lr, #1
  405b32:	f000 809b 	beq.w	405c6c <_realloc_r+0x190>
  405b36:	4631      	mov	r1, r6
  405b38:	4640      	mov	r0, r8
  405b3a:	f7fe fdcb 	bl	4046d4 <_malloc_r>
  405b3e:	4606      	mov	r6, r0
  405b40:	2800      	cmp	r0, #0
  405b42:	d03a      	beq.n	405bba <_realloc_r+0xde>
  405b44:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405b48:	f023 0301 	bic.w	r3, r3, #1
  405b4c:	444b      	add	r3, r9
  405b4e:	f1a0 0208 	sub.w	r2, r0, #8
  405b52:	429a      	cmp	r2, r3
  405b54:	f000 8121 	beq.w	405d9a <_realloc_r+0x2be>
  405b58:	1f22      	subs	r2, r4, #4
  405b5a:	2a24      	cmp	r2, #36	; 0x24
  405b5c:	f200 8107 	bhi.w	405d6e <_realloc_r+0x292>
  405b60:	2a13      	cmp	r2, #19
  405b62:	f200 80db 	bhi.w	405d1c <_realloc_r+0x240>
  405b66:	4603      	mov	r3, r0
  405b68:	462a      	mov	r2, r5
  405b6a:	6811      	ldr	r1, [r2, #0]
  405b6c:	6019      	str	r1, [r3, #0]
  405b6e:	6851      	ldr	r1, [r2, #4]
  405b70:	6059      	str	r1, [r3, #4]
  405b72:	6892      	ldr	r2, [r2, #8]
  405b74:	609a      	str	r2, [r3, #8]
  405b76:	4629      	mov	r1, r5
  405b78:	4640      	mov	r0, r8
  405b7a:	f7ff fe4f 	bl	40581c <_free_r>
  405b7e:	e01c      	b.n	405bba <_realloc_r+0xde>
  405b80:	f027 0707 	bic.w	r7, r7, #7
  405b84:	2f00      	cmp	r7, #0
  405b86:	463a      	mov	r2, r7
  405b88:	dabf      	bge.n	405b0a <_realloc_r+0x2e>
  405b8a:	2600      	movs	r6, #0
  405b8c:	230c      	movs	r3, #12
  405b8e:	4630      	mov	r0, r6
  405b90:	f8c8 3000 	str.w	r3, [r8]
  405b94:	b003      	add	sp, #12
  405b96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405b9a:	462e      	mov	r6, r5
  405b9c:	1be3      	subs	r3, r4, r7
  405b9e:	2b0f      	cmp	r3, #15
  405ba0:	d81e      	bhi.n	405be0 <_realloc_r+0x104>
  405ba2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405ba6:	f003 0301 	and.w	r3, r3, #1
  405baa:	4323      	orrs	r3, r4
  405bac:	444c      	add	r4, r9
  405bae:	f8c9 3004 	str.w	r3, [r9, #4]
  405bb2:	6863      	ldr	r3, [r4, #4]
  405bb4:	f043 0301 	orr.w	r3, r3, #1
  405bb8:	6063      	str	r3, [r4, #4]
  405bba:	4640      	mov	r0, r8
  405bbc:	f7ff f930 	bl	404e20 <__malloc_unlock>
  405bc0:	4630      	mov	r0, r6
  405bc2:	b003      	add	sp, #12
  405bc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405bc8:	f023 0303 	bic.w	r3, r3, #3
  405bcc:	18e1      	adds	r1, r4, r3
  405bce:	4291      	cmp	r1, r2
  405bd0:	db1f      	blt.n	405c12 <_realloc_r+0x136>
  405bd2:	68c3      	ldr	r3, [r0, #12]
  405bd4:	6882      	ldr	r2, [r0, #8]
  405bd6:	462e      	mov	r6, r5
  405bd8:	60d3      	str	r3, [r2, #12]
  405bda:	460c      	mov	r4, r1
  405bdc:	609a      	str	r2, [r3, #8]
  405bde:	e7dd      	b.n	405b9c <_realloc_r+0xc0>
  405be0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405be4:	eb09 0107 	add.w	r1, r9, r7
  405be8:	f002 0201 	and.w	r2, r2, #1
  405bec:	444c      	add	r4, r9
  405bee:	f043 0301 	orr.w	r3, r3, #1
  405bf2:	4317      	orrs	r7, r2
  405bf4:	f8c9 7004 	str.w	r7, [r9, #4]
  405bf8:	604b      	str	r3, [r1, #4]
  405bfa:	6863      	ldr	r3, [r4, #4]
  405bfc:	f043 0301 	orr.w	r3, r3, #1
  405c00:	3108      	adds	r1, #8
  405c02:	6063      	str	r3, [r4, #4]
  405c04:	4640      	mov	r0, r8
  405c06:	f7ff fe09 	bl	40581c <_free_r>
  405c0a:	e7d6      	b.n	405bba <_realloc_r+0xde>
  405c0c:	4611      	mov	r1, r2
  405c0e:	f7fe bd61 	b.w	4046d4 <_malloc_r>
  405c12:	f01e 0f01 	tst.w	lr, #1
  405c16:	d18e      	bne.n	405b36 <_realloc_r+0x5a>
  405c18:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405c1c:	eba9 0a01 	sub.w	sl, r9, r1
  405c20:	f8da 1004 	ldr.w	r1, [sl, #4]
  405c24:	f021 0103 	bic.w	r1, r1, #3
  405c28:	440b      	add	r3, r1
  405c2a:	4423      	add	r3, r4
  405c2c:	4293      	cmp	r3, r2
  405c2e:	db25      	blt.n	405c7c <_realloc_r+0x1a0>
  405c30:	68c2      	ldr	r2, [r0, #12]
  405c32:	6881      	ldr	r1, [r0, #8]
  405c34:	4656      	mov	r6, sl
  405c36:	60ca      	str	r2, [r1, #12]
  405c38:	6091      	str	r1, [r2, #8]
  405c3a:	f8da 100c 	ldr.w	r1, [sl, #12]
  405c3e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405c42:	1f22      	subs	r2, r4, #4
  405c44:	2a24      	cmp	r2, #36	; 0x24
  405c46:	60c1      	str	r1, [r0, #12]
  405c48:	6088      	str	r0, [r1, #8]
  405c4a:	f200 8094 	bhi.w	405d76 <_realloc_r+0x29a>
  405c4e:	2a13      	cmp	r2, #19
  405c50:	d96f      	bls.n	405d32 <_realloc_r+0x256>
  405c52:	6829      	ldr	r1, [r5, #0]
  405c54:	f8ca 1008 	str.w	r1, [sl, #8]
  405c58:	6869      	ldr	r1, [r5, #4]
  405c5a:	f8ca 100c 	str.w	r1, [sl, #12]
  405c5e:	2a1b      	cmp	r2, #27
  405c60:	f200 80a2 	bhi.w	405da8 <_realloc_r+0x2cc>
  405c64:	3508      	adds	r5, #8
  405c66:	f10a 0210 	add.w	r2, sl, #16
  405c6a:	e063      	b.n	405d34 <_realloc_r+0x258>
  405c6c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405c70:	eba9 0a03 	sub.w	sl, r9, r3
  405c74:	f8da 1004 	ldr.w	r1, [sl, #4]
  405c78:	f021 0103 	bic.w	r1, r1, #3
  405c7c:	1863      	adds	r3, r4, r1
  405c7e:	4293      	cmp	r3, r2
  405c80:	f6ff af59 	blt.w	405b36 <_realloc_r+0x5a>
  405c84:	4656      	mov	r6, sl
  405c86:	e7d8      	b.n	405c3a <_realloc_r+0x15e>
  405c88:	6841      	ldr	r1, [r0, #4]
  405c8a:	f021 0b03 	bic.w	fp, r1, #3
  405c8e:	44a3      	add	fp, r4
  405c90:	f107 0010 	add.w	r0, r7, #16
  405c94:	4583      	cmp	fp, r0
  405c96:	da56      	bge.n	405d46 <_realloc_r+0x26a>
  405c98:	f01e 0f01 	tst.w	lr, #1
  405c9c:	f47f af4b 	bne.w	405b36 <_realloc_r+0x5a>
  405ca0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405ca4:	eba9 0a01 	sub.w	sl, r9, r1
  405ca8:	f8da 1004 	ldr.w	r1, [sl, #4]
  405cac:	f021 0103 	bic.w	r1, r1, #3
  405cb0:	448b      	add	fp, r1
  405cb2:	4558      	cmp	r0, fp
  405cb4:	dce2      	bgt.n	405c7c <_realloc_r+0x1a0>
  405cb6:	4656      	mov	r6, sl
  405cb8:	f8da 100c 	ldr.w	r1, [sl, #12]
  405cbc:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405cc0:	1f22      	subs	r2, r4, #4
  405cc2:	2a24      	cmp	r2, #36	; 0x24
  405cc4:	60c1      	str	r1, [r0, #12]
  405cc6:	6088      	str	r0, [r1, #8]
  405cc8:	f200 808f 	bhi.w	405dea <_realloc_r+0x30e>
  405ccc:	2a13      	cmp	r2, #19
  405cce:	f240 808a 	bls.w	405de6 <_realloc_r+0x30a>
  405cd2:	6829      	ldr	r1, [r5, #0]
  405cd4:	f8ca 1008 	str.w	r1, [sl, #8]
  405cd8:	6869      	ldr	r1, [r5, #4]
  405cda:	f8ca 100c 	str.w	r1, [sl, #12]
  405cde:	2a1b      	cmp	r2, #27
  405ce0:	f200 808a 	bhi.w	405df8 <_realloc_r+0x31c>
  405ce4:	3508      	adds	r5, #8
  405ce6:	f10a 0210 	add.w	r2, sl, #16
  405cea:	6829      	ldr	r1, [r5, #0]
  405cec:	6011      	str	r1, [r2, #0]
  405cee:	6869      	ldr	r1, [r5, #4]
  405cf0:	6051      	str	r1, [r2, #4]
  405cf2:	68a9      	ldr	r1, [r5, #8]
  405cf4:	6091      	str	r1, [r2, #8]
  405cf6:	eb0a 0107 	add.w	r1, sl, r7
  405cfa:	ebab 0207 	sub.w	r2, fp, r7
  405cfe:	f042 0201 	orr.w	r2, r2, #1
  405d02:	6099      	str	r1, [r3, #8]
  405d04:	604a      	str	r2, [r1, #4]
  405d06:	f8da 3004 	ldr.w	r3, [sl, #4]
  405d0a:	f003 0301 	and.w	r3, r3, #1
  405d0e:	431f      	orrs	r7, r3
  405d10:	4640      	mov	r0, r8
  405d12:	f8ca 7004 	str.w	r7, [sl, #4]
  405d16:	f7ff f883 	bl	404e20 <__malloc_unlock>
  405d1a:	e751      	b.n	405bc0 <_realloc_r+0xe4>
  405d1c:	682b      	ldr	r3, [r5, #0]
  405d1e:	6003      	str	r3, [r0, #0]
  405d20:	686b      	ldr	r3, [r5, #4]
  405d22:	6043      	str	r3, [r0, #4]
  405d24:	2a1b      	cmp	r2, #27
  405d26:	d82d      	bhi.n	405d84 <_realloc_r+0x2a8>
  405d28:	f100 0308 	add.w	r3, r0, #8
  405d2c:	f105 0208 	add.w	r2, r5, #8
  405d30:	e71b      	b.n	405b6a <_realloc_r+0x8e>
  405d32:	4632      	mov	r2, r6
  405d34:	6829      	ldr	r1, [r5, #0]
  405d36:	6011      	str	r1, [r2, #0]
  405d38:	6869      	ldr	r1, [r5, #4]
  405d3a:	6051      	str	r1, [r2, #4]
  405d3c:	68a9      	ldr	r1, [r5, #8]
  405d3e:	6091      	str	r1, [r2, #8]
  405d40:	461c      	mov	r4, r3
  405d42:	46d1      	mov	r9, sl
  405d44:	e72a      	b.n	405b9c <_realloc_r+0xc0>
  405d46:	eb09 0107 	add.w	r1, r9, r7
  405d4a:	ebab 0b07 	sub.w	fp, fp, r7
  405d4e:	f04b 0201 	orr.w	r2, fp, #1
  405d52:	6099      	str	r1, [r3, #8]
  405d54:	604a      	str	r2, [r1, #4]
  405d56:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405d5a:	f003 0301 	and.w	r3, r3, #1
  405d5e:	431f      	orrs	r7, r3
  405d60:	4640      	mov	r0, r8
  405d62:	f845 7c04 	str.w	r7, [r5, #-4]
  405d66:	f7ff f85b 	bl	404e20 <__malloc_unlock>
  405d6a:	462e      	mov	r6, r5
  405d6c:	e728      	b.n	405bc0 <_realloc_r+0xe4>
  405d6e:	4629      	mov	r1, r5
  405d70:	f7ff fe50 	bl	405a14 <memmove>
  405d74:	e6ff      	b.n	405b76 <_realloc_r+0x9a>
  405d76:	4629      	mov	r1, r5
  405d78:	4630      	mov	r0, r6
  405d7a:	461c      	mov	r4, r3
  405d7c:	46d1      	mov	r9, sl
  405d7e:	f7ff fe49 	bl	405a14 <memmove>
  405d82:	e70b      	b.n	405b9c <_realloc_r+0xc0>
  405d84:	68ab      	ldr	r3, [r5, #8]
  405d86:	6083      	str	r3, [r0, #8]
  405d88:	68eb      	ldr	r3, [r5, #12]
  405d8a:	60c3      	str	r3, [r0, #12]
  405d8c:	2a24      	cmp	r2, #36	; 0x24
  405d8e:	d017      	beq.n	405dc0 <_realloc_r+0x2e4>
  405d90:	f100 0310 	add.w	r3, r0, #16
  405d94:	f105 0210 	add.w	r2, r5, #16
  405d98:	e6e7      	b.n	405b6a <_realloc_r+0x8e>
  405d9a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405d9e:	f023 0303 	bic.w	r3, r3, #3
  405da2:	441c      	add	r4, r3
  405da4:	462e      	mov	r6, r5
  405da6:	e6f9      	b.n	405b9c <_realloc_r+0xc0>
  405da8:	68a9      	ldr	r1, [r5, #8]
  405daa:	f8ca 1010 	str.w	r1, [sl, #16]
  405dae:	68e9      	ldr	r1, [r5, #12]
  405db0:	f8ca 1014 	str.w	r1, [sl, #20]
  405db4:	2a24      	cmp	r2, #36	; 0x24
  405db6:	d00c      	beq.n	405dd2 <_realloc_r+0x2f6>
  405db8:	3510      	adds	r5, #16
  405dba:	f10a 0218 	add.w	r2, sl, #24
  405dbe:	e7b9      	b.n	405d34 <_realloc_r+0x258>
  405dc0:	692b      	ldr	r3, [r5, #16]
  405dc2:	6103      	str	r3, [r0, #16]
  405dc4:	696b      	ldr	r3, [r5, #20]
  405dc6:	6143      	str	r3, [r0, #20]
  405dc8:	f105 0218 	add.w	r2, r5, #24
  405dcc:	f100 0318 	add.w	r3, r0, #24
  405dd0:	e6cb      	b.n	405b6a <_realloc_r+0x8e>
  405dd2:	692a      	ldr	r2, [r5, #16]
  405dd4:	f8ca 2018 	str.w	r2, [sl, #24]
  405dd8:	696a      	ldr	r2, [r5, #20]
  405dda:	f8ca 201c 	str.w	r2, [sl, #28]
  405dde:	3518      	adds	r5, #24
  405de0:	f10a 0220 	add.w	r2, sl, #32
  405de4:	e7a6      	b.n	405d34 <_realloc_r+0x258>
  405de6:	4632      	mov	r2, r6
  405de8:	e77f      	b.n	405cea <_realloc_r+0x20e>
  405dea:	4629      	mov	r1, r5
  405dec:	4630      	mov	r0, r6
  405dee:	9301      	str	r3, [sp, #4]
  405df0:	f7ff fe10 	bl	405a14 <memmove>
  405df4:	9b01      	ldr	r3, [sp, #4]
  405df6:	e77e      	b.n	405cf6 <_realloc_r+0x21a>
  405df8:	68a9      	ldr	r1, [r5, #8]
  405dfa:	f8ca 1010 	str.w	r1, [sl, #16]
  405dfe:	68e9      	ldr	r1, [r5, #12]
  405e00:	f8ca 1014 	str.w	r1, [sl, #20]
  405e04:	2a24      	cmp	r2, #36	; 0x24
  405e06:	d003      	beq.n	405e10 <_realloc_r+0x334>
  405e08:	3510      	adds	r5, #16
  405e0a:	f10a 0218 	add.w	r2, sl, #24
  405e0e:	e76c      	b.n	405cea <_realloc_r+0x20e>
  405e10:	692a      	ldr	r2, [r5, #16]
  405e12:	f8ca 2018 	str.w	r2, [sl, #24]
  405e16:	696a      	ldr	r2, [r5, #20]
  405e18:	f8ca 201c 	str.w	r2, [sl, #28]
  405e1c:	3518      	adds	r5, #24
  405e1e:	f10a 0220 	add.w	r2, sl, #32
  405e22:	e762      	b.n	405cea <_realloc_r+0x20e>
  405e24:	20400454 	.word	0x20400454

00405e28 <__ascii_wctomb>:
  405e28:	b121      	cbz	r1, 405e34 <__ascii_wctomb+0xc>
  405e2a:	2aff      	cmp	r2, #255	; 0xff
  405e2c:	d804      	bhi.n	405e38 <__ascii_wctomb+0x10>
  405e2e:	700a      	strb	r2, [r1, #0]
  405e30:	2001      	movs	r0, #1
  405e32:	4770      	bx	lr
  405e34:	4608      	mov	r0, r1
  405e36:	4770      	bx	lr
  405e38:	238a      	movs	r3, #138	; 0x8a
  405e3a:	6003      	str	r3, [r0, #0]
  405e3c:	f04f 30ff 	mov.w	r0, #4294967295
  405e40:	4770      	bx	lr
  405e42:	bf00      	nop

00405e44 <__gedf2>:
  405e44:	f04f 3cff 	mov.w	ip, #4294967295
  405e48:	e006      	b.n	405e58 <__cmpdf2+0x4>
  405e4a:	bf00      	nop

00405e4c <__ledf2>:
  405e4c:	f04f 0c01 	mov.w	ip, #1
  405e50:	e002      	b.n	405e58 <__cmpdf2+0x4>
  405e52:	bf00      	nop

00405e54 <__cmpdf2>:
  405e54:	f04f 0c01 	mov.w	ip, #1
  405e58:	f84d cd04 	str.w	ip, [sp, #-4]!
  405e5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405e60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405e64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405e68:	bf18      	it	ne
  405e6a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  405e6e:	d01b      	beq.n	405ea8 <__cmpdf2+0x54>
  405e70:	b001      	add	sp, #4
  405e72:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  405e76:	bf0c      	ite	eq
  405e78:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405e7c:	ea91 0f03 	teqne	r1, r3
  405e80:	bf02      	ittt	eq
  405e82:	ea90 0f02 	teqeq	r0, r2
  405e86:	2000      	moveq	r0, #0
  405e88:	4770      	bxeq	lr
  405e8a:	f110 0f00 	cmn.w	r0, #0
  405e8e:	ea91 0f03 	teq	r1, r3
  405e92:	bf58      	it	pl
  405e94:	4299      	cmppl	r1, r3
  405e96:	bf08      	it	eq
  405e98:	4290      	cmpeq	r0, r2
  405e9a:	bf2c      	ite	cs
  405e9c:	17d8      	asrcs	r0, r3, #31
  405e9e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  405ea2:	f040 0001 	orr.w	r0, r0, #1
  405ea6:	4770      	bx	lr
  405ea8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405eac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405eb0:	d102      	bne.n	405eb8 <__cmpdf2+0x64>
  405eb2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405eb6:	d107      	bne.n	405ec8 <__cmpdf2+0x74>
  405eb8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405ebc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405ec0:	d1d6      	bne.n	405e70 <__cmpdf2+0x1c>
  405ec2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405ec6:	d0d3      	beq.n	405e70 <__cmpdf2+0x1c>
  405ec8:	f85d 0b04 	ldr.w	r0, [sp], #4
  405ecc:	4770      	bx	lr
  405ece:	bf00      	nop

00405ed0 <__aeabi_cdrcmple>:
  405ed0:	4684      	mov	ip, r0
  405ed2:	4610      	mov	r0, r2
  405ed4:	4662      	mov	r2, ip
  405ed6:	468c      	mov	ip, r1
  405ed8:	4619      	mov	r1, r3
  405eda:	4663      	mov	r3, ip
  405edc:	e000      	b.n	405ee0 <__aeabi_cdcmpeq>
  405ede:	bf00      	nop

00405ee0 <__aeabi_cdcmpeq>:
  405ee0:	b501      	push	{r0, lr}
  405ee2:	f7ff ffb7 	bl	405e54 <__cmpdf2>
  405ee6:	2800      	cmp	r0, #0
  405ee8:	bf48      	it	mi
  405eea:	f110 0f00 	cmnmi.w	r0, #0
  405eee:	bd01      	pop	{r0, pc}

00405ef0 <__aeabi_dcmpeq>:
  405ef0:	f84d ed08 	str.w	lr, [sp, #-8]!
  405ef4:	f7ff fff4 	bl	405ee0 <__aeabi_cdcmpeq>
  405ef8:	bf0c      	ite	eq
  405efa:	2001      	moveq	r0, #1
  405efc:	2000      	movne	r0, #0
  405efe:	f85d fb08 	ldr.w	pc, [sp], #8
  405f02:	bf00      	nop

00405f04 <__aeabi_dcmplt>:
  405f04:	f84d ed08 	str.w	lr, [sp, #-8]!
  405f08:	f7ff ffea 	bl	405ee0 <__aeabi_cdcmpeq>
  405f0c:	bf34      	ite	cc
  405f0e:	2001      	movcc	r0, #1
  405f10:	2000      	movcs	r0, #0
  405f12:	f85d fb08 	ldr.w	pc, [sp], #8
  405f16:	bf00      	nop

00405f18 <__aeabi_dcmple>:
  405f18:	f84d ed08 	str.w	lr, [sp, #-8]!
  405f1c:	f7ff ffe0 	bl	405ee0 <__aeabi_cdcmpeq>
  405f20:	bf94      	ite	ls
  405f22:	2001      	movls	r0, #1
  405f24:	2000      	movhi	r0, #0
  405f26:	f85d fb08 	ldr.w	pc, [sp], #8
  405f2a:	bf00      	nop

00405f2c <__aeabi_dcmpge>:
  405f2c:	f84d ed08 	str.w	lr, [sp, #-8]!
  405f30:	f7ff ffce 	bl	405ed0 <__aeabi_cdrcmple>
  405f34:	bf94      	ite	ls
  405f36:	2001      	movls	r0, #1
  405f38:	2000      	movhi	r0, #0
  405f3a:	f85d fb08 	ldr.w	pc, [sp], #8
  405f3e:	bf00      	nop

00405f40 <__aeabi_dcmpgt>:
  405f40:	f84d ed08 	str.w	lr, [sp, #-8]!
  405f44:	f7ff ffc4 	bl	405ed0 <__aeabi_cdrcmple>
  405f48:	bf34      	ite	cc
  405f4a:	2001      	movcc	r0, #1
  405f4c:	2000      	movcs	r0, #0
  405f4e:	f85d fb08 	ldr.w	pc, [sp], #8
  405f52:	bf00      	nop

00405f54 <__aeabi_dcmpun>:
  405f54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405f58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405f5c:	d102      	bne.n	405f64 <__aeabi_dcmpun+0x10>
  405f5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405f62:	d10a      	bne.n	405f7a <__aeabi_dcmpun+0x26>
  405f64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405f68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405f6c:	d102      	bne.n	405f74 <__aeabi_dcmpun+0x20>
  405f6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405f72:	d102      	bne.n	405f7a <__aeabi_dcmpun+0x26>
  405f74:	f04f 0000 	mov.w	r0, #0
  405f78:	4770      	bx	lr
  405f7a:	f04f 0001 	mov.w	r0, #1
  405f7e:	4770      	bx	lr

00405f80 <__aeabi_d2iz>:
  405f80:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405f84:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405f88:	d215      	bcs.n	405fb6 <__aeabi_d2iz+0x36>
  405f8a:	d511      	bpl.n	405fb0 <__aeabi_d2iz+0x30>
  405f8c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  405f90:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405f94:	d912      	bls.n	405fbc <__aeabi_d2iz+0x3c>
  405f96:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405f9a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  405f9e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  405fa2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405fa6:	fa23 f002 	lsr.w	r0, r3, r2
  405faa:	bf18      	it	ne
  405fac:	4240      	negne	r0, r0
  405fae:	4770      	bx	lr
  405fb0:	f04f 0000 	mov.w	r0, #0
  405fb4:	4770      	bx	lr
  405fb6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  405fba:	d105      	bne.n	405fc8 <__aeabi_d2iz+0x48>
  405fbc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  405fc0:	bf08      	it	eq
  405fc2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  405fc6:	4770      	bx	lr
  405fc8:	f04f 0000 	mov.w	r0, #0
  405fcc:	4770      	bx	lr
  405fce:	bf00      	nop

00405fd0 <__aeabi_uldivmod>:
  405fd0:	b953      	cbnz	r3, 405fe8 <__aeabi_uldivmod+0x18>
  405fd2:	b94a      	cbnz	r2, 405fe8 <__aeabi_uldivmod+0x18>
  405fd4:	2900      	cmp	r1, #0
  405fd6:	bf08      	it	eq
  405fd8:	2800      	cmpeq	r0, #0
  405fda:	bf1c      	itt	ne
  405fdc:	f04f 31ff 	movne.w	r1, #4294967295
  405fe0:	f04f 30ff 	movne.w	r0, #4294967295
  405fe4:	f000 b97a 	b.w	4062dc <__aeabi_idiv0>
  405fe8:	f1ad 0c08 	sub.w	ip, sp, #8
  405fec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  405ff0:	f000 f806 	bl	406000 <__udivmoddi4>
  405ff4:	f8dd e004 	ldr.w	lr, [sp, #4]
  405ff8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405ffc:	b004      	add	sp, #16
  405ffe:	4770      	bx	lr

00406000 <__udivmoddi4>:
  406000:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406004:	468c      	mov	ip, r1
  406006:	460d      	mov	r5, r1
  406008:	4604      	mov	r4, r0
  40600a:	9e08      	ldr	r6, [sp, #32]
  40600c:	2b00      	cmp	r3, #0
  40600e:	d151      	bne.n	4060b4 <__udivmoddi4+0xb4>
  406010:	428a      	cmp	r2, r1
  406012:	4617      	mov	r7, r2
  406014:	d96d      	bls.n	4060f2 <__udivmoddi4+0xf2>
  406016:	fab2 fe82 	clz	lr, r2
  40601a:	f1be 0f00 	cmp.w	lr, #0
  40601e:	d00b      	beq.n	406038 <__udivmoddi4+0x38>
  406020:	f1ce 0c20 	rsb	ip, lr, #32
  406024:	fa01 f50e 	lsl.w	r5, r1, lr
  406028:	fa20 fc0c 	lsr.w	ip, r0, ip
  40602c:	fa02 f70e 	lsl.w	r7, r2, lr
  406030:	ea4c 0c05 	orr.w	ip, ip, r5
  406034:	fa00 f40e 	lsl.w	r4, r0, lr
  406038:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40603c:	0c25      	lsrs	r5, r4, #16
  40603e:	fbbc f8fa 	udiv	r8, ip, sl
  406042:	fa1f f987 	uxth.w	r9, r7
  406046:	fb0a cc18 	mls	ip, sl, r8, ip
  40604a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40604e:	fb08 f309 	mul.w	r3, r8, r9
  406052:	42ab      	cmp	r3, r5
  406054:	d90a      	bls.n	40606c <__udivmoddi4+0x6c>
  406056:	19ed      	adds	r5, r5, r7
  406058:	f108 32ff 	add.w	r2, r8, #4294967295
  40605c:	f080 8123 	bcs.w	4062a6 <__udivmoddi4+0x2a6>
  406060:	42ab      	cmp	r3, r5
  406062:	f240 8120 	bls.w	4062a6 <__udivmoddi4+0x2a6>
  406066:	f1a8 0802 	sub.w	r8, r8, #2
  40606a:	443d      	add	r5, r7
  40606c:	1aed      	subs	r5, r5, r3
  40606e:	b2a4      	uxth	r4, r4
  406070:	fbb5 f0fa 	udiv	r0, r5, sl
  406074:	fb0a 5510 	mls	r5, sl, r0, r5
  406078:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40607c:	fb00 f909 	mul.w	r9, r0, r9
  406080:	45a1      	cmp	r9, r4
  406082:	d909      	bls.n	406098 <__udivmoddi4+0x98>
  406084:	19e4      	adds	r4, r4, r7
  406086:	f100 33ff 	add.w	r3, r0, #4294967295
  40608a:	f080 810a 	bcs.w	4062a2 <__udivmoddi4+0x2a2>
  40608e:	45a1      	cmp	r9, r4
  406090:	f240 8107 	bls.w	4062a2 <__udivmoddi4+0x2a2>
  406094:	3802      	subs	r0, #2
  406096:	443c      	add	r4, r7
  406098:	eba4 0409 	sub.w	r4, r4, r9
  40609c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4060a0:	2100      	movs	r1, #0
  4060a2:	2e00      	cmp	r6, #0
  4060a4:	d061      	beq.n	40616a <__udivmoddi4+0x16a>
  4060a6:	fa24 f40e 	lsr.w	r4, r4, lr
  4060aa:	2300      	movs	r3, #0
  4060ac:	6034      	str	r4, [r6, #0]
  4060ae:	6073      	str	r3, [r6, #4]
  4060b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4060b4:	428b      	cmp	r3, r1
  4060b6:	d907      	bls.n	4060c8 <__udivmoddi4+0xc8>
  4060b8:	2e00      	cmp	r6, #0
  4060ba:	d054      	beq.n	406166 <__udivmoddi4+0x166>
  4060bc:	2100      	movs	r1, #0
  4060be:	e886 0021 	stmia.w	r6, {r0, r5}
  4060c2:	4608      	mov	r0, r1
  4060c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4060c8:	fab3 f183 	clz	r1, r3
  4060cc:	2900      	cmp	r1, #0
  4060ce:	f040 808e 	bne.w	4061ee <__udivmoddi4+0x1ee>
  4060d2:	42ab      	cmp	r3, r5
  4060d4:	d302      	bcc.n	4060dc <__udivmoddi4+0xdc>
  4060d6:	4282      	cmp	r2, r0
  4060d8:	f200 80fa 	bhi.w	4062d0 <__udivmoddi4+0x2d0>
  4060dc:	1a84      	subs	r4, r0, r2
  4060de:	eb65 0503 	sbc.w	r5, r5, r3
  4060e2:	2001      	movs	r0, #1
  4060e4:	46ac      	mov	ip, r5
  4060e6:	2e00      	cmp	r6, #0
  4060e8:	d03f      	beq.n	40616a <__udivmoddi4+0x16a>
  4060ea:	e886 1010 	stmia.w	r6, {r4, ip}
  4060ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4060f2:	b912      	cbnz	r2, 4060fa <__udivmoddi4+0xfa>
  4060f4:	2701      	movs	r7, #1
  4060f6:	fbb7 f7f2 	udiv	r7, r7, r2
  4060fa:	fab7 fe87 	clz	lr, r7
  4060fe:	f1be 0f00 	cmp.w	lr, #0
  406102:	d134      	bne.n	40616e <__udivmoddi4+0x16e>
  406104:	1beb      	subs	r3, r5, r7
  406106:	0c3a      	lsrs	r2, r7, #16
  406108:	fa1f fc87 	uxth.w	ip, r7
  40610c:	2101      	movs	r1, #1
  40610e:	fbb3 f8f2 	udiv	r8, r3, r2
  406112:	0c25      	lsrs	r5, r4, #16
  406114:	fb02 3318 	mls	r3, r2, r8, r3
  406118:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40611c:	fb0c f308 	mul.w	r3, ip, r8
  406120:	42ab      	cmp	r3, r5
  406122:	d907      	bls.n	406134 <__udivmoddi4+0x134>
  406124:	19ed      	adds	r5, r5, r7
  406126:	f108 30ff 	add.w	r0, r8, #4294967295
  40612a:	d202      	bcs.n	406132 <__udivmoddi4+0x132>
  40612c:	42ab      	cmp	r3, r5
  40612e:	f200 80d1 	bhi.w	4062d4 <__udivmoddi4+0x2d4>
  406132:	4680      	mov	r8, r0
  406134:	1aed      	subs	r5, r5, r3
  406136:	b2a3      	uxth	r3, r4
  406138:	fbb5 f0f2 	udiv	r0, r5, r2
  40613c:	fb02 5510 	mls	r5, r2, r0, r5
  406140:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  406144:	fb0c fc00 	mul.w	ip, ip, r0
  406148:	45a4      	cmp	ip, r4
  40614a:	d907      	bls.n	40615c <__udivmoddi4+0x15c>
  40614c:	19e4      	adds	r4, r4, r7
  40614e:	f100 33ff 	add.w	r3, r0, #4294967295
  406152:	d202      	bcs.n	40615a <__udivmoddi4+0x15a>
  406154:	45a4      	cmp	ip, r4
  406156:	f200 80b8 	bhi.w	4062ca <__udivmoddi4+0x2ca>
  40615a:	4618      	mov	r0, r3
  40615c:	eba4 040c 	sub.w	r4, r4, ip
  406160:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406164:	e79d      	b.n	4060a2 <__udivmoddi4+0xa2>
  406166:	4631      	mov	r1, r6
  406168:	4630      	mov	r0, r6
  40616a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40616e:	f1ce 0420 	rsb	r4, lr, #32
  406172:	fa05 f30e 	lsl.w	r3, r5, lr
  406176:	fa07 f70e 	lsl.w	r7, r7, lr
  40617a:	fa20 f804 	lsr.w	r8, r0, r4
  40617e:	0c3a      	lsrs	r2, r7, #16
  406180:	fa25 f404 	lsr.w	r4, r5, r4
  406184:	ea48 0803 	orr.w	r8, r8, r3
  406188:	fbb4 f1f2 	udiv	r1, r4, r2
  40618c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406190:	fb02 4411 	mls	r4, r2, r1, r4
  406194:	fa1f fc87 	uxth.w	ip, r7
  406198:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40619c:	fb01 f30c 	mul.w	r3, r1, ip
  4061a0:	42ab      	cmp	r3, r5
  4061a2:	fa00 f40e 	lsl.w	r4, r0, lr
  4061a6:	d909      	bls.n	4061bc <__udivmoddi4+0x1bc>
  4061a8:	19ed      	adds	r5, r5, r7
  4061aa:	f101 30ff 	add.w	r0, r1, #4294967295
  4061ae:	f080 808a 	bcs.w	4062c6 <__udivmoddi4+0x2c6>
  4061b2:	42ab      	cmp	r3, r5
  4061b4:	f240 8087 	bls.w	4062c6 <__udivmoddi4+0x2c6>
  4061b8:	3902      	subs	r1, #2
  4061ba:	443d      	add	r5, r7
  4061bc:	1aeb      	subs	r3, r5, r3
  4061be:	fa1f f588 	uxth.w	r5, r8
  4061c2:	fbb3 f0f2 	udiv	r0, r3, r2
  4061c6:	fb02 3310 	mls	r3, r2, r0, r3
  4061ca:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4061ce:	fb00 f30c 	mul.w	r3, r0, ip
  4061d2:	42ab      	cmp	r3, r5
  4061d4:	d907      	bls.n	4061e6 <__udivmoddi4+0x1e6>
  4061d6:	19ed      	adds	r5, r5, r7
  4061d8:	f100 38ff 	add.w	r8, r0, #4294967295
  4061dc:	d26f      	bcs.n	4062be <__udivmoddi4+0x2be>
  4061de:	42ab      	cmp	r3, r5
  4061e0:	d96d      	bls.n	4062be <__udivmoddi4+0x2be>
  4061e2:	3802      	subs	r0, #2
  4061e4:	443d      	add	r5, r7
  4061e6:	1aeb      	subs	r3, r5, r3
  4061e8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4061ec:	e78f      	b.n	40610e <__udivmoddi4+0x10e>
  4061ee:	f1c1 0720 	rsb	r7, r1, #32
  4061f2:	fa22 f807 	lsr.w	r8, r2, r7
  4061f6:	408b      	lsls	r3, r1
  4061f8:	fa05 f401 	lsl.w	r4, r5, r1
  4061fc:	ea48 0303 	orr.w	r3, r8, r3
  406200:	fa20 fe07 	lsr.w	lr, r0, r7
  406204:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  406208:	40fd      	lsrs	r5, r7
  40620a:	ea4e 0e04 	orr.w	lr, lr, r4
  40620e:	fbb5 f9fc 	udiv	r9, r5, ip
  406212:	ea4f 441e 	mov.w	r4, lr, lsr #16
  406216:	fb0c 5519 	mls	r5, ip, r9, r5
  40621a:	fa1f f883 	uxth.w	r8, r3
  40621e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  406222:	fb09 f408 	mul.w	r4, r9, r8
  406226:	42ac      	cmp	r4, r5
  406228:	fa02 f201 	lsl.w	r2, r2, r1
  40622c:	fa00 fa01 	lsl.w	sl, r0, r1
  406230:	d908      	bls.n	406244 <__udivmoddi4+0x244>
  406232:	18ed      	adds	r5, r5, r3
  406234:	f109 30ff 	add.w	r0, r9, #4294967295
  406238:	d243      	bcs.n	4062c2 <__udivmoddi4+0x2c2>
  40623a:	42ac      	cmp	r4, r5
  40623c:	d941      	bls.n	4062c2 <__udivmoddi4+0x2c2>
  40623e:	f1a9 0902 	sub.w	r9, r9, #2
  406242:	441d      	add	r5, r3
  406244:	1b2d      	subs	r5, r5, r4
  406246:	fa1f fe8e 	uxth.w	lr, lr
  40624a:	fbb5 f0fc 	udiv	r0, r5, ip
  40624e:	fb0c 5510 	mls	r5, ip, r0, r5
  406252:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  406256:	fb00 f808 	mul.w	r8, r0, r8
  40625a:	45a0      	cmp	r8, r4
  40625c:	d907      	bls.n	40626e <__udivmoddi4+0x26e>
  40625e:	18e4      	adds	r4, r4, r3
  406260:	f100 35ff 	add.w	r5, r0, #4294967295
  406264:	d229      	bcs.n	4062ba <__udivmoddi4+0x2ba>
  406266:	45a0      	cmp	r8, r4
  406268:	d927      	bls.n	4062ba <__udivmoddi4+0x2ba>
  40626a:	3802      	subs	r0, #2
  40626c:	441c      	add	r4, r3
  40626e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  406272:	eba4 0408 	sub.w	r4, r4, r8
  406276:	fba0 8902 	umull	r8, r9, r0, r2
  40627a:	454c      	cmp	r4, r9
  40627c:	46c6      	mov	lr, r8
  40627e:	464d      	mov	r5, r9
  406280:	d315      	bcc.n	4062ae <__udivmoddi4+0x2ae>
  406282:	d012      	beq.n	4062aa <__udivmoddi4+0x2aa>
  406284:	b156      	cbz	r6, 40629c <__udivmoddi4+0x29c>
  406286:	ebba 030e 	subs.w	r3, sl, lr
  40628a:	eb64 0405 	sbc.w	r4, r4, r5
  40628e:	fa04 f707 	lsl.w	r7, r4, r7
  406292:	40cb      	lsrs	r3, r1
  406294:	431f      	orrs	r7, r3
  406296:	40cc      	lsrs	r4, r1
  406298:	6037      	str	r7, [r6, #0]
  40629a:	6074      	str	r4, [r6, #4]
  40629c:	2100      	movs	r1, #0
  40629e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4062a2:	4618      	mov	r0, r3
  4062a4:	e6f8      	b.n	406098 <__udivmoddi4+0x98>
  4062a6:	4690      	mov	r8, r2
  4062a8:	e6e0      	b.n	40606c <__udivmoddi4+0x6c>
  4062aa:	45c2      	cmp	sl, r8
  4062ac:	d2ea      	bcs.n	406284 <__udivmoddi4+0x284>
  4062ae:	ebb8 0e02 	subs.w	lr, r8, r2
  4062b2:	eb69 0503 	sbc.w	r5, r9, r3
  4062b6:	3801      	subs	r0, #1
  4062b8:	e7e4      	b.n	406284 <__udivmoddi4+0x284>
  4062ba:	4628      	mov	r0, r5
  4062bc:	e7d7      	b.n	40626e <__udivmoddi4+0x26e>
  4062be:	4640      	mov	r0, r8
  4062c0:	e791      	b.n	4061e6 <__udivmoddi4+0x1e6>
  4062c2:	4681      	mov	r9, r0
  4062c4:	e7be      	b.n	406244 <__udivmoddi4+0x244>
  4062c6:	4601      	mov	r1, r0
  4062c8:	e778      	b.n	4061bc <__udivmoddi4+0x1bc>
  4062ca:	3802      	subs	r0, #2
  4062cc:	443c      	add	r4, r7
  4062ce:	e745      	b.n	40615c <__udivmoddi4+0x15c>
  4062d0:	4608      	mov	r0, r1
  4062d2:	e708      	b.n	4060e6 <__udivmoddi4+0xe6>
  4062d4:	f1a8 0802 	sub.w	r8, r8, #2
  4062d8:	443d      	add	r5, r7
  4062da:	e72b      	b.n	406134 <__udivmoddi4+0x134>

004062dc <__aeabi_idiv0>:
  4062dc:	4770      	bx	lr
  4062de:	bf00      	nop

004062e0 <sysfont_glyphs>:
	...
  406300:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  406310:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  406320:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  406338:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  406348:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  406358:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  406370:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  406380:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  406390:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  4063a8:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  4063c4:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  4063d4:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  4063e4:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  4063f4:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  40641c:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  406444:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  406454:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  406478:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  406488:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  406498:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  4064a8:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  4064c0:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  4064d0:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  4064e0:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  4064f8:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  406508:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  406518:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  406530:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  406540:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  406550:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  406568:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  406578:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  406588:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  4065a0:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  4065b0:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  4065c0:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  4065dc:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  4065ec:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  4065fc:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  406618:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  406630:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  406648:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  406658:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  406668:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  406680:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  406690:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  4066a0:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  4066b8:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  4066c8:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  4066d8:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  4066f0:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  406700:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406710:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  406728:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  406738:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  406748:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  406760:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406770:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406780:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  406798:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  4067a8:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  4067b8:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  4067d0:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  4067e0:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  4067f0:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  406808:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406818:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  406828:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  406840:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406850:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  406860:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  406878:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  406888:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406898:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  4068b0:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  4068c0:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  4068d0:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  4068e8:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  4068f8:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  406908:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  406920:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  406930:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  406940:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  406958:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  406968:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  406978:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  406990:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  4069a0:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  4069b0:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  4069d8:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  4069e8:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  406a04:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  406a1c:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  406a2c:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406a3c:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  406a54:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  406a64:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  406a74:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  406a8c:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  406a9c:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  406aac:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  406abc:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  406acc:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  406adc:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  406aec:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  406afc:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  406b0c:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  406b1c:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  406b34:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  406b44:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406b54:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  406b70:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  406b8c:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  406ba8:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  406bb8:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  406bc8:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  406be0:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  406bfc:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  406c18:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  406c34:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  406c50:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  406c6c:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  406c88:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  406ca4:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  406cb4:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  406cc4:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  406cd4:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  406ce4:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  406cf4:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  406d04:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  406d14:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  406d24:	0000 0000 5245 4f52 2052 2020 2020 0000     ....ERROR     ..
  406d34:	6425 6320 206d 2020 0020 0000 5245 4f52     %d cm    ...ERRO
  406d44:	2052 4944 2053 0000                         R DIS ..

00406d4c <_global_impure_ptr>:
  406d4c:	0028 2040 4e49 0046 6e69 0066 414e 004e     (.@ INF.inf.NAN.
  406d5c:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  406d6c:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  406d7c:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  406d8c:	296c 0000 0030 0000                         l)..0...

00406d94 <blanks.7223>:
  406d94:	2020 2020 2020 2020 2020 2020 2020 2020                     

00406da4 <zeroes.7224>:
  406da4:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  406db4:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  406dc4:	0000 0000                                   ....

00406dc8 <__mprec_bigtens>:
  406dc8:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  406dd8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  406de8:	bf3c 7f73 4fdd 7515                         <.s..O.u

00406df0 <__mprec_tens>:
  406df0:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  406e00:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  406e10:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  406e20:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  406e30:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  406e40:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  406e50:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  406e60:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  406e70:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  406e80:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  406e90:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  406ea0:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  406eb0:	9db4 79d9 7843 44ea                         ...yCx.D

00406eb8 <p05.6055>:
  406eb8:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  406ec8:	4f50 4953 0058 0000 002e 0000               POSIX.......

00406ed4 <_ctype_>:
  406ed4:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  406ee4:	2020 2020 2020 2020 2020 2020 2020 2020                     
  406ef4:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  406f04:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  406f14:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  406f24:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  406f34:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  406f44:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  406f54:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00406fd8 <_init>:
  406fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406fda:	bf00      	nop
  406fdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406fde:	bc08      	pop	{r3}
  406fe0:	469e      	mov	lr, r3
  406fe2:	4770      	bx	lr

00406fe4 <__init_array_start>:
  406fe4:	004036e1 	.word	0x004036e1

00406fe8 <__frame_dummy_init_array_entry>:
  406fe8:	00400165                                e.@.

00406fec <_fini>:
  406fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406fee:	bf00      	nop
  406ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406ff2:	bc08      	pop	{r3}
  406ff4:	469e      	mov	lr, r3
  406ff6:	4770      	bx	lr

00406ff8 <__fini_array_start>:
  406ff8:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 62e0 0040 0e0a 7d20               .....b@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <freq>:
20400020:	21ac 0000                                   .!..

20400024 <_impure_ptr>:
20400024:	0028 2040                                   (.@ 

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__atexit_recursive_mutex>:
20400450:	0cb8 2040                                   ..@ 

20400454 <__malloc_av_>:
	...
2040045c:	0454 2040 0454 2040 045c 2040 045c 2040     T.@ T.@ \.@ \.@ 
2040046c:	0464 2040 0464 2040 046c 2040 046c 2040     d.@ d.@ l.@ l.@ 
2040047c:	0474 2040 0474 2040 047c 2040 047c 2040     t.@ t.@ |.@ |.@ 
2040048c:	0484 2040 0484 2040 048c 2040 048c 2040     ..@ ..@ ..@ ..@ 
2040049c:	0494 2040 0494 2040 049c 2040 049c 2040     ..@ ..@ ..@ ..@ 
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 
2040084c:	0844 2040 0844 2040 084c 2040 084c 2040     D.@ D.@ L.@ L.@ 

2040085c <__malloc_sbrk_base>:
2040085c:	ffff ffff                                   ....

20400860 <__malloc_trim_threshold>:
20400860:	0000 0002                                   ....

20400864 <__global_locale>:
20400864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400944:	5e29 0040 59e9 0040 0000 0000 6ed4 0040     )^@..Y@......n@.
20400954:	6ed0 0040 6d70 0040 6d70 0040 6d70 0040     .n@.pm@.pm@.pm@.
20400964:	6d70 0040 6d70 0040 6d70 0040 6d70 0040     pm@.pm@.pm@.pm@.
20400974:	6d70 0040 6d70 0040 ffff ffff ffff ffff     pm@.pm@.........
20400984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
