//
// Book, "RTL Modeling with SystemVerilog for ASIC and FPGA Design"
// by Stuart Sutherland
//
// Simulation command file
//
// Copyright 2016, Stuart Sutherland. All rights reserved.
//
// Version 1.0
//

1-4_dut_example.sv
1-5_testbench_example.sv
1-6_testbench_top_example.sv

