# Makefile
TOPLEVEL_LANG = verilog
VERILOG_SOURCES = $(shell pwd)/full_adder.v
TOPLEVEL = full_adder
MODULE = test_full_adder
include $(shell cocotb-config --makefiles)/Makefile.sim