
synpwrap -prj "lab3_lab3_synplify.tcl" -log "lab3_lab3.srf"
Copyright (C) 1992-2012 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 2.0.1.184

==contents of lab3_lab3.srf
#Build: Synplify Pro F-2012.03L-1 , Build 063R, May 17 2012
#install: C:\lscc\diamond\2.0\synpbase
#OS: Windows 7 6.1
#Hostname: MPC

#Implementation: lab3

$ Start of Compile
#Wed Dec 04 03:56:37 2013

Synopsys VHDL Compiler, version comp201203rcp1, Build 061R, built May 17 2012
@N|Running in 64-bit mode
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\lscc\diamond\2.0\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\dr.Chernobyl\Desktop\lab3\lab3\source\sviraj.vhd":7:7:7:12|Top entity is set to sviraj.
VHDL syntax check successful!
@N: CD630 :"C:\Users\dr.Chernobyl\Desktop\lab3\lab3\source\sviraj.vhd":7:7:7:12|Synthesizing work.sviraj.behavioral 
@W: CD638 :"C:\Users\dr.Chernobyl\Desktop\lab3\lab3\source\sviraj.vhd":27:8:27:14|Signal cw_freq is undriven 
@N: CD630 :"C:\Users\dr.Chernobyl\Desktop\lab3\lab3\source\fmgen.vhd":123:7:123:11|Synthesizing work.fmgen.x 
@W: CD326 :"C:\Users\dr.Chernobyl\Desktop\lab3\lab3\source\fmgen.vhd":153:23:154:7|Port lock of entity work.pll_250m is unconnected
@W: CG296 :"C:\Users\dr.Chernobyl\Desktop\lab3\lab3\source\fmgen.vhd":161:4:161:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\Users\dr.Chernobyl\Desktop\lab3\lab3\source\fmgen.vhd":165:27:165:31|Referenced variable r_pcm is not in sensitivity list
@W: CD638 :"C:\Users\dr.Chernobyl\Desktop\lab3\lab3\source\fmgen.vhd":141:8:141:12|Signal r_cnt is undriven 
@W: CD638 :"C:\Users\dr.Chernobyl\Desktop\lab3\lab3\source\fmgen.vhd":142:8:142:15|Signal r_pwm_in is undriven 
@N: CD630 :"C:\Users\dr.Chernobyl\Desktop\lab3\lab3\source\fmgen.vhd":16:7:16:14|Synthesizing work.pll_250m.structure 
@N: CD630 :"C:\lscc\diamond\2.0\cae_library\synthesis\vhdl\xp2.vhd":765:10:765:15|Synthesizing work.eplld1.syn_black_box 
Post processing for work.eplld1.syn_black_box
@N: CD630 :"C:\lscc\diamond\2.0\cae_library\synthesis\vhdl\xp2.vhd":1535:10:1535:12|Synthesizing work.vlo.syn_black_box 
Post processing for work.vlo.syn_black_box
Post processing for work.pll_250m.structure
Post processing for work.fmgen.x
@W: CL271 :"C:\Users\dr.Chernobyl\Desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Pruning bits 63 to 58 of R_dds_mul_res(63 downto 0) -- not in use ... 
@W: CL271 :"C:\Users\dr.Chernobyl\Desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Pruning bits 29 to 0 of R_dds_mul_res(63 downto 0) -- not in use ... 
@N: CD630 :"C:\Users\dr.Chernobyl\Desktop\lab3\lab3\source\tonegen.vhd":8:7:8:13|Synthesizing work.tonegen.x 
Post processing for work.tonegen.x
@W: CL265 :"C:\Users\dr.Chernobyl\Desktop\lab3\lab3\source\tonegen.vhd":200:1:200:2|Pruning bit 32 of R_mul(32 downto 0) -- not in use ... 
@W: CL271 :"C:\Users\dr.Chernobyl\Desktop\lab3\lab3\source\tonegen.vhd":200:1:200:2|Pruning bits 15 to 0 of R_mul(32 downto 0) -- not in use ... 
@N: CD630 :"C:\Users\dr.Chernobyl\Desktop\lab3\lab3\source\enkoder.vhd":7:7:7:13|Synthesizing work.enkoder.behavioral 
Post processing for work.enkoder.behavioral
Post processing for work.sviraj.behavioral
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 04 03:56:37 2013

###########################################################]
Premap Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 437R, Built Jul 16 2012 10:38:54
Copyright (C) 1994-2012, Synopsys Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03L-1 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@L: C:\Users\dr.Chernobyl\Desktop\lab3\lab3\lab3_lab3_scck.rpt 
Printing clock  summary report in "C:\Users\dr.Chernobyl\Desktop\lab3\lab3\lab3_lab3_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF257 |Gated clock conversion enabled 
@N: MF546 |Generated clock conversion enabled 

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)


Start loading timing files (Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 106MB)


Finished loading timing files (Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 108MB)



Clock Summary
**************

Start                             Requested     Requested     Clock        Clock              
Clock                             Frequency     Period        Type         Group              
----------------------------------------------------------------------------------------------
System                            1.0 MHz       1000.000      system       system_clkgroup    
pll_250m|CLKOP_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0
sviraj|clk_25m                    200.0 MHz     5.000         inferred     Inferred_clkgroup_1
==============================================================================================

@W: MT529 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Found inferred clock pll_250m|CLKOP_inferred_clock which controls 116 sequential elements including fmgen/fm_acc[27:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\tonegen.vhd":200:1:200:2|Found inferred clock sviraj|clk_25m which controls 348 sequential elements including I_tonegen/R_vol[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

syn_allowed_resources : blockrams=9  set on top level netlist sviraj

Finished Pre Mapping Phase. (Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Pre-mapping successful!

At Mapper Exit (Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 04 03:56:39 2013

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 437R, Built Jul 16 2012 10:38:54
Copyright (C) 1994-2012, Synopsys Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03L-1 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N: MF248 |Running in 64-bit mode.
@N: MF257 |Gated clock conversion enabled 
@N: MF546 |Generated clock conversion enabled 

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Start loading timing files (Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 105MB)


Finished loading timing files (Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 107MB)

@N: MF203 |Set autoconstraint_io 


Starting Optimization and Mapping (Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)

@N:"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":167:8:167:9|Found updn counter in view:work.sviraj(behavioral) inst fmgen.R_pcm_avg[15:0] 
@N:"c:\users\dr.chernobyl\desktop\lab3\lab3\source\tonegen.vhd":200:1:200:2|Found counter in view:work.tonegen_I_tonegen(x) inst R_clkdiv[11:0]
@N: MF179 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\tonegen.vhd":205:9:205:24|Found 7 bit by 7 bit '==' comparator, 'un11_r_clkdiv'
@N: BN362 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\tonegen.vhd":200:1:200:2|Removing sequential instance R_code_in[5] in hierarchy view:work.tonegen_I_tonegen(x) because there are no references to its outputs 
@N: BN362 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\tonegen.vhd":200:1:200:2|Removing sequential instance R_code[5] in hierarchy view:work.tonegen_I_tonegen(x) because there are no references to its outputs 
@N:"c:\users\dr.chernobyl\desktop\lab3\lab3\source\tonegen.vhd":200:1:200:2|Found counter in view:work.tonegen(x) inst R_clkdiv[11:0]
@N: MF179 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\tonegen.vhd":205:9:205:24|Found 7 bit by 7 bit '==' comparator, 'un11_r_clkdiv'
@W: BN132 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\tonegen.vhd":200:1:200:2|Removing sequential instance I_tonegen.R_clkdiv[11:0],  because it is equivalent to instance II_tonegen.R_clkdiv[11:0]

Finished factoring (Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)



#################### START OF GENERATED CLOCK OPTIMIZATION REPORT ####################[

======================================================================================
                                Instance:Pin        Generated Clock Optimization Status
======================================================================================
                  fmgen.R_dds_mul_x2[10]:C              Not Done


##################### END OF GENERATED CLOCK OPTIMIZATION REPORT #####################]


Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: FA239 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\tonegen.vhd":226:24:226:31|ROM I_tonegen.un2_r_freq_0[31:10] mapped in logic.
@N: FA239 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\tonegen.vhd":226:24:226:31|ROM I_tonegen.un2_r_freq_0[31:10] mapped in logic.
@N: MO106 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\tonegen.vhd":226:24:226:31|Found ROM, 'I_tonegen.un2_r_freq_0[31:10]', 32 words by 22 bits 
@N: FX211 |Packed ROM I_tonegen.R_sin_1_0[15:0] (8 input, 16 output) to Block SelectRAM 
@N: FX211 |Packed ROM II_tonegen.R_sin_1_0[15:0] (8 input, 16 output) to Block SelectRAM 
@N: FX211 |Packed ROM II_tonegen.un2_r_freq_0[31:10] (7 input, 22 output) to Block SelectRAM 
@W: MO129 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\tonegen.vhd":226:24:226:31|Sequential instance I_tonegen.un2_r_freq_0_dreg[19] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\tonegen.vhd":226:24:226:31|Sequential instance I_tonegen.un2_r_freq_0_dreg[20] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\tonegen.vhd":226:24:226:31|Sequential instance I_tonegen.un2_r_freq_0_dreg[21] reduced to a combinational gate by constant propagation
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[24] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[31] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[30] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[29] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[28] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[27] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":200:1:200:2|Boundary register fmgen.R_dds_mul_x2[26] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":190:1:190:2|Removing sequential instance fmgen.R_dds_mul_x1[0] in hierarchy view:work.sviraj(behavioral) because there are no references to its outputs 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":190:1:190:2|Boundary register fmgen.R_dds_mul_x1[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Starting Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 135MB)

@W: BN132 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":190:1:190:2|Removing instance fmgen.R_dds_mul_x1[27],  because it is equivalent to instance fmgen.R_dds_mul_x1[24]
@W: BN132 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":190:1:190:2|Removing instance fmgen.R_dds_mul_x1[24],  because it is equivalent to instance fmgen.R_dds_mul_x1[23]
@W: BN132 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":190:1:190:2|Removing instance fmgen.R_dds_mul_x1[23],  because it is equivalent to instance fmgen.R_dds_mul_x1[21]
@W: BN132 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":190:1:190:2|Removing instance fmgen.R_dds_mul_x1[31],  because it is equivalent to instance fmgen.R_dds_mul_x1[21]
@W: BN132 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":190:1:190:2|Removing instance fmgen.R_dds_mul_x1[30],  because it is equivalent to instance fmgen.R_dds_mul_x1[21]
@W: BN132 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":190:1:190:2|Removing instance fmgen.R_dds_mul_x1[29],  because it is equivalent to instance fmgen.R_dds_mul_x1[21]
@W: BN132 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":190:1:190:2|Removing instance fmgen.R_dds_mul_x1[28],  because it is equivalent to instance fmgen.R_dds_mul_x1[21]
@W: BN132 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":190:1:190:2|Removing instance fmgen.R_dds_mul_x1[26],  because it is equivalent to instance fmgen.R_dds_mul_x1[25]
@W: BN132 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":190:1:190:2|Removing instance fmgen.R_dds_mul_x1[25],  because it is equivalent to instance fmgen.R_dds_mul_x1[22]
@W: BN132 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":190:1:190:2|Removing instance fmgen.R_dds_mul_x1[22],  because it is equivalent to instance fmgen.R_dds_mul_x1[20]
@W: BN132 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\tonegen.vhd":200:1:200:2|Removing instance II_tonegen.R_code_in[6],  because it is equivalent to instance I_tonegen.R_code_in[6]

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 135MB)

@N: BN362 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":190:1:190:2|Removing sequential instance fmgen.R_dds_mul_x1[21] in hierarchy view:work.sviraj(behavioral) because there are no references to its outputs 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":190:1:190:2|Boundary register fmgen.R_dds_mul_x1[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":190:1:190:2|Removing sequential instance fmgen.R_dds_mul_x1[20] in hierarchy view:work.sviraj(behavioral) because there are no references to its outputs 
@A: BN291 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":190:1:190:2|Boundary register fmgen.R_dds_mul_x1[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished preparing to map (Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 135MB)

@N: BN362 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\tonegen.vhd":200:1:200:2|Removing sequential instance II_tonegen.R_code_in[5] in hierarchy view:work.sviraj(behavioral) because there are no references to its outputs 

Finished technology mapping (Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.40ns		 204 /       316
   2		0h:00m:01s		    -3.40ns		 204 /       316
------------------------------------------------------------

@N: FX271 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":167:8:167:9|Instance "fmgen.R_pcm[0]" with 5 loads replicated 1 times to improve timing 
@N: FX271 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":167:8:167:9|Instance "fmgen.R_pcm_avg[0]" with 5 loads replicated 1 times to improve timing 
@N: FX271 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":167:8:167:9|Instance "fmgen.R_pcm[2]" with 4 loads replicated 1 times to improve timing 
@N: FX271 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":167:8:167:9|Instance "fmgen.R_pcm[1]" with 4 loads replicated 1 times to improve timing 
@N: FX271 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":167:8:167:9|Instance "fmgen.R_pcm[3]" with 4 loads replicated 1 times to improve timing 
@N: FX271 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":167:8:167:9|Instance "fmgen.R_pcm[4]" with 4 loads replicated 1 times to improve timing 
@N: FX271 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":167:8:167:9|Instance "fmgen.R_pcm[5]" with 4 loads replicated 1 times to improve timing 
@N: FX271 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":167:8:167:9|Instance "fmgen.R_pcm[6]" with 4 loads replicated 1 times to improve timing 
Timing driven replication report
Added 8 Registers via timing driven replication
Added 0 LUTs via timing driven replication





Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.27ns		 204 /       324

   2		0h:00m:01s		    -3.27ns		 204 /       324
   3		0h:00m:01s		    -3.27ns		 204 /       324
   4		0h:00m:01s		    -3.27ns		 204 /       324
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.27ns		 204 /       324

   2		0h:00m:02s		    -3.27ns		 204 /       324
   3		0h:00m:02s		    -3.27ns		 204 /       324
   4		0h:00m:02s		    -3.27ns		 204 /       324
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 143MB)

@N: FX164 |The option to pack flops in the IOB has not been specified 

Finished restoring hierarchy (Time elapsed 0h:00m:02s; Memory used current: 137MB peak: 143MB)

Writing Analyst data base C:\Users\dr.Chernobyl\Desktop\lab3\lab3\lab3_lab3.srm

Finished Writing Netlist Databases (Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 143MB)

Writing EDIF Netlist and constraint files
F-2012.03L-1 

Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:03s; Memory used current: 143MB peak: 145MB)


Starting Writing Gated Clock Conversion Report (Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 145MB)


================= Gated clock report =================


The following instances have NOT been converted
Seq Inst             Instance Port     Clock                         Reason for not converting                               
-----------------------------------------------------------------------------------------------------------------------------
fmgen.fm_acc[27]     CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[26]     CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[25]     CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[24]     CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[23]     CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[22]     CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[21]     CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[20]     CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[19]     CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[18]     CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[17]     CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[16]     CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[15]     CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[14]     CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[13]     CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[12]     CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[11]     CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[10]     CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[9]      CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[8]      CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[7]      CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[6]      CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[5]      CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[4]      CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[3]      CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[2]      CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[1]      CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
fmgen.fm_acc[0]      CK                fmgen.I_PLL_250m.clk_250m     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
=============================================================================================================================

================= End gated clock report =================


Finished Writing Gated Clock Conversion Report (Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 145MB)


Starting Writing Generated Clock Conversion Report (Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 145MB)

@N: MF333 |Generated clock conversion enabled, but no generated clocks found in design 

Finished Writing Generated Clock Conversion Report (Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 145MB)

@W: MT246 :"c:\users\dr.chernobyl\desktop\lab3\lab3\source\fmgen.vhd":88:4:88:12|Blackbox EPLLD1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock sviraj|clk_25m with period 5.00ns. Please declare a user-defined clock on object "p:clk_25m"

@W: MT420 |Found inferred clock pll_250m|CLKOP_inferred_clock with period 5.00ns. Please declare a user-defined clock on object "n:fmgen.I_PLL_250m.CLKOP"



##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 04 03:56:42 2013
#


Top view:               sviraj
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.


Performance Summary 
*******************


Worst slack in design: -4.001

                                  Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                    Frequency     Frequency     Period        Period        Slack      Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------
pll_250m|CLKOP_inferred_clock     200.0 MHz     204.8 MHz     5.000         4.882         0.118      inferred     Inferred_clkgroup_0
sviraj|clk_25m                    200.0 MHz     111.1 MHz     5.000         9.001         -4.001     inferred     Inferred_clkgroup_1
System                            200.0 MHz     144.5 MHz     5.000         6.919         -1.919     system       system_clkgroup    
=====================================================================================================================================





Clock Relationships
*******************

Clocks                                                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                       Ending                         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
System                         System                         |  5.000       -1.919  |  No paths    -      |  No paths    -      |  No paths    -    
System                         pll_250m|CLKOP_inferred_clock  |  5.000       1.209   |  No paths    -      |  No paths    -      |  No paths    -    
System                         sviraj|clk_25m                 |  5.000       -0.395  |  No paths    -      |  No paths    -      |  No paths    -    
pll_250m|CLKOP_inferred_clock  System                         |  5.000       1.936   |  No paths    -      |  No paths    -      |  No paths    -    
pll_250m|CLKOP_inferred_clock  pll_250m|CLKOP_inferred_clock  |  5.000       0.118   |  No paths    -      |  No paths    -      |  No paths    -    
sviraj|clk_25m                 System                         |  5.000       -0.157  |  No paths    -      |  No paths    -      |  No paths    -    
sviraj|clk_25m                 sviraj|clk_25m                 |  5.000       -4.001  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port           Starting            User           Arrival     Required           
Name           Reference           Constraint     Time        Time         Slack 
               Clock                                                             
---------------------------------------------------------------------------------
btn_center     System (rising)     NA             0.000       -1.919       -1.919
btn_down       System (rising)     NA             0.000       -1.914       -1.914
btn_left       System (rising)     NA             0.000       -1.905       -1.905
btn_right      System (rising)     NA             0.000       -1.905       -1.905
btn_up         System (rising)     NA             0.000       -1.891       -1.891
clk_25m        NA                  NA             NA          NA           NA    
sw[0]          System (rising)     NA             0.000       0.590        0.590 
sw[1]          System (rising)     NA             0.000       1.577        1.577 
sw[2]          System (rising)     NA             0.000       -1.642       -1.642
sw[3]          System (rising)     NA             0.000       -1.661       -1.661
=================================================================================


Output Ports: 

Port         Starting                                   User           Arrival     Required           
Name         Reference                                  Constraint     Time        Time         Slack 
             Clock                                                                                    
------------------------------------------------------------------------------------------------------
j2[2]        pll_250m|CLKOP_inferred_clock (rising)     NA             3.064       5.000        1.936 
j2[3]        pll_250m|CLKOP_inferred_clock (rising)     NA             3.064       5.000        1.936 
j2[4]        pll_250m|CLKOP_inferred_clock (rising)     NA             3.064       5.000        1.936 
j2[5]        pll_250m|CLKOP_inferred_clock (rising)     NA             3.064       5.000        1.936 
led[0]       System (rising)                            NA             4.094       5.000        0.906 
led[1]       System (rising)                            NA             4.099       5.000        0.901 
led[2]       System (rising)                            NA             4.099       5.000        0.901 
led[3]       System (rising)                            NA             4.968       5.000        0.032 
led[4]       System (rising)                            NA             5.720       5.000        -0.720
led[5]       NA                                         NA             NA          NA           NA    
led[6]       System (rising)                            NA             4.099       5.000        0.901 
led[7]       NA                                         NA             NA          NA           NA    
p_ring       sviraj|clk_25m (rising)                    NA             3.125       5.000        1.875 
p_tip[0]     sviraj|clk_25m (rising)                    NA             3.026       5.000        1.974 
p_tip[1]     sviraj|clk_25m (rising)                    NA             3.026       5.000        1.974 
p_tip[2]     sviraj|clk_25m (rising)                    NA             3.026       5.000        1.974 
p_tip[3]     sviraj|clk_25m (rising)                    NA             3.026       5.000        1.974 
======================================================================================================


##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report
Part: lfxp2_5e-5

Register bits: 324 of 4752 (7%)
PIC Latch:       0
I/O cells:       27
Block Rams : 3 of 9 (33%)

DSP primitives:       3 of 12 (25%)

Details:
CCU2B:          138
FD1P3AX:        18
FD1P3IX:        32
FD1S3AX:        272
FD1S3IX:        2
GSR:            1
IB:             10
INV:            3
MULT18X18B:     2
MULT36X36B:     1
OB:             17
ORCALUT4:       201
PDPW16KB:       1
PFUMX:          20
PUR:            1
SP16KB:         2
VHI:            1
VLO:            1
false:          6
true:           6
Mapper successful!

At Mapper Exit (Time elapsed 0h:00m:03s; Memory used current: 44MB peak: 145MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Wed Dec 04 03:56:42 2013

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "LatticeXP2" -d LFXP2-5E -path "C:/Users/dr.Chernobyl/Desktop/lab3/lab3" -path "C:/Users/dr.Chernobyl/Desktop/lab3"  "C:/Users/dr.Chernobyl/Desktop/lab3/lab3/lab3_lab3.edi" "lab3_lab3.ngo"   
edif2ngd:  version Diamond (64-bit) 2.0.1.184
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to lab3_lab3.ngo...

ngdbuild  -a "LatticeXP2" -d LFXP2-5E  -p "C:/lscc/diamond/2.0/ispfpga/mg5a00/data"  -p "C:/Users/dr.Chernobyl/Desktop/lab3/lab3" -p "C:/Users/dr.Chernobyl/Desktop/lab3"  "lab3_lab3.ngo" "lab3_lab3.ngd"  	
ngdbuild:  version Diamond (64-bit) 2.0.1.184
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'lab3_lab3.ngo' ...
Loading NGL library 'C:/lscc/diamond/2.0/ispfpga/mg5a00/data/mg5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/2.0/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/2.0/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/2.0/ispfpga/or5g00/data/orc5glib.ngl'...

Running DRC...
WARNING - ngdbuild: logical net 'fmgen/I_PLL_250m/CLKOS' has no load
WARNING - ngdbuild: logical net 'fmgen/I_PLL_250m/CLKOK' has no load
WARNING - ngdbuild: logical net 'fmgen/I_PLL_250m/LOCK' has no load
WARNING - ngdbuild: logical net 'fmgen/I_PLL_250m/CLKINTFB' has no load
WARNING - ngdbuild: logical net 'fmgen/un7_r_clk_div_cry_15_0_COUT' has no load
WARNING - ngdbuild: logical net 'fmgen/un7_r_clk_div_cry_15_0_S0' has no load
WARNING - ngdbuild: logical net 'fmgen/un7_r_clk_div_cry_13_0_S0' has no load
WARNING - ngdbuild: logical net 'fmgen/un7_r_clk_div_cry_13_0_S1' has no load
WARNING - ngdbuild: logical net 'fmgen/un7_r_clk_div_cry_11_0_S0' has no load
WARNING - ngdbuild: logical net 'fmgen/un7_r_clk_div_cry_11_0_S1' has no load
WARNING - ngdbuild: logical net 'fmgen/un7_r_clk_div_cry_9_0_S0' has no load
WARNING - ngdbuild: logical net 'fmgen/un7_r_clk_div_cry_9_0_S1' has no load
WARNING - ngdbuild: logical net 'fmgen/un7_r_clk_div_cry_7_0_S0' has no load
WARNING - ngdbuild: logical net 'fmgen/un7_r_clk_div_cry_7_0_S1' has no load
WARNING - ngdbuild: logical net 'fmgen/un7_r_clk_div_cry_5_0_S0' has no load
WARNING - ngdbuild: logical net 'fmgen/un7_r_clk_div_cry_5_0_S1' has no load
WARNING - ngdbuild: logical net 'fmgen/un7_r_clk_div_cry_3_0_S0' has no load
WARNING - ngdbuild: logical net 'fmgen/un7_r_clk_div_cry_3_0_S1' has no load
WARNING - ngdbuild: logical net 'fmgen/un7_r_clk_div_cry_1_0_S0' has no load
WARNING - ngdbuild: logical net 'fmgen/un7_r_clk_div_cry_1_0_S1' has no load
WARNING - ngdbuild: logical net 'fmgen/un7_r_clk_div_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'fmgen/un7_r_clk_div_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'fmgen/un8_r_clk_div_cry_15_0_COUT' has no load
WARNING - ngdbuild: logical net 'fmgen/un8_r_clk_div_cry_15_0_S0' has no load
WARNING - ngdbuild: logical net 'fmgen/un8_r_clk_div_cry_13_0_S0' has no load
WARNING - ngdbuild: logical net 'fmgen/un8_r_clk_div_cry_13_0_S1' has no load
WARNING - ngdbuild: logical net 'fmgen/un8_r_clk_div_cry_11_0_S0' has no load
WARNING - ngdbuild: logical net 'fmgen/un8_r_clk_div_cry_11_0_S1' has no load
WARNING - ngdbuild: logical net 'fmgen/un8_r_clk_div_cry_9_0_S0' has no load
WARNING - ngdbuild: logical net 'fmgen/un8_r_clk_div_cry_9_0_S1' has no load
WARNING - ngdbuild: logical net 'fmgen/un8_r_clk_div_cry_7_0_S0' has no load
WARNING - ngdbuild: logical net 'fmgen/un8_r_clk_div_cry_7_0_S1' has no load
WARNING - ngdbuild: logical net 'fmgen/un8_r_clk_div_cry_5_0_S0' has no load
WARNING - ngdbuild: logical net 'fmgen/un8_r_clk_div_cry_5_0_S1' has no load
WARNING - ngdbuild: logical net 'fmgen/un8_r_clk_div_cry_3_0_S0' has no load
WARNING - ngdbuild: logical net 'fmgen/un8_r_clk_div_cry_3_0_S1' has no load
WARNING - ngdbuild: logical net 'fmgen/un8_r_clk_div_cry_1_0_S0' has no load
WARNING - ngdbuild: logical net 'fmgen/un8_r_clk_div_cry_1_0_S1' has no load
WARNING - ngdbuild: logical net 'fmgen/un8_r_clk_div_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'fmgen/un8_r_clk_div_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_x1_1_cry_17_0_COUT' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_x1_1_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_x1_1_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'fmgen/fm_acc_1_s_27_0_COUT' has no load
WARNING - ngdbuild: logical net 'fmgen/fm_acc_1_s_27_0_S1' has no load
WARNING - ngdbuild: logical net 'fmgen/fm_acc_1_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'fmgen/fm_acc_1_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'fmgen/R_pcm_3_s_15_0_COUT' has no load
WARNING - ngdbuild: logical net 'fmgen/R_pcm_3_s_15_0_S1' has no load
WARNING - ngdbuild: logical net 'fmgen/R_pcm_3_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'fmgen/R_pcm_avg_s_0_COUT[15]' has no load
WARNING - ngdbuild: logical net 'fmgen/R_pcm_avg_s_0_S1[15]' has no load
WARNING - ngdbuild: logical net 'fmgen/R_pcm_avg_cry_0_S0[0]' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P71' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P70' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P69' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P68' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P67' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P66' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P65' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P64' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P63' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P62' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P61' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P60' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P59' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P58' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P29' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P28' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P27' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P26' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P25' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P24' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P23' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P22' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P21' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P20' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P19' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P18' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P17' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P16' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P15' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P14' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P13' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P12' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P11' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P10' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P9' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P8' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P7' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P6' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P5' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P4' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P3' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P2' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P1' has no load
WARNING - ngdbuild: logical net 'fmgen/R_dds_mul_res_1_P0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_sin_1_0_0_DO16' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_sin_1_0_0_DO17' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un4_r_pwm_cry_15_0_COUT' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un4_r_pwm_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un4_r_pwm_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un3_r_freq_s_31_0_COUT_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un3_r_freq_s_31_0_S1_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un3_r_freq_cry_0_0_S0_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un3_r_freq_cry_0_0_S1_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un1_R_vol_cry_15_0_COUT' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un1_R_vol_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un1_R_vol_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_clkdiv_s_0_COUT[11]' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_clkdiv_s_0_S1[11]' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_clkdiv_cry_0_S0[0]' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_P35_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_P34_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_P33_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_P32_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_P15_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_P14_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_P13_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_P12_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_P11_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_P10_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_P9_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_P8_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_P7_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_P6_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_P5_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_P4_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_P3_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_P2_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_P1_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_P0_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROA17_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROA16_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROA15_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROA14_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROA13_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROA12_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROA11_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROA10_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROA9_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROA8_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROA7_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROA6_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROA5_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROA4_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROA3_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROA2_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROA1_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROA0_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROB17_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROB16_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROB15_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROB14_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROB13_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROB12_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROB11_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROB10_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROB9_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROB8_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROB7_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROB6_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROB5_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROB4_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROB3_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROB2_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROB1_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/R_mul_1_SROB0_0' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un2_r_freq_0_0_DO22' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un2_r_freq_0_0_DO23' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un2_r_freq_0_0_DO24' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un2_r_freq_0_0_DO25' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un2_r_freq_0_0_DO26' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un2_r_freq_0_0_DO27' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un2_r_freq_0_0_DO28' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un2_r_freq_0_0_DO29' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un2_r_freq_0_0_DO30' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un2_r_freq_0_0_DO31' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un2_r_freq_0_0_DO32' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un2_r_freq_0_0_DO33' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un2_r_freq_0_0_DO34' has no load
WARNING - ngdbuild: logical net 'II_tonegen/un2_r_freq_0_0_DO35' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_sin_1_0_0_DO16_0' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_sin_1_0_0_DO17_0' has no load
WARNING - ngdbuild: logical net 'I_tonegen/un4_r_pwm_cry_15_0_COUT_0' has no load
WARNING - ngdbuild: logical net 'I_tonegen/un4_r_pwm_cry_0_0_S0_0' has no load
WARNING - ngdbuild: logical net 'I_tonegen/un4_r_pwm_cry_0_0_S1_0' has no load
WARNING - ngdbuild: logical net 'I_tonegen/un3_r_freq_s_31_0_COUT' has no load
WARNING - ngdbuild: logical net 'I_tonegen/un3_r_freq_s_31_0_S1' has no load
WARNING - ngdbuild: logical net 'I_tonegen/un3_r_freq_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'I_tonegen/un3_r_freq_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'I_tonegen/un1_R_vol_cry_15_0_COUT_0' has no load
WARNING - ngdbuild: logical net 'I_tonegen/un1_R_vol_cry_0_0_S0_0' has no load
WARNING - ngdbuild: logical net 'I_tonegen/un1_R_vol_cry_0_0_S1_0' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_P35' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_P34' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_P33' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_P32' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_P15' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_P14' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_P13' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_P12' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_P11' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_P10' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_P9' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_P8' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_P7' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_P6' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_P5' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_P4' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_P3' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_P2' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_P1' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_P0' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROA17' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROA16' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROA15' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROA14' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROA13' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROA12' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROA11' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROA10' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROA9' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROA8' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROA7' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROA6' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROA5' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROA4' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROA3' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROA2' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROA1' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROA0' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROB17' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROB16' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROB15' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROB14' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROB13' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROB12' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROB11' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROB10' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROB9' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROB8' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROB7' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROB6' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROB5' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROB4' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROB3' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROB2' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROB1' has no load
WARNING - ngdbuild: logical net 'I_tonegen/R_mul_1_SROB0' has no load
WARNING - ngdbuild: DRC complete with 250 warnings

Design Results:
    723 blocks expanded
complete the first expansion
Writing 'lab3_lab3.ngd' ...

map -a "LatticeXP2" -p LFXP2-5E -t TQFP144 -s 5 -oc Commercial  "lab3_lab3.ngd" -o "lab3_lab3_map.ncd" -pr "lab3_lab3.prf" -mp "lab3_lab3.mrp" "C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf"             
map:  version Diamond (64-bit) 2.0.1.184
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: lab3_lab3.ngd
   Picdevice="LFXP2-5E"
   Pictype="TQFP144"
   Picspeed=5
   Remove unused logic
   Do not produce over sized NCDs.
Part used: LFXP2-5ETQFP144, Performance used: 5.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (18): Error in LOCATE COMP "rs232_rx" SITE "10" ;
     : COMP "rs232_rx" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (19): Error in LOCATE COMP "rs232_tx" SITE "137" ;
     : COMP "rs232_tx" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (52): Error in LOCATE COMP "flash_cen" SITE "13" ;
     : COMP "flash_cen" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (53): Error in LOCATE COMP "flash_sck" SITE "16" ;
     : COMP "flash_sck" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (54): Error in LOCATE COMP "flash_si" SITE "19" ;
     : COMP "flash_si" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (55): Error in LOCATE COMP "flash_so" SITE "18" ;
     : COMP "flash_so" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (58): Error in LOCATE COMP "sdcard_cen" SITE "15" ;
     : COMP "sdcard_cen" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (59): Error in LOCATE COMP "sdcard_sck" SITE "20" ;
     : COMP "sdcard_sck" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (60): Error in LOCATE COMP "sdcard_si" SITE "17" ;
     : COMP "sdcard_si" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (61): Error in LOCATE COMP "sdcard_so" SITE "21" ;
     : COMP "sdcard_so" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (64): Error in LOCATE COMP "sram_wel" SITE "93" ;
     : COMP "sram_wel" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (65): Error in LOCATE COMP "sram_lbl" SITE "120" ;
     : COMP "sram_lbl" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (66): Error in LOCATE COMP "sram_ubl" SITE "121" ;
     : COMP "sram_ubl" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (67): Error in LOCATE COMP "sram_a_0" SITE "101" ;
     : COMP "sram_a_0" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (68): Error in LOCATE COMP "sram_a_1" SITE "103" ;
     : COMP "sram_a_1" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (69): Error in LOCATE COMP "sram_a_2" SITE "104" ;
     : COMP "sram_a_2" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (70): Error in LOCATE COMP "sram_a_3" SITE "107" ;
     : COMP "sram_a_3" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (71): Error in LOCATE COMP "sram_a_4" SITE "108" ;
     : COMP "sram_a_4" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (72): Error in LOCATE COMP "sram_a_5" SITE "125" ;
     : COMP "sram_a_5" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (73): Error in LOCATE COMP "sram_a_6" SITE "127" ;
     : COMP "sram_a_6" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (74): Error in LOCATE COMP "sram_a_7" SITE "122" ;
     : COMP "sram_a_7" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (75): Error in LOCATE COMP "sram_a_8" SITE "58" ;
     : COMP "sram_a_8" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (76): Error in LOCATE COMP "sram_a_9" SITE "53" ;
     : COMP "sram_a_9" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (77): Error in LOCATE COMP "sram_a_10" SITE "54" ;
     : COMP "sram_a_10" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (78): Error in LOCATE COMP "sram_a_11" SITE "55" ;
     : COMP "sram_a_11" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (79): Error in LOCATE COMP "sram_a_12" SITE "56" ;
     : COMP "sram_a_12" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (80): Error in LOCATE COMP "sram_a_13" SITE "57" ;
     : COMP "sram_a_13" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (81): Error in LOCATE COMP "sram_a_14" SITE "73" ;
     : COMP "sram_a_14" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (82): Error in LOCATE COMP "sram_a_15" SITE "74" ;
     : COMP "sram_a_15" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (83): Error in LOCATE COMP "sram_a_16" SITE "77" ;
     : COMP "sram_a_16" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (84): Error in LOCATE COMP "sram_a_17" SITE "78" ;
     : COMP "sram_a_17" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (85): Error in LOCATE COMP "sram_a_18" SITE "94" ;
     : COMP "sram_a_18" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (86): Error in LOCATE COMP "sram_d_0" SITE "98" ;
     : COMP "sram_d_0" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (87): Error in LOCATE COMP "sram_d_1" SITE "96" ;
     : COMP "sram_d_1" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (88): Error in LOCATE COMP "sram_d_2" SITE "92" ;
     : COMP "sram_d_2" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (89): Error in LOCATE COMP "sram_d_3" SITE "91" ;
     : COMP "sram_d_3" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (90): Error in LOCATE COMP "sram_d_4" SITE "89" ;
     : COMP "sram_d_4" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (91): Error in LOCATE COMP "sram_d_5" SITE "88" ;
     : COMP "sram_d_5" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (92): Error in LOCATE COMP "sram_d_6" SITE "87" ;
     : COMP "sram_d_6" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (93): Error in LOCATE COMP "sram_d_7" SITE "90" ;
     : COMP "sram_d_7" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (94): Error in LOCATE COMP "sram_d_8" SITE "61" ;
     : COMP "sram_d_8" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (95): Error in LOCATE COMP "sram_d_9" SITE "62" ;
     : COMP "sram_d_9" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (96): Error in LOCATE COMP "sram_d_10" SITE "99" ;
     : COMP "sram_d_10" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (97): Error in LOCATE COMP "sram_d_11" SITE "100" ;
     : COMP "sram_d_11" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (98): Error in LOCATE COMP "sram_d_12" SITE "102" ;
     : COMP "sram_d_12" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (99): Error in LOCATE COMP "sram_d_13" SITE "113" ;
     : COMP "sram_d_13" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (100): Error in LOCATE COMP "sram_d_14" SITE "116" ;
     : COMP "sram_d_14" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (101): Error in LOCATE COMP "sram_d_15" SITE "119" ;
     : COMP "sram_d_15" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (105): Error in LOCATE COMP "j1_2" SITE "131" ;
     : COMP "j1_2" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (106): Error in LOCATE COMP "j1_3" SITE "134" ;
     : COMP "j1_3" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (107): Error in LOCATE COMP "j1_4" SITE "9" ;
     : COMP "j1_4" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (108): Error in LOCATE COMP "j1_5" SITE "138" ;
     : COMP "j1_5" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (109): Error in LOCATE COMP "j1_6" SITE "6" ;
     : COMP "j1_6" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (110): Error in LOCATE COMP "j1_7" SITE "5" ;
     : COMP "j1_7" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (111): Error in LOCATE COMP "j1_8" SITE "8" ;
     : COMP "j1_8" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (112): Error in LOCATE COMP "j1_9" SITE "7" ;
     : COMP "j1_9" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (113): Error in LOCATE COMP "j1_10" SITE "1" ;
     : COMP "j1_10" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (114): Error in LOCATE COMP "j1_11" SITE "2" ;
     : COMP "j1_11" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (115): Error in LOCATE COMP "j1_12" SITE "144" ;
     : COMP "j1_12" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (116): Error in LOCATE COMP "j1_13" SITE "143" ;
     : COMP "j1_13" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (117): Error in LOCATE COMP "j1_14" SITE "142" ;
     : COMP "j1_14" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (118): Error in LOCATE COMP "j1_15" SITE "141" ;
     : COMP "j1_15" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (119): Error in LOCATE COMP "j1_16" SITE "133" ;
     : COMP "j1_16" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (120): Error in LOCATE COMP "j1_17" SITE "132" ;
     : COMP "j1_17" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (121): Error in LOCATE COMP "j1_19" SITE "123" ;
     : COMP "j1_19" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (122): Error in LOCATE COMP "j1_18" SITE "124" ;
     : COMP "j1_18" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (123): Error in LOCATE COMP "j1_20" SITE "115" ;
     : COMP "j1_20" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (124): Error in LOCATE COMP "j1_21" SITE "114" ;
     : COMP "j1_21" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (125): Error in LOCATE COMP "j1_22" SITE "110" ;
     : COMP "j1_22" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (126): Error in LOCATE COMP "j1_23" SITE "109" ;
     : COMP "j1_23" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (135): Error in LOCATE COMP "j2_6" SITE "66" ;
     : COMP "j2_6" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (136): Error in LOCATE COMP "j2_7" SITE "65" ;
     : COMP "j2_7" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (137): Error in LOCATE COMP "j2_8" SITE "52" ;
     : COMP "j2_8" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (138): Error in LOCATE COMP "j2_9" SITE "50" ;
     : COMP "j2_9" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (139): Error in LOCATE COMP "j2_10" SITE "48" ;
     : COMP "j2_10" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (140): Error in LOCATE COMP "j2_11" SITE "47" ;
     : COMP "j2_11" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (141): Error in LOCATE COMP "j2_12" SITE "40" ;
     : COMP "j2_12" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (142): Error in LOCATE COMP "j2_13" SITE "39" ;
     : COMP "j2_13" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (143): Error in LOCATE COMP "j2_14" SITE "38" ;
     : COMP "j2_14" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (144): Error in LOCATE COMP "j2_15" SITE "22" ;
     : COMP "j2_15" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (145): Error in LOCATE COMP "j2_16" SITE "31" ;
     : COMP "j2_16" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (146): Error in LOCATE COMP "j2_17" SITE "29" ;
     : COMP "j2_17" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (147): Error in LOCATE COMP "j2_18" SITE "37" ;
     : COMP "j2_18" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (148): Error in LOCATE COMP "j2_19" SITE "36" ;
     : COMP "j2_19" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (149): Error in LOCATE COMP "j2_20" SITE "35" ;
     : COMP "j2_20" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (150): Error in LOCATE COMP "j2_21" SITE "32" ;
     : COMP "j2_21" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (151): Error in LOCATE COMP "j2_22" SITE "27" ;
     : COMP "j2_22" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (152): Error in LOCATE COMP "j2_23" SITE "28" ;
     : COMP "j2_23" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf (174): Error in IOBUF PORT "sdcard_so" PULLMODE=UP ;
     : Port "sdcard_so" does not exist in the design.. Disabled this preference.
WARNING - map: Preference parsing results:  89 semantic errors detected
WARNING - map: There are errors in the preference file, "C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.lpf".
Loading device for application map from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/2.0/ispfpga.
Package Status:                     Final          Version 1.42

Running general design DRC...
Removing unused logic...
Optimizing...
355 CCU2 constant inputs absorbed.



Design Summary:
   Number of registers:    324
      PFU registers:    324
      PIO registers:    0
   Number of SLICEs:           284 out of  2376 (12%)
      SLICEs(logic/ROM):       284 out of  1971 (14%)
      SLICEs(logic/ROM/RAM):     0 out of   405 (0%)
          As RAM:            0 out of   405 (0%)
          As Logic/ROM:      0 out of   405 (0%)
   Number of logic LUT4s:     205
   Number of distributed RAM:   0 (0 LUT4s)
   Number of ripple logic:    138 (276 LUT4s)
   Number of shift registers:   0
   Total number of LUT4s:     481
   Number of PIO sites used: 27 out of 100 (27%)
   Number of PIO FIXEDDELAY:    0
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of block RAMs:  3 out of 9 (33%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT36X36B          1
   MULT18X18B          2
   MULT18X18MACB       0
   MULT18X18ADDSUBB    0
   MULT18X18ADDSUBSUMB 0
   MULT9X9B            0
   MULT9X9ADDSUBB      0
   MULT9X9ADDSUBSUMB   0
   --------------------------------
   Number of Used DSP Sites:  12 out of 24 (50 %)
   Number of clocks:  2
     Net clk_25m_c: 179 loads, 179 rising, 0 falling (Driver: PIO clk_25m )
     Net fmgen/clk_250m: 17 loads, 17 rising, 0 falling (Driver: fmgen/I_PLL_250m/PLLInst_0 )
   Number of Clock Enables:  3
     Net II_tonegen/R_code_0_sqmuxa: 1 loads, 0 LSLICEs
     Net R_clkdiv_RNI0BON[6]: 27 loads, 27 LSLICEs
     Net I_tonegen/R_code_0_sqmuxa: 3 loads, 3 LSLICEs
   Number of LSRs:  3
     Net II_tonegen/R_vol_0_sqmuxa_1_RNIVBRD1: 9 loads, 9 LSLICEs
     Net sw_c[1]: 2 loads, 2 LSLICEs
     Net I_tonegen/R_vol_0_sqmuxa_1_RNIOSCD1: 9 loads, 9 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net VCC: 252 loads
     Net I_tonegen/un2_r_freq_0_areg[3]: 38 loads
     Net sw_c[0]: 38 loads
     Net I_tonegen/un2_r_freq_0_areg[0]: 36 loads
     Net I_tonegen/un2_r_freq_0_areg[1]: 35 loads
     Net I_tonegen/un2_r_freq_0_areg[2]: 34 loads
     Net sw_c[1]: 32 loads
     Net R_clkdiv_RNI0BON[6]: 31 loads
     Net I_tonegen/un2_r_freq_0_areg[4]: 19 loads
     Net fmgen/r_clk_div_RNIMO8O[3]: 17 loads
 
   Number of warnings:  91
   Number of errors:    0


. MULT36X36B  fmgen/R_dds_mul_res_1[57:0]:

Multiplier
        Operation               Unsigned
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
                Pipeline                            
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
                Pipeline                            
Data
        Input Registers         CLK     CE      RST
        --------------------------------------------
                A               CLK0    CE0     RST0
                B                                   

        Pipeline Registers      CLK     CE      RST
        --------------------------------------------
                Pipe            CLK0    CE0     RST0

        Output Register         CLK     CE      RST
        --------------------------------------------
                Output          CLK0    CE0     RST0
Other
        GSR     DISABLED

. MULT18X18B  II_tonegen/R_mul_1[31:0]:

Multiplier
        Operation               Unsigned
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
Data
        Input Registers         CLK     CE      RST  
        ---------------------------------------------
                A                                       
                B                                       

        Pipeline Registers      CLK     CE      RST
        --------------------------------------------
                Pipe            CLK0    CE0     RST0

        Output Register         CLK     CE      RST
        --------------------------------------------
                Output                              
Other
        GSR     DISABLED

. MULT18X18B  I_tonegen/R_mul_1[31:0]:

Multiplier
        Operation               Unsigned
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
Data
        Input Registers         CLK     CE      RST  
        ---------------------------------------------
                A                                       
                B                                       

        Pipeline Registers      CLK     CE      RST
        --------------------------------------------
                Pipe            CLK0    CE0     RST0

        Output Register         CLK     CE      RST
        --------------------------------------------
                Output                              
Other
        GSR     DISABLED

Total CPU Time: 1 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 60 MB

WARNING - map: There are semantic errors in the preference file, "C:/Users/dr.Chernobyl/Desktop/lab3/lab3/source/ulx2s.prf".
Dumping design to file lab3_lab3_map.ncd.

mpartrce -p "lab3_lab3.p2t" -f "lab3_lab3.p3t" -tf "lab3_lab3.pt" "lab3_lab3_map.ncd" "lab3_lab3.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "lab3_lab3_map.ncd"
Wed Dec 04 03:56:48 2013

PAR: Place And Route Diamond (64-bit) 2.0.1.184.
Command Line: C:/lscc/diamond/2.0/ispfpga\bin\nt64\par -f lab3_lab3.p2t lab3_lab3_map.ncd
lab3_lab3.dir lab3_lab3.prf
Preference file: lab3_lab3.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file lab3_lab3_map.ncd.
Design name: sviraj
NCD version: 3.2
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 5
Loading device for application par from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/2.0/ispfpga.
Package Status:                     Final          Version 1.42
Performance Hardware Data Status:   Final          Version 10.6
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)      27/174          15% used
                     27/100          27% bonded
   EBR                3/9            33% used
   MULT18             2/12           16% used
   MULT36             1/3            33% used
   SLICE            284/2376         11% used



Number of Signals: 976
Number of Connections: 2286

Pin Constraint Summary:
   27 out of 27 pins locked (100% locked).


The following 2 signals are selected to use the primary clock routing resources:
    fmgen/clk_250m (driver: fmgen/I_PLL_250m/PLLInst_0, clk load #: 17)
    clk_25m_c (driver: clk_25m, clk load #: 182)

No signal is selected as DCS clock.

The following 1 signal is selected to use the secondary clock routing resources:
    R_clkdiv_RNI0BON[6] (driver: II_tonegen/SLICE_218, clk load #: 0, sr load #: 0, ce load #: 27)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 3 secs 


Starting Placer Phase 1.
....................
Placer score = 99398.
Finished Placer Phase 1.  REAL time: 14 secs 

Starting Placer Phase 2.
.
Placer score =  98928
Finished Placer Phase 2.  REAL time: 14 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 196 (0%)
  PLL        : 1 out of 2 (50%)
  CLKDIV     : 0 out of 2 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "fmgen/clk_250m" from CLKOP on comp "fmgen/I_PLL_250m/PLLInst_0" on PLL site "ULPLL", clk load = 17
  PRIMARY "clk_25m_c" from comp "clk_25m" on PIO site "30 (PL14B)", clk load = 182
  SECONDARY "R_clkdiv_RNI0BON[6]" from F1 on comp "II_tonegen/SLICE_218" on site "R12C2A", clk load = 0, ce load = 27, sr load = 0

  PRIMARY  : 2 out of 8 (25%)
     DCS   : 0 out of 2 (0%)
  SECONDARY: 1 out of 4 (25%)

Edge Clocks:
  No edge clock selected

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   27 out of 174 (15.5%) PIO sites used.
   27 out of 100 (27.0%) bonded PIO sites used.
   Number of PIO comps: 27; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 4 / 20 ( 20%) | 3.3V       | -          | -          |
| 1        | 0 / 6 (  0%)  | -          | -          | -          |
| 2        | 0 / 18 (  0%) | -          | -          | -          |
| 3        | 0 / 4 (  0%)  | -          | -          | -          |
| 4        | 4 / 8 ( 50%)  | 3.3V       | -          | -          |
| 5        | 6 / 18 ( 33%) | 3.3V       | -          | -          |
| 6        | 7 / 8 ( 87%)  | 3.3V       | -          | -          |
| 7        | 6 / 18 ( 33%) | 3.3V       | -          | -          |
+----------+---------------+------------+------------+------------+


DSP Utilization Summary:
-------------------------------------
DSP Block #:              1 2 3
# of MULT36X36B               1
# of MULT18X18B           1 1  
# of MULT18X18MACB             
# of MULT18X18ADDSUBB          
# of MULT18X18ADDSUBSUMB       
# of MULT9X9B                  
# of MULT9X9ADDSUBB            
# of MULT9X9ADDSUBSUMB         

DSP Block  1    Component_Type       Physical_Type              Instance_Name           
   R22C9          MULT18X18B             MULT18           II_tonegen/R_mul_1[31:0]      

DSP Block  2    Component_Type       Physical_Type              Instance_Name           
  R22C16          MULT18X18B             MULT18            I_tonegen/R_mul_1[31:0]      

DSP Block  3    Component_Type       Physical_Type              Instance_Name           
  R22C27          MULT36X36B             MULT36          fmgen/R_dds_mul_res_1[57:0]    

Total placer CPU time: 14 secs 

Dumping design to file lab3_lab3.dir/5_1.ncd.

0 connections routed; 2286 unrouted.
Starting router resource preassignment
WARNING - par: The driver of primary clock net clk_25m_c is not placed on one of the PIO sites dedicated for primary clocks.  This primary clock will be routed to a H-spine through general routing resource or will be routed as a secondary clock and may suffer from excessive delay or skew.

Completed router resource preassignment. Real time: 15 secs 

Start NBR router at 03:57:04 12/04/13

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as shorter as possible. The routing process is said 
      to be completed when no conflicts exist and all connections
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design. Thanks.                                       
*****************************************************************

Start NBR special constraint process at 03:57:04 12/04/13

Start NBR section for initial routing
Level 1, iteration 1
17(0.01%) conflicts; 1610(70.43%) untouched conns; 5659 (nbr) score; 
Estimated worst slack/total negative slack: -0.263ns/-5.660ns; real time: 16 secs 
Level 2, iteration 1
6(0.00%) conflicts; 1591(69.60%) untouched conns; 5758 (nbr) score; 
Estimated worst slack/total negative slack: -0.263ns/-5.759ns; real time: 17 secs 
Level 3, iteration 1
4(0.00%) conflicts; 1571(68.72%) untouched conns; 5930 (nbr) score; 
Estimated worst slack/total negative slack: -0.263ns/-5.931ns; real time: 17 secs 
Level 4, iteration 1
41(0.02%) conflicts; 0(0.00%) untouched conn; 5884 (nbr) score; 
Estimated worst slack/total negative slack: -0.263ns/-5.885ns; real time: 18 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing
Level 1, iteration 1
6(0.00%) conflicts; 71(3.11%) untouched conns; 5712 (nbr) score; 
Estimated worst slack/total negative slack: -0.263ns/-5.713ns; real time: 18 secs 
Level 2, iteration 1
6(0.00%) conflicts; 71(3.11%) untouched conns; 5712 (nbr) score; 
Estimated worst slack/total negative slack: -0.263ns/-5.713ns; real time: 18 secs 
Level 3, iteration 1
3(0.00%) conflicts; 71(3.11%) untouched conns; 5884 (nbr) score; 
Estimated worst slack/total negative slack: -0.263ns/-5.885ns; real time: 18 secs 
Level 4, iteration 1
22(0.01%) conflicts; 0(0.00%) untouched conn; 5712 (nbr) score; 
Estimated worst slack/total negative slack: -0.263ns/-5.713ns; real time: 19 secs 
Level 4, iteration 2
6(0.00%) conflicts; 0(0.00%) untouched conn; 7688 (nbr) score; 
Estimated worst slack/total negative slack: -0.317ns/-7.688ns; real time: 19 secs 
Level 4, iteration 3
4(0.00%) conflicts; 0(0.00%) untouched conn; 9013 (nbr) score; 
Estimated worst slack/total negative slack: -0.393ns/-9.013ns; real time: 19 secs 
Level 4, iteration 4
1(0.00%) conflict; 0(0.00%) untouched conn; 9013 (nbr) score; 
Estimated worst slack/total negative slack: -0.393ns/-9.013ns; real time: 19 secs 
Level 4, iteration 5
0(0.00%) conflict; 0(0.00%) untouched conn; 9109 (nbr) score; 
Estimated worst slack/total negative slack: -0.393ns/-9.109ns; real time: 19 secs 

Start NBR section for performance tunning (iteration 1)
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 9109 (nbr) score; 
Estimated worst slack/total negative slack: -0.393ns/-9.109ns; real time: 20 secs 

Start NBR section for post-routing
0(0.00%) conflict; 0(0.00%) untouched conn; 9109 (nbr) score; 
Estimated worst slack/total negative slack: -0.393ns/-9.109ns; real time: 20 secs 

Dumping design to file lab3_lab3.dir/5_1.ncd.
End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 35 (1.53%)
  Estimated worst slack : -0.393ns
  Timing score : 6162
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.


Total CPU time 20 secs 
Total REAL time: 20 secs 
Completely routed.
End of route.  2286 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Timing score: 6162 

Dumping design to file lab3_lab3.dir/5_1.ncd.


par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "lab3_lab3.t2b" -w "lab3_lab3.ncd" -jedec -e -s "C:/Users/dr.Chernobyl/Desktop/lab3/lab3.sec" -k "C:/Users/dr.Chernobyl/Desktop/lab3/lab3.bek" "lab3_lab3.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 2.0.1.184
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file lab3_lab3.ncd.
Design name: sviraj
NCD version: 3.2
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/2.0/ispfpga.
Package Status:                     Final          Version 1.42
Performance Hardware Data Status:   Final          Version 10.6

Running DRC.
chipcheck: INFO: Design contains pre-loadable EBR during configuration that has a requirement:Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
DRC detected 0 errors and 0 warnings.
Reading Preference File from lab3_lab3.prf...

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                   WAKE_ON_LOCK  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "lab3_lab3.jed".
