# aclk {FREQ_HZ 299997009 CLK_DOMAIN block_design_zynq_ultra_ps_e_0_0_pl_clk1 PHASE 0.000}
# Clock Domain: block_design_zynq_ultra_ps_e_0_0_pl_clk1
create_clock -name aclk -period 3.333 [get_ports aclk]
# Generated clocks
