{"sha": "85b242968bf34b60ff7ef0fcb8ac94eacfa762a0", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODViMjQyOTY4YmYzNGI2MGZmN2VmMGZjYjhhYzk0ZWFjZmE3NjJhMA==", "commit": {"author": {"name": "Kito Cheng", "email": "kito.cheng@gmail.com", "date": "2019-04-16T09:27:31Z"}, "committer": {"name": "Chung-Ju Wu", "email": "jasonwucj@gcc.gnu.org", "date": "2019-04-16T09:27:31Z"}, "message": "[NDS32] Fix nds32_split_ashiftdi3 with large shift amount.\n\ngcc/\n\t* config/nds32/nds32-md-auxiliary.c (nds32_split_ashiftdi3): Fix wrong\n\tcode gen with large shift amount.\n\nCo-Authored-By: Shiva Chen <shiva0217@gmail.com>\n\nFrom-SVN: r270383", "tree": {"sha": "5bb8e1b85ceac776b0267b11cd8ecdf51356c21f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/5bb8e1b85ceac776b0267b11cd8ecdf51356c21f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/85b242968bf34b60ff7ef0fcb8ac94eacfa762a0", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/85b242968bf34b60ff7ef0fcb8ac94eacfa762a0", "html_url": "https://github.com/Rust-GCC/gccrs/commit/85b242968bf34b60ff7ef0fcb8ac94eacfa762a0", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/85b242968bf34b60ff7ef0fcb8ac94eacfa762a0/comments", "author": {"login": "kito-cheng", "id": 2723185, "node_id": "MDQ6VXNlcjI3MjMxODU=", "avatar_url": "https://avatars.githubusercontent.com/u/2723185?v=4", "gravatar_id": "", "url": "https://api.github.com/users/kito-cheng", "html_url": "https://github.com/kito-cheng", "followers_url": "https://api.github.com/users/kito-cheng/followers", "following_url": "https://api.github.com/users/kito-cheng/following{/other_user}", "gists_url": "https://api.github.com/users/kito-cheng/gists{/gist_id}", "starred_url": "https://api.github.com/users/kito-cheng/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/kito-cheng/subscriptions", "organizations_url": "https://api.github.com/users/kito-cheng/orgs", "repos_url": "https://api.github.com/users/kito-cheng/repos", "events_url": "https://api.github.com/users/kito-cheng/events{/privacy}", "received_events_url": "https://api.github.com/users/kito-cheng/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "7f85e52c40563f7091bfc13e751f696d1f3dc26f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7f85e52c40563f7091bfc13e751f696d1f3dc26f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7f85e52c40563f7091bfc13e751f696d1f3dc26f"}], "stats": {"total": 27, "additions": 20, "deletions": 7}, "files": [{"sha": "610a25f3fe1596ba3c6769ac0459ced5ac933292", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/85b242968bf34b60ff7ef0fcb8ac94eacfa762a0/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/85b242968bf34b60ff7ef0fcb8ac94eacfa762a0/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=85b242968bf34b60ff7ef0fcb8ac94eacfa762a0", "patch": "@@ -1,3 +1,9 @@\n+2019-04-16  Kito Cheng  <kito.cheng@gmail.com>\n+\t    Shiva Chen  <shiva0217@gmail.com>\n+\n+\t* config/nds32/nds32-md-auxiliary.c (nds32_split_ashiftdi3): Fix wrong\n+\tcode gen with large shift amount.\n+\n 2019-04-16  Chung-Ju Wu  <jasonwucj@gmail.com>\n \n \t* config/nds32/nds32-pipelines-auxiliary.c (wext_odd_dep_p): Handle"}, {"sha": "eadd8417878be719ea4f59c18996dc74b72b8b9e", "filename": "gcc/config/nds32/nds32-md-auxiliary.c", "status": "modified", "additions": 14, "deletions": 7, "changes": 21, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/85b242968bf34b60ff7ef0fcb8ac94eacfa762a0/gcc%2Fconfig%2Fnds32%2Fnds32-md-auxiliary.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/85b242968bf34b60ff7ef0fcb8ac94eacfa762a0/gcc%2Fconfig%2Fnds32%2Fnds32-md-auxiliary.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fnds32%2Fnds32-md-auxiliary.c?ref=85b242968bf34b60ff7ef0fcb8ac94eacfa762a0", "patch": "@@ -3304,15 +3304,22 @@ nds32_split_ashiftdi3 (rtx dst, rtx src, rtx shiftamount)\n       ext_start = gen_reg_rtx (SImode);\n \n       /*\n-\t if (shiftamount < 32)\n+\t # In fact, we want to check shift amonut is great than or equal 32,\n+\t # but in some corner case, the shift amount might be very large value,\n+\t # however we've defined SHIFT_COUNT_TRUNCATED, so GCC think we've\n+\t # handle that correctly without any truncate.\n+\t # so check the the condition of (shiftamount & 32) is most\n+\t # safe way to do.\n+\t if (shiftamount & 32)\n+\t   dst_low_part = 0\n+\t   dst_high_part = src_low_part << shiftamount & 0x1f\n+\t else\n \t   dst_low_part = src_low_part << shiftamout\n \t   dst_high_part = wext (src, 32 - shiftamount)\n \t   # wext can't handle wext (src, 32) since it's only take rb[0:4]\n \t   # for extract.\n \t   dst_high_part = shiftamount == 0 ? src_high_part : dst_high_part\n-\t else\n-\t   dst_low_part = 0\n-\t   dst_high_part = src_low_part << shiftamount & 0x1f\n+\n       */\n \n       emit_insn (gen_subsi3 (ext_start,\n@@ -3331,11 +3338,11 @@ nds32_split_ashiftdi3 (rtx dst, rtx src, rtx shiftamount)\n       emit_insn (gen_ashlsi3 (dst_high_part_g32, src_low_part,\n \t\t\t\t\t\t new_shift_amout));\n \n-      emit_insn (gen_slt_compare (select_reg, shiftamount, GEN_INT (32)));\n+      emit_insn (gen_andsi3 (select_reg, shiftamount, GEN_INT (32)));\n \n-      emit_insn (gen_cmovnsi (dst_low_part, select_reg,\n+      emit_insn (gen_cmovzsi (dst_low_part, select_reg,\n \t\t\t      dst_low_part_l32, dst_low_part_g32));\n-      emit_insn (gen_cmovnsi (dst_high_part, select_reg,\n+      emit_insn (gen_cmovzsi (dst_high_part, select_reg,\n \t\t\t      dst_high_part_l32, dst_high_part_g32));\n     }\n }"}]}