#-----------------------------------------------------------
# PlanAhead v14.5 (64-bit)
# Build 247527 by xbuild on Mon Mar 25 17:13:07 MDT 2013
# Start of session at: Wed Mar 09 10:23:17 2016
# Process ID: 9276
# Log file: D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/planAhead.log
# Journal file: D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1\planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project {D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.ppr}
Scanning sources...
Finished scanning sources
Qt: Untested Windows version 6.2 detected!
reset_run impl_1
launch_runs synth_1
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'system'...
Qt: Untested Windows version 6.2 detected!

Xilinx Platform Studio
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs
\sources_1\edk\system\__xps\pa\_system_synth.tcl
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 37 
WARNING:EDK - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 126 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 145 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 152 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 37 
WARNING:EDK - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 126 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 145 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 152 

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x78600000-0x7863ffff) axi_bram_ctrl_0	axi_interconnect_0
  (0x78700000-0x7870ffff) axi_bram_ctrl_0	axi_interconnect_0
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x40000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_PORT_DWIDTH value to 40 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_NUM_WE value to 5 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 81 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x78600000-0x7863ffff) axi_bram_ctrl_0	axi_interconnect_0
  (0x78700000-0x7870ffff) axi_bram_ctrl_0	axi_interconnect_0
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x40000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_PORT_DWIDTH value to 40 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_NUM_WE value to 5 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 81 

Checking platform address map ...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang verilog -intstyle pa   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle pa -toplevel no
-ti system_i -msg __xps/ise/xmsgprops.lst system.mhs 

Parse
D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs
/sources_1/edk/system/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 126 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 145 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 152 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 126 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 145 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 152 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x78600000-0x7863ffff) axi_bram_ctrl_0	axi_interconnect_0
  (0x78700000-0x7870ffff) axi_bram_ctrl_0	axi_interconnect_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x40000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_PORT_DWIDTH value to 40 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_NUM_WE value to 5 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 1 master(s) : 2
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs
\sources_1\edk\system\system.mhs line 37 - Copying cache implementation netlist
IPNAME:axi_bram_ctrl INSTANCE:axi_bram_ctrl_0 -
D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs
\sources_1\edk\system\system.mhs line 126 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs
\sources_1\edk\system\system.mhs line 145 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_0 -
D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs
\sources_1\edk\system\system.mhs line 152 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs
\sources_1\edk\system\system.mhs line 145 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 18.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.5/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.5/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x78600000-0x7863ffff) axi_bram_ctrl_0	axi_interconnect_0
  (0x78700000-0x7870ffff) axi_bram_ctrl_0	axi_interconnect_0
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x40000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_PORT_DWIDTH value to 40 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_NUM_WE value to 5 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 81 

Checking platform address map ...

INFO: [Edk 24-137] Netlists generated
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/system.xmp'
[Wed Mar 09 10:24:42 2016] Launched synth_1...
Run output will be captured here: D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): elapsed = 00:01:11 . Memory (MB): peak = 439.898 ; gain = 2.891
launch_runs impl_1
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design system_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to system_stub.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_stub.edif ...
ngc2edif: Total memory usage is 82552 kilobytes

Parsing EDIF File [./project_1.data/cache/system_stub_ngc_zx.edif]
Finished Parsing EDIF File [./project_1.data/cache/system_stub_ngc_zx.edif]
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design system.ngc ...
WARNING:NetListWriters:298 - No output is written to system.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system.edif ...
ngc2edif: Total memory usage is 86648 kilobytes

Reading core file 'D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/implementation/system.ngc' for (cell view 'system', library 'system_stub_lib', file 'system_stub.ngc')
Parsing EDIF File [./project_1.data/cache/system_ngc_zx.edif]
Finished Parsing EDIF File [./project_1.data/cache/system_ngc_zx.edif]
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design system_processing_system7_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_processing_system7_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_processing_system7_0_wrapper.edif ...
ngc2edif: Total memory usage is 94840 kilobytes

Reading core file 'D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/implementation/system_processing_system7_0_wrapper.ngc' for (cell view 'system_processing_system7_0_wrapper', library 'system_lib', file 'system.ngc')
Parsing EDIF File [./project_1.data/cache/system_processing_system7_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./project_1.data/cache/system_processing_system7_0_wrapper_ngc_zx.edif]
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design system_axi_interconnect_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_axi_interconnect_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arb
   iter_aw/m_mesg_i[73 : 0] on block system_axi_interconnect_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arb
   iter_ar/m_mesg_i[73 : 0] on block system_axi_interconnect_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_mast
   er_slots[2].reg_slice_mi/r_pipe/storage_data1[46 : 0] on block
   system_axi_interconnect_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/c
   arry_rr[8 : 2] on block system_axi_interconnect_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.accum_push[3 : 1]
   on block system_axi_interconnect_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/n0064[10 : 0] on block
   system_axi_interconnect_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/ca
   rry_rr[8 : 2] on block system_axi_interconnect_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slav
   e_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.accum_push[3 : 1] on
   block system_axi_interconnect_0_wrapper is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_axi_interconnect_0_wrapper.edif ...
ngc2edif: Total memory usage is 94840 kilobytes

Reading core file 'D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/implementation/system_axi_interconnect_0_wrapper.ngc' for (cell view 'system_axi_interconnect_0_wrapper', library 'system_lib', file 'system.ngc')
Parsing EDIF File [./project_1.data/cache/system_axi_interconnect_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./project_1.data/cache/system_axi_interconnect_0_wrapper_ngc_zx.edif]
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design system_axi_bram_ctrl_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_axi_bram_ctrl_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/Madd_bram_addr_int[11]_GND_12_o
   _add_13_OUT_cy<7 : 4> on block system_axi_bram_ctrl_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Madd_bram_addr_int[11]_GND_17_o
   _add_14_OUT_cy<7 : 4> on block system_axi_bram_ctrl_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_ECC.GEN_HSIAO_ECC_COR
   R.flip_bits<31 : 3> on block system_axi_bram_ctrl_0_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_axi_bram_ctrl_0_wrapper.edif ...
ngc2edif: Total memory usage is 86648 kilobytes

Reading core file 'D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/implementation/system_axi_bram_ctrl_0_wrapper.ngc' for (cell view 'system_axi_bram_ctrl_0_wrapper', library 'system_lib', file 'system.ngc')
Parsing EDIF File [./project_1.data/cache/system_axi_bram_ctrl_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./project_1.data/cache/system_axi_bram_ctrl_0_wrapper_ngc_zx.edif]
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design system_bram_block_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_bram_block_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_bram_block_0_wrapper.edif ...
ngc2edif: Total memory usage is 94840 kilobytes

Reading core file 'D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/implementation/system_bram_block_0_wrapper.ngc' for (cell view 'system_bram_block_0_wrapper', library 'system_lib', file 'system.ngc')
Parsing EDIF File [./project_1.data/cache/system_bram_block_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./project_1.data/cache/system_bram_block_0_wrapper_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 950 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/IOStandards.xml
Loading list of drcs for the architecture : C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/drc.xml
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Stale' for source 'D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/system.xmp'
Parsing UCF File [D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/implementation/system_processing_system7_0_wrapper.ncf]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS18 for net system_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/implementation/system_processing_system7_0_wrapper.ncf:157]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net system_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/implementation/system_processing_system7_0_wrapper.ncf:157]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net system_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/implementation/system_processing_system7_0_wrapper.ncf:157]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_PORB_IBUF' at site B5, Site location is not valid [D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/implementation/system_processing_system7_0_wrapper.ncf:157]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS18 for net system_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/implementation/system_processing_system7_0_wrapper.ncf:158]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net system_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/implementation/system_processing_system7_0_wrapper.ncf:158]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net system_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/implementation/system_processing_system7_0_wrapper.ncf:158]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_SRSTB_IBUF' at site C9, Site location is not valid [D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/implementation/system_processing_system7_0_wrapper.ncf:158]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS18 for net system_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/implementation/system_processing_system7_0_wrapper.ncf:159]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net system_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/implementation/system_processing_system7_0_wrapper.ncf:159]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net system_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/implementation/system_processing_system7_0_wrapper.ncf:159]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_CLK_IBUF' at site F7, Site location is not valid [D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/implementation/system_processing_system7_0_wrapper.ncf:159]
Finished Parsing UCF File [D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/implementation/system_processing_system7_0_wrapper.ncf]
Parsing UCF File [D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/implementation/system_axi_interconnect_0_wrapper.ncf]
Finished Parsing UCF File [D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/implementation/system_axi_interconnect_0_wrapper.ncf]
Parsing UCF File [D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/data/system.ncf]
CRITICAL WARNING: [Constraints 18-47] TIMESPEC TS_clk_fpga_0 is redefined. The earlier version defined at (file = system_processing_system7_0_wrapper.ncf, line = 22) will be discarded [D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/data/system.ncf:8]
Finished Parsing UCF File [D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/data/system.ncf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
Generating merged BMM file for the design top 'system_stub'...
BMM file generated [D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.runs/impl_1/system_stub.bmm]
[Wed Mar 09 10:25:37 2016] Launched impl_1...
Run output will be captured here: D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:22 . Memory (MB): peak = 732.547 ; gain = 278.367
launch_runs impl_1 -to_step Bitgen
[Wed Mar 09 10:34:37 2016] Launched impl_1...
Run output will be captured here: D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.runs/impl_1/runme.log
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact.exe -intstyle pa -mode bscan -port auto -autoassign -b D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.runs/impl_1/system_stub.bit
set_property board ml605 [current_project]
WARNING: [Project 1-153] The current project part 'xc7z020clg484-1' does not match with the 'ML605' board part settings. The project part will be reset to 'ML605' board part.
INFO: [Project 1-152] Project part set to virtex6 (xc6vlx240tff1156-1)
INFO: [Edk 24-229] Setting part 'xc6vlx240tff1156-1' for XPS sub-design source 'system'...
Qt: Untested Windows version 6.2 detected!

Xilinx Platform Studio
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs
\sources_1\edk\system\__xps\pa\_system_setpart.tcl
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 37 
WARNING:EDK - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 126 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 145 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 152 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 37 
WARNING:EDK - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 126 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 145 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 152 

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x78600000-0x7863ffff) axi_bram_ctrl_0	axi_interconnect_0
  (0x78700000-0x7870ffff) axi_bram_ctrl_0	axi_interconnect_0
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x40000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_PORT_DWIDTH value to 40 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_NUM_WE value to 5 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 81 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x78600000-0x7863ffff) axi_bram_ctrl_0	axi_interconnect_0
  (0x78700000-0x7870ffff) axi_bram_ctrl_0	axi_interconnect_0
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x40000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_PORT_DWIDTH value to 40 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_NUM_WE value to 5 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 81 

Checking platform address map ...
Created backup of etc/bitgen.ut to etc/bitgen.ut.zynq
Copied C:/Xilinx/14.5/ISE_DS/EDK/data/xflow/bitgen_virtex6.ut to etc directory
Created backup of etc/fast_runtime.opt to etc/fast_runtime.opt.zynq
Copied file C:/Xilinx/14.5/ISE_DS/EDK/data/xflow/fast_runtime_virtex6.opt to etc
directory
No changes to be saved in MHS file
Saved project XMP file
Saved Make file
INFO: [Edk 24-228] Part updated.
reset_run impl_1
reset_run synth_1
launch_runs synth_1
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'system'...
Qt: Untested Windows version 6.2 detected!

Xilinx Platform Studio
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs
\sources_1\edk\system\__xps\pa\_system_synth.tcl
ERROR:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 - not
   supported for architecture 'virtex6lx' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 37 
ERROR:EDK - while loading XMP file
ERROR: [Edk 24-166] (generate_target): Failed to execute XPS script. Please check for any errors reported by the XPS application in the console: [D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/__xps/pa/_system_synth.tcl]
reset_run impl_1
launch_runs synth_1
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'system'...
Qt: Untested Windows version 6.2 detected!

Xilinx Platform Studio
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs
\sources_1\edk\system\__xps\pa\_system_synth.tcl
ERROR:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 - not
   supported for architecture 'virtex6lx' -
   D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.s
   rcs\sources_1\edk\system\system.mhs line 37 
ERROR:EDK - while loading XMP file
ERROR: [Edk 24-166] (generate_target): Failed to execute XPS script. Please check for any errors reported by the XPS application in the console: [D:/cern/xilinx/sdkDev/designFile_xilinxWiki/src/project/project_1/project_1.srcs/sources_1/edk/system/__xps/pa/_system_synth.tcl]
exit
INFO: [Common 17-206] Exiting PlanAhead at Wed Mar 09 10:40:42 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
