 
****************************************
Report : timing
        -path full_clock_expanded
        -delay max
        -max_paths 50
        -sort_by slack
Design : SignMultiplier
Version: L-2016.03-SP1
Date   : Thu Dec 16 23:57:58 2021
****************************************

Operating Conditions: ssg0p81v125c   Library: tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
Wire Load Model Mode: segmented

  Startpoint: Result_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[15]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_15_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_15_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[15] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[14]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_14_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_14_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[14] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[13]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_13_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_13_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[13] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[12]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_12_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_12_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[12] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[11]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_11_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_11_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[11] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[10]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_10_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_10_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[10] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[9] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_9_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  Result_reg_9_/Q (DFCNQD1BWP7T35P140)                    0.36       2.36 r
  io_dout[9] (out)                                        0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[8] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_8_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  Result_reg_8_/Q (DFCNQD1BWP7T35P140)                    0.36       2.36 r
  io_dout[8] (out)                                        0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[7] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_7_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  Result_reg_7_/Q (DFCNQD1BWP7T35P140)                    0.36       2.36 r
  io_dout[7] (out)                                        0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[6] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_6_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  Result_reg_6_/Q (DFCNQD1BWP7T35P140)                    0.36       2.36 r
  io_dout[6] (out)                                        0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[5] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_5_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  Result_reg_5_/Q (DFCNQD1BWP7T35P140)                    0.36       2.36 r
  io_dout[5] (out)                                        0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[4] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_4_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  Result_reg_4_/Q (DFCNQD1BWP7T35P140)                    0.36       2.36 r
  io_dout[4] (out)                                        0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[3] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_3_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  Result_reg_3_/Q (DFCNQD1BWP7T35P140)                    0.36       2.36 r
  io_dout[3] (out)                                        0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[2] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_2_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  Result_reg_2_/Q (DFCNQD1BWP7T35P140)                    0.36       2.36 r
  io_dout[2] (out)                                        0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[1] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_1_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  Result_reg_1_/Q (DFCNQD1BWP7T35P140)                    0.36       2.36 r
  io_dout[1] (out)                                        0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[0] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_0_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  Result_reg_0_/Q (DFCNQD1BWP7T35P140)                    0.36       2.36 r
  io_dout[0] (out)                                        0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: dout_vld_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout_vld
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dout_vld_reg_reg/CP (DFCNQD1BWP7T35P140)                0.00       2.00 r
  dout_vld_reg_reg/Q (DFCNQD1BWP7T35P140)                 0.36       2.36 r
  io_dout_vld (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: io_dinA[5] (input port clocked by clk)
  Endpoint: Result_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[5] (in)                                         0.00       6.00 f
  U34/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U35/ZN (INVD1BWP7T35P140)                               0.06       6.18 f
  U51/ZN (INVD1BWP7T35P140)                               0.06       6.23 r
  U82/ZN (AOI22D1BWP7T35P140)                             0.06       6.30 f
  U83/ZN (INVD1BWP7T35P140)                               0.05       6.35 r
  U85/ZN (OAI221D0BWP7T35P140)                            0.07       6.42 f
  U102/ZN (INVD1BWP7T35P140)                              0.05       6.47 r
  U140/ZN (AOI22D1BWP7T35P140)                            0.04       6.51 f
  U153/S (FA1D1BWP7T35P140)                               0.12       6.63 r
  U154/S (FA1D1BWP7T35P140)                               0.08       6.72 f
  intadd_0_U9/CO (FA1D1BWP7T35P140)                       0.07       6.78 f
  intadd_0_U8/CO (FA1D1BWP7T35P140)                       0.06       6.84 f
  intadd_0_U7/CO (FA1D1BWP7T35P140)                       0.06       6.89 f
  intadd_0_U6/CO (FA1D1BWP7T35P140)                       0.06       6.95 f
  intadd_0_U5/CO (FA1D1BWP7T35P140)                       0.06       7.00 f
  intadd_0_U4/CO (FA1D1BWP7T35P140)                       0.06       7.06 f
  intadd_0_U3/CO (FA1D1BWP7T35P140)                       0.06       7.11 f
  intadd_0_U2/S (FA1D1BWP7T35P140)                        0.07       7.18 f
  U67/ZN (INVD1BWP7T35P140)                               0.01       7.19 r
  Result_reg_14_/D (DFCNQD1BWP7T35P140)                   0.00       7.19 r
  data arrival time                                                  7.19

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_14_/CP (DFCNQD1BWP7T35P140)                  0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -7.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: io_dinA[5] (input port clocked by clk)
  Endpoint: Result_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[5] (in)                                         0.00       6.00 f
  U34/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U35/ZN (INVD1BWP7T35P140)                               0.06       6.18 f
  U51/ZN (INVD1BWP7T35P140)                               0.06       6.23 r
  U82/ZN (AOI22D1BWP7T35P140)                             0.06       6.30 f
  U83/ZN (INVD1BWP7T35P140)                               0.05       6.35 r
  U85/ZN (OAI221D0BWP7T35P140)                            0.07       6.42 f
  U102/ZN (INVD1BWP7T35P140)                              0.05       6.47 r
  U140/ZN (AOI22D1BWP7T35P140)                            0.04       6.51 f
  U153/S (FA1D1BWP7T35P140)                               0.12       6.63 r
  U154/S (FA1D1BWP7T35P140)                               0.08       6.72 f
  intadd_0_U9/CO (FA1D1BWP7T35P140)                       0.07       6.78 f
  intadd_0_U8/CO (FA1D1BWP7T35P140)                       0.06       6.84 f
  intadd_0_U7/CO (FA1D1BWP7T35P140)                       0.06       6.89 f
  intadd_0_U6/CO (FA1D1BWP7T35P140)                       0.06       6.95 f
  intadd_0_U5/CO (FA1D1BWP7T35P140)                       0.06       7.00 f
  intadd_0_U4/CO (FA1D1BWP7T35P140)                       0.06       7.06 f
  intadd_0_U3/S (FA1D1BWP7T35P140)                        0.07       7.12 f
  U66/ZN (INVD1BWP7T35P140)                               0.01       7.14 r
  Result_reg_13_/D (DFCNQD1BWP7T35P140)                   0.00       7.14 r
  data arrival time                                                  7.14

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_13_/CP (DFCNQD1BWP7T35P140)                  0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -7.14
  --------------------------------------------------------------------------
  slack (MET)                                                        3.83


  Startpoint: io_dinA[5] (input port clocked by clk)
  Endpoint: Result_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[5] (in)                                         0.00       6.00 f
  U34/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U35/ZN (INVD1BWP7T35P140)                               0.06       6.18 f
  U51/ZN (INVD1BWP7T35P140)                               0.06       6.23 r
  U82/ZN (AOI22D1BWP7T35P140)                             0.06       6.30 f
  U83/ZN (INVD1BWP7T35P140)                               0.05       6.35 r
  U85/ZN (OAI221D0BWP7T35P140)                            0.07       6.42 f
  U102/ZN (INVD1BWP7T35P140)                              0.05       6.47 r
  U140/ZN (AOI22D1BWP7T35P140)                            0.04       6.51 f
  U153/S (FA1D1BWP7T35P140)                               0.12       6.63 r
  U154/S (FA1D1BWP7T35P140)                               0.08       6.71 r
  intadd_0_U9/CO (FA1D1BWP7T35P140)                       0.05       6.76 r
  intadd_0_U8/CO (FA1D1BWP7T35P140)                       0.05       6.81 r
  intadd_0_U7/CO (FA1D1BWP7T35P140)                       0.05       6.85 r
  intadd_0_U6/CO (FA1D1BWP7T35P140)                       0.05       6.90 r
  intadd_0_U5/CO (FA1D1BWP7T35P140)                       0.05       6.95 r
  intadd_0_U4/CO (FA1D1BWP7T35P140)                       0.05       7.00 r
  intadd_0_U3/CO (FA1D1BWP7T35P140)                       0.05       7.05 r
  intadd_0_U2/CO (FA1D1BWP7T35P140)                       0.04       7.09 r
  Result_reg_15_/D (DFCNQD1BWP7T35P140)                   0.00       7.09 r
  data arrival time                                                  7.09

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_15_/CP (DFCNQD1BWP7T35P140)                  0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -7.09
  --------------------------------------------------------------------------
  slack (MET)                                                        3.88


  Startpoint: io_dinA[5] (input port clocked by clk)
  Endpoint: Result_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[5] (in)                                         0.00       6.00 f
  U34/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U35/ZN (INVD1BWP7T35P140)                               0.06       6.18 f
  U51/ZN (INVD1BWP7T35P140)                               0.06       6.23 r
  U82/ZN (AOI22D1BWP7T35P140)                             0.06       6.30 f
  U83/ZN (INVD1BWP7T35P140)                               0.05       6.35 r
  U85/ZN (OAI221D0BWP7T35P140)                            0.07       6.42 f
  U102/ZN (INVD1BWP7T35P140)                              0.05       6.47 r
  U140/ZN (AOI22D1BWP7T35P140)                            0.04       6.51 f
  U153/S (FA1D1BWP7T35P140)                               0.12       6.63 r
  U154/S (FA1D1BWP7T35P140)                               0.08       6.72 f
  intadd_0_U9/CO (FA1D1BWP7T35P140)                       0.07       6.78 f
  intadd_0_U8/CO (FA1D1BWP7T35P140)                       0.06       6.84 f
  intadd_0_U7/CO (FA1D1BWP7T35P140)                       0.06       6.89 f
  intadd_0_U6/CO (FA1D1BWP7T35P140)                       0.06       6.95 f
  intadd_0_U5/CO (FA1D1BWP7T35P140)                       0.06       7.00 f
  intadd_0_U4/S (FA1D1BWP7T35P140)                        0.07       7.07 f
  U65/ZN (INVD1BWP7T35P140)                               0.01       7.08 r
  Result_reg_12_/D (DFCNQD1BWP7T35P140)                   0.00       7.08 r
  data arrival time                                                  7.08

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_12_/CP (DFCNQD1BWP7T35P140)                  0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -7.08
  --------------------------------------------------------------------------
  slack (MET)                                                        3.89


  Startpoint: io_dinA[5] (input port clocked by clk)
  Endpoint: Result_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[5] (in)                                         0.00       6.00 f
  U34/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U35/ZN (INVD1BWP7T35P140)                               0.06       6.18 f
  U51/ZN (INVD1BWP7T35P140)                               0.06       6.23 r
  U82/ZN (AOI22D1BWP7T35P140)                             0.06       6.30 f
  U83/ZN (INVD1BWP7T35P140)                               0.05       6.35 r
  U85/ZN (OAI221D0BWP7T35P140)                            0.07       6.42 f
  U102/ZN (INVD1BWP7T35P140)                              0.05       6.47 r
  U140/ZN (AOI22D1BWP7T35P140)                            0.04       6.51 f
  U153/S (FA1D1BWP7T35P140)                               0.12       6.63 r
  U154/S (FA1D1BWP7T35P140)                               0.08       6.72 f
  intadd_0_U9/CO (FA1D1BWP7T35P140)                       0.07       6.78 f
  intadd_0_U8/CO (FA1D1BWP7T35P140)                       0.06       6.84 f
  intadd_0_U7/CO (FA1D1BWP7T35P140)                       0.06       6.89 f
  intadd_0_U6/CO (FA1D1BWP7T35P140)                       0.06       6.95 f
  intadd_0_U5/S (FA1D1BWP7T35P140)                        0.07       7.01 f
  U64/ZN (INVD1BWP7T35P140)                               0.01       7.03 r
  Result_reg_11_/D (DFCNQD1BWP7T35P140)                   0.00       7.03 r
  data arrival time                                                  7.03

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_11_/CP (DFCNQD1BWP7T35P140)                  0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -7.03
  --------------------------------------------------------------------------
  slack (MET)                                                        3.94


  Startpoint: io_dinA[5] (input port clocked by clk)
  Endpoint: Result_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[5] (in)                                         0.00       6.00 f
  U34/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U35/ZN (INVD1BWP7T35P140)                               0.06       6.18 f
  U51/ZN (INVD1BWP7T35P140)                               0.06       6.23 r
  U82/ZN (AOI22D1BWP7T35P140)                             0.06       6.30 f
  U83/ZN (INVD1BWP7T35P140)                               0.05       6.35 r
  U85/ZN (OAI221D0BWP7T35P140)                            0.07       6.42 f
  U102/ZN (INVD1BWP7T35P140)                              0.05       6.47 r
  U140/ZN (AOI22D1BWP7T35P140)                            0.04       6.51 f
  U153/S (FA1D1BWP7T35P140)                               0.12       6.63 r
  U154/S (FA1D1BWP7T35P140)                               0.08       6.72 f
  intadd_0_U9/CO (FA1D1BWP7T35P140)                       0.07       6.78 f
  intadd_0_U8/CO (FA1D1BWP7T35P140)                       0.06       6.84 f
  intadd_0_U7/CO (FA1D1BWP7T35P140)                       0.06       6.89 f
  intadd_0_U6/S (FA1D1BWP7T35P140)                        0.07       6.96 f
  U63/ZN (INVD1BWP7T35P140)                               0.01       6.97 r
  Result_reg_10_/D (DFCNQD1BWP7T35P140)                   0.00       6.97 r
  data arrival time                                                  6.97

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_10_/CP (DFCNQD1BWP7T35P140)                  0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -6.97
  --------------------------------------------------------------------------
  slack (MET)                                                        4.00


  Startpoint: io_dinA[5] (input port clocked by clk)
  Endpoint: Result_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[5] (in)                                         0.00       6.00 f
  U34/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U35/ZN (INVD1BWP7T35P140)                               0.06       6.18 f
  U51/ZN (INVD1BWP7T35P140)                               0.06       6.23 r
  U82/ZN (AOI22D1BWP7T35P140)                             0.06       6.30 f
  U83/ZN (INVD1BWP7T35P140)                               0.05       6.35 r
  U85/ZN (OAI221D0BWP7T35P140)                            0.07       6.42 f
  U102/ZN (INVD1BWP7T35P140)                              0.05       6.47 r
  U140/ZN (AOI22D1BWP7T35P140)                            0.04       6.51 f
  U153/S (FA1D1BWP7T35P140)                               0.12       6.63 r
  U154/S (FA1D1BWP7T35P140)                               0.08       6.72 f
  intadd_0_U9/CO (FA1D1BWP7T35P140)                       0.07       6.78 f
  intadd_0_U8/CO (FA1D1BWP7T35P140)                       0.06       6.84 f
  intadd_0_U7/S (FA1D1BWP7T35P140)                        0.07       6.90 f
  U62/ZN (INVD1BWP7T35P140)                               0.01       6.92 r
  Result_reg_9_/D (DFCNQD1BWP7T35P140)                    0.00       6.92 r
  data arrival time                                                  6.92

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_9_/CP (DFCNQD1BWP7T35P140)                   0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -6.92
  --------------------------------------------------------------------------
  slack (MET)                                                        4.05


  Startpoint: io_dinA[5] (input port clocked by clk)
  Endpoint: Result_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[5] (in)                                         0.00       6.00 f
  U34/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U35/ZN (INVD1BWP7T35P140)                               0.06       6.18 f
  U51/ZN (INVD1BWP7T35P140)                               0.06       6.23 r
  U82/ZN (AOI22D1BWP7T35P140)                             0.06       6.30 f
  U83/ZN (INVD1BWP7T35P140)                               0.05       6.35 r
  U85/ZN (OAI221D0BWP7T35P140)                            0.07       6.42 f
  U102/ZN (INVD1BWP7T35P140)                              0.05       6.47 r
  U140/ZN (AOI22D1BWP7T35P140)                            0.04       6.51 f
  U153/S (FA1D1BWP7T35P140)                               0.12       6.63 r
  U154/S (FA1D1BWP7T35P140)                               0.08       6.72 f
  intadd_0_U9/CO (FA1D1BWP7T35P140)                       0.07       6.78 f
  intadd_0_U8/S (FA1D1BWP7T35P140)                        0.07       6.85 f
  U61/ZN (INVD1BWP7T35P140)                               0.01       6.86 r
  Result_reg_8_/D (DFCNQD1BWP7T35P140)                    0.00       6.86 r
  data arrival time                                                  6.86

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_8_/CP (DFCNQD1BWP7T35P140)                   0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -6.86
  --------------------------------------------------------------------------
  slack (MET)                                                        4.11


  Startpoint: io_dinA[5] (input port clocked by clk)
  Endpoint: Result_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[5] (in)                                         0.00       6.00 f
  U34/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U35/ZN (INVD1BWP7T35P140)                               0.06       6.18 f
  U51/ZN (INVD1BWP7T35P140)                               0.06       6.23 r
  U82/ZN (AOI22D1BWP7T35P140)                             0.06       6.30 f
  U83/ZN (INVD1BWP7T35P140)                               0.05       6.35 r
  U85/ZN (OAI221D0BWP7T35P140)                            0.07       6.42 f
  U102/ZN (INVD1BWP7T35P140)                              0.05       6.47 r
  U140/ZN (AOI22D1BWP7T35P140)                            0.04       6.51 f
  U153/S (FA1D1BWP7T35P140)                               0.12       6.63 r
  U154/S (FA1D1BWP7T35P140)                               0.08       6.71 r
  intadd_0_U9/S (FA1D1BWP7T35P140)                        0.08       6.79 f
  U60/ZN (INVD1BWP7T35P140)                               0.01       6.80 r
  Result_reg_7_/D (DFCNQD1BWP7T35P140)                    0.00       6.80 r
  data arrival time                                                  6.80

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_7_/CP (DFCNQD1BWP7T35P140)                   0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -6.80
  --------------------------------------------------------------------------
  slack (MET)                                                        4.17


  Startpoint: io_dinA[3] (input port clocked by clk)
  Endpoint: Result_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[3] (in)                                         0.00       6.00 f
  U36/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U37/ZN (INVD1BWP7T35P140)                               0.06       6.18 f
  U52/ZN (INVD1BWP7T35P140)                               0.06       6.24 r
  U97/ZN (AOI22D1BWP7T35P140)                             0.08       6.32 f
  U99/ZN (AOI221D1BWP7T35P140)                            0.12       6.45 r
  U168/ZN (AOI22D1BWP7T35P140)                            0.05       6.50 f
  U169/S (FA1D1BWP7T35P140)                               0.11       6.61 r
  intadd_0_U11/CO (FA1D1BWP7T35P140)                      0.05       6.66 r
  intadd_0_U10/S (FA1D1BWP7T35P140)                       0.08       6.74 f
  U59/ZN (INVD1BWP7T35P140)                               0.01       6.75 r
  Result_reg_6_/D (DFCNQD1BWP7T35P140)                    0.00       6.75 r
  data arrival time                                                  6.75

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_6_/CP (DFCNQD1BWP7T35P140)                   0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -6.75
  --------------------------------------------------------------------------
  slack (MET)                                                        4.22


  Startpoint: io_dinA[3] (input port clocked by clk)
  Endpoint: Result_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[3] (in)                                         0.00       6.00 f
  U36/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U37/ZN (INVD1BWP7T35P140)                               0.06       6.18 f
  U52/ZN (INVD1BWP7T35P140)                               0.06       6.24 r
  U97/ZN (AOI22D1BWP7T35P140)                             0.08       6.32 f
  U99/ZN (AOI221D1BWP7T35P140)                            0.12       6.45 r
  U168/ZN (AOI22D1BWP7T35P140)                            0.05       6.50 f
  U169/S (FA1D1BWP7T35P140)                               0.11       6.61 r
  intadd_0_U11/S (FA1D1BWP7T35P140)                       0.08       6.69 f
  U58/ZN (INVD1BWP7T35P140)                               0.01       6.70 r
  Result_reg_5_/D (DFCNQD1BWP7T35P140)                    0.00       6.70 r
  data arrival time                                                  6.70

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_5_/CP (DFCNQD1BWP7T35P140)                   0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -6.70
  --------------------------------------------------------------------------
  slack (MET)                                                        4.27


  Startpoint: io_dinA[3] (input port clocked by clk)
  Endpoint: Result_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[3] (in)                                         0.00       6.00 f
  U36/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U37/ZN (INVD1BWP7T35P140)                               0.06       6.18 f
  U52/ZN (INVD1BWP7T35P140)                               0.06       6.24 r
  U97/ZN (AOI22D1BWP7T35P140)                             0.08       6.32 f
  U170/ZN (ND2D1BWP7T35P140)                              0.06       6.38 r
  U174/S (FA1D1BWP7T35P140)                               0.08       6.46 r
  intadd_0_U12/S (FA1D1BWP7T35P140)                       0.08       6.54 f
  U57/ZN (INVD1BWP7T35P140)                               0.01       6.55 r
  Result_reg_4_/D (DFCNQD1BWP7T35P140)                    0.00       6.55 r
  data arrival time                                                  6.55

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_4_/CP (DFCNQD1BWP7T35P140)                   0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -6.55
  --------------------------------------------------------------------------
  slack (MET)                                                        4.42


  Startpoint: io_dinA[1] (input port clocked by clk)
  Endpoint: Result_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[1] (in)                                         0.00       6.00 f
  U16/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U17/ZN (INVD1BWP7T35P140)                               0.04       6.16 f
  U43/ZN (INVD1BWP7T35P140)                               0.04       6.20 r
  U73/ZN (ND3D1BWP7T35P140)                               0.03       6.23 f
  U74/Z (OA31D0BWP7T35P140)                               0.06       6.29 f
  U79/ZN (OAI22D1BWP7T35P140)                             0.04       6.33 r
  U80/ZN (ND2D1BWP7T35P140)                               0.04       6.37 f
  U81/ZN (OAI21D1BWP7T35P140)                             0.03       6.40 r
  intadd_0_U13/S (FA1D1BWP7T35P140)                       0.08       6.48 f
  U56/ZN (INVD1BWP7T35P140)                               0.01       6.49 r
  Result_reg_3_/D (DFCNQD1BWP7T35P140)                    0.00       6.49 r
  data arrival time                                                  6.49

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_3_/CP (DFCNQD1BWP7T35P140)                   0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -6.49
  --------------------------------------------------------------------------
  slack (MET)                                                        4.48


  Startpoint: io_din_vld (input port clocked by clk)
  Endpoint: clk_gate_Result_reg/latch
            (gating element for clock clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_din_vld (in)                                         0.00       6.00 f
  U4/ZN (INVD1BWP7T35P140)                                0.12       6.12 r
  U5/ZN (INVD1BWP7T35P140)                                0.03       6.14 f
  clk_gate_Result_reg/EN (SNPS_CLOCK_GATE_HIGH_SignMultiplier)     0.00     6.14 f
  clk_gate_Result_reg/latch/E (CKLNQD1BWP7T35P140)        0.00       6.14 f
  data arrival time                                                  6.14

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  clk_gate_Result_reg/latch/CP (CKLNQD1BWP7T35P140)       0.00      11.00 r
  clock gating setup time                                -0.30      10.70
  data required time                                                10.70
  --------------------------------------------------------------------------
  data required time                                                10.70
  data arrival time                                                 -6.14
  --------------------------------------------------------------------------
  slack (MET)                                                        4.56


  Startpoint: io_dinA[1] (input port clocked by clk)
  Endpoint: Result_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[1] (in)                                         0.00       6.00 f
  U16/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U17/ZN (INVD1BWP7T35P140)                               0.04       6.16 f
  U43/ZN (INVD1BWP7T35P140)                               0.04       6.20 r
  U76/ZN (AOI22D1BWP7T35P140)                             0.05       6.25 f
  U93/Z (AO21D1BWP7T35P140)                               0.05       6.30 f
  U94/ZN (ND2D1BWP7T35P140)                               0.02       6.32 r
  U95/Z (OA21D0BWP7T35P140)                               0.04       6.36 r
  Result_reg_2_/D (DFCNQD1BWP7T35P140)                    0.00       6.36 r
  data arrival time                                                  6.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_2_/CP (DFCNQD1BWP7T35P140)                   0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -6.36
  --------------------------------------------------------------------------
  slack (MET)                                                        4.61


  Startpoint: io_dinA[1] (input port clocked by clk)
  Endpoint: Result_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[1] (in)                                         0.00       6.00 f
  U16/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U17/ZN (INVD1BWP7T35P140)                               0.04       6.16 f
  U68/ZN (NR2D1BWP7T35P140)                               0.06       6.22 r
  U180/ZN (AOI21D1BWP7T35P140)                            0.03       6.25 f
  U181/ZN (AOI221D1BWP7T35P140)                           0.05       6.30 r
  Result_reg_1_/D (DFCNQD1BWP7T35P140)                    0.00       6.30 r
  data arrival time                                                  6.30

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_1_/CP (DFCNQD1BWP7T35P140)                   0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                        4.66


  Startpoint: io_dinB[0] (input port clocked by clk)
  Endpoint: Result_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinB[0] (in)                                         0.00       6.00 f
  U32/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U33/ZN (INVD1BWP7T35P140)                               0.06       6.18 f
  U53/ZN (INVD1BWP7T35P140)                               0.04       6.22 r
  U55/ZN (NR2D1BWP7T35P140)                               0.02       6.24 f
  Result_reg_0_/D (DFCNQD1BWP7T35P140)                    0.00       6.24 f
  data arrival time                                                  6.24

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_0_/CP (DFCNQD1BWP7T35P140)                   0.00      11.00 r
  library setup time                                      0.06      11.06
  data required time                                                11.06
  --------------------------------------------------------------------------
  data required time                                                11.06
  data arrival time                                                 -6.24
  --------------------------------------------------------------------------
  slack (MET)                                                        4.82


  Startpoint: io_din_vld (input port clocked by clk)
  Endpoint: dout_vld_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_din_vld (in)                                         0.00       6.00 f
  U4/ZN (INVD1BWP7T35P140)                                0.12       6.12 r
  U5/ZN (INVD1BWP7T35P140)                                0.03       6.14 f
  dout_vld_reg_reg/D (DFCNQD1BWP7T35P140)                 0.00       6.14 f
  data arrival time                                                  6.14

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  dout_vld_reg_reg/CP (DFCNQD1BWP7T35P140)                0.00      11.00 r
  library setup time                                      0.05      11.05
  data required time                                                11.05
  --------------------------------------------------------------------------
  data required time                                                11.05
  data arrival time                                                 -6.14
  --------------------------------------------------------------------------
  slack (MET)                                                        4.91


1
