Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 14:00:06 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 362 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 338 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.360        0.000                      0                18293        0.042        0.000                      0                18293        2.927        0.000                       0                  6772  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.360        0.000                      0                18293        0.042        0.000                      0                18293        2.927        0.000                       0                  6772  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 fsm28/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A1_0/mem_reg[0][0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 1.987ns (30.011%)  route 4.634ns (69.989%))
  Logic Levels:           17  (CARRY8=3 LUT2=1 LUT4=1 LUT5=2 LUT6=9 RAMS32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.036     0.036    fsm28/clk
    SLICE_X36Y111        FDRE                                         r  fsm28/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm28/out_reg[3]/Q
                         net (fo=19, routed)          0.179     0.312    fsm28/fsm28_out[3]
    SLICE_X36Y110        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.459 r  fsm28/out[1]_i_3__10/O
                         net (fo=17, routed)          0.133     0.592    fsm24/out_reg[0]_3
    SLICE_X36Y109        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.173     0.765 r  fsm24/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.465     1.230    fsm23/out_reg[0]_18
    SLICE_X35Y99         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     1.293 r  fsm23/z_int0_write_en_INST_0_i_1/O
                         net (fo=21, routed)          0.236     1.529    fsm23/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X34Y96         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     1.629 f  fsm23/x_int0_addr0[3]_INST_0_i_1/O
                         net (fo=51, routed)          0.279     1.908    cond_stored42/out_reg[0]_1
    SLICE_X32Y94         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.948 r  cond_stored42/mem_reg_0_3_0_0_i_7__3/O
                         net (fo=36, routed)          0.193     2.141    w1/y1_addr01
    SLICE_X32Y99         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     2.255 f  w1/mem_reg_0_3_0_0_i_37/O
                         net (fo=7, routed)           0.326     2.581    cond_stored0/mem_reg_0_3_0_0_i_11__2_1
    SLICE_X33Y100        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     2.644 r  cond_stored0/mem_reg_0_3_0_0_i_17__1/O
                         net (fo=2, routed)           0.083     2.727    fsm8/mem_reg_0_3_0_0_i_4__9_0
    SLICE_X33Y100        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     2.905 r  fsm8/mem_reg_0_3_0_0_i_7__1/O
                         net (fo=9, routed)           0.352     3.257    fsm8/out_reg[0]_0
    SLICE_X29Y98         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     3.296 r  fsm8/mem_reg_0_3_0_0_i_3__6/O
                         net (fo=32, routed)          0.595     3.891    x1/mem_reg_0_3_9_9/A0
    SLICE_X24Y88         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     4.091 r  x1/mem_reg_0_3_9_9/SP/O
                         net (fo=5, routed)           0.404     4.495    x1/clk_9
    SLICE_X22Y92         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     4.584 r  x1/out[15]_i_31__2/O
                         net (fo=1, routed)           0.139     4.723    old_1_00/out_reg[15]_3
    SLICE_X22Y91         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     4.787 r  old_1_00/out[15]_i_8/O
                         net (fo=2, routed)           0.476     5.263    add13/left[9]
    SLICE_X23Y83         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.327 r  add13/out[15]_i_16/O
                         net (fo=1, routed)           0.010     5.337    add13/out[15]_i_16_n_0
    SLICE_X23Y83         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.570 r  add13/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.598    add13/out_reg[15]_i_1_n_0
    SLICE_X23Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.621 r  add13/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.649    add13/out_reg[23]_i_1_n_0
    SLICE_X23Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     5.801 r  add13/out_reg[31]_i_2/O[5]
                         net (fo=4, routed)           0.219     6.020    A_int_read0_0/mem_reg[2][3][31][29]
    SLICE_X23Y89         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.168 r  A_int_read0_0/mem[0][0][29]_i_1__0/O
                         net (fo=16, routed)          0.489     6.657    A1_0/D[29]
    SLICE_X22Y90         FDRE                                         r  A1_0/mem_reg[0][0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7155, unset)         0.025     7.025    A1_0/clk
    SLICE_X22Y90         FDRE                                         r  A1_0/mem_reg[0][0][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X22Y90         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    A1_0/mem_reg[0][0][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 fsm28/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A1_0/mem_reg[3][0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 1.878ns (28.416%)  route 4.731ns (71.584%))
  Logic Levels:           17  (CARRY8=3 LUT2=1 LUT4=1 LUT5=2 LUT6=9 RAMS32=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.036     0.036    fsm28/clk
    SLICE_X36Y111        FDRE                                         r  fsm28/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm28/out_reg[3]/Q
                         net (fo=19, routed)          0.179     0.312    fsm28/fsm28_out[3]
    SLICE_X36Y110        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.459 r  fsm28/out[1]_i_3__10/O
                         net (fo=17, routed)          0.133     0.592    fsm24/out_reg[0]_3
    SLICE_X36Y109        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.173     0.765 r  fsm24/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.465     1.230    fsm23/out_reg[0]_18
    SLICE_X35Y99         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     1.293 r  fsm23/z_int0_write_en_INST_0_i_1/O
                         net (fo=21, routed)          0.236     1.529    fsm23/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X34Y96         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     1.629 f  fsm23/x_int0_addr0[3]_INST_0_i_1/O
                         net (fo=51, routed)          0.279     1.908    cond_stored42/out_reg[0]_1
    SLICE_X32Y94         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.948 r  cond_stored42/mem_reg_0_3_0_0_i_7__3/O
                         net (fo=36, routed)          0.193     2.141    w1/y1_addr01
    SLICE_X32Y99         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     2.255 f  w1/mem_reg_0_3_0_0_i_37/O
                         net (fo=7, routed)           0.326     2.581    cond_stored0/mem_reg_0_3_0_0_i_11__2_1
    SLICE_X33Y100        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     2.644 r  cond_stored0/mem_reg_0_3_0_0_i_17__1/O
                         net (fo=2, routed)           0.083     2.727    fsm8/mem_reg_0_3_0_0_i_4__9_0
    SLICE_X33Y100        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     2.905 r  fsm8/mem_reg_0_3_0_0_i_7__1/O
                         net (fo=9, routed)           0.352     3.257    fsm8/out_reg[0]_0
    SLICE_X29Y98         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     3.296 r  fsm8/mem_reg_0_3_0_0_i_3__6/O
                         net (fo=32, routed)          0.595     3.891    x1/mem_reg_0_3_9_9/A0
    SLICE_X24Y88         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     4.091 r  x1/mem_reg_0_3_9_9/SP/O
                         net (fo=5, routed)           0.404     4.495    x1/clk_9
    SLICE_X22Y92         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     4.584 r  x1/out[15]_i_31__2/O
                         net (fo=1, routed)           0.139     4.723    old_1_00/out_reg[15]_3
    SLICE_X22Y91         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     4.787 r  old_1_00/out[15]_i_8/O
                         net (fo=2, routed)           0.476     5.263    add13/left[9]
    SLICE_X23Y83         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.327 r  add13/out[15]_i_16/O
                         net (fo=1, routed)           0.010     5.337    add13/out[15]_i_16_n_0
    SLICE_X23Y83         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.570 r  add13/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.598    add13/out_reg[15]_i_1_n_0
    SLICE_X23Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.621 r  add13/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.649    add13/out_reg[23]_i_1_n_0
    SLICE_X23Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.153     5.802 r  add13/out_reg[31]_i_2/O[7]
                         net (fo=4, routed)           0.261     6.063    A_int_read0_0/mem_reg[2][3][31][31]
    SLICE_X23Y86         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     6.101 r  A_int_read0_0/mem[0][0][31]_i_2__0/O
                         net (fo=16, routed)          0.544     6.645    A1_0/D[31]
    SLICE_X23Y97         FDRE                                         r  A1_0/mem_reg[3][0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7155, unset)         0.024     7.024    A1_0/clk
    SLICE_X23Y97         FDRE                                         r  A1_0/mem_reg[3][0][31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y97         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    A1_0/mem_reg[3][0][31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 fsm28/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A1_0/mem_reg[2][2][26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 1.958ns (29.775%)  route 4.618ns (70.225%))
  Logic Levels:           17  (CARRY8=3 LUT2=1 LUT4=1 LUT5=2 LUT6=9 RAMS32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.036     0.036    fsm28/clk
    SLICE_X36Y111        FDRE                                         r  fsm28/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm28/out_reg[3]/Q
                         net (fo=19, routed)          0.179     0.312    fsm28/fsm28_out[3]
    SLICE_X36Y110        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.459 r  fsm28/out[1]_i_3__10/O
                         net (fo=17, routed)          0.133     0.592    fsm24/out_reg[0]_3
    SLICE_X36Y109        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.173     0.765 r  fsm24/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.465     1.230    fsm23/out_reg[0]_18
    SLICE_X35Y99         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     1.293 r  fsm23/z_int0_write_en_INST_0_i_1/O
                         net (fo=21, routed)          0.236     1.529    fsm23/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X34Y96         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     1.629 f  fsm23/x_int0_addr0[3]_INST_0_i_1/O
                         net (fo=51, routed)          0.279     1.908    cond_stored42/out_reg[0]_1
    SLICE_X32Y94         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.948 r  cond_stored42/mem_reg_0_3_0_0_i_7__3/O
                         net (fo=36, routed)          0.193     2.141    w1/y1_addr01
    SLICE_X32Y99         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     2.255 f  w1/mem_reg_0_3_0_0_i_37/O
                         net (fo=7, routed)           0.326     2.581    cond_stored0/mem_reg_0_3_0_0_i_11__2_1
    SLICE_X33Y100        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     2.644 r  cond_stored0/mem_reg_0_3_0_0_i_17__1/O
                         net (fo=2, routed)           0.083     2.727    fsm8/mem_reg_0_3_0_0_i_4__9_0
    SLICE_X33Y100        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     2.905 r  fsm8/mem_reg_0_3_0_0_i_7__1/O
                         net (fo=9, routed)           0.352     3.257    fsm8/out_reg[0]_0
    SLICE_X29Y98         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     3.296 r  fsm8/mem_reg_0_3_0_0_i_3__6/O
                         net (fo=32, routed)          0.595     3.891    x1/mem_reg_0_3_9_9/A0
    SLICE_X24Y88         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     4.091 r  x1/mem_reg_0_3_9_9/SP/O
                         net (fo=5, routed)           0.404     4.495    x1/clk_9
    SLICE_X22Y92         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     4.584 r  x1/out[15]_i_31__2/O
                         net (fo=1, routed)           0.139     4.723    old_1_00/out_reg[15]_3
    SLICE_X22Y91         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     4.787 r  old_1_00/out[15]_i_8/O
                         net (fo=2, routed)           0.476     5.263    add13/left[9]
    SLICE_X23Y83         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.327 r  add13/out[15]_i_16/O
                         net (fo=1, routed)           0.010     5.337    add13/out[15]_i_16_n_0
    SLICE_X23Y83         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.570 r  add13/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.598    add13/out_reg[15]_i_1_n_0
    SLICE_X23Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.621 r  add13/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.649    add13/out_reg[23]_i_1_n_0
    SLICE_X23Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     5.742 r  add13/out_reg[31]_i_2/O[2]
                         net (fo=4, routed)           0.229     5.971    A_int_read0_0/mem_reg[2][3][31][26]
    SLICE_X23Y89         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     6.149 r  A_int_read0_0/mem[0][0][26]_i_1__0/O
                         net (fo=16, routed)          0.463     6.612    A1_0/D[26]
    SLICE_X22Y92         FDRE                                         r  A1_0/mem_reg[2][2][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7155, unset)         0.025     7.025    A1_0/clk
    SLICE_X22Y92         FDRE                                         r  A1_0/mem_reg[2][2][26]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X22Y92         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    A1_0/mem_reg[2][2][26]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 fsm28/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A1_0/mem_reg[0][3][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 1.878ns (28.567%)  route 4.696ns (71.433%))
  Logic Levels:           17  (CARRY8=3 LUT2=1 LUT4=1 LUT5=2 LUT6=9 RAMS32=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.036     0.036    fsm28/clk
    SLICE_X36Y111        FDRE                                         r  fsm28/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm28/out_reg[3]/Q
                         net (fo=19, routed)          0.179     0.312    fsm28/fsm28_out[3]
    SLICE_X36Y110        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.459 r  fsm28/out[1]_i_3__10/O
                         net (fo=17, routed)          0.133     0.592    fsm24/out_reg[0]_3
    SLICE_X36Y109        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.173     0.765 r  fsm24/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.465     1.230    fsm23/out_reg[0]_18
    SLICE_X35Y99         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     1.293 r  fsm23/z_int0_write_en_INST_0_i_1/O
                         net (fo=21, routed)          0.236     1.529    fsm23/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X34Y96         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     1.629 f  fsm23/x_int0_addr0[3]_INST_0_i_1/O
                         net (fo=51, routed)          0.279     1.908    cond_stored42/out_reg[0]_1
    SLICE_X32Y94         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.948 r  cond_stored42/mem_reg_0_3_0_0_i_7__3/O
                         net (fo=36, routed)          0.193     2.141    w1/y1_addr01
    SLICE_X32Y99         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     2.255 f  w1/mem_reg_0_3_0_0_i_37/O
                         net (fo=7, routed)           0.326     2.581    cond_stored0/mem_reg_0_3_0_0_i_11__2_1
    SLICE_X33Y100        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     2.644 r  cond_stored0/mem_reg_0_3_0_0_i_17__1/O
                         net (fo=2, routed)           0.083     2.727    fsm8/mem_reg_0_3_0_0_i_4__9_0
    SLICE_X33Y100        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     2.905 r  fsm8/mem_reg_0_3_0_0_i_7__1/O
                         net (fo=9, routed)           0.352     3.257    fsm8/out_reg[0]_0
    SLICE_X29Y98         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     3.296 r  fsm8/mem_reg_0_3_0_0_i_3__6/O
                         net (fo=32, routed)          0.595     3.891    x1/mem_reg_0_3_9_9/A0
    SLICE_X24Y88         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     4.091 r  x1/mem_reg_0_3_9_9/SP/O
                         net (fo=5, routed)           0.404     4.495    x1/clk_9
    SLICE_X22Y92         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     4.584 r  x1/out[15]_i_31__2/O
                         net (fo=1, routed)           0.139     4.723    old_1_00/out_reg[15]_3
    SLICE_X22Y91         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     4.787 r  old_1_00/out[15]_i_8/O
                         net (fo=2, routed)           0.476     5.263    add13/left[9]
    SLICE_X23Y83         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.327 r  add13/out[15]_i_16/O
                         net (fo=1, routed)           0.010     5.337    add13/out[15]_i_16_n_0
    SLICE_X23Y83         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.570 r  add13/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.598    add13/out_reg[15]_i_1_n_0
    SLICE_X23Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.621 r  add13/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.649    add13/out_reg[23]_i_1_n_0
    SLICE_X23Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.153     5.802 r  add13/out_reg[31]_i_2/O[7]
                         net (fo=4, routed)           0.261     6.063    A_int_read0_0/mem_reg[2][3][31][31]
    SLICE_X23Y86         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     6.101 r  A_int_read0_0/mem[0][0][31]_i_2__0/O
                         net (fo=16, routed)          0.509     6.610    A1_0/D[31]
    SLICE_X23Y96         FDRE                                         r  A1_0/mem_reg[0][3][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7155, unset)         0.024     7.024    A1_0/clk
    SLICE_X23Y96         FDRE                                         r  A1_0/mem_reg[0][3][31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y96         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     7.016    A1_0/mem_reg[0][3][31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 fsm28/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A1_0/mem_reg[1][2][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 1.987ns (30.303%)  route 4.570ns (69.697%))
  Logic Levels:           17  (CARRY8=3 LUT2=1 LUT4=1 LUT5=2 LUT6=9 RAMS32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.036     0.036    fsm28/clk
    SLICE_X36Y111        FDRE                                         r  fsm28/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm28/out_reg[3]/Q
                         net (fo=19, routed)          0.179     0.312    fsm28/fsm28_out[3]
    SLICE_X36Y110        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.459 r  fsm28/out[1]_i_3__10/O
                         net (fo=17, routed)          0.133     0.592    fsm24/out_reg[0]_3
    SLICE_X36Y109        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.173     0.765 r  fsm24/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.465     1.230    fsm23/out_reg[0]_18
    SLICE_X35Y99         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     1.293 r  fsm23/z_int0_write_en_INST_0_i_1/O
                         net (fo=21, routed)          0.236     1.529    fsm23/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X34Y96         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     1.629 f  fsm23/x_int0_addr0[3]_INST_0_i_1/O
                         net (fo=51, routed)          0.279     1.908    cond_stored42/out_reg[0]_1
    SLICE_X32Y94         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.948 r  cond_stored42/mem_reg_0_3_0_0_i_7__3/O
                         net (fo=36, routed)          0.193     2.141    w1/y1_addr01
    SLICE_X32Y99         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     2.255 f  w1/mem_reg_0_3_0_0_i_37/O
                         net (fo=7, routed)           0.326     2.581    cond_stored0/mem_reg_0_3_0_0_i_11__2_1
    SLICE_X33Y100        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     2.644 r  cond_stored0/mem_reg_0_3_0_0_i_17__1/O
                         net (fo=2, routed)           0.083     2.727    fsm8/mem_reg_0_3_0_0_i_4__9_0
    SLICE_X33Y100        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     2.905 r  fsm8/mem_reg_0_3_0_0_i_7__1/O
                         net (fo=9, routed)           0.352     3.257    fsm8/out_reg[0]_0
    SLICE_X29Y98         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     3.296 r  fsm8/mem_reg_0_3_0_0_i_3__6/O
                         net (fo=32, routed)          0.595     3.891    x1/mem_reg_0_3_9_9/A0
    SLICE_X24Y88         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     4.091 r  x1/mem_reg_0_3_9_9/SP/O
                         net (fo=5, routed)           0.404     4.495    x1/clk_9
    SLICE_X22Y92         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     4.584 r  x1/out[15]_i_31__2/O
                         net (fo=1, routed)           0.139     4.723    old_1_00/out_reg[15]_3
    SLICE_X22Y91         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     4.787 r  old_1_00/out[15]_i_8/O
                         net (fo=2, routed)           0.476     5.263    add13/left[9]
    SLICE_X23Y83         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.327 r  add13/out[15]_i_16/O
                         net (fo=1, routed)           0.010     5.337    add13/out[15]_i_16_n_0
    SLICE_X23Y83         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.570 r  add13/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.598    add13/out_reg[15]_i_1_n_0
    SLICE_X23Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.621 r  add13/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.649    add13/out_reg[23]_i_1_n_0
    SLICE_X23Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     5.801 r  add13/out_reg[31]_i_2/O[5]
                         net (fo=4, routed)           0.219     6.020    A_int_read0_0/mem_reg[2][3][31][29]
    SLICE_X23Y89         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.168 r  A_int_read0_0/mem[0][0][29]_i_1__0/O
                         net (fo=16, routed)          0.425     6.593    A1_0/D[29]
    SLICE_X24Y91         FDRE                                         r  A1_0/mem_reg[1][2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7155, unset)         0.026     7.026    A1_0/clk
    SLICE_X24Y91         FDRE                                         r  A1_0/mem_reg[1][2][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y91         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     7.018    A1_0/mem_reg[1][2][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 fsm28/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A1_0/mem_reg[3][2][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 1.878ns (28.720%)  route 4.661ns (71.280%))
  Logic Levels:           17  (CARRY8=3 LUT2=1 LUT4=1 LUT5=2 LUT6=9 RAMS32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.036     0.036    fsm28/clk
    SLICE_X36Y111        FDRE                                         r  fsm28/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm28/out_reg[3]/Q
                         net (fo=19, routed)          0.179     0.312    fsm28/fsm28_out[3]
    SLICE_X36Y110        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.459 r  fsm28/out[1]_i_3__10/O
                         net (fo=17, routed)          0.133     0.592    fsm24/out_reg[0]_3
    SLICE_X36Y109        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.173     0.765 r  fsm24/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.465     1.230    fsm23/out_reg[0]_18
    SLICE_X35Y99         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     1.293 r  fsm23/z_int0_write_en_INST_0_i_1/O
                         net (fo=21, routed)          0.236     1.529    fsm23/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X34Y96         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     1.629 f  fsm23/x_int0_addr0[3]_INST_0_i_1/O
                         net (fo=51, routed)          0.279     1.908    cond_stored42/out_reg[0]_1
    SLICE_X32Y94         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.948 r  cond_stored42/mem_reg_0_3_0_0_i_7__3/O
                         net (fo=36, routed)          0.193     2.141    w1/y1_addr01
    SLICE_X32Y99         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     2.255 f  w1/mem_reg_0_3_0_0_i_37/O
                         net (fo=7, routed)           0.326     2.581    cond_stored0/mem_reg_0_3_0_0_i_11__2_1
    SLICE_X33Y100        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     2.644 r  cond_stored0/mem_reg_0_3_0_0_i_17__1/O
                         net (fo=2, routed)           0.083     2.727    fsm8/mem_reg_0_3_0_0_i_4__9_0
    SLICE_X33Y100        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     2.905 r  fsm8/mem_reg_0_3_0_0_i_7__1/O
                         net (fo=9, routed)           0.352     3.257    fsm8/out_reg[0]_0
    SLICE_X29Y98         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     3.296 r  fsm8/mem_reg_0_3_0_0_i_3__6/O
                         net (fo=32, routed)          0.595     3.891    x1/mem_reg_0_3_9_9/A0
    SLICE_X24Y88         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     4.091 r  x1/mem_reg_0_3_9_9/SP/O
                         net (fo=5, routed)           0.404     4.495    x1/clk_9
    SLICE_X22Y92         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     4.584 r  x1/out[15]_i_31__2/O
                         net (fo=1, routed)           0.139     4.723    old_1_00/out_reg[15]_3
    SLICE_X22Y91         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     4.787 r  old_1_00/out[15]_i_8/O
                         net (fo=2, routed)           0.476     5.263    add13/left[9]
    SLICE_X23Y83         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.327 r  add13/out[15]_i_16/O
                         net (fo=1, routed)           0.010     5.337    add13/out[15]_i_16_n_0
    SLICE_X23Y83         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.570 r  add13/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.598    add13/out_reg[15]_i_1_n_0
    SLICE_X23Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.621 r  add13/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.649    add13/out_reg[23]_i_1_n_0
    SLICE_X23Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.153     5.802 r  add13/out_reg[31]_i_2/O[7]
                         net (fo=4, routed)           0.261     6.063    A_int_read0_0/mem_reg[2][3][31][31]
    SLICE_X23Y86         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     6.101 r  A_int_read0_0/mem[0][0][31]_i_2__0/O
                         net (fo=16, routed)          0.474     6.575    A1_0/D[31]
    SLICE_X23Y96         FDRE                                         r  A1_0/mem_reg[3][2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7155, unset)         0.025     7.025    A1_0/clk
    SLICE_X23Y96         FDRE                                         r  A1_0/mem_reg[3][2][31]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y96         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    A1_0/mem_reg[3][2][31]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 fsm28/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A1_0/mem_reg[3][1][26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 1.958ns (29.957%)  route 4.578ns (70.043%))
  Logic Levels:           17  (CARRY8=3 LUT2=1 LUT4=1 LUT5=2 LUT6=9 RAMS32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.036     0.036    fsm28/clk
    SLICE_X36Y111        FDRE                                         r  fsm28/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm28/out_reg[3]/Q
                         net (fo=19, routed)          0.179     0.312    fsm28/fsm28_out[3]
    SLICE_X36Y110        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.459 r  fsm28/out[1]_i_3__10/O
                         net (fo=17, routed)          0.133     0.592    fsm24/out_reg[0]_3
    SLICE_X36Y109        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.173     0.765 r  fsm24/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.465     1.230    fsm23/out_reg[0]_18
    SLICE_X35Y99         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     1.293 r  fsm23/z_int0_write_en_INST_0_i_1/O
                         net (fo=21, routed)          0.236     1.529    fsm23/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X34Y96         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     1.629 f  fsm23/x_int0_addr0[3]_INST_0_i_1/O
                         net (fo=51, routed)          0.279     1.908    cond_stored42/out_reg[0]_1
    SLICE_X32Y94         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.948 r  cond_stored42/mem_reg_0_3_0_0_i_7__3/O
                         net (fo=36, routed)          0.193     2.141    w1/y1_addr01
    SLICE_X32Y99         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     2.255 f  w1/mem_reg_0_3_0_0_i_37/O
                         net (fo=7, routed)           0.326     2.581    cond_stored0/mem_reg_0_3_0_0_i_11__2_1
    SLICE_X33Y100        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     2.644 r  cond_stored0/mem_reg_0_3_0_0_i_17__1/O
                         net (fo=2, routed)           0.083     2.727    fsm8/mem_reg_0_3_0_0_i_4__9_0
    SLICE_X33Y100        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     2.905 r  fsm8/mem_reg_0_3_0_0_i_7__1/O
                         net (fo=9, routed)           0.352     3.257    fsm8/out_reg[0]_0
    SLICE_X29Y98         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     3.296 r  fsm8/mem_reg_0_3_0_0_i_3__6/O
                         net (fo=32, routed)          0.595     3.891    x1/mem_reg_0_3_9_9/A0
    SLICE_X24Y88         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     4.091 r  x1/mem_reg_0_3_9_9/SP/O
                         net (fo=5, routed)           0.404     4.495    x1/clk_9
    SLICE_X22Y92         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     4.584 r  x1/out[15]_i_31__2/O
                         net (fo=1, routed)           0.139     4.723    old_1_00/out_reg[15]_3
    SLICE_X22Y91         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     4.787 r  old_1_00/out[15]_i_8/O
                         net (fo=2, routed)           0.476     5.263    add13/left[9]
    SLICE_X23Y83         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.327 r  add13/out[15]_i_16/O
                         net (fo=1, routed)           0.010     5.337    add13/out[15]_i_16_n_0
    SLICE_X23Y83         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.570 r  add13/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.598    add13/out_reg[15]_i_1_n_0
    SLICE_X23Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.621 r  add13/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.649    add13/out_reg[23]_i_1_n_0
    SLICE_X23Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     5.742 r  add13/out_reg[31]_i_2/O[2]
                         net (fo=4, routed)           0.229     5.971    A_int_read0_0/mem_reg[2][3][31][26]
    SLICE_X23Y89         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     6.149 r  A_int_read0_0/mem[0][0][26]_i_1__0/O
                         net (fo=16, routed)          0.423     6.572    A1_0/D[26]
    SLICE_X24Y91         FDRE                                         r  A1_0/mem_reg[3][1][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7155, unset)         0.026     7.026    A1_0/clk
    SLICE_X24Y91         FDRE                                         r  A1_0/mem_reg[3][1][26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y91         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.018    A1_0/mem_reg[3][1][26]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.572    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 fsm28/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A1_0/mem_reg[1][3][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 1.987ns (30.443%)  route 4.540ns (69.557%))
  Logic Levels:           17  (CARRY8=3 LUT2=1 LUT4=1 LUT5=2 LUT6=9 RAMS32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.036     0.036    fsm28/clk
    SLICE_X36Y111        FDRE                                         r  fsm28/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm28/out_reg[3]/Q
                         net (fo=19, routed)          0.179     0.312    fsm28/fsm28_out[3]
    SLICE_X36Y110        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.459 r  fsm28/out[1]_i_3__10/O
                         net (fo=17, routed)          0.133     0.592    fsm24/out_reg[0]_3
    SLICE_X36Y109        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.173     0.765 r  fsm24/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.465     1.230    fsm23/out_reg[0]_18
    SLICE_X35Y99         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     1.293 r  fsm23/z_int0_write_en_INST_0_i_1/O
                         net (fo=21, routed)          0.236     1.529    fsm23/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X34Y96         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     1.629 f  fsm23/x_int0_addr0[3]_INST_0_i_1/O
                         net (fo=51, routed)          0.279     1.908    cond_stored42/out_reg[0]_1
    SLICE_X32Y94         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.948 r  cond_stored42/mem_reg_0_3_0_0_i_7__3/O
                         net (fo=36, routed)          0.193     2.141    w1/y1_addr01
    SLICE_X32Y99         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     2.255 f  w1/mem_reg_0_3_0_0_i_37/O
                         net (fo=7, routed)           0.326     2.581    cond_stored0/mem_reg_0_3_0_0_i_11__2_1
    SLICE_X33Y100        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     2.644 r  cond_stored0/mem_reg_0_3_0_0_i_17__1/O
                         net (fo=2, routed)           0.083     2.727    fsm8/mem_reg_0_3_0_0_i_4__9_0
    SLICE_X33Y100        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     2.905 r  fsm8/mem_reg_0_3_0_0_i_7__1/O
                         net (fo=9, routed)           0.352     3.257    fsm8/out_reg[0]_0
    SLICE_X29Y98         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     3.296 r  fsm8/mem_reg_0_3_0_0_i_3__6/O
                         net (fo=32, routed)          0.595     3.891    x1/mem_reg_0_3_9_9/A0
    SLICE_X24Y88         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     4.091 r  x1/mem_reg_0_3_9_9/SP/O
                         net (fo=5, routed)           0.404     4.495    x1/clk_9
    SLICE_X22Y92         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     4.584 r  x1/out[15]_i_31__2/O
                         net (fo=1, routed)           0.139     4.723    old_1_00/out_reg[15]_3
    SLICE_X22Y91         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     4.787 r  old_1_00/out[15]_i_8/O
                         net (fo=2, routed)           0.476     5.263    add13/left[9]
    SLICE_X23Y83         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.327 r  add13/out[15]_i_16/O
                         net (fo=1, routed)           0.010     5.337    add13/out[15]_i_16_n_0
    SLICE_X23Y83         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.570 r  add13/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.598    add13/out_reg[15]_i_1_n_0
    SLICE_X23Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.621 r  add13/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.649    add13/out_reg[23]_i_1_n_0
    SLICE_X23Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     5.801 r  add13/out_reg[31]_i_2/O[5]
                         net (fo=4, routed)           0.219     6.020    A_int_read0_0/mem_reg[2][3][31][29]
    SLICE_X23Y89         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.168 r  A_int_read0_0/mem[0][0][29]_i_1__0/O
                         net (fo=16, routed)          0.395     6.563    A1_0/D[29]
    SLICE_X23Y94         FDRE                                         r  A1_0/mem_reg[1][3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7155, unset)         0.025     7.025    A1_0/clk
    SLICE_X23Y94         FDRE                                         r  A1_0/mem_reg[1][3][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y94         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A1_0/mem_reg[1][3][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 fsm28/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A1_0/mem_reg[0][0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.526ns  (logic 1.912ns (29.298%)  route 4.614ns (70.702%))
  Logic Levels:           17  (CARRY8=3 LUT2=1 LUT4=1 LUT5=2 LUT6=9 RAMS32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.036     0.036    fsm28/clk
    SLICE_X36Y111        FDRE                                         r  fsm28/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm28/out_reg[3]/Q
                         net (fo=19, routed)          0.179     0.312    fsm28/fsm28_out[3]
    SLICE_X36Y110        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.459 r  fsm28/out[1]_i_3__10/O
                         net (fo=17, routed)          0.133     0.592    fsm24/out_reg[0]_3
    SLICE_X36Y109        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.173     0.765 r  fsm24/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.465     1.230    fsm23/out_reg[0]_18
    SLICE_X35Y99         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     1.293 r  fsm23/z_int0_write_en_INST_0_i_1/O
                         net (fo=21, routed)          0.236     1.529    fsm23/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X34Y96         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     1.629 f  fsm23/x_int0_addr0[3]_INST_0_i_1/O
                         net (fo=51, routed)          0.279     1.908    cond_stored42/out_reg[0]_1
    SLICE_X32Y94         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.948 r  cond_stored42/mem_reg_0_3_0_0_i_7__3/O
                         net (fo=36, routed)          0.193     2.141    w1/y1_addr01
    SLICE_X32Y99         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     2.255 f  w1/mem_reg_0_3_0_0_i_37/O
                         net (fo=7, routed)           0.326     2.581    cond_stored0/mem_reg_0_3_0_0_i_11__2_1
    SLICE_X33Y100        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     2.644 r  cond_stored0/mem_reg_0_3_0_0_i_17__1/O
                         net (fo=2, routed)           0.083     2.727    fsm8/mem_reg_0_3_0_0_i_4__9_0
    SLICE_X33Y100        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     2.905 r  fsm8/mem_reg_0_3_0_0_i_7__1/O
                         net (fo=9, routed)           0.352     3.257    fsm8/out_reg[0]_0
    SLICE_X29Y98         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     3.296 r  fsm8/mem_reg_0_3_0_0_i_3__6/O
                         net (fo=32, routed)          0.595     3.891    x1/mem_reg_0_3_9_9/A0
    SLICE_X24Y88         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     4.091 r  x1/mem_reg_0_3_9_9/SP/O
                         net (fo=5, routed)           0.404     4.495    x1/clk_9
    SLICE_X22Y92         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     4.584 r  x1/out[15]_i_31__2/O
                         net (fo=1, routed)           0.139     4.723    old_1_00/out_reg[15]_3
    SLICE_X22Y91         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     4.787 r  old_1_00/out[15]_i_8/O
                         net (fo=2, routed)           0.476     5.263    add13/left[9]
    SLICE_X23Y83         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.327 r  add13/out[15]_i_16/O
                         net (fo=1, routed)           0.010     5.337    add13/out[15]_i_16_n_0
    SLICE_X23Y83         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.570 r  add13/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.598    add13/out_reg[15]_i_1_n_0
    SLICE_X23Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.621 r  add13/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.649    add13/out_reg[23]_i_1_n_0
    SLICE_X23Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.111     5.760 r  add13/out_reg[31]_i_2/O[3]
                         net (fo=4, routed)           0.232     5.992    A_int_read0_0/mem_reg[2][3][31][27]
    SLICE_X23Y89         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     6.106 r  A_int_read0_0/mem[0][0][27]_i_1__0/O
                         net (fo=16, routed)          0.456     6.562    A1_0/D[27]
    SLICE_X23Y87         FDRE                                         r  A1_0/mem_reg[0][0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7155, unset)         0.025     7.025    A1_0/clk
    SLICE_X23Y87         FDRE                                         r  A1_0/mem_reg[0][0][27]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y87         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A1_0/mem_reg[0][0][27]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 fsm28/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A1_0/mem_reg[3][1][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 1.987ns (30.480%)  route 4.532ns (69.520%))
  Logic Levels:           17  (CARRY8=3 LUT2=1 LUT4=1 LUT5=2 LUT6=9 RAMS32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.036     0.036    fsm28/clk
    SLICE_X36Y111        FDRE                                         r  fsm28/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm28/out_reg[3]/Q
                         net (fo=19, routed)          0.179     0.312    fsm28/fsm28_out[3]
    SLICE_X36Y110        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.459 r  fsm28/out[1]_i_3__10/O
                         net (fo=17, routed)          0.133     0.592    fsm24/out_reg[0]_3
    SLICE_X36Y109        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.173     0.765 r  fsm24/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.465     1.230    fsm23/out_reg[0]_18
    SLICE_X35Y99         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     1.293 r  fsm23/z_int0_write_en_INST_0_i_1/O
                         net (fo=21, routed)          0.236     1.529    fsm23/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X34Y96         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     1.629 f  fsm23/x_int0_addr0[3]_INST_0_i_1/O
                         net (fo=51, routed)          0.279     1.908    cond_stored42/out_reg[0]_1
    SLICE_X32Y94         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.948 r  cond_stored42/mem_reg_0_3_0_0_i_7__3/O
                         net (fo=36, routed)          0.193     2.141    w1/y1_addr01
    SLICE_X32Y99         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     2.255 f  w1/mem_reg_0_3_0_0_i_37/O
                         net (fo=7, routed)           0.326     2.581    cond_stored0/mem_reg_0_3_0_0_i_11__2_1
    SLICE_X33Y100        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     2.644 r  cond_stored0/mem_reg_0_3_0_0_i_17__1/O
                         net (fo=2, routed)           0.083     2.727    fsm8/mem_reg_0_3_0_0_i_4__9_0
    SLICE_X33Y100        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     2.905 r  fsm8/mem_reg_0_3_0_0_i_7__1/O
                         net (fo=9, routed)           0.352     3.257    fsm8/out_reg[0]_0
    SLICE_X29Y98         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     3.296 r  fsm8/mem_reg_0_3_0_0_i_3__6/O
                         net (fo=32, routed)          0.595     3.891    x1/mem_reg_0_3_9_9/A0
    SLICE_X24Y88         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     4.091 r  x1/mem_reg_0_3_9_9/SP/O
                         net (fo=5, routed)           0.404     4.495    x1/clk_9
    SLICE_X22Y92         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     4.584 r  x1/out[15]_i_31__2/O
                         net (fo=1, routed)           0.139     4.723    old_1_00/out_reg[15]_3
    SLICE_X22Y91         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     4.787 r  old_1_00/out[15]_i_8/O
                         net (fo=2, routed)           0.476     5.263    add13/left[9]
    SLICE_X23Y83         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.327 r  add13/out[15]_i_16/O
                         net (fo=1, routed)           0.010     5.337    add13/out[15]_i_16_n_0
    SLICE_X23Y83         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.570 r  add13/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.598    add13/out_reg[15]_i_1_n_0
    SLICE_X23Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.621 r  add13/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.649    add13/out_reg[23]_i_1_n_0
    SLICE_X23Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     5.801 r  add13/out_reg[31]_i_2/O[5]
                         net (fo=4, routed)           0.219     6.020    A_int_read0_0/mem_reg[2][3][31][29]
    SLICE_X23Y89         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     6.168 r  A_int_read0_0/mem[0][0][29]_i_1__0/O
                         net (fo=16, routed)          0.387     6.555    A1_0/D[29]
    SLICE_X24Y91         FDRE                                         r  A1_0/mem_reg[3][1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7155, unset)         0.026     7.026    A1_0/clk
    SLICE_X24Y91         FDRE                                         r  A1_0/mem_reg[3][1][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y91         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.027     7.018    A1_0/mem_reg[3][1][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                  0.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X20Y113        FDRE                                         r  mult_pipe1/out_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y113        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_tmp_reg[8]/Q
                         net (fo=1, routed)           0.056     0.108    mult_pipe1/p_1_in[8]
    SLICE_X21Y113        FDRE                                         r  mult_pipe1/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X21Y113        FDRE                                         r  mult_pipe1/out_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y113        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe1/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 fsm5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.012     0.012    fsm5/clk
    SLICE_X26Y109        FDRE                                         r  fsm5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y109        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  fsm5/out_reg[0]/Q
                         net (fo=8, routed)           0.025     0.076    fsm5/out_reg_n_0_[0]
    SLICE_X26Y109        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.091 r  fsm5/out[0]_i_1__45/O
                         net (fo=1, routed)           0.015     0.106    fsm5/fsm5_in[0]
    SLICE_X26Y109        FDRE                                         r  fsm5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.018     0.018    fsm5/clk
    SLICE_X26Y109        FDRE                                         r  fsm5/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y109        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    fsm5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.012     0.012    par_done_reg1/clk
    SLICE_X35Y95         FDRE                                         r  par_done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg1/out_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    par_reset/par_done_reg1_out
    SLICE_X35Y95         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  par_reset/out[0]_i_1__56/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg1/out_reg[0]_0
    SLICE_X35Y95         FDRE                                         r  par_done_reg1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.018     0.018    par_done_reg1/clk
    SLICE_X35Y95         FDRE                                         r  par_done_reg1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y95         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 done_reg19/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg25/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.789%)  route 0.042ns (44.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.012     0.012    done_reg19/clk
    SLICE_X32Y119        FDRE                                         r  done_reg19/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y119        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  done_reg19/out_reg[0]/Q
                         net (fo=6, routed)           0.026     0.077    fsm1/done_reg19_out
    SLICE_X32Y118        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     0.091 r  fsm1/out[0]_i_1__132/O
                         net (fo=1, routed)           0.016     0.107    par_done_reg25/out_reg[0]_0
    SLICE_X32Y118        FDRE                                         r  par_done_reg25/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.019     0.019    par_done_reg25/clk
    SLICE_X32Y118        FDRE                                         r  par_done_reg25/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y118        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    par_done_reg25/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe22/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe22/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.013     0.013    mult_pipe22/clk
    SLICE_X29Y71         FDRE                                         r  mult_pipe22/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe22/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.057     0.108    mult_pipe22/p_1_in[2]
    SLICE_X30Y71         FDRE                                         r  mult_pipe22/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.018     0.018    mult_pipe22/clk
    SLICE_X30Y71         FDRE                                         r  mult_pipe22/out_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y71         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe22/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 fsm4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm4/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.789%)  route 0.042ns (44.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.012     0.012    fsm4/clk
    SLICE_X27Y112        FDRE                                         r  fsm4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  fsm4/out_reg[0]/Q
                         net (fo=8, routed)           0.026     0.077    fsm4/out_reg_n_0_[0]
    SLICE_X27Y112        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.091 r  fsm4/out[1]_i_2__31/O
                         net (fo=1, routed)           0.016     0.107    fsm4/fsm4_in[1]
    SLICE_X27Y112        FDRE                                         r  fsm4/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.018     0.018    fsm4/clk
    SLICE_X27Y112        FDRE                                         r  fsm4/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y112        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    fsm4/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.012     0.012    mult_pipe3/clk
    SLICE_X26Y116        FDRE                                         r  mult_pipe3/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe3/out_reg[17]/Q
                         net (fo=1, routed)           0.058     0.109    bin_read3_0/Q[17]
    SLICE_X26Y115        FDRE                                         r  bin_read3_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.018     0.018    bin_read3_0/clk
    SLICE_X26Y115        FDRE                                         r  bin_read3_0/out_reg[17]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y115        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read3_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X26Y117        FDRE                                         r  mult_pipe3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y117        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe3/out_reg[30]/Q
                         net (fo=1, routed)           0.057     0.109    bin_read3_0/Q[30]
    SLICE_X26Y115        FDRE                                         r  bin_read3_0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.018     0.018    bin_read3_0/clk
    SLICE_X26Y115        FDRE                                         r  bin_read3_0/out_reg[30]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y115        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read3_0/out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 fsm10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm10/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.012     0.012    fsm10/clk
    SLICE_X32Y66         FDRE                                         r  fsm10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  fsm10/out_reg[1]/Q
                         net (fo=8, routed)           0.027     0.078    fsm10/out_reg_n_0_[1]
    SLICE_X32Y66         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.092 r  fsm10/out[1]_i_2__15/O
                         net (fo=1, routed)           0.016     0.108    fsm10/fsm10_in[1]
    SLICE_X32Y66         FDRE                                         r  fsm10/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.018     0.018    fsm10/clk
    SLICE_X32Y66         FDRE                                         r  fsm10/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y66         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    fsm10/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 fsm20/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm20/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.012     0.012    fsm20/clk
    SLICE_X33Y91         FDRE                                         r  fsm20/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  fsm20/out_reg[0]/Q
                         net (fo=8, routed)           0.027     0.078    fsm20/out_reg_n_0_[0]
    SLICE_X33Y91         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.093 r  fsm20/out[0]_i_1__23/O
                         net (fo=1, routed)           0.015     0.108    fsm20/fsm20_in[0]
    SLICE_X33Y91         FDRE                                         r  fsm20/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7155, unset)         0.018     0.018    fsm20/clk
    SLICE_X33Y91         FDRE                                         r  fsm20/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y91         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    fsm20/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y99  u10/mem_reg_0_3_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y99  u10/mem_reg_0_3_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y99  u10/mem_reg_0_3_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y99  u10/mem_reg_0_3_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y99  u10/mem_reg_0_3_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y99  u10/mem_reg_0_3_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y99  u10/mem_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y99  u10/mem_reg_0_3_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y99  u10/mem_reg_0_3_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y99  u10/mem_reg_0_3_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y99  u10/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y99  u10/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y99  u10/mem_reg_0_3_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y99  u10/mem_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y99  u10/mem_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y99  u10/mem_reg_0_3_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y99  u10/mem_reg_0_3_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y99  u10/mem_reg_0_3_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y99  u10/mem_reg_0_3_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y99  u10/mem_reg_0_3_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y99  u10/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y99  u10/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y99  u10/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y99  u10/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y99  u10/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y99  u10/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y99  u10/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y99  u10/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y99  u10/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y99  u10/mem_reg_0_3_13_13/SP/CLK



