Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 02fd377e00db4610868c7b59d30cc0b7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_cpu_tb_behav xil_defaultlib.mips_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sim_1/imports/new/mips_cpu_tb.v:34]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port load [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/CPU/MIPS_CPU.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port count [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/CPU/MIPS_CPU.v:102]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port load [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/CPU/MIPS_CPU.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:112]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:121]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:130]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:139]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:148]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:157]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:166]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port total_cycle [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/CPU/MIPS_CPU.v:160]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:103]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/RegisterFile/RF.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/Controler/controler.v" Line 1. Module controler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/RegisterFile/RF.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/Controler/controler.v" Line 1. Module controler doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(DATA_BITS=32,MAX_VALUE=3...
Compiling module xil_defaultlib.counter(MAX_VALUE=16'b1111111111...
Compiling module xil_defaultlib.DVM
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.sel_bits_1_mux(DATA_BITS=32)
Compiling module xil_defaultlib.sel_bits_2_mux(DATA_BITS=32)
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.Zero_Ext_5to32
Compiling module xil_defaultlib.Sign_Ext_16to32
Compiling module xil_defaultlib.sel_bits_2_mux(DATA_BITS=5)
Compiling module xil_defaultlib.sel_bits_1_mux(DATA_BITS=5)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.controler
Compiling module xil_defaultlib.RISC_ALU
Compiling module xil_defaultlib.DataMemo
Compiling module xil_defaultlib.sel_bits_2_mux(DATA_BITS=16)
Compiling module xil_defaultlib.H2D
Compiling module xil_defaultlib._7Seg_Driver_Decode
Compiling module xil_defaultlib.show_signal
Compiling module xil_defaultlib.mips_cpu
Compiling module xil_defaultlib.mips_cpu_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_cpu_tb_behav
