// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module encoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_9_val,
        data_10_val,
        data_11_val,
        data_12_val,
        data_13_val,
        data_14_val,
        data_15_val,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [15:0] data_0_val;
input  [15:0] data_1_val;
input  [15:0] data_2_val;
input  [15:0] data_3_val;
input  [15:0] data_4_val;
input  [15:0] data_5_val;
input  [15:0] data_6_val;
input  [15:0] data_7_val;
input  [15:0] data_8_val;
input  [15:0] data_9_val;
input  [15:0] data_10_val;
input  [15:0] data_11_val;
input  [15:0] data_12_val;
input  [15:0] data_13_val;
input  [15:0] data_14_val;
input  [15:0] data_15_val;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
reg    ap_block_pp0_stage7_subdone;
reg   [15:0] reg_583;
wire    ap_block_pp0_stage0_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
reg   [15:0] reg_587;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire    ap_block_pp0_stage7_11001;
reg   [15:0] reg_591;
reg   [15:0] reg_595;
reg   [15:0] reg_599;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
reg   [15:0] reg_603;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
reg   [15:0] reg_607;
reg   [15:0] reg_611;
reg   [14:0] trunc_ln42_30_reg_943;
reg  signed [15:0] data_13_val_read_reg_948;
wire  signed [25:0] sext_ln70_fu_647_p1;
reg  signed [25:0] sext_ln70_reg_954;
wire   [15:0] add_ln58_123_fu_672_p2;
reg   [15:0] add_ln58_123_reg_959;
wire   [15:0] add_ln58_139_fu_684_p2;
reg   [15:0] add_ln58_139_reg_964;
wire  signed [25:0] sext_ln73_1_fu_696_p1;
reg  signed [25:0] sext_ln73_1_reg_969;
wire   [15:0] add_ln58_124_fu_745_p2;
reg   [15:0] add_ln58_124_reg_974;
wire   [15:0] add_ln58_140_fu_756_p2;
reg   [15:0] add_ln58_140_reg_979;
reg   [15:0] trunc_ln42_5_reg_984;
wire  signed [25:0] sext_ln70_1_fu_767_p1;
reg  signed [25:0] sext_ln70_1_reg_989;
wire  signed [25:0] sext_ln42_2_fu_778_p1;
reg  signed [25:0] sext_ln42_2_reg_994;
wire   [15:0] add_ln58_113_fu_789_p2;
reg   [15:0] add_ln58_113_reg_999;
wire   [15:0] add_ln58_129_fu_806_p2;
reg   [15:0] add_ln58_129_reg_1004;
wire  signed [25:0] sext_ln42_3_fu_818_p1;
reg  signed [25:0] sext_ln42_3_reg_1009;
reg   [15:0] trunc_ln42_15_reg_1014;
wire  signed [25:0] sext_ln42_5_fu_829_p1;
reg  signed [25:0] sext_ln42_5_reg_1019;
wire   [15:0] add_ln58_116_fu_840_p2;
reg   [15:0] add_ln58_116_reg_1024;
wire   [15:0] add_ln58_132_fu_858_p2;
reg   [15:0] add_ln58_132_reg_1029;
wire   [15:0] add_ln58_118_fu_870_p2;
reg   [15:0] add_ln58_118_reg_1034;
wire   [15:0] add_ln58_134_fu_875_p2;
reg   [15:0] add_ln58_134_reg_1039;
wire   [15:0] add_ln58_125_fu_892_p2;
reg   [15:0] add_ln58_125_reg_1044;
wire   [15:0] add_ln58_141_fu_908_p2;
reg   [15:0] add_ln58_141_reg_1049;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage1_subdone;
reg   [15:0] ap_port_reg_data_0_val;
reg   [15:0] ap_port_reg_data_1_val;
reg   [15:0] ap_port_reg_data_2_val;
reg   [15:0] ap_port_reg_data_3_val;
reg   [15:0] ap_port_reg_data_4_val;
reg   [15:0] ap_port_reg_data_5_val;
reg   [15:0] ap_port_reg_data_6_val;
reg   [15:0] ap_port_reg_data_7_val;
reg   [15:0] ap_port_reg_data_8_val;
reg   [15:0] ap_port_reg_data_9_val;
reg   [15:0] ap_port_reg_data_10_val;
reg   [15:0] ap_port_reg_data_11_val;
reg   [15:0] ap_port_reg_data_12_val;
reg   [15:0] ap_port_reg_data_13_val;
reg  signed [15:0] grp_fu_230_p0;
wire  signed [25:0] sext_ln42_7_fu_632_p1;
wire  signed [25:0] sext_ln70_2_fu_652_p1;
wire  signed [25:0] sext_ln73_fu_690_p1;
wire  signed [25:0] sext_ln42_fu_761_p1;
wire  signed [25:0] sext_ln42_1_fu_772_p1;
wire  signed [25:0] sext_ln73_2_fu_812_p1;
wire  signed [25:0] sext_ln42_4_fu_823_p1;
reg  signed [13:0] grp_fu_230_p1;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
reg  signed [15:0] grp_fu_231_p0;
wire  signed [25:0] sext_ln73_4_fu_621_p1;
reg  signed [12:0] grp_fu_231_p1;
reg  signed [15:0] grp_fu_232_p0;
wire  signed [24:0] sext_ln70_3_fu_627_p1;
wire  signed [25:0] sext_ln42_6_fu_658_p1;
wire  signed [25:0] sext_ln73_3_fu_864_p1;
reg  signed [12:0] grp_fu_232_p1;
reg  signed [15:0] grp_fu_233_p0;
reg  signed [12:0] grp_fu_233_p1;
wire   [25:0] grp_fu_231_p2;
wire   [25:0] grp_fu_233_p2;
wire   [25:0] grp_fu_230_p2;
wire   [25:0] grp_fu_232_p2;
wire  signed [15:0] sext_ln70_3_fu_627_p0;
wire  signed [15:0] sext_ln42_7_fu_632_p0;
wire   [24:0] trunc_ln42_30_fu_637_p1;
wire  signed [15:0] sext_ln42_6_fu_658_p0;
wire   [15:0] add_ln58_122_fu_666_p2;
wire  signed [15:0] sext_ln42_8_fu_663_p1;
wire   [15:0] add_ln58_138_fu_678_p2;
wire   [24:0] tmp_fu_701_p3;
wire   [20:0] tmp_1_fu_712_p3;
wire  signed [25:0] sext_ln73_6_fu_719_p1;
wire  signed [25:0] sext_ln73_5_fu_708_p1;
wire   [25:0] sub_ln73_fu_723_p2;
wire   [15:0] trunc_ln42_25_fu_729_p4;
wire   [15:0] add_ln58_121_fu_739_p2;
wire   [15:0] add_ln58_137_fu_750_p2;
wire   [15:0] grp_fu_615_p2;
wire   [15:0] add_ln58_fu_783_p2;
wire   [15:0] add_ln58_128_fu_801_p2;
wire   [15:0] add_ln58_127_fu_795_p2;
wire   [15:0] add_ln58_114_fu_834_p2;
wire   [15:0] add_ln58_131_fu_852_p2;
wire   [15:0] add_ln58_130_fu_846_p2;
wire   [15:0] add_ln58_119_fu_881_p2;
wire   [15:0] add_ln58_120_fu_887_p2;
wire   [15:0] add_ln58_135_fu_897_p2;
wire   [15:0] add_ln58_136_fu_903_p2;
wire   [15:0] add_ln58_117_fu_913_p2;
wire   [15:0] add_ln58_133_fu_922_p2;
wire   [15:0] add_ln58_126_fu_917_p2;
wire   [15:0] add_ln58_142_fu_926_p2;
reg   [7:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

encoder_mul_16s_14s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14s_26_1_1_U18(
    .din0(grp_fu_230_p0),
    .din1(grp_fu_230_p1),
    .dout(grp_fu_230_p2)
);

encoder_mul_16s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13s_26_1_1_U19(
    .din0(grp_fu_231_p0),
    .din1(grp_fu_231_p1),
    .dout(grp_fu_231_p2)
);

encoder_mul_16s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13s_26_1_1_U20(
    .din0(grp_fu_232_p0),
    .din1(grp_fu_232_p1),
    .dout(grp_fu_232_p2)
);

encoder_mul_16s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13s_26_1_1_U21(
    .din0(grp_fu_233_p0),
    .din1(grp_fu_233_p1),
    .dout(grp_fu_233_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce))) begin
        add_ln58_113_reg_999 <= add_ln58_113_fu_789_p2;
        add_ln58_129_reg_1004 <= add_ln58_129_fu_806_p2;
        sext_ln42_2_reg_994 <= sext_ln42_2_fu_778_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln58_116_reg_1024 <= add_ln58_116_fu_840_p2;
        add_ln58_132_reg_1029 <= add_ln58_132_fu_858_p2;
        sext_ln42_5_reg_1019 <= sext_ln42_5_fu_829_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln58_118_reg_1034 <= add_ln58_118_fu_870_p2;
        add_ln58_134_reg_1039 <= add_ln58_134_fu_875_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce))) begin
        add_ln58_123_reg_959 <= add_ln58_123_fu_672_p2;
        add_ln58_139_reg_964 <= add_ln58_139_fu_684_p2;
        data_13_val_read_reg_948 <= ap_port_reg_data_13_val;
        sext_ln70_reg_954 <= sext_ln70_fu_647_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln58_124_reg_974 <= add_ln58_124_fu_745_p2;
        add_ln58_140_reg_979 <= add_ln58_140_fu_756_p2;
        sext_ln73_1_reg_969 <= sext_ln73_1_fu_696_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln58_125_reg_1044 <= add_ln58_125_fu_892_p2;
        add_ln58_141_reg_1049 <= add_ln58_141_fu_908_p2;
        trunc_ln42_30_reg_943 <= {{trunc_ln42_30_fu_637_p1[24:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_port_reg_data_0_val <= data_0_val;
        ap_port_reg_data_10_val <= data_10_val;
        ap_port_reg_data_11_val <= data_11_val;
        ap_port_reg_data_12_val <= data_12_val;
        ap_port_reg_data_13_val <= data_13_val;
        ap_port_reg_data_1_val <= data_1_val;
        ap_port_reg_data_2_val <= data_2_val;
        ap_port_reg_data_3_val <= data_3_val;
        ap_port_reg_data_4_val <= data_4_val;
        ap_port_reg_data_5_val <= data_5_val;
        ap_port_reg_data_6_val <= data_6_val;
        ap_port_reg_data_7_val <= data_7_val;
        ap_port_reg_data_8_val <= data_8_val;
        ap_port_reg_data_9_val <= data_9_val;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_583 <= {{grp_fu_231_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_587 <= {{grp_fu_233_p2[25:10]}};
        reg_591 <= {{grp_fu_230_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_595 <= {{grp_fu_232_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_599 <= {{grp_fu_231_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_603 <= {{grp_fu_233_p2[25:10]}};
        reg_607 <= {{grp_fu_230_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_611 <= {{grp_fu_232_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        sext_ln42_3_reg_1009 <= sext_ln42_3_fu_818_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        sext_ln70_1_reg_989 <= sext_ln70_1_fu_767_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        trunc_ln42_15_reg_1014 <= {{grp_fu_232_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        trunc_ln42_5_reg_984 <= {{grp_fu_231_p2[25:10]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_230_p0 = sext_ln42_5_reg_1019;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_230_p0 = sext_ln42_4_fu_823_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_230_p0 = sext_ln73_2_fu_812_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_230_p0 = sext_ln42_1_fu_772_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_230_p0 = sext_ln42_fu_761_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_230_p0 = sext_ln73_fu_690_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_230_p0 = sext_ln70_2_fu_652_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_230_p0 = sext_ln42_7_fu_632_p1;
        end else begin
            grp_fu_230_p0 = 'bx;
        end
    end else begin
        grp_fu_230_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_230_p1 = 26'd725;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_230_p1 = 26'd67107380;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_230_p1 = 26'd67106603;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_230_p1 = 26'd1544;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_230_p1 = 26'd2092;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_230_p1 = 26'd67107058;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_230_p1 = 26'd269;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_230_p1 = 26'd1386;
        end else begin
            grp_fu_230_p1 = 'bx;
        end
    end else begin
        grp_fu_230_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_231_p0 = sext_ln42_3_reg_1009;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_231_p0 = sext_ln42_2_reg_994;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_231_p0 = sext_ln70_1_reg_989;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_231_p0 = sext_ln73_1_reg_969;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_231_p0 = sext_ln70_reg_954;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_231_p0 = sext_ln70_fu_647_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_231_p0 = sext_ln73_4_fu_621_p1;
        end else begin
            grp_fu_231_p0 = 'bx;
        end
    end else begin
        grp_fu_231_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_231_p1 = 26'd67106122;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_231_p1 = 26'd67106624;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_231_p1 = 26'd458;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_231_p1 = 26'd67106368;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_231_p1 = 26'd303;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_231_p1 = 26'd67107689;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_231_p1 = 26'd67107392;
        end else begin
            grp_fu_231_p1 = 'bx;
        end
    end else begin
        grp_fu_231_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_232_p0 = sext_ln73_3_fu_864_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_232_p0 = sext_ln42_5_fu_829_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_232_p0 = sext_ln42_3_fu_818_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_232_p0 = sext_ln42_2_fu_778_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_232_p0 = sext_ln70_1_fu_767_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_232_p0 = sext_ln73_1_fu_696_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_232_p0 = sext_ln42_6_fu_658_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_232_p0 = sext_ln70_3_fu_627_p1;
        end else begin
            grp_fu_232_p0 = 'bx;
        end
    end else begin
        grp_fu_232_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_232_p1 = 26'd67107017;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_232_p1 = 26'd67106298;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_232_p1 = 26'd830;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_232_p1 = 26'd1879;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_232_p1 = 26'd67107945;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_232_p1 = 26'd67106290;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_232_p1 = 26'd67105862;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_232_p1 = 25'd33554181;
        end else begin
            grp_fu_232_p1 = 'bx;
        end
    end else begin
        grp_fu_232_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_233_p0 = sext_ln73_3_fu_864_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_233_p0 = sext_ln42_4_fu_823_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_233_p0 = sext_ln73_2_fu_812_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_233_p0 = sext_ln42_1_fu_772_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_233_p0 = sext_ln42_fu_761_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_233_p0 = sext_ln73_fu_690_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_233_p0 = sext_ln70_2_fu_652_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_233_p0 = sext_ln73_4_fu_621_p1;
        end else begin
            grp_fu_233_p0 = 'bx;
        end
    end else begin
        grp_fu_233_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_233_p1 = 26'd67107369;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_233_p1 = 26'd67106084;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_233_p1 = 26'd67106743;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_233_p1 = 26'd67106415;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_233_p1 = 26'd1631;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_233_p1 = 26'd1991;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_233_p1 = 26'd786;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_233_p1 = 26'd67107154;
        end else begin
            grp_fu_233_p1 = 'bx;
        end
    end else begin
        grp_fu_233_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to1 == 1'b1) & (ap_start == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln58_113_fu_789_p2 = (grp_fu_615_p2 + add_ln58_fu_783_p2);

assign add_ln58_114_fu_834_p2 = (reg_611 + reg_587);

assign add_ln58_116_fu_840_p2 = (grp_fu_615_p2 + add_ln58_114_fu_834_p2);

assign add_ln58_117_fu_913_p2 = (add_ln58_116_reg_1024 + add_ln58_113_reg_999);

assign add_ln58_118_fu_870_p2 = (trunc_ln42_15_reg_1014 + reg_587);

assign add_ln58_119_fu_881_p2 = (reg_595 + reg_611);

assign add_ln58_120_fu_887_p2 = (add_ln58_119_fu_881_p2 + add_ln58_118_reg_1034);

assign add_ln58_121_fu_739_p2 = (reg_587 + trunc_ln42_25_fu_729_p4);

assign add_ln58_122_fu_666_p2 = (reg_591 + 16'd868);

assign add_ln58_123_fu_672_p2 = (add_ln58_122_fu_666_p2 + reg_583);

assign add_ln58_124_fu_745_p2 = (add_ln58_123_reg_959 + add_ln58_121_fu_739_p2);

assign add_ln58_125_fu_892_p2 = (add_ln58_124_reg_974 + add_ln58_120_fu_887_p2);

assign add_ln58_126_fu_917_p2 = (add_ln58_125_reg_1044 + add_ln58_117_fu_913_p2);

assign add_ln58_127_fu_795_p2 = (reg_599 + reg_591);

assign add_ln58_128_fu_801_p2 = (trunc_ln42_5_reg_984 + reg_607);

assign add_ln58_129_fu_806_p2 = (add_ln58_128_fu_801_p2 + add_ln58_127_fu_795_p2);

assign add_ln58_130_fu_846_p2 = (reg_583 + reg_591);

assign add_ln58_131_fu_852_p2 = (reg_599 + reg_607);

assign add_ln58_132_fu_858_p2 = (add_ln58_131_fu_852_p2 + add_ln58_130_fu_846_p2);

assign add_ln58_133_fu_922_p2 = (add_ln58_132_reg_1029 + add_ln58_129_reg_1004);

assign add_ln58_134_fu_875_p2 = (reg_583 + reg_591);

assign add_ln58_135_fu_897_p2 = (reg_591 + reg_587);

assign add_ln58_136_fu_903_p2 = (add_ln58_135_fu_897_p2 + add_ln58_134_reg_1039);

assign add_ln58_137_fu_750_p2 = (reg_591 + reg_595);

assign add_ln58_138_fu_678_p2 = ($signed(sext_ln42_8_fu_663_p1) + $signed(16'd1515));

assign add_ln58_139_fu_684_p2 = (add_ln58_138_fu_678_p2 + reg_587);

assign add_ln58_140_fu_756_p2 = (add_ln58_139_reg_964 + add_ln58_137_fu_750_p2);

assign add_ln58_141_fu_908_p2 = (add_ln58_140_reg_979 + add_ln58_136_fu_903_p2);

assign add_ln58_142_fu_926_p2 = (add_ln58_141_reg_1049 + add_ln58_133_fu_922_p2);

assign add_ln58_fu_783_p2 = (reg_583 + reg_587);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = (1'b0 == ap_ce);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return_0 = add_ln58_126_fu_917_p2;

assign ap_return_1 = add_ln58_142_fu_926_p2;

assign grp_fu_615_p2 = (reg_595 + reg_603);

assign sext_ln42_1_fu_772_p1 = $signed(ap_port_reg_data_5_val);

assign sext_ln42_2_fu_778_p1 = $signed(ap_port_reg_data_6_val);

assign sext_ln42_3_fu_818_p1 = $signed(ap_port_reg_data_8_val);

assign sext_ln42_4_fu_823_p1 = $signed(ap_port_reg_data_9_val);

assign sext_ln42_5_fu_829_p1 = $signed(ap_port_reg_data_10_val);

assign sext_ln42_6_fu_658_p0 = ap_port_reg_data_13_val;

assign sext_ln42_6_fu_658_p1 = sext_ln42_6_fu_658_p0;

assign sext_ln42_7_fu_632_p0 = data_15_val;

assign sext_ln42_7_fu_632_p1 = sext_ln42_7_fu_632_p0;

assign sext_ln42_8_fu_663_p1 = $signed(trunc_ln42_30_reg_943);

assign sext_ln42_fu_761_p1 = $signed(ap_port_reg_data_3_val);

assign sext_ln70_1_fu_767_p1 = $signed(ap_port_reg_data_4_val);

assign sext_ln70_2_fu_652_p1 = $signed(ap_port_reg_data_12_val);

assign sext_ln70_3_fu_627_p0 = data_15_val;

assign sext_ln70_3_fu_627_p1 = sext_ln70_3_fu_627_p0;

assign sext_ln70_fu_647_p1 = $signed(ap_port_reg_data_0_val);

assign sext_ln73_1_fu_696_p1 = $signed(ap_port_reg_data_2_val);

assign sext_ln73_2_fu_812_p1 = $signed(ap_port_reg_data_7_val);

assign sext_ln73_3_fu_864_p1 = $signed(ap_port_reg_data_11_val);

assign sext_ln73_4_fu_621_p1 = $signed(data_14_val);

assign sext_ln73_5_fu_708_p1 = $signed(tmp_fu_701_p3);

assign sext_ln73_6_fu_719_p1 = $signed(tmp_1_fu_712_p3);

assign sext_ln73_fu_690_p1 = $signed(ap_port_reg_data_1_val);

assign sub_ln73_fu_723_p2 = ($signed(sext_ln73_6_fu_719_p1) - $signed(sext_ln73_5_fu_708_p1));

assign tmp_1_fu_712_p3 = {{data_13_val_read_reg_948}, {5'd0}};

assign tmp_fu_701_p3 = {{data_13_val_read_reg_948}, {9'd0}};

assign trunc_ln42_25_fu_729_p4 = {{sub_ln73_fu_723_p2[25:10]}};

assign trunc_ln42_30_fu_637_p1 = grp_fu_232_p2;

endmodule //encoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
