

================================================================
== Vitis HLS Report for 'kernel_stage0_Pipeline_VITIS_LOOP_34_2'
================================================================
* Date:           Mon Oct 16 16:29:35 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_stage0_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       46|       46|  0.690 us|  0.690 us|   46|   46|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_2  |       44|       44|        22|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%y_pos = alloca i32 1"   --->   Operation 25 'alloca' 'y_pos' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln34_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln34"   --->   Operation 26 'read' 'sext_ln34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln34_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln34_1"   --->   Operation 27 'read' 'sext_ln34_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln34_cast = sext i62 %sext_ln34_read"   --->   Operation 28 'sext' 'sext_ln34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln34_1_cast = sext i62 %sext_ln34_1_read"   --->   Operation 29 'sext' 'sext_ln34_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 301056, void @empty_50, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 301056, void @empty_49, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %y_pos"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_35_3.i"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%c = load i5 %y_pos" [kernel_stage0.cpp:34]   --->   Operation 34 'load' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.63ns)   --->   "%icmp_ln34 = icmp_eq  i5 %c, i5 24" [kernel_stage0.cpp:34]   --->   Operation 35 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln34 = add i5 %c, i5 1" [kernel_stage0.cpp:34]   --->   Operation 36 'add' 'add_ln34' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %VITIS_LOOP_35_3.i.split, void %_Z7SigmoidPfS_Pi.exit.exitStub" [kernel_stage0.cpp:34]   --->   Operation 37 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln34 = store i5 %add_ln34, i5 %y_pos" [kernel_stage0.cpp:34]   --->   Operation 38 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 10.9>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln34_cast" [kernel_stage0.cpp:34]   --->   Operation 39 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (10.9ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [kernel_stage0.cpp:38]   --->   Operation 40 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln34)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 6.62>
ST_3 : Operation 41 [1/1] (0.21ns)   --->   "%xor_ln39 = xor i32 %gmem1_addr_read, i32 2147483648" [kernel_stage0.cpp:39]   --->   Operation 41 'xor' 'xor_ln39' <Predicate = (!icmp_ln34)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln39_1 = bitcast i32 %xor_ln39" [kernel_stage0.cpp:39]   --->   Operation 42 'bitcast' 'bitcast_ln39_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (6.41ns)   --->   "%conv_i = fpext i32 %bitcast_ln39_1" [kernel_stage0.cpp:39]   --->   Operation 43 'fpext' 'conv_i' <Predicate = (!icmp_ln34)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.35>
ST_4 : Operation 44 [6/6] (9.35ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [kernel_stage0.cpp:39]   --->   Operation 44 'dexp' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 9.35> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 5> <II = 1> <Delay = 9.35> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 9.35>
ST_5 : Operation 45 [5/6] (9.35ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [kernel_stage0.cpp:39]   --->   Operation 45 'dexp' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 9.35> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 5> <II = 1> <Delay = 9.35> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 9.35>
ST_6 : Operation 46 [4/6] (9.35ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [kernel_stage0.cpp:39]   --->   Operation 46 'dexp' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 9.35> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 5> <II = 1> <Delay = 9.35> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 9.35>
ST_7 : Operation 47 [3/6] (9.35ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [kernel_stage0.cpp:39]   --->   Operation 47 'dexp' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 9.35> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 5> <II = 1> <Delay = 9.35> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 9.35>
ST_8 : Operation 48 [2/6] (9.35ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [kernel_stage0.cpp:39]   --->   Operation 48 'dexp' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 9.35> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 5> <II = 1> <Delay = 9.35> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 9.35>
ST_9 : Operation 49 [1/6] (9.35ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [kernel_stage0.cpp:39]   --->   Operation 49 'dexp' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 9.35> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 5> <II = 1> <Delay = 9.35> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.50>
ST_10 : Operation 50 [2/2] (8.50ns)   --->   "%add33_i = dadd i64 %tmp, i64 1" [kernel_stage0.cpp:39]   --->   Operation 50 'dadd' 'add33_i' <Predicate = (!icmp_ln34)> <Delay = 8.50> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 8.50> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.50>
ST_11 : Operation 51 [1/2] (8.50ns)   --->   "%add33_i = dadd i64 %tmp, i64 1" [kernel_stage0.cpp:39]   --->   Operation 51 'dadd' 'add33_i' <Predicate = (!icmp_ln34)> <Delay = 8.50> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 8.50> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 9.82>
ST_12 : Operation 52 [9/9] (9.82ns)   --->   "%div_i1 = ddiv i64 1, i64 %add33_i" [kernel_stage0.cpp:39]   --->   Operation 52 'ddiv' 'div_i1' <Predicate = (!icmp_ln34)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 9.82>
ST_13 : Operation 53 [8/9] (9.82ns)   --->   "%div_i1 = ddiv i64 1, i64 %add33_i" [kernel_stage0.cpp:39]   --->   Operation 53 'ddiv' 'div_i1' <Predicate = (!icmp_ln34)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 9.82>
ST_14 : Operation 54 [7/9] (9.82ns)   --->   "%div_i1 = ddiv i64 1, i64 %add33_i" [kernel_stage0.cpp:39]   --->   Operation 54 'ddiv' 'div_i1' <Predicate = (!icmp_ln34)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 9.82>
ST_15 : Operation 55 [6/9] (9.82ns)   --->   "%div_i1 = ddiv i64 1, i64 %add33_i" [kernel_stage0.cpp:39]   --->   Operation 55 'ddiv' 'div_i1' <Predicate = (!icmp_ln34)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 9.82>
ST_16 : Operation 56 [5/9] (9.82ns)   --->   "%div_i1 = ddiv i64 1, i64 %add33_i" [kernel_stage0.cpp:39]   --->   Operation 56 'ddiv' 'div_i1' <Predicate = (!icmp_ln34)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 9.82>
ST_17 : Operation 57 [4/9] (9.82ns)   --->   "%div_i1 = ddiv i64 1, i64 %add33_i" [kernel_stage0.cpp:39]   --->   Operation 57 'ddiv' 'div_i1' <Predicate = (!icmp_ln34)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 9.82>
ST_18 : Operation 58 [3/9] (9.82ns)   --->   "%div_i1 = ddiv i64 1, i64 %add33_i" [kernel_stage0.cpp:39]   --->   Operation 58 'ddiv' 'div_i1' <Predicate = (!icmp_ln34)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 9.82>
ST_19 : Operation 59 [2/9] (9.82ns)   --->   "%div_i1 = ddiv i64 1, i64 %add33_i" [kernel_stage0.cpp:39]   --->   Operation 59 'ddiv' 'div_i1' <Predicate = (!icmp_ln34)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 9.82>
ST_20 : Operation 60 [1/9] (9.82ns)   --->   "%div_i1 = ddiv i64 1, i64 %add33_i" [kernel_stage0.cpp:39]   --->   Operation 60 'ddiv' 'div_i1' <Predicate = (!icmp_ln34)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.60>
ST_21 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 63 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln34_1_cast" [kernel_stage0.cpp:34]   --->   Operation 63 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 64 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 65 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 65 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 66 [1/1] (7.60ns)   --->   "%conv34_i = fptrunc i64 %div_i1" [kernel_stage0.cpp:39]   --->   Operation 66 'fptrunc' 'conv34_i' <Predicate = (!icmp_ln34)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 10.9>
ST_22 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [kernel_stage0.cpp:34]   --->   Operation 67 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i32 %conv34_i" [kernel_stage0.cpp:39]   --->   Operation 68 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 69 [1/1] (10.9ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem2_addr, i32 %bitcast_ln39, i4 15" [kernel_stage0.cpp:39]   --->   Operation 69 'write' 'write_ln39' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln34 = br void %VITIS_LOOP_35_3.i" [kernel_stage0.cpp:34]   --->   Operation 70 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15ns, clock uncertainty: 4.05ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('y_pos') [5]  (0 ns)
	'load' operation ('c', kernel_stage0.cpp:34) on local variable 'y_pos' [15]  (0 ns)
	'add' operation ('add_ln34', kernel_stage0.cpp:34) [23]  (0.707 ns)
	'store' operation ('store_ln34', kernel_stage0.cpp:34) of variable 'add_ln34', kernel_stage0.cpp:34 on local variable 'y_pos' [37]  (0.387 ns)

 <State 2>: 10.9ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr', kernel_stage0.cpp:34) [19]  (0 ns)
	bus read operation ('gmem1_addr_read', kernel_stage0.cpp:38) on port 'gmem1' (kernel_stage0.cpp:38) [27]  (10.9 ns)

 <State 3>: 6.62ns
The critical path consists of the following:
	'xor' operation ('xor_ln39', kernel_stage0.cpp:39) [28]  (0.21 ns)
	'fpext' operation ('conv_i', kernel_stage0.cpp:39) [30]  (6.42 ns)

 <State 4>: 9.36ns
The critical path consists of the following:
	'dexp' operation ('tmp', kernel_stage0.cpp:39) [31]  (9.36 ns)

 <State 5>: 9.36ns
The critical path consists of the following:
	'dexp' operation ('tmp', kernel_stage0.cpp:39) [31]  (9.36 ns)

 <State 6>: 9.36ns
The critical path consists of the following:
	'dexp' operation ('tmp', kernel_stage0.cpp:39) [31]  (9.36 ns)

 <State 7>: 9.36ns
The critical path consists of the following:
	'dexp' operation ('tmp', kernel_stage0.cpp:39) [31]  (9.36 ns)

 <State 8>: 9.36ns
The critical path consists of the following:
	'dexp' operation ('tmp', kernel_stage0.cpp:39) [31]  (9.36 ns)

 <State 9>: 9.36ns
The critical path consists of the following:
	'dexp' operation ('tmp', kernel_stage0.cpp:39) [31]  (9.36 ns)

 <State 10>: 8.51ns
The critical path consists of the following:
	'dadd' operation ('add33_i', kernel_stage0.cpp:39) [32]  (8.51 ns)

 <State 11>: 8.51ns
The critical path consists of the following:
	'dadd' operation ('add33_i', kernel_stage0.cpp:39) [32]  (8.51 ns)

 <State 12>: 9.83ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', kernel_stage0.cpp:39) [33]  (9.83 ns)

 <State 13>: 9.83ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', kernel_stage0.cpp:39) [33]  (9.83 ns)

 <State 14>: 9.83ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', kernel_stage0.cpp:39) [33]  (9.83 ns)

 <State 15>: 9.83ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', kernel_stage0.cpp:39) [33]  (9.83 ns)

 <State 16>: 9.83ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', kernel_stage0.cpp:39) [33]  (9.83 ns)

 <State 17>: 9.83ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', kernel_stage0.cpp:39) [33]  (9.83 ns)

 <State 18>: 9.83ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', kernel_stage0.cpp:39) [33]  (9.83 ns)

 <State 19>: 9.83ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', kernel_stage0.cpp:39) [33]  (9.83 ns)

 <State 20>: 9.83ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', kernel_stage0.cpp:39) [33]  (9.83 ns)

 <State 21>: 7.61ns
The critical path consists of the following:
	'fptrunc' operation ('conv34_i', kernel_stage0.cpp:39) [34]  (7.61 ns)

 <State 22>: 10.9ns
The critical path consists of the following:
	bus write operation ('write_ln39', kernel_stage0.cpp:39) on port 'gmem2' (kernel_stage0.cpp:39) [36]  (10.9 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
