<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>STM8S/A Standard Peripherals Firmware Library: stm8s.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body><script language="javascript">
if (window.name != "content")
    document.write("<center><a href='index.html?page=stm8s_8h_source.html'>show framing</a></center>")
</script>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM8S/A Standard Peripherals Firmware Library
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.5.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_99fee8dcdd0167cb7ca79288e08b10f1.html">STM8S_StdPeriph_Lib_V2.3.0</a>      </li>
      <li class="navelem"><a class="el" href="dir_f5da7e899866e3fe224c5708fd2dd723.html">Libraries</a>      </li>
      <li class="navelem"><a class="el" href="dir_c53ce1dacb9f624efb36b49d8509ea3b.html">STM8S_StdPeriph_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_338cbeacb321cf9a50f1e40f97b7efbb.html">inc</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">stm8s.h</div>  </div>
</div>
<div class="contents">
<a href="stm8s_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**</span>
<a name="l00002"></a>00002 <span class="comment">  ******************************************************************************</span>
<a name="l00003"></a>00003 <span class="comment">  * @file    stm8s.h</span>
<a name="l00004"></a>00004 <span class="comment">  * @author  MCD Application Team</span>
<a name="l00005"></a>00005 <span class="comment">  * @version V2.3.0</span>
<a name="l00006"></a>00006 <span class="comment">  * @date    16-June-2017</span>
<a name="l00007"></a>00007 <span class="comment">  * @brief   This file contains all HW registers definitions and memory mapping.</span>
<a name="l00008"></a>00008 <span class="comment">   ******************************************************************************</span>
<a name="l00009"></a>00009 <span class="comment">  * @attention</span>
<a name="l00010"></a>00010 <span class="comment">  *</span>
<a name="l00011"></a>00011 <span class="comment">  * &lt;h2&gt;&lt;center&gt;&amp;copy; COPYRIGHT 2014 STMicroelectronics&lt;/center&gt;&lt;/h2&gt;</span>
<a name="l00012"></a>00012 <span class="comment">  *</span>
<a name="l00013"></a>00013 <span class="comment">  * Licensed under MCD-ST Liberty SW License Agreement V2, (the &quot;License&quot;);</span>
<a name="l00014"></a>00014 <span class="comment">  * You may not use this file except in compliance with the License.</span>
<a name="l00015"></a>00015 <span class="comment">  * You may obtain a copy of the License at:</span>
<a name="l00016"></a>00016 <span class="comment">  *</span>
<a name="l00017"></a>00017 <span class="comment">  *        http://www.st.com/software_license_agreement_liberty_v2</span>
<a name="l00018"></a>00018 <span class="comment">  *</span>
<a name="l00019"></a>00019 <span class="comment">  * Unless required by applicable law or agreed to in writing, software </span>
<a name="l00020"></a>00020 <span class="comment">  * distributed under the License is distributed on an &quot;AS IS&quot; BASIS, </span>
<a name="l00021"></a>00021 <span class="comment">  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<a name="l00022"></a>00022 <span class="comment">  * See the License for the specific language governing permissions and</span>
<a name="l00023"></a>00023 <span class="comment">  * limitations under the License.</span>
<a name="l00024"></a>00024 <span class="comment">  *</span>
<a name="l00025"></a>00025 <span class="comment">  ******************************************************************************</span>
<a name="l00026"></a>00026 <span class="comment">  */</span>
<a name="l00027"></a>00027 
<a name="l00028"></a>00028 <span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span>
<a name="l00029"></a>00029 <span class="preprocessor">#ifndef __STM8S_H</span>
<a name="l00030"></a>00030 <span class="preprocessor"></span><span class="preprocessor">#define __STM8S_H</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00032"></a>00032 <span class="comment">/** @addtogroup STM8S_StdPeriph_Driver</span>
<a name="l00033"></a>00033 <span class="comment">  * @{</span>
<a name="l00034"></a>00034 <span class="comment">  */</span>
<a name="l00035"></a>00035   
<a name="l00036"></a>00036 <span class="comment">/* Uncomment the line below according to the target STM8S or STM8A device used in your</span>
<a name="l00037"></a>00037 <span class="comment">   application. */</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039  <span class="comment">/* #define STM8S208 */</span>      <span class="comment">/*!&lt; STM8S High density devices with CAN */</span>
<a name="l00040"></a>00040  <span class="comment">/* #define STM8S207 */</span>      <span class="comment">/*!&lt; STM8S High density devices without CAN */</span>
<a name="l00041"></a>00041  <span class="comment">/* #define STM8S007 */</span>      <span class="comment">/*!&lt; STM8S Value Line High density devices */</span>
<a name="l00042"></a>00042  <span class="comment">/* #define STM8AF52Ax */</span>    <span class="comment">/*!&lt; STM8A High density devices with CAN */</span>
<a name="l00043"></a>00043  <span class="comment">/* #define STM8AF62Ax */</span>    <span class="comment">/*!&lt; STM8A High density devices without CAN */</span>
<a name="l00044"></a>00044  <span class="comment">/* #define STM8S105 */</span>      <span class="comment">/*!&lt; STM8S Medium density devices */</span>
<a name="l00045"></a>00045  <span class="comment">/* #define STM8S005 */</span>      <span class="comment">/*!&lt; STM8S Value Line Medium density devices */</span>
<a name="l00046"></a>00046  <span class="comment">/* #define STM8AF626x */</span>    <span class="comment">/*!&lt; STM8A Medium density devices */</span>
<a name="l00047"></a>00047  <span class="comment">/* #define STM8AF622x */</span>    <span class="comment">/*!&lt; STM8A Low density devices */</span>
<a name="l00048"></a>00048  <span class="comment">/* #define STM8S103 */</span>      <span class="comment">/*!&lt; STM8S Low density devices */</span>
<a name="l00049"></a>00049  <span class="comment">/* #define STM8S003 */</span>      <span class="comment">/*!&lt; STM8S Value Line Low density devices */</span>
<a name="l00050"></a>00050  <span class="comment">/* #define STM8S903 */</span>      <span class="comment">/*!&lt; STM8S Low density devices */</span>
<a name="l00051"></a>00051  <span class="comment">/* #define STM8S001 */</span>      <span class="comment">/*!&lt; STM8S Value Line Low denisty devices */</span>
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 <span class="comment">/*   Tip: To avoid modifying this file each time you need to switch between these</span>
<a name="l00054"></a>00054 <span class="comment">        devices, you can define the device in your toolchain compiler preprocessor. </span>
<a name="l00055"></a>00055 <span class="comment"></span>
<a name="l00056"></a>00056 <span class="comment">  - High-Density STM8A devices are the STM8AF52xx STM8AF6269/8x/Ax,</span>
<a name="l00057"></a>00057 <span class="comment">    STM8AF51xx, and STM8AF6169/7x/8x/9x/Ax microcontrollers where the Flash memory</span>
<a name="l00058"></a>00058 <span class="comment">    density ranges between 32 to 128 Kbytes</span>
<a name="l00059"></a>00059 <span class="comment">  - Medium-Density STM8A devices are the STM8AF622x/4x, STM8AF6266/68,</span>
<a name="l00060"></a>00060 <span class="comment">    STM8AF612x/4x, and STM8AF6166/68 microcontrollers where the Flash memory </span>
<a name="l00061"></a>00061 <span class="comment">    density ranges between 8 to 32 Kbytes</span>
<a name="l00062"></a>00062 <span class="comment">  - High-Density STM8S devices are the STM8S207xx, STM8S007 and STM8S208xx microcontrollers</span>
<a name="l00063"></a>00063 <span class="comment">    where the Flash memory density ranges between 32 to 128 Kbytes.</span>
<a name="l00064"></a>00064 <span class="comment">  - Medium-Density STM8S devices are the STM8S105x and STM8S005 microcontrollers</span>
<a name="l00065"></a>00065 <span class="comment">    where the Flash memory density ranges between 16 to 32-Kbytes.</span>
<a name="l00066"></a>00066 <span class="comment">  - Low-Density STM8A devices are the STM8AF622x microcontrollers where the Flash</span>
<a name="l00067"></a>00067 <span class="comment">    density is 8 Kbytes. </span>
<a name="l00068"></a>00068 <span class="comment">  - Low-Density STM8S devices are the STM8S103xx, STM8S003, STM8S903xx and STM8S001 microcontrollers</span>
<a name="l00069"></a>00069 <span class="comment">    where the Flash density is 8 Kbytes. */</span>
<a name="l00070"></a>00070 
<a name="l00071"></a>00071 <span class="preprocessor">#if !defined (STM8S208) &amp;&amp; !defined (STM8S207) &amp;&amp; !defined (STM8S105) &amp;&amp; \</span>
<a name="l00072"></a>00072 <span class="preprocessor">    !defined (STM8S103) &amp;&amp; !defined (STM8S903) &amp;&amp; !defined (STM8AF52Ax) &amp;&amp; \</span>
<a name="l00073"></a>00073 <span class="preprocessor">    !defined (STM8AF62Ax) &amp;&amp; !defined (STM8AF626x) &amp;&amp; !defined (STM8S007) &amp;&amp; \</span>
<a name="l00074"></a>00074 <span class="preprocessor">    !defined (STM8S003)&amp;&amp; !defined (STM8S005) &amp;&amp; !defined(STM8S001) &amp;&amp; !defined (STM8AF622x) </span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="preprocessor"> #error &quot;Please select first the target STM8S/A device used in your application (in stm8s.h file)&quot;</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span>
<a name="l00078"></a>00078 <span class="comment">/******************************************************************************/</span>
<a name="l00079"></a>00079 <span class="comment">/*                   Library configuration section                            */</span>
<a name="l00080"></a>00080 <span class="comment">/******************************************************************************/</span>
<a name="l00081"></a>00081 <span class="comment">/* Check the used compiler */</span>
<a name="l00082"></a>00082 <span class="preprocessor">#if defined(__CSMC__)</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor"> #define _COSMIC_</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">#elif defined(__RCST7__)</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor"> #define _RAISONANCE_</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#elif defined(__ICCSTM8__)</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor"> #define _IAR_</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor"> #error &quot;Unsupported Compiler!&quot;          </span><span class="comment">/* Compiler defines not found */</span>
<a name="l00090"></a>00090 <span class="preprocessor">#endif</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span>
<a name="l00092"></a>00092 <span class="preprocessor">#if !defined  USE_STDPERIPH_DRIVER</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="comment">/* Comment the line below if you will not use the peripherals drivers.</span>
<a name="l00094"></a>00094 <span class="comment">   In this case, these drivers will not be included and the application code will be</span>
<a name="l00095"></a>00095 <span class="comment">   based on direct access to peripherals registers */</span>
<a name="l00096"></a><a class="code" href="group__stm8s__stdperiph__driver.html#gaca81a6c87370480adbdaa6083efd243d">00096</a> <span class="preprocessor"> #define USE_STDPERIPH_DRIVER</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00099"></a>00099 <span class="comment">/**</span>
<a name="l00100"></a>00100 <span class="comment">  * @brief  In the following line adjust the value of External High Speed oscillator (HSE)</span>
<a name="l00101"></a>00101 <span class="comment">   used in your application</span>
<a name="l00102"></a>00102 <span class="comment"></span>
<a name="l00103"></a>00103 <span class="comment">   Tip: To avoid modifying this file each time you need to use different HSE, you</span>
<a name="l00104"></a>00104 <span class="comment">        can define the HSE value in your toolchain compiler preprocessor.</span>
<a name="l00105"></a>00105 <span class="comment">  */</span>
<a name="l00106"></a>00106 <span class="preprocessor">#if !defined  HSE_Value</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor"> #if defined (STM8S208) || defined (STM8S207) || defined (STM8S007) || defined (STM8AF52Ax) || \</span>
<a name="l00108"></a>00108 <span class="preprocessor">     defined (STM8AF62Ax) || defined (STM8AF622x)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">  #define HSE_VALUE ((uint32_t)24000000) </span><span class="comment">/* Value of the External oscillator in Hz*/</span>
<a name="l00110"></a>00110 <span class="preprocessor"> #else</span>
<a name="l00111"></a><a class="code" href="group__stm8s__stdperiph__driver.html#gaeafcff4f57440c60e64812dddd13e7cb">00111</a> <span class="preprocessor"></span><span class="preprocessor">  #define HSE_VALUE ((uint32_t)16000000) </span><span class="comment">/* Value of the External oscillator in Hz*/</span>
<a name="l00112"></a>00112 <span class="preprocessor"> #endif </span><span class="comment">/* STM8S208 || STM8S207 || STM8S007 || STM8AF62Ax || STM8AF52Ax || STM8AF622x */</span>
<a name="l00113"></a>00113 <span class="preprocessor">#endif </span><span class="comment">/* HSE_Value */</span>
<a name="l00114"></a>00114 <span class="comment"></span>
<a name="l00115"></a>00115 <span class="comment">/**</span>
<a name="l00116"></a>00116 <span class="comment">  * @brief  Definition of Device on-chip RC oscillator frequencies</span>
<a name="l00117"></a>00117 <span class="comment">  */</span>
<a name="l00118"></a><a class="code" href="group__stm8s__stdperiph__driver.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">00118</a> <span class="preprocessor">#define HSI_VALUE   ((uint32_t)16000000) </span><span class="comment">/*!&lt; Typical Value of the HSI in Hz */</span>
<a name="l00119"></a><a class="code" href="group__stm8s__stdperiph__driver.html#ga4872023e65449c0506aac3ea6bec99e9">00119</a> <span class="preprocessor">#define LSI_VALUE   ((uint32_t)128000)   </span><span class="comment">/*!&lt; Typical Value of the LSI in Hz */</span>
<a name="l00120"></a>00120 
<a name="l00121"></a>00121 <span class="preprocessor">#ifdef _COSMIC_</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor"> #define FAR  @far</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor"> #define NEAR @near</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor"> #define TINY @tiny</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor"> #define EEPROM @eeprom</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor"> #define CONST  const</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#elif defined (_RAISONANCE_) </span><span class="comment">/* __RCST7__ */</span>
<a name="l00128"></a>00128 <span class="preprocessor"> #define FAR  far</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor"> #define NEAR data</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor"> #define TINY page0</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor"> #define EEPROM eeprom</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor"> #define CONST  code</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor"> #if defined (STM8S208) || defined (STM8S207) || defined (STM8S007) || defined (STM8AF52Ax) || \</span>
<a name="l00134"></a>00134 <span class="preprocessor">     defined (STM8AF62Ax)</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="comment">   /*!&lt; Used with memory Models for code higher than 64K */</span>
<a name="l00136"></a>00136 <span class="preprocessor">  #define MEMCPY fmemcpy</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor"> #else </span><span class="comment">/* STM8S903, STM8S103, STM8S001, STM8S003, STM8S105, STM8AF626x, STM8AF622x */</span>
<a name="l00138"></a>00138 <span class="comment">  /*!&lt; Used with memory Models for code less than 64K */</span>
<a name="l00139"></a>00139 <span class="preprocessor">  #define MEMCPY memcpy</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor"> #endif </span><span class="comment">/* STM8S208 or STM8S207 or STM8S007 or STM8AF62Ax or STM8AF52Ax */</span> 
<a name="l00141"></a>00141 <span class="preprocessor">#else </span><span class="comment">/*_IAR_*/</span>
<a name="l00142"></a><a class="code" href="group__stm8s__stdperiph__driver.html#gaef060b3456fdcc093a7210a762d5f2ed">00142</a> <span class="preprocessor"> #define FAR  __far</span>
<a name="l00143"></a><a class="code" href="group__stm8s__stdperiph__driver.html#ga8d0baede67fec569c56e8394694570b4">00143</a> <span class="preprocessor"></span><span class="preprocessor"> #define NEAR __near</span>
<a name="l00144"></a><a class="code" href="group__stm8s__stdperiph__driver.html#gacf1c38f71f39386356edb151a131ad11">00144</a> <span class="preprocessor"></span><span class="preprocessor"> #define TINY __tiny</span>
<a name="l00145"></a><a class="code" href="group__stm8s__stdperiph__driver.html#ga3f5ebf97c07a164113b82053ed2b5ebe">00145</a> <span class="preprocessor"></span><span class="preprocessor"> #define EEPROM __eeprom</span>
<a name="l00146"></a><a class="code" href="group__stm8s__stdperiph__driver.html#ga0c33b494a68ce28497e7ce8e5e95feff">00146</a> <span class="preprocessor"></span><span class="preprocessor"> #define CONST  const</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* __CSMC__ */</span>
<a name="l00148"></a>00148 
<a name="l00149"></a>00149 <span class="comment">/* For FLASH routines, select whether pointer will be declared as near (2 bytes,</span>
<a name="l00150"></a>00150 <span class="comment">   to handle code smaller than 64KB) or far (3 bytes, to handle code larger </span>
<a name="l00151"></a>00151 <span class="comment">   than 64K) */</span>
<a name="l00152"></a>00152 
<a name="l00153"></a>00153 <span class="preprocessor">#if defined (STM8S105) || defined (STM8S005) || defined (STM8S103) || defined (STM8S003) || \</span>
<a name="l00154"></a>00154 <span class="preprocessor">    defined (STM8S001) || defined (STM8S903) || defined (STM8AF626x) || defined (STM8AF622x)</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="comment">/*!&lt; Used with memory Models for code smaller than 64K */</span>
<a name="l00156"></a>00156 <span class="preprocessor"> #define PointerAttr NEAR</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor"> #define MemoryAddressCast uint16_t</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#else </span><span class="comment">/* STM8S208 or STM8S207 or STM8AF62Ax or STM8AF52Ax */</span>
<a name="l00159"></a>00159 <span class="comment">/*!&lt; Used with memory Models for code higher than 64K */</span>
<a name="l00160"></a><a class="code" href="group__stm8s__stdperiph__driver.html#ga1e44c0b03b9a8fa8fca626d23bd66851">00160</a> <span class="preprocessor"> #define PointerAttr FAR</span>
<a name="l00161"></a><a class="code" href="group__stm8s__stdperiph__driver.html#ga28ff3e784e008f7e7c75cd51df83920d">00161</a> <span class="preprocessor"></span><span class="preprocessor"> #define MemoryAddressCast uint32_t</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM8S105 or STM8S103 or STM8S003 or STM8S001 or STM8S903 or STM8AF626x or STM8AF622x */</span>
<a name="l00163"></a>00163 
<a name="l00164"></a>00164 <span class="comment">/* Uncomment the line below to enable the FLASH functions execution from RAM */</span>
<a name="l00165"></a>00165 <span class="preprocessor">#if !defined (RAM_EXECUTION)</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="comment">/* #define RAM_EXECUTION  (1) */</span>
<a name="l00167"></a>00167 <span class="preprocessor">#endif </span><span class="comment">/* RAM_EXECUTION */</span>
<a name="l00168"></a>00168 
<a name="l00169"></a>00169 <span class="preprocessor">#ifdef RAM_EXECUTION</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor"> #ifdef _COSMIC_</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">   #define IN_RAM(a) a</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor"> #elif defined (_RAISONANCE_) </span><span class="comment">/* __RCST7__ */</span>
<a name="l00173"></a>00173 <span class="preprocessor">   #define IN_RAM(a) a inram</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor"> #else </span><span class="comment">/*_IAR_*/</span>
<a name="l00175"></a>00175 <span class="preprocessor">  #define IN_RAM(a) __ramfunc a</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor"> #endif </span><span class="comment">/* _COSMIC_ */</span>
<a name="l00177"></a>00177 <span class="preprocessor">#else </span>
<a name="l00178"></a><a class="code" href="group__stm8s__stdperiph__driver.html#ga5a8b983714e65a70c5a6ecf965068654">00178</a> <span class="preprocessor"></span><span class="preprocessor">  #define IN_RAM(a) a</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* RAM_EXECUTION */</span>
<a name="l00180"></a>00180 <span class="comment"></span>
<a name="l00181"></a>00181 <span class="comment">/*!&lt; [31:16] STM8S Standard Peripheral Library main version V2.3.0*/</span>
<a name="l00182"></a><a class="code" href="group__stm8s__stdperiph__driver.html#gac6f2234d99cbed89c65fb5eff8c130de">00182</a> <span class="preprocessor">#define __STM8S_STDPERIPH_VERSION_MAIN   ((uint8_t)0x02) </span><span class="comment">/*!&lt; [31:24] main version */</span>                                  
<a name="l00183"></a><a class="code" href="group__stm8s__stdperiph__driver.html#gad1c9f9d582485ffb16ee62e6ea8b5a94">00183</a> <span class="preprocessor">#define __STM8S_STDPERIPH_VERSION_SUB1   ((uint8_t)0x03) </span><span class="comment">/*!&lt; [23:16] sub1 version */</span>
<a name="l00184"></a><a class="code" href="group__stm8s__stdperiph__driver.html#ga0a3d83899e9c88b8e769de4563fd08a4">00184</a> <span class="preprocessor">#define __STM8S_STDPERIPH_VERSION_SUB2   ((uint8_t)0x00) </span><span class="comment">/*!&lt; [15:8]  sub2 version */</span>
<a name="l00185"></a><a class="code" href="group__stm8s__stdperiph__driver.html#gac7403da76720c36ed9e19abc1e7df541">00185</a> <span class="preprocessor">#define __STM8S_STDPERIPH_VERSION_RC     ((uint8_t)0x00) </span><span class="comment">/*!&lt; [7:0]  release candidate */</span> 
<a name="l00186"></a><a class="code" href="group__stm8s__stdperiph__driver.html#ga550bf7caf1e282a4c9ffd62defd7ca10">00186</a> <span class="preprocessor">#define __STM8S_STDPERIPH_VERSION       ( (__STM8S_STDPERIPH_VERSION_MAIN &lt;&lt; 24)\</span>
<a name="l00187"></a>00187 <span class="preprocessor">                                          |(__STM8S_STDPERIPH_VERSION_SUB1 &lt;&lt; 16)\</span>
<a name="l00188"></a>00188 <span class="preprocessor">                                          |(__STM8S_STDPERIPH_VERSION_SUB2 &lt;&lt; 8)\</span>
<a name="l00189"></a>00189 <span class="preprocessor">                                          |(__STM8S_STDPERIPH_VERSION_RC))</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span>
<a name="l00191"></a>00191 <span class="comment">/******************************************************************************/</span>
<a name="l00192"></a>00192 
<a name="l00193"></a>00193 <span class="comment">/* Includes ------------------------------------------------------------------*/</span>
<a name="l00194"></a>00194 
<a name="l00195"></a>00195 <span class="comment">/* Exported types and constants ----------------------------------------------*/</span>
<a name="l00196"></a>00196 <span class="comment"></span>
<a name="l00197"></a>00197 <span class="comment">/** @addtogroup Exported_types</span>
<a name="l00198"></a>00198 <span class="comment">  * @{</span>
<a name="l00199"></a>00199 <span class="comment">  */</span>
<a name="l00200"></a>00200 <span class="comment"></span>
<a name="l00201"></a>00201 <span class="comment">/**</span>
<a name="l00202"></a>00202 <span class="comment"> * IO definitions</span>
<a name="l00203"></a>00203 <span class="comment"> *</span>
<a name="l00204"></a>00204 <span class="comment"> * define access restrictions to peripheral registers</span>
<a name="l00205"></a>00205 <span class="comment"> */</span>
<a name="l00206"></a><a class="code" href="group__exported__types.html#gaf63697ed9952cc71e1225efe205f6cd3">00206</a> <span class="preprocessor">#define     __I     volatile const   </span><span class="comment">/*!&lt; defines &#39;read only&#39; permissions     */</span>
<a name="l00207"></a><a class="code" href="group__exported__types.html#ga7e25d9380f9ef903923964322e71f2f6">00207</a> <span class="preprocessor">#define     __O     volatile         </span><span class="comment">/*!&lt; defines &#39;write only&#39; permissions    */</span>
<a name="l00208"></a><a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">00208</a> <span class="preprocessor">#define     __IO    volatile         </span><span class="comment">/*!&lt; defines &#39;read / write&#39; permissions  */</span>
<a name="l00209"></a>00209 <span class="comment"></span>
<a name="l00210"></a>00210 <span class="comment">/*!&lt; Signed integer types  */</span>
<a name="l00211"></a><a class="code" href="group__exported__types.html#gaef44329758059c91c76d334e8fc09700">00211</a> <span class="keyword">typedef</span>   <span class="keywordtype">signed</span> <span class="keywordtype">char</span>     <a class="code" href="group__exported__types.html#gaef44329758059c91c76d334e8fc09700">int8_t</a>;
<a name="l00212"></a><a class="code" href="group__exported__types.html#ga269259c924dce846340ddbb810db2e3c">00212</a> <span class="keyword">typedef</span>   <span class="keywordtype">signed</span> <span class="keywordtype">short</span>    <a class="code" href="group__exported__types.html#ga269259c924dce846340ddbb810db2e3c">int16_t</a>;
<a name="l00213"></a>00213 <span class="keyword">typedef</span>   <span class="keywordtype">signed</span> <span class="keywordtype">long</span>     <a class="code" href="group__exported__types.html#ga2ba621978a511250f7250fb10e05ffbe">int32_t</a>;
<a name="l00214"></a>00214 <span class="comment"></span>
<a name="l00215"></a><a class="code" href="group__exported__types.html#ga2ba621978a511250f7250fb10e05ffbe">00215</a> <span class="comment">/*!&lt; Unsigned integer types  */</span>
<a name="l00216"></a><a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">00216</a> <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>     <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>;
<a name="l00217"></a><a class="code" href="group__exported__types.html#ga273cf69d639a59973b6019625df33e30">00217</a> <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span>    <a class="code" href="group__exported__types.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a>;
<a name="l00218"></a>00218 <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>     <a class="code" href="group__exported__types.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>;
<a name="l00219"></a>00219 <span class="comment"></span>
<a name="l00220"></a><a class="code" href="group__exported__types.html#ga06896e8c53f721507066c079052171f8">00220</a> <span class="comment">/*!&lt; STM8 Standard Peripheral Library old types (maintained for legacy purpose) */</span>
<a name="l00221"></a>00221 
<a name="l00222"></a><a class="code" href="group__exported__types.html#gae9b1af5c037e57a98884758875d3a7c4">00222</a> <span class="keyword">typedef</span> <a class="code" href="group__exported__types.html#ga2ba621978a511250f7250fb10e05ffbe">int32_t</a>  <a class="code" href="group__exported__types.html#gae9b1af5c037e57a98884758875d3a7c4">s32</a>;
<a name="l00223"></a><a class="code" href="group__exported__types.html#gaa980e2c02ba2305e0f489d5650655425">00223</a> <span class="keyword">typedef</span> <a class="code" href="group__exported__types.html#ga269259c924dce846340ddbb810db2e3c">int16_t</a> <a class="code" href="group__exported__types.html#gaa980e2c02ba2305e0f489d5650655425">s16</a>;
<a name="l00224"></a><a class="code" href="group__exported__types.html#ga9e382f207c65ca13ab4ae98363aeda80">00224</a> <span class="keyword">typedef</span> <a class="code" href="group__exported__types.html#gaef44329758059c91c76d334e8fc09700">int8_t</a>  <a class="code" href="group__exported__types.html#ga9e382f207c65ca13ab4ae98363aeda80">s8</a>;
<a name="l00225"></a>00225 
<a name="l00226"></a><a class="code" href="group__exported__types.html#gafaa62991928fb9fb18ff0db62a040aba">00226</a> <span class="keyword">typedef</span> <a class="code" href="group__exported__types.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="group__exported__types.html#gafaa62991928fb9fb18ff0db62a040aba">u32</a>;
<a name="l00227"></a><a class="code" href="group__exported__types.html#gace9d960e74685e2cd84b36132dbbf8aa">00227</a> <span class="keyword">typedef</span> <a class="code" href="group__exported__types.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="group__exported__types.html#gace9d960e74685e2cd84b36132dbbf8aa">u16</a>;
<a name="l00228"></a><a class="code" href="group__exported__types.html#ga92c50087ca0e64fa93fc59402c55f8ca">00228</a> <span class="keyword">typedef</span> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>  <a class="code" href="group__exported__types.html#ga92c50087ca0e64fa93fc59402c55f8ca">u8</a>;
<a name="l00229"></a>00229 
<a name="l00230"></a>00230 
<a name="l00231"></a><a class="code" href="group__exported__types.html#ggaf6a258d8f3ee5206d682d799316314b1aa82764c3079aea4e60c80e45befbb839">00231</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> {<a class="code" href="group__exported__types.html#ggaf6a258d8f3ee5206d682d799316314b1aa1e095cc966dbecf6a0d8aad75348d1a">FALSE</a> = 0, <a class="code" href="group__exported__types.html#ggaf6a258d8f3ee5206d682d799316314b1aa82764c3079aea4e60c80e45befbb839">TRUE</a> = !<a class="code" href="group__exported__types.html#ggaf6a258d8f3ee5206d682d799316314b1aa1e095cc966dbecf6a0d8aad75348d1a">FALSE</a>} <a class="code" href="group__exported__types.html#gaf6a258d8f3ee5206d682d799316314b1">bool</a>;
<a name="l00232"></a>00232 
<a name="l00233"></a><a class="code" href="group__exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">00233</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> {<a class="code" href="group__exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a> = 0, <a class="code" href="group__exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a> = !<a class="code" href="group__exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>} <a class="code" href="group__exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>, <a class="code" href="group__exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a>, <a class="code" href="group__exported__types.html#ga04ee02f9c719b516cec031c8c999cb3a">BitStatus</a>, <a class="code" href="group__exported__types.html#ga8b5add04651ca58028311f0ac0d56bea">BitAction</a>;
<a name="l00234"></a>00234 
<a name="l00235"></a><a class="code" href="group__exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">00235</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> {<a class="code" href="group__exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a> = 0, <a class="code" href="group__exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a> = !<a class="code" href="group__exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>} <a class="code" href="group__exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>;
<a name="l00236"></a><a class="code" href="group__exported__types.html#gafda1b4aabfd993b1e9e0945008fe00a8">00236</a> <span class="preprocessor">#define IS_FUNCTIONALSTATE_OK(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span>
<a name="l00238"></a><a class="code" href="group__exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">00238</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> {<a class="code" href="group__exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a> = 0, <a class="code" href="group__exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a> = !<a class="code" href="group__exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a>} <a class="code" href="group__exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a>;
<a name="l00239"></a>00239 
<a name="l00240"></a><a class="code" href="group__exported__types.html#ga1187e707402ca2fca73f06f7beb1e631">00240</a> <span class="preprocessor">#define U8_MAX     (255)</span>
<a name="l00241"></a><a class="code" href="group__exported__types.html#ga8a167751446b89f3e5b3ea99cdc2d4ba">00241</a> <span class="preprocessor"></span><span class="preprocessor">#define S8_MAX     (127)</span>
<a name="l00242"></a><a class="code" href="group__exported__types.html#ga365d111fbf927226b21ba4a0452b8840">00242</a> <span class="preprocessor"></span><span class="preprocessor">#define S8_MIN     (-128)</span>
<a name="l00243"></a><a class="code" href="group__exported__types.html#gac580728e242e90fe3082dc7fe45ec6c9">00243</a> <span class="preprocessor"></span><span class="preprocessor">#define U16_MAX    (65535u)</span>
<a name="l00244"></a><a class="code" href="group__exported__types.html#ga0d07bb025f7bc9920aab710742473092">00244</a> <span class="preprocessor"></span><span class="preprocessor">#define S16_MAX    (32767)</span>
<a name="l00245"></a><a class="code" href="group__exported__types.html#ga361c4570b9b7e393dfe4d5c617ba2059">00245</a> <span class="preprocessor"></span><span class="preprocessor">#define S16_MIN    (-32768)</span>
<a name="l00246"></a><a class="code" href="group__exported__types.html#ga4028a1a55fd7b907a44c48d5ca42d6a6">00246</a> <span class="preprocessor"></span><span class="preprocessor">#define U32_MAX    (4294967295uL)</span>
<a name="l00247"></a><a class="code" href="group__exported__types.html#ga7fef350f849a0cf0b785b7c4acfb3331">00247</a> <span class="preprocessor"></span><span class="preprocessor">#define S32_MAX    (2147483647)</span>
<a name="l00248"></a><a class="code" href="group__exported__types.html#ga95f2d9ec797e08f3556033649aea51b3">00248</a> <span class="preprocessor"></span><span class="preprocessor">#define S32_MIN    (-2147483648uL)</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00250"></a>00250 <span class="comment">/**</span>
<a name="l00251"></a>00251 <span class="comment">  * @}</span>
<a name="l00252"></a>00252 <span class="comment">  */</span>
<a name="l00253"></a>00253   <span class="comment"></span>
<a name="l00254"></a>00254 <span class="comment">/** @addtogroup MAP_FILE_Exported_Types_and_Constants</span>
<a name="l00255"></a>00255 <span class="comment">  * @{</span>
<a name="l00256"></a>00256 <span class="comment">  */</span>
<a name="l00257"></a>00257 
<a name="l00258"></a>00258 <span class="comment">/******************************************************************************/</span>
<a name="l00259"></a>00259 <span class="comment">/*                          IP registers structures                           */</span>
<a name="l00260"></a>00260 <span class="comment">/******************************************************************************/</span>
<a name="l00261"></a>00261 <span class="comment"></span>
<a name="l00262"></a>00262 <span class="comment">/**</span>
<a name="l00263"></a>00263 <span class="comment">  * @brief  General Purpose I/Os (GPIO)</span>
<a name="l00264"></a>00264 <span class="comment">  */</span>
<a name="l00265"></a><a class="code" href="structgpio__struct.html">00265</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structgpio__struct.html" title="General Purpose I/Os (GPIO)">GPIO_struct</a>
<a name="l00266"></a>00266 {
<a name="l00267"></a><a class="code" href="structgpio__struct.html#ac5ce09a6bead990157cb2b5263f2447a">00267</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structgpio__struct.html#ac5ce09a6bead990157cb2b5263f2447a">ODR</a>; <span class="comment">/*!&lt; Output Data Register */</span>
<a name="l00268"></a><a class="code" href="structgpio__struct.html#a6d7f9a1d6c4dfd5bb6a3d6659ec56b95">00268</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structgpio__struct.html#a6d7f9a1d6c4dfd5bb6a3d6659ec56b95">IDR</a>; <span class="comment">/*!&lt; Input Data Register */</span>
<a name="l00269"></a><a class="code" href="structgpio__struct.html#a3b8bf660f90f37b0ceee431c338accac">00269</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structgpio__struct.html#a3b8bf660f90f37b0ceee431c338accac">DDR</a>; <span class="comment">/*!&lt; Data Direction Register */</span>
<a name="l00270"></a><a class="code" href="structgpio__struct.html#af2fdbff26c5ea5d5d5cf69e2b9d1919d">00270</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structgpio__struct.html#af2fdbff26c5ea5d5d5cf69e2b9d1919d">CR1</a>; <span class="comment">/*!&lt; Configuration Register 1 */</span>
<a name="l00271"></a><a class="code" href="structgpio__struct.html#a5e6bece30021193fc53c2228255e4385">00271</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structgpio__struct.html#a5e6bece30021193fc53c2228255e4385">CR2</a>; <span class="comment">/*!&lt; Configuration Register 2 */</span>
<a name="l00272"></a>00272 }
<a name="l00273"></a>00273 <a class="code" href="group__map__file__exported__types__and__constants.html#ga8277d95baa63b2c9b99ee6e24c1cf054" title="General Purpose I/Os (GPIO)">GPIO_TypeDef</a>;
<a name="l00274"></a>00274 <span class="comment"></span>
<a name="l00275"></a>00275 <span class="comment">/** @addtogroup GPIO_Registers_Reset_Value</span>
<a name="l00276"></a>00276 <span class="comment">  * @{</span>
<a name="l00277"></a>00277 <span class="comment">  */</span>
<a name="l00278"></a>00278 
<a name="l00279"></a><a class="code" href="group__gpio__registers__reset__value.html#gad49f1e2d9a809fc26fa03609c336d5f7">00279</a> <span class="preprocessor">#define GPIO_ODR_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00280"></a><a class="code" href="group__gpio__registers__reset__value.html#ga64ec0b8fe96bfbf1f2a1db76e5f8c7ef">00280</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_DDR_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00281"></a><a class="code" href="group__gpio__registers__reset__value.html#ga379b96b5591578822a35555ea24947e3">00281</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_CR1_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00282"></a><a class="code" href="group__gpio__registers__reset__value.html#ga53cad591bd810fc7ad6807f31c69dbe5">00282</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_CR2_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00284"></a>00284 <span class="comment">/**</span>
<a name="l00285"></a>00285 <span class="comment">  * @}</span>
<a name="l00286"></a>00286 <span class="comment">  */</span>
<a name="l00287"></a>00287 
<a name="l00288"></a>00288 <span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l00289"></a>00289 <span class="preprocessor">#if defined(STM8S105) || defined(STM8S005) || defined(STM8S103) || defined(STM8S003) || \</span>
<a name="l00290"></a>00290 <span class="preprocessor">    defined(STM8S001) || defined(STM8S903) || defined(STM8AF626x) || defined(STM8AF622x)</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00292"></a>00292 <span class="comment">  * @brief  Analog to Digital Converter (ADC1)</span>
<a name="l00293"></a>00293 <span class="comment">  */</span>
<a name="l00294"></a>00294  <span class="keyword">typedef</span> <span class="keyword">struct </span>ADC1_struct
<a name="l00295"></a>00295  {
<a name="l00296"></a>00296   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DB0RH;         <span class="comment">/*!&lt; ADC1 Data Buffer Register (MSB)  */</span>
<a name="l00297"></a>00297   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DB0RL;         <span class="comment">/*!&lt; ADC1 Data Buffer Register (LSB)  */</span>
<a name="l00298"></a>00298   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DB1RH;         <span class="comment">/*!&lt; ADC1 Data Buffer Register (MSB)  */</span>
<a name="l00299"></a>00299   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DB1RL;         <span class="comment">/*!&lt; ADC1 Data Buffer Register (LSB)  */</span>
<a name="l00300"></a>00300   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DB2RH;         <span class="comment">/*!&lt; ADC1 Data Buffer Register (MSB)  */</span>
<a name="l00301"></a>00301   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DB2RL;         <span class="comment">/*!&lt; ADC1 Data Buffer Register (LSB)  */</span>
<a name="l00302"></a>00302   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DB3RH;         <span class="comment">/*!&lt; ADC1 Data Buffer Register (MSB)  */</span>
<a name="l00303"></a>00303   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DB3RL;         <span class="comment">/*!&lt; ADC1 Data Buffer Register (LSB)  */</span>
<a name="l00304"></a>00304   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DB4RH;         <span class="comment">/*!&lt; ADC1 Data Buffer Register (MSB)  */</span>
<a name="l00305"></a>00305   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DB4RL;         <span class="comment">/*!&lt; ADC1 Data Buffer Register (LSB)  */</span>
<a name="l00306"></a>00306   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DB5RH;         <span class="comment">/*!&lt; ADC1 Data Buffer Register (MSB)  */</span>
<a name="l00307"></a>00307   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DB5RL;         <span class="comment">/*!&lt; ADC1 Data Buffer Register (LSB)  */</span>
<a name="l00308"></a>00308   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DB6RH;         <span class="comment">/*!&lt; ADC1 Data Buffer Register (MSB)  */</span>
<a name="l00309"></a>00309   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DB6RL;         <span class="comment">/*!&lt; ADC1 Data Buffer Register (LSB)  */</span>
<a name="l00310"></a>00310   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DB7RH;         <span class="comment">/*!&lt; ADC1 Data Buffer Register (MSB)  */</span>
<a name="l00311"></a>00311   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DB7RL;         <span class="comment">/*!&lt; ADC1 Data Buffer Register (LSB)  */</span>
<a name="l00312"></a>00312   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DB8RH;         <span class="comment">/*!&lt; ADC1 Data Buffer Register (MSB)  */</span>
<a name="l00313"></a>00313   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DB8RL;         <span class="comment">/*!&lt; ADC1 Data Buffer Register (LSB)  */</span>
<a name="l00314"></a>00314   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DB9RH;         <span class="comment">/*!&lt; ADC1 Data Buffer Register (MSB)  */</span>
<a name="l00315"></a>00315   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DB9RL;         <span class="comment">/*!&lt; ADC1 Data Buffer Register (LSB)  */</span>
<a name="l00316"></a>00316   <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED[12];       <span class="comment">/*!&lt; Reserved byte */</span>
<a name="l00317"></a>00317   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CSR;           <span class="comment">/*!&lt; ADC1 control status register */</span>
<a name="l00318"></a>00318   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CR1;           <span class="comment">/*!&lt; ADC1 configuration register 1 */</span>
<a name="l00319"></a>00319   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CR2;           <span class="comment">/*!&lt; ADC1 configuration register 2 */</span>
<a name="l00320"></a>00320   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CR3;           <span class="comment">/*!&lt; ADC1 configuration register 3  */</span>
<a name="l00321"></a>00321   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DRH;           <span class="comment">/*!&lt; ADC1 Data high */</span>
<a name="l00322"></a>00322   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DRL;           <span class="comment">/*!&lt; ADC1 Data low */</span>
<a name="l00323"></a>00323   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> TDRH;          <span class="comment">/*!&lt; ADC1 Schmitt trigger disable register high */</span>
<a name="l00324"></a>00324   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> TDRL;          <span class="comment">/*!&lt; ADC1 Schmitt trigger disable register low */</span>
<a name="l00325"></a>00325   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> HTRH;          <span class="comment">/*!&lt; ADC1 high threshold register High*/</span>
<a name="l00326"></a>00326   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> HTRL;          <span class="comment">/*!&lt; ADC1 high threshold register Low*/</span>
<a name="l00327"></a>00327   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> LTRH;          <span class="comment">/*!&lt; ADC1 low threshold register high */</span>
<a name="l00328"></a>00328   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> LTRL;          <span class="comment">/*!&lt; ADC1 low threshold register low */</span>
<a name="l00329"></a>00329   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> AWSRH;         <span class="comment">/*!&lt; ADC1 watchdog status register high */</span>
<a name="l00330"></a>00330   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> AWSRL;         <span class="comment">/*!&lt; ADC1 watchdog status register low */</span>
<a name="l00331"></a>00331   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> AWCRH;         <span class="comment">/*!&lt; ADC1 watchdog control register high */</span>
<a name="l00332"></a>00332   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> AWCRL;         <span class="comment">/*!&lt; ADC1 watchdog control register low */</span>
<a name="l00333"></a>00333  }
<a name="l00334"></a>00334  ADC1_TypeDef;
<a name="l00335"></a>00335 <span class="comment"></span>
<a name="l00336"></a>00336 <span class="comment">/** @addtogroup ADC1_Registers_Reset_Value</span>
<a name="l00337"></a>00337 <span class="comment">  * @{</span>
<a name="l00338"></a>00338 <span class="comment">  */</span>
<a name="l00339"></a>00339 <span class="preprocessor"> #define  ADC1_CSR_RESET_VALUE    ((uint8_t)0x00)</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor"> #define  ADC1_CR1_RESET_VALUE    ((uint8_t)0x00)</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor"> #define  ADC1_CR2_RESET_VALUE    ((uint8_t)0x00)</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="preprocessor"> #define  ADC1_CR3_RESET_VALUE    ((uint8_t)0x00)</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="preprocessor"> #define  ADC1_TDRL_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span><span class="preprocessor"> #define  ADC1_TDRH_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span><span class="preprocessor"> #define  ADC1_HTRL_RESET_VALUE   ((uint8_t)0x03)</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span><span class="preprocessor"> #define  ADC1_HTRH_RESET_VALUE   ((uint8_t)0xFF)</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="preprocessor"> #define  ADC1_LTRH_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span><span class="preprocessor"> #define  ADC1_LTRL_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span><span class="preprocessor"> #define  ADC1_AWCRH_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="preprocessor"> #define  ADC1_AWCRL_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00352"></a>00352 <span class="comment">  * @}</span>
<a name="l00353"></a>00353 <span class="comment">  */</span>
<a name="l00354"></a>00354 <span class="comment"></span>
<a name="l00355"></a>00355 <span class="comment">/** @addtogroup ADC1_Registers_Bits_Definition</span>
<a name="l00356"></a>00356 <span class="comment">  * @{</span>
<a name="l00357"></a>00357 <span class="comment">  */</span>
<a name="l00358"></a>00358 <span class="preprocessor"> #define ADC1_CSR_EOC     ((uint8_t)0x80) </span><span class="comment">/*!&lt; End of Conversion mask */</span>
<a name="l00359"></a>00359 <span class="preprocessor"> #define ADC1_CSR_AWD     ((uint8_t)0x40) </span><span class="comment">/*!&lt; Analog Watch Dog Status mask */</span>
<a name="l00360"></a>00360 <span class="preprocessor"> #define ADC1_CSR_EOCIE   ((uint8_t)0x20) </span><span class="comment">/*!&lt; Interrupt Enable for EOC mask */</span>
<a name="l00361"></a>00361 <span class="preprocessor"> #define ADC1_CSR_AWDIE   ((uint8_t)0x10) </span><span class="comment">/*!&lt; Analog Watchdog interrupt enable mask */</span>
<a name="l00362"></a>00362 <span class="preprocessor"> #define ADC1_CSR_CH      ((uint8_t)0x0F) </span><span class="comment">/*!&lt; Channel selection bits mask */</span>
<a name="l00363"></a>00363 
<a name="l00364"></a>00364 <span class="preprocessor"> #define ADC1_CR1_SPSEL   ((uint8_t)0x70) </span><span class="comment">/*!&lt; Prescaler selection mask */</span>
<a name="l00365"></a>00365 <span class="preprocessor"> #define ADC1_CR1_CONT    ((uint8_t)0x02) </span><span class="comment">/*!&lt; Continuous conversion mask */</span>
<a name="l00366"></a>00366 <span class="preprocessor"> #define ADC1_CR1_ADON    ((uint8_t)0x01) </span><span class="comment">/*!&lt; A/D Converter on/off mask */</span>
<a name="l00367"></a>00367 
<a name="l00368"></a>00368 <span class="preprocessor"> #define ADC1_CR2_EXTTRIG ((uint8_t)0x40) </span><span class="comment">/*!&lt; External trigger enable mask */</span>
<a name="l00369"></a>00369 <span class="preprocessor"> #define ADC1_CR2_EXTSEL  ((uint8_t)0x30) </span><span class="comment">/*!&lt; External event selection mask */</span>
<a name="l00370"></a>00370 <span class="preprocessor"> #define ADC1_CR2_ALIGN   ((uint8_t)0x08) </span><span class="comment">/*!&lt; Data Alignment mask */</span>
<a name="l00371"></a>00371 <span class="preprocessor"> #define ADC1_CR2_SCAN    ((uint8_t)0x02) </span><span class="comment">/*!&lt; Scan mode mask */</span>
<a name="l00372"></a>00372 
<a name="l00373"></a>00373 <span class="preprocessor"> #define ADC1_CR3_DBUF    ((uint8_t)0x80) </span><span class="comment">/*!&lt; Data Buffer Enable mask */</span>
<a name="l00374"></a>00374 <span class="preprocessor"> #define ADC1_CR3_OVR     ((uint8_t)0x40) </span><span class="comment">/*!&lt; Overrun Status Flag mask */</span>
<a name="l00375"></a>00375 
<a name="l00376"></a>00376 <span class="preprocessor">#endif </span><span class="comment">/* (STM8S105) ||(STM8S103) || (STM8S005) ||(STM8S003) || (STM8S001) || (STM8S903) || (STM8AF626x) || (STM8AF622x) */</span>
<a name="l00377"></a>00377 <span class="comment">/**</span>
<a name="l00378"></a>00378 <span class="comment">  * @}</span>
<a name="l00379"></a>00379 <span class="comment">  */</span>
<a name="l00380"></a>00380 
<a name="l00381"></a>00381 <span class="comment">/*----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00382"></a>00382 <span class="comment">/**</span>
<a name="l00383"></a>00383 <span class="comment">  * @brief  Analog to Digital Converter (ADC2)</span>
<a name="l00384"></a>00384 <span class="comment">  */</span>
<a name="l00385"></a>00385 <span class="preprocessor">#if defined(STM8S208) || defined(STM8S207) || defined (STM8S007) || defined (STM8AF52Ax) || defined (STM8AF62Ax)</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span> <span class="keyword">typedef</span> <span class="keyword">struct </span>ADC2_struct
<a name="l00387"></a>00387  {
<a name="l00388"></a>00388   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CSR;        <span class="comment">/*!&lt; ADC2 control status register */</span>
<a name="l00389"></a>00389   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CR1;        <span class="comment">/*!&lt; ADC2 configuration register 1 */</span>
<a name="l00390"></a>00390   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CR2;        <span class="comment">/*!&lt; ADC2 configuration register 2 */</span>
<a name="l00391"></a>00391   <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED;        <span class="comment">/*!&lt; Reserved byte */</span>
<a name="l00392"></a>00392   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DRH;        <span class="comment">/*!&lt; ADC2 Data high */</span>
<a name="l00393"></a>00393   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DRL;        <span class="comment">/*!&lt; ADC2 Data low */</span>
<a name="l00394"></a>00394   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> TDRH;       <span class="comment">/*!&lt; ADC2 Schmitt trigger disable register high  */</span>
<a name="l00395"></a>00395   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> TDRL;       <span class="comment">/*!&lt; ADC2 Schmitt trigger disable register low */</span>
<a name="l00396"></a>00396  }
<a name="l00397"></a>00397  ADC2_TypeDef;
<a name="l00398"></a>00398 <span class="comment"></span>
<a name="l00399"></a>00399 <span class="comment">/** @addtogroup ADC2_Registers_Reset_Value</span>
<a name="l00400"></a>00400 <span class="comment">  * @{</span>
<a name="l00401"></a>00401 <span class="comment">  */</span>
<a name="l00402"></a>00402 <span class="preprocessor"> #define  ADC2_CSR_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span><span class="preprocessor"> #define  ADC2_CR1_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span><span class="preprocessor"> #define  ADC2_CR2_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="preprocessor"> #define  ADC2_TDRL_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor"> #define  ADC2_TDRH_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00408"></a>00408 <span class="comment">  * @}</span>
<a name="l00409"></a>00409 <span class="comment">  */</span>
<a name="l00410"></a>00410 <span class="comment"></span>
<a name="l00411"></a>00411 <span class="comment">/** @addtogroup ADC2_Registers_Bits_Definition</span>
<a name="l00412"></a>00412 <span class="comment">  * @{</span>
<a name="l00413"></a>00413 <span class="comment">  */</span>
<a name="l00414"></a>00414 <span class="preprocessor"> #define ADC2_CSR_EOC     ((uint8_t)0x80) </span><span class="comment">/*!&lt; End of Conversion mask */</span>
<a name="l00415"></a>00415 <span class="preprocessor"> #define ADC2_CSR_EOCIE   ((uint8_t)0x20) </span><span class="comment">/*!&lt; Interrupt Enable for EOC mask */</span>
<a name="l00416"></a>00416 <span class="preprocessor"> #define ADC2_CSR_CH      ((uint8_t)0x0F) </span><span class="comment">/*!&lt; Channel selection bits mask */</span>
<a name="l00417"></a>00417 
<a name="l00418"></a>00418 <span class="preprocessor"> #define ADC2_CR1_SPSEL   ((uint8_t)0x70) </span><span class="comment">/*!&lt; Prescaler selection mask */</span>
<a name="l00419"></a>00419 <span class="preprocessor"> #define ADC2_CR1_CONT    ((uint8_t)0x02) </span><span class="comment">/*!&lt; Continuous conversion mask */</span>
<a name="l00420"></a>00420 <span class="preprocessor"> #define ADC2_CR1_ADON    ((uint8_t)0x01) </span><span class="comment">/*!&lt; A/D Converter on/off mask */</span>
<a name="l00421"></a>00421 
<a name="l00422"></a>00422 <span class="preprocessor"> #define ADC2_CR2_EXTTRIG ((uint8_t)0x40) </span><span class="comment">/*!&lt; External trigger enable mask */</span>
<a name="l00423"></a>00423 <span class="preprocessor"> #define ADC2_CR2_EXTSEL  ((uint8_t)0x30) </span><span class="comment">/*!&lt; External event selection mask */</span>
<a name="l00424"></a>00424 <span class="preprocessor"> #define ADC2_CR2_ALIGN   ((uint8_t)0x08) </span><span class="comment">/*!&lt; Data Alignment mask */</span>
<a name="l00425"></a>00425 
<a name="l00426"></a>00426 <span class="preprocessor">#endif </span><span class="comment">/* (STM8S208) ||(STM8S207) || defined (STM8S007) || (STM8AF62Ax) || (STM8AF52Ax) */</span>
<a name="l00427"></a>00427 <span class="comment">/**</span>
<a name="l00428"></a>00428 <span class="comment">  * @}</span>
<a name="l00429"></a>00429 <span class="comment">  */</span>
<a name="l00430"></a>00430 
<a name="l00431"></a>00431 <span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l00432"></a>00432 <span class="comment"></span>
<a name="l00433"></a>00433 <span class="comment">/**</span>
<a name="l00434"></a>00434 <span class="comment">  * @brief  Auto Wake Up (AWU) peripheral registers.</span>
<a name="l00435"></a>00435 <span class="comment">  */</span>
<a name="l00436"></a><a class="code" href="structawu__struct.html">00436</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structawu__struct.html" title="Auto Wake Up (AWU) peripheral registers.">AWU_struct</a>
<a name="l00437"></a>00437 {
<a name="l00438"></a><a class="code" href="structawu__struct.html#a5c680ee447359e0000a8d51da8b13449">00438</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structawu__struct.html#a5c680ee447359e0000a8d51da8b13449">CSR</a>; <span class="comment">/*!&lt; AWU Control status register */</span>
<a name="l00439"></a><a class="code" href="structawu__struct.html#a39ed98534f03f4078f740dffbbda760c">00439</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structawu__struct.html#a39ed98534f03f4078f740dffbbda760c">APR</a>; <span class="comment">/*!&lt; AWU Asynchronous prescaler buffer */</span>
<a name="l00440"></a><a class="code" href="structawu__struct.html#a39fc227c4034b5fcbd3489baea2704b1">00440</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structawu__struct.html#a39fc227c4034b5fcbd3489baea2704b1">TBR</a>; <span class="comment">/*!&lt; AWU Time base selection register */</span>
<a name="l00441"></a>00441 }
<a name="l00442"></a>00442 <a class="code" href="stm8s_8h.html#aa923e65cb039314f23a9d0c1915ecd80" title="Auto Wake Up (AWU) peripheral registers.">AWU_TypeDef</a>;
<a name="l00443"></a>00443 <span class="comment"></span>
<a name="l00444"></a>00444 <span class="comment">/** @addtogroup AWU_Registers_Reset_Value</span>
<a name="l00445"></a>00445 <span class="comment">  * @{</span>
<a name="l00446"></a>00446 <span class="comment">  */</span>
<a name="l00447"></a><a class="code" href="group__awu__registers__reset__value.html#ga841baf29c3b4fa7cbe6197ef5560ba54">00447</a> <span class="preprocessor">#define AWU_CSR_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00448"></a><a class="code" href="group__awu__registers__reset__value.html#gafefe6df382b5581d090cf95cab37534b">00448</a> <span class="preprocessor"></span><span class="preprocessor">#define AWU_APR_RESET_VALUE ((uint8_t)0x3F)</span>
<a name="l00449"></a><a class="code" href="group__awu__registers__reset__value.html#ga0878705f10bafb17c5ad49e4f9128632">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define AWU_TBR_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00451"></a>00451 <span class="comment">/**</span>
<a name="l00452"></a>00452 <span class="comment">  * @}</span>
<a name="l00453"></a>00453 <span class="comment">  */</span>
<a name="l00454"></a>00454 <span class="comment"></span>
<a name="l00455"></a>00455 <span class="comment">/** @addtogroup AWU_Registers_Bits_Definition</span>
<a name="l00456"></a>00456 <span class="comment">  * @{</span>
<a name="l00457"></a>00457 <span class="comment">  */</span>
<a name="l00458"></a>00458 
<a name="l00459"></a><a class="code" href="group__awu__registers__bits__definition.html#gaed2a862228f33eb07073378e4b428011">00459</a> <span class="preprocessor">#define AWU_CSR_AWUF    ((uint8_t)0x20) </span><span class="comment">/*!&lt; Interrupt flag mask */</span>
<a name="l00460"></a><a class="code" href="group__awu__registers__bits__definition.html#ga4e4c312225ef2c9c4398fff25d1187c0">00460</a> <span class="preprocessor">#define AWU_CSR_AWUEN   ((uint8_t)0x10) </span><span class="comment">/*!&lt; Auto Wake-up enable mask */</span>
<a name="l00461"></a><a class="code" href="group__awu__registers__bits__definition.html#ga1cffb27fba2cc4ec1de8fba7b83bfb40">00461</a> <span class="preprocessor">#define AWU_CSR_MSR     ((uint8_t)0x01) </span><span class="comment">/*!&lt; LSI Measurement enable mask */</span>
<a name="l00462"></a>00462 
<a name="l00463"></a><a class="code" href="group__awu__registers__bits__definition.html#gaf7f6e45c772cf59cba3672b166fb0b01">00463</a> <span class="preprocessor">#define AWU_APR_APR     ((uint8_t)0x3F) </span><span class="comment">/*!&lt; Asynchronous Prescaler divider mask */</span>
<a name="l00464"></a>00464 
<a name="l00465"></a><a class="code" href="group__awu__registers__bits__definition.html#ga8467c75e05f5de2c74999ee9b5a02b0b">00465</a> <span class="preprocessor">#define AWU_TBR_AWUTB   ((uint8_t)0x0F) </span><span class="comment">/*!&lt; Timebase selection mask */</span>
<a name="l00466"></a>00466 <span class="comment"></span>
<a name="l00467"></a>00467 <span class="comment">/**</span>
<a name="l00468"></a>00468 <span class="comment">  * @}</span>
<a name="l00469"></a>00469 <span class="comment">  */</span>
<a name="l00470"></a>00470 
<a name="l00471"></a>00471 <span class="comment">/*----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00472"></a>00472 <span class="comment">/**</span>
<a name="l00473"></a>00473 <span class="comment">  * @brief  Beeper (BEEP) peripheral registers.</span>
<a name="l00474"></a>00474 <span class="comment">  */</span>
<a name="l00475"></a>00475 
<a name="l00476"></a><a class="code" href="structbeep__struct.html">00476</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structbeep__struct.html" title="Beeper (BEEP) peripheral registers.">BEEP_struct</a>
<a name="l00477"></a>00477 {
<a name="l00478"></a><a class="code" href="structbeep__struct.html#a3026f62bb84f81a6290f48d485630fb5">00478</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structbeep__struct.html#a3026f62bb84f81a6290f48d485630fb5">CSR</a>; <span class="comment">/*!&lt; BEEP Control status register */</span>
<a name="l00479"></a>00479 }
<a name="l00480"></a>00480 <a class="code" href="stm8s_8h.html#a0e5176db0813572e18dc102f432a4878" title="Beeper (BEEP) peripheral registers.">BEEP_TypeDef</a>;
<a name="l00481"></a>00481 <span class="comment"></span>
<a name="l00482"></a>00482 <span class="comment">/** @addtogroup BEEP_Registers_Reset_Value</span>
<a name="l00483"></a>00483 <span class="comment">  * @{</span>
<a name="l00484"></a>00484 <span class="comment">  */</span>
<a name="l00485"></a><a class="code" href="group__beep__registers__reset__value.html#gaf4e7a49778f90f81ba2526045ff1293f">00485</a> <span class="preprocessor">#define BEEP_CSR_RESET_VALUE ((uint8_t)0x1F)</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00487"></a>00487 <span class="comment">  * @}</span>
<a name="l00488"></a>00488 <span class="comment">  */</span>
<a name="l00489"></a>00489 <span class="comment"></span>
<a name="l00490"></a>00490 <span class="comment">/** @addtogroup BEEP_Registers_Bits_Definition</span>
<a name="l00491"></a>00491 <span class="comment">  * @{</span>
<a name="l00492"></a>00492 <span class="comment">  */</span>
<a name="l00493"></a><a class="code" href="group__beep__registers__bits__definition.html#gafb291982a54e27b9f81f11ea4b461791">00493</a> <span class="preprocessor">#define BEEP_CSR_BEEPSEL ((uint8_t)0xC0) </span><span class="comment">/*!&lt; Beeper frequency selection mask */</span>
<a name="l00494"></a><a class="code" href="group__beep__registers__bits__definition.html#ga6e7b57f8dd84e21e6084a55fe793e933">00494</a> <span class="preprocessor">#define BEEP_CSR_BEEPEN  ((uint8_t)0x20) </span><span class="comment">/*!&lt; Beeper enable mask */</span>
<a name="l00495"></a><a class="code" href="group__beep__registers__bits__definition.html#gaca4ce6c490e18cdd313a03791cd49f9c">00495</a> <span class="preprocessor">#define BEEP_CSR_BEEPDIV ((uint8_t)0x1F) </span><span class="comment">/*!&lt; Beeper Divider prescalar mask */</span>
<a name="l00496"></a>00496 <span class="comment">/**</span>
<a name="l00497"></a>00497 <span class="comment">  * @}</span>
<a name="l00498"></a>00498 <span class="comment">  */</span>
<a name="l00499"></a>00499 
<a name="l00500"></a>00500 <span class="comment">/*----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00501"></a>00501 <span class="comment">/**</span>
<a name="l00502"></a>00502 <span class="comment">  * @brief  Clock Controller (CLK)</span>
<a name="l00503"></a>00503 <span class="comment">  */</span>
<a name="l00504"></a><a class="code" href="structclk__struct.html">00504</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structclk__struct.html" title="Clock Controller (CLK)">CLK_struct</a>
<a name="l00505"></a>00505 {
<a name="l00506"></a><a class="code" href="structclk__struct.html#a713b636b369165ecf7dbe26b6ee27522">00506</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structclk__struct.html#a713b636b369165ecf7dbe26b6ee27522">ICKR</a>;     <span class="comment">/*!&lt; Internal Clocks Control Register */</span>
<a name="l00507"></a><a class="code" href="structclk__struct.html#acb85d4c1e72d8d32c3a76516dad83d52">00507</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structclk__struct.html#acb85d4c1e72d8d32c3a76516dad83d52">ECKR</a>;     <span class="comment">/*!&lt; External Clocks Control Register */</span>
<a name="l00508"></a><a class="code" href="structclk__struct.html#a4fe9f7da2ac2699c8f83712ab4f517be">00508</a>   <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structclk__struct.html#a4fe9f7da2ac2699c8f83712ab4f517be">RESERVED</a>;      <span class="comment">/*!&lt; Reserved byte */</span>
<a name="l00509"></a><a class="code" href="structclk__struct.html#a772b4814f1c54a91f3091f9c819f7bdc">00509</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structclk__struct.html#a772b4814f1c54a91f3091f9c819f7bdc">CMSR</a>;     <span class="comment">/*!&lt; Clock Master Status Register */</span>
<a name="l00510"></a><a class="code" href="structclk__struct.html#ac0c07bab217511d361703905c5420c03">00510</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structclk__struct.html#ac0c07bab217511d361703905c5420c03">SWR</a>;      <span class="comment">/*!&lt; Clock Master Switch Register */</span>
<a name="l00511"></a><a class="code" href="structclk__struct.html#acb45e03e486ef7c9352d95d4fe4d078e">00511</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structclk__struct.html#acb45e03e486ef7c9352d95d4fe4d078e">SWCR</a>;     <span class="comment">/*!&lt; Switch Control Register */</span>
<a name="l00512"></a><a class="code" href="structclk__struct.html#a1a03d492c7497407e8f40e3a38b74363">00512</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structclk__struct.html#a1a03d492c7497407e8f40e3a38b74363">CKDIVR</a>;   <span class="comment">/*!&lt; Clock Divider Register */</span>
<a name="l00513"></a><a class="code" href="structclk__struct.html#a7db278fd5ae445b6a034c2c30c463171">00513</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structclk__struct.html#a7db278fd5ae445b6a034c2c30c463171">PCKENR1</a>;  <span class="comment">/*!&lt; Peripheral Clock Gating Register 1 */</span>
<a name="l00514"></a><a class="code" href="structclk__struct.html#a7666593160f5f50030e0091b1dce8340">00514</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structclk__struct.html#a7666593160f5f50030e0091b1dce8340">CSSR</a>;     <span class="comment">/*!&lt; Clock Security System Register */</span>
<a name="l00515"></a><a class="code" href="structclk__struct.html#a513ed19438862c5690f14ea96d97e7a2">00515</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structclk__struct.html#a513ed19438862c5690f14ea96d97e7a2">CCOR</a>;     <span class="comment">/*!&lt; Configurable Clock Output Register */</span>
<a name="l00516"></a><a class="code" href="structclk__struct.html#adc546abd83f15270be614921ff2c69b6">00516</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structclk__struct.html#adc546abd83f15270be614921ff2c69b6">PCKENR2</a>;  <span class="comment">/*!&lt; Peripheral Clock Gating Register 2 */</span>
<a name="l00517"></a><a class="code" href="structclk__struct.html#ad98ba69e84b4f7f2e2ddceb684f32de9">00517</a>   <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structclk__struct.html#ad98ba69e84b4f7f2e2ddceb684f32de9">RESERVED1</a>;     <span class="comment">/*!&lt; Reserved byte */</span>
<a name="l00518"></a><a class="code" href="structclk__struct.html#a727baf9eb89f1788fad6afe99c7f29f7">00518</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structclk__struct.html#a727baf9eb89f1788fad6afe99c7f29f7">HSITRIMR</a>; <span class="comment">/*!&lt; HSI Calibration Trimmer Register */</span>
<a name="l00519"></a><a class="code" href="structclk__struct.html#aac2f980790bb28c2d15c7790686ed8b2">00519</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structclk__struct.html#aac2f980790bb28c2d15c7790686ed8b2">SWIMCCR</a>;  <span class="comment">/*!&lt; SWIM clock control register */</span>
<a name="l00520"></a>00520 }
<a name="l00521"></a>00521 <a class="code" href="stm8s_8h.html#af007e749505d39f631a9819b4bd12e03" title="Clock Controller (CLK)">CLK_TypeDef</a>;
<a name="l00522"></a>00522 <span class="comment"></span>
<a name="l00523"></a>00523 <span class="comment">/** @addtogroup CLK_Registers_Reset_Value</span>
<a name="l00524"></a>00524 <span class="comment">  * @{</span>
<a name="l00525"></a>00525 <span class="comment">  */</span>
<a name="l00526"></a>00526 
<a name="l00527"></a><a class="code" href="group__clk__registers__reset__value.html#gaa482c2063833ee767c41c7fcc5c8f690">00527</a> <span class="preprocessor">#define CLK_ICKR_RESET_VALUE     ((uint8_t)0x01)</span>
<a name="l00528"></a><a class="code" href="group__clk__registers__reset__value.html#gab472ab1135778ffcf0e9f66f007b8eff">00528</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK_ECKR_RESET_VALUE     ((uint8_t)0x00)</span>
<a name="l00529"></a><a class="code" href="group__clk__registers__reset__value.html#gab4798a0f36977844a424963fdc581153">00529</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK_CMSR_RESET_VALUE     ((uint8_t)0xE1)</span>
<a name="l00530"></a><a class="code" href="group__clk__registers__reset__value.html#ga0584e4231a75d11f3928873bf615fb94">00530</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK_SWR_RESET_VALUE      ((uint8_t)0xE1)</span>
<a name="l00531"></a><a class="code" href="group__clk__registers__reset__value.html#gaf0af1e2b8c727386250ae6c4391e654a">00531</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK_SWCR_RESET_VALUE     ((uint8_t)0x00)</span>
<a name="l00532"></a><a class="code" href="group__clk__registers__reset__value.html#ga601647b8c7c464aa40b86a4cb91edc09">00532</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK_CKDIVR_RESET_VALUE   ((uint8_t)0x18)</span>
<a name="l00533"></a><a class="code" href="group__clk__registers__reset__value.html#ga9c01c518a73b15fd6e8e1b3f853c1e65">00533</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK_PCKENR1_RESET_VALUE  ((uint8_t)0xFF)</span>
<a name="l00534"></a><a class="code" href="group__clk__registers__reset__value.html#ga7115f3b2205986018dfcfcc88ac92857">00534</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK_PCKENR2_RESET_VALUE  ((uint8_t)0xFF)</span>
<a name="l00535"></a><a class="code" href="group__clk__registers__reset__value.html#ga7616a9641bffb25d0ab79593143ffd96">00535</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK_CSSR_RESET_VALUE     ((uint8_t)0x00)</span>
<a name="l00536"></a><a class="code" href="group__clk__registers__reset__value.html#ga65851d3d2aad9c8e8c6592ca318d5e12">00536</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK_CCOR_RESET_VALUE     ((uint8_t)0x00)</span>
<a name="l00537"></a><a class="code" href="group__clk__registers__reset__value.html#ga4226bde535be2997d1a7435a2a45cfbf">00537</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK_HSITRIMR_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00538"></a><a class="code" href="group__clk__registers__reset__value.html#ga9924d88166fd53ba2e5d083e0511120c">00538</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK_SWIMCCR_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00540"></a>00540 <span class="comment">/**</span>
<a name="l00541"></a>00541 <span class="comment">  * @}</span>
<a name="l00542"></a>00542 <span class="comment">  */</span>
<a name="l00543"></a>00543 <span class="comment"></span>
<a name="l00544"></a>00544 <span class="comment">/** @addtogroup CLK_Registers_Bits_Definition</span>
<a name="l00545"></a>00545 <span class="comment">  * @{</span>
<a name="l00546"></a>00546 <span class="comment">  */</span>
<a name="l00547"></a><a class="code" href="group__clk__registers__bits__definition.html#gad26cb0e23876648c2c36b3294e3581ae">00547</a> <span class="preprocessor">#define CLK_ICKR_SWUAH       ((uint8_t)0x20) </span><span class="comment">/*!&lt; Slow Wake-up from Active Halt/Halt modes */</span>
<a name="l00548"></a><a class="code" href="group__clk__registers__bits__definition.html#ga1d6a72bdc0905f0bf8ce0a6809b59dc9">00548</a> <span class="preprocessor">#define CLK_ICKR_LSIRDY      ((uint8_t)0x10) </span><span class="comment">/*!&lt; Low speed internal oscillator ready */</span>
<a name="l00549"></a><a class="code" href="group__clk__registers__bits__definition.html#ga74b475cb481dd0288493e30edf801613">00549</a> <span class="preprocessor">#define CLK_ICKR_LSIEN       ((uint8_t)0x08) </span><span class="comment">/*!&lt; Low speed internal RC oscillator enable */</span>
<a name="l00550"></a><a class="code" href="group__clk__registers__bits__definition.html#ga1d7a77ebac678da0ce23eb30c9780afe">00550</a> <span class="preprocessor">#define CLK_ICKR_FHWU        ((uint8_t)0x04) </span><span class="comment">/*!&lt; Fast Wake-up from Active Halt/Halt mode */</span>
<a name="l00551"></a><a class="code" href="group__clk__registers__bits__definition.html#ga6898727c2e8eddc2f63d59cfc15d6f7a">00551</a> <span class="preprocessor">#define CLK_ICKR_HSIRDY      ((uint8_t)0x02) </span><span class="comment">/*!&lt; High speed internal RC oscillator ready */</span>
<a name="l00552"></a><a class="code" href="group__clk__registers__bits__definition.html#gad1f3d7bfc11d237cfba9993fdeff8773">00552</a> <span class="preprocessor">#define CLK_ICKR_HSIEN       ((uint8_t)0x01) </span><span class="comment">/*!&lt; High speed internal RC oscillator enable */</span>
<a name="l00553"></a>00553 
<a name="l00554"></a><a class="code" href="group__clk__registers__bits__definition.html#gaca5610cdf7b09913ca42a0d81a317fd2">00554</a> <span class="preprocessor">#define CLK_ECKR_HSERDY      ((uint8_t)0x02) </span><span class="comment">/*!&lt; High speed external crystal oscillator ready */</span>
<a name="l00555"></a><a class="code" href="group__clk__registers__bits__definition.html#ga2f0de23e52ecb73cc2a1d32becdd7554">00555</a> <span class="preprocessor">#define CLK_ECKR_HSEEN       ((uint8_t)0x01) </span><span class="comment">/*!&lt; High speed external crystal oscillator enable */</span>
<a name="l00556"></a>00556 
<a name="l00557"></a><a class="code" href="group__clk__registers__bits__definition.html#ga40dc0bbdb9a064a2be91f50b18d7e64d">00557</a> <span class="preprocessor">#define CLK_CMSR_CKM         ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Clock master status bits */</span>
<a name="l00558"></a>00558 
<a name="l00559"></a><a class="code" href="group__clk__registers__bits__definition.html#gad9532dbdcf608a8da1896a0e83f46f77">00559</a> <span class="preprocessor">#define CLK_SWR_SWI          ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Clock master selection bits */</span>
<a name="l00560"></a>00560 
<a name="l00561"></a><a class="code" href="group__clk__registers__bits__definition.html#gad9284441532696772c635b58136948ec">00561</a> <span class="preprocessor">#define CLK_SWCR_SWIF        ((uint8_t)0x08) </span><span class="comment">/*!&lt; Clock switch interrupt flag */</span>
<a name="l00562"></a><a class="code" href="group__clk__registers__bits__definition.html#ga925f1cf81388420a84d1673dd3ccddd3">00562</a> <span class="preprocessor">#define CLK_SWCR_SWIEN       ((uint8_t)0x04) </span><span class="comment">/*!&lt; Clock switch interrupt enable */</span>
<a name="l00563"></a><a class="code" href="group__clk__registers__bits__definition.html#ga408a119c4e37ec865946ed3481f1fd2b">00563</a> <span class="preprocessor">#define CLK_SWCR_SWEN        ((uint8_t)0x02) </span><span class="comment">/*!&lt; Switch start/stop */</span>
<a name="l00564"></a><a class="code" href="group__clk__registers__bits__definition.html#ga6bbb177051e5aa9d5f3224d2cff1a7fe">00564</a> <span class="preprocessor">#define CLK_SWCR_SWBSY       ((uint8_t)0x01) </span><span class="comment">/*!&lt; Switch busy flag*/</span>
<a name="l00565"></a>00565 
<a name="l00566"></a><a class="code" href="group__clk__registers__bits__definition.html#gab54dc4d75c86946aae883876590ae097">00566</a> <span class="preprocessor">#define CLK_CKDIVR_HSIDIV    ((uint8_t)0x18) </span><span class="comment">/*!&lt; High speed internal clock prescaler */</span>
<a name="l00567"></a><a class="code" href="group__clk__registers__bits__definition.html#ga038e6e11a1c0a8a88126ab575c0eb96d">00567</a> <span class="preprocessor">#define CLK_CKDIVR_CPUDIV    ((uint8_t)0x07) </span><span class="comment">/*!&lt; CPU clock prescaler */</span>
<a name="l00568"></a>00568 
<a name="l00569"></a><a class="code" href="group__clk__registers__bits__definition.html#ga54aae5b48e7a0aed5b887b1a8e8cfc4a">00569</a> <span class="preprocessor">#define CLK_PCKENR1_TIM1     ((uint8_t)0x80) </span><span class="comment">/*!&lt; Timer 1 clock enable */</span> 
<a name="l00570"></a><a class="code" href="group__clk__registers__bits__definition.html#gaf45b4edb834a7b6ad15a4545d53cefbb">00570</a> <span class="preprocessor">#define CLK_PCKENR1_TIM3     ((uint8_t)0x40) </span><span class="comment">/*!&lt; Timer 3 clock enable */</span>
<a name="l00571"></a><a class="code" href="group__clk__registers__bits__definition.html#gaca65db270b3cf74415c0e42ba46069a5">00571</a> <span class="preprocessor">#define CLK_PCKENR1_TIM2     ((uint8_t)0x20) </span><span class="comment">/*!&lt; Timer 2 clock enable */</span>
<a name="l00572"></a><a class="code" href="group__clk__registers__bits__definition.html#ga21aa022dbfd7246200b4e0db928c6179">00572</a> <span class="preprocessor">#define CLK_PCKENR1_TIM5     ((uint8_t)0x20) </span><span class="comment">/*!&lt; Timer 5 clock enable */</span>
<a name="l00573"></a><a class="code" href="group__clk__registers__bits__definition.html#ga319986be2807374ff1f85befbca1ab5c">00573</a> <span class="preprocessor">#define CLK_PCKENR1_TIM4     ((uint8_t)0x10) </span><span class="comment">/*!&lt; Timer 4 clock enable */</span>
<a name="l00574"></a><a class="code" href="group__clk__registers__bits__definition.html#ga6b55767f68d16808297b88962c8fe104">00574</a> <span class="preprocessor">#define CLK_PCKENR1_TIM6     ((uint8_t)0x10) </span><span class="comment">/*!&lt; Timer 6 clock enable */</span>
<a name="l00575"></a><a class="code" href="group__clk__registers__bits__definition.html#ga627a042e5beb27324645689c472a8986">00575</a> <span class="preprocessor">#define CLK_PCKENR1_UART3    ((uint8_t)0x08) </span><span class="comment">/*!&lt; UART3 clock enable */</span>
<a name="l00576"></a><a class="code" href="group__clk__registers__bits__definition.html#ga1c16e7e2805f29ecda055b707eb11290">00576</a> <span class="preprocessor">#define CLK_PCKENR1_UART2    ((uint8_t)0x08) </span><span class="comment">/*!&lt; UART2 clock enable */</span>
<a name="l00577"></a><a class="code" href="group__clk__registers__bits__definition.html#gacae3a7488ca063d039247e63eb4f5adb">00577</a> <span class="preprocessor">#define CLK_PCKENR1_UART1    ((uint8_t)0x04) </span><span class="comment">/*!&lt; UART1 clock enable */</span>
<a name="l00578"></a><a class="code" href="group__clk__registers__bits__definition.html#gac11106bb051199692ddde5dee761a4a6">00578</a> <span class="preprocessor">#define CLK_PCKENR1_SPI      ((uint8_t)0x02) </span><span class="comment">/*!&lt; SPI clock enable */</span>
<a name="l00579"></a><a class="code" href="group__clk__registers__bits__definition.html#ga266ee69dc51dcae42db16706adfb5ec7">00579</a> <span class="preprocessor">#define CLK_PCKENR1_I2C      ((uint8_t)0x01) </span><span class="comment">/*!&lt; I2C clock enable */</span>
<a name="l00580"></a>00580 
<a name="l00581"></a><a class="code" href="group__clk__registers__bits__definition.html#ga9a6fffddb21b54330c7555467e61f9d6">00581</a> <span class="preprocessor">#define CLK_PCKENR2_CAN      ((uint8_t)0x80) </span><span class="comment">/*!&lt; CAN clock enable */</span>
<a name="l00582"></a><a class="code" href="group__clk__registers__bits__definition.html#ga2d6de5a932322458538d585d06682413">00582</a> <span class="preprocessor">#define CLK_PCKENR2_ADC      ((uint8_t)0x08) </span><span class="comment">/*!&lt; ADC clock enable */</span>
<a name="l00583"></a><a class="code" href="group__clk__registers__bits__definition.html#gabad1f5e0c16c15fa569cd3342f02d085">00583</a> <span class="preprocessor">#define CLK_PCKENR2_AWU      ((uint8_t)0x04) </span><span class="comment">/*!&lt; AWU clock enable */</span>
<a name="l00584"></a>00584 
<a name="l00585"></a><a class="code" href="group__clk__registers__bits__definition.html#ga5990e92cef15906b03baf6967f43f6fb">00585</a> <span class="preprocessor">#define CLK_CSSR_CSSD        ((uint8_t)0x08) </span><span class="comment">/*!&lt; Clock security system detection */</span>
<a name="l00586"></a><a class="code" href="group__clk__registers__bits__definition.html#ga0eeb9ff982daca34f8fdda6bca89680c">00586</a> <span class="preprocessor">#define CLK_CSSR_CSSDIE      ((uint8_t)0x04) </span><span class="comment">/*!&lt; Clock security system detection interrupt enable */</span>
<a name="l00587"></a><a class="code" href="group__clk__registers__bits__definition.html#ga883d99beebcb1e4495c73567cddaf77e">00587</a> <span class="preprocessor">#define CLK_CSSR_AUX         ((uint8_t)0x02) </span><span class="comment">/*!&lt; Auxiliary oscillator connected to master clock */</span>
<a name="l00588"></a><a class="code" href="group__clk__registers__bits__definition.html#ga59ee4d814e841bfb488b28f6b3561a59">00588</a> <span class="preprocessor">#define CLK_CSSR_CSSEN       ((uint8_t)0x01) </span><span class="comment">/*!&lt; Clock security system enable */</span>
<a name="l00589"></a>00589 
<a name="l00590"></a><a class="code" href="group__clk__registers__bits__definition.html#ga3f4eb122eeff0564bc606e28ec6fe9d4">00590</a> <span class="preprocessor">#define CLK_CCOR_CCOBSY      ((uint8_t)0x40) </span><span class="comment">/*!&lt; Configurable clock output busy */</span>
<a name="l00591"></a><a class="code" href="group__clk__registers__bits__definition.html#gac51f58357c6b91fbfa81c0ee8ff80bca">00591</a> <span class="preprocessor">#define CLK_CCOR_CCORDY      ((uint8_t)0x20) </span><span class="comment">/*!&lt; Configurable clock output ready */</span>
<a name="l00592"></a><a class="code" href="group__clk__registers__bits__definition.html#ga5973697ec87813b45ce07481718ea140">00592</a> <span class="preprocessor">#define CLK_CCOR_CCOSEL      ((uint8_t)0x1E) </span><span class="comment">/*!&lt; Configurable clock output selection */</span>
<a name="l00593"></a><a class="code" href="group__clk__registers__bits__definition.html#gaa7f28d29f52d46c21264b68f42f7bab4">00593</a> <span class="preprocessor">#define CLK_CCOR_CCOEN       ((uint8_t)0x01) </span><span class="comment">/*!&lt; Configurable clock output enable */</span>
<a name="l00594"></a>00594 
<a name="l00595"></a><a class="code" href="group__clk__registers__bits__definition.html#ga870ad1f70c8430f9e673b10f765b77b4">00595</a> <span class="preprocessor">#define CLK_HSITRIMR_HSITRIM ((uint8_t)0x07) </span><span class="comment">/*!&lt; High speed internal oscillator trimmer */</span>
<a name="l00596"></a>00596 
<a name="l00597"></a><a class="code" href="group__clk__registers__bits__definition.html#gad4ec03186b45a59c9aeddb32c215ff81">00597</a> <span class="preprocessor">#define CLK_SWIMCCR_SWIMDIV  ((uint8_t)0x01) </span><span class="comment">/*!&lt; SWIM Clock Dividing Factor */</span>
<a name="l00598"></a>00598 <span class="comment"></span>
<a name="l00599"></a>00599 <span class="comment">/**</span>
<a name="l00600"></a>00600 <span class="comment">  * @}</span>
<a name="l00601"></a>00601 <span class="comment">  */</span>
<a name="l00602"></a>00602 
<a name="l00603"></a>00603 <span class="comment">/*----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00604"></a>00604 <span class="comment">/**</span>
<a name="l00605"></a>00605 <span class="comment">  * @brief  16-bit timer with complementary PWM outputs (TIM1)</span>
<a name="l00606"></a>00606 <span class="comment">  */</span>
<a name="l00607"></a>00607 
<a name="l00608"></a><a class="code" href="structtim1__struct.html">00608</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structtim1__struct.html" title="16-bit timer with complementary PWM outputs (TIM1)">TIM1_struct</a>
<a name="l00609"></a>00609 {
<a name="l00610"></a><a class="code" href="structtim1__struct.html#a76f1ad947a9b49c2d12ce91fcb28c1b8">00610</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#a76f1ad947a9b49c2d12ce91fcb28c1b8">CR1</a>;   <span class="comment">/*!&lt; control register 1 */</span>
<a name="l00611"></a><a class="code" href="structtim1__struct.html#aebe806b27c152a14edd4c898f10a12f8">00611</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#aebe806b27c152a14edd4c898f10a12f8">CR2</a>;   <span class="comment">/*!&lt; control register 2 */</span>
<a name="l00612"></a><a class="code" href="structtim1__struct.html#a479d1bbad0790705dec1bd2669f0f7f5">00612</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#a479d1bbad0790705dec1bd2669f0f7f5">SMCR</a>;  <span class="comment">/*!&lt; Synchro mode control register */</span>
<a name="l00613"></a><a class="code" href="structtim1__struct.html#a8101107ec70f060709534c970299db5b">00613</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#a8101107ec70f060709534c970299db5b">ETR</a>;   <span class="comment">/*!&lt; external trigger register */</span>
<a name="l00614"></a><a class="code" href="structtim1__struct.html#a812f0ee4c32f5c21c91128a2c8ca6aae">00614</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#a812f0ee4c32f5c21c91128a2c8ca6aae">IER</a>;   <span class="comment">/*!&lt; interrupt enable register*/</span>
<a name="l00615"></a><a class="code" href="structtim1__struct.html#a618d98ce39966e77768c6ad634dacdaf">00615</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#a618d98ce39966e77768c6ad634dacdaf">SR1</a>;   <span class="comment">/*!&lt; status register 1 */</span>
<a name="l00616"></a><a class="code" href="structtim1__struct.html#a4aa4b502787a2f00943c770c81ac2746">00616</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#a4aa4b502787a2f00943c770c81ac2746">SR2</a>;   <span class="comment">/*!&lt; status register 2 */</span>
<a name="l00617"></a><a class="code" href="structtim1__struct.html#ac531523dde3cf40cb92160af14c61efb">00617</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#ac531523dde3cf40cb92160af14c61efb">EGR</a>;   <span class="comment">/*!&lt; event generation register */</span>
<a name="l00618"></a><a class="code" href="structtim1__struct.html#a33fa155bf4873e53de0a303854538273">00618</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#a33fa155bf4873e53de0a303854538273">CCMR1</a>; <span class="comment">/*!&lt; CC mode register 1 */</span>
<a name="l00619"></a><a class="code" href="structtim1__struct.html#a1b4f97057cf7c8ae2ee7446d1cd7cc92">00619</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#a1b4f97057cf7c8ae2ee7446d1cd7cc92">CCMR2</a>; <span class="comment">/*!&lt; CC mode register 2 */</span>
<a name="l00620"></a><a class="code" href="structtim1__struct.html#a5127ebc27ea9bd723c096959dfabdbf8">00620</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#a5127ebc27ea9bd723c096959dfabdbf8">CCMR3</a>; <span class="comment">/*!&lt; CC mode register 3 */</span>
<a name="l00621"></a><a class="code" href="structtim1__struct.html#a861c86d936a3115d295a13636ee32dc0">00621</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#a861c86d936a3115d295a13636ee32dc0">CCMR4</a>; <span class="comment">/*!&lt; CC mode register 4 */</span>
<a name="l00622"></a><a class="code" href="structtim1__struct.html#acb95e376231df33ad766cce23aab5897">00622</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#acb95e376231df33ad766cce23aab5897">CCER1</a>; <span class="comment">/*!&lt; CC enable register 1 */</span>
<a name="l00623"></a><a class="code" href="structtim1__struct.html#a97c4be79a43cb89bfeedc22a354a85cd">00623</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#a97c4be79a43cb89bfeedc22a354a85cd">CCER2</a>; <span class="comment">/*!&lt; CC enable register 2 */</span>
<a name="l00624"></a><a class="code" href="structtim1__struct.html#ae1bdcd338ca0c9ff8f05693b0cc17980">00624</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#ae1bdcd338ca0c9ff8f05693b0cc17980">CNTRH</a>; <span class="comment">/*!&lt; counter high */</span>
<a name="l00625"></a><a class="code" href="structtim1__struct.html#adee013d4b15df43e94ae55428f629b8d">00625</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#adee013d4b15df43e94ae55428f629b8d">CNTRL</a>; <span class="comment">/*!&lt; counter low */</span>
<a name="l00626"></a><a class="code" href="structtim1__struct.html#ae0f4c7441b99c342afcb4a63141395e2">00626</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#ae0f4c7441b99c342afcb4a63141395e2">PSCRH</a>; <span class="comment">/*!&lt; prescaler high */</span>
<a name="l00627"></a><a class="code" href="structtim1__struct.html#acfd43f33e9cd7382487ef375f68dc298">00627</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#acfd43f33e9cd7382487ef375f68dc298">PSCRL</a>; <span class="comment">/*!&lt; prescaler low */</span>
<a name="l00628"></a><a class="code" href="structtim1__struct.html#af1f143da5cd1b0ce0dd0b92db81b53b5">00628</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#af1f143da5cd1b0ce0dd0b92db81b53b5">ARRH</a>;  <span class="comment">/*!&lt; auto-reload register high */</span>
<a name="l00629"></a><a class="code" href="structtim1__struct.html#a68a8463aad5b369d153f47833efdf671">00629</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#a68a8463aad5b369d153f47833efdf671">ARRL</a>;  <span class="comment">/*!&lt; auto-reload register low */</span>
<a name="l00630"></a><a class="code" href="structtim1__struct.html#a237ff89c3afc6eeb68738029a33c69ea">00630</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#a237ff89c3afc6eeb68738029a33c69ea">RCR</a>;   <span class="comment">/*!&lt; Repetition Counter register */</span>
<a name="l00631"></a><a class="code" href="structtim1__struct.html#ac54346eb4a653a682110777e0e76c584">00631</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#ac54346eb4a653a682110777e0e76c584">CCR1H</a>; <span class="comment">/*!&lt; capture/compare register 1 high */</span>
<a name="l00632"></a><a class="code" href="structtim1__struct.html#a962ca2eaeeadc5c2c6ff8f529ed83b50">00632</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#a962ca2eaeeadc5c2c6ff8f529ed83b50">CCR1L</a>; <span class="comment">/*!&lt; capture/compare register 1 low */</span>
<a name="l00633"></a><a class="code" href="structtim1__struct.html#a48fa340a6a9b3200672d44953f6b36db">00633</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#a48fa340a6a9b3200672d44953f6b36db">CCR2H</a>; <span class="comment">/*!&lt; capture/compare register 2 high */</span>
<a name="l00634"></a><a class="code" href="structtim1__struct.html#a1bc71a905c2206e6d307721c3742648c">00634</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#a1bc71a905c2206e6d307721c3742648c">CCR2L</a>; <span class="comment">/*!&lt; capture/compare register 2 low */</span>
<a name="l00635"></a><a class="code" href="structtim1__struct.html#a0d4a8f403ce32a88655a01f820f0513f">00635</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#a0d4a8f403ce32a88655a01f820f0513f">CCR3H</a>; <span class="comment">/*!&lt; capture/compare register 3 high */</span>
<a name="l00636"></a><a class="code" href="structtim1__struct.html#a52fe0f0c4766007686a25a667556cf38">00636</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#a52fe0f0c4766007686a25a667556cf38">CCR3L</a>; <span class="comment">/*!&lt; capture/compare register 3 low */</span>
<a name="l00637"></a><a class="code" href="structtim1__struct.html#a8ce5d67189791b0d02f1dabd36af25d2">00637</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#a8ce5d67189791b0d02f1dabd36af25d2">CCR4H</a>; <span class="comment">/*!&lt; capture/compare register 3 high */</span>
<a name="l00638"></a><a class="code" href="structtim1__struct.html#a59045d16f75e6d578e815cff8aadc0a7">00638</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#a59045d16f75e6d578e815cff8aadc0a7">CCR4L</a>; <span class="comment">/*!&lt; capture/compare register 3 low */</span>
<a name="l00639"></a><a class="code" href="structtim1__struct.html#a24fe37911f859c9bcbc887bc963fbcca">00639</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#a24fe37911f859c9bcbc887bc963fbcca">BKR</a>;   <span class="comment">/*!&lt; Break Register */</span>
<a name="l00640"></a><a class="code" href="structtim1__struct.html#a6b6fe15cbaf572858329dc6a66ae531f">00640</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#a6b6fe15cbaf572858329dc6a66ae531f">DTR</a>;   <span class="comment">/*!&lt; dead-time register */</span>
<a name="l00641"></a><a class="code" href="structtim1__struct.html#a02b1b8021457291d3cba7e05053eec3e">00641</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim1__struct.html#a02b1b8021457291d3cba7e05053eec3e">OISR</a>;  <span class="comment">/*!&lt; Output idle register */</span>
<a name="l00642"></a>00642 }
<a name="l00643"></a>00643 <a class="code" href="stm8s_8h.html#ab0b0e1758cb7638398a8e039278ef8ce" title="16-bit timer with complementary PWM outputs (TIM1)">TIM1_TypeDef</a>;
<a name="l00644"></a>00644 <span class="comment"></span>
<a name="l00645"></a>00645 <span class="comment">/** @addtogroup TIM1_Registers_Reset_Value</span>
<a name="l00646"></a>00646 <span class="comment">  * @{</span>
<a name="l00647"></a>00647 <span class="comment">  */</span>
<a name="l00648"></a>00648 
<a name="l00649"></a><a class="code" href="group__tim1__registers__reset__value.html#gac9016fe9b5916ffafdeee5d5ad98ae4b">00649</a> <span class="preprocessor">#define TIM1_CR1_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00650"></a><a class="code" href="group__tim1__registers__reset__value.html#ga2467b98b8f84044d84d431e4d2a78bf4">00650</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CR2_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00651"></a><a class="code" href="group__tim1__registers__reset__value.html#ga180dc19aa6ddaccc5adfca9cd75a0562">00651</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_SMCR_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l00652"></a><a class="code" href="group__tim1__registers__reset__value.html#ga4c415a55d3524822081d50e7a7b23ef3">00652</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_ETR_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00653"></a><a class="code" href="group__tim1__registers__reset__value.html#ga23c9b2494d67766051542e8b136ce98a">00653</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_IER_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00654"></a><a class="code" href="group__tim1__registers__reset__value.html#ga9f551eab770f6e876f2aebf0df4f6da2">00654</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_SR1_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00655"></a><a class="code" href="group__tim1__registers__reset__value.html#gab232de6b51b0ce68d0e0a3ef9f0cbd57">00655</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_SR2_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00656"></a><a class="code" href="group__tim1__registers__reset__value.html#ga383a62b1668f61cabbd320bb13515127">00656</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_EGR_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00657"></a><a class="code" href="group__tim1__registers__reset__value.html#ga5ffa8e7942a699575c0d1b4c1ac42440">00657</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCMR1_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00658"></a><a class="code" href="group__tim1__registers__reset__value.html#ga7b5c8bc70c0a180a757a6013ff950bf3">00658</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCMR2_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00659"></a><a class="code" href="group__tim1__registers__reset__value.html#ga0daa726639908c426b841b1aa8a18cfb">00659</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCMR3_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00660"></a><a class="code" href="group__tim1__registers__reset__value.html#ga9637e42ae13ccd6fac55e2e54ec9d2ea">00660</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCMR4_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00661"></a><a class="code" href="group__tim1__registers__reset__value.html#ga502b9e7bbf89015c72caeb6e16c78a4d">00661</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCER1_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00662"></a><a class="code" href="group__tim1__registers__reset__value.html#gab4150dd6e6406100f94484f0699eda91">00662</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCER2_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00663"></a><a class="code" href="group__tim1__registers__reset__value.html#ga1433a272da70e3941a30b8d4e4af548a">00663</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CNTRH_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00664"></a><a class="code" href="group__tim1__registers__reset__value.html#ga40e5398e45f9c8ca1d44395b145dfbf8">00664</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CNTRL_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00665"></a><a class="code" href="group__tim1__registers__reset__value.html#ga2302256b4b8ed8bcb94ae8921dbf93b8">00665</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_PSCRH_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00666"></a><a class="code" href="group__tim1__registers__reset__value.html#ga9b02a411accd302b28c50ccdef935bb2">00666</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_PSCRL_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00667"></a><a class="code" href="group__tim1__registers__reset__value.html#gaae3a4a1e9bb1425a67a01d40a1e84844">00667</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_ARRH_RESET_VALUE  ((uint8_t)0xFF)</span>
<a name="l00668"></a><a class="code" href="group__tim1__registers__reset__value.html#ga5920e7ec6efcfeac35ec7ba48d37a23f">00668</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_ARRL_RESET_VALUE  ((uint8_t)0xFF)</span>
<a name="l00669"></a><a class="code" href="group__tim1__registers__reset__value.html#ga9fdc82ba84d5a54fdb5b96299e34196a">00669</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_RCR_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00670"></a><a class="code" href="group__tim1__registers__reset__value.html#gaae0259dbdb3cb976c76abbc11de6d403">00670</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCR1H_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00671"></a><a class="code" href="group__tim1__registers__reset__value.html#ga66e4a83417218e54195410c35ea9880e">00671</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCR1L_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00672"></a><a class="code" href="group__tim1__registers__reset__value.html#ga339308639ae015f76d24436e28289763">00672</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCR2H_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00673"></a><a class="code" href="group__tim1__registers__reset__value.html#ga12868d81a60445b8483e3ba88d1e349d">00673</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCR2L_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00674"></a><a class="code" href="group__tim1__registers__reset__value.html#ga052ebabbaa7381f5186c9c1b03ebf0b9">00674</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCR3H_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00675"></a><a class="code" href="group__tim1__registers__reset__value.html#ga821689d5c9e5415d9239bdc4d05b05de">00675</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCR3L_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00676"></a><a class="code" href="group__tim1__registers__reset__value.html#ga7527238b6703453651a3c11399736403">00676</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCR4H_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00677"></a><a class="code" href="group__tim1__registers__reset__value.html#ga18b78668735d1ce5b9032e77bbee8dab">00677</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCR4L_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00678"></a><a class="code" href="group__tim1__registers__reset__value.html#ga489f0eff198617b0a0ec82ab427a666f">00678</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_BKR_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00679"></a><a class="code" href="group__tim1__registers__reset__value.html#ga73e5ebb4b07bef66547c66b43f7a744d">00679</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_DTR_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00680"></a><a class="code" href="group__tim1__registers__reset__value.html#ga7efbcd3502399b5db6c1ce9f674698c6">00680</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_OISR_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00682"></a>00682 <span class="comment">/**</span>
<a name="l00683"></a>00683 <span class="comment">  * @}</span>
<a name="l00684"></a>00684 <span class="comment">  */</span>
<a name="l00685"></a>00685 <span class="comment"></span>
<a name="l00686"></a>00686 <span class="comment">/** @addtogroup TIM1_Registers_Bits_Definition</span>
<a name="l00687"></a>00687 <span class="comment">  * @{</span>
<a name="l00688"></a>00688 <span class="comment">  */</span>
<a name="l00689"></a>00689 <span class="comment">/* CR1*/</span>
<a name="l00690"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga1a82220736ae57c012b817508bc8a753">00690</a> <span class="preprocessor">#define TIM1_CR1_ARPE    ((uint8_t)0x80) </span><span class="comment">/*!&lt; Auto-Reload Preload Enable mask. */</span>
<a name="l00691"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga5f37a1eba12860ee1b47e300406e8e0b">00691</a> <span class="preprocessor">#define TIM1_CR1_CMS     ((uint8_t)0x60) </span><span class="comment">/*!&lt; Center-aligned Mode Selection mask. */</span>
<a name="l00692"></a><a class="code" href="group__tim1__registers__bits__definition.html#gad15a561203b6deff3f805066bb8267dc">00692</a> <span class="preprocessor">#define TIM1_CR1_DIR     ((uint8_t)0x10) </span><span class="comment">/*!&lt; Direction mask. */</span>
<a name="l00693"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga442463cae575eeaf9596b4e4c6a0911a">00693</a> <span class="preprocessor">#define TIM1_CR1_OPM     ((uint8_t)0x08) </span><span class="comment">/*!&lt; One Pulse Mode mask. */</span>
<a name="l00694"></a><a class="code" href="group__tim1__registers__bits__definition.html#gae5f07b8101184f6527d58ae150d71570">00694</a> <span class="preprocessor">#define TIM1_CR1_URS     ((uint8_t)0x04) </span><span class="comment">/*!&lt; Update Request Source mask. */</span>
<a name="l00695"></a><a class="code" href="group__tim1__registers__bits__definition.html#gaba3e00497fb865ed56dd30a525f8d890">00695</a> <span class="preprocessor">#define TIM1_CR1_UDIS    ((uint8_t)0x02) </span><span class="comment">/*!&lt; Update DIsable mask. */</span>
<a name="l00696"></a><a class="code" href="group__tim1__registers__bits__definition.html#gad05bff18bd0095a0af01a1bd600c98ce">00696</a> <span class="preprocessor">#define TIM1_CR1_CEN     ((uint8_t)0x01) </span><span class="comment">/*!&lt; Counter Enable mask. */</span>
<a name="l00697"></a>00697 <span class="comment">/* CR2*/</span>
<a name="l00698"></a><a class="code" href="group__tim1__registers__bits__definition.html#gaf9952bfa2974d98a0683fd81900fc86b">00698</a> <span class="preprocessor">#define TIM1_CR2_TI1S    ((uint8_t)0x80) </span><span class="comment">/*!&lt; TI1S Selection mask. */</span>
<a name="l00699"></a><a class="code" href="group__tim1__registers__bits__definition.html#gac35f5a7a5256889f5a761ba75eb85e11">00699</a> <span class="preprocessor">#define TIM1_CR2_MMS     ((uint8_t)0x70) </span><span class="comment">/*!&lt; MMS Selection mask. */</span>
<a name="l00700"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga2e36726f1cf26d7e299d9ca830ab336b">00700</a> <span class="preprocessor">#define TIM1_CR2_COMS    ((uint8_t)0x04) </span><span class="comment">/*!&lt; Capture/Compare Control Update Selection mask. */</span>
<a name="l00701"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga547ba6692b23a75a432514a2b7f991ae">00701</a> <span class="preprocessor">#define TIM1_CR2_CCPC    ((uint8_t)0x01) </span><span class="comment">/*!&lt; Capture/Compare Preloaded Control mask. */</span>
<a name="l00702"></a>00702 <span class="comment">/* SMCR*/</span>
<a name="l00703"></a><a class="code" href="group__tim1__registers__bits__definition.html#gac2e07348505c2d6996fe2b44c0dc7122">00703</a> <span class="preprocessor">#define TIM1_SMCR_MSM    ((uint8_t)0x80) </span><span class="comment">/*!&lt; Master/Slave Mode mask. */</span>
<a name="l00704"></a><a class="code" href="group__tim1__registers__bits__definition.html#gab2fedc040426b763694318196f9a02b7">00704</a> <span class="preprocessor">#define TIM1_SMCR_TS     ((uint8_t)0x70) </span><span class="comment">/*!&lt; Trigger Selection mask. */</span>
<a name="l00705"></a><a class="code" href="group__tim1__registers__bits__definition.html#gacf6dba157646fe84870a44d5e81ba760">00705</a> <span class="preprocessor">#define TIM1_SMCR_SMS    ((uint8_t)0x07) </span><span class="comment">/*!&lt; Slave Mode Selection mask. */</span>
<a name="l00706"></a>00706 <span class="comment">/*ETR*/</span>
<a name="l00707"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga16a777eacd0dd9e5504a6a1cfbe891a3">00707</a> <span class="preprocessor">#define TIM1_ETR_ETP     ((uint8_t)0x80) </span><span class="comment">/*!&lt; External Trigger Polarity mask. */</span>
<a name="l00708"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga7532f6d7c849e329d6dd1060ef4e6523">00708</a> <span class="preprocessor">#define TIM1_ETR_ECE     ((uint8_t)0x40)</span><span class="comment">/*!&lt; External Clock mask. */</span>
<a name="l00709"></a><a class="code" href="group__tim1__registers__bits__definition.html#gac9f371f79cb2f2d43c32a4d02ac1764b">00709</a> <span class="preprocessor">#define TIM1_ETR_ETPS    ((uint8_t)0x30) </span><span class="comment">/*!&lt; External Trigger Prescaler mask. */</span>
<a name="l00710"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga6a46cc9258921c1f9e75f8535a783954">00710</a> <span class="preprocessor">#define TIM1_ETR_ETF     ((uint8_t)0x0F) </span><span class="comment">/*!&lt; External Trigger Filter mask. */</span>
<a name="l00711"></a>00711 <span class="comment">/*IER*/</span>
<a name="l00712"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga9c2e0fd21b11e651869224ad909a6ecc">00712</a> <span class="preprocessor">#define TIM1_IER_BIE     ((uint8_t)0x80) </span><span class="comment">/*!&lt; Break Interrupt Enable mask. */</span>
<a name="l00713"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga712c626e634e5059efcc49aef5514cf3">00713</a> <span class="preprocessor">#define TIM1_IER_TIE     ((uint8_t)0x40) </span><span class="comment">/*!&lt; Trigger Interrupt Enable mask. */</span>
<a name="l00714"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga4fac7d8bff3922dbb46ce8eb8e78e38a">00714</a> <span class="preprocessor">#define TIM1_IER_COMIE   ((uint8_t)0x20) </span><span class="comment">/*!&lt;  Commutation Interrupt Enable mask.*/</span>
<a name="l00715"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga38fa2e0aeb1629a96fbc8995ea62bb5c">00715</a> <span class="preprocessor">#define TIM1_IER_CC4IE   ((uint8_t)0x10) </span><span class="comment">/*!&lt; Capture/Compare 4 Interrupt Enable mask. */</span>
<a name="l00716"></a><a class="code" href="group__tim1__registers__bits__definition.html#gabe7f694217322aada0bc301f8187672c">00716</a> <span class="preprocessor">#define TIM1_IER_CC3IE   ((uint8_t)0x08) </span><span class="comment">/*!&lt; Capture/Compare 3 Interrupt Enable mask. */</span>
<a name="l00717"></a><a class="code" href="group__tim1__registers__bits__definition.html#gaf507774a542ca6c56491e39eaca93059">00717</a> <span class="preprocessor">#define TIM1_IER_CC2IE   ((uint8_t)0x04) </span><span class="comment">/*!&lt; Capture/Compare 2 Interrupt Enable mask. */</span>
<a name="l00718"></a><a class="code" href="group__tim1__registers__bits__definition.html#gae619cbe8d00cc886c2bf236fc8c787bd">00718</a> <span class="preprocessor">#define TIM1_IER_CC1IE   ((uint8_t)0x02) </span><span class="comment">/*!&lt; Capture/Compare 1 Interrupt Enable mask. */</span>
<a name="l00719"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga51372b8dccdf9f4ba6802c3241574b68">00719</a> <span class="preprocessor">#define TIM1_IER_UIE     ((uint8_t)0x01) </span><span class="comment">/*!&lt; Update Interrupt Enable mask. */</span>
<a name="l00720"></a>00720 <span class="comment">/*SR1*/</span>
<a name="l00721"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga26210823a4378d2d28a5c831312c4e2c">00721</a> <span class="preprocessor">#define TIM1_SR1_BIF     ((uint8_t)0x80) </span><span class="comment">/*!&lt; Break Interrupt Flag mask. */</span>
<a name="l00722"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga7f30b79ff3b9cefe6d8307f8945ea4d4">00722</a> <span class="preprocessor">#define TIM1_SR1_TIF     ((uint8_t)0x40) </span><span class="comment">/*!&lt; Trigger Interrupt Flag mask. */</span>
<a name="l00723"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga91cfbd8d963052b1dfd8542718ae1faa">00723</a> <span class="preprocessor">#define TIM1_SR1_COMIF   ((uint8_t)0x20) </span><span class="comment">/*!&lt; Commutation Interrupt Flag mask. */</span>
<a name="l00724"></a><a class="code" href="group__tim1__registers__bits__definition.html#gaf0c14f07a06a04b3b7d87fc601774bb3">00724</a> <span class="preprocessor">#define TIM1_SR1_CC4IF   ((uint8_t)0x10) </span><span class="comment">/*!&lt; Capture/Compare 4 Interrupt Flag mask. */</span>
<a name="l00725"></a><a class="code" href="group__tim1__registers__bits__definition.html#gacb2c1cdc41cdb155e554dfce21da34a7">00725</a> <span class="preprocessor">#define TIM1_SR1_CC3IF   ((uint8_t)0x08) </span><span class="comment">/*!&lt; Capture/Compare 3 Interrupt Flag mask. */</span>
<a name="l00726"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga9f97e17c55641b1d82ac9190e17c94a0">00726</a> <span class="preprocessor">#define TIM1_SR1_CC2IF   ((uint8_t)0x04) </span><span class="comment">/*!&lt; Capture/Compare 2 Interrupt Flag mask. */</span>
<a name="l00727"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga3cf27ed7ac1f0f493bea520ddae5dc18">00727</a> <span class="preprocessor">#define TIM1_SR1_CC1IF   ((uint8_t)0x02) </span><span class="comment">/*!&lt; Capture/Compare 1 Interrupt Flag mask. */</span>
<a name="l00728"></a><a class="code" href="group__tim1__registers__bits__definition.html#gaec279f88edc14e29e4c4b85119ca75af">00728</a> <span class="preprocessor">#define TIM1_SR1_UIF     ((uint8_t)0x01) </span><span class="comment">/*!&lt; Update Interrupt Flag mask. */</span>
<a name="l00729"></a>00729 <span class="comment">/*SR2*/</span>
<a name="l00730"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga07f747cf4e16915f7e8b9205b0720ba1">00730</a> <span class="preprocessor">#define TIM1_SR2_CC4OF   ((uint8_t)0x10) </span><span class="comment">/*!&lt; Capture/Compare 4 Overcapture Flag mask. */</span>
<a name="l00731"></a><a class="code" href="group__tim1__registers__bits__definition.html#gaac86a6865e9bbee4bd841c7719803ac9">00731</a> <span class="preprocessor">#define TIM1_SR2_CC3OF   ((uint8_t)0x08) </span><span class="comment">/*!&lt; Capture/Compare 3 Overcapture Flag mask. */</span>
<a name="l00732"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga9fa4cea6cf56e3c6e93832e512cf69bd">00732</a> <span class="preprocessor">#define TIM1_SR2_CC2OF   ((uint8_t)0x04) </span><span class="comment">/*!&lt; Capture/Compare 2 Overcapture Flag mask. */</span>
<a name="l00733"></a><a class="code" href="group__tim1__registers__bits__definition.html#gae115858d0b3a89ebb4d02c68d6f1c4af">00733</a> <span class="preprocessor">#define TIM1_SR2_CC1OF   ((uint8_t)0x02) </span><span class="comment">/*!&lt; Capture/Compare 1 Overcapture Flag mask. */</span>
<a name="l00734"></a>00734 <span class="comment">/*EGR*/</span>
<a name="l00735"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga5aab65aa45a3f697ab1d25336045534a">00735</a> <span class="preprocessor">#define TIM1_EGR_BG      ((uint8_t)0x80) </span><span class="comment">/*!&lt; Break Generation mask. */</span>
<a name="l00736"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga2c1eab296e96d41552da480bb4bba4bf">00736</a> <span class="preprocessor">#define TIM1_EGR_TG      ((uint8_t)0x40) </span><span class="comment">/*!&lt; Trigger Generation mask. */</span>
<a name="l00737"></a><a class="code" href="group__tim1__registers__bits__definition.html#gad055ab77552785b78e9c81775f52df50">00737</a> <span class="preprocessor">#define TIM1_EGR_COMG    ((uint8_t)0x20) </span><span class="comment">/*!&lt; Capture/Compare Control Update Generation mask. */</span>
<a name="l00738"></a><a class="code" href="group__tim1__registers__bits__definition.html#gad10653cd23a855c2172458fc14919843">00738</a> <span class="preprocessor">#define TIM1_EGR_CC4G    ((uint8_t)0x10) </span><span class="comment">/*!&lt; Capture/Compare 4 Generation mask. */</span>
<a name="l00739"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga9692de375259c6c357d5c05600a0f2e0">00739</a> <span class="preprocessor">#define TIM1_EGR_CC3G    ((uint8_t)0x08) </span><span class="comment">/*!&lt; Capture/Compare 3 Generation mask. */</span>
<a name="l00740"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga32d3bb53b6e4619feb9ac4354dcf0626">00740</a> <span class="preprocessor">#define TIM1_EGR_CC2G    ((uint8_t)0x04) </span><span class="comment">/*!&lt; Capture/Compare 2 Generation mask. */</span>
<a name="l00741"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga4a1193fa852f77edcb9f8f3812c3ef6d">00741</a> <span class="preprocessor">#define TIM1_EGR_CC1G    ((uint8_t)0x02) </span><span class="comment">/*!&lt; Capture/Compare 1 Generation mask. */</span>
<a name="l00742"></a><a class="code" href="group__tim1__registers__bits__definition.html#gaec98b2bcaf0c6f501fec51a8eb3a0dde">00742</a> <span class="preprocessor">#define TIM1_EGR_UG      ((uint8_t)0x01) </span><span class="comment">/*!&lt; Update Generation mask. */</span>
<a name="l00743"></a>00743 <span class="comment">/*CCMR*/</span>
<a name="l00744"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga325f88c986b48f1432d0b69d1e79088c">00744</a> <span class="preprocessor">#define TIM1_CCMR_ICxPSC ((uint8_t)0x0C) </span><span class="comment">/*!&lt; Input Capture x Prescaler mask. */</span>
<a name="l00745"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga9899a44d5c5cf99dc9e386a3966c9247">00745</a> <span class="preprocessor">#define TIM1_CCMR_ICxF   ((uint8_t)0xF0) </span><span class="comment">/*!&lt; Input Capture x Filter mask. */</span>
<a name="l00746"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga5126bfa4fa693a1bdae37133f5e8d3ba">00746</a> <span class="preprocessor">#define TIM1_CCMR_OCM    ((uint8_t)0x70) </span><span class="comment">/*!&lt; Output Compare x Mode mask. */</span>
<a name="l00747"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga980f4a46dc1557aa069642bb27a5baae">00747</a> <span class="preprocessor">#define TIM1_CCMR_OCxPE  ((uint8_t)0x08) </span><span class="comment">/*!&lt; Output Compare x Preload Enable mask. */</span>
<a name="l00748"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga82466a8eeefa14e8cf3000170ad54c82">00748</a> <span class="preprocessor">#define TIM1_CCMR_OCxFE  ((uint8_t)0x04) </span><span class="comment">/*!&lt; Output Compare x Fast Enable mask. */</span>
<a name="l00749"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga1b1f988c8ed097833100ebd938cd4249">00749</a> <span class="preprocessor">#define TIM1_CCMR_CCxS   ((uint8_t)0x03) </span><span class="comment">/*!&lt; Capture/Compare x Selection mask. */</span>
<a name="l00750"></a>00750 
<a name="l00751"></a><a class="code" href="group__tim1__registers__bits__definition.html#gab3a012c0ecb282e3f27c11fb6374cbbe">00751</a> <span class="preprocessor">#define CCMR_TIxDirect_Set ((uint8_t)0x01)</span>
<a name="l00752"></a>00752 <span class="preprocessor"></span><span class="comment">/*CCER1*/</span>
<a name="l00753"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga33b24d321c043e61e9277006a4d65009">00753</a> <span class="preprocessor">#define TIM1_CCER1_CC2NP ((uint8_t)0x80) </span><span class="comment">/*!&lt; Capture/Compare 2 Complementary output Polarity mask. */</span>
<a name="l00754"></a><a class="code" href="group__tim1__registers__bits__definition.html#gaaf5caa2508e39a58fc2ec43a47817c9d">00754</a> <span class="preprocessor">#define TIM1_CCER1_CC2NE ((uint8_t)0x40) </span><span class="comment">/*!&lt; Capture/Compare 2 Complementary output enable mask. */</span>
<a name="l00755"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga5539d09eb29e0bfbc17ed6dac66fae29">00755</a> <span class="preprocessor">#define TIM1_CCER1_CC2P  ((uint8_t)0x20) </span><span class="comment">/*!&lt; Capture/Compare 2 output Polarity mask. */</span>
<a name="l00756"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga8bb046c489c8647087f07007e581f6e7">00756</a> <span class="preprocessor">#define TIM1_CCER1_CC2E  ((uint8_t)0x10) </span><span class="comment">/*!&lt; Capture/Compare 2 output enable mask. */</span>
<a name="l00757"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga420ef1ca1c0d76e28307a81fc2118e5d">00757</a> <span class="preprocessor">#define TIM1_CCER1_CC1NP ((uint8_t)0x08) </span><span class="comment">/*!&lt; Capture/Compare 1 Complementary output Polarity mask. */</span>
<a name="l00758"></a><a class="code" href="group__tim1__registers__bits__definition.html#gad342f32a7b4882d537d7a9875d5b555f">00758</a> <span class="preprocessor">#define TIM1_CCER1_CC1NE ((uint8_t)0x04) </span><span class="comment">/*!&lt; Capture/Compare 1 Complementary output enable mask. */</span>
<a name="l00759"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga50ba9b60bec13c17c33a9303fa1b676b">00759</a> <span class="preprocessor">#define TIM1_CCER1_CC1P  ((uint8_t)0x02) </span><span class="comment">/*!&lt; Capture/Compare 1 output Polarity mask. */</span>
<a name="l00760"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga4b704ded4a8d53b01fb5685e6b76bd6e">00760</a> <span class="preprocessor">#define TIM1_CCER1_CC1E  ((uint8_t)0x01) </span><span class="comment">/*!&lt; Capture/Compare 1 output enable mask. */</span>
<a name="l00761"></a>00761 <span class="comment">/*CCER2*/</span>
<a name="l00762"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga72b55fc49ff594c766f996a3cbd8a8cc">00762</a> <span class="preprocessor">#define TIM1_CCER2_CC4P  ((uint8_t)0x20) </span><span class="comment">/*!&lt; Capture/Compare 4 output Polarity mask. */</span>
<a name="l00763"></a><a class="code" href="group__tim1__registers__bits__definition.html#gaac3dc2cb237feb0f4769e3dc66c1d86a">00763</a> <span class="preprocessor">#define TIM1_CCER2_CC4E  ((uint8_t)0x10) </span><span class="comment">/*!&lt; Capture/Compare 4 output enable mask. */</span>
<a name="l00764"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga8e3115b39406d0a74878f0c240993d45">00764</a> <span class="preprocessor">#define TIM1_CCER2_CC3NP ((uint8_t)0x08) </span><span class="comment">/*!&lt; Capture/Compare 3 Complementary output Polarity mask. */</span>
<a name="l00765"></a><a class="code" href="group__tim1__registers__bits__definition.html#gaf543e4d7a2b0691b86646560a9e8938e">00765</a> <span class="preprocessor">#define TIM1_CCER2_CC3NE ((uint8_t)0x04) </span><span class="comment">/*!&lt; Capture/Compare 3 Complementary output enable mask. */</span>
<a name="l00766"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga97eea6552a9e10f7b99365a4873eba32">00766</a> <span class="preprocessor">#define TIM1_CCER2_CC3P  ((uint8_t)0x02) </span><span class="comment">/*!&lt; Capture/Compare 3 output Polarity mask. */</span>
<a name="l00767"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga3f2d324b3d2747fbe29a809acdb0d733">00767</a> <span class="preprocessor">#define TIM1_CCER2_CC3E  ((uint8_t)0x01) </span><span class="comment">/*!&lt; Capture/Compare 3 output enable mask. */</span>
<a name="l00768"></a>00768 <span class="comment">/*CNTRH*/</span>
<a name="l00769"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga60f4ff1ddbd7205a6914697731ada17b">00769</a> <span class="preprocessor">#define TIM1_CNTRH_CNT   ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Counter Value (MSB) mask. */</span>
<a name="l00770"></a>00770 <span class="comment">/*CNTRL*/</span>
<a name="l00771"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga1c23b962c4093b4311d08c69bfda124a">00771</a> <span class="preprocessor">#define TIM1_CNTRL_CNT   ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Counter Value (LSB) mask. */</span>
<a name="l00772"></a>00772 <span class="comment">/*PSCH*/</span>
<a name="l00773"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga3b2f45ddb157dc79449875ae73a7e4eb">00773</a> <span class="preprocessor">#define TIM1_PSCH_PSC    ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Prescaler Value (MSB) mask. */</span>
<a name="l00774"></a>00774 <span class="comment">/*PSCL*/</span>
<a name="l00775"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga945f8e1d67342b952a266346f302dbf7">00775</a> <span class="preprocessor">#define TIM1_PSCL_PSC    ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Prescaler Value (LSB) mask. */</span>
<a name="l00776"></a>00776 <span class="comment">/*ARR*/</span>
<a name="l00777"></a><a class="code" href="group__tim1__registers__bits__definition.html#gae3a3185d0e8cbbf67434debb4f655004">00777</a> <span class="preprocessor">#define TIM1_ARRH_ARR    ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Autoreload Value (MSB) mask. */</span>
<a name="l00778"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga762a6f0fa2ccba29029dc768cefe5438">00778</a> <span class="preprocessor">#define TIM1_ARRL_ARR    ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Autoreload Value (LSB) mask. */</span>
<a name="l00779"></a>00779 <span class="comment">/*RCR*/</span>
<a name="l00780"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga968dcd04f975f226bc4652c9bb89e756">00780</a> <span class="preprocessor">#define TIM1_RCR_REP     ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Repetition Counter Value mask. */</span>
<a name="l00781"></a>00781 <span class="comment">/*CCR1*/</span>
<a name="l00782"></a><a class="code" href="group__tim1__registers__bits__definition.html#gae2d81197a288d9066dc35dd277705d7a">00782</a> <span class="preprocessor">#define TIM1_CCR1H_CCR1  ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 1 Value (MSB) mask. */</span>
<a name="l00783"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga31576d5df27cc74be4fed3af18569d11">00783</a> <span class="preprocessor">#define TIM1_CCR1L_CCR1  ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 1 Value (LSB) mask. */</span>
<a name="l00784"></a>00784 <span class="comment">/*CCR2*/</span>
<a name="l00785"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga7ce5763ad3008adef287118f70e424fd">00785</a> <span class="preprocessor">#define TIM1_CCR2H_CCR2  ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 2 Value (MSB) mask. */</span>
<a name="l00786"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga7e4079b1dc67c781b7f32f3c918dbc8f">00786</a> <span class="preprocessor">#define TIM1_CCR2L_CCR2  ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 2 Value (LSB) mask. */</span>
<a name="l00787"></a>00787 <span class="comment">/*CCR3*/</span>
<a name="l00788"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga15dda294f0c766e3095ae0c507b61b40">00788</a> <span class="preprocessor">#define TIM1_CCR3H_CCR3  ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 3 Value (MSB) mask. */</span>
<a name="l00789"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga70ee96ee4d5eb0249d75c502a82467c4">00789</a> <span class="preprocessor">#define TIM1_CCR3L_CCR3  ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 3 Value (LSB) mask. */</span>
<a name="l00790"></a>00790 <span class="comment">/*CCR4*/</span>
<a name="l00791"></a><a class="code" href="group__tim1__registers__bits__definition.html#gacbee1bb6092ea3c72e309ee401ec72db">00791</a> <span class="preprocessor">#define TIM1_CCR4H_CCR4  ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 4 Value (MSB) mask. */</span>
<a name="l00792"></a><a class="code" href="group__tim1__registers__bits__definition.html#gaf90c6c07c37755ea4869f9e82bc92f0b">00792</a> <span class="preprocessor">#define TIM1_CCR4L_CCR4  ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 4 Value (LSB) mask. */</span>
<a name="l00793"></a>00793 <span class="comment">/*BKR*/</span>
<a name="l00794"></a><a class="code" href="group__tim1__registers__bits__definition.html#gadb318072e8be23eaf525a75835aa2557">00794</a> <span class="preprocessor">#define TIM1_BKR_MOE     ((uint8_t)0x80) </span><span class="comment">/*!&lt; Main Output Enable mask. */</span>
<a name="l00795"></a><a class="code" href="group__tim1__registers__bits__definition.html#gad54ac1049e0ae3084c8843e74fdb0207">00795</a> <span class="preprocessor">#define TIM1_BKR_AOE     ((uint8_t)0x40) </span><span class="comment">/*!&lt; Automatic Output Enable mask. */</span>
<a name="l00796"></a><a class="code" href="group__tim1__registers__bits__definition.html#gadcb8eb1d37f9374050666cb762e2688e">00796</a> <span class="preprocessor">#define TIM1_BKR_BKP     ((uint8_t)0x20) </span><span class="comment">/*!&lt; Break Polarity mask. */</span>
<a name="l00797"></a><a class="code" href="group__tim1__registers__bits__definition.html#gaa0cb4312329c90fe311a0a7fc9504125">00797</a> <span class="preprocessor">#define TIM1_BKR_BKE     ((uint8_t)0x10) </span><span class="comment">/*!&lt; Break Enable mask. */</span>
<a name="l00798"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga3cc095ee4c01586fc2ea933b8f68e657">00798</a> <span class="preprocessor">#define TIM1_BKR_OSSR    ((uint8_t)0x08) </span><span class="comment">/*!&lt; Off-State Selection for Run mode mask. */</span>
<a name="l00799"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga3f3baa204a43ea9254cc9cfe53679a08">00799</a> <span class="preprocessor">#define TIM1_BKR_OSSI    ((uint8_t)0x04) </span><span class="comment">/*!&lt; Off-State Selection for Idle mode mask. */</span>
<a name="l00800"></a><a class="code" href="group__tim1__registers__bits__definition.html#gafac6bd1153f3fc1d9d855b08bf3ba662">00800</a> <span class="preprocessor">#define TIM1_BKR_LOCK    ((uint8_t)0x03) </span><span class="comment">/*!&lt; Lock Configuration mask. */</span>
<a name="l00801"></a>00801 <span class="comment">/*DTR*/</span>
<a name="l00802"></a><a class="code" href="group__tim1__registers__bits__definition.html#gab87a8e9be09b2b18aed32e87b17064b9">00802</a> <span class="preprocessor">#define TIM1_DTR_DTG     ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Dead-Time Generator set-up mask. */</span>
<a name="l00803"></a>00803 <span class="comment">/*OISR*/</span>
<a name="l00804"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga605969b340af0d81e846533aa1bad909">00804</a> <span class="preprocessor">#define TIM1_OISR_OIS4   ((uint8_t)0x40) </span><span class="comment">/*!&lt; Output Idle state 4 (OC4 output) mask. */</span>
<a name="l00805"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga5bdb8afbb64e82fdb61b993b94cefdcb">00805</a> <span class="preprocessor">#define TIM1_OISR_OIS3N  ((uint8_t)0x20) </span><span class="comment">/*!&lt; Output Idle state 3 (OC3N output) mask. */</span>
<a name="l00806"></a><a class="code" href="group__tim1__registers__bits__definition.html#gaa672e88f8755c633f675cedafcfcd1f2">00806</a> <span class="preprocessor">#define TIM1_OISR_OIS3   ((uint8_t)0x10) </span><span class="comment">/*!&lt; Output Idle state 3 (OC3 output) mask. */</span>
<a name="l00807"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga4b092b78c1c46db16c99c4e9a21982d8">00807</a> <span class="preprocessor">#define TIM1_OISR_OIS2N  ((uint8_t)0x08) </span><span class="comment">/*!&lt; Output Idle state 2 (OC2N output) mask. */</span>
<a name="l00808"></a><a class="code" href="group__tim1__registers__bits__definition.html#gade611ebe4bb30917e1dfdc28e6a01995">00808</a> <span class="preprocessor">#define TIM1_OISR_OIS2   ((uint8_t)0x04) </span><span class="comment">/*!&lt; Output Idle state 2 (OC2 output) mask. */</span>
<a name="l00809"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga429bf31ff31c05698b26347532e12cc6">00809</a> <span class="preprocessor">#define TIM1_OISR_OIS1N  ((uint8_t)0x02) </span><span class="comment">/*!&lt; Output Idle state 1 (OC1N output) mask. */</span>
<a name="l00810"></a><a class="code" href="group__tim1__registers__bits__definition.html#ga694ff0f07abd9f91b500922d2ff1cdd0">00810</a> <span class="preprocessor">#define TIM1_OISR_OIS1   ((uint8_t)0x01) </span><span class="comment">/*!&lt; Output Idle state 1 (OC1 output) mask. */</span>
<a name="l00811"></a>00811 <span class="comment">/**</span>
<a name="l00812"></a>00812 <span class="comment">  * @}</span>
<a name="l00813"></a>00813 <span class="comment">  */</span>
<a name="l00814"></a>00814 
<a name="l00815"></a>00815 <span class="comment">/*----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00816"></a>00816 <span class="comment">/**</span>
<a name="l00817"></a>00817 <span class="comment">  * @brief  16-bit timer (TIM2)</span>
<a name="l00818"></a>00818 <span class="comment">  */</span>
<a name="l00819"></a>00819 
<a name="l00820"></a><a class="code" href="structtim2__struct.html">00820</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structtim2__struct.html" title="16-bit timer (TIM2)">TIM2_struct</a>
<a name="l00821"></a>00821 {
<a name="l00822"></a><a class="code" href="structtim2__struct.html#a055fcc8baf60e1b19c4ad0ef4cdb7dea">00822</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim2__struct.html#a055fcc8baf60e1b19c4ad0ef4cdb7dea">CR1</a>;   <span class="comment">/*!&lt; control register 1 */</span>
<a name="l00823"></a>00823 <span class="preprocessor">#if defined(STM8S103) || defined(STM8S003) || defined(STM8S001)</span>
<a name="l00824"></a>00824 <span class="preprocessor"></span>        <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED1; <span class="comment">/*!&lt; Reserved register */</span>
<a name="l00825"></a>00825         <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED2; <span class="comment">/*!&lt; Reserved register */</span>
<a name="l00826"></a>00826 <span class="preprocessor">#endif</span>
<a name="l00827"></a><a class="code" href="structtim2__struct.html#a47772d6bd4f66a7f239a89d20c701c22">00827</a> <span class="preprocessor"></span>  <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim2__struct.html#a47772d6bd4f66a7f239a89d20c701c22">IER</a>;   <span class="comment">/*!&lt; interrupt enable register */</span>
<a name="l00828"></a><a class="code" href="structtim2__struct.html#a8ee811c5c55cf36e70fc5822b6c0b20d">00828</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim2__struct.html#a8ee811c5c55cf36e70fc5822b6c0b20d">SR1</a>;   <span class="comment">/*!&lt; status register 1 */</span>
<a name="l00829"></a><a class="code" href="structtim2__struct.html#a8924b4f8ede8cd9cbe030ee802333a27">00829</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim2__struct.html#a8924b4f8ede8cd9cbe030ee802333a27">SR2</a>;   <span class="comment">/*!&lt; status register 2 */</span>
<a name="l00830"></a><a class="code" href="structtim2__struct.html#ab994568c0725d731b8eb5b81096fe4e6">00830</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim2__struct.html#ab994568c0725d731b8eb5b81096fe4e6">EGR</a>;   <span class="comment">/*!&lt; event generation register */</span>
<a name="l00831"></a><a class="code" href="structtim2__struct.html#a416b97712000640e52592ea0ce1bf916">00831</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim2__struct.html#a416b97712000640e52592ea0ce1bf916">CCMR1</a>; <span class="comment">/*!&lt; CC mode register 1 */</span>
<a name="l00832"></a><a class="code" href="structtim2__struct.html#a9116a126e111a60aba739f42a0f0ba7d">00832</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim2__struct.html#a9116a126e111a60aba739f42a0f0ba7d">CCMR2</a>; <span class="comment">/*!&lt; CC mode register 2 */</span>
<a name="l00833"></a><a class="code" href="structtim2__struct.html#a3f9e8a472df4f80ddf85546c5011ccc8">00833</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim2__struct.html#a3f9e8a472df4f80ddf85546c5011ccc8">CCMR3</a>; <span class="comment">/*!&lt; CC mode register 3 */</span>
<a name="l00834"></a><a class="code" href="structtim2__struct.html#ac62c191d30de2d4e663eda45a432d708">00834</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim2__struct.html#ac62c191d30de2d4e663eda45a432d708">CCER1</a>; <span class="comment">/*!&lt; CC enable register 1 */</span>
<a name="l00835"></a><a class="code" href="structtim2__struct.html#ac5cb2be9984ba3d13d00445e50951c7d">00835</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim2__struct.html#ac5cb2be9984ba3d13d00445e50951c7d">CCER2</a>; <span class="comment">/*!&lt; CC enable register 2 */</span>
<a name="l00836"></a><a class="code" href="structtim2__struct.html#ad3b478e6a75e5fa6674eddef380093c9">00836</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim2__struct.html#ad3b478e6a75e5fa6674eddef380093c9">CNTRH</a>; <span class="comment">/*!&lt; counter high */</span>
<a name="l00837"></a><a class="code" href="structtim2__struct.html#a6f1c94854277f0bc8411407a340dac0f">00837</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim2__struct.html#a6f1c94854277f0bc8411407a340dac0f">CNTRL</a>; <span class="comment">/*!&lt; counter low */</span>
<a name="l00838"></a><a class="code" href="structtim2__struct.html#a843428acbc08cd6d90084abfd06e8d2b">00838</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim2__struct.html#a843428acbc08cd6d90084abfd06e8d2b">PSCR</a>;  <span class="comment">/*!&lt; prescaler register */</span>
<a name="l00839"></a><a class="code" href="structtim2__struct.html#ae36fef823355d93f44ce117d728e67a3">00839</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim2__struct.html#ae36fef823355d93f44ce117d728e67a3">ARRH</a>;  <span class="comment">/*!&lt; auto-reload register high */</span>
<a name="l00840"></a><a class="code" href="structtim2__struct.html#acfbe1fa303b221d6ede1c1346376e269">00840</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim2__struct.html#acfbe1fa303b221d6ede1c1346376e269">ARRL</a>;  <span class="comment">/*!&lt; auto-reload register low */</span>
<a name="l00841"></a><a class="code" href="structtim2__struct.html#aa1e72b9b1142790225a1d923d10209ae">00841</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim2__struct.html#aa1e72b9b1142790225a1d923d10209ae">CCR1H</a>; <span class="comment">/*!&lt; capture/compare register 1 high */</span>
<a name="l00842"></a><a class="code" href="structtim2__struct.html#acf49c04a716b7100d28895fee5e3021f">00842</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim2__struct.html#acf49c04a716b7100d28895fee5e3021f">CCR1L</a>; <span class="comment">/*!&lt; capture/compare register 1 low */</span>
<a name="l00843"></a><a class="code" href="structtim2__struct.html#ad33ec245b8a13c3dd53559edad146185">00843</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim2__struct.html#ad33ec245b8a13c3dd53559edad146185">CCR2H</a>; <span class="comment">/*!&lt; capture/compare register 2 high */</span>
<a name="l00844"></a><a class="code" href="structtim2__struct.html#aaa8e531ada3629aac89f6f87c6c81dfd">00844</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim2__struct.html#aaa8e531ada3629aac89f6f87c6c81dfd">CCR2L</a>; <span class="comment">/*!&lt; capture/compare register 2 low */</span>
<a name="l00845"></a><a class="code" href="structtim2__struct.html#a4d8d451a180eabd4fea33eaf8c2013e1">00845</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim2__struct.html#a4d8d451a180eabd4fea33eaf8c2013e1">CCR3H</a>; <span class="comment">/*!&lt; capture/compare register 3 high */</span>
<a name="l00846"></a><a class="code" href="structtim2__struct.html#ad4bfcca0017e7ebe347affc012b7f3f9">00846</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim2__struct.html#ad4bfcca0017e7ebe347affc012b7f3f9">CCR3L</a>; <span class="comment">/*!&lt; capture/compare register 3 low */</span>
<a name="l00847"></a>00847 }
<a name="l00848"></a>00848 <a class="code" href="stm8s_8h.html#af030340e026f3b4821f71c728406e681" title="16-bit timer (TIM2)">TIM2_TypeDef</a>;
<a name="l00849"></a>00849 <span class="comment"></span>
<a name="l00850"></a>00850 <span class="comment">/** @addtogroup TIM2_Registers_Reset_Value</span>
<a name="l00851"></a>00851 <span class="comment">  * @{</span>
<a name="l00852"></a>00852 <span class="comment">  */</span>
<a name="l00853"></a>00853 
<a name="l00854"></a><a class="code" href="group__tim2__registers__reset__value.html#gafbcc943cd9eb6cb1934f00473a37116e">00854</a> <span class="preprocessor">#define TIM2_CR1_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00855"></a><a class="code" href="group__tim2__registers__reset__value.html#ga42122c141fa2226d17f2b4b17bfbb371">00855</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_IER_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00856"></a><a class="code" href="group__tim2__registers__reset__value.html#gae7c0055114fcd5660fca83d9ace3f23c">00856</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_SR1_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00857"></a><a class="code" href="group__tim2__registers__reset__value.html#gaf86404b2b6409f1a8a83d43e14538e8b">00857</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_SR2_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00858"></a><a class="code" href="group__tim2__registers__reset__value.html#gac6659ae930dd3794cd44977661ff0d00">00858</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_EGR_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00859"></a><a class="code" href="group__tim2__registers__reset__value.html#ga803afcfae72dc55eb5285122ab19be4c">00859</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCMR1_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00860"></a><a class="code" href="group__tim2__registers__reset__value.html#ga07d531b1d6ce0453fce52a13353a0069">00860</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCMR2_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00861"></a><a class="code" href="group__tim2__registers__reset__value.html#gaee9b3ef988ab8607fede3a566ee8d341">00861</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCMR3_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00862"></a><a class="code" href="group__tim2__registers__reset__value.html#gaf6e3a67908d7b8ca6e75b70034c6a494">00862</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCER1_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00863"></a><a class="code" href="group__tim2__registers__reset__value.html#ga96528d796da32b7da92f0a2dd940c944">00863</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCER2_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00864"></a><a class="code" href="group__tim2__registers__reset__value.html#ga50b772303fc88c58a8969d4fe9c9b636">00864</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CNTRH_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00865"></a><a class="code" href="group__tim2__registers__reset__value.html#ga9abf8fd6ed94e3e64ebb72ec4de17322">00865</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CNTRL_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00866"></a><a class="code" href="group__tim2__registers__reset__value.html#ga709cb9e1510cb15a4b7905f1a77e2f17">00866</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_PSCR_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l00867"></a><a class="code" href="group__tim2__registers__reset__value.html#ga8945d71163182146030cfcf3192752e7">00867</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_ARRH_RESET_VALUE  ((uint8_t)0xFF)</span>
<a name="l00868"></a><a class="code" href="group__tim2__registers__reset__value.html#gaf5c46242ea8e257e94f46ac402aaa898">00868</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_ARRL_RESET_VALUE  ((uint8_t)0xFF)</span>
<a name="l00869"></a><a class="code" href="group__tim2__registers__reset__value.html#gaed565f7e6341611ce6f5749d7cf0ed02">00869</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCR1H_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00870"></a><a class="code" href="group__tim2__registers__reset__value.html#gaca133b6be48950dd2d23ba13c6be56cc">00870</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCR1L_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00871"></a><a class="code" href="group__tim2__registers__reset__value.html#gaeeab3d05638356cafdacb0de4aaf38d9">00871</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCR2H_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00872"></a><a class="code" href="group__tim2__registers__reset__value.html#ga21d6348131bec7578ef0c2be17e72307">00872</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCR2L_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00873"></a><a class="code" href="group__tim2__registers__reset__value.html#ga2e4a50504ae97c2c41f4850ab0f10534">00873</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCR3H_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00874"></a><a class="code" href="group__tim2__registers__reset__value.html#gaa0b66bf00d54bb7595c52635c906b049">00874</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCR3L_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00875"></a>00875 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00876"></a>00876 <span class="comment">/**</span>
<a name="l00877"></a>00877 <span class="comment">  * @}</span>
<a name="l00878"></a>00878 <span class="comment">  */</span>
<a name="l00879"></a>00879 <span class="comment"></span>
<a name="l00880"></a>00880 <span class="comment">/** @addtogroup TIM2_Registers_Bits_Definition</span>
<a name="l00881"></a>00881 <span class="comment">  * @{</span>
<a name="l00882"></a>00882 <span class="comment">  */</span>
<a name="l00883"></a>00883 <span class="comment">/*CR1*/</span>
<a name="l00884"></a><a class="code" href="group__tim2__registers__bits__definition.html#gad308dee00c6a348d536f87145518e818">00884</a> <span class="preprocessor">#define TIM2_CR1_ARPE    ((uint8_t)0x80) </span><span class="comment">/*!&lt; Auto-Reload Preload Enable mask. */</span>
<a name="l00885"></a><a class="code" href="group__tim2__registers__bits__definition.html#ga6ef64647676f4909d560722245c187f3">00885</a> <span class="preprocessor">#define TIM2_CR1_OPM     ((uint8_t)0x08) </span><span class="comment">/*!&lt; One Pulse Mode mask. */</span>
<a name="l00886"></a><a class="code" href="group__tim2__registers__bits__definition.html#ga9f8b61777649a6e04fa2208726dda870">00886</a> <span class="preprocessor">#define TIM2_CR1_URS     ((uint8_t)0x04) </span><span class="comment">/*!&lt; Update Request Source mask. */</span>
<a name="l00887"></a><a class="code" href="group__tim2__registers__bits__definition.html#gac73d1db6a83b27ea7704dbcb8ec954f9">00887</a> <span class="preprocessor">#define TIM2_CR1_UDIS    ((uint8_t)0x02) </span><span class="comment">/*!&lt; Update DIsable mask. */</span>
<a name="l00888"></a><a class="code" href="group__tim2__registers__bits__definition.html#gaae5e23481581e8a419c0411141ac3382">00888</a> <span class="preprocessor">#define TIM2_CR1_CEN     ((uint8_t)0x01) </span><span class="comment">/*!&lt; Counter Enable mask. */</span>
<a name="l00889"></a>00889 <span class="comment">/*IER*/</span>
<a name="l00890"></a><a class="code" href="group__tim2__registers__bits__definition.html#ga73ce8e96449d192196a8577063e99c9f">00890</a> <span class="preprocessor">#define TIM2_IER_CC3IE   ((uint8_t)0x08) </span><span class="comment">/*!&lt; Capture/Compare 3 Interrupt Enable mask. */</span>
<a name="l00891"></a><a class="code" href="group__tim2__registers__bits__definition.html#ga8d65cc554f42291a572229451b35239c">00891</a> <span class="preprocessor">#define TIM2_IER_CC2IE   ((uint8_t)0x04) </span><span class="comment">/*!&lt; Capture/Compare 2 Interrupt Enable mask. */</span>
<a name="l00892"></a><a class="code" href="group__tim2__registers__bits__definition.html#gac7e6ca403c6ad07e9e0a8938ec6f5262">00892</a> <span class="preprocessor">#define TIM2_IER_CC1IE   ((uint8_t)0x02) </span><span class="comment">/*!&lt; Capture/Compare 1 Interrupt Enable mask. */</span>
<a name="l00893"></a><a class="code" href="group__tim2__registers__bits__definition.html#ga08e1d684c3c8a9259a713fb3f308346b">00893</a> <span class="preprocessor">#define TIM2_IER_UIE     ((uint8_t)0x01) </span><span class="comment">/*!&lt; Update Interrupt Enable mask. */</span>
<a name="l00894"></a>00894 <span class="comment">/*SR1*/</span>
<a name="l00895"></a><a class="code" href="group__tim2__registers__bits__definition.html#ga9f1bebe187d036a0f37fcd66722c303d">00895</a> <span class="preprocessor">#define TIM2_SR1_CC3IF   ((uint8_t)0x08) </span><span class="comment">/*!&lt; Capture/Compare 3 Interrupt Flag mask. */</span>
<a name="l00896"></a><a class="code" href="group__tim2__registers__bits__definition.html#ga7e258e75e6e3f5af94401b10cd6d7de6">00896</a> <span class="preprocessor">#define TIM2_SR1_CC2IF   ((uint8_t)0x04) </span><span class="comment">/*!&lt; Capture/Compare 2 Interrupt Flag mask. */</span>
<a name="l00897"></a><a class="code" href="group__tim2__registers__bits__definition.html#gacc672628de584fab827b81e05113348c">00897</a> <span class="preprocessor">#define TIM2_SR1_CC1IF   ((uint8_t)0x02) </span><span class="comment">/*!&lt; Capture/Compare 1 Interrupt Flag mask. */</span>
<a name="l00898"></a><a class="code" href="group__tim2__registers__bits__definition.html#gaabb9f16328d5eed963f564d499bb1dd4">00898</a> <span class="preprocessor">#define TIM2_SR1_UIF     ((uint8_t)0x01) </span><span class="comment">/*!&lt; Update Interrupt Flag mask. */</span>
<a name="l00899"></a>00899 <span class="comment">/*SR2*/</span>
<a name="l00900"></a><a class="code" href="group__tim2__registers__bits__definition.html#ga461953035b43834db8efaaee8322aedb">00900</a> <span class="preprocessor">#define TIM2_SR2_CC3OF   ((uint8_t)0x08) </span><span class="comment">/*!&lt; Capture/Compare 3 Overcapture Flag mask. */</span>
<a name="l00901"></a><a class="code" href="group__tim2__registers__bits__definition.html#ga48baaaf8a6dfb5aa638104c3f645f39d">00901</a> <span class="preprocessor">#define TIM2_SR2_CC2OF   ((uint8_t)0x04) </span><span class="comment">/*!&lt; Capture/Compare 2 Overcapture Flag mask. */</span>
<a name="l00902"></a><a class="code" href="group__tim2__registers__bits__definition.html#gaebfad885f9812fc77f520a14586b6eab">00902</a> <span class="preprocessor">#define TIM2_SR2_CC1OF   ((uint8_t)0x02) </span><span class="comment">/*!&lt; Capture/Compare 1 Overcapture Flag mask. */</span>
<a name="l00903"></a>00903 <span class="comment">/*EGR*/</span>
<a name="l00904"></a><a class="code" href="group__tim2__registers__bits__definition.html#ga8497286e129ead09fff1c011a900e82d">00904</a> <span class="preprocessor">#define TIM2_EGR_CC3G    ((uint8_t)0x08) </span><span class="comment">/*!&lt; Capture/Compare 3 Generation mask. */</span>
<a name="l00905"></a><a class="code" href="group__tim2__registers__bits__definition.html#gab3bfc9eb788c5d911d693cecc682d786">00905</a> <span class="preprocessor">#define TIM2_EGR_CC2G    ((uint8_t)0x04) </span><span class="comment">/*!&lt; Capture/Compare 2 Generation mask. */</span>
<a name="l00906"></a><a class="code" href="group__tim2__registers__bits__definition.html#gaf46a977ffdb6cedc3118e4a50fdfa0e0">00906</a> <span class="preprocessor">#define TIM2_EGR_CC1G    ((uint8_t)0x02) </span><span class="comment">/*!&lt; Capture/Compare 1 Generation mask. */</span>
<a name="l00907"></a><a class="code" href="group__tim2__registers__bits__definition.html#gaf2386e4022e338c107bd119d7ca0a09e">00907</a> <span class="preprocessor">#define TIM2_EGR_UG      ((uint8_t)0x01) </span><span class="comment">/*!&lt; Update Generation mask. */</span>
<a name="l00908"></a>00908 <span class="comment">/*CCMR*/</span>
<a name="l00909"></a><a class="code" href="group__tim2__registers__bits__definition.html#ga404554f3b6fe758294f1e399c06db923">00909</a> <span class="preprocessor">#define TIM2_CCMR_ICxPSC ((uint8_t)0x0C) </span><span class="comment">/*!&lt; Input Capture x Prescaler mask. */</span>
<a name="l00910"></a><a class="code" href="group__tim2__registers__bits__definition.html#gad48dd355849324db3911ee7d0250ba05">00910</a> <span class="preprocessor">#define TIM2_CCMR_ICxF   ((uint8_t)0xF0) </span><span class="comment">/*!&lt; Input Capture x Filter mask. */</span>
<a name="l00911"></a><a class="code" href="group__tim2__registers__bits__definition.html#gadac9c5ec090b17a62d337faa022ff35f">00911</a> <span class="preprocessor">#define TIM2_CCMR_OCM    ((uint8_t)0x70) </span><span class="comment">/*!&lt; Output Compare x Mode mask. */</span>
<a name="l00912"></a><a class="code" href="group__tim2__registers__bits__definition.html#ga7839e778c53eda1efd273e5e4e9d0e05">00912</a> <span class="preprocessor">#define TIM2_CCMR_OCxPE  ((uint8_t)0x08) </span><span class="comment">/*!&lt; Output Compare x Preload Enable mask. */</span>
<a name="l00913"></a><a class="code" href="group__tim2__registers__bits__definition.html#gaf3aad3ed042360f42bf3439aa795112f">00913</a> <span class="preprocessor">#define TIM2_CCMR_CCxS   ((uint8_t)0x03) </span><span class="comment">/*!&lt; Capture/Compare x Selection mask. */</span>
<a name="l00914"></a>00914 <span class="comment">/*CCER1*/</span>
<a name="l00915"></a><a class="code" href="group__tim2__registers__bits__definition.html#ga06c85e7f70e9ba220bfe20e03f0ae86b">00915</a> <span class="preprocessor">#define TIM2_CCER1_CC2P  ((uint8_t)0x20) </span><span class="comment">/*!&lt; Capture/Compare 2 output Polarity mask. */</span>
<a name="l00916"></a><a class="code" href="group__tim2__registers__bits__definition.html#gaf0ee2c57474e963db4a61c0117c34169">00916</a> <span class="preprocessor">#define TIM2_CCER1_CC2E  ((uint8_t)0x10) </span><span class="comment">/*!&lt; Capture/Compare 2 output enable mask. */</span>
<a name="l00917"></a><a class="code" href="group__tim2__registers__bits__definition.html#gaa6d1c7715a59227d6bd7b3f826fc9ee1">00917</a> <span class="preprocessor">#define TIM2_CCER1_CC1P  ((uint8_t)0x02) </span><span class="comment">/*!&lt; Capture/Compare 1 output Polarity mask. */</span>
<a name="l00918"></a><a class="code" href="group__tim2__registers__bits__definition.html#ga079575f218a89683c43562f17f9585d3">00918</a> <span class="preprocessor">#define TIM2_CCER1_CC1E  ((uint8_t)0x01) </span><span class="comment">/*!&lt; Capture/Compare 1 output enable mask. */</span>
<a name="l00919"></a>00919 <span class="comment">/*CCER2*/</span>
<a name="l00920"></a><a class="code" href="group__tim2__registers__bits__definition.html#gacab35dda57a043d1438623aae34e7a8e">00920</a> <span class="preprocessor">#define TIM2_CCER2_CC3P  ((uint8_t)0x02) </span><span class="comment">/*!&lt; Capture/Compare 3 output Polarity mask. */</span>
<a name="l00921"></a><a class="code" href="group__tim2__registers__bits__definition.html#ga51259953f7673bba8594bdb9b545229c">00921</a> <span class="preprocessor">#define TIM2_CCER2_CC3E  ((uint8_t)0x01) </span><span class="comment">/*!&lt; Capture/Compare 3 output enable mask. */</span>
<a name="l00922"></a>00922 <span class="comment">/*CNTR*/</span>
<a name="l00923"></a><a class="code" href="group__tim2__registers__bits__definition.html#gac31466490933570a03070db86793f2bc">00923</a> <span class="preprocessor">#define TIM2_CNTRH_CNT   ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Counter Value (MSB) mask. */</span>
<a name="l00924"></a><a class="code" href="group__tim2__registers__bits__definition.html#gab2299eb02b10369b7becf4fb3074b651">00924</a> <span class="preprocessor">#define TIM2_CNTRL_CNT   ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Counter Value (LSB) mask. */</span>
<a name="l00925"></a>00925 <span class="comment">/*PSCR*/</span>
<a name="l00926"></a><a class="code" href="group__tim2__registers__bits__definition.html#gaf0693560bc4f1df7f904105687568635">00926</a> <span class="preprocessor">#define TIM2_PSCR_PSC    ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Prescaler Value (MSB) mask. */</span>
<a name="l00927"></a>00927 <span class="comment">/*ARR*/</span>
<a name="l00928"></a><a class="code" href="group__tim2__registers__bits__definition.html#ga233062262fec9a8953645072237b9f70">00928</a> <span class="preprocessor">#define TIM2_ARRH_ARR    ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Autoreload Value (MSB) mask. */</span>
<a name="l00929"></a><a class="code" href="group__tim2__registers__bits__definition.html#ga043f15de0d44f8581182b15bebbb52c5">00929</a> <span class="preprocessor">#define TIM2_ARRL_ARR    ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Autoreload Value (LSB) mask. */</span>
<a name="l00930"></a>00930 <span class="comment">/*CCR1*/</span>
<a name="l00931"></a><a class="code" href="group__tim2__registers__bits__definition.html#gae66210842c26d97dacb2337c92ef9d96">00931</a> <span class="preprocessor">#define TIM2_CCR1H_CCR1  ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 1 Value (MSB) mask. */</span>
<a name="l00932"></a><a class="code" href="group__tim2__registers__bits__definition.html#ga7374bd916477a04c92bad0e7e5a25cce">00932</a> <span class="preprocessor">#define TIM2_CCR1L_CCR1  ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 1 Value (LSB) mask. */</span>
<a name="l00933"></a>00933 <span class="comment">/*CCR2*/</span>
<a name="l00934"></a><a class="code" href="group__tim2__registers__bits__definition.html#gabaf8bc384a483a0c7bc95a21a57f3cf2">00934</a> <span class="preprocessor">#define TIM2_CCR2H_CCR2  ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 2 Value (MSB) mask. */</span>
<a name="l00935"></a><a class="code" href="group__tim2__registers__bits__definition.html#gae5015a3d7119a938c16771207bfc8f0e">00935</a> <span class="preprocessor">#define TIM2_CCR2L_CCR2  ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 2 Value (LSB) mask. */</span>
<a name="l00936"></a>00936 <span class="comment">/*CCR3*/</span>
<a name="l00937"></a><a class="code" href="group__tim2__registers__bits__definition.html#ga090388d6a2e7058fec474247080ee9cb">00937</a> <span class="preprocessor">#define TIM2_CCR3H_CCR3  ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 3 Value (MSB) mask. */</span>
<a name="l00938"></a><a class="code" href="group__tim2__registers__bits__definition.html#gad9088cf5f1d6600f62d443b3d987b643">00938</a> <span class="preprocessor">#define TIM2_CCR3L_CCR3  ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 3 Value (LSB) mask. */</span>
<a name="l00939"></a>00939 <span class="comment"></span>
<a name="l00940"></a>00940 <span class="comment">/**</span>
<a name="l00941"></a>00941 <span class="comment">  * @}</span>
<a name="l00942"></a>00942 <span class="comment">  */</span>
<a name="l00943"></a>00943 
<a name="l00944"></a>00944 <span class="comment">/*----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00945"></a>00945 <span class="comment">/**</span>
<a name="l00946"></a>00946 <span class="comment">  * @brief  16-bit timer (TIM3)</span>
<a name="l00947"></a>00947 <span class="comment">  */</span>
<a name="l00948"></a><a class="code" href="structtim3__struct.html">00948</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structtim3__struct.html" title="16-bit timer (TIM3)">TIM3_struct</a>
<a name="l00949"></a>00949 {
<a name="l00950"></a><a class="code" href="structtim3__struct.html#ac87babd57f56166a78271c49e1c0386d">00950</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim3__struct.html#ac87babd57f56166a78271c49e1c0386d">CR1</a>;   <span class="comment">/*!&lt; control register 1 */</span>
<a name="l00951"></a><a class="code" href="structtim3__struct.html#aaf68222599eab38594edc9fd75ca92be">00951</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim3__struct.html#aaf68222599eab38594edc9fd75ca92be">IER</a>;   <span class="comment">/*!&lt; interrupt enable register */</span>
<a name="l00952"></a><a class="code" href="structtim3__struct.html#a28f67b2574aea04f5f451cb89f73dcda">00952</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim3__struct.html#a28f67b2574aea04f5f451cb89f73dcda">SR1</a>;   <span class="comment">/*!&lt; status register 1 */</span>
<a name="l00953"></a><a class="code" href="structtim3__struct.html#a6e377526948f29f6b1d655c5613e5966">00953</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim3__struct.html#a6e377526948f29f6b1d655c5613e5966">SR2</a>;   <span class="comment">/*!&lt; status register 2 */</span>
<a name="l00954"></a><a class="code" href="structtim3__struct.html#aab264d44e5665dfea8dc08dd8cde7020">00954</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim3__struct.html#aab264d44e5665dfea8dc08dd8cde7020">EGR</a>;   <span class="comment">/*!&lt; event generation register */</span>
<a name="l00955"></a><a class="code" href="structtim3__struct.html#a652793563f919bf9746f63df87d2dab7">00955</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim3__struct.html#a652793563f919bf9746f63df87d2dab7">CCMR1</a>; <span class="comment">/*!&lt; CC mode register 1 */</span>
<a name="l00956"></a><a class="code" href="structtim3__struct.html#ab3c9468f42146f7271e27c318c4df973">00956</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim3__struct.html#ab3c9468f42146f7271e27c318c4df973">CCMR2</a>; <span class="comment">/*!&lt; CC mode register 2 */</span>
<a name="l00957"></a><a class="code" href="structtim3__struct.html#a63010b82c22f83732b4e6f377c3ee333">00957</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim3__struct.html#a63010b82c22f83732b4e6f377c3ee333">CCER1</a>; <span class="comment">/*!&lt; CC enable register 1 */</span>
<a name="l00958"></a><a class="code" href="structtim3__struct.html#a011653c1f55725f11bd0155ba8a92480">00958</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim3__struct.html#a011653c1f55725f11bd0155ba8a92480">CNTRH</a>; <span class="comment">/*!&lt; counter high */</span>
<a name="l00959"></a><a class="code" href="structtim3__struct.html#a855295df48d449d016f278ba7965b2f2">00959</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim3__struct.html#a855295df48d449d016f278ba7965b2f2">CNTRL</a>; <span class="comment">/*!&lt; counter low */</span>
<a name="l00960"></a><a class="code" href="structtim3__struct.html#a4295b5e8cceae76485df131da580becb">00960</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim3__struct.html#a4295b5e8cceae76485df131da580becb">PSCR</a>;  <span class="comment">/*!&lt; prescaler register */</span>
<a name="l00961"></a><a class="code" href="structtim3__struct.html#a8c01c2b7a499f6afffdb2415d5f33587">00961</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim3__struct.html#a8c01c2b7a499f6afffdb2415d5f33587">ARRH</a>;  <span class="comment">/*!&lt; auto-reload register high */</span>
<a name="l00962"></a><a class="code" href="structtim3__struct.html#aa1b1911e5975241780688f9387b3b372">00962</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim3__struct.html#aa1b1911e5975241780688f9387b3b372">ARRL</a>;  <span class="comment">/*!&lt; auto-reload register low */</span>
<a name="l00963"></a><a class="code" href="structtim3__struct.html#ac0d18b4c6651114623d61aef54ddcbd5">00963</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim3__struct.html#ac0d18b4c6651114623d61aef54ddcbd5">CCR1H</a>; <span class="comment">/*!&lt; capture/compare register 1 high */</span>
<a name="l00964"></a><a class="code" href="structtim3__struct.html#a0367a51ada715906d4343f2f445fc5c4">00964</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim3__struct.html#a0367a51ada715906d4343f2f445fc5c4">CCR1L</a>; <span class="comment">/*!&lt; capture/compare register 1 low */</span>
<a name="l00965"></a><a class="code" href="structtim3__struct.html#af7520c5c0e2e6b2c46870c88b516e542">00965</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim3__struct.html#af7520c5c0e2e6b2c46870c88b516e542">CCR2H</a>; <span class="comment">/*!&lt; capture/compare register 2 high */</span>
<a name="l00966"></a><a class="code" href="structtim3__struct.html#a022603cf690580eaddf969d1eb03d04b">00966</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim3__struct.html#a022603cf690580eaddf969d1eb03d04b">CCR2L</a>; <span class="comment">/*!&lt; capture/compare register 2 low */</span>
<a name="l00967"></a>00967 }
<a name="l00968"></a>00968 <a class="code" href="stm8s_8h.html#a97820ed91f28ee2cd1a4a7994e1dea07" title="16-bit timer (TIM3)">TIM3_TypeDef</a>;
<a name="l00969"></a>00969 <span class="comment"></span>
<a name="l00970"></a>00970 <span class="comment">/** @addtogroup TIM3_Registers_Reset_Value</span>
<a name="l00971"></a>00971 <span class="comment">  * @{</span>
<a name="l00972"></a>00972 <span class="comment">  */</span>
<a name="l00973"></a>00973 
<a name="l00974"></a><a class="code" href="group__tim3__registers__reset__value.html#gaad2984cd419231609145ffc9e0bb8155">00974</a> <span class="preprocessor">#define TIM3_CR1_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00975"></a><a class="code" href="group__tim3__registers__reset__value.html#gafac5b6f21ff92601c9a57075f340b805">00975</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM3_IER_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00976"></a><a class="code" href="group__tim3__registers__reset__value.html#gaf538acd93c7cacea1854c27d7b5e53b6">00976</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM3_SR1_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00977"></a><a class="code" href="group__tim3__registers__reset__value.html#gaf4d68a36354d1e95e40da2a5ec284ccb">00977</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM3_SR2_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00978"></a><a class="code" href="group__tim3__registers__reset__value.html#gae7e6d0b01b4c643d9c4546d8de48f490">00978</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM3_EGR_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l00979"></a><a class="code" href="group__tim3__registers__reset__value.html#gac8fd731b56248f259c52bb23957eaabe">00979</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM3_CCMR1_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00980"></a><a class="code" href="group__tim3__registers__reset__value.html#gaba67563353f276f87b798421a777f459">00980</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM3_CCMR2_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00981"></a><a class="code" href="group__tim3__registers__reset__value.html#ga4f39fbaebc7a3592e6f7fcf06e5440f2">00981</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM3_CCER1_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00982"></a><a class="code" href="group__tim3__registers__reset__value.html#gaf3ad5fcfac93661c27e33d823406f51d">00982</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM3_CNTRH_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00983"></a><a class="code" href="group__tim3__registers__reset__value.html#gaf8bec9eca895a47d117accd828ed736e">00983</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM3_CNTRL_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00984"></a><a class="code" href="group__tim3__registers__reset__value.html#gaa7298c118352f076ecc2a9019ce2d27f">00984</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM3_PSCR_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l00985"></a><a class="code" href="group__tim3__registers__reset__value.html#ga44f4dfd23aeaf3ee66b6c542fbcdf0c9">00985</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM3_ARRH_RESET_VALUE  ((uint8_t)0xFF)</span>
<a name="l00986"></a><a class="code" href="group__tim3__registers__reset__value.html#ga54c834d90fcf0b1364160fa047fcc13b">00986</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM3_ARRL_RESET_VALUE  ((uint8_t)0xFF)</span>
<a name="l00987"></a><a class="code" href="group__tim3__registers__reset__value.html#ga7438a8bc6d661eb45eead05e39f24ff0">00987</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM3_CCR1H_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00988"></a><a class="code" href="group__tim3__registers__reset__value.html#gaa75c77a33559a40059cd1f999fefcd26">00988</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM3_CCR1L_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00989"></a><a class="code" href="group__tim3__registers__reset__value.html#gaae3e68f67dd72c2806b804b4920b80ff">00989</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM3_CCR2H_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00990"></a><a class="code" href="group__tim3__registers__reset__value.html#ga50d977cd617afaa8b0c41cb6086ed370">00990</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM3_CCR2L_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l00991"></a>00991 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00992"></a>00992 <span class="comment">/**</span>
<a name="l00993"></a>00993 <span class="comment">  * @}</span>
<a name="l00994"></a>00994 <span class="comment">  */</span>
<a name="l00995"></a>00995 <span class="comment"></span>
<a name="l00996"></a>00996 <span class="comment">/** @addtogroup TIM3_Registers_Bits_Definition</span>
<a name="l00997"></a>00997 <span class="comment">  * @{</span>
<a name="l00998"></a>00998 <span class="comment">  */</span>
<a name="l00999"></a>00999 <span class="comment">/*CR1*/</span>
<a name="l01000"></a><a class="code" href="group__tim3__registers__bits__definition.html#gacef3dbcb9177eaeab1d62440e8845a3b">01000</a> <span class="preprocessor">#define TIM3_CR1_ARPE    ((uint8_t)0x80) </span><span class="comment">/*!&lt; Auto-Reload Preload Enable mask. */</span>
<a name="l01001"></a><a class="code" href="group__tim3__registers__bits__definition.html#gae3ffec96783fd119b8fdf2eb94c4e9c1">01001</a> <span class="preprocessor">#define TIM3_CR1_OPM     ((uint8_t)0x08) </span><span class="comment">/*!&lt; One Pulse Mode mask. */</span>
<a name="l01002"></a><a class="code" href="group__tim3__registers__bits__definition.html#ga5ed60f2ed3a3b23a389c2cdce4ef867f">01002</a> <span class="preprocessor">#define TIM3_CR1_URS     ((uint8_t)0x04) </span><span class="comment">/*!&lt; Update Request Source mask. */</span>
<a name="l01003"></a><a class="code" href="group__tim3__registers__bits__definition.html#ga55257bec19d84c7b7d0cc0559cdf7f0d">01003</a> <span class="preprocessor">#define TIM3_CR1_UDIS    ((uint8_t)0x02) </span><span class="comment">/*!&lt; Update DIsable mask. */</span>
<a name="l01004"></a><a class="code" href="group__tim3__registers__bits__definition.html#gafc4ae7e648e4c8d00d6f041289ff5fb4">01004</a> <span class="preprocessor">#define TIM3_CR1_CEN     ((uint8_t)0x01) </span><span class="comment">/*!&lt; Counter Enable mask. */</span>
<a name="l01005"></a>01005 <span class="comment">/*IER*/</span>
<a name="l01006"></a><a class="code" href="group__tim3__registers__bits__definition.html#ga7f5f9183675da6f1250fd4b1f3b50928">01006</a> <span class="preprocessor">#define TIM3_IER_CC2IE   ((uint8_t)0x04) </span><span class="comment">/*!&lt; Capture/Compare 2 Interrupt Enable mask. */</span>
<a name="l01007"></a><a class="code" href="group__tim3__registers__bits__definition.html#gaf340732c729d1003ff5d0629adcef756">01007</a> <span class="preprocessor">#define TIM3_IER_CC1IE   ((uint8_t)0x02) </span><span class="comment">/*!&lt; Capture/Compare 1 Interrupt Enable mask. */</span>
<a name="l01008"></a><a class="code" href="group__tim3__registers__bits__definition.html#ga2cbe4e0e4a59da2ee36c887cbb45ef80">01008</a> <span class="preprocessor">#define TIM3_IER_UIE     ((uint8_t)0x01) </span><span class="comment">/*!&lt; Update Interrupt Enable mask. */</span>
<a name="l01009"></a>01009 <span class="comment">/*SR1*/</span>
<a name="l01010"></a><a class="code" href="group__tim3__registers__bits__definition.html#ga6561d66db384935a633d2e0476541072">01010</a> <span class="preprocessor">#define TIM3_SR1_CC2IF   ((uint8_t)0x04) </span><span class="comment">/*!&lt; Capture/Compare 2 Interrupt Flag mask. */</span>
<a name="l01011"></a><a class="code" href="group__tim3__registers__bits__definition.html#ga4098f5e452f5c0e11687e86891bbdcc6">01011</a> <span class="preprocessor">#define TIM3_SR1_CC1IF   ((uint8_t)0x02) </span><span class="comment">/*!&lt; Capture/Compare 1 Interrupt Flag mask. */</span>
<a name="l01012"></a><a class="code" href="group__tim3__registers__bits__definition.html#ga94b9b96cbb8237ed43af177655c23d04">01012</a> <span class="preprocessor">#define TIM3_SR1_UIF     ((uint8_t)0x01) </span><span class="comment">/*!&lt; Update Interrupt Flag mask. */</span>
<a name="l01013"></a>01013 <span class="comment">/*SR2*/</span>
<a name="l01014"></a><a class="code" href="group__tim3__registers__bits__definition.html#gad3502a088571a2262d584e5d3ed020ac">01014</a> <span class="preprocessor">#define TIM3_SR2_CC2OF   ((uint8_t)0x04) </span><span class="comment">/*!&lt; Capture/Compare 2 Overcapture Flag mask. */</span>
<a name="l01015"></a><a class="code" href="group__tim3__registers__bits__definition.html#ga783bff41cc85ab90fa13290ec9eda14e">01015</a> <span class="preprocessor">#define TIM3_SR2_CC1OF   ((uint8_t)0x02) </span><span class="comment">/*!&lt; Capture/Compare 1 Overcapture Flag mask. */</span>
<a name="l01016"></a>01016 <span class="comment">/*EGR*/</span>
<a name="l01017"></a><a class="code" href="group__tim3__registers__bits__definition.html#ga71f2a05708af2d2e8c494c44ef739be0">01017</a> <span class="preprocessor">#define TIM3_EGR_CC2G    ((uint8_t)0x04) </span><span class="comment">/*!&lt; Capture/Compare 2 Generation mask. */</span>
<a name="l01018"></a><a class="code" href="group__tim3__registers__bits__definition.html#ga919028bbe1c93ae00e114ee91247676a">01018</a> <span class="preprocessor">#define TIM3_EGR_CC1G    ((uint8_t)0x02) </span><span class="comment">/*!&lt; Capture/Compare 1 Generation mask. */</span>
<a name="l01019"></a><a class="code" href="group__tim3__registers__bits__definition.html#ga54312286c34f74295766d732ccd3ad19">01019</a> <span class="preprocessor">#define TIM3_EGR_UG      ((uint8_t)0x01) </span><span class="comment">/*!&lt; Update Generation mask. */</span>
<a name="l01020"></a>01020 <span class="comment">/*CCMR*/</span>
<a name="l01021"></a><a class="code" href="group__tim3__registers__bits__definition.html#ga06ceb586486e2456114b12470540f1b8">01021</a> <span class="preprocessor">#define TIM3_CCMR_ICxPSC ((uint8_t)0x0C) </span><span class="comment">/*!&lt; Input Capture x Prescaler mask. */</span>
<a name="l01022"></a><a class="code" href="group__tim3__registers__bits__definition.html#gabc7d02f7d7a37f9faaf6c9df308493fe">01022</a> <span class="preprocessor">#define TIM3_CCMR_ICxF   ((uint8_t)0xF0) </span><span class="comment">/*!&lt; Input Capture x Filter mask. */</span>
<a name="l01023"></a><a class="code" href="group__tim3__registers__bits__definition.html#ga25da617e0a1f018f0ae7ba0c03dacee4">01023</a> <span class="preprocessor">#define TIM3_CCMR_OCM    ((uint8_t)0x70) </span><span class="comment">/*!&lt; Output Compare x Mode mask. */</span>
<a name="l01024"></a><a class="code" href="group__tim3__registers__bits__definition.html#gafaf2a14f28fefcba76a469a55d5b7ea7">01024</a> <span class="preprocessor">#define TIM3_CCMR_OCxPE  ((uint8_t)0x08) </span><span class="comment">/*!&lt; Output Compare x Preload Enable mask. */</span>
<a name="l01025"></a><a class="code" href="group__tim3__registers__bits__definition.html#ga007a7751b4059c50c6e74b9c06f7fb8a">01025</a> <span class="preprocessor">#define TIM3_CCMR_CCxS   ((uint8_t)0x03) </span><span class="comment">/*!&lt; Capture/Compare x Selection mask. */</span>
<a name="l01026"></a>01026 <span class="comment">/*CCER1*/</span>
<a name="l01027"></a><a class="code" href="group__tim3__registers__bits__definition.html#ga7ec2347351f6952ffbd5e919c83da477">01027</a> <span class="preprocessor">#define TIM3_CCER1_CC2P  ((uint8_t)0x20) </span><span class="comment">/*!&lt; Capture/Compare 2 output Polarity mask. */</span>
<a name="l01028"></a><a class="code" href="group__tim3__registers__bits__definition.html#ga325d19bac2db82002d651f032c2b9568">01028</a> <span class="preprocessor">#define TIM3_CCER1_CC2E  ((uint8_t)0x10) </span><span class="comment">/*!&lt; Capture/Compare 2 output enable mask. */</span>
<a name="l01029"></a><a class="code" href="group__tim3__registers__bits__definition.html#ga933e5314cf862a28d86e4dca2d983a50">01029</a> <span class="preprocessor">#define TIM3_CCER1_CC1P  ((uint8_t)0x02) </span><span class="comment">/*!&lt; Capture/Compare 1 output Polarity mask. */</span>
<a name="l01030"></a><a class="code" href="group__tim3__registers__bits__definition.html#gaf92b1a888d042820722737c7e9fdaeb2">01030</a> <span class="preprocessor">#define TIM3_CCER1_CC1E  ((uint8_t)0x01) </span><span class="comment">/*!&lt; Capture/Compare 1 output enable mask. */</span>
<a name="l01031"></a>01031 <span class="comment">/*CNTR*/</span>
<a name="l01032"></a><a class="code" href="group__tim3__registers__bits__definition.html#gad6aa022b1b7b0384e5e3073197ba14fb">01032</a> <span class="preprocessor">#define TIM3_CNTRH_CNT   ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Counter Value (MSB) mask. */</span>
<a name="l01033"></a><a class="code" href="group__tim3__registers__bits__definition.html#gacaf5d50d5d3d671c75ced93126b50080">01033</a> <span class="preprocessor">#define TIM3_CNTRL_CNT   ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Counter Value (LSB) mask. */</span>
<a name="l01034"></a>01034 <span class="comment">/*PSCR*/</span>
<a name="l01035"></a><a class="code" href="group__tim3__registers__bits__definition.html#gabb3a2573f662e1a1d168d71cebce3547">01035</a> <span class="preprocessor">#define TIM3_PSCR_PSC    ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Prescaler Value (MSB) mask. */</span>
<a name="l01036"></a>01036 <span class="comment">/*ARR*/</span>
<a name="l01037"></a><a class="code" href="group__tim3__registers__bits__definition.html#gae0e7543c67a11cae077cd5a493b6e228">01037</a> <span class="preprocessor">#define TIM3_ARRH_ARR    ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Autoreload Value (MSB) mask. */</span>
<a name="l01038"></a><a class="code" href="group__tim3__registers__bits__definition.html#gac62afaaff210ee39da7b8f490957d278">01038</a> <span class="preprocessor">#define TIM3_ARRL_ARR    ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Autoreload Value (LSB) mask. */</span>
<a name="l01039"></a>01039 <span class="comment">/*CCR1*/</span>
<a name="l01040"></a><a class="code" href="group__tim3__registers__bits__definition.html#gac7b7a2e1dc9d1e5b37266d954e9df5fe">01040</a> <span class="preprocessor">#define TIM3_CCR1H_CCR1  ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 1 Value (MSB) mask. */</span>
<a name="l01041"></a><a class="code" href="group__tim3__registers__bits__definition.html#ga0808ce10193af80192f63b4be47275a9">01041</a> <span class="preprocessor">#define TIM3_CCR1L_CCR1  ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 1 Value (LSB) mask. */</span>
<a name="l01042"></a>01042 <span class="comment">/*CCR2*/</span>
<a name="l01043"></a><a class="code" href="group__tim3__registers__bits__definition.html#ga0ee06a32c1bcbdf3ed6a8b24cbe132ea">01043</a> <span class="preprocessor">#define TIM3_CCR2H_CCR2  ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 2 Value (MSB) mask. */</span>
<a name="l01044"></a><a class="code" href="group__tim3__registers__bits__definition.html#gaf5e8cdd20d4e475768b9f385d5b0c947">01044</a> <span class="preprocessor">#define TIM3_CCR2L_CCR2  ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 2 Value (LSB) mask. */</span>
<a name="l01045"></a>01045 <span class="comment">/**</span>
<a name="l01046"></a>01046 <span class="comment">  * @}</span>
<a name="l01047"></a>01047 <span class="comment">  */</span>
<a name="l01048"></a>01048 
<a name="l01049"></a>01049 <span class="comment">/*----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l01050"></a>01050 <span class="comment">/**</span>
<a name="l01051"></a>01051 <span class="comment">  * @brief  8-bit system timer (TIM4)</span>
<a name="l01052"></a>01052 <span class="comment">  */</span>
<a name="l01053"></a>01053 
<a name="l01054"></a><a class="code" href="structtim4__struct.html">01054</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structtim4__struct.html" title="8-bit system timer (TIM4)">TIM4_struct</a>
<a name="l01055"></a>01055 {
<a name="l01056"></a><a class="code" href="structtim4__struct.html#aa3c99b563eb30223837d9d3971f440cd">01056</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim4__struct.html#aa3c99b563eb30223837d9d3971f440cd">CR1</a>;  <span class="comment">/*!&lt; control register 1 */</span>
<a name="l01057"></a>01057 <span class="preprocessor">#if defined(STM8S103) || defined(STM8S003) || defined(STM8S001)</span>
<a name="l01058"></a>01058 <span class="preprocessor"></span>        <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED1; <span class="comment">/*!&lt; Reserved register */</span>
<a name="l01059"></a>01059         <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED2; <span class="comment">/*!&lt; Reserved register */</span>
<a name="l01060"></a>01060 <span class="preprocessor">#endif</span>
<a name="l01061"></a><a class="code" href="structtim4__struct.html#a12b30caa3d685543c59451dc7751414a">01061</a> <span class="preprocessor"></span>  <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim4__struct.html#a12b30caa3d685543c59451dc7751414a">IER</a>;  <span class="comment">/*!&lt; interrupt enable register */</span>
<a name="l01062"></a><a class="code" href="structtim4__struct.html#a7cbcbc309d8c3816a52fd52472f013c5">01062</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim4__struct.html#a7cbcbc309d8c3816a52fd52472f013c5">SR1</a>;  <span class="comment">/*!&lt; status register 1 */</span>
<a name="l01063"></a><a class="code" href="structtim4__struct.html#aadce0d634b91d03b08427c0cee03f621">01063</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim4__struct.html#aadce0d634b91d03b08427c0cee03f621">EGR</a>;  <span class="comment">/*!&lt; event generation register */</span>
<a name="l01064"></a><a class="code" href="structtim4__struct.html#a84b60b520a9e0caacd0d765b30fc0a07">01064</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim4__struct.html#a84b60b520a9e0caacd0d765b30fc0a07">CNTR</a>; <span class="comment">/*!&lt; counter register */</span>
<a name="l01065"></a><a class="code" href="structtim4__struct.html#a160146da30bad413b07ff194cffcc27b">01065</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim4__struct.html#a160146da30bad413b07ff194cffcc27b">PSCR</a>; <span class="comment">/*!&lt; prescaler register */</span>
<a name="l01066"></a><a class="code" href="structtim4__struct.html#ab2b43ebe7565235be66d6118f19bf449">01066</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim4__struct.html#ab2b43ebe7565235be66d6118f19bf449">ARR</a>;  <span class="comment">/*!&lt; auto-reload register */</span>
<a name="l01067"></a>01067 }
<a name="l01068"></a>01068 <a class="code" href="stm8s_8h.html#ac7654376864c3cdd871cf4f001a8eac4" title="8-bit system timer (TIM4)">TIM4_TypeDef</a>;
<a name="l01069"></a>01069 <span class="comment"></span>
<a name="l01070"></a>01070 <span class="comment">/** @addtogroup TIM4_Registers_Reset_Value</span>
<a name="l01071"></a>01071 <span class="comment">  * @{</span>
<a name="l01072"></a>01072 <span class="comment">  */</span>
<a name="l01073"></a>01073 
<a name="l01074"></a><a class="code" href="group__tim4__registers__reset__value.html#ga238d4e69861e5800e5347735900968a2">01074</a> <span class="preprocessor">#define TIM4_CR1_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01075"></a><a class="code" href="group__tim4__registers__reset__value.html#ga48aead25d540e51abeb3a936d1c1b388">01075</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM4_IER_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01076"></a><a class="code" href="group__tim4__registers__reset__value.html#ga11408d3b130d705f6d91eeda11f1a0e5">01076</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM4_SR1_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01077"></a><a class="code" href="group__tim4__registers__reset__value.html#ga0067fffc0ae27ed63c7fda1470b468c5">01077</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM4_EGR_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01078"></a><a class="code" href="group__tim4__registers__reset__value.html#gaafdf61ffefb7105d9fbdbca4fb38be28">01078</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM4_CNTR_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01079"></a><a class="code" href="group__tim4__registers__reset__value.html#gac7b3efb0287c1b7460b4fcb180515f8c">01079</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM4_PSCR_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01080"></a><a class="code" href="group__tim4__registers__reset__value.html#ga2cfbf14fffcb068a34355766be81b1e5">01080</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM4_ARR_RESET_VALUE  ((uint8_t)0xFF)</span>
<a name="l01081"></a>01081 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01082"></a>01082 <span class="comment">/**</span>
<a name="l01083"></a>01083 <span class="comment">  * @}</span>
<a name="l01084"></a>01084 <span class="comment">  */</span>
<a name="l01085"></a>01085 <span class="comment"></span>
<a name="l01086"></a>01086 <span class="comment">/** @addtogroup TIM4_Registers_Bits_Definition</span>
<a name="l01087"></a>01087 <span class="comment">  * @{</span>
<a name="l01088"></a>01088 <span class="comment">  */</span>
<a name="l01089"></a>01089 <span class="comment">/*CR1*/</span>
<a name="l01090"></a><a class="code" href="group__tim4__registers__bits__definition.html#ga3310e53c5e014595648bd8208213d538">01090</a> <span class="preprocessor">#define TIM4_CR1_ARPE ((uint8_t)0x80) </span><span class="comment">/*!&lt; Auto-Reload Preload Enable mask. */</span>
<a name="l01091"></a><a class="code" href="group__tim4__registers__bits__definition.html#ga722923bfda83f04bd8f84d99741ec89e">01091</a> <span class="preprocessor">#define TIM4_CR1_OPM  ((uint8_t)0x08) </span><span class="comment">/*!&lt; One Pulse Mode mask. */</span>
<a name="l01092"></a><a class="code" href="group__tim4__registers__bits__definition.html#ga55400df0d37d3550a9d7188053b9d765">01092</a> <span class="preprocessor">#define TIM4_CR1_URS  ((uint8_t)0x04) </span><span class="comment">/*!&lt; Update Request Source mask. */</span>
<a name="l01093"></a><a class="code" href="group__tim4__registers__bits__definition.html#gaa8f85bea0fae9ac232854022758f1b1c">01093</a> <span class="preprocessor">#define TIM4_CR1_UDIS ((uint8_t)0x02) </span><span class="comment">/*!&lt; Update DIsable mask. */</span>
<a name="l01094"></a><a class="code" href="group__tim4__registers__bits__definition.html#gacdcf4e81c6793c625106b2d9b75f4ea5">01094</a> <span class="preprocessor">#define TIM4_CR1_CEN  ((uint8_t)0x01) </span><span class="comment">/*!&lt; Counter Enable mask. */</span>
<a name="l01095"></a>01095 <span class="comment">/*IER*/</span>
<a name="l01096"></a><a class="code" href="group__tim4__registers__bits__definition.html#ga51d45ec6b3ac976082776591ca91a543">01096</a> <span class="preprocessor">#define TIM4_IER_UIE  ((uint8_t)0x01) </span><span class="comment">/*!&lt; Update Interrupt Enable mask. */</span>
<a name="l01097"></a>01097 <span class="comment">/*SR1*/</span>
<a name="l01098"></a><a class="code" href="group__tim4__registers__bits__definition.html#ga925e587e55d96319f23f7a74f8a2f4fe">01098</a> <span class="preprocessor">#define TIM4_SR1_UIF  ((uint8_t)0x01) </span><span class="comment">/*!&lt; Update Interrupt Flag mask. */</span>
<a name="l01099"></a>01099 <span class="comment">/*EGR*/</span>
<a name="l01100"></a><a class="code" href="group__tim4__registers__bits__definition.html#ga933ce7891923e334ec762d195d04efe2">01100</a> <span class="preprocessor">#define TIM4_EGR_UG   ((uint8_t)0x01) </span><span class="comment">/*!&lt; Update Generation mask. */</span>
<a name="l01101"></a>01101 <span class="comment">/*CNTR*/</span>
<a name="l01102"></a><a class="code" href="group__tim4__registers__bits__definition.html#ga924d1aa92e1a76165cf7dbf8f99b9274">01102</a> <span class="preprocessor">#define TIM4_CNTR_CNT ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Counter Value (LSB) mask. */</span>
<a name="l01103"></a>01103 <span class="comment">/*PSCR*/</span>
<a name="l01104"></a><a class="code" href="group__tim4__registers__bits__definition.html#gacfba02fde6763cb79e7c191c45bfce0c">01104</a> <span class="preprocessor">#define TIM4_PSCR_PSC ((uint8_t)0x07) </span><span class="comment">/*!&lt; Prescaler Value  mask. */</span>
<a name="l01105"></a>01105 <span class="comment">/*ARR*/</span>
<a name="l01106"></a><a class="code" href="group__tim4__registers__bits__definition.html#gaeefbcedf88f6340aa9c2f40280689dc2">01106</a> <span class="preprocessor">#define TIM4_ARR_ARR  ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Autoreload Value mask. */</span>
<a name="l01107"></a>01107 <span class="comment"></span>
<a name="l01108"></a>01108 <span class="comment">/**</span>
<a name="l01109"></a>01109 <span class="comment">  * @}</span>
<a name="l01110"></a>01110 <span class="comment">  */</span>
<a name="l01111"></a>01111 
<a name="l01112"></a>01112 <span class="comment">/*----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l01113"></a>01113 <span class="comment">/**</span>
<a name="l01114"></a>01114 <span class="comment">  * @brief  16-bit timer with synchro module (TIM5)</span>
<a name="l01115"></a>01115 <span class="comment">  */</span>
<a name="l01116"></a>01116 
<a name="l01117"></a><a class="code" href="structtim5__struct.html">01117</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structtim5__struct.html" title="16-bit timer with synchro module (TIM5)">TIM5_struct</a>
<a name="l01118"></a>01118 {
<a name="l01119"></a><a class="code" href="structtim5__struct.html#a53c1f5c255eb11c8fcdf5aca6aa0f708">01119</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim5__struct.html#a53c1f5c255eb11c8fcdf5aca6aa0f708">CR1</a>;       <span class="comment">/*!&lt;TIM5 Control Register 1                */</span>
<a name="l01120"></a><a class="code" href="structtim5__struct.html#ac02b3c4982fc4e1652b218c98e03a305">01120</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim5__struct.html#ac02b3c4982fc4e1652b218c98e03a305">CR2</a>;       <span class="comment">/*!&lt;TIM5 Control Register 2                */</span>
<a name="l01121"></a><a class="code" href="structtim5__struct.html#a3d678fe672436deaef7e07f5252db688">01121</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim5__struct.html#a3d678fe672436deaef7e07f5252db688">SMCR</a>;      <span class="comment">/*!&lt;TIM5 Slave Mode Control Register       */</span>
<a name="l01122"></a><a class="code" href="structtim5__struct.html#a47439d0bee1de9655baec41b22cb4e80">01122</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim5__struct.html#a47439d0bee1de9655baec41b22cb4e80">IER</a>;       <span class="comment">/*!&lt;TIM5 Interrupt Enable Register         */</span>
<a name="l01123"></a><a class="code" href="structtim5__struct.html#a3ed7ddaf6fa96471cd3456754ea6506e">01123</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim5__struct.html#a3ed7ddaf6fa96471cd3456754ea6506e">SR1</a>;       <span class="comment">/*!&lt;TIM5 Status Register 1                 */</span>
<a name="l01124"></a><a class="code" href="structtim5__struct.html#a1bcf0d1699b265071443426df6c60c70">01124</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim5__struct.html#a1bcf0d1699b265071443426df6c60c70">SR2</a>;       <span class="comment">/*!&lt;TIM5 Status Register 2                 */</span>
<a name="l01125"></a><a class="code" href="structtim5__struct.html#a9b2cd83bb9ab3f21883f75d4e1bd0144">01125</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim5__struct.html#a9b2cd83bb9ab3f21883f75d4e1bd0144">EGR</a>;       <span class="comment">/*!&lt;TIM5 Event Generation Register         */</span>
<a name="l01126"></a><a class="code" href="structtim5__struct.html#aa1052980fb92db42af4b7d42439fd36b">01126</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim5__struct.html#aa1052980fb92db42af4b7d42439fd36b">CCMR1</a>;     <span class="comment">/*!&lt;TIM5 Capture/Compare Mode Register 1   */</span>
<a name="l01127"></a><a class="code" href="structtim5__struct.html#a9f4deb9c318619d1d338d4910ced0aa6">01127</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim5__struct.html#a9f4deb9c318619d1d338d4910ced0aa6">CCMR2</a>;     <span class="comment">/*!&lt;TIM5 Capture/Compare Mode Register 2   */</span>
<a name="l01128"></a><a class="code" href="structtim5__struct.html#a555c1b8625d285d05e6084201bb28537">01128</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim5__struct.html#a555c1b8625d285d05e6084201bb28537">CCMR3</a>;     <span class="comment">/*!&lt;TIM5 Capture/Compare Mode Register 3   */</span>
<a name="l01129"></a><a class="code" href="structtim5__struct.html#aadfec44b1e5c218115049a6c26ab135a">01129</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim5__struct.html#aadfec44b1e5c218115049a6c26ab135a">CCER1</a>;     <span class="comment">/*!&lt;TIM5 Capture/Compare Enable Register 1 */</span>
<a name="l01130"></a><a class="code" href="structtim5__struct.html#a3ad911601e02329326a5de2e261257db">01130</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim5__struct.html#a3ad911601e02329326a5de2e261257db">CCER2</a>;     <span class="comment">/*!&lt;TIM5 Capture/Compare Enable Register 2 */</span>
<a name="l01131"></a><a class="code" href="structtim5__struct.html#ad315ce9478cdac43a0c4aa7845e72b26">01131</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim5__struct.html#ad315ce9478cdac43a0c4aa7845e72b26">CNTRH</a>;     <span class="comment">/*!&lt;TIM5 Counter High                      */</span>
<a name="l01132"></a><a class="code" href="structtim5__struct.html#a8cb0d522b9638087d1be26a17f388f59">01132</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim5__struct.html#a8cb0d522b9638087d1be26a17f388f59">CNTRL</a>;     <span class="comment">/*!&lt;TIM5 Counter Low                       */</span>
<a name="l01133"></a><a class="code" href="structtim5__struct.html#a1aa950ec5d471cfcdb4ee43944dc7512">01133</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim5__struct.html#a1aa950ec5d471cfcdb4ee43944dc7512">PSCR</a>;      <span class="comment">/*!&lt;TIM5 Prescaler Register                */</span>
<a name="l01134"></a><a class="code" href="structtim5__struct.html#a46653eb40d6cef9ea769a4f2628cfd7d">01134</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim5__struct.html#a46653eb40d6cef9ea769a4f2628cfd7d">ARRH</a>;      <span class="comment">/*!&lt;TIM5 Auto-Reload Register High         */</span>
<a name="l01135"></a><a class="code" href="structtim5__struct.html#a35464eec9f1ff2ae59691d104a33f97f">01135</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim5__struct.html#a35464eec9f1ff2ae59691d104a33f97f">ARRL</a>;      <span class="comment">/*!&lt;TIM5 Auto-Reload Register Low          */</span>
<a name="l01136"></a><a class="code" href="structtim5__struct.html#a261977b2f896de6119e007912fd896fa">01136</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim5__struct.html#a261977b2f896de6119e007912fd896fa">CCR1H</a>;     <span class="comment">/*!&lt;TIM5 Capture/Compare Register 1 High   */</span>
<a name="l01137"></a><a class="code" href="structtim5__struct.html#a165f1b15cf54d2bb9a67a51402009e94">01137</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim5__struct.html#a165f1b15cf54d2bb9a67a51402009e94">CCR1L</a>;     <span class="comment">/*!&lt;TIM5 Capture/Compare Register 1 Low    */</span>
<a name="l01138"></a><a class="code" href="structtim5__struct.html#aca14109ac2579da250de820899e96bf1">01138</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim5__struct.html#aca14109ac2579da250de820899e96bf1">CCR2H</a>;     <span class="comment">/*!&lt;TIM5 Capture/Compare Register 2 High   */</span>
<a name="l01139"></a><a class="code" href="structtim5__struct.html#abafe778adad5d79c223a2ef171d9c574">01139</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim5__struct.html#abafe778adad5d79c223a2ef171d9c574">CCR2L</a>;     <span class="comment">/*!&lt;TIM5 Capture/Compare Register 2 Low    */</span>
<a name="l01140"></a><a class="code" href="structtim5__struct.html#a1c86e0d84c6cbed3c5f023cdb42df5fc">01140</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim5__struct.html#a1c86e0d84c6cbed3c5f023cdb42df5fc">CCR3H</a>;     <span class="comment">/*!&lt;TIM5 Capture/Compare Register 3 High   */</span>
<a name="l01141"></a><a class="code" href="structtim5__struct.html#ada396db52f261a327a6d9f694e57edf7">01141</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim5__struct.html#ada396db52f261a327a6d9f694e57edf7">CCR3L</a>;     <span class="comment">/*!&lt;TIM5 Capture/Compare Register 3 Low    */</span>
<a name="l01142"></a>01142 }<a class="code" href="stm8s_8h.html#a846fe083d66ed31f47242eb372c752d3" title="16-bit timer with synchro module (TIM5)">TIM5_TypeDef</a>;
<a name="l01143"></a>01143 <span class="comment"></span>
<a name="l01144"></a>01144 <span class="comment">/** @addtogroup TIM5_Registers_Reset_Value</span>
<a name="l01145"></a>01145 <span class="comment">  * @{</span>
<a name="l01146"></a>01146 <span class="comment">  */</span>
<a name="l01147"></a>01147 
<a name="l01148"></a><a class="code" href="group__tim5__registers__reset__value.html#gaa6c82b5535da02f9e2c3a17b18f79099">01148</a> <span class="preprocessor">#define TIM5_CR1_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l01149"></a><a class="code" href="group__tim5__registers__reset__value.html#gac0bfc6acd4a99b369d6ecccef501ea6f">01149</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM5_CR2_RESET_VALUE     ((uint8_t)0x00)</span>
<a name="l01150"></a><a class="code" href="group__tim5__registers__reset__value.html#ga31b06c1b8fae5f89702fb98ef66ce2eb">01150</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM5_SMCR_RESET_VALUE    ((uint8_t)0x00)</span>
<a name="l01151"></a><a class="code" href="group__tim5__registers__reset__value.html#ga06ac5223432c919f2e86fdc1cd956b80">01151</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM5_IER_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l01152"></a><a class="code" href="group__tim5__registers__reset__value.html#gaadfad85f62ddb148bf5bd121a1c978a8">01152</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM5_SR1_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l01153"></a><a class="code" href="group__tim5__registers__reset__value.html#ga2bbaf629f61b7e92ad88ea8fd0010a6d">01153</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM5_SR2_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l01154"></a><a class="code" href="group__tim5__registers__reset__value.html#ga732d3f6b6fe1724ef0abbbce9284433c">01154</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM5_EGR_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l01155"></a><a class="code" href="group__tim5__registers__reset__value.html#ga4709dfc16a40c20c42d29eff3f1bd19e">01155</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM5_CCMR1_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01156"></a><a class="code" href="group__tim5__registers__reset__value.html#ga907acdc8ca7369609785de50ef253bb0">01156</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM5_CCMR2_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01157"></a><a class="code" href="group__tim5__registers__reset__value.html#gae2b7e5f82886b2c669b6fd8fb756dbc0">01157</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM5_CCMR3_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01158"></a><a class="code" href="group__tim5__registers__reset__value.html#ga4067042f7d2f3972de6fd906377abec1">01158</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM5_CCER1_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01159"></a><a class="code" href="group__tim5__registers__reset__value.html#ga698b2aa17e6b6f126c352b1684cba390">01159</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM5_CCER2_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01160"></a><a class="code" href="group__tim5__registers__reset__value.html#ga8b15610af2bebf067be1f7b884ae4df7">01160</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM5_CNTRH_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01161"></a><a class="code" href="group__tim5__registers__reset__value.html#ga62bd57200dbc284a85465bebafb4a810">01161</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM5_CNTRL_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01162"></a><a class="code" href="group__tim5__registers__reset__value.html#ga323657d6d04d9fe02baad7116fc6fd60">01162</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM5_PSCR_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01163"></a><a class="code" href="group__tim5__registers__reset__value.html#ga9d244a4298d5fc55041b48884bdf1227">01163</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM5_ARRH_RESET_VALUE  ((uint8_t)0xFF)</span>
<a name="l01164"></a><a class="code" href="group__tim5__registers__reset__value.html#ga93481301a9298ec688d2da3ee407edbe">01164</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM5_ARRL_RESET_VALUE  ((uint8_t)0xFF)</span>
<a name="l01165"></a><a class="code" href="group__tim5__registers__reset__value.html#ga4e49eb741b3aa1ca80e5f1f09d11718c">01165</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM5_CCR1H_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01166"></a><a class="code" href="group__tim5__registers__reset__value.html#ga649cd6e79c3a4b281b976caf0dc290f3">01166</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM5_CCR1L_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01167"></a><a class="code" href="group__tim5__registers__reset__value.html#ga1f4017f7f9be3d1e192eaa9e2fbd4f0d">01167</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM5_CCR2H_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01168"></a><a class="code" href="group__tim5__registers__reset__value.html#ga9c757c0464dc4e46878ea95faae35869">01168</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM5_CCR2L_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01169"></a><a class="code" href="group__tim5__registers__reset__value.html#ga9979b4675d732cf85102c2a509ea4691">01169</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM5_CCR3H_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01170"></a><a class="code" href="group__tim5__registers__reset__value.html#ga6a7452f66304589645121e08e07a5a5d">01170</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM5_CCR3L_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01171"></a>01171 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01172"></a>01172 <span class="comment">/**</span>
<a name="l01173"></a>01173 <span class="comment">  * @}</span>
<a name="l01174"></a>01174 <span class="comment">  */</span>
<a name="l01175"></a>01175 <span class="comment"></span>
<a name="l01176"></a>01176 <span class="comment">/** @addtogroup TIM5_Registers_Bits_Definition</span>
<a name="l01177"></a>01177 <span class="comment">  * @{</span>
<a name="l01178"></a>01178 <span class="comment">  */</span>
<a name="l01179"></a>01179 <span class="comment">/* CR1*/</span>
<a name="l01180"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga0937b1acd43806e284964883677b7662">01180</a> <span class="preprocessor">#define TIM5_CR1_ARPE           ((uint8_t)0x80) </span><span class="comment">/*!&lt; Auto-Reload Preload Enable mask. */</span>
<a name="l01181"></a><a class="code" href="group__tim5__registers__bits__definition.html#gae93edf3eb4b829ba260a9986c00708f0">01181</a> <span class="preprocessor">#define TIM5_CR1_OPM            ((uint8_t)0x08) </span><span class="comment">/*!&lt; One Pulse Mode mask. */</span>
<a name="l01182"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga2f21c9720d3d064d48ea1afc916556fd">01182</a> <span class="preprocessor">#define TIM5_CR1_URS            ((uint8_t)0x04) </span><span class="comment">/*!&lt; Update Request Source mask. */</span>
<a name="l01183"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga4730980d843def56c8fb4df3a787e633">01183</a> <span class="preprocessor">#define TIM5_CR1_UDIS           ((uint8_t)0x02) </span><span class="comment">/*!&lt; Update DIsable mask. */</span>
<a name="l01184"></a><a class="code" href="group__tim5__registers__bits__definition.html#gab744cf6fca71cb1d197734e242dac87b">01184</a> <span class="preprocessor">#define TIM5_CR1_CEN            ((uint8_t)0x01) </span><span class="comment">/*!&lt; Counter Enable mask. */</span>
<a name="l01185"></a>01185 <span class="comment">/* CR2*/</span>
<a name="l01186"></a><a class="code" href="group__tim5__registers__bits__definition.html#gaeaaa60d0adf5ccd4d84759902a8a9cb6">01186</a> <span class="preprocessor">#define TIM5_CR2_TI1S           ((uint8_t)0x80) </span><span class="comment">/*!&lt; TI1S Selection Mask. */</span>
<a name="l01187"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga8c6dbe578811f6d9e7b297c757aa61cc">01187</a> <span class="preprocessor">#define TIM5_CR2_MMS              ((uint8_t)0x70) </span><span class="comment">/*!&lt; MMS Selection Mask. */</span>
<a name="l01188"></a>01188 <span class="comment">/* SMCR*/</span>
<a name="l01189"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga189884d60366f00c3a52c0471055e05b">01189</a> <span class="preprocessor">#define TIM5_SMCR_MSM           ((uint8_t)0x80) </span><span class="comment">/*!&lt; Master/Slave Mode Mask. */</span>
<a name="l01190"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga318893860dd0e9048d6772145cc574d3">01190</a> <span class="preprocessor">#define TIM5_SMCR_TS            ((uint8_t)0x70) </span><span class="comment">/*!&lt; Trigger Selection Mask. */</span>
<a name="l01191"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga8b30fadf1f1ed297f88a61cc2d173af7">01191</a> <span class="preprocessor">#define TIM5_SMCR_SMS           ((uint8_t)0x07) </span><span class="comment">/*!&lt; Slave Mode Selection Mask. */</span>
<a name="l01192"></a>01192 <span class="comment">/*IER*/</span>
<a name="l01193"></a><a class="code" href="group__tim5__registers__bits__definition.html#gab540b7422c08e4da85bca8ce66ffa900">01193</a> <span class="preprocessor">#define TIM5_IER_TIE            ((uint8_t)0x40) </span><span class="comment">/*!&lt; Trigger Interrupt Enable mask. */</span>
<a name="l01194"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga072feaa5c7cbbf7035e9ceeff8008d19">01194</a> <span class="preprocessor">#define TIM5_IER_CC3IE          ((uint8_t)0x08) </span><span class="comment">/*!&lt; Capture/Compare 3 Interrupt Enable mask. */</span>
<a name="l01195"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga234e1611557454e9f100b383a706b434">01195</a> <span class="preprocessor">#define TIM5_IER_CC2IE          ((uint8_t)0x04) </span><span class="comment">/*!&lt; Capture/Compare 2 Interrupt Enable mask. */</span>
<a name="l01196"></a><a class="code" href="group__tim5__registers__bits__definition.html#gacbf46af8bf0390b96a94be1980d45daa">01196</a> <span class="preprocessor">#define TIM5_IER_CC1IE          ((uint8_t)0x02) </span><span class="comment">/*!&lt; Capture/Compare 1 Interrupt Enable mask. */</span>
<a name="l01197"></a><a class="code" href="group__tim5__registers__bits__definition.html#gaf9ff3aa659ae325285f2fe072c7c4397">01197</a> <span class="preprocessor">#define TIM5_IER_UIE            ((uint8_t)0x01) </span><span class="comment">/*!&lt; Update Interrupt Enable mask. */</span>
<a name="l01198"></a>01198 <span class="comment">/*SR1*/</span>
<a name="l01199"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga8e6241113aec60a14fbcd561621b6a03">01199</a> <span class="preprocessor">#define TIM5_SR1_TIF            ((uint8_t)0x40) </span><span class="comment">/*!&lt; Trigger Interrupt Flag mask. */</span>
<a name="l01200"></a><a class="code" href="group__tim5__registers__bits__definition.html#gab65fdd0367ea867b1cc861895f16c6d2">01200</a> <span class="preprocessor">#define TIM5_SR1_CC3IF          ((uint8_t)0x08) </span><span class="comment">/*!&lt; Capture/Compare 3 Interrupt Flag mask. */</span>
<a name="l01201"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga85081678e1a960839f86bdf771fb89f9">01201</a> <span class="preprocessor">#define TIM5_SR1_CC2IF          ((uint8_t)0x04) </span><span class="comment">/*!&lt; Capture/Compare 2 Interrupt Flag mask. */</span>
<a name="l01202"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga985fb221c1423f10be7d028605a9d17e">01202</a> <span class="preprocessor">#define TIM5_SR1_CC1IF          ((uint8_t)0x02) </span><span class="comment">/*!&lt; Capture/Compare 1 Interrupt Flag mask. */</span>
<a name="l01203"></a><a class="code" href="group__tim5__registers__bits__definition.html#gaf62d10fc50fc3951e71f58fb4065cc1b">01203</a> <span class="preprocessor">#define TIM5_SR1_UIF            ((uint8_t)0x01) </span><span class="comment">/*!&lt; Update Interrupt Flag mask. */</span>
<a name="l01204"></a>01204 <span class="comment">/*SR2*/</span>
<a name="l01205"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga352e6167d8caf836ff483dfd574e6f29">01205</a> <span class="preprocessor">#define TIM5_SR2_CC3OF          ((uint8_t)0x08) </span><span class="comment">/*!&lt; Capture/Compare 3 Overcapture Flag mask. */</span>
<a name="l01206"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga1d2a63ebc800d3d9bb8d4fc035bd4f5e">01206</a> <span class="preprocessor">#define TIM5_SR2_CC2OF          ((uint8_t)0x04) </span><span class="comment">/*!&lt; Capture/Compare 2 Overcapture Flag mask. */</span>
<a name="l01207"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga50977d659b3109807a18b953e2ebfcb6">01207</a> <span class="preprocessor">#define TIM5_SR2_CC1OF          ((uint8_t)0x02) </span><span class="comment">/*!&lt; Capture/Compare 1 Overcapture Flag mask. */</span>
<a name="l01208"></a>01208 <span class="comment">/*EGR*/</span>
<a name="l01209"></a><a class="code" href="group__tim5__registers__bits__definition.html#gae124223f941e4f437d378f485c845030">01209</a> <span class="preprocessor">#define TIM5_EGR_TG             ((uint8_t)0x40) </span><span class="comment">/*!&lt; Trigger Generation mask. */</span>
<a name="l01210"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga2465123b6e3baf2218a6c28250685f08">01210</a> <span class="preprocessor">#define TIM5_EGR_CC3G           ((uint8_t)0x08) </span><span class="comment">/*!&lt; Capture/Compare 3 Generation mask. */</span>
<a name="l01211"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga5d3f5b2c4cfd78c4d3031ed69aa10510">01211</a> <span class="preprocessor">#define TIM5_EGR_CC2G           ((uint8_t)0x04) </span><span class="comment">/*!&lt; Capture/Compare 2 Generation mask. */</span>
<a name="l01212"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga3a93f5aa5e1890c18631cb2d66b8ac5f">01212</a> <span class="preprocessor">#define TIM5_EGR_CC1G           ((uint8_t)0x02) </span><span class="comment">/*!&lt; Capture/Compare 1 Generation mask. */</span>
<a name="l01213"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga3a768c6f70642b2bbfd93c4537822244">01213</a> <span class="preprocessor">#define TIM5_EGR_UG             ((uint8_t)0x01) </span><span class="comment">/*!&lt; Update Generation mask. */</span>
<a name="l01214"></a>01214 <span class="comment">/*CCMR*/</span>
<a name="l01215"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga602589721e31abac1255875e99ac6ea5">01215</a> <span class="preprocessor">#define TIM5_CCMR_ICxPSC        ((uint8_t)0x0C) </span><span class="comment">/*!&lt; Input Capture x Prescaler mask. */</span>
<a name="l01216"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga3c2a37e37c004a9cea6443ae0bb32c30">01216</a> <span class="preprocessor">#define TIM5_CCMR_ICxF          ((uint8_t)0xF0) </span><span class="comment">/*!&lt; Input Capture x Filter mask. */</span>
<a name="l01217"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga1098e9e2ce4d0ad22dd6482912195fe9">01217</a> <span class="preprocessor">#define TIM5_CCMR_OCM           ((uint8_t)0x70) </span><span class="comment">/*!&lt; Output Compare x Mode mask. */</span>
<a name="l01218"></a><a class="code" href="group__tim5__registers__bits__definition.html#gaf6a48a21869780a152110effe8f0d705">01218</a> <span class="preprocessor">#define TIM5_CCMR_OCxPE         ((uint8_t)0x08) </span><span class="comment">/*!&lt; Output Compare x Preload Enable mask. */</span>
<a name="l01219"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga3de730d6908f88f2382c7703004d4976">01219</a> <span class="preprocessor">#define TIM5_CCMR_CCxS          ((uint8_t)0x03) </span><span class="comment">/*!&lt; Capture/Compare x Selection mask. */</span>
<a name="l01220"></a>01220 <span class="comment">/*CCER1*/</span>
<a name="l01221"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga27ad7395455b363a82c2c27a5d80e299">01221</a> <span class="preprocessor">#define TIM5_CCER1_CC2P         ((uint8_t)0x20) </span><span class="comment">/*!&lt; Capture/Compare 2 output Polarity mask. */</span>
<a name="l01222"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga6062da8cbaef04c0ffcccef59d9a5a6a">01222</a> <span class="preprocessor">#define TIM5_CCER1_CC2E         ((uint8_t)0x10) </span><span class="comment">/*!&lt; Capture/Compare 2 output enable mask. */</span>
<a name="l01223"></a><a class="code" href="group__tim5__registers__bits__definition.html#gad4aad12320a4f3254f88b69ab815706a">01223</a> <span class="preprocessor">#define TIM5_CCER1_CC1P         ((uint8_t)0x02) </span><span class="comment">/*!&lt; Capture/Compare 1 output Polarity mask. */</span>
<a name="l01224"></a><a class="code" href="group__tim5__registers__bits__definition.html#gac9f2bb16739b4bedeb4768a10e0400ad">01224</a> <span class="preprocessor">#define TIM5_CCER1_CC1E         ((uint8_t)0x01) </span><span class="comment">/*!&lt; Capture/Compare 1 output enable mask. */</span>
<a name="l01225"></a>01225 <span class="comment">/*CCER2*/</span>
<a name="l01226"></a><a class="code" href="group__tim5__registers__bits__definition.html#gaf7db010bcda7f2e901879631dfe153bf">01226</a> <span class="preprocessor">#define TIM5_CCER2_CC3P         ((uint8_t)0x02) </span><span class="comment">/*!&lt; Capture/Compare 3 output Polarity mask. */</span>
<a name="l01227"></a><a class="code" href="group__tim5__registers__bits__definition.html#gaf4ddedc075385573393e2637c672a17c">01227</a> <span class="preprocessor">#define TIM5_CCER2_CC3E         ((uint8_t)0x01) </span><span class="comment">/*!&lt; Capture/Compare 3 output enable mask. */</span>
<a name="l01228"></a>01228 <span class="comment">/*CNTR*/</span>
<a name="l01229"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga806e16a8f0671aebb6a92e62b76de452">01229</a> <span class="preprocessor">#define TIM5_CNTRH_CNT          ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Counter Value (MSB) mask. */</span>
<a name="l01230"></a><a class="code" href="group__tim5__registers__bits__definition.html#gab691725e5e18b33678a8d9af99e39d1f">01230</a> <span class="preprocessor">#define TIM5_CNTRL_CNT          ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Counter Value (LSB) mask. */</span>
<a name="l01231"></a>01231 <span class="comment">/*PSCR*/</span>
<a name="l01232"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga9f2073ed879b4a830ffd86676d8ff295">01232</a> <span class="preprocessor">#define TIM5_PSCR_PSC           ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Prescaler Value (MSB) mask. */</span>
<a name="l01233"></a>01233 <span class="comment">/*ARR*/</span>
<a name="l01234"></a><a class="code" href="group__tim5__registers__bits__definition.html#gaebd205e1a45118200317138061c1fdfb">01234</a> <span class="preprocessor">#define TIM5_ARRH_ARR           ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Autoreload Value (MSB) mask. */</span>
<a name="l01235"></a><a class="code" href="group__tim5__registers__bits__definition.html#gab44105e0ea861603510a6af78673671d">01235</a> <span class="preprocessor">#define TIM5_ARRL_ARR           ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Autoreload Value (LSB) mask. */</span>
<a name="l01236"></a>01236 <span class="comment">/*CCR1*/</span>
<a name="l01237"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga47f273d500038314dc57933212906cc2">01237</a> <span class="preprocessor">#define TIM5_CCR1H_CCR1         ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 1 Value (MSB) mask. */</span>
<a name="l01238"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga95f203a731d4c0ba181569ae3cbabb77">01238</a> <span class="preprocessor">#define TIM5_CCR1L_CCR1         ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 1 Value (LSB) mask. */</span>
<a name="l01239"></a>01239 <span class="comment">/*CCR2*/</span>
<a name="l01240"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga9a5e9984d91c9765a60c220f9bd98014">01240</a> <span class="preprocessor">#define TIM5_CCR2H_CCR2         ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 2 Value (MSB) mask. */</span>
<a name="l01241"></a><a class="code" href="group__tim5__registers__bits__definition.html#gaba7f597d7722ff5627e6b4c1f106240e">01241</a> <span class="preprocessor">#define TIM5_CCR2L_CCR2         ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 2 Value (LSB) mask. */</span>
<a name="l01242"></a>01242 <span class="comment">/*CCR3*/</span>
<a name="l01243"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga9a3c3a66028ade9fa0481b1c5194d3e1">01243</a> <span class="preprocessor">#define TIM5_CCR3H_CCR3         ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 3 Value (MSB) mask. */</span>
<a name="l01244"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga9686266e7230e62c03791ee4d748a88c">01244</a> <span class="preprocessor">#define TIM5_CCR3L_CCR3         ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Capture/Compare 3 Value (LSB) mask. */</span>
<a name="l01245"></a>01245 <span class="comment">/*CCMR*/</span>
<a name="l01246"></a><a class="code" href="group__tim5__registers__bits__definition.html#ga7c28f11bd97e4e383887c7d61d708cf7">01246</a> <span class="preprocessor">#define TIM5_CCMR_TIxDirect_Set ((uint8_t)0x01)</span>
<a name="l01247"></a>01247 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01248"></a>01248 <span class="comment">  * @}</span>
<a name="l01249"></a>01249 <span class="comment">  */</span>
<a name="l01250"></a>01250         
<a name="l01251"></a>01251 <span class="comment">/*----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l01252"></a>01252 <span class="comment">/**</span>
<a name="l01253"></a>01253 <span class="comment">  * @brief  8-bit system timer  with synchro module(TIM6)</span>
<a name="l01254"></a>01254 <span class="comment">  */</span>
<a name="l01255"></a>01255 
<a name="l01256"></a><a class="code" href="structtim6__struct.html">01256</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structtim6__struct.html" title="8-bit system timer with synchro module(TIM6)">TIM6_struct</a>
<a name="l01257"></a>01257 {
<a name="l01258"></a><a class="code" href="structtim6__struct.html#a337d24183dad88dfbb2a459dbb56e9f0">01258</a>     <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim6__struct.html#a337d24183dad88dfbb2a459dbb56e9f0">CR1</a>;   <span class="comment">/*!&lt; control register 1 */</span>
<a name="l01259"></a><a class="code" href="structtim6__struct.html#ac0be832ff5edffc72855a11595986dd9">01259</a>     <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim6__struct.html#ac0be832ff5edffc72855a11595986dd9">CR2</a>;   <span class="comment">/*!&lt; control register 2 */</span>
<a name="l01260"></a><a class="code" href="structtim6__struct.html#ae5053ab21d2b3f382561a530531fdc61">01260</a>     <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim6__struct.html#ae5053ab21d2b3f382561a530531fdc61">SMCR</a>;  <span class="comment">/*!&lt; Synchro mode control register */</span>
<a name="l01261"></a><a class="code" href="structtim6__struct.html#a890f6c9274ae7688ced0f80baccb1c04">01261</a>     <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim6__struct.html#a890f6c9274ae7688ced0f80baccb1c04">IER</a>;   <span class="comment">/*!&lt; interrupt enable register  */</span>
<a name="l01262"></a><a class="code" href="structtim6__struct.html#ac6533a2e88d2ff400f07ef2858bf5687">01262</a>     <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim6__struct.html#ac6533a2e88d2ff400f07ef2858bf5687">SR1</a>;   <span class="comment">/*!&lt; status register 1    */</span>
<a name="l01263"></a><a class="code" href="structtim6__struct.html#a58b507601509404ab4b079a363bb624d">01263</a>     <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim6__struct.html#a58b507601509404ab4b079a363bb624d">EGR</a>;   <span class="comment">/*!&lt; event generation register */</span>
<a name="l01264"></a><a class="code" href="structtim6__struct.html#a6aded0fef7dca55f8bef38c53bc244cb">01264</a>     <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim6__struct.html#a6aded0fef7dca55f8bef38c53bc244cb">CNTR</a>;  <span class="comment">/*!&lt; counter register  */</span>
<a name="l01265"></a><a class="code" href="structtim6__struct.html#af698cd03cdd93f3125418c5acc07820d">01265</a>     <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim6__struct.html#af698cd03cdd93f3125418c5acc07820d">PSCR</a>;  <span class="comment">/*!&lt; prescaler register */</span>
<a name="l01266"></a><a class="code" href="structtim6__struct.html#a6934afa17ac31bb96cb01505d505e38a">01266</a>     <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structtim6__struct.html#a6934afa17ac31bb96cb01505d505e38a">ARR</a>;   <span class="comment">/*!&lt; auto-reload register */</span>
<a name="l01267"></a>01267 }
<a name="l01268"></a>01268 <a class="code" href="stm8s_8h.html#aaf4e29974a9d8e754f353b47f4732212" title="8-bit system timer with synchro module(TIM6)">TIM6_TypeDef</a>;<span class="comment"></span>
<a name="l01269"></a>01269 <span class="comment">/** @addtogroup TIM6_Registers_Reset_Value</span>
<a name="l01270"></a>01270 <span class="comment">  * @{</span>
<a name="l01271"></a>01271 <span class="comment">  */</span>
<a name="l01272"></a><a class="code" href="group__tim6__registers__reset__value.html#gaa60e6bebc4550922ee735861ff4dc6b2">01272</a> <span class="preprocessor">#define TIM6_CR1_RESET_VALUE    ((uint8_t)0x00)</span>
<a name="l01273"></a><a class="code" href="group__tim6__registers__reset__value.html#ga79eee7ccdf27464f6aaf7bb6b2fa36bd">01273</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM6_CR2_RESET_VALUE    ((uint8_t)0x00)</span>
<a name="l01274"></a><a class="code" href="group__tim6__registers__reset__value.html#gad3fdfd988ff677801a1920baf82df82a">01274</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM6_SMCR_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l01275"></a><a class="code" href="group__tim6__registers__reset__value.html#gaf0eb3cc3e0f7d5975c349889f1e5b1f2">01275</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM6_IER_RESET_VALUE    ((uint8_t)0x00)</span>
<a name="l01276"></a><a class="code" href="group__tim6__registers__reset__value.html#gaa53a0a112d7b98885de94bd5ac8dd7d3">01276</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM6_SR1_RESET_VALUE    ((uint8_t)0x00)</span>
<a name="l01277"></a><a class="code" href="group__tim6__registers__reset__value.html#gacf1a4973306e35228b3b660bd2271a12">01277</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM6_EGR_RESET_VALUE    ((uint8_t)0x00)</span>
<a name="l01278"></a><a class="code" href="group__tim6__registers__reset__value.html#ga7b94802bbe7e23aec182c65a0593fe93">01278</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM6_CNTR_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l01279"></a><a class="code" href="group__tim6__registers__reset__value.html#gadd0213dcb82a2710bce5144a0aaa6ac1">01279</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM6_PSCR_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l01280"></a><a class="code" href="group__tim6__registers__reset__value.html#gab60d0a77cab4fe773b931047b0efb19a">01280</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM6_ARR_RESET_VALUE    ((uint8_t)0xFF)</span>
<a name="l01281"></a>01281 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01282"></a>01282 <span class="comment">/**</span>
<a name="l01283"></a>01283 <span class="comment">* @}</span>
<a name="l01284"></a>01284 <span class="comment">*/</span>
<a name="l01285"></a>01285 <span class="comment"></span>
<a name="l01286"></a>01286 <span class="comment">/** @addtogroup TIM6_Registers_Bits_Definition</span>
<a name="l01287"></a>01287 <span class="comment">  * @{</span>
<a name="l01288"></a>01288 <span class="comment">  */</span>
<a name="l01289"></a>01289 <span class="comment">/* CR1*/</span>
<a name="l01290"></a><a class="code" href="group__tim6__registers__bits__definition.html#ga02512d895e13604ae187243290ff0d3f">01290</a> <span class="preprocessor">#define TIM6_CR1_ARPE    ((uint8_t)0x80) </span><span class="comment">/*!&lt; Auto-Reload Preload Enable Mask. */</span>
<a name="l01291"></a><a class="code" href="group__tim6__registers__bits__definition.html#gab054782f403a41d67ba4fec1efa12dda">01291</a> <span class="preprocessor">#define TIM6_CR1_OPM     ((uint8_t)0x08) </span><span class="comment">/*!&lt; One Pulse Mode Mask. */</span>
<a name="l01292"></a><a class="code" href="group__tim6__registers__bits__definition.html#gaa46fe714bc0f7536819abe22ba95fe6e">01292</a> <span class="preprocessor">#define TIM6_CR1_URS     ((uint8_t)0x04) </span><span class="comment">/*!&lt; Update Request Source Mask. */</span>
<a name="l01293"></a><a class="code" href="group__tim6__registers__bits__definition.html#gab71e7f08f658fc7cc0d37b2693bb6851">01293</a> <span class="preprocessor">#define TIM6_CR1_UDIS    ((uint8_t)0x02) </span><span class="comment">/*!&lt; Update DIsable Mask. */</span>
<a name="l01294"></a><a class="code" href="group__tim6__registers__bits__definition.html#ga3d8c943868e87862562b5c6cc01c1cfc">01294</a> <span class="preprocessor">#define TIM6_CR1_CEN     ((uint8_t)0x01) </span><span class="comment">/*!&lt; Counter Enable Mask. */</span>
<a name="l01295"></a>01295 <span class="comment">/* CR2*/</span>
<a name="l01296"></a><a class="code" href="group__tim6__registers__bits__definition.html#gaf52b9fb69beb632eb669fae4738f73cf">01296</a> <span class="preprocessor">#define TIM6_CR2_MMS       ((uint8_t)0x70) </span><span class="comment">/*!&lt; MMS Selection Mask. */</span>
<a name="l01297"></a>01297 <span class="comment">/* SMCR*/</span>
<a name="l01298"></a><a class="code" href="group__tim6__registers__bits__definition.html#gaeb92c2719e526d4ba085fd097765124b">01298</a> <span class="preprocessor">#define TIM6_SMCR_MSM    ((uint8_t)0x80) </span><span class="comment">/*!&lt; Master/Slave Mode Mask. */</span>
<a name="l01299"></a><a class="code" href="group__tim6__registers__bits__definition.html#ga244e32c01f6b4a88077854f1dab7f605">01299</a> <span class="preprocessor">#define TIM6_SMCR_TS     ((uint8_t)0x70) </span><span class="comment">/*!&lt; Trigger Selection Mask. */</span>
<a name="l01300"></a><a class="code" href="group__tim6__registers__bits__definition.html#gae4ce7e40821a56a19c58f0a2835b2e3b">01300</a> <span class="preprocessor">#define TIM6_SMCR_SMS    ((uint8_t)0x07) </span><span class="comment">/*!&lt; Slave Mode Selection Mask. */</span>
<a name="l01301"></a>01301 <span class="comment">/* IER*/</span>
<a name="l01302"></a><a class="code" href="group__tim6__registers__bits__definition.html#gaa9d2de606111fb59d78863968662ff0a">01302</a> <span class="preprocessor">#define TIM6_IER_TIE     ((uint8_t)0x40) </span><span class="comment">/*!&lt; Trigger Interrupt Enable Mask. */</span>
<a name="l01303"></a><a class="code" href="group__tim6__registers__bits__definition.html#ga499c2170c9a8222d58539837f18211bb">01303</a> <span class="preprocessor">#define TIM6_IER_UIE     ((uint8_t)0x01) </span><span class="comment">/*!&lt; Update Interrupt Enable Mask. */</span>
<a name="l01304"></a>01304 <span class="comment">/* SR1*/</span>
<a name="l01305"></a><a class="code" href="group__tim6__registers__bits__definition.html#gad6a2b83d4b6eea9e241623ed5401bc18">01305</a> <span class="preprocessor">#define TIM6_SR1_TIF     ((uint8_t)0x40) </span><span class="comment">/*!&lt; Trigger Interrupt Flag mask. */</span>
<a name="l01306"></a><a class="code" href="group__tim6__registers__bits__definition.html#ga33eae3ee345b6d70a5625cbfa64395eb">01306</a> <span class="preprocessor">#define TIM6_SR1_UIF     ((uint8_t)0x01) </span><span class="comment">/*!&lt; Update Interrupt Flag Mask. */</span>
<a name="l01307"></a>01307 <span class="comment">/* EGR*/</span>
<a name="l01308"></a><a class="code" href="group__tim6__registers__bits__definition.html#ga32dac1d2ea1015684b71a45d438ec850">01308</a> <span class="preprocessor">#define TIM6_EGR_TG      ((uint8_t)0x40) </span><span class="comment">/*!&lt; Trigger Generation mask. */</span>
<a name="l01309"></a><a class="code" href="group__tim6__registers__bits__definition.html#ga0abd0b66b967db9465978a38e7662f04">01309</a> <span class="preprocessor">#define TIM6_EGR_UG      ((uint8_t)0x01) </span><span class="comment">/*!&lt; Update Generation Mask. */</span>
<a name="l01310"></a>01310 <span class="comment">/* CNTR*/</span>
<a name="l01311"></a><a class="code" href="group__tim6__registers__bits__definition.html#ga29f71bea08d4f4d2dd4ee58f8a093874">01311</a> <span class="preprocessor">#define TIM6_CNTR_CNT    ((uint8_t)0xFF) </span><span class="comment">/*!&lt;Counter Value (LSB) Mask. */</span>
<a name="l01312"></a>01312 <span class="comment">/* PSCR*/</span>
<a name="l01313"></a><a class="code" href="group__tim6__registers__bits__definition.html#gace8179936ca5d0405f24669c90b22bf5">01313</a> <span class="preprocessor">#define TIM6_PSCR_PSC    ((uint8_t)0x07) </span><span class="comment">/*!&lt;Prescaler Value  Mask. */</span>
<a name="l01314"></a>01314 
<a name="l01315"></a><a class="code" href="group__tim6__registers__bits__definition.html#ga9289a1e925bad2e9248c7013491a2949">01315</a> <span class="preprocessor">#define TIM6_ARR_ARR       ((uint8_t)0xFF) </span><span class="comment">/*!&lt;Autoreload Value Mask. */</span>
<a name="l01316"></a>01316 <span class="comment">/**</span>
<a name="l01317"></a>01317 <span class="comment">  * @}</span>
<a name="l01318"></a>01318 <span class="comment">  */</span>
<a name="l01319"></a>01319 <span class="comment">/*----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l01320"></a>01320 <span class="comment">/**</span>
<a name="l01321"></a>01321 <span class="comment">  * @brief  Inter-Integrated Circuit (I2C)</span>
<a name="l01322"></a>01322 <span class="comment">  */</span>
<a name="l01323"></a>01323 
<a name="l01324"></a><a class="code" href="structi2c__struct.html">01324</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structi2c__struct.html" title="Inter-Integrated Circuit (I2C)">I2C_struct</a>
<a name="l01325"></a>01325 {
<a name="l01326"></a><a class="code" href="structi2c__struct.html#acbcc94717088d1006543ee272f5b0100">01326</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structi2c__struct.html#acbcc94717088d1006543ee272f5b0100">CR1</a>;       <span class="comment">/*!&lt; I2C control register 1 */</span>
<a name="l01327"></a><a class="code" href="structi2c__struct.html#a3c8e22cc327f967328d32e8a398d31e2">01327</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structi2c__struct.html#a3c8e22cc327f967328d32e8a398d31e2">CR2</a>;       <span class="comment">/*!&lt; I2C control register 2 */</span>
<a name="l01328"></a><a class="code" href="structi2c__struct.html#a68c63629914d383a9e226523cb580f5c">01328</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structi2c__struct.html#a68c63629914d383a9e226523cb580f5c">FREQR</a>;     <span class="comment">/*!&lt; I2C frequency register */</span>
<a name="l01329"></a><a class="code" href="structi2c__struct.html#afb774750c536bf3e747df07079b847ca">01329</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structi2c__struct.html#afb774750c536bf3e747df07079b847ca">OARL</a>;      <span class="comment">/*!&lt; I2C own address register LSB */</span>
<a name="l01330"></a><a class="code" href="structi2c__struct.html#abc0b5d5a8cbc67a51c1ff09d79f58d61">01330</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structi2c__struct.html#abc0b5d5a8cbc67a51c1ff09d79f58d61">OARH</a>;      <span class="comment">/*!&lt; I2C own address register MSB */</span>
<a name="l01331"></a><a class="code" href="structi2c__struct.html#a5157b2ed66593842d341dc4728f62606">01331</a>   <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structi2c__struct.html#a5157b2ed66593842d341dc4728f62606">RESERVED1</a>;      <span class="comment">/*!&lt; Reserved byte */</span>
<a name="l01332"></a><a class="code" href="structi2c__struct.html#ae24bfbced9562d375f0c1ab08089811f">01332</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structi2c__struct.html#ae24bfbced9562d375f0c1ab08089811f">DR</a>;        <span class="comment">/*!&lt; I2C data register */</span>
<a name="l01333"></a><a class="code" href="structi2c__struct.html#a4aee3eef35d3ed59d409050b15677e2b">01333</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structi2c__struct.html#a4aee3eef35d3ed59d409050b15677e2b">SR1</a>;       <span class="comment">/*!&lt; I2C status register 1 */</span>
<a name="l01334"></a><a class="code" href="structi2c__struct.html#a171d48aae807e328b7c40a98f15ba6b0">01334</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structi2c__struct.html#a171d48aae807e328b7c40a98f15ba6b0">SR2</a>;       <span class="comment">/*!&lt; I2C status register 2 */</span>
<a name="l01335"></a><a class="code" href="structi2c__struct.html#a7038728c5bb167b65d09ff493ee44aad">01335</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structi2c__struct.html#a7038728c5bb167b65d09ff493ee44aad">SR3</a>;       <span class="comment">/*!&lt; I2C status register 3 */</span>
<a name="l01336"></a><a class="code" href="structi2c__struct.html#a981fa5ae86e2a49c62fb4b641b8d8d5b">01336</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structi2c__struct.html#a981fa5ae86e2a49c62fb4b641b8d8d5b">ITR</a>;       <span class="comment">/*!&lt; I2C interrupt register */</span>
<a name="l01337"></a><a class="code" href="structi2c__struct.html#a0c0f29b3ddf257fa1f0af59e59dca64a">01337</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structi2c__struct.html#a0c0f29b3ddf257fa1f0af59e59dca64a">CCRL</a>;      <span class="comment">/*!&lt; I2C clock control register low */</span>
<a name="l01338"></a><a class="code" href="structi2c__struct.html#a988a75d71ceadde35794e4e5fc63b11f">01338</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structi2c__struct.html#a988a75d71ceadde35794e4e5fc63b11f">CCRH</a>;      <span class="comment">/*!&lt; I2C clock control register high */</span>
<a name="l01339"></a><a class="code" href="structi2c__struct.html#a12b757fba41a8765c35ce130fa46ff91">01339</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structi2c__struct.html#a12b757fba41a8765c35ce130fa46ff91">TRISER</a>;    <span class="comment">/*!&lt; I2C maximum rise time register */</span>
<a name="l01340"></a><a class="code" href="structi2c__struct.html#ad4a704988e3eb4819b4f9fc39c581beb">01340</a>   <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structi2c__struct.html#ad4a704988e3eb4819b4f9fc39c581beb">RESERVED2</a>;      <span class="comment">/*!&lt; Reserved byte */</span>
<a name="l01341"></a>01341 }
<a name="l01342"></a>01342 <a class="code" href="stm8s_8h.html#a0a31123b6e51a959d9e9f59753d30460" title="Inter-Integrated Circuit (I2C)">I2C_TypeDef</a>;
<a name="l01343"></a>01343 <span class="comment"></span>
<a name="l01344"></a>01344 <span class="comment">/** @addtogroup I2C_Registers_Reset_Value</span>
<a name="l01345"></a>01345 <span class="comment">  * @{</span>
<a name="l01346"></a>01346 <span class="comment">  */</span>
<a name="l01347"></a>01347 
<a name="l01348"></a><a class="code" href="group__i2c__registers__reset__value.html#gad9fb7e2277ce4dc45d658e3466adebf0">01348</a> <span class="preprocessor">#define I2C_CR1_RESET_VALUE    ((uint8_t)0x00)</span>
<a name="l01349"></a><a class="code" href="group__i2c__registers__reset__value.html#ga998e1c73f5d76260debb6ae551def044">01349</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_CR2_RESET_VALUE    ((uint8_t)0x00)</span>
<a name="l01350"></a><a class="code" href="group__i2c__registers__reset__value.html#ga85b52a876fe0411e42d07d72eb380179">01350</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_FREQR_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01351"></a><a class="code" href="group__i2c__registers__reset__value.html#ga2002fccc7619b329ceb6ed13352fcb31">01351</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_OARL_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l01352"></a><a class="code" href="group__i2c__registers__reset__value.html#ga957aa843525c7cba90edf3df23dc0246">01352</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_OARH_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l01353"></a><a class="code" href="group__i2c__registers__reset__value.html#ga2157f6409db17deb7f37f44715a184d4">01353</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_DR_RESET_VALUE     ((uint8_t)0x00)</span>
<a name="l01354"></a><a class="code" href="group__i2c__registers__reset__value.html#ga401660f4e6658cf2c84d684a40446140">01354</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_SR1_RESET_VALUE    ((uint8_t)0x00)</span>
<a name="l01355"></a><a class="code" href="group__i2c__registers__reset__value.html#ga90fb9ba417278aa26e4135e71e91f0c5">01355</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_SR2_RESET_VALUE    ((uint8_t)0x00)</span>
<a name="l01356"></a><a class="code" href="group__i2c__registers__reset__value.html#ga6fc6dcc7f3b6c92630a5b6f82b8b685e">01356</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_SR3_RESET_VALUE    ((uint8_t)0x00)</span>
<a name="l01357"></a><a class="code" href="group__i2c__registers__reset__value.html#ga0b8836158e6e2e96c089cd3c5e83e480">01357</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_ITR_RESET_VALUE    ((uint8_t)0x00)</span>
<a name="l01358"></a><a class="code" href="group__i2c__registers__reset__value.html#ga0c64b07ebc0bb49b4edf3baa1bd5fbfe">01358</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_CCRL_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l01359"></a><a class="code" href="group__i2c__registers__reset__value.html#ga292bdc25ab2c47f6fd7443fc82b601d5">01359</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_CCRH_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l01360"></a><a class="code" href="group__i2c__registers__reset__value.html#ga9df83dfdf4b6c4ef978f7e017f7cd298">01360</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_TRISER_RESET_VALUE ((uint8_t)0x02)</span>
<a name="l01361"></a>01361 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01362"></a>01362 <span class="comment">/**</span>
<a name="l01363"></a>01363 <span class="comment">  * @}</span>
<a name="l01364"></a>01364 <span class="comment">  */</span>
<a name="l01365"></a>01365 <span class="comment"></span>
<a name="l01366"></a>01366 <span class="comment">/** @addtogroup I2C_Registers_Bits_Definition</span>
<a name="l01367"></a>01367 <span class="comment">  * @{</span>
<a name="l01368"></a>01368 <span class="comment">  */</span>
<a name="l01369"></a>01369 
<a name="l01370"></a><a class="code" href="group__i2c__registers__bits__definition.html#ga197aaca79f64e832af3a0a0864c2a08c">01370</a> <span class="preprocessor">#define I2C_CR1_NOSTRETCH ((uint8_t)0x80) </span><span class="comment">/*!&lt; Clock Stretching Disable (Slave mode) */</span>
<a name="l01371"></a><a class="code" href="group__i2c__registers__bits__definition.html#ga1d8c219193b11f8507d7b85831d14912">01371</a> <span class="preprocessor">#define I2C_CR1_ENGC      ((uint8_t)0x40) </span><span class="comment">/*!&lt; General Call Enable */</span>
<a name="l01372"></a><a class="code" href="group__i2c__registers__bits__definition.html#ga953b0d38414808db79da116842ed3262">01372</a> <span class="preprocessor">#define I2C_CR1_PE        ((uint8_t)0x01) </span><span class="comment">/*!&lt; Peripheral Enable */</span>
<a name="l01373"></a>01373 
<a name="l01374"></a><a class="code" href="group__i2c__registers__bits__definition.html#gab135fa60e8276bfc64e3d4bb7372eef7">01374</a> <span class="preprocessor">#define I2C_CR2_SWRST ((uint8_t)0x80)     </span><span class="comment">/*!&lt; Software Reset */</span>
<a name="l01375"></a><a class="code" href="group__i2c__registers__bits__definition.html#gaeba15eac7565c44f0bebd806add9429e">01375</a> <span class="preprocessor">#define I2C_CR2_POS   ((uint8_t)0x08)     </span><span class="comment">/*!&lt; Acknowledge */</span>
<a name="l01376"></a><a class="code" href="group__i2c__registers__bits__definition.html#ga8534d4362bc2bab7ba74077be917fe4d">01376</a> <span class="preprocessor">#define I2C_CR2_ACK   ((uint8_t)0x04)     </span><span class="comment">/*!&lt; Acknowledge Enable */</span>
<a name="l01377"></a><a class="code" href="group__i2c__registers__bits__definition.html#ga37007be453dd8a637be2d793d3b5f2a2">01377</a> <span class="preprocessor">#define I2C_CR2_STOP  ((uint8_t)0x02)     </span><span class="comment">/*!&lt; Stop Generation */</span>
<a name="l01378"></a><a class="code" href="group__i2c__registers__bits__definition.html#ga5ac78b87a12a9eaf564f5a3f99928478">01378</a> <span class="preprocessor">#define I2C_CR2_START ((uint8_t)0x01)     </span><span class="comment">/*!&lt; Start Generation */</span>
<a name="l01379"></a>01379 
<a name="l01380"></a><a class="code" href="group__i2c__registers__bits__definition.html#ga970d85ddb242d7ccf3702c253fc2215b">01380</a> <span class="preprocessor">#define I2C_FREQR_FREQ ((uint8_t)0x3F)    </span><span class="comment">/*!&lt; Peripheral Clock Frequency */</span>
<a name="l01381"></a>01381 
<a name="l01382"></a><a class="code" href="group__i2c__registers__bits__definition.html#gaab2250c27932f1751604069c1b57c80e">01382</a> <span class="preprocessor">#define I2C_OARL_ADD  ((uint8_t)0xFE)     </span><span class="comment">/*!&lt; Interface Address bits [7..1] */</span>
<a name="l01383"></a><a class="code" href="group__i2c__registers__bits__definition.html#ga4b869dc1d7736a6812b7774abc4996de">01383</a> <span class="preprocessor">#define I2C_OARL_ADD0 ((uint8_t)0x01)     </span><span class="comment">/*!&lt; Interface Address bit0 */</span>
<a name="l01384"></a>01384 
<a name="l01385"></a><a class="code" href="group__i2c__registers__bits__definition.html#gab308f41d83519849c8d19c61209ba7ec">01385</a> <span class="preprocessor">#define I2C_OARH_ADDMODE ((uint8_t)0x80)  </span><span class="comment">/*!&lt; Addressing Mode (Slave mode) */</span>
<a name="l01386"></a><a class="code" href="group__i2c__registers__bits__definition.html#ga5aed6ceacaadfaf73c11cb343e0a661e">01386</a> <span class="preprocessor">#define I2C_OARH_ADDCONF ((uint8_t)0x40)  </span><span class="comment">/*!&lt; Address Mode Configuration */</span>
<a name="l01387"></a><a class="code" href="group__i2c__registers__bits__definition.html#gacab6b376e22370b641a751aab66af523">01387</a> <span class="preprocessor">#define I2C_OARH_ADD     ((uint8_t)0x06)  </span><span class="comment">/*!&lt; Interface Address bits [9..8] */</span>
<a name="l01388"></a>01388 
<a name="l01389"></a><a class="code" href="group__i2c__registers__bits__definition.html#gac43021a4a7f79672d27c36a469b301d5">01389</a> <span class="preprocessor">#define I2C_DR_DR        ((uint8_t)0xFF)  </span><span class="comment">/*!&lt; Data Register */</span>
<a name="l01390"></a>01390 
<a name="l01391"></a><a class="code" href="group__i2c__registers__bits__definition.html#gafdc4da49c163910203255e384591b6f7">01391</a> <span class="preprocessor">#define I2C_SR1_TXE      ((uint8_t)0x80)  </span><span class="comment">/*!&lt; Data Register Empty (transmitters) */</span>
<a name="l01392"></a><a class="code" href="group__i2c__registers__bits__definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5">01392</a> <span class="preprocessor">#define I2C_SR1_RXNE     ((uint8_t)0x40)  </span><span class="comment">/*!&lt; Data Register not Empty (receivers) */</span>
<a name="l01393"></a><a class="code" href="group__i2c__registers__bits__definition.html#gaafcea4cdbe2f6da31566c897fa893a7c">01393</a> <span class="preprocessor">#define I2C_SR1_STOPF    ((uint8_t)0x10)  </span><span class="comment">/*!&lt; Stop detection (Slave mode) */</span>
<a name="l01394"></a><a class="code" href="group__i2c__registers__bits__definition.html#ga6faaa55a1e48aa7c1f2b69669901445d">01394</a> <span class="preprocessor">#define I2C_SR1_ADD10    ((uint8_t)0x08)  </span><span class="comment">/*!&lt; 10-bit header sent (Master mode) */</span>
<a name="l01395"></a><a class="code" href="group__i2c__registers__bits__definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1">01395</a> <span class="preprocessor">#define I2C_SR1_BTF      ((uint8_t)0x04)  </span><span class="comment">/*!&lt; Byte Transfer Finished */</span>
<a name="l01396"></a><a class="code" href="group__i2c__registers__bits__definition.html#ga3db361a4d9dd84b187085a11d933b45d">01396</a> <span class="preprocessor">#define I2C_SR1_ADDR     ((uint8_t)0x02)  </span><span class="comment">/*!&lt; Address sent (master mode)/matched (slave mode) */</span>
<a name="l01397"></a><a class="code" href="group__i2c__registers__bits__definition.html#ga6935c920da59d755d0cf834548a70ec4">01397</a> <span class="preprocessor">#define I2C_SR1_SB       ((uint8_t)0x01)  </span><span class="comment">/*!&lt; Start Bit (Master mode) */</span>
<a name="l01398"></a>01398 
<a name="l01399"></a><a class="code" href="group__i2c__registers__bits__definition.html#ga3b4de865722d52fd2ce2b5e047678660">01399</a> <span class="preprocessor">#define I2C_SR2_WUFH     ((uint8_t)0x20)  </span><span class="comment">/*!&lt; Wake-up from Halt */</span>
<a name="l01400"></a><a class="code" href="group__i2c__registers__bits__definition.html#gaddf7be962b9eab38a15f0a275678edd4">01400</a> <span class="preprocessor">#define I2C_SR2_OVR      ((uint8_t)0x08)  </span><span class="comment">/*!&lt; Overrun/Underrun */</span>
<a name="l01401"></a><a class="code" href="group__i2c__registers__bits__definition.html#gab6512fca3d02fdaff99a0eb3daf1b75b">01401</a> <span class="preprocessor">#define I2C_SR2_AF       ((uint8_t)0x04)  </span><span class="comment">/*!&lt; Acknowledge Failure */</span>
<a name="l01402"></a><a class="code" href="group__i2c__registers__bits__definition.html#ga73b1301d323effb896b844cb8133eebc">01402</a> <span class="preprocessor">#define I2C_SR2_ARLO     ((uint8_t)0x02)  </span><span class="comment">/*!&lt; Arbitration Lost (master mode) */</span>
<a name="l01403"></a><a class="code" href="group__i2c__registers__bits__definition.html#ga30e65ba611e400395ad57b71f98f1460">01403</a> <span class="preprocessor">#define I2C_SR2_BERR     ((uint8_t)0x01)  </span><span class="comment">/*!&lt; Bus Error */</span>
<a name="l01404"></a>01404 
<a name="l01405"></a><a class="code" href="group__i2c__registers__bits__definition.html#ga2a042287fcd08edc094601ed31da08f5">01405</a> <span class="preprocessor">#define I2C_SR3_GENCALL  ((uint8_t)0x10)  </span><span class="comment">/*!&lt; General Call Header (Slave mode) */</span>
<a name="l01406"></a><a class="code" href="group__i2c__registers__bits__definition.html#ga7f33382e9d1e16f582edefc09ddfeb62">01406</a> <span class="preprocessor">#define I2C_SR3_TRA      ((uint8_t)0x04)  </span><span class="comment">/*!&lt; Transmitter/Receiver */</span>
<a name="l01407"></a><a class="code" href="group__i2c__registers__bits__definition.html#ga045ae182b3f7276611b1d5b8a2cc2679">01407</a> <span class="preprocessor">#define I2C_SR3_BUSY     ((uint8_t)0x02)  </span><span class="comment">/*!&lt; Bus Busy */</span>
<a name="l01408"></a><a class="code" href="group__i2c__registers__bits__definition.html#gac7b0550ff06dba935a31bfd463926f9d">01408</a> <span class="preprocessor">#define I2C_SR3_MSL      ((uint8_t)0x01)  </span><span class="comment">/*!&lt; Master/Slave */</span>
<a name="l01409"></a>01409 
<a name="l01410"></a><a class="code" href="group__i2c__registers__bits__definition.html#gae008db16e75e2c593d5346289cd3e08c">01410</a> <span class="preprocessor">#define I2C_ITR_ITBUFEN  ((uint8_t)0x04)  </span><span class="comment">/*!&lt; Buffer Interrupt Enable */</span>
<a name="l01411"></a><a class="code" href="group__i2c__registers__bits__definition.html#gae91004a3eefddbef033043d591db7f11">01411</a> <span class="preprocessor">#define I2C_ITR_ITEVTEN  ((uint8_t)0x02)  </span><span class="comment">/*!&lt; Event Interrupt Enable */</span>
<a name="l01412"></a><a class="code" href="group__i2c__registers__bits__definition.html#gac6f04a2bc72ce5febd26cb7a68ed87ba">01412</a> <span class="preprocessor">#define I2C_ITR_ITERREN  ((uint8_t)0x01)  </span><span class="comment">/*!&lt; Error Interrupt Enable */</span>
<a name="l01413"></a>01413 
<a name="l01414"></a><a class="code" href="group__i2c__registers__bits__definition.html#ga5bf27a3edbf7ded085bd256c21b55c52">01414</a> <span class="preprocessor">#define I2C_CCRL_CCR     ((uint8_t)0xFF)  </span><span class="comment">/*!&lt; Clock Control Register (Master mode) */</span>
<a name="l01415"></a>01415 
<a name="l01416"></a><a class="code" href="group__i2c__registers__bits__definition.html#gabfaac975e21226e0307590aa5ecb9bc0">01416</a> <span class="preprocessor">#define I2C_CCRH_FS      ((uint8_t)0x80)  </span><span class="comment">/*!&lt; Master Mode Selection */</span>
<a name="l01417"></a><a class="code" href="group__i2c__registers__bits__definition.html#gaa9733a14324d19e26c42c052042d6ada">01417</a> <span class="preprocessor">#define I2C_CCRH_DUTY    ((uint8_t)0x40)  </span><span class="comment">/*!&lt; Fast Mode Duty Cycle */</span>
<a name="l01418"></a><a class="code" href="group__i2c__registers__bits__definition.html#gac91f728529a25c0d3f9a9118ca76999b">01418</a> <span class="preprocessor">#define I2C_CCRH_CCR     ((uint8_t)0x0F)  </span><span class="comment">/*!&lt; Clock Control Register in Fast/Standard mode (Master mode) bits [11..8] */</span>
<a name="l01419"></a>01419 
<a name="l01420"></a><a class="code" href="group__i2c__registers__bits__definition.html#gaa95c049bcd6adc6fcd83d191299a5643">01420</a> <span class="preprocessor">#define I2C_TRISER_TRISE ((uint8_t)0x3F)  </span><span class="comment">/*!&lt; Maximum Rise Time in Fast/Standard mode (Master mode) */</span>
<a name="l01421"></a>01421 <span class="comment"></span>
<a name="l01422"></a>01422 <span class="comment">/**</span>
<a name="l01423"></a>01423 <span class="comment">  * @}</span>
<a name="l01424"></a>01424 <span class="comment">  */</span>
<a name="l01425"></a>01425 
<a name="l01426"></a>01426 <span class="comment">/*----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l01427"></a>01427 <span class="comment">/**</span>
<a name="l01428"></a>01428 <span class="comment">  * @brief  Interrupt Controller (ITC)</span>
<a name="l01429"></a>01429 <span class="comment">  */</span>
<a name="l01430"></a>01430 
<a name="l01431"></a><a class="code" href="structitc__struct.html">01431</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structitc__struct.html" title="Interrupt Controller (ITC)">ITC_struct</a>
<a name="l01432"></a>01432 {
<a name="l01433"></a><a class="code" href="structitc__struct.html#a19bb752ad87dafa811e5f082a3e9333b">01433</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structitc__struct.html#a19bb752ad87dafa811e5f082a3e9333b">ISPR1</a>; <span class="comment">/*!&lt; Interrupt Software Priority register 1 */</span>
<a name="l01434"></a><a class="code" href="structitc__struct.html#ad370dec53c9c31eb021421129cc6c472">01434</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structitc__struct.html#ad370dec53c9c31eb021421129cc6c472">ISPR2</a>; <span class="comment">/*!&lt; Interrupt Software Priority register 2 */</span>
<a name="l01435"></a><a class="code" href="structitc__struct.html#a02142790ca485e722bbef6e6e90ad3e3">01435</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structitc__struct.html#a02142790ca485e722bbef6e6e90ad3e3">ISPR3</a>; <span class="comment">/*!&lt; Interrupt Software Priority register 3 */</span>
<a name="l01436"></a><a class="code" href="structitc__struct.html#a9f9c91eb071c395a99a42024e56bd08f">01436</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structitc__struct.html#a9f9c91eb071c395a99a42024e56bd08f">ISPR4</a>; <span class="comment">/*!&lt; Interrupt Software Priority register 4 */</span>
<a name="l01437"></a><a class="code" href="structitc__struct.html#a10e129167550173d33ec7556c1be5772">01437</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structitc__struct.html#a10e129167550173d33ec7556c1be5772">ISPR5</a>; <span class="comment">/*!&lt; Interrupt Software Priority register 5 */</span>
<a name="l01438"></a><a class="code" href="structitc__struct.html#a66a5182c4bbbac2f06cf246c238e44bd">01438</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structitc__struct.html#a66a5182c4bbbac2f06cf246c238e44bd">ISPR6</a>; <span class="comment">/*!&lt; Interrupt Software Priority register 6 */</span>
<a name="l01439"></a><a class="code" href="structitc__struct.html#ae14e165a2e01ccc8046c9015d92ae0e8">01439</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structitc__struct.html#ae14e165a2e01ccc8046c9015d92ae0e8">ISPR7</a>; <span class="comment">/*!&lt; Interrupt Software Priority register 7 */</span>
<a name="l01440"></a><a class="code" href="structitc__struct.html#a6fdc184cf0186e79e707eda77d5f502a">01440</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structitc__struct.html#a6fdc184cf0186e79e707eda77d5f502a">ISPR8</a>; <span class="comment">/*!&lt; Interrupt Software Priority register 8 */</span>
<a name="l01441"></a>01441 }
<a name="l01442"></a>01442 <a class="code" href="stm8s_8h.html#a27110ba3263b4454d8df935a5e3c8420" title="Interrupt Controller (ITC)">ITC_TypeDef</a>;
<a name="l01443"></a>01443 <span class="comment"></span>
<a name="l01444"></a>01444 <span class="comment">/** @addtogroup ITC_Registers_Reset_Value</span>
<a name="l01445"></a>01445 <span class="comment">  * @{</span>
<a name="l01446"></a>01446 <span class="comment">  */</span>
<a name="l01447"></a>01447 
<a name="l01448"></a><a class="code" href="group__itc__registers__reset__value.html#gad3d589e26202e056150f432527c4ae22">01448</a> <span class="preprocessor">#define ITC_SPRX_RESET_VALUE ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Reset value of Software Priority registers */</span>
<a name="l01449"></a>01449 <span class="comment"></span>
<a name="l01450"></a>01450 <span class="comment">/**</span>
<a name="l01451"></a>01451 <span class="comment">  * @}</span>
<a name="l01452"></a>01452 <span class="comment">  */</span>
<a name="l01453"></a>01453 <span class="comment"></span>
<a name="l01454"></a>01454 <span class="comment">/** @addtogroup CPU_Registers_Bits_Definition</span>
<a name="l01455"></a>01455 <span class="comment">  * @{</span>
<a name="l01456"></a>01456 <span class="comment">  */</span>
<a name="l01457"></a>01457 
<a name="l01458"></a><a class="code" href="group__cpu__registers__bits__definition.html#gad3050b20fa45da7f09ff785b591e4461">01458</a> <span class="preprocessor">#define CPU_CC_I1I0 ((uint8_t)0x28) </span><span class="comment">/*!&lt; Condition Code register, I1 and I0 bits mask */</span>
<a name="l01459"></a>01459 <span class="comment"></span>
<a name="l01460"></a>01460 <span class="comment">/**</span>
<a name="l01461"></a>01461 <span class="comment">  * @}</span>
<a name="l01462"></a>01462 <span class="comment">  */</span>
<a name="l01463"></a>01463 
<a name="l01464"></a>01464 <span class="comment">/*----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l01465"></a>01465 <span class="comment">/**</span>
<a name="l01466"></a>01466 <span class="comment">  * @brief  External Interrupt Controller (EXTI)</span>
<a name="l01467"></a>01467 <span class="comment">  */</span>
<a name="l01468"></a>01468 
<a name="l01469"></a><a class="code" href="structexti__struct.html">01469</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structexti__struct.html" title="External Interrupt Controller (EXTI)">EXTI_struct</a>
<a name="l01470"></a>01470 {
<a name="l01471"></a><a class="code" href="structexti__struct.html#ab7468e0d989848917b665dab9d7cb27d">01471</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structexti__struct.html#ab7468e0d989848917b665dab9d7cb27d">CR1</a>; <span class="comment">/*!&lt; External Interrupt Control Register for PORTA to PORTD */</span>
<a name="l01472"></a><a class="code" href="structexti__struct.html#a265b000f12a7ebec6212592b63fa59da">01472</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structexti__struct.html#a265b000f12a7ebec6212592b63fa59da">CR2</a>; <span class="comment">/*!&lt; External Interrupt Control Register for PORTE and TLI */</span>
<a name="l01473"></a>01473 }
<a name="l01474"></a>01474 <a class="code" href="stm8s_8h.html#a4d1f8d136d59f7643f5410cda4121136" title="External Interrupt Controller (EXTI)">EXTI_TypeDef</a>;
<a name="l01475"></a>01475 <span class="comment"></span>
<a name="l01476"></a>01476 <span class="comment">/** @addtogroup EXTI_Registers_Reset_Value</span>
<a name="l01477"></a>01477 <span class="comment">  * @{</span>
<a name="l01478"></a>01478 <span class="comment">  */</span>
<a name="l01479"></a>01479 
<a name="l01480"></a><a class="code" href="group__exti__registers__reset__value.html#ga5363dd8d53548eea2df7270682d6c080">01480</a> <span class="preprocessor">#define EXTI_CR1_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01481"></a><a class="code" href="group__exti__registers__reset__value.html#ga5e81658bfa0c1fcdede8937f8c704ab9">01481</a> <span class="preprocessor"></span><span class="preprocessor">#define EXTI_CR2_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01482"></a>01482 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01483"></a>01483 <span class="comment">/**</span>
<a name="l01484"></a>01484 <span class="comment">  * @}</span>
<a name="l01485"></a>01485 <span class="comment">  */</span>
<a name="l01486"></a>01486 <span class="comment"></span>
<a name="l01487"></a>01487 <span class="comment">/** @addtogroup EXTI_Registers_Bits_Definition</span>
<a name="l01488"></a>01488 <span class="comment">  * @{</span>
<a name="l01489"></a>01489 <span class="comment">  */</span>
<a name="l01490"></a>01490 
<a name="l01491"></a><a class="code" href="group__exti__registers__bits__definition.html#gae81d2f4a931ac32dea2649f1fbeb6246">01491</a> <span class="preprocessor">#define EXTI_CR1_PDIS ((uint8_t)0xC0) </span><span class="comment">/*!&lt; PORTD external interrupt sensitivity bits mask */</span>
<a name="l01492"></a><a class="code" href="group__exti__registers__bits__definition.html#gab26febce90e1c1612907b19f9a0679e0">01492</a> <span class="preprocessor">#define EXTI_CR1_PCIS ((uint8_t)0x30) </span><span class="comment">/*!&lt; PORTC external interrupt sensitivity bits mask */</span>
<a name="l01493"></a><a class="code" href="group__exti__registers__bits__definition.html#ga26ba9a95d78d85d801f4f9f8e16b1198">01493</a> <span class="preprocessor">#define EXTI_CR1_PBIS ((uint8_t)0x0C) </span><span class="comment">/*!&lt; PORTB external interrupt sensitivity bits mask */</span>
<a name="l01494"></a><a class="code" href="group__exti__registers__bits__definition.html#gab3f4a4494fc999e45a1b662400a7215f">01494</a> <span class="preprocessor">#define EXTI_CR1_PAIS ((uint8_t)0x03) </span><span class="comment">/*!&lt; PORTA external interrupt sensitivity bits mask */</span>
<a name="l01495"></a>01495 
<a name="l01496"></a><a class="code" href="group__exti__registers__bits__definition.html#ga311c519ee5043c4a0511dc2f2474973b">01496</a> <span class="preprocessor">#define EXTI_CR2_TLIS ((uint8_t)0x04) </span><span class="comment">/*!&lt; Top level interrupt sensitivity bit mask */</span>
<a name="l01497"></a><a class="code" href="group__exti__registers__bits__definition.html#ga94e6ecfe3192eb3de6a080a51913e8ec">01497</a> <span class="preprocessor">#define EXTI_CR2_PEIS ((uint8_t)0x03) </span><span class="comment">/*!&lt; PORTE external interrupt sensitivity bits mask */</span>
<a name="l01498"></a>01498 <span class="comment"></span>
<a name="l01499"></a>01499 <span class="comment">/**</span>
<a name="l01500"></a>01500 <span class="comment">  * @}</span>
<a name="l01501"></a>01501 <span class="comment">  */</span>
<a name="l01502"></a>01502 
<a name="l01503"></a>01503 
<a name="l01504"></a>01504 
<a name="l01505"></a>01505 <span class="comment">/*----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l01506"></a>01506 <span class="comment">/**</span>
<a name="l01507"></a>01507 <span class="comment">  * @brief  FLASH program and Data memory (FLASH)</span>
<a name="l01508"></a>01508 <span class="comment">  */</span>
<a name="l01509"></a>01509 
<a name="l01510"></a><a class="code" href="structflash__struct.html">01510</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structflash__struct.html" title="FLASH program and Data memory (FLASH)">FLASH_struct</a>
<a name="l01511"></a>01511 {
<a name="l01512"></a><a class="code" href="structflash__struct.html#a8a7570a337578803d16ca8364e8eff4c">01512</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structflash__struct.html#a8a7570a337578803d16ca8364e8eff4c">CR1</a>;       <span class="comment">/*!&lt; Flash control register 1 */</span>
<a name="l01513"></a><a class="code" href="structflash__struct.html#ad9081046787b3a5cb82121230e624c68">01513</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structflash__struct.html#ad9081046787b3a5cb82121230e624c68">CR2</a>;       <span class="comment">/*!&lt; Flash control register 2 */</span>
<a name="l01514"></a><a class="code" href="structflash__struct.html#acfc59d9dd6f0b4ab02520a47ff813efd">01514</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structflash__struct.html#acfc59d9dd6f0b4ab02520a47ff813efd">NCR2</a>;      <span class="comment">/*!&lt; Flash complementary control register 2 */</span>
<a name="l01515"></a><a class="code" href="structflash__struct.html#a3aca2b829eb7f6390fd6f56f1fcc16b0">01515</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structflash__struct.html#a3aca2b829eb7f6390fd6f56f1fcc16b0">FPR</a>;       <span class="comment">/*!&lt; Flash protection register */</span>
<a name="l01516"></a><a class="code" href="structflash__struct.html#a60e3c016f023b1ef7548ef7d960406f7">01516</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structflash__struct.html#a60e3c016f023b1ef7548ef7d960406f7">NFPR</a>;      <span class="comment">/*!&lt; Flash complementary protection register */</span>
<a name="l01517"></a><a class="code" href="structflash__struct.html#ad0fdab45839baa51eac835a9fe5a420f">01517</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structflash__struct.html#ad0fdab45839baa51eac835a9fe5a420f">IAPSR</a>;     <span class="comment">/*!&lt; Flash in-application programming status register */</span>
<a name="l01518"></a><a class="code" href="structflash__struct.html#accc01753310088f928ab7fc359f3c069">01518</a>   <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structflash__struct.html#accc01753310088f928ab7fc359f3c069">RESERVED1</a>;      <span class="comment">/*!&lt; Reserved byte */</span>
<a name="l01519"></a><a class="code" href="structflash__struct.html#ad55b0a811044a4ddaefe4a7293a3f448">01519</a>   <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structflash__struct.html#ad55b0a811044a4ddaefe4a7293a3f448">RESERVED2</a>;      <span class="comment">/*!&lt; Reserved byte */</span>
<a name="l01520"></a><a class="code" href="structflash__struct.html#aaef0db6fa89373c7620bece383d19e38">01520</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structflash__struct.html#aaef0db6fa89373c7620bece383d19e38">PUKR</a>;      <span class="comment">/*!&lt; Flash program memory unprotection register */</span>
<a name="l01521"></a><a class="code" href="structflash__struct.html#a359aedef026382255147552f9889a2e9">01521</a>   <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structflash__struct.html#a359aedef026382255147552f9889a2e9">RESERVED3</a>;      <span class="comment">/*!&lt; Reserved byte */</span>
<a name="l01522"></a><a class="code" href="structflash__struct.html#aea44acce560c9acf3d2b1ce60831aff8">01522</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structflash__struct.html#aea44acce560c9acf3d2b1ce60831aff8">DUKR</a>;      <span class="comment">/*!&lt; Data EEPROM unprotection register */</span>
<a name="l01523"></a>01523 }
<a name="l01524"></a>01524 <a class="code" href="stm8s_8h.html#a7f16f11a7d9f7d9f87234289b91adbe6" title="FLASH program and Data memory (FLASH)">FLASH_TypeDef</a>;
<a name="l01525"></a>01525 <span class="comment"></span>
<a name="l01526"></a>01526 <span class="comment">/** @addtogroup FLASH_Registers_Reset_Value</span>
<a name="l01527"></a>01527 <span class="comment">  * @{</span>
<a name="l01528"></a>01528 <span class="comment">  */</span>
<a name="l01529"></a>01529 
<a name="l01530"></a><a class="code" href="group__flash__registers__reset__value.html#gaa37f9020d4e03b3d6744aa8a34ae750c">01530</a> <span class="preprocessor">#define FLASH_CR1_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l01531"></a><a class="code" href="group__flash__registers__reset__value.html#ga78f62fe704bedb583219c0ca5f26c2e2">01531</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_CR2_RESET_VALUE   ((uint8_t)0x00)</span>
<a name="l01532"></a><a class="code" href="group__flash__registers__reset__value.html#ga157b511c81a19fd4196749a1402c09e1">01532</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_NCR2_RESET_VALUE  ((uint8_t)0xFF)</span>
<a name="l01533"></a><a class="code" href="group__flash__registers__reset__value.html#gae5c60c095a0b557784579df9807829ad">01533</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_IAPSR_RESET_VALUE ((uint8_t)0x40)</span>
<a name="l01534"></a><a class="code" href="group__flash__registers__reset__value.html#gafc76c2c1af0969e19b9efe1145f8d3eb">01534</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_PUKR_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01535"></a><a class="code" href="group__flash__registers__reset__value.html#ga3c671002a83cd86d5974ac3cc7482460">01535</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_DUKR_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01536"></a>01536 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01537"></a>01537 <span class="comment">/**</span>
<a name="l01538"></a>01538 <span class="comment">  * @}</span>
<a name="l01539"></a>01539 <span class="comment">  */</span>
<a name="l01540"></a>01540 <span class="comment"></span>
<a name="l01541"></a>01541 <span class="comment">/** @addtogroup FLASH_Registers_Bits_Definition</span>
<a name="l01542"></a>01542 <span class="comment">  * @{</span>
<a name="l01543"></a>01543 <span class="comment">  */</span>
<a name="l01544"></a>01544 
<a name="l01545"></a><a class="code" href="group__flash__registers__bits__definition.html#ga6be8602a798fbe6865d0570cdb34e7ab">01545</a> <span class="preprocessor">#define FLASH_CR1_HALT        ((uint8_t)0x08) </span><span class="comment">/*!&lt; Standby in Halt mode mask */</span>
<a name="l01546"></a><a class="code" href="group__flash__registers__bits__definition.html#ga83d7dc756287426807fd1af18894b16c">01546</a> <span class="preprocessor">#define FLASH_CR1_AHALT       ((uint8_t)0x04) </span><span class="comment">/*!&lt; Standby in Active Halt mode mask */</span>
<a name="l01547"></a><a class="code" href="group__flash__registers__bits__definition.html#gaffc91d29fd8e0a7e7b738addf194b840">01547</a> <span class="preprocessor">#define FLASH_CR1_IE          ((uint8_t)0x02) </span><span class="comment">/*!&lt; Flash Interrupt enable mask */</span>
<a name="l01548"></a><a class="code" href="group__flash__registers__bits__definition.html#ga776a20d840106286345d3960b067776b">01548</a> <span class="preprocessor">#define FLASH_CR1_FIX         ((uint8_t)0x01) </span><span class="comment">/*!&lt; Fix programming time mask */</span>
<a name="l01549"></a>01549 
<a name="l01550"></a><a class="code" href="group__flash__registers__bits__definition.html#ga211240524e870d3854e538a06047d9db">01550</a> <span class="preprocessor">#define FLASH_CR2_OPT         ((uint8_t)0x80) </span><span class="comment">/*!&lt; Select option byte mask */</span>
<a name="l01551"></a><a class="code" href="group__flash__registers__bits__definition.html#gad6c0f3117c3a8b473387f1b6bd76d5e9">01551</a> <span class="preprocessor">#define FLASH_CR2_WPRG        ((uint8_t)0x40) </span><span class="comment">/*!&lt; Word Programming mask */</span>
<a name="l01552"></a><a class="code" href="group__flash__registers__bits__definition.html#gab2357de72a300a00e6d60de621f7440c">01552</a> <span class="preprocessor">#define FLASH_CR2_ERASE       ((uint8_t)0x20) </span><span class="comment">/*!&lt; Erase block mask */</span>
<a name="l01553"></a><a class="code" href="group__flash__registers__bits__definition.html#gadc64903ced73cb5f3f6d582adb7b1d7b">01553</a> <span class="preprocessor">#define FLASH_CR2_FPRG        ((uint8_t)0x10) </span><span class="comment">/*!&lt; Fast programming mode mask */</span>
<a name="l01554"></a><a class="code" href="group__flash__registers__bits__definition.html#gaf04700cefef948fc6f45d46ba3c43f88">01554</a> <span class="preprocessor">#define FLASH_CR2_PRG         ((uint8_t)0x01) </span><span class="comment">/*!&lt; Program block mask */</span>
<a name="l01555"></a>01555 
<a name="l01556"></a><a class="code" href="group__flash__registers__bits__definition.html#ga5d8566e2427e4f997095afa6afec3f8e">01556</a> <span class="preprocessor">#define FLASH_NCR2_NOPT       ((uint8_t)0x80) </span><span class="comment">/*!&lt; Select option byte mask */</span>
<a name="l01557"></a><a class="code" href="group__flash__registers__bits__definition.html#ga40befef6db280e8726e8d560e8ecf90d">01557</a> <span class="preprocessor">#define FLASH_NCR2_NWPRG      ((uint8_t)0x40) </span><span class="comment">/*!&lt; Word Programming mask */</span>
<a name="l01558"></a><a class="code" href="group__flash__registers__bits__definition.html#ga271b50e8780a38c3f578d87251f74c77">01558</a> <span class="preprocessor">#define FLASH_NCR2_NERASE     ((uint8_t)0x20) </span><span class="comment">/*!&lt; Erase block mask */</span>
<a name="l01559"></a><a class="code" href="group__flash__registers__bits__definition.html#ga695d2868a6c8eb80a8400440aa0bc6bd">01559</a> <span class="preprocessor">#define FLASH_NCR2_NFPRG      ((uint8_t)0x10) </span><span class="comment">/*!&lt; Fast programming mode mask */</span>
<a name="l01560"></a><a class="code" href="group__flash__registers__bits__definition.html#ga4dac6097fa6defd267c0a3b8c7929ec2">01560</a> <span class="preprocessor">#define FLASH_NCR2_NPRG       ((uint8_t)0x01) </span><span class="comment">/*!&lt; Program block mask */</span>
<a name="l01561"></a>01561 
<a name="l01562"></a><a class="code" href="group__flash__registers__bits__definition.html#ga462e5681e6b83981a4cb39e005e434b6">01562</a> <span class="preprocessor">#define FLASH_IAPSR_HVOFF     ((uint8_t)0x40) </span><span class="comment">/*!&lt; End of high voltage flag mask */</span>
<a name="l01563"></a><a class="code" href="group__flash__registers__bits__definition.html#ga36d7577be0e1226b732670e7a94d3752">01563</a> <span class="preprocessor">#define FLASH_IAPSR_DUL       ((uint8_t)0x08) </span><span class="comment">/*!&lt; Data EEPROM unlocked flag mask */</span>
<a name="l01564"></a><a class="code" href="group__flash__registers__bits__definition.html#ga35a8f94ef216583d9a03a2ea2b20c9f4">01564</a> <span class="preprocessor">#define FLASH_IAPSR_EOP       ((uint8_t)0x04) </span><span class="comment">/*!&lt; End of operation flag mask */</span>
<a name="l01565"></a><a class="code" href="group__flash__registers__bits__definition.html#ga5308b7bb2ce9565616d5b1c2a52d516d">01565</a> <span class="preprocessor">#define FLASH_IAPSR_PUL       ((uint8_t)0x02) </span><span class="comment">/*!&lt; Flash Program memory unlocked flag mask */</span>
<a name="l01566"></a><a class="code" href="group__flash__registers__bits__definition.html#gad0dec488d7fd9cc12ab04fe36d60e1c2">01566</a> <span class="preprocessor">#define FLASH_IAPSR_WR_PG_DIS ((uint8_t)0x01) </span><span class="comment">/*!&lt; Write attempted to protected page mask */</span>
<a name="l01567"></a>01567 
<a name="l01568"></a><a class="code" href="group__flash__registers__bits__definition.html#ga745341e047953463c19f9de77cf8e123">01568</a> <span class="preprocessor">#define FLASH_PUKR_PUK        ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Flash Program memory unprotection mask */</span>
<a name="l01569"></a>01569 
<a name="l01570"></a><a class="code" href="group__flash__registers__bits__definition.html#ga8930fcf7135ec2ac3ddc802bbdcd4d5e">01570</a> <span class="preprocessor">#define FLASH_DUKR_DUK        ((uint8_t)0xFF) </span><span class="comment">/*!&lt; Data EEPROM unprotection mask */</span>
<a name="l01571"></a>01571 <span class="comment"></span>
<a name="l01572"></a>01572 <span class="comment">/**</span>
<a name="l01573"></a>01573 <span class="comment">  * @}</span>
<a name="l01574"></a>01574 <span class="comment">  */</span>
<a name="l01575"></a>01575 
<a name="l01576"></a>01576 <span class="comment">/*----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l01577"></a>01577 <span class="comment">/**</span>
<a name="l01578"></a>01578 <span class="comment">  * @brief  Option Bytes (OPT)</span>
<a name="l01579"></a>01579 <span class="comment">  */</span>
<a name="l01580"></a><a class="code" href="structopt__struct.html">01580</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structopt__struct.html" title="Option Bytes (OPT)">OPT_struct</a>
<a name="l01581"></a>01581 {
<a name="l01582"></a><a class="code" href="structopt__struct.html#a7ae3b28009b46036e176007b832429d4">01582</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structopt__struct.html#a7ae3b28009b46036e176007b832429d4">OPT0</a>;  <span class="comment">/*!&lt; Option byte 0: Read-out protection (not accessible in IAP mode) */</span>
<a name="l01583"></a><a class="code" href="structopt__struct.html#a97391d506da7a6e011817390795f0c27">01583</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structopt__struct.html#a97391d506da7a6e011817390795f0c27">OPT1</a>;  <span class="comment">/*!&lt; Option byte 1: User boot code */</span>
<a name="l01584"></a><a class="code" href="structopt__struct.html#a5b0305094a2c9bd4861a7516e6ab893c">01584</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structopt__struct.html#a5b0305094a2c9bd4861a7516e6ab893c">NOPT1</a>; <span class="comment">/*!&lt; Complementary Option byte 1 */</span>
<a name="l01585"></a><a class="code" href="structopt__struct.html#ac0952f14fbb12419a0c456475f05cb35">01585</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structopt__struct.html#ac0952f14fbb12419a0c456475f05cb35">OPT2</a>;  <span class="comment">/*!&lt; Option byte 2: Alternate function remapping */</span>
<a name="l01586"></a><a class="code" href="structopt__struct.html#aa5e082b4d621f40392e36d0ff4fed840">01586</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structopt__struct.html#aa5e082b4d621f40392e36d0ff4fed840">NOPT2</a>; <span class="comment">/*!&lt; Complementary Option byte 2 */</span>
<a name="l01587"></a><a class="code" href="structopt__struct.html#a844b86922b18b8b08c36c80d9ea48a36">01587</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structopt__struct.html#a844b86922b18b8b08c36c80d9ea48a36">OPT3</a>;  <span class="comment">/*!&lt; Option byte 3: Watchdog option */</span>
<a name="l01588"></a><a class="code" href="structopt__struct.html#ae165d8ab7e3cc2a177be274a42c3dcd2">01588</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structopt__struct.html#ae165d8ab7e3cc2a177be274a42c3dcd2">NOPT3</a>; <span class="comment">/*!&lt; Complementary Option byte 3 */</span>
<a name="l01589"></a><a class="code" href="structopt__struct.html#a5091f29c58f5468671a4678e77856fbe">01589</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structopt__struct.html#a5091f29c58f5468671a4678e77856fbe">OPT4</a>;  <span class="comment">/*!&lt; Option byte 4: Clock option */</span>
<a name="l01590"></a><a class="code" href="structopt__struct.html#ab78a281e6514ef9f54a7199f715dce67">01590</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structopt__struct.html#ab78a281e6514ef9f54a7199f715dce67">NOPT4</a>; <span class="comment">/*!&lt; Complementary Option byte 4 */</span>
<a name="l01591"></a><a class="code" href="structopt__struct.html#a030b4d2969e4fa999169b1e504b9d398">01591</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structopt__struct.html#a030b4d2969e4fa999169b1e504b9d398">OPT5</a>;  <span class="comment">/*!&lt; Option byte 5: HSE clock startup */</span>
<a name="l01592"></a><a class="code" href="structopt__struct.html#ad34d51b18888c09033b7de2fb8f10f27">01592</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structopt__struct.html#ad34d51b18888c09033b7de2fb8f10f27">NOPT5</a>; <span class="comment">/*!&lt; Complementary Option byte 5 */</span>
<a name="l01593"></a><a class="code" href="structopt__struct.html#a724d0052b2c710f9fc508b0bdd4af623">01593</a>   <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structopt__struct.html#a724d0052b2c710f9fc508b0bdd4af623">RESERVED1</a>;  <span class="comment">/*!&lt; Reserved Option byte*/</span>
<a name="l01594"></a><a class="code" href="structopt__struct.html#ae0ba3070f6de188f0f82a9acb79c899f">01594</a>   <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structopt__struct.html#ae0ba3070f6de188f0f82a9acb79c899f">RESERVED2</a>; <span class="comment">/*!&lt; Reserved Option byte*/</span>
<a name="l01595"></a><a class="code" href="structopt__struct.html#a07889a24caab4da6ab1b21db10a363f1">01595</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structopt__struct.html#a07889a24caab4da6ab1b21db10a363f1">OPT7</a>;  <span class="comment">/*!&lt; Option byte 7: flash wait states */</span>
<a name="l01596"></a><a class="code" href="structopt__struct.html#a33094bd18d3f29b4ffaacc05b88836e5">01596</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structopt__struct.html#a33094bd18d3f29b4ffaacc05b88836e5">NOPT7</a>; <span class="comment">/*!&lt; Complementary Option byte 7 */</span>
<a name="l01597"></a>01597 }
<a name="l01598"></a>01598 <a class="code" href="stm8s_8h.html#ab3f8c298c65faf390402c612bd0f544c" title="Option Bytes (OPT)">OPT_TypeDef</a>;
<a name="l01599"></a>01599 
<a name="l01600"></a>01600 <span class="comment">/*----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l01601"></a>01601 <span class="comment">/**</span>
<a name="l01602"></a>01602 <span class="comment">  * @brief  Independent Watchdog (IWDG)</span>
<a name="l01603"></a>01603 <span class="comment">  */</span>
<a name="l01604"></a>01604 
<a name="l01605"></a><a class="code" href="structiwdg__struct.html">01605</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structiwdg__struct.html" title="Independent Watchdog (IWDG)">IWDG_struct</a>
<a name="l01606"></a>01606 {
<a name="l01607"></a><a class="code" href="structiwdg__struct.html#aad63b24062e7047f84bb813ae334e530">01607</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structiwdg__struct.html#aad63b24062e7047f84bb813ae334e530">KR</a>;  <span class="comment">/*!&lt; Key Register */</span>
<a name="l01608"></a><a class="code" href="structiwdg__struct.html#a63f8c288b357c9c6e248cfbd2edce8dd">01608</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structiwdg__struct.html#a63f8c288b357c9c6e248cfbd2edce8dd">PR</a>;  <span class="comment">/*!&lt; Prescaler Register */</span>
<a name="l01609"></a><a class="code" href="structiwdg__struct.html#a282acfd53b230b903ca922c9cc94a3d8">01609</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structiwdg__struct.html#a282acfd53b230b903ca922c9cc94a3d8">RLR</a>; <span class="comment">/*!&lt; Reload Register */</span>
<a name="l01610"></a>01610 }
<a name="l01611"></a>01611 <a class="code" href="stm8s_8h.html#a7506919ff95714be58f47380c0b321a4" title="Independent Watchdog (IWDG)">IWDG_TypeDef</a>;
<a name="l01612"></a>01612 <span class="comment"></span>
<a name="l01613"></a>01613 <span class="comment">/** @addtogroup IWDG_Registers_Reset_Value</span>
<a name="l01614"></a>01614 <span class="comment">  * @{</span>
<a name="l01615"></a>01615 <span class="comment">  */</span>
<a name="l01616"></a>01616 
<a name="l01617"></a><a class="code" href="group__iwdg__registers__reset__value.html#gaee57715da14e3bcd97d6109d2459817c">01617</a> <span class="preprocessor">#define IWDG_PR_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01618"></a><a class="code" href="group__iwdg__registers__reset__value.html#ga4f4435cc94e5b091adaa8615b69a4bf5">01618</a> <span class="preprocessor"></span><span class="preprocessor">#define IWDG_RLR_RESET_VALUE ((uint8_t)0xFF)</span>
<a name="l01619"></a>01619 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01620"></a>01620 <span class="comment">/**</span>
<a name="l01621"></a>01621 <span class="comment">  * @}</span>
<a name="l01622"></a>01622 <span class="comment">  */</span>
<a name="l01623"></a>01623 
<a name="l01624"></a>01624 <span class="comment">/*----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l01625"></a>01625 <span class="comment">/**</span>
<a name="l01626"></a>01626 <span class="comment">  * @brief  Window Watchdog (WWDG)</span>
<a name="l01627"></a>01627 <span class="comment">  */</span>
<a name="l01628"></a>01628 
<a name="l01629"></a><a class="code" href="structwwdg__struct.html">01629</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structwwdg__struct.html" title="Window Watchdog (WWDG)">WWDG_struct</a>
<a name="l01630"></a>01630 {
<a name="l01631"></a><a class="code" href="structwwdg__struct.html#aa3a43630579714c0e89d1bc1e446a41f">01631</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structwwdg__struct.html#aa3a43630579714c0e89d1bc1e446a41f">CR</a>; <span class="comment">/*!&lt; Control Register */</span>
<a name="l01632"></a><a class="code" href="structwwdg__struct.html#ab7c4061d36a047897cde625fabb3feec">01632</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structwwdg__struct.html#ab7c4061d36a047897cde625fabb3feec">WR</a>; <span class="comment">/*!&lt; Window Register */</span>
<a name="l01633"></a>01633 }
<a name="l01634"></a>01634 <a class="code" href="stm8s_8h.html#a76707f6d3ec5b91b8481239251841954" title="Window Watchdog (WWDG)">WWDG_TypeDef</a>;
<a name="l01635"></a>01635 <span class="comment"></span>
<a name="l01636"></a>01636 <span class="comment">/** @addtogroup WWDG_Registers_Reset_Value</span>
<a name="l01637"></a>01637 <span class="comment">  * @{</span>
<a name="l01638"></a>01638 <span class="comment">  */</span>
<a name="l01639"></a>01639 
<a name="l01640"></a><a class="code" href="group__wwdg__registers__reset__value.html#gac7c9a1d1db044c402a64992bf836aa50">01640</a> <span class="preprocessor">#define WWDG_CR_RESET_VALUE ((uint8_t)0x7F)</span>
<a name="l01641"></a><a class="code" href="group__wwdg__registers__reset__value.html#ga895f536f5a9914dd3cdfaeeafbae1aa8">01641</a> <span class="preprocessor"></span><span class="preprocessor">#define WWDG_WR_RESET_VALUE ((uint8_t)0x7F)</span>
<a name="l01642"></a>01642 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01643"></a>01643 <span class="comment">/**</span>
<a name="l01644"></a>01644 <span class="comment">  * @}</span>
<a name="l01645"></a>01645 <span class="comment">  */</span>
<a name="l01646"></a>01646 <span class="comment"></span>
<a name="l01647"></a>01647 <span class="comment">/** @addtogroup WWDG_Registers_Bits_Definition</span>
<a name="l01648"></a>01648 <span class="comment">  * @{</span>
<a name="l01649"></a>01649 <span class="comment">  */</span>
<a name="l01650"></a>01650 
<a name="l01651"></a><a class="code" href="group__wwdg__registers__bits__definition.html#gab647e9997b8b8e67de72af1aaea3f52f">01651</a> <span class="preprocessor">#define WWDG_CR_WDGA ((uint8_t)0x80) </span><span class="comment">/*!&lt; WDGA bit mask */</span>
<a name="l01652"></a><a class="code" href="group__wwdg__registers__bits__definition.html#gab3a493575c9a7c6006a3af9d13399268">01652</a> <span class="preprocessor">#define WWDG_CR_T6   ((uint8_t)0x40) </span><span class="comment">/*!&lt; T6 bit mask */</span>
<a name="l01653"></a><a class="code" href="group__wwdg__registers__bits__definition.html#ga400774feb33ed7544d57d6a0a76e0f70">01653</a> <span class="preprocessor">#define WWDG_CR_T    ((uint8_t)0x7F) </span><span class="comment">/*!&lt; T bits mask */</span>
<a name="l01654"></a>01654 
<a name="l01655"></a><a class="code" href="group__wwdg__registers__bits__definition.html#gad6e4e2d4e0d8a711c215b5dd0e04325b">01655</a> <span class="preprocessor">#define WWDG_WR_MSB  ((uint8_t)0x80) </span><span class="comment">/*!&lt; MSB bit mask */</span>
<a name="l01656"></a><a class="code" href="group__wwdg__registers__bits__definition.html#ga8dc15855155322251514ca3a59182ba3">01656</a> <span class="preprocessor">#define WWDG_WR_W    ((uint8_t)0x7F) </span><span class="comment">/*!&lt; W bits mask */</span>
<a name="l01657"></a>01657 <span class="comment"></span>
<a name="l01658"></a>01658 <span class="comment">/**</span>
<a name="l01659"></a>01659 <span class="comment">  * @}</span>
<a name="l01660"></a>01660 <span class="comment">  */</span>
<a name="l01661"></a>01661 
<a name="l01662"></a>01662 <span class="comment">/*----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l01663"></a>01663 <span class="comment">/**</span>
<a name="l01664"></a>01664 <span class="comment">  * @brief  Reset Controller (RST)</span>
<a name="l01665"></a>01665 <span class="comment">  */</span>
<a name="l01666"></a>01666 
<a name="l01667"></a><a class="code" href="structrst__struct.html">01667</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structrst__struct.html" title="Reset Controller (RST)">RST_struct</a>
<a name="l01668"></a>01668 {
<a name="l01669"></a><a class="code" href="structrst__struct.html#a80194e690d957b096d0ed060ef9d82c5">01669</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structrst__struct.html#a80194e690d957b096d0ed060ef9d82c5">SR</a>; <span class="comment">/*!&lt; Reset status register */</span>
<a name="l01670"></a>01670 }
<a name="l01671"></a>01671 <a class="code" href="stm8s_8h.html#a8b3ecba6d36fb0b6667c674eee1f500f" title="Reset Controller (RST)">RST_TypeDef</a>;
<a name="l01672"></a>01672 <span class="comment"></span>
<a name="l01673"></a>01673 <span class="comment">/** @addtogroup RST_Registers_Bits_Definition</span>
<a name="l01674"></a>01674 <span class="comment">  * @{</span>
<a name="l01675"></a>01675 <span class="comment">  */</span>
<a name="l01676"></a>01676 
<a name="l01677"></a><a class="code" href="group__rst__registers__bits__definition.html#ga3bdcf0d248e3e21384da6bf8dc32eeb1">01677</a> <span class="preprocessor">#define RST_SR_EMCF   ((uint8_t)0x10) </span><span class="comment">/*!&lt; EMC reset flag bit mask */</span>
<a name="l01678"></a><a class="code" href="group__rst__registers__bits__definition.html#ga66ed6fe10b1ba8f90449f8f4bef21ea8">01678</a> <span class="preprocessor">#define RST_SR_SWIMF  ((uint8_t)0x08) </span><span class="comment">/*!&lt; SWIM reset flag bit mask */</span>
<a name="l01679"></a><a class="code" href="group__rst__registers__bits__definition.html#ga0ec1be4b6db7907ae8f5a51c06c93100">01679</a> <span class="preprocessor">#define RST_SR_ILLOPF ((uint8_t)0x04) </span><span class="comment">/*!&lt; Illegal opcode reset flag bit mask */</span>
<a name="l01680"></a><a class="code" href="group__rst__registers__bits__definition.html#gaf04ac67f24df3f0505bc04daecf8f3df">01680</a> <span class="preprocessor">#define RST_SR_IWDGF  ((uint8_t)0x02) </span><span class="comment">/*!&lt; IWDG reset flag bit mask */</span>
<a name="l01681"></a><a class="code" href="group__rst__registers__bits__definition.html#ga9e1dba67561c1dfd414e6c90b33eafeb">01681</a> <span class="preprocessor">#define RST_SR_WWDGF  ((uint8_t)0x01) </span><span class="comment">/*!&lt; WWDG reset flag bit mask */</span>
<a name="l01682"></a>01682 <span class="comment"></span>
<a name="l01683"></a>01683 <span class="comment">/**</span>
<a name="l01684"></a>01684 <span class="comment">  * @}</span>
<a name="l01685"></a>01685 <span class="comment">  */</span>
<a name="l01686"></a>01686 
<a name="l01687"></a>01687 <span class="comment">/*----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l01688"></a>01688 <span class="comment">/**</span>
<a name="l01689"></a>01689 <span class="comment">  * @brief  Serial Peripheral Interface (SPI)</span>
<a name="l01690"></a>01690 <span class="comment">  */</span>
<a name="l01691"></a>01691 
<a name="l01692"></a><a class="code" href="structspi__struct.html">01692</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structspi__struct.html" title="Serial Peripheral Interface (SPI)">SPI_struct</a>
<a name="l01693"></a>01693 {
<a name="l01694"></a><a class="code" href="structspi__struct.html#a2ab94c92d8d949390df9bdec406a52b0">01694</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structspi__struct.html#a2ab94c92d8d949390df9bdec406a52b0">CR1</a>;    <span class="comment">/*!&lt; SPI control register 1 */</span>
<a name="l01695"></a><a class="code" href="structspi__struct.html#a1126ec81c394f2cefd90603197107244">01695</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structspi__struct.html#a1126ec81c394f2cefd90603197107244">CR2</a>;    <span class="comment">/*!&lt; SPI control register 2 */</span>
<a name="l01696"></a><a class="code" href="structspi__struct.html#acf2de761b5deb334c873b8ecd89257a0">01696</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structspi__struct.html#acf2de761b5deb334c873b8ecd89257a0">ICR</a>;    <span class="comment">/*!&lt; SPI interrupt control register */</span>
<a name="l01697"></a><a class="code" href="structspi__struct.html#a40c55319e700a25a47a17a29e4af869f">01697</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structspi__struct.html#a40c55319e700a25a47a17a29e4af869f">SR</a>;     <span class="comment">/*!&lt; SPI status register */</span>
<a name="l01698"></a><a class="code" href="structspi__struct.html#aedd6912380cf8cfb5f44520c25e3aeaa">01698</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structspi__struct.html#aedd6912380cf8cfb5f44520c25e3aeaa">DR</a>;     <span class="comment">/*!&lt; SPI data I/O register */</span>
<a name="l01699"></a><a class="code" href="structspi__struct.html#a0fe8939b747850d51b702b8f7bd5728c">01699</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structspi__struct.html#a0fe8939b747850d51b702b8f7bd5728c">CRCPR</a>;  <span class="comment">/*!&lt; SPI CRC polynomial register */</span>
<a name="l01700"></a><a class="code" href="structspi__struct.html#a17ea9a3dbddba7e2a1c8af9ac4396cb8">01700</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structspi__struct.html#a17ea9a3dbddba7e2a1c8af9ac4396cb8">RXCRCR</a>; <span class="comment">/*!&lt; SPI Rx CRC register */</span>
<a name="l01701"></a><a class="code" href="structspi__struct.html#a5fcf8ec6e4f15464e5ee2bb508d9ce38">01701</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structspi__struct.html#a5fcf8ec6e4f15464e5ee2bb508d9ce38">TXCRCR</a>; <span class="comment">/*!&lt; SPI Tx CRC register */</span>
<a name="l01702"></a>01702 }
<a name="l01703"></a>01703 <a class="code" href="stm8s_8h.html#a3df435b1c44e95414c0a6b5e22856b49" title="Serial Peripheral Interface (SPI)">SPI_TypeDef</a>;
<a name="l01704"></a>01704 <span class="comment"></span>
<a name="l01705"></a>01705 <span class="comment">/** @addtogroup SPI_Registers_Reset_Value</span>
<a name="l01706"></a>01706 <span class="comment">  * @{</span>
<a name="l01707"></a>01707 <span class="comment">  */</span>
<a name="l01708"></a>01708 
<a name="l01709"></a><a class="code" href="group__spi__registers__reset__value.html#ga0c66648a49674926af334e5dfdae386e">01709</a> <span class="preprocessor">#define SPI_CR1_RESET_VALUE    ((uint8_t)0x00) </span><span class="comment">/*!&lt; Control Register 1 reset value */</span>
<a name="l01710"></a><a class="code" href="group__spi__registers__reset__value.html#gae3f182641ec350f0caccfab44546198d">01710</a> <span class="preprocessor">#define SPI_CR2_RESET_VALUE    ((uint8_t)0x00) </span><span class="comment">/*!&lt; Control Register 2 reset value */</span>
<a name="l01711"></a><a class="code" href="group__spi__registers__reset__value.html#ga31b9c948c5d3c7f9f9a0004bfa42cdd5">01711</a> <span class="preprocessor">#define SPI_ICR_RESET_VALUE    ((uint8_t)0x00) </span><span class="comment">/*!&lt; Interrupt Control Register reset value */</span>
<a name="l01712"></a><a class="code" href="group__spi__registers__reset__value.html#ga785726e3351195e71ab56493d5d3f8fe">01712</a> <span class="preprocessor">#define SPI_SR_RESET_VALUE     ((uint8_t)0x02) </span><span class="comment">/*!&lt; Status Register reset value */</span>
<a name="l01713"></a><a class="code" href="group__spi__registers__reset__value.html#ga02dbae78c5d1932709ae1725326d523b">01713</a> <span class="preprocessor">#define SPI_DR_RESET_VALUE     ((uint8_t)0x00) </span><span class="comment">/*!&lt; Data Register reset value */</span>
<a name="l01714"></a><a class="code" href="group__spi__registers__reset__value.html#gab73030aa37a718b3d53675dd655db733">01714</a> <span class="preprocessor">#define SPI_CRCPR_RESET_VALUE  ((uint8_t)0x07) </span><span class="comment">/*!&lt; Polynomial Register reset value */</span>
<a name="l01715"></a><a class="code" href="group__spi__registers__reset__value.html#ga306015a68baf9a45b9dc2ee04286b518">01715</a> <span class="preprocessor">#define SPI_RXCRCR_RESET_VALUE ((uint8_t)0x00) </span><span class="comment">/*!&lt; RX CRC Register reset value */</span>
<a name="l01716"></a><a class="code" href="group__spi__registers__reset__value.html#ga84948616a0bf3dd40f4be954641d4008">01716</a> <span class="preprocessor">#define SPI_TXCRCR_RESET_VALUE ((uint8_t)0x00) </span><span class="comment">/*!&lt; TX CRC Register reset value */</span>
<a name="l01717"></a>01717 <span class="comment"></span>
<a name="l01718"></a>01718 <span class="comment">/**</span>
<a name="l01719"></a>01719 <span class="comment">  * @}</span>
<a name="l01720"></a>01720 <span class="comment">  */</span>
<a name="l01721"></a>01721 <span class="comment"></span>
<a name="l01722"></a>01722 <span class="comment">/** @addtogroup SPI_Registers_Bits_Definition</span>
<a name="l01723"></a>01723 <span class="comment">  * @{</span>
<a name="l01724"></a>01724 <span class="comment">  */</span>
<a name="l01725"></a>01725 
<a name="l01726"></a><a class="code" href="group__spi__registers__bits__definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">01726</a> <span class="preprocessor">#define SPI_CR1_LSBFIRST ((uint8_t)0x80) </span><span class="comment">/*!&lt; Frame format mask */</span>
<a name="l01727"></a><a class="code" href="group__spi__registers__bits__definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">01727</a> <span class="preprocessor">#define SPI_CR1_SPE      ((uint8_t)0x40) </span><span class="comment">/*!&lt; Enable bits mask */</span>
<a name="l01728"></a><a class="code" href="group__spi__registers__bits__definition.html#ga261af22667719a32b3ce566c1e261936">01728</a> <span class="preprocessor">#define SPI_CR1_BR       ((uint8_t)0x38) </span><span class="comment">/*!&lt; Baud rate control mask */</span>
<a name="l01729"></a><a class="code" href="group__spi__registers__bits__definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">01729</a> <span class="preprocessor">#define SPI_CR1_MSTR     ((uint8_t)0x04) </span><span class="comment">/*!&lt; Master Selection mask */</span>
<a name="l01730"></a><a class="code" href="group__spi__registers__bits__definition.html#ga2616a10f5118cdc68fbdf0582481e124">01730</a> <span class="preprocessor">#define SPI_CR1_CPOL     ((uint8_t)0x02) </span><span class="comment">/*!&lt; Clock Polarity mask */</span>
<a name="l01731"></a><a class="code" href="group__spi__registers__bits__definition.html#ga97602d8ded14bbd2c1deadaf308755a3">01731</a> <span class="preprocessor">#define SPI_CR1_CPHA     ((uint8_t)0x01) </span><span class="comment">/*!&lt; Clock Phase mask */</span>
<a name="l01732"></a>01732 
<a name="l01733"></a><a class="code" href="group__spi__registers__bits__definition.html#ga4145609597be39c745bb994be5f3d116">01733</a> <span class="preprocessor">#define SPI_CR2_BDM      ((uint8_t)0x80) </span><span class="comment">/*!&lt; Bi-directional data mode enable mask */</span>
<a name="l01734"></a><a class="code" href="group__spi__registers__bits__definition.html#ga7139257f9b3f64db799481bc87949c83">01734</a> <span class="preprocessor">#define SPI_CR2_BDOE     ((uint8_t)0x40) </span><span class="comment">/*!&lt; Output enable in bi-directional mode mask */</span>
<a name="l01735"></a><a class="code" href="group__spi__registers__bits__definition.html#ga26bc0d5401c19b9c53b5169e0e30ac50">01735</a> <span class="preprocessor">#define SPI_CR2_CRCEN    ((uint8_t)0x20) </span><span class="comment">/*!&lt; Hardware CRC calculation enable mask */</span>
<a name="l01736"></a><a class="code" href="group__spi__registers__bits__definition.html#gaa248af94e60b267bd2b034c461ddf9f6">01736</a> <span class="preprocessor">#define SPI_CR2_CRCNEXT  ((uint8_t)0x10) </span><span class="comment">/*!&lt; Transmit CRC next mask */</span>
<a name="l01737"></a><a class="code" href="group__spi__registers__bits__definition.html#gaf152d3921ffc73e1643c4f5e153b4c7c">01737</a> <span class="preprocessor">#define SPI_CR2_RXONLY   ((uint8_t)0x04) </span><span class="comment">/*!&lt; Receive only mask */</span>
<a name="l01738"></a><a class="code" href="group__spi__registers__bits__definition.html#gab3890d2c1fb4f7e068a33dd0f6623d46">01738</a> <span class="preprocessor">#define SPI_CR2_SSM      ((uint8_t)0x02) </span><span class="comment">/*!&lt; Software slave management mask */</span>
<a name="l01739"></a><a class="code" href="group__spi__registers__bits__definition.html#ga943de028584a61f6d0dbd08282898f5a">01739</a> <span class="preprocessor">#define SPI_CR2_SSI      ((uint8_t)0x01) </span><span class="comment">/*!&lt; Internal slave select mask */</span>
<a name="l01740"></a>01740 
<a name="l01741"></a><a class="code" href="group__spi__registers__bits__definition.html#ga09d3cb05a1a6afb5b5d8b17e2f6d9bc5">01741</a> <span class="preprocessor">#define SPI_ICR_TXEI     ((uint8_t)0x80) </span><span class="comment">/*!&lt; Tx buffer empty interrupt enable mask */</span>
<a name="l01742"></a><a class="code" href="group__spi__registers__bits__definition.html#ga036726e809d567e248181d69c0f728a2">01742</a> <span class="preprocessor">#define SPI_ICR_RXEI     ((uint8_t)0x40) </span><span class="comment">/*!&lt; Rx buffer empty interrupt enable mask */</span>
<a name="l01743"></a><a class="code" href="group__spi__registers__bits__definition.html#gae66e9a71aed6aadaa5fd6a3eb7654aee">01743</a> <span class="preprocessor">#define SPI_ICR_ERRIE    ((uint8_t)0x20) </span><span class="comment">/*!&lt; Error interrupt enable mask */</span>
<a name="l01744"></a><a class="code" href="group__spi__registers__bits__definition.html#ga09f8e76867b76a5634a0d90cc2960d70">01744</a> <span class="preprocessor">#define SPI_ICR_WKIE     ((uint8_t)0x10) </span><span class="comment">/*!&lt; Wake-up interrupt enable mask */</span>
<a name="l01745"></a>01745 
<a name="l01746"></a><a class="code" href="group__spi__registers__bits__definition.html#gaa3498df67729ae048dc5f315ef7c16bf">01746</a> <span class="preprocessor">#define SPI_SR_BSY       ((uint8_t)0x80) </span><span class="comment">/*!&lt; Busy flag */</span>
<a name="l01747"></a><a class="code" href="group__spi__registers__bits__definition.html#gaa8d902302c5eb81ce4a57029de281232">01747</a> <span class="preprocessor">#define SPI_SR_OVR       ((uint8_t)0x40) </span><span class="comment">/*!&lt; Overrun flag */</span>
<a name="l01748"></a><a class="code" href="group__spi__registers__bits__definition.html#gabaa043349833dc7b8138969c64f63adf">01748</a> <span class="preprocessor">#define SPI_SR_MODF      ((uint8_t)0x20) </span><span class="comment">/*!&lt; Mode fault */</span>
<a name="l01749"></a><a class="code" href="group__spi__registers__bits__definition.html#ga69e543fa9584fd636032a3ee735f750b">01749</a> <span class="preprocessor">#define SPI_SR_CRCERR    ((uint8_t)0x10) </span><span class="comment">/*!&lt; CRC error flag */</span>
<a name="l01750"></a><a class="code" href="group__spi__registers__bits__definition.html#gabf862b8478e5d92562175aa37156f526">01750</a> <span class="preprocessor">#define SPI_SR_WKUP      ((uint8_t)0x08) </span><span class="comment">/*!&lt; Wake-Up flag */</span>
<a name="l01751"></a><a class="code" href="group__spi__registers__bits__definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">01751</a> <span class="preprocessor">#define SPI_SR_TXE       ((uint8_t)0x02) </span><span class="comment">/*!&lt; Transmit buffer empty */</span>
<a name="l01752"></a><a class="code" href="group__spi__registers__bits__definition.html#ga40e14de547aa06864abcd4b0422d8b48">01752</a> <span class="preprocessor">#define SPI_SR_RXNE      ((uint8_t)0x01) </span><span class="comment">/*!&lt; Receive buffer not empty */</span>
<a name="l01753"></a>01753 <span class="comment"></span>
<a name="l01754"></a>01754 <span class="comment">/**</span>
<a name="l01755"></a>01755 <span class="comment">  * @}</span>
<a name="l01756"></a>01756 <span class="comment">  */</span>
<a name="l01757"></a>01757 
<a name="l01758"></a>01758 <span class="comment">/*----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l01759"></a>01759 <span class="comment">/**</span>
<a name="l01760"></a>01760 <span class="comment">  * @brief  Universal Synchronous Asynchronous Receiver Transmitter (UART1)</span>
<a name="l01761"></a>01761 <span class="comment">  */</span>
<a name="l01762"></a>01762 
<a name="l01763"></a><a class="code" href="structuart1__struct.html">01763</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structuart1__struct.html" title="Universal Synchronous Asynchronous Receiver Transmitter (UART1)">UART1_struct</a>
<a name="l01764"></a>01764 {
<a name="l01765"></a><a class="code" href="structuart1__struct.html#af0a5b9b4ed729bfe796e8aff94a9760c">01765</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart1__struct.html#af0a5b9b4ed729bfe796e8aff94a9760c">SR</a>;   <span class="comment">/*!&lt; UART1 status register */</span>
<a name="l01766"></a><a class="code" href="structuart1__struct.html#aff16369b1003eb0e329b43c1705f715f">01766</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart1__struct.html#aff16369b1003eb0e329b43c1705f715f">DR</a>;   <span class="comment">/*!&lt; UART1 data register */</span>
<a name="l01767"></a><a class="code" href="structuart1__struct.html#a2a302d8fa4f1be95324a854b63a239ad">01767</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart1__struct.html#a2a302d8fa4f1be95324a854b63a239ad">BRR1</a>; <span class="comment">/*!&lt; UART1 baud rate register */</span>
<a name="l01768"></a><a class="code" href="structuart1__struct.html#a28ba947410e038c02998cad867797edd">01768</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart1__struct.html#a28ba947410e038c02998cad867797edd">BRR2</a>; <span class="comment">/*!&lt; UART1 DIV mantissa[11:8] SCIDIV fraction */</span>
<a name="l01769"></a><a class="code" href="structuart1__struct.html#ae23130875ca2d54c2489335bcd3516a3">01769</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart1__struct.html#ae23130875ca2d54c2489335bcd3516a3">CR1</a>;  <span class="comment">/*!&lt; UART1 control register 1 */</span>
<a name="l01770"></a><a class="code" href="structuart1__struct.html#a24c189f9ed7c8b953c8d7cdf32c3a6da">01770</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart1__struct.html#a24c189f9ed7c8b953c8d7cdf32c3a6da">CR2</a>;  <span class="comment">/*!&lt; UART1 control register 2 */</span>
<a name="l01771"></a><a class="code" href="structuart1__struct.html#ab04c144a93592b7e6048e3dc736658d1">01771</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart1__struct.html#ab04c144a93592b7e6048e3dc736658d1">CR3</a>;  <span class="comment">/*!&lt; UART1 control register 3 */</span>
<a name="l01772"></a><a class="code" href="structuart1__struct.html#a18f4d5e4a138de354ec419fcd45e3a59">01772</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart1__struct.html#a18f4d5e4a138de354ec419fcd45e3a59">CR4</a>;  <span class="comment">/*!&lt; UART1 control register 4 */</span>
<a name="l01773"></a><a class="code" href="structuart1__struct.html#a96706aaac155e7768f77ba328c9a30f5">01773</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart1__struct.html#a96706aaac155e7768f77ba328c9a30f5">CR5</a>;  <span class="comment">/*!&lt; UART1 control register 5 */</span>
<a name="l01774"></a><a class="code" href="structuart1__struct.html#a5d28a09b133c53a245581cc0691b71c1">01774</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart1__struct.html#a5d28a09b133c53a245581cc0691b71c1">GTR</a>;  <span class="comment">/*!&lt; UART1 guard time register */</span>
<a name="l01775"></a><a class="code" href="structuart1__struct.html#afb08bf5ac86e4f7580bb117c2e7504d0">01775</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart1__struct.html#afb08bf5ac86e4f7580bb117c2e7504d0">PSCR</a>; <span class="comment">/*!&lt; UART1 prescaler register */</span>
<a name="l01776"></a>01776 }
<a name="l01777"></a>01777 <a class="code" href="stm8s_8h.html#a25efd27993d5935369e93f98159dee35" title="Universal Synchronous Asynchronous Receiver Transmitter (UART1)">UART1_TypeDef</a>;
<a name="l01778"></a>01778 <span class="comment"></span>
<a name="l01779"></a>01779 <span class="comment">/** @addtogroup UART1_Registers_Reset_Value</span>
<a name="l01780"></a>01780 <span class="comment">  * @{</span>
<a name="l01781"></a>01781 <span class="comment">  */</span>
<a name="l01782"></a>01782 
<a name="l01783"></a><a class="code" href="group__uart1__registers__reset__value.html#ga40c075c95eb23ef39795e4accaa03bf2">01783</a> <span class="preprocessor">#define UART1_SR_RESET_VALUE   ((uint8_t)0xC0)</span>
<a name="l01784"></a><a class="code" href="group__uart1__registers__reset__value.html#ga33d47167b2bda6ad0ee1000229f5f78c">01784</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_BRR1_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01785"></a><a class="code" href="group__uart1__registers__reset__value.html#gabfcc21a3ecaaaa6f43a0740226a9ee99">01785</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_BRR2_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01786"></a><a class="code" href="group__uart1__registers__reset__value.html#ga879c0d4f70a4c5d69a71f7f47edac7a7">01786</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_CR1_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01787"></a><a class="code" href="group__uart1__registers__reset__value.html#ga1f0778893e4fc5d0a8672a202fb64d14">01787</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_CR2_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01788"></a><a class="code" href="group__uart1__registers__reset__value.html#gaea4c6596812b56a8f94b089f4a0ccae9">01788</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_CR3_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01789"></a><a class="code" href="group__uart1__registers__reset__value.html#ga25e13bc8dd5a356f7b5b37d8fd2b3819">01789</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_CR4_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01790"></a><a class="code" href="group__uart1__registers__reset__value.html#ga61cab849464249cfdb4081e191c265e3">01790</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_CR5_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01791"></a><a class="code" href="group__uart1__registers__reset__value.html#ga758c0e3a15600603cb43781fb58bccaf">01791</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_GTR_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01792"></a><a class="code" href="group__uart1__registers__reset__value.html#gab406746bd75c9b61e34f1d2f03e30a69">01792</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_PSCR_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01793"></a>01793 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01794"></a>01794 <span class="comment">/**</span>
<a name="l01795"></a>01795 <span class="comment">  * @}</span>
<a name="l01796"></a>01796 <span class="comment">  */</span>
<a name="l01797"></a>01797 <span class="comment"></span>
<a name="l01798"></a>01798 <span class="comment">/** @addtogroup UART1_Registers_Bits_Definition</span>
<a name="l01799"></a>01799 <span class="comment">  * @{</span>
<a name="l01800"></a>01800 <span class="comment">  */</span>
<a name="l01801"></a>01801 
<a name="l01802"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga9f74294f336c7dd22aeb961d35166e71">01802</a> <span class="preprocessor">#define UART1_SR_TXE   ((uint8_t)0x80) </span><span class="comment">/*!&lt; Transmit Data Register Empty mask */</span>
<a name="l01803"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga4e8bab7ca8e44c5a6be5a57f68063b6f">01803</a> <span class="preprocessor">#define UART1_SR_TC    ((uint8_t)0x40) </span><span class="comment">/*!&lt; Transmission Complete mask */</span>
<a name="l01804"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga1ecf3059f7a9a24c8db02e7e7d78e07f">01804</a> <span class="preprocessor">#define UART1_SR_RXNE  ((uint8_t)0x20) </span><span class="comment">/*!&lt; Read Data Register Not Empty mask */</span>
<a name="l01805"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga2d12885da4805bd9b8b2cc807c84c8bb">01805</a> <span class="preprocessor">#define UART1_SR_IDLE  ((uint8_t)0x10) </span><span class="comment">/*!&lt; IDLE line detected mask */</span>
<a name="l01806"></a><a class="code" href="group__uart1__registers__bits__definition.html#gaa76597b63b30ac999daca85b38c7fc0d">01806</a> <span class="preprocessor">#define UART1_SR_OR   ((uint8_t)0x08) </span><span class="comment">/*!&lt; OverRun error mask */</span>
<a name="l01807"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga1998bda51a1e2099902a1add05f34906">01807</a> <span class="preprocessor">#define UART1_SR_NF    ((uint8_t)0x04) </span><span class="comment">/*!&lt; Noise Flag mask */</span>
<a name="l01808"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga8be012c9ce2c20c99cf361f4d2d5ce7b">01808</a> <span class="preprocessor">#define UART1_SR_FE    ((uint8_t)0x02) </span><span class="comment">/*!&lt; Framing Error mask */</span>
<a name="l01809"></a><a class="code" href="group__uart1__registers__bits__definition.html#gaa898c8743df07c1905117fce982d3b60">01809</a> <span class="preprocessor">#define UART1_SR_PE    ((uint8_t)0x01) </span><span class="comment">/*!&lt; Parity Error mask */</span>
<a name="l01810"></a>01810 
<a name="l01811"></a><a class="code" href="group__uart1__registers__bits__definition.html#gaf60b76888f2bc8b7609ec1113e84081e">01811</a> <span class="preprocessor">#define UART1_BRR1_DIVM  ((uint8_t)0xFF) </span><span class="comment">/*!&lt; LSB mantissa of UART1DIV [7:0] mask */</span>
<a name="l01812"></a>01812 
<a name="l01813"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga5c907380d3b70e3e703347d1818b711d">01813</a> <span class="preprocessor">#define UART1_BRR2_DIVM  ((uint8_t)0xF0) </span><span class="comment">/*!&lt; MSB mantissa of UART1DIV [11:8] mask */</span>
<a name="l01814"></a><a class="code" href="group__uart1__registers__bits__definition.html#gac012b5edd5e9dfa97a8e2ee696786ef5">01814</a> <span class="preprocessor">#define UART1_BRR2_DIVF  ((uint8_t)0x0F) </span><span class="comment">/*!&lt; Fraction bits of UART1DIV [3:0] mask */</span>
<a name="l01815"></a>01815 
<a name="l01816"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga1315a952ef1e6cd496f34292dc857e98">01816</a> <span class="preprocessor">#define UART1_CR1_R8      ((uint8_t)0x80) </span><span class="comment">/*!&lt; Receive Data bit 8 */</span>
<a name="l01817"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga97e221fdff4c3e208db02dd395dbc77e">01817</a> <span class="preprocessor">#define UART1_CR1_T8      ((uint8_t)0x40) </span><span class="comment">/*!&lt; Transmit data bit 8 */</span>
<a name="l01818"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga8cf5da5c495c11cb19162d65e244f172">01818</a> <span class="preprocessor">#define UART1_CR1_UARTD   ((uint8_t)0x20) </span><span class="comment">/*!&lt; UART1 Disable (for low power consumption) */</span>
<a name="l01819"></a><a class="code" href="group__uart1__registers__bits__definition.html#gad3b66a476161719686029568d27048cd">01819</a> <span class="preprocessor">#define UART1_CR1_M       ((uint8_t)0x10) </span><span class="comment">/*!&lt; Word length mask */</span>
<a name="l01820"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga85f285cd014d862f98275d76f957a5f6">01820</a> <span class="preprocessor">#define UART1_CR1_WAKE    ((uint8_t)0x08) </span><span class="comment">/*!&lt; Wake-up method mask */</span>
<a name="l01821"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga883dba566983061196379da9dc48bb6d">01821</a> <span class="preprocessor">#define UART1_CR1_PCEN    ((uint8_t)0x04) </span><span class="comment">/*!&lt; Parity Control Enable mask */</span>
<a name="l01822"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga7fb6aed7ba29e67010e721c815ec5b54">01822</a> <span class="preprocessor">#define UART1_CR1_PS      ((uint8_t)0x02) </span><span class="comment">/*!&lt; UART1 Parity Selection */</span>
<a name="l01823"></a><a class="code" href="group__uart1__registers__bits__definition.html#gac59b608ecc46b10130c330f3ef1e130a">01823</a> <span class="preprocessor">#define UART1_CR1_PIEN    ((uint8_t)0x01) </span><span class="comment">/*!&lt; UART1 Parity Interrupt Enable mask */</span>
<a name="l01824"></a>01824 
<a name="l01825"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga0d8f22ff6a07ae1443292229f530161c">01825</a> <span class="preprocessor">#define UART1_CR2_TIEN    ((uint8_t)0x80) </span><span class="comment">/*!&lt; Transmitter Interrupt Enable mask */</span>
<a name="l01826"></a><a class="code" href="group__uart1__registers__bits__definition.html#gaf57f61af58bc06f5da19ed090a283939">01826</a> <span class="preprocessor">#define UART1_CR2_TCIEN   ((uint8_t)0x40) </span><span class="comment">/*!&lt; Transmission Complete Interrupt Enable mask */</span>
<a name="l01827"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga0aa129420ceb5223cf23ea991e463773">01827</a> <span class="preprocessor">#define UART1_CR2_RIEN    ((uint8_t)0x20) </span><span class="comment">/*!&lt; Receiver Interrupt Enable mask */</span>
<a name="l01828"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga14f0c253759055daa84e836acb90d509">01828</a> <span class="preprocessor">#define UART1_CR2_ILIEN   ((uint8_t)0x10) </span><span class="comment">/*!&lt; IDLE Line Interrupt Enable mask */</span>
<a name="l01829"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga2e13bb64ebae34d71b2f8799b24e309d">01829</a> <span class="preprocessor">#define UART1_CR2_TEN     ((uint8_t)0x08) </span><span class="comment">/*!&lt; Transmitter Enable mask */</span>
<a name="l01830"></a><a class="code" href="group__uart1__registers__bits__definition.html#gac160d86c41b2ef1f69137d0a87cb1f55">01830</a> <span class="preprocessor">#define UART1_CR2_REN     ((uint8_t)0x04) </span><span class="comment">/*!&lt; Receiver Enable mask */</span>
<a name="l01831"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga1c629a3fbdfe727b7f98e9e52212c68c">01831</a> <span class="preprocessor">#define UART1_CR2_RWU     ((uint8_t)0x02) </span><span class="comment">/*!&lt; Receiver Wake-Up mask */</span>
<a name="l01832"></a><a class="code" href="group__uart1__registers__bits__definition.html#gab850043d1781b5997dcdd69ae51bc737">01832</a> <span class="preprocessor">#define UART1_CR2_SBK     ((uint8_t)0x01) </span><span class="comment">/*!&lt; Send Break mask */</span>
<a name="l01833"></a>01833 
<a name="l01834"></a><a class="code" href="group__uart1__registers__bits__definition.html#gaed2b5dc9459a091dd4768afcd5320601">01834</a> <span class="preprocessor">#define UART1_CR3_LINEN   ((uint8_t)0x40) </span><span class="comment">/*!&lt; Alternate Function output mask */</span>
<a name="l01835"></a><a class="code" href="group__uart1__registers__bits__definition.html#gaed7f3d421cf5ad79801c91f8bc4eb841">01835</a> <span class="preprocessor">#define UART1_CR3_STOP    ((uint8_t)0x30) </span><span class="comment">/*!&lt; STOP bits [1:0] mask */</span>
<a name="l01836"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga9bcb4eb9a8e24d4c6746aa0c031e1867">01836</a> <span class="preprocessor">#define UART1_CR3_CKEN    ((uint8_t)0x08) </span><span class="comment">/*!&lt; Clock Enable mask */</span>
<a name="l01837"></a><a class="code" href="group__uart1__registers__bits__definition.html#gada2cc613e0c2b1db752b19fda631f66b">01837</a> <span class="preprocessor">#define UART1_CR3_CPOL    ((uint8_t)0x04) </span><span class="comment">/*!&lt; Clock Polarity mask */</span>
<a name="l01838"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga074f673a91203a6b367fbfb4ff46aad3">01838</a> <span class="preprocessor">#define UART1_CR3_CPHA    ((uint8_t)0x02) </span><span class="comment">/*!&lt; Clock Phase mask */</span>
<a name="l01839"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga2cf1b717e95aca43baf886189d4c67ae">01839</a> <span class="preprocessor">#define UART1_CR3_LBCL    ((uint8_t)0x01) </span><span class="comment">/*!&lt; Last Bit Clock pulse mask */</span>
<a name="l01840"></a>01840 
<a name="l01841"></a><a class="code" href="group__uart1__registers__bits__definition.html#gae7ffec045b53b5b3c8c0b5e524b84ff6">01841</a> <span class="preprocessor">#define UART1_CR4_LBDIEN  ((uint8_t)0x40) </span><span class="comment">/*!&lt; LIN Break Detection Interrupt Enable mask */</span>
<a name="l01842"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga1a3485da07ad8bb231aa39feabccc3a3">01842</a> <span class="preprocessor">#define UART1_CR4_LBDL    ((uint8_t)0x20) </span><span class="comment">/*!&lt; LIN Break Detection Length mask */</span>
<a name="l01843"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga55eefa91d25bf2a3cae23698822def2c">01843</a> <span class="preprocessor">#define UART1_CR4_LBDF    ((uint8_t)0x10) </span><span class="comment">/*!&lt; LIN Break Detection Flag mask */</span>
<a name="l01844"></a><a class="code" href="group__uart1__registers__bits__definition.html#gaa92fdaa4ff8a5795dce55e3066fe8f18">01844</a> <span class="preprocessor">#define UART1_CR4_ADD     ((uint8_t)0x0F) </span><span class="comment">/*!&lt; Address of the UART1 node mask */</span>
<a name="l01845"></a>01845 
<a name="l01846"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga821522db83756f3fbd63a4d28ddf929c">01846</a> <span class="preprocessor">#define UART1_CR5_SCEN    ((uint8_t)0x20) </span><span class="comment">/*!&lt; Smart Card Enable mask */</span>
<a name="l01847"></a><a class="code" href="group__uart1__registers__bits__definition.html#gad4925447115d0d4194a6d74bb34190af">01847</a> <span class="preprocessor">#define UART1_CR5_NACK    ((uint8_t)0x10) </span><span class="comment">/*!&lt; Smart Card Nack Enable mask */</span>
<a name="l01848"></a><a class="code" href="group__uart1__registers__bits__definition.html#gafd7709e99109d2b2781c563ed0ea7120">01848</a> <span class="preprocessor">#define UART1_CR5_HDSEL   ((uint8_t)0x08) </span><span class="comment">/*!&lt; Half-Duplex Selection mask */</span>
<a name="l01849"></a><a class="code" href="group__uart1__registers__bits__definition.html#gad682866e23cc6b7389d0de4cc73b014a">01849</a> <span class="preprocessor">#define UART1_CR5_IRLP    ((uint8_t)0x04) </span><span class="comment">/*!&lt; Irda Low Power Selection mask */</span>
<a name="l01850"></a><a class="code" href="group__uart1__registers__bits__definition.html#ga9e550ad13b14c17869c70c066f8e3ea9">01850</a> <span class="preprocessor">#define UART1_CR5_IREN    ((uint8_t)0x02) </span><span class="comment">/*!&lt; Irda Enable mask */</span>
<a name="l01851"></a>01851 <span class="comment"></span>
<a name="l01852"></a>01852 <span class="comment">/**</span>
<a name="l01853"></a>01853 <span class="comment">  * @}</span>
<a name="l01854"></a>01854 <span class="comment">  */</span>
<a name="l01855"></a>01855 
<a name="l01856"></a>01856 <span class="comment">/*----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l01857"></a>01857 <span class="comment">/**</span>
<a name="l01858"></a>01858 <span class="comment">  * @brief  Universal Synchronous Asynchronous Receiver Transmitter (UART2)</span>
<a name="l01859"></a>01859 <span class="comment">  */</span>
<a name="l01860"></a>01860 
<a name="l01861"></a><a class="code" href="structuart2__struct.html">01861</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structuart2__struct.html" title="Universal Synchronous Asynchronous Receiver Transmitter (UART2)">UART2_struct</a>
<a name="l01862"></a>01862 {
<a name="l01863"></a><a class="code" href="structuart2__struct.html#a7e6c0e3263c054cc56d329152348ef66">01863</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart2__struct.html#a7e6c0e3263c054cc56d329152348ef66">SR</a>;   <span class="comment">/*!&lt; UART1 status register */</span>
<a name="l01864"></a><a class="code" href="structuart2__struct.html#ac7ca18c02980030b2917e812348339d0">01864</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart2__struct.html#ac7ca18c02980030b2917e812348339d0">DR</a>;   <span class="comment">/*!&lt; UART1 data register */</span>
<a name="l01865"></a><a class="code" href="structuart2__struct.html#aae3d774297a65c96e22451c3dde9157b">01865</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart2__struct.html#aae3d774297a65c96e22451c3dde9157b">BRR1</a>; <span class="comment">/*!&lt; UART1 baud rate register */</span>
<a name="l01866"></a><a class="code" href="structuart2__struct.html#a965d7c36c0cdbb9c4e504842ab216e52">01866</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart2__struct.html#a965d7c36c0cdbb9c4e504842ab216e52">BRR2</a>; <span class="comment">/*!&lt; UART1 DIV mantissa[11:8] SCIDIV fraction */</span>
<a name="l01867"></a><a class="code" href="structuart2__struct.html#aabc8279e94fadf97d39c4a44c920fb76">01867</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart2__struct.html#aabc8279e94fadf97d39c4a44c920fb76">CR1</a>;  <span class="comment">/*!&lt; UART1 control register 1 */</span>
<a name="l01868"></a><a class="code" href="structuart2__struct.html#aed955184a248cc38bafb12d8a586c8f3">01868</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart2__struct.html#aed955184a248cc38bafb12d8a586c8f3">CR2</a>;  <span class="comment">/*!&lt; UART1 control register 2 */</span>
<a name="l01869"></a><a class="code" href="structuart2__struct.html#a05326910444f6c4b4e8c0e5c4b8ac8f1">01869</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart2__struct.html#a05326910444f6c4b4e8c0e5c4b8ac8f1">CR3</a>;  <span class="comment">/*!&lt; UART1 control register 3 */</span>
<a name="l01870"></a><a class="code" href="structuart2__struct.html#aec68ed889e7caf0358e51cc4b54d841d">01870</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart2__struct.html#aec68ed889e7caf0358e51cc4b54d841d">CR4</a>;  <span class="comment">/*!&lt; UART1 control register 4 */</span>
<a name="l01871"></a><a class="code" href="structuart2__struct.html#aca109dab362195a58e2fa2663036e6d3">01871</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart2__struct.html#aca109dab362195a58e2fa2663036e6d3">CR5</a>;  <span class="comment">/*!&lt; UART1 control register 5 */</span>
<a name="l01872"></a><a class="code" href="structuart2__struct.html#a27c296d7b5f48abd4e14857c795cec39">01872</a>         <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart2__struct.html#a27c296d7b5f48abd4e14857c795cec39">CR6</a>;  <span class="comment">/*!&lt; UART1 control register 6 */</span>
<a name="l01873"></a><a class="code" href="structuart2__struct.html#a28354826977d64a0edd12e2817dbb9f4">01873</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart2__struct.html#a28354826977d64a0edd12e2817dbb9f4">GTR</a>;  <span class="comment">/*!&lt; UART1 guard time register */</span>
<a name="l01874"></a><a class="code" href="structuart2__struct.html#a585c5177b8a968c4cc2be6af2224b060">01874</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart2__struct.html#a585c5177b8a968c4cc2be6af2224b060">PSCR</a>; <span class="comment">/*!&lt; UART1 prescaler register */</span>
<a name="l01875"></a>01875 }
<a name="l01876"></a>01876 <a class="code" href="stm8s_8h.html#a40e540c1725e2aad713be1aac9d2a804" title="Universal Synchronous Asynchronous Receiver Transmitter (UART2)">UART2_TypeDef</a>;
<a name="l01877"></a>01877 <span class="comment"></span>
<a name="l01878"></a>01878 <span class="comment">/** @addtogroup UART2_Registers_Reset_Value</span>
<a name="l01879"></a>01879 <span class="comment">  * @{</span>
<a name="l01880"></a>01880 <span class="comment">  */</span>
<a name="l01881"></a>01881 
<a name="l01882"></a><a class="code" href="group__uart2__registers__reset__value.html#gae2d05ac3f7509f14cc4dc1c171ea4d50">01882</a> <span class="preprocessor">#define UART2_SR_RESET_VALUE   ((uint8_t)0xC0)</span>
<a name="l01883"></a><a class="code" href="group__uart2__registers__reset__value.html#ga80c91608dd5117b2ac5a26314da30063">01883</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_BRR1_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01884"></a><a class="code" href="group__uart2__registers__reset__value.html#ga075b2c616598b15efed3394dfa32de02">01884</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_BRR2_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01885"></a><a class="code" href="group__uart2__registers__reset__value.html#gaca7a21f0402ec9abb95ebf5b93c02147">01885</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_CR1_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01886"></a><a class="code" href="group__uart2__registers__reset__value.html#ga24d9a6e7e77e71595154ea47cb5a8dfe">01886</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_CR2_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01887"></a><a class="code" href="group__uart2__registers__reset__value.html#ga5a1ab1458070e8159f03e75ebfb49592">01887</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_CR3_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01888"></a><a class="code" href="group__uart2__registers__reset__value.html#ga1f5be876aa5b94590de33d312f1dff15">01888</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_CR4_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01889"></a><a class="code" href="group__uart2__registers__reset__value.html#ga40a8a17521a750ef7514732542c36178">01889</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_CR5_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01890"></a><a class="code" href="group__uart2__registers__reset__value.html#ga5a65f0b1c55fc11411837c22e25ea36f">01890</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_CR6_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01891"></a><a class="code" href="group__uart2__registers__reset__value.html#gacdb234d3c083912b079b0f951a48201e">01891</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_GTR_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01892"></a><a class="code" href="group__uart2__registers__reset__value.html#ga7d95848e6a49ec6514803fad3252ce30">01892</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_PSCR_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01893"></a>01893 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01894"></a>01894 <span class="comment">/**</span>
<a name="l01895"></a>01895 <span class="comment">  * @}</span>
<a name="l01896"></a>01896 <span class="comment">  */</span>
<a name="l01897"></a>01897 <span class="comment"></span>
<a name="l01898"></a>01898 <span class="comment">/** @addtogroup UART2_Registers_Bits_Definition</span>
<a name="l01899"></a>01899 <span class="comment">  * @{</span>
<a name="l01900"></a>01900 <span class="comment">  */</span>
<a name="l01901"></a>01901 
<a name="l01902"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga50c61f3dc59f7484b3ee9e0a864a73af">01902</a> <span class="preprocessor">#define UART2_SR_TXE   ((uint8_t)0x80) </span><span class="comment">/*!&lt; Transmit Data Register Empty mask */</span>
<a name="l01903"></a><a class="code" href="group__uart2__registers__bits__definition.html#gacff7575aae442f42922f324aa85198a0">01903</a> <span class="preprocessor">#define UART2_SR_TC    ((uint8_t)0x40) </span><span class="comment">/*!&lt; Transmission Complete mask */</span>
<a name="l01904"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga73fd5701cc7683434296c3dbd00791b5">01904</a> <span class="preprocessor">#define UART2_SR_RXNE  ((uint8_t)0x20) </span><span class="comment">/*!&lt; Read Data Register Not Empty mask */</span>
<a name="l01905"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga4d4ccfd4d3e41184e0d0bd8dd7d882f9">01905</a> <span class="preprocessor">#define UART2_SR_IDLE  ((uint8_t)0x10) </span><span class="comment">/*!&lt; IDLE line detected mask */</span>
<a name="l01906"></a><a class="code" href="group__uart2__registers__bits__definition.html#gadbb381d2fbd65500b8e66425dc654c4d">01906</a> <span class="preprocessor">#define UART2_SR_OR    ((uint8_t)0x08) </span><span class="comment">/*!&lt; OverRun error mask */</span>
<a name="l01907"></a><a class="code" href="group__uart2__registers__bits__definition.html#gade988d957a1f1713be870bfd27829c87">01907</a> <span class="preprocessor">#define UART2_SR_NF    ((uint8_t)0x04) </span><span class="comment">/*!&lt; Noise Flag mask */</span>
<a name="l01908"></a><a class="code" href="group__uart2__registers__bits__definition.html#gacb98bff331be3e695d5b4cf0e86b0a65">01908</a> <span class="preprocessor">#define UART2_SR_FE    ((uint8_t)0x02) </span><span class="comment">/*!&lt; Framing Error mask */</span>
<a name="l01909"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga15931efd3756849f08e2a6b47cfb9169">01909</a> <span class="preprocessor">#define UART2_SR_PE    ((uint8_t)0x01) </span><span class="comment">/*!&lt; Parity Error mask */</span>
<a name="l01910"></a>01910 
<a name="l01911"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga2b329a8407c201f5a9675c5cf80f420d">01911</a> <span class="preprocessor">#define UART2_BRR1_DIVM  ((uint8_t)0xFF) </span><span class="comment">/*!&lt; LSB mantissa of UART2DIV [7:0] mask */</span>
<a name="l01912"></a>01912 
<a name="l01913"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga5a0b9ae4987fb392e0d4dcc9c0d9c4bd">01913</a> <span class="preprocessor">#define UART2_BRR2_DIVM  ((uint8_t)0xF0) </span><span class="comment">/*!&lt; MSB mantissa of UART2DIV [11:8] mask */</span>
<a name="l01914"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga2b0bab1e71e68d6f76229bcea5fa6432">01914</a> <span class="preprocessor">#define UART2_BRR2_DIVF  ((uint8_t)0x0F) </span><span class="comment">/*!&lt; Fraction bits of UART2DIV [3:0] mask */</span>
<a name="l01915"></a>01915 
<a name="l01916"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga867b3391f797ecb8332d09d970103f73">01916</a> <span class="preprocessor">#define UART2_CR1_R8      ((uint8_t)0x80) </span><span class="comment">/*!&lt; Receive Data bit 8 */</span>
<a name="l01917"></a><a class="code" href="group__uart2__registers__bits__definition.html#gaa7b7a8305d6380c7580c505c2c61596e">01917</a> <span class="preprocessor">#define UART2_CR1_T8      ((uint8_t)0x40) </span><span class="comment">/*!&lt; Transmit data bit 8 */</span>
<a name="l01918"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga89f26e35a70fa1330cbc8014bcee5999">01918</a> <span class="preprocessor">#define UART2_CR1_UARTD   ((uint8_t)0x20) </span><span class="comment">/*!&lt; UART2 Disable (for low power consumption) */</span>
<a name="l01919"></a><a class="code" href="group__uart2__registers__bits__definition.html#gaa7a86f407f59459ceb461a5b1fe1b396">01919</a> <span class="preprocessor">#define UART2_CR1_M       ((uint8_t)0x10) </span><span class="comment">/*!&lt; Word length mask */</span>
<a name="l01920"></a><a class="code" href="group__uart2__registers__bits__definition.html#gaec5c48d5908e2183f02813aceccd1e19">01920</a> <span class="preprocessor">#define UART2_CR1_WAKE    ((uint8_t)0x08) </span><span class="comment">/*!&lt; Wake-up method mask */</span>
<a name="l01921"></a><a class="code" href="group__uart2__registers__bits__definition.html#gae0bf21e2aa11350807653fe6529eef1a">01921</a> <span class="preprocessor">#define UART2_CR1_PCEN    ((uint8_t)0x04) </span><span class="comment">/*!&lt; Parity Control Enable mask */</span>
<a name="l01922"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga3371bc167d9e9547df32e33d77ebdc06">01922</a> <span class="preprocessor">#define UART2_CR1_PS      ((uint8_t)0x02) </span><span class="comment">/*!&lt; UART2 Parity Selection */</span>
<a name="l01923"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga61f40ccff45e6524f14106301924e5cd">01923</a> <span class="preprocessor">#define UART2_CR1_PIEN    ((uint8_t)0x01) </span><span class="comment">/*!&lt; UART2 Parity Interrupt Enable mask */</span>
<a name="l01924"></a>01924 
<a name="l01925"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga24abade224f1b9ce9fbb1359a3a51b72">01925</a> <span class="preprocessor">#define UART2_CR2_TIEN    ((uint8_t)0x80) </span><span class="comment">/*!&lt; Transmitter Interrupt Enable mask */</span>
<a name="l01926"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga9249bd5c3c53ebaf913ca4ab2842c3f3">01926</a> <span class="preprocessor">#define UART2_CR2_TCIEN   ((uint8_t)0x40) </span><span class="comment">/*!&lt; Transmission Complete Interrupt Enable mask */</span>
<a name="l01927"></a><a class="code" href="group__uart2__registers__bits__definition.html#gaa9c169159f802f79d259980901d5aed5">01927</a> <span class="preprocessor">#define UART2_CR2_RIEN    ((uint8_t)0x20) </span><span class="comment">/*!&lt; Receiver Interrupt Enable mask */</span>
<a name="l01928"></a><a class="code" href="group__uart2__registers__bits__definition.html#gabd9e7418598243ed38c9c9d77d5f45d7">01928</a> <span class="preprocessor">#define UART2_CR2_ILIEN   ((uint8_t)0x10) </span><span class="comment">/*!&lt; IDLE Line Interrupt Enable mask */</span>
<a name="l01929"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga9a98786a58ede05a7b236002020f2880">01929</a> <span class="preprocessor">#define UART2_CR2_TEN     ((uint8_t)0x08) </span><span class="comment">/*!&lt; Transmitter Enable mask */</span>
<a name="l01930"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga309f2e46aa6e53b2635a5535d71f2d96">01930</a> <span class="preprocessor">#define UART2_CR2_REN     ((uint8_t)0x04) </span><span class="comment">/*!&lt; Receiver Enable mask */</span>
<a name="l01931"></a><a class="code" href="group__uart2__registers__bits__definition.html#gad26aa6cd12a2b7381ae47f4fa4ccbf5f">01931</a> <span class="preprocessor">#define UART2_CR2_RWU     ((uint8_t)0x02) </span><span class="comment">/*!&lt; Receiver Wake-Up mask */</span>
<a name="l01932"></a><a class="code" href="group__uart2__registers__bits__definition.html#gab7c65cd5c2d888abe987ff8f8197ac59">01932</a> <span class="preprocessor">#define UART2_CR2_SBK     ((uint8_t)0x01) </span><span class="comment">/*!&lt; Send Break mask */</span>
<a name="l01933"></a>01933 
<a name="l01934"></a><a class="code" href="group__uart2__registers__bits__definition.html#gabfe9be1f7826ae9671726fd047a58532">01934</a> <span class="preprocessor">#define UART2_CR3_LINEN   ((uint8_t)0x40) </span><span class="comment">/*!&lt; Alternate Function output mask */</span>
<a name="l01935"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga10e2dd48df794304a3747cc564ae52a6">01935</a> <span class="preprocessor">#define UART2_CR3_STOP    ((uint8_t)0x30) </span><span class="comment">/*!&lt; STOP bits [1:0] mask */</span>
<a name="l01936"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga8ba2da8f9fcb3a6822fa06b5aeb5a706">01936</a> <span class="preprocessor">#define UART2_CR3_CKEN    ((uint8_t)0x08) </span><span class="comment">/*!&lt; Clock Enable mask */</span>
<a name="l01937"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga23014fae7b7b69f98a084510662218ef">01937</a> <span class="preprocessor">#define UART2_CR3_CPOL    ((uint8_t)0x04) </span><span class="comment">/*!&lt; Clock Polarity mask */</span>
<a name="l01938"></a><a class="code" href="group__uart2__registers__bits__definition.html#gafb86b85f733151fcc9be69df31b9c53d">01938</a> <span class="preprocessor">#define UART2_CR3_CPHA    ((uint8_t)0x02) </span><span class="comment">/*!&lt; Clock Phase mask */</span>
<a name="l01939"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga63aaa7249d5d1e8487fd42ac9f5e9494">01939</a> <span class="preprocessor">#define UART2_CR3_LBCL    ((uint8_t)0x01) </span><span class="comment">/*!&lt; Last Bit Clock pulse mask */</span>
<a name="l01940"></a>01940 
<a name="l01941"></a><a class="code" href="group__uart2__registers__bits__definition.html#gad889d358ae48ef2bb01269a2c5826295">01941</a> <span class="preprocessor">#define UART2_CR4_LBDIEN  ((uint8_t)0x40) </span><span class="comment">/*!&lt; LIN Break Detection Interrupt Enable mask */</span>
<a name="l01942"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga161c1c2ea8b7a8b2aa851fcbd6af5788">01942</a> <span class="preprocessor">#define UART2_CR4_LBDL    ((uint8_t)0x20) </span><span class="comment">/*!&lt; LIN Break Detection Length mask */</span>
<a name="l01943"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga5cd7506fa5873baa1e9d7f05bcb684a3">01943</a> <span class="preprocessor">#define UART2_CR4_LBDF    ((uint8_t)0x10) </span><span class="comment">/*!&lt; LIN Break Detection Flag mask */</span>
<a name="l01944"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga0528c08b777b077ffa3fc75cb3583189">01944</a> <span class="preprocessor">#define UART2_CR4_ADD     ((uint8_t)0x0F) </span><span class="comment">/*!&lt; Address of the UART2 node mask */</span>
<a name="l01945"></a>01945 
<a name="l01946"></a><a class="code" href="group__uart2__registers__bits__definition.html#gab126ff5bf3eb7c8fb6b17625491ae0b6">01946</a> <span class="preprocessor">#define UART2_CR5_SCEN    ((uint8_t)0x20) </span><span class="comment">/*!&lt; Smart Card Enable mask */</span>
<a name="l01947"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga88e7f62d4854617eb0bab573a24e5f03">01947</a> <span class="preprocessor">#define UART2_CR5_NACK    ((uint8_t)0x10) </span><span class="comment">/*!&lt; Smart Card Nack Enable mask */</span>
<a name="l01948"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga8cd3cf380d8ad5111018e9afbb5262b3">01948</a> <span class="preprocessor">#define UART2_CR5_IRLP    ((uint8_t)0x04) </span><span class="comment">/*!&lt; Irda Low Power Selection mask */</span>
<a name="l01949"></a><a class="code" href="group__uart2__registers__bits__definition.html#gafb95998284f6096e5df1f588292e7493">01949</a> <span class="preprocessor">#define UART2_CR5_IREN    ((uint8_t)0x02) </span><span class="comment">/*!&lt; Irda Enable mask */</span>
<a name="l01950"></a>01950 
<a name="l01951"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga4253906e8f6bdbae0e1425f8368d603a">01951</a> <span class="preprocessor">#define UART2_CR6_LDUM    ((uint8_t)0x80) </span><span class="comment">/*!&lt; LIN Divider Update Method */</span>
<a name="l01952"></a><a class="code" href="group__uart2__registers__bits__definition.html#gab1990ab656a8460b2fbf25c4d64cb628">01952</a> <span class="preprocessor">#define UART2_CR6_LSLV    ((uint8_t)0x20) </span><span class="comment">/*!&lt; LIN Slave Enable */</span>
<a name="l01953"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga9d3723f3e7fa5999585f0d3a51116fdf">01953</a> <span class="preprocessor">#define UART2_CR6_LASE    ((uint8_t)0x10) </span><span class="comment">/*!&lt; LIN Auto synchronization Enable */</span>
<a name="l01954"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga050cabc579e38512b93597dc35b35abc">01954</a> <span class="preprocessor">#define UART2_CR6_LHDIEN  ((uint8_t)0x04) </span><span class="comment">/*!&lt; LIN Header Detection Interrupt Enable */</span>
<a name="l01955"></a><a class="code" href="group__uart2__registers__bits__definition.html#ga1264cf27af871b958015f1284e8cb771">01955</a> <span class="preprocessor">#define UART2_CR6_LHDF    ((uint8_t)0x02) </span><span class="comment">/*!&lt; LIN Header Detection Flag */</span>
<a name="l01956"></a><a class="code" href="group__uart2__registers__bits__definition.html#gacadba6d74245c0f7b1c43d782e2b7b85">01956</a> <span class="preprocessor">#define UART2_CR6_LSF     ((uint8_t)0x01) </span><span class="comment">/*!&lt; LIN Synch Field */</span>
<a name="l01957"></a>01957 <span class="comment"></span>
<a name="l01958"></a>01958 <span class="comment">/**</span>
<a name="l01959"></a>01959 <span class="comment">  * @}</span>
<a name="l01960"></a>01960 <span class="comment">  */</span>
<a name="l01961"></a>01961 
<a name="l01962"></a>01962 
<a name="l01963"></a>01963 <span class="comment">/*----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l01964"></a>01964 <span class="comment">/**</span>
<a name="l01965"></a>01965 <span class="comment">  * @brief  LIN Universal Asynchronous Receiver Transmitter (UART3)</span>
<a name="l01966"></a>01966 <span class="comment">  */</span>
<a name="l01967"></a>01967 
<a name="l01968"></a><a class="code" href="structuart3__struct.html">01968</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structuart3__struct.html" title="LIN Universal Asynchronous Receiver Transmitter (UART3)">UART3_struct</a>
<a name="l01969"></a>01969 {
<a name="l01970"></a><a class="code" href="structuart3__struct.html#a38d0c9538b90a7b3b01af0c56a2b1802">01970</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart3__struct.html#a38d0c9538b90a7b3b01af0c56a2b1802">SR</a>;       <span class="comment">/*!&lt; status register */</span>
<a name="l01971"></a><a class="code" href="structuart3__struct.html#ac85fdb7550840c442666d4a977bd8983">01971</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart3__struct.html#ac85fdb7550840c442666d4a977bd8983">DR</a>;       <span class="comment">/*!&lt; data register */</span>
<a name="l01972"></a><a class="code" href="structuart3__struct.html#a1808493e7a0af4f246ee4a86da6e8eb8">01972</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart3__struct.html#a1808493e7a0af4f246ee4a86da6e8eb8">BRR1</a>;     <span class="comment">/*!&lt; baud rate register */</span>
<a name="l01973"></a><a class="code" href="structuart3__struct.html#ab59c2d737f6e4f27966b02a59382911a">01973</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart3__struct.html#ab59c2d737f6e4f27966b02a59382911a">BRR2</a>;     <span class="comment">/*!&lt; DIV mantissa[11:8] SCIDIV fraction */</span>
<a name="l01974"></a><a class="code" href="structuart3__struct.html#a11510e3c20ccaa35a32a3fe1a482103d">01974</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart3__struct.html#a11510e3c20ccaa35a32a3fe1a482103d">CR1</a>;      <span class="comment">/*!&lt; control register 1 */</span>
<a name="l01975"></a><a class="code" href="structuart3__struct.html#ae017ad2615efb35ac0c678fd2131f30e">01975</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart3__struct.html#ae017ad2615efb35ac0c678fd2131f30e">CR2</a>;      <span class="comment">/*!&lt; control register 2 */</span>
<a name="l01976"></a><a class="code" href="structuart3__struct.html#a84b42bd04fec62da0fee3aa8d09ce8f8">01976</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart3__struct.html#a84b42bd04fec62da0fee3aa8d09ce8f8">CR3</a>;      <span class="comment">/*!&lt; control register 3 */</span>
<a name="l01977"></a><a class="code" href="structuart3__struct.html#abe1e55e5e23fa264b7e5c082883deb09">01977</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart3__struct.html#abe1e55e5e23fa264b7e5c082883deb09">CR4</a>;      <span class="comment">/*!&lt; control register 4 */</span>
<a name="l01978"></a><a class="code" href="structuart3__struct.html#a02f6127710d497402acdae9898d1cc4b">01978</a>   <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart3__struct.html#a02f6127710d497402acdae9898d1cc4b">RESERVED</a>; <span class="comment">/*!&lt; Reserved byte */</span>
<a name="l01979"></a><a class="code" href="structuart3__struct.html#ab3c2717cdbc320cd0446356ed2b4d90b">01979</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structuart3__struct.html#ab3c2717cdbc320cd0446356ed2b4d90b">CR6</a>;      <span class="comment">/*!&lt; control register 5 */</span>
<a name="l01980"></a>01980 }
<a name="l01981"></a>01981 <a class="code" href="stm8s_8h.html#a9549ec833673dd21c01ed6ae10d5842f" title="LIN Universal Asynchronous Receiver Transmitter (UART3)">UART3_TypeDef</a>;
<a name="l01982"></a>01982 <span class="comment"></span>
<a name="l01983"></a>01983 <span class="comment">/** @addtogroup UART3_Registers_Reset_Value</span>
<a name="l01984"></a>01984 <span class="comment">  * @{</span>
<a name="l01985"></a>01985 <span class="comment">  */</span>
<a name="l01986"></a>01986 
<a name="l01987"></a><a class="code" href="group__uart3__registers__reset__value.html#ga66a8ef473340e3e48c3c8e9bdec82e39">01987</a> <span class="preprocessor">#define UART3_SR_RESET_VALUE   ((uint8_t)0xC0)</span>
<a name="l01988"></a><a class="code" href="group__uart3__registers__reset__value.html#ga0d74c0eac7c8adff961204b7dd982e8b">01988</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_BRR1_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01989"></a><a class="code" href="group__uart3__registers__reset__value.html#ga943dc15afc62b7fc33c8b2d55cf19119">01989</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_BRR2_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l01990"></a><a class="code" href="group__uart3__registers__reset__value.html#gaf9ec5a9d1c5ca0aff7a9f573f8771f60">01990</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_CR1_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01991"></a><a class="code" href="group__uart3__registers__reset__value.html#gaf2c9a783fc610fe38ee0211f839af2f7">01991</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_CR2_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01992"></a><a class="code" href="group__uart3__registers__reset__value.html#ga7e1b4a8df240b8f99795f2f3e035d37e">01992</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_CR3_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01993"></a><a class="code" href="group__uart3__registers__reset__value.html#ga16a3927214180cc4005c0cd8589149ff">01993</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_CR4_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01994"></a><a class="code" href="group__uart3__registers__reset__value.html#ga39f1e5b10c34d39b0a86065cfa072df4">01994</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_CR6_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l01995"></a>01995 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01996"></a>01996 <span class="comment">/**</span>
<a name="l01997"></a>01997 <span class="comment">  * @}</span>
<a name="l01998"></a>01998 <span class="comment">  */</span>
<a name="l01999"></a>01999 <span class="comment"></span>
<a name="l02000"></a>02000 <span class="comment">/** @addtogroup UART3_Registers_Bits_Definition</span>
<a name="l02001"></a>02001 <span class="comment">  * @{</span>
<a name="l02002"></a>02002 <span class="comment">  */</span>
<a name="l02003"></a>02003 
<a name="l02004"></a><a class="code" href="group__uart3__registers__bits__definition.html#ga335ee3c86beedae55c0592e827b17f61">02004</a> <span class="preprocessor">#define UART3_SR_TXE      ((uint8_t)0x80) </span><span class="comment">/*!&lt; Transmit Data Register Empty mask */</span>
<a name="l02005"></a><a class="code" href="group__uart3__registers__bits__definition.html#gaf5ce4086c2cca9b345315f302d7130d6">02005</a> <span class="preprocessor">#define UART3_SR_TC       ((uint8_t)0x40) </span><span class="comment">/*!&lt; Transmission Complete mask */</span>
<a name="l02006"></a><a class="code" href="group__uart3__registers__bits__definition.html#ga92bc0d1d58e54c761542deac212dda4d">02006</a> <span class="preprocessor">#define UART3_SR_RXNE     ((uint8_t)0x20) </span><span class="comment">/*!&lt; Read Data Register Not Empty mask */</span>
<a name="l02007"></a><a class="code" href="group__uart3__registers__bits__definition.html#ga378d7a97bbe966c9fa142f1f291c8ce7">02007</a> <span class="preprocessor">#define UART3_SR_IDLE     ((uint8_t)0x10) </span><span class="comment">/*!&lt; IDLE line detected mask */</span>
<a name="l02008"></a><a class="code" href="group__uart3__registers__bits__definition.html#ga9393e14f2a8fcc82036aea6f42dd0949">02008</a> <span class="preprocessor">#define UART3_SR_OR       ((uint8_t)0x08) </span><span class="comment">/*!&lt; OverRun error mask */</span>
<a name="l02009"></a><a class="code" href="group__uart3__registers__bits__definition.html#ga781a0509264eb2c6aac016f682fd2104">02009</a> <span class="preprocessor">#define UART3_SR_NF       ((uint8_t)0x04) </span><span class="comment">/*!&lt; Noise Flag mask */</span>
<a name="l02010"></a><a class="code" href="group__uart3__registers__bits__definition.html#ga5224cf353367179cbd63d44d4c9087a5">02010</a> <span class="preprocessor">#define UART3_SR_FE       ((uint8_t)0x02) </span><span class="comment">/*!&lt; Framing Error mask */</span>
<a name="l02011"></a><a class="code" href="group__uart3__registers__bits__definition.html#ga754d1b7282a9454e88ab576aab7ab1e5">02011</a> <span class="preprocessor">#define UART3_SR_PE       ((uint8_t)0x01) </span><span class="comment">/*!&lt; Parity Error mask */</span>
<a name="l02012"></a>02012 
<a name="l02013"></a><a class="code" href="group__uart3__registers__bits__definition.html#ga2f41e19777d0cc1cd450627a3b2411f3">02013</a> <span class="preprocessor">#define UART3_BRR1_DIVM   ((uint8_t)0xFF) </span><span class="comment">/*!&lt; LSB mantissa of UARTDIV [7:0] mask */</span>
<a name="l02014"></a>02014 
<a name="l02015"></a><a class="code" href="group__uart3__registers__bits__definition.html#gad274cfffcc0b76e3d9a542e6ed8d6093">02015</a> <span class="preprocessor">#define UART3_BRR2_DIVM   ((uint8_t)0xF0) </span><span class="comment">/*!&lt; MSB mantissa of UARTDIV [11:8] mask */</span>
<a name="l02016"></a><a class="code" href="group__uart3__registers__bits__definition.html#ga61e953b001d7380187f7ac9c290bff44">02016</a> <span class="preprocessor">#define UART3_BRR2_DIVF   ((uint8_t)0x0F) </span><span class="comment">/*!&lt; Fraction bits of UARTDIV [3:0] mask */</span>
<a name="l02017"></a>02017 
<a name="l02018"></a><a class="code" href="group__uart3__registers__bits__definition.html#ga4c4a6dd45a0e8a1e92e92b043b51770a">02018</a> <span class="preprocessor">#define UART3_CR1_R8      ((uint8_t)0x80) </span><span class="comment">/*!&lt; Receive Data bit 8 */</span>
<a name="l02019"></a><a class="code" href="group__uart3__registers__bits__definition.html#gae54775bd989f8534a13b6f6792a2671c">02019</a> <span class="preprocessor">#define UART3_CR1_T8      ((uint8_t)0x40) </span><span class="comment">/*!&lt; Transmit data bit 8 */</span>
<a name="l02020"></a><a class="code" href="group__uart3__registers__bits__definition.html#gae4c5a425493f6883f73fb5bedf2acfb3">02020</a> <span class="preprocessor">#define UART3_CR1_UARTD   ((uint8_t)0x20) </span><span class="comment">/*!&lt; UART Disable (for low power consumption) */</span>
<a name="l02021"></a><a class="code" href="group__uart3__registers__bits__definition.html#ga5f481dae4dd1729db1a9fb42f53e9b15">02021</a> <span class="preprocessor">#define UART3_CR1_M       ((uint8_t)0x10) </span><span class="comment">/*!&lt; Word length mask */</span>
<a name="l02022"></a><a class="code" href="group__uart3__registers__bits__definition.html#gaba8a4cdc63d3e8617e5eca127cca4bbe">02022</a> <span class="preprocessor">#define UART3_CR1_WAKE    ((uint8_t)0x08) </span><span class="comment">/*!&lt; Wake-up method mask */</span>
<a name="l02023"></a><a class="code" href="group__uart3__registers__bits__definition.html#gafd264b2db260143b8fe0e80b6aae362b">02023</a> <span class="preprocessor">#define UART3_CR1_PCEN    ((uint8_t)0x04) </span><span class="comment">/*!&lt; Parity control enable mask */</span>
<a name="l02024"></a><a class="code" href="group__uart3__registers__bits__definition.html#gacde55e14e5278fb5238f868656dcc98b">02024</a> <span class="preprocessor">#define UART3_CR1_PS      ((uint8_t)0x02) </span><span class="comment">/*!&lt; Parity selection bit mask */</span>
<a name="l02025"></a><a class="code" href="group__uart3__registers__bits__definition.html#gadb3643b7f213a96f7328a627bb6fa4c6">02025</a> <span class="preprocessor">#define UART3_CR1_PIEN    ((uint8_t)0x01) </span><span class="comment">/*!&lt; Parity interrupt enable bit mask */</span>
<a name="l02026"></a>02026 
<a name="l02027"></a><a class="code" href="group__uart3__registers__bits__definition.html#gae4d93aa55f185894d6723956432d4bd9">02027</a> <span class="preprocessor">#define UART3_CR2_TIEN    ((uint8_t)0x80) </span><span class="comment">/*!&lt; Transmitter Interrupt Enable mask */</span>
<a name="l02028"></a><a class="code" href="group__uart3__registers__bits__definition.html#ga0b5cc06b5adb4cc45f87cb06b3ca2095">02028</a> <span class="preprocessor">#define UART3_CR2_TCIEN   ((uint8_t)0x40) </span><span class="comment">/*!&lt; Transmission Complete Interrupt Enable mask */</span>
<a name="l02029"></a><a class="code" href="group__uart3__registers__bits__definition.html#ga1419122afee41cc3c20b7d90d4bc01e8">02029</a> <span class="preprocessor">#define UART3_CR2_RIEN    ((uint8_t)0x20) </span><span class="comment">/*!&lt; Receiver Interrupt Enable mask */</span>
<a name="l02030"></a><a class="code" href="group__uart3__registers__bits__definition.html#ga90fd4c34df87f3d46841c4c3a97b2fd4">02030</a> <span class="preprocessor">#define UART3_CR2_ILIEN   ((uint8_t)0x10) </span><span class="comment">/*!&lt; IDLE Line Interrupt Enable mask */</span>
<a name="l02031"></a><a class="code" href="group__uart3__registers__bits__definition.html#gaa4015e17b1e9e35f0aa67f6a0f3fd57b">02031</a> <span class="preprocessor">#define UART3_CR2_TEN     ((uint8_t)0x08) </span><span class="comment">/*!&lt; Transmitter Enable mask */</span>
<a name="l02032"></a><a class="code" href="group__uart3__registers__bits__definition.html#gadb96e3279430dfc7d515438a19020a10">02032</a> <span class="preprocessor">#define UART3_CR2_REN     ((uint8_t)0x04) </span><span class="comment">/*!&lt; Receiver Enable mask */</span>
<a name="l02033"></a><a class="code" href="group__uart3__registers__bits__definition.html#ga1f0786d2cf3db713a7959fdb347701d7">02033</a> <span class="preprocessor">#define UART3_CR2_RWU     ((uint8_t)0x02) </span><span class="comment">/*!&lt; Receiver Wake-Up mask */</span>
<a name="l02034"></a><a class="code" href="group__uart3__registers__bits__definition.html#ga2b9302262b48cb7fd729253261f41061">02034</a> <span class="preprocessor">#define UART3_CR2_SBK     ((uint8_t)0x01) </span><span class="comment">/*!&lt; Send Break mask */</span>
<a name="l02035"></a>02035 
<a name="l02036"></a><a class="code" href="group__uart3__registers__bits__definition.html#ga2f16dddb30b1f76fbaac54956cf24c23">02036</a> <span class="preprocessor">#define UART3_CR3_LINEN   ((uint8_t)0x40) </span><span class="comment">/*!&lt; Alternate Function output mask */</span>
<a name="l02037"></a><a class="code" href="group__uart3__registers__bits__definition.html#gab9162d9db5526de25700b28a041a4dc9">02037</a> <span class="preprocessor">#define UART3_CR3_STOP    ((uint8_t)0x30) </span><span class="comment">/*!&lt; STOP bits [1:0] mask */</span>
<a name="l02038"></a>02038 
<a name="l02039"></a><a class="code" href="group__uart3__registers__bits__definition.html#gab72f298bed26a923ac3994965e517757">02039</a> <span class="preprocessor">#define UART3_CR4_LBDIEN  ((uint8_t)0x40) </span><span class="comment">/*!&lt; LIN Break Detection Interrupt Enable mask */</span>
<a name="l02040"></a><a class="code" href="group__uart3__registers__bits__definition.html#ga120e08af70fe367243374be85434e11f">02040</a> <span class="preprocessor">#define UART3_CR4_LBDL    ((uint8_t)0x20) </span><span class="comment">/*!&lt; LIN Break Detection Length mask */</span>
<a name="l02041"></a><a class="code" href="group__uart3__registers__bits__definition.html#ga7eaadb1a1cee11a3a7bb016f9c804d5c">02041</a> <span class="preprocessor">#define UART3_CR4_LBDF    ((uint8_t)0x10) </span><span class="comment">/*!&lt; LIN Break Detection Flag mask */</span>
<a name="l02042"></a><a class="code" href="group__uart3__registers__bits__definition.html#gace972e11dae6eae7273a982789c831f2">02042</a> <span class="preprocessor">#define UART3_CR4_ADD     ((uint8_t)0x0F) </span><span class="comment">/*!&lt; Address of the UART3 node mask */</span>
<a name="l02043"></a>02043 
<a name="l02044"></a><a class="code" href="group__uart3__registers__bits__definition.html#ga2f02a43ca6b4dcd27d086cb0ceecbf6f">02044</a> <span class="preprocessor">#define UART3_CR6_LDUM    ((uint8_t)0x80) </span><span class="comment">/*!&lt; LIN Divider Update Method */</span>
<a name="l02045"></a><a class="code" href="group__uart3__registers__bits__definition.html#gaad32f49839bd66cba974ac0da6c7bb25">02045</a> <span class="preprocessor">#define UART3_CR6_LSLV    ((uint8_t)0x20) </span><span class="comment">/*!&lt; LIN Slave Enable */</span>
<a name="l02046"></a><a class="code" href="group__uart3__registers__bits__definition.html#gaa50b7216a234180076afcde3d4f59f2c">02046</a> <span class="preprocessor">#define UART3_CR6_LASE    ((uint8_t)0x10) </span><span class="comment">/*!&lt; LIN Auto synchronization Enable */</span>
<a name="l02047"></a><a class="code" href="group__uart3__registers__bits__definition.html#ga65b844c1ecac402a77d62aab79c327b6">02047</a> <span class="preprocessor">#define UART3_CR6_LHDIEN  ((uint8_t)0x04) </span><span class="comment">/*!&lt; LIN Header Detection Interrupt Enable */</span>
<a name="l02048"></a><a class="code" href="group__uart3__registers__bits__definition.html#ga6f0d92c8437ceb7d4bd66d76e8b03ba6">02048</a> <span class="preprocessor">#define UART3_CR6_LHDF    ((uint8_t)0x02) </span><span class="comment">/*!&lt; LIN Header Detection Flag */</span>
<a name="l02049"></a><a class="code" href="group__uart3__registers__bits__definition.html#ga27c993b61a736dd52c1d59cc306fabe7">02049</a> <span class="preprocessor">#define UART3_CR6_LSF     ((uint8_t)0x01) </span><span class="comment">/*!&lt; LIN Synch Field */</span>
<a name="l02050"></a>02050 <span class="comment"></span>
<a name="l02051"></a>02051 <span class="comment">/**</span>
<a name="l02052"></a>02052 <span class="comment">  * @}</span>
<a name="l02053"></a>02053 <span class="comment">  */</span>
<a name="l02054"></a>02054 
<a name="l02055"></a>02055 <span class="comment">/*----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l02056"></a>02056 <span class="comment">/**</span>
<a name="l02057"></a>02057 <span class="comment">  * @brief Universal Synchronous Asynchronous Receiver Transmitter (UART4)</span>
<a name="l02058"></a>02058 <span class="comment">  */</span>
<a name="l02059"></a>02059 <span class="preprocessor">#if defined(STM8AF622x)</span>
<a name="l02060"></a>02060 <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>UART4_struct
<a name="l02061"></a>02061 {
<a name="l02062"></a>02062   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SR;   <span class="comment">/*!&lt; UART4 status register */</span>
<a name="l02063"></a>02063   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DR;   <span class="comment">/*!&lt; UART4 data register */</span>
<a name="l02064"></a>02064   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BRR1; <span class="comment">/*!&lt; UART4 baud rate register */</span>
<a name="l02065"></a>02065   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BRR2; <span class="comment">/*!&lt; UART4 DIV mantissa[11:8] SCIDIV fraction */</span>
<a name="l02066"></a>02066   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CR1;  <span class="comment">/*!&lt; UART4 control register 1 */</span>
<a name="l02067"></a>02067   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CR2;  <span class="comment">/*!&lt; UART4 control register 2 */</span>
<a name="l02068"></a>02068   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CR3;  <span class="comment">/*!&lt; UART4 control register 3 */</span>
<a name="l02069"></a>02069   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CR4;  <span class="comment">/*!&lt; UART4 control register 4 */</span>
<a name="l02070"></a>02070   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CR5;  <span class="comment">/*!&lt; UART4 control register 5 */</span>
<a name="l02071"></a>02071   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CR6;  <span class="comment">/*!&lt; UART4 control register 6 */</span>
<a name="l02072"></a>02072   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> GTR;  <span class="comment">/*!&lt; UART4 guard time register */</span>
<a name="l02073"></a>02073   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PSCR; <span class="comment">/*!&lt; UART4 prescaler register */</span>
<a name="l02074"></a>02074 }
<a name="l02075"></a>02075 UART4_TypeDef;
<a name="l02076"></a>02076 <span class="comment"></span>
<a name="l02077"></a>02077 <span class="comment">/** @addtogroup UART4_Registers_Reset_Value</span>
<a name="l02078"></a>02078 <span class="comment">  * @{</span>
<a name="l02079"></a>02079 <span class="comment">  */</span>
<a name="l02080"></a>02080 
<a name="l02081"></a>02081 <span class="preprocessor">#define UART4_SR_RESET_VALUE   ((uint8_t)0xC0)</span>
<a name="l02082"></a>02082 <span class="preprocessor"></span><span class="preprocessor">#define UART4_BRR1_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l02083"></a>02083 <span class="preprocessor"></span><span class="preprocessor">#define UART4_BRR2_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l02084"></a>02084 <span class="preprocessor"></span><span class="preprocessor">#define UART4_CR1_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l02085"></a>02085 <span class="preprocessor"></span><span class="preprocessor">#define UART4_CR2_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l02086"></a>02086 <span class="preprocessor"></span><span class="preprocessor">#define UART4_CR3_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l02087"></a>02087 <span class="preprocessor"></span><span class="preprocessor">#define UART4_CR4_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l02088"></a>02088 <span class="preprocessor"></span><span class="preprocessor">#define UART4_CR5_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l02089"></a>02089 <span class="preprocessor"></span><span class="preprocessor">#define UART4_CR6_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l02090"></a>02090 <span class="preprocessor"></span><span class="preprocessor">#define UART4_GTR_RESET_VALUE  ((uint8_t)0x00)</span>
<a name="l02091"></a>02091 <span class="preprocessor"></span><span class="preprocessor">#define UART4_PSCR_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l02092"></a>02092 <span class="preprocessor"></span><span class="comment"></span>
<a name="l02093"></a>02093 <span class="comment">/**</span>
<a name="l02094"></a>02094 <span class="comment">  * @}</span>
<a name="l02095"></a>02095 <span class="comment">  */</span>
<a name="l02096"></a>02096 <span class="comment"></span>
<a name="l02097"></a>02097 <span class="comment">/** @addtogroup UART4_Registers_Bits_Definition</span>
<a name="l02098"></a>02098 <span class="comment">  * @{</span>
<a name="l02099"></a>02099 <span class="comment">  */</span>
<a name="l02100"></a>02100 
<a name="l02101"></a>02101 <span class="preprocessor">#define UART4_SR_TXE   ((uint8_t)0x80) </span><span class="comment">/*!&lt; Transmit Data Register Empty mask */</span>
<a name="l02102"></a>02102 <span class="preprocessor">#define UART4_SR_TC    ((uint8_t)0x40) </span><span class="comment">/*!&lt; Transmission Complete mask */</span>
<a name="l02103"></a>02103 <span class="preprocessor">#define UART4_SR_RXNE  ((uint8_t)0x20) </span><span class="comment">/*!&lt; Read Data Register Not Empty mask */</span>
<a name="l02104"></a>02104 <span class="preprocessor">#define UART4_SR_IDLE  ((uint8_t)0x10) </span><span class="comment">/*!&lt; IDLE line detected mask */</span>
<a name="l02105"></a>02105 <span class="preprocessor">#define UART4_SR_OR    ((uint8_t)0x08) </span><span class="comment">/*!&lt; OverRun error mask */</span>
<a name="l02106"></a>02106 <span class="preprocessor">#define UART4_SR_NF    ((uint8_t)0x04) </span><span class="comment">/*!&lt; Noise Flag mask */</span>
<a name="l02107"></a>02107 <span class="preprocessor">#define UART4_SR_FE    ((uint8_t)0x02) </span><span class="comment">/*!&lt; Framing Error mask */</span>
<a name="l02108"></a>02108 <span class="preprocessor">#define UART4_SR_PE    ((uint8_t)0x01) </span><span class="comment">/*!&lt; Parity Error mask */</span>
<a name="l02109"></a>02109 
<a name="l02110"></a>02110 <span class="preprocessor">#define UART4_BRR1_DIVM  ((uint8_t)0xFF) </span><span class="comment">/*!&lt; LSB mantissa of UART4DIV [7:0] mask */</span>
<a name="l02111"></a>02111 
<a name="l02112"></a>02112 <span class="preprocessor">#define UART4_BRR2_DIVM  ((uint8_t)0xF0) </span><span class="comment">/*!&lt; MSB mantissa of UART4DIV [11:8] mask */</span>
<a name="l02113"></a>02113 <span class="preprocessor">#define UART4_BRR2_DIVF  ((uint8_t)0x0F) </span><span class="comment">/*!&lt; Fraction bits of UART4DIV [3:0] mask */</span>
<a name="l02114"></a>02114 
<a name="l02115"></a>02115 <span class="preprocessor">#define UART4_CR1_R8      ((uint8_t)0x80) </span><span class="comment">/*!&lt; Receive Data bit 8 */</span>
<a name="l02116"></a>02116 <span class="preprocessor">#define UART4_CR1_T8      ((uint8_t)0x40) </span><span class="comment">/*!&lt; Transmit data bit 8 */</span>
<a name="l02117"></a>02117 <span class="preprocessor">#define UART4_CR1_UARTD   ((uint8_t)0x20) </span><span class="comment">/*!&lt; UART4 Disable (for low power consumption) */</span>
<a name="l02118"></a>02118 <span class="preprocessor">#define UART4_CR1_M       ((uint8_t)0x10) </span><span class="comment">/*!&lt; Word length mask */</span>
<a name="l02119"></a>02119 <span class="preprocessor">#define UART4_CR1_WAKE    ((uint8_t)0x08) </span><span class="comment">/*!&lt; Wake-up method mask */</span>
<a name="l02120"></a>02120 <span class="preprocessor">#define UART4_CR1_PCEN    ((uint8_t)0x04) </span><span class="comment">/*!&lt; Parity Control Enable mask */</span>
<a name="l02121"></a>02121 <span class="preprocessor">#define UART4_CR1_PS      ((uint8_t)0x02) </span><span class="comment">/*!&lt; UART4 Parity Selection */</span>
<a name="l02122"></a>02122 <span class="preprocessor">#define UART4_CR1_PIEN    ((uint8_t)0x01) </span><span class="comment">/*!&lt; UART4 Parity Interrupt Enable mask */</span>
<a name="l02123"></a>02123 
<a name="l02124"></a>02124 <span class="preprocessor">#define UART4_CR2_TIEN    ((uint8_t)0x80) </span><span class="comment">/*!&lt; Transmitter Interrupt Enable mask */</span>
<a name="l02125"></a>02125 <span class="preprocessor">#define UART4_CR2_TCIEN   ((uint8_t)0x40) </span><span class="comment">/*!&lt; Transmission Complete Interrupt Enable mask */</span>
<a name="l02126"></a>02126 <span class="preprocessor">#define UART4_CR2_RIEN    ((uint8_t)0x20) </span><span class="comment">/*!&lt; Receiver Interrupt Enable mask */</span>
<a name="l02127"></a>02127 <span class="preprocessor">#define UART4_CR2_ILIEN   ((uint8_t)0x10) </span><span class="comment">/*!&lt; IDLE Line Interrupt Enable mask */</span>
<a name="l02128"></a>02128 <span class="preprocessor">#define UART4_CR2_TEN     ((uint8_t)0x08) </span><span class="comment">/*!&lt; Transmitter Enable mask */</span>
<a name="l02129"></a>02129 <span class="preprocessor">#define UART4_CR2_REN     ((uint8_t)0x04) </span><span class="comment">/*!&lt; Receiver Enable mask */</span>
<a name="l02130"></a>02130 <span class="preprocessor">#define UART4_CR2_RWU     ((uint8_t)0x02) </span><span class="comment">/*!&lt; Receiver Wake-Up mask */</span>
<a name="l02131"></a>02131 <span class="preprocessor">#define UART4_CR2_SBK     ((uint8_t)0x01) </span><span class="comment">/*!&lt; Send Break mask */</span>
<a name="l02132"></a>02132 
<a name="l02133"></a>02133 <span class="preprocessor">#define UART4_CR3_LINEN   ((uint8_t)0x40) </span><span class="comment">/*!&lt; Alternate Function output mask */</span>
<a name="l02134"></a>02134 <span class="preprocessor">#define UART4_CR3_STOP    ((uint8_t)0x30) </span><span class="comment">/*!&lt; STOP bits [1:0] mask */</span>
<a name="l02135"></a>02135 <span class="preprocessor">#define UART4_CR3_CKEN    ((uint8_t)0x08) </span><span class="comment">/*!&lt; Clock Enable mask */</span>
<a name="l02136"></a>02136 <span class="preprocessor">#define UART4_CR3_CPOL    ((uint8_t)0x04) </span><span class="comment">/*!&lt; Clock Polarity mask */</span>
<a name="l02137"></a>02137 <span class="preprocessor">#define UART4_CR3_CPHA    ((uint8_t)0x02) </span><span class="comment">/*!&lt; Clock Phase mask */</span>
<a name="l02138"></a>02138 <span class="preprocessor">#define UART4_CR3_LBCL    ((uint8_t)0x01) </span><span class="comment">/*!&lt; Last Bit Clock pulse mask */</span>
<a name="l02139"></a>02139 
<a name="l02140"></a>02140 <span class="preprocessor">#define UART4_CR4_LBDIEN  ((uint8_t)0x40) </span><span class="comment">/*!&lt; LIN Break Detection Interrupt Enable mask */</span>
<a name="l02141"></a>02141 <span class="preprocessor">#define UART4_CR4_LBDL    ((uint8_t)0x20) </span><span class="comment">/*!&lt; LIN Break Detection Length mask */</span>
<a name="l02142"></a>02142 <span class="preprocessor">#define UART4_CR4_LBDF    ((uint8_t)0x10) </span><span class="comment">/*!&lt; LIN Break Detection Flag mask */</span>
<a name="l02143"></a>02143 <span class="preprocessor">#define UART4_CR4_ADD     ((uint8_t)0x0F) </span><span class="comment">/*!&lt; Address of the UART4 node mask */</span>
<a name="l02144"></a>02144 
<a name="l02145"></a>02145 <span class="preprocessor">#define UART4_CR5_SCEN    ((uint8_t)0x20) </span><span class="comment">/*!&lt; Smart Card Enable mask */</span>
<a name="l02146"></a>02146 <span class="preprocessor">#define UART4_CR5_NACK    ((uint8_t)0x10) </span><span class="comment">/*!&lt; Smart Card Nack Enable mask */</span>
<a name="l02147"></a>02147 <span class="preprocessor">#define UART4_CR5_HDSEL   ((uint8_t)0x08) </span><span class="comment">/*!&lt; Half-Duplex Selection mask */</span>
<a name="l02148"></a>02148 <span class="preprocessor">#define UART4_CR5_IRLP    ((uint8_t)0x04) </span><span class="comment">/*!&lt; Irda Low Power Selection mask */</span>
<a name="l02149"></a>02149 <span class="preprocessor">#define UART4_CR5_IREN    ((uint8_t)0x02) </span><span class="comment">/*!&lt; Irda Enable mask */</span>
<a name="l02150"></a>02150 
<a name="l02151"></a>02151 <span class="preprocessor">#define UART4_CR6_LDUM    ((uint8_t)0x80) </span><span class="comment">/*!&lt; LIN Divider Update Method */</span>
<a name="l02152"></a>02152 <span class="preprocessor">#define UART4_CR6_LSLV    ((uint8_t)0x20) </span><span class="comment">/*!&lt; LIN Slave Enable */</span>
<a name="l02153"></a>02153 <span class="preprocessor">#define UART4_CR6_LASE    ((uint8_t)0x10) </span><span class="comment">/*!&lt; LIN Auto synchronization Enable */</span>
<a name="l02154"></a>02154 <span class="preprocessor">#define UART4_CR6_LHDIEN  ((uint8_t)0x04) </span><span class="comment">/*!&lt; LIN Header Detection Interrupt Enable */</span>
<a name="l02155"></a>02155 <span class="preprocessor">#define UART4_CR6_LHDF    ((uint8_t)0x02) </span><span class="comment">/*!&lt; LIN Header Detection Flag */</span>
<a name="l02156"></a>02156 <span class="preprocessor">#define UART4_CR6_LSF     ((uint8_t)0x01) </span><span class="comment">/*!&lt; LIN Synch Field */</span>
<a name="l02157"></a>02157 <span class="preprocessor">#endif </span><span class="comment">/* STM8AF622x */</span>
<a name="l02158"></a>02158 <span class="comment"></span>
<a name="l02159"></a>02159 <span class="comment">/**</span>
<a name="l02160"></a>02160 <span class="comment">  * @}</span>
<a name="l02161"></a>02161 <span class="comment">  */</span>
<a name="l02162"></a>02162 
<a name="l02163"></a>02163 <span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l02164"></a>02164 
<a name="l02165"></a>02165 <span class="comment">/*----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l02166"></a>02166 <span class="comment">/**</span>
<a name="l02167"></a>02167 <span class="comment">  * @brief  Controller Area Network  (CAN)</span>
<a name="l02168"></a>02168 <span class="comment">  */</span>
<a name="l02169"></a>02169 
<a name="l02170"></a><a class="code" href="structcan__typedef.html">02170</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l02171"></a>02171 {
<a name="l02172"></a><a class="code" href="structcan__typedef.html#a7e16d215057975322d68172273dd1bf7">02172</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a7e16d215057975322d68172273dd1bf7">MCR</a>;    <span class="comment">/*!&lt; CAN master control register */</span>
<a name="l02173"></a><a class="code" href="structcan__typedef.html#a45d4efb1fd0de97f8e6d75414dd5b939">02173</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a45d4efb1fd0de97f8e6d75414dd5b939">MSR</a>;    <span class="comment">/*!&lt; CAN master status register */</span>
<a name="l02174"></a><a class="code" href="structcan__typedef.html#a99378fb494a5d98efd02b138a006038a">02174</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a99378fb494a5d98efd02b138a006038a">TSR</a>;    <span class="comment">/*!&lt; CAN transmit status register */</span>
<a name="l02175"></a><a class="code" href="structcan__typedef.html#a4ec76a583568706674521021516b4e2c">02175</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a4ec76a583568706674521021516b4e2c">TPR</a>;    <span class="comment">/*!&lt; CAN transmit priority register */</span>
<a name="l02176"></a><a class="code" href="structcan__typedef.html#a2927cec741c6423a68bbefed77c77874">02176</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a2927cec741c6423a68bbefed77c77874">RFR</a>;    <span class="comment">/*!&lt; CAN receive FIFO register */</span>
<a name="l02177"></a><a class="code" href="structcan__typedef.html#ada35b918235995f6ef3923ee6f6a1c66">02177</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#ada35b918235995f6ef3923ee6f6a1c66">IER</a>;    <span class="comment">/*!&lt; CAN interrupt enable register */</span>
<a name="l02178"></a><a class="code" href="structcan__typedef.html#a14c1ad0366137dd0eb3489ba1fa0350f">02178</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a14c1ad0366137dd0eb3489ba1fa0350f">DGR</a>;    <span class="comment">/*!&lt; CAN diagnosis register */</span>
<a name="l02179"></a><a class="code" href="structcan__typedef.html#a7e6ed087d1f99ea14c8131a88a095cfd">02179</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a7e6ed087d1f99ea14c8131a88a095cfd">PSR</a>;    <span class="comment">/*!&lt; CAN page selection register */</span>
<a name="l02180"></a>02180 
<a name="l02181"></a>02181   <span class="keyword">union</span>
<a name="l02182"></a>02182   {
<a name="l02183"></a>02183     <span class="keyword">struct</span>
<a name="l02184"></a>02184     {
<a name="l02185"></a><a class="code" href="structcan__typedef.html#a20e0fe2c2e7204fecfc2f77baa9a5195">02185</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a20e0fe2c2e7204fecfc2f77baa9a5195">MCSR</a>;
<a name="l02186"></a><a class="code" href="structcan__typedef.html#a6d15eaf29f5a49f331d2f375da1f10ab">02186</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a6d15eaf29f5a49f331d2f375da1f10ab">MDLCR</a>;
<a name="l02187"></a><a class="code" href="structcan__typedef.html#a7afb7dfd1d7cc2ce3868128039926b87">02187</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a7afb7dfd1d7cc2ce3868128039926b87">MIDR1</a>;
<a name="l02188"></a><a class="code" href="structcan__typedef.html#a702ddfffdc05b6d9ddc99c7dab200e3f">02188</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a702ddfffdc05b6d9ddc99c7dab200e3f">MIDR2</a>;
<a name="l02189"></a><a class="code" href="structcan__typedef.html#a0dc6e0d17956c94e2a33740885ac33e3">02189</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a0dc6e0d17956c94e2a33740885ac33e3">MIDR3</a>;
<a name="l02190"></a><a class="code" href="structcan__typedef.html#a314cbf76cb94506fc3e574a46ade4a32">02190</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a314cbf76cb94506fc3e574a46ade4a32">MIDR4</a>;
<a name="l02191"></a><a class="code" href="structcan__typedef.html#af8afc46871f2c4258d8a2de6349edde5">02191</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#af8afc46871f2c4258d8a2de6349edde5">MDAR1</a>;
<a name="l02192"></a><a class="code" href="structcan__typedef.html#a69ae0228d33fc17466ceeb04b5ecfd2e">02192</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a69ae0228d33fc17466ceeb04b5ecfd2e">MDAR2</a>;
<a name="l02193"></a><a class="code" href="structcan__typedef.html#a8f447e593c4fd6633fabc3311d29b9c8">02193</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a8f447e593c4fd6633fabc3311d29b9c8">MDAR3</a>;
<a name="l02194"></a><a class="code" href="structcan__typedef.html#afacddb3726d06ee46e4782cc7294a36d">02194</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#afacddb3726d06ee46e4782cc7294a36d">MDAR4</a>;
<a name="l02195"></a><a class="code" href="structcan__typedef.html#a0c932c0350d52795bd3374d23525e611">02195</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a0c932c0350d52795bd3374d23525e611">MDAR5</a>;
<a name="l02196"></a><a class="code" href="structcan__typedef.html#a3431ed9492d5f27ff2275fd1388d20d2">02196</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a3431ed9492d5f27ff2275fd1388d20d2">MDAR6</a>;
<a name="l02197"></a><a class="code" href="structcan__typedef.html#a68551852244a104b6f94e2d79be25fe1">02197</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a68551852244a104b6f94e2d79be25fe1">MDAR7</a>;
<a name="l02198"></a><a class="code" href="structcan__typedef.html#aa32896ebacb9337cb878ef9ce82abcd8">02198</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#aa32896ebacb9337cb878ef9ce82abcd8">MDAR8</a>;
<a name="l02199"></a><a class="code" href="structcan__typedef.html#abe300a80fee1a9b83a44bdfbed785032">02199</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#abe300a80fee1a9b83a44bdfbed785032">MTSRL</a>;
<a name="l02200"></a><a class="code" href="structcan__typedef.html#aa8f7d13139adbafa2eaa85435388d4ae">02200</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#aa8f7d13139adbafa2eaa85435388d4ae">MTSRH</a>;
<a name="l02201"></a>02201     }TxMailbox;
<a name="l02202"></a>02202 
<a name="l02203"></a>02203     <span class="keyword">struct</span>
<a name="l02204"></a>02204     {
<a name="l02205"></a><a class="code" href="structcan__typedef.html#af05d6091ac33bf270fcc0793a0f39264">02205</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#af05d6091ac33bf270fcc0793a0f39264">FR01</a>;
<a name="l02206"></a><a class="code" href="structcan__typedef.html#a9703e750a2d7832abd4088cf2b9216bd">02206</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a9703e750a2d7832abd4088cf2b9216bd">FR02</a>;
<a name="l02207"></a><a class="code" href="structcan__typedef.html#ad2080bffae76978423425615ba1d20c8">02207</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#ad2080bffae76978423425615ba1d20c8">FR03</a>;
<a name="l02208"></a><a class="code" href="structcan__typedef.html#a56f1c5f4d4545ecf0dca66915a31d3f3">02208</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a56f1c5f4d4545ecf0dca66915a31d3f3">FR04</a>;
<a name="l02209"></a><a class="code" href="structcan__typedef.html#ac10055ade755c5e4fcab0b50c35672e7">02209</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#ac10055ade755c5e4fcab0b50c35672e7">FR05</a>;
<a name="l02210"></a><a class="code" href="structcan__typedef.html#aa95f9a1918a8f1a5edfb8992b0c4503f">02210</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#aa95f9a1918a8f1a5edfb8992b0c4503f">FR06</a>;
<a name="l02211"></a><a class="code" href="structcan__typedef.html#a79115520e23f27a06792a3b5d7cd2c82">02211</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a79115520e23f27a06792a3b5d7cd2c82">FR07</a>;
<a name="l02212"></a><a class="code" href="structcan__typedef.html#a7c6f0b62aca8e84f3a7047d8cab0e399">02212</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a7c6f0b62aca8e84f3a7047d8cab0e399">FR08</a>;
<a name="l02213"></a>02213       
<a name="l02214"></a><a class="code" href="structcan__typedef.html#aa6b22c586a7a10683d2ee3b0aeddbae6">02214</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#aa6b22c586a7a10683d2ee3b0aeddbae6">FR09</a>;
<a name="l02215"></a><a class="code" href="structcan__typedef.html#acab7ccf8675f9e1b0e2902f54d52d536">02215</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#acab7ccf8675f9e1b0e2902f54d52d536">FR10</a>;
<a name="l02216"></a><a class="code" href="structcan__typedef.html#a0c8bb4466edad7846b1017d4ff4dea3a">02216</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a0c8bb4466edad7846b1017d4ff4dea3a">FR11</a>;
<a name="l02217"></a><a class="code" href="structcan__typedef.html#ac1b0adde60770585580a8f8da90746f0">02217</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#ac1b0adde60770585580a8f8da90746f0">FR12</a>;
<a name="l02218"></a><a class="code" href="structcan__typedef.html#a5f8d09f4c5025a15424eaba504726637">02218</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a5f8d09f4c5025a15424eaba504726637">FR13</a>;
<a name="l02219"></a><a class="code" href="structcan__typedef.html#a1f46e528e0bea319d207e789620e0488">02219</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a1f46e528e0bea319d207e789620e0488">FR14</a>;
<a name="l02220"></a><a class="code" href="structcan__typedef.html#ac5706cf8480674be832c296d21389ea1">02220</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#ac5706cf8480674be832c296d21389ea1">FR15</a>;
<a name="l02221"></a><a class="code" href="structcan__typedef.html#a2c2715098023c48a135e785b7e330691">02221</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a2c2715098023c48a135e785b7e330691">FR16</a>;
<a name="l02222"></a>02222     }Filter;
<a name="l02223"></a>02223 
<a name="l02224"></a>02224     <span class="keyword">struct</span>
<a name="l02225"></a>02225     {
<a name="l02226"></a><a class="code" href="structcan__typedef.html#adc47b1df0c022003334f1922dbd35e25">02226</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#adc47b1df0c022003334f1922dbd35e25">F0R1</a>;
<a name="l02227"></a><a class="code" href="structcan__typedef.html#a4938d42088956aef0ed0b19c480afda6">02227</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a4938d42088956aef0ed0b19c480afda6">F0R2</a>;
<a name="l02228"></a><a class="code" href="structcan__typedef.html#a0cf71c2f0d5209200261b2f88cd27bee">02228</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a0cf71c2f0d5209200261b2f88cd27bee">F0R3</a>;
<a name="l02229"></a><a class="code" href="structcan__typedef.html#aae4d848d2e7ee6a35a07a5271a01b367">02229</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#aae4d848d2e7ee6a35a07a5271a01b367">F0R4</a>;
<a name="l02230"></a><a class="code" href="structcan__typedef.html#a4dfc4010b1de3467036f05f699b3d7ae">02230</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a4dfc4010b1de3467036f05f699b3d7ae">F0R5</a>;
<a name="l02231"></a><a class="code" href="structcan__typedef.html#a4de21780fd2aced47004752b118b0e94">02231</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a4de21780fd2aced47004752b118b0e94">F0R6</a>;
<a name="l02232"></a><a class="code" href="structcan__typedef.html#a0c2287b1c719ac8ddf5b6547d4b67153">02232</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a0c2287b1c719ac8ddf5b6547d4b67153">F0R7</a>;
<a name="l02233"></a><a class="code" href="structcan__typedef.html#af8b54dd8121a120901aa2fd88a5bb039">02233</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#af8b54dd8121a120901aa2fd88a5bb039">F0R8</a>;
<a name="l02234"></a>02234 
<a name="l02235"></a><a class="code" href="structcan__typedef.html#aafc18cba4bec07da2f8c5273b5d7d38e">02235</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#aafc18cba4bec07da2f8c5273b5d7d38e">F1R1</a>;
<a name="l02236"></a><a class="code" href="structcan__typedef.html#ab043427e93f40f36b2ab18a6ed406066">02236</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#ab043427e93f40f36b2ab18a6ed406066">F1R2</a>;
<a name="l02237"></a><a class="code" href="structcan__typedef.html#a402173448b964c7e1b341fcdb594bbe5">02237</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a402173448b964c7e1b341fcdb594bbe5">F1R3</a>;
<a name="l02238"></a><a class="code" href="structcan__typedef.html#a54ff9ec44b40438735d48b97706ecc8b">02238</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a54ff9ec44b40438735d48b97706ecc8b">F1R4</a>;
<a name="l02239"></a><a class="code" href="structcan__typedef.html#a7eabf4e02e0f48ac49e6ada4a8d7ba7c">02239</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a7eabf4e02e0f48ac49e6ada4a8d7ba7c">F1R5</a>;
<a name="l02240"></a><a class="code" href="structcan__typedef.html#aae88dc8ffd87baa731c190ca27b7a6c0">02240</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#aae88dc8ffd87baa731c190ca27b7a6c0">F1R6</a>;
<a name="l02241"></a><a class="code" href="structcan__typedef.html#a38c9440fed4a5cadca9e5be00d85cd76">02241</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a38c9440fed4a5cadca9e5be00d85cd76">F1R7</a>;
<a name="l02242"></a><a class="code" href="structcan__typedef.html#a6794263ffa3f065e0dd8525d2c31afd7">02242</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a6794263ffa3f065e0dd8525d2c31afd7">F1R8</a>;
<a name="l02243"></a>02243     }Filter01;
<a name="l02244"></a>02244     
<a name="l02245"></a>02245     <span class="keyword">struct</span>
<a name="l02246"></a>02246     {
<a name="l02247"></a><a class="code" href="structcan__typedef.html#a2fe60527c66a5f383b55153c8527aae8">02247</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a2fe60527c66a5f383b55153c8527aae8">F2R1</a>;
<a name="l02248"></a><a class="code" href="structcan__typedef.html#a0ee8eaa11b5d3948e1cf47b8a87095ff">02248</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a0ee8eaa11b5d3948e1cf47b8a87095ff">F2R2</a>;
<a name="l02249"></a><a class="code" href="structcan__typedef.html#a35bd40aa08047c6c99b90efcef9d18a3">02249</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a35bd40aa08047c6c99b90efcef9d18a3">F2R3</a>;
<a name="l02250"></a><a class="code" href="structcan__typedef.html#ac1b19ee589976f2777b3a5b2628754ef">02250</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#ac1b19ee589976f2777b3a5b2628754ef">F2R4</a>;
<a name="l02251"></a><a class="code" href="structcan__typedef.html#a91018be9ea6f4427944f9efde426e1e3">02251</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a91018be9ea6f4427944f9efde426e1e3">F2R5</a>;
<a name="l02252"></a><a class="code" href="structcan__typedef.html#a1acb522158fa30bd8872688ba0f73760">02252</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a1acb522158fa30bd8872688ba0f73760">F2R6</a>;
<a name="l02253"></a><a class="code" href="structcan__typedef.html#ae2082f1a1ebbd497ff32fffa3d23f587">02253</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#ae2082f1a1ebbd497ff32fffa3d23f587">F2R7</a>;
<a name="l02254"></a><a class="code" href="structcan__typedef.html#af1135dd93932656af9da9c600810900b">02254</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#af1135dd93932656af9da9c600810900b">F2R8</a>;
<a name="l02255"></a>02255         
<a name="l02256"></a><a class="code" href="structcan__typedef.html#aeb9293f25c1a046bf56e7ecd3788d333">02256</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#aeb9293f25c1a046bf56e7ecd3788d333">F3R1</a>;
<a name="l02257"></a><a class="code" href="structcan__typedef.html#a42f9890963b0104ccd6f6b2004b43d2e">02257</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a42f9890963b0104ccd6f6b2004b43d2e">F3R2</a>;
<a name="l02258"></a><a class="code" href="structcan__typedef.html#ab3b2e1ed7c40cc388afbde55b8b91cb6">02258</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#ab3b2e1ed7c40cc388afbde55b8b91cb6">F3R3</a>;
<a name="l02259"></a><a class="code" href="structcan__typedef.html#a2b743d1bb6ae0733c6e6cbc27dee60a2">02259</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a2b743d1bb6ae0733c6e6cbc27dee60a2">F3R4</a>;
<a name="l02260"></a><a class="code" href="structcan__typedef.html#ace04e9a9cc609f7a85368239733dc33f">02260</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#ace04e9a9cc609f7a85368239733dc33f">F3R5</a>;
<a name="l02261"></a><a class="code" href="structcan__typedef.html#a0062454df457684f2f24da7068f5d323">02261</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a0062454df457684f2f24da7068f5d323">F3R6</a>;
<a name="l02262"></a><a class="code" href="structcan__typedef.html#aefc0473658dc7a77b3203a2e0eca7f69">02262</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#aefc0473658dc7a77b3203a2e0eca7f69">F3R7</a>;
<a name="l02263"></a><a class="code" href="structcan__typedef.html#ad293a190ad80fe35c7a44b02fc0435b0">02263</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#ad293a190ad80fe35c7a44b02fc0435b0">F3R8</a>;
<a name="l02264"></a>02264     }Filter23;
<a name="l02265"></a>02265     
<a name="l02266"></a>02266     <span class="keyword">struct</span>
<a name="l02267"></a>02267     {
<a name="l02268"></a><a class="code" href="structcan__typedef.html#ab6625bbd75b789cf00184d31919b7188">02268</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#ab6625bbd75b789cf00184d31919b7188">F4R1</a>;
<a name="l02269"></a><a class="code" href="structcan__typedef.html#ac0bf15e18b3828af6c267dc2e70ab1ec">02269</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#ac0bf15e18b3828af6c267dc2e70ab1ec">F4R2</a>;
<a name="l02270"></a><a class="code" href="structcan__typedef.html#afe185ee9f1ae21641af66c3a0346ed9a">02270</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#afe185ee9f1ae21641af66c3a0346ed9a">F4R3</a>;
<a name="l02271"></a><a class="code" href="structcan__typedef.html#a4f575f1467f752666ad02442744ae101">02271</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a4f575f1467f752666ad02442744ae101">F4R4</a>;
<a name="l02272"></a><a class="code" href="structcan__typedef.html#a239ffc2c6128253cbee3206954e45791">02272</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a239ffc2c6128253cbee3206954e45791">F4R5</a>;
<a name="l02273"></a><a class="code" href="structcan__typedef.html#adc0b74f69ea2e7879ac5b9e3a05232be">02273</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#adc0b74f69ea2e7879ac5b9e3a05232be">F4R6</a>;
<a name="l02274"></a><a class="code" href="structcan__typedef.html#a6d670c485eb6388f6fa0618714424a8f">02274</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a6d670c485eb6388f6fa0618714424a8f">F4R7</a>;
<a name="l02275"></a><a class="code" href="structcan__typedef.html#a7913652f43b4da7181a54922566a3d08">02275</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a7913652f43b4da7181a54922566a3d08">F4R8</a>;
<a name="l02276"></a>02276                         
<a name="l02277"></a><a class="code" href="structcan__typedef.html#a30fa53bd13a3dfd71b877cd942536e7d">02277</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a30fa53bd13a3dfd71b877cd942536e7d">F5R1</a>;
<a name="l02278"></a><a class="code" href="structcan__typedef.html#a71ac9e24e2e926ef3e14bb14ca660169">02278</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a71ac9e24e2e926ef3e14bb14ca660169">F5R2</a>;
<a name="l02279"></a><a class="code" href="structcan__typedef.html#a278491ec23626a7eeb83a922a19363c3">02279</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a278491ec23626a7eeb83a922a19363c3">F5R3</a>;
<a name="l02280"></a><a class="code" href="structcan__typedef.html#a23a74bf756279b8e2ea4fa3cce6b2d9a">02280</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a23a74bf756279b8e2ea4fa3cce6b2d9a">F5R4</a>;
<a name="l02281"></a><a class="code" href="structcan__typedef.html#aced4b1182a57b9ca07f245cc2b58ec4e">02281</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#aced4b1182a57b9ca07f245cc2b58ec4e">F5R5</a>;
<a name="l02282"></a><a class="code" href="structcan__typedef.html#a2ff2c80e7fa5698f9f5443437b77ed94">02282</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a2ff2c80e7fa5698f9f5443437b77ed94">F5R6</a>;
<a name="l02283"></a><a class="code" href="structcan__typedef.html#a8aaa957c9a228dfa08fa246de2056abd">02283</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a8aaa957c9a228dfa08fa246de2056abd">F5R7</a>;
<a name="l02284"></a><a class="code" href="structcan__typedef.html#ade4c79747da08db94568d3d45567e6a5">02284</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#ade4c79747da08db94568d3d45567e6a5">F5R8</a>;
<a name="l02285"></a>02285     } Filter45;
<a name="l02286"></a>02286     
<a name="l02287"></a>02287     <span class="keyword">struct</span>
<a name="l02288"></a>02288     {
<a name="l02289"></a><a class="code" href="structcan__typedef.html#aeea7bff020db828eca962ac660b7a7d5">02289</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#aeea7bff020db828eca962ac660b7a7d5">ESR</a>;
<a name="l02290"></a><a class="code" href="structcan__typedef.html#a640111dd44a4c287914d4dc2daa2c582">02290</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a640111dd44a4c287914d4dc2daa2c582">EIER</a>;
<a name="l02291"></a><a class="code" href="structcan__typedef.html#af2ea5c8693015ec36ed91f0a79284cbf">02291</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#af2ea5c8693015ec36ed91f0a79284cbf">TECR</a>;
<a name="l02292"></a><a class="code" href="structcan__typedef.html#abbbb76707a5bc2edcd3cedca4b1ecfc3">02292</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#abbbb76707a5bc2edcd3cedca4b1ecfc3">RECR</a>;
<a name="l02293"></a><a class="code" href="structcan__typedef.html#a031ce59bfb5f9a3d1b3ed4248eaf70a8">02293</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a031ce59bfb5f9a3d1b3ed4248eaf70a8">BTR1</a>;
<a name="l02294"></a><a class="code" href="structcan__typedef.html#a7de86fcfbcca99930becaca6290eebb5">02294</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a7de86fcfbcca99930becaca6290eebb5">BTR2</a>;
<a name="l02295"></a><a class="code" href="structcan__typedef.html#ad8d3f968ff54de0dea0712f7a22c027d">02295</a>       <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> Reserved1[2];
<a name="l02296"></a><a class="code" href="structcan__typedef.html#aa6391dbd0c0a202207b78e5c58e89f46">02296</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#aa6391dbd0c0a202207b78e5c58e89f46">FMR1</a>;
<a name="l02297"></a><a class="code" href="structcan__typedef.html#a15394e84f01b6d0c6eb7c2c99a03f110">02297</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a15394e84f01b6d0c6eb7c2c99a03f110">FMR2</a>;
<a name="l02298"></a><a class="code" href="structcan__typedef.html#a3c635f5b0508130f6c243b86ba215315">02298</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a3c635f5b0508130f6c243b86ba215315">FCR1</a>;
<a name="l02299"></a><a class="code" href="structcan__typedef.html#a88db3336da70778fc61cc4a88805b34e">02299</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a88db3336da70778fc61cc4a88805b34e">FCR2</a>;
<a name="l02300"></a><a class="code" href="structcan__typedef.html#a05faa57c35f35685055a7f11c900a359">02300</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a05faa57c35f35685055a7f11c900a359">FCR3</a>;
<a name="l02301"></a><a class="code" href="structcan__typedef.html#a5569cf935f6f70d4aa9a7fb13544ad07">02301</a>       <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> Reserved2[3];
<a name="l02302"></a>02302     }Config;
<a name="l02303"></a>02303     
<a name="l02304"></a>02304     <span class="keyword">struct</span>
<a name="l02305"></a>02305     {
<a name="l02306"></a><a class="code" href="structcan__typedef.html#a4d47a1f0d11288447ea4cd97591c644a">02306</a>       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcan__typedef.html#a4d47a1f0d11288447ea4cd97591c644a">MFMI</a>;
<a name="l02307"></a>02307       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MDLCR;
<a name="l02308"></a>02308       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MIDR1;
<a name="l02309"></a>02309       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MIDR2;
<a name="l02310"></a>02310       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MIDR3;
<a name="l02311"></a>02311       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MIDR4;
<a name="l02312"></a>02312       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MDAR1;
<a name="l02313"></a>02313       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MDAR2;
<a name="l02314"></a>02314       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MDAR3;
<a name="l02315"></a>02315       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MDAR4;
<a name="l02316"></a>02316       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MDAR5;
<a name="l02317"></a>02317       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MDAR6;
<a name="l02318"></a>02318       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MDAR7;
<a name="l02319"></a>02319       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MDAR8;
<a name="l02320"></a>02320       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MTSRL;
<a name="l02321"></a>02321       <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MTSRH;
<a name="l02322"></a>02322     }RxFIFO;
<a name="l02323"></a>02323   }Page; 
<a name="l02324"></a>02324 } <a class="code" href="structcan__typedef.html" title="Controller Area Network (CAN)">CAN_TypeDef</a>;
<a name="l02325"></a>02325 <span class="comment"></span>
<a name="l02326"></a>02326 <span class="comment">/** @addtogroup CAN_Registers_Bits_Definition</span>
<a name="l02327"></a>02327 <span class="comment">  * @{</span>
<a name="l02328"></a>02328 <span class="comment">  */</span>
<a name="l02329"></a>02329 <span class="comment">/******************************* Common ***************************************/</span>
<a name="l02330"></a>02330 <span class="comment">/* CAN Master Control Register bits */</span>
<a name="l02331"></a><a class="code" href="group__can__registers__bits__definition.html#ga0cf12be5661908dbe38aa14cd4c3a356">02331</a> <span class="preprocessor">#define CAN_MCR_INRQ     ((uint8_t)0x01)</span>
<a name="l02332"></a><a class="code" href="group__can__registers__bits__definition.html#gadf9602dfb2f95b481b6e642b95991176">02332</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_SLEEP    ((uint8_t)0x02)</span>
<a name="l02333"></a><a class="code" href="group__can__registers__bits__definition.html#ga35e7e66f9cd8cb6efa6a80367d2294a9">02333</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_TXFP     ((uint8_t)0x04)</span>
<a name="l02334"></a><a class="code" href="group__can__registers__bits__definition.html#ga501125ff257a7d02c35a0d6dcbaa2ba8">02334</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_RFLM     ((uint8_t)0x08)</span>
<a name="l02335"></a><a class="code" href="group__can__registers__bits__definition.html#ga2774f04e286942d36a5b6135c8028049">02335</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_NART     ((uint8_t)0x10)</span>
<a name="l02336"></a><a class="code" href="group__can__registers__bits__definition.html#gaa2745f1a565c3f2ec5b16612d1fd66e0">02336</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_AWUM     ((uint8_t)0x20)</span>
<a name="l02337"></a><a class="code" href="group__can__registers__bits__definition.html#gad7aff5c0a3ead7f937849ab66eba7490">02337</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_ABOM     ((uint8_t)0x40)</span>
<a name="l02338"></a><a class="code" href="group__can__registers__bits__definition.html#ga32b2eda9cad8a969c5d2349bd1d853bb">02338</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_MCR_TTCM     ((uint8_t)0x80)</span>
<a name="l02339"></a>02339 <span class="preprocessor"></span>
<a name="l02340"></a>02340 <span class="comment">/* CAN Master Status Register bits */</span>
<a name="l02341"></a><a class="code" href="group__can__registers__bits__definition.html#ga2871cee90ebecb760bab16e9c039b682">02341</a> <span class="preprocessor">#define CAN_MSR_INAK     ((uint8_t)0x01)</span>
<a name="l02342"></a><a class="code" href="group__can__registers__bits__definition.html#gaf1611badb362f0fd9047af965509f074">02342</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_MSR_SLAK     ((uint8_t)0x02)</span>
<a name="l02343"></a><a class="code" href="group__can__registers__bits__definition.html#ga9c424768e9e963402f37cb95ae87a1ae">02343</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_MSR_ERRI     ((uint8_t)0x04)</span>
<a name="l02344"></a><a class="code" href="group__can__registers__bits__definition.html#ga0f4c753b96d21c5001b39ad5b08519fc">02344</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_MSR_WKUI     ((uint8_t)0x08)</span>
<a name="l02345"></a><a class="code" href="group__can__registers__bits__definition.html#gaee1bae36beae4cc5313386084c01e719">02345</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_MSR_TX       ((uint8_t)0x10)</span>
<a name="l02346"></a><a class="code" href="group__can__registers__bits__definition.html#ga6564a1d2f23f246053188a454264eb4b">02346</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_MSR_RX       ((uint8_t)0x20)</span>
<a name="l02347"></a>02347 <span class="preprocessor"></span>
<a name="l02348"></a>02348 <span class="comment">/* CAN Transmit Status Register bits */</span>
<a name="l02349"></a><a class="code" href="group__can__registers__bits__definition.html#ga4a4809b8908618df57e6393cc7fe0f52">02349</a> <span class="preprocessor">#define CAN_TSR_RQCP0    ((uint8_t)0x01)</span>
<a name="l02350"></a><a class="code" href="group__can__registers__bits__definition.html#gabd3118dec59c3a45d2f262b090699538">02350</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TSR_RQCP1    ((uint8_t)0x02)</span>
<a name="l02351"></a><a class="code" href="group__can__registers__bits__definition.html#ga3cf9e83cec96164f1dadf4e43411ebf0">02351</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TSR_RQCP2    ((uint8_t)0x04)</span>
<a name="l02352"></a><a class="code" href="group__can__registers__bits__definition.html#ga3b44cddd1e7f60831671206c6ee757e0">02352</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TSR_RQCP012  ((uint8_t)0x07)</span>
<a name="l02353"></a><a class="code" href="group__can__registers__bits__definition.html#gaacedb237b31d29aef7f38475e9a6b297">02353</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TSR_TXOK0    ((uint8_t)0x10)</span>
<a name="l02354"></a><a class="code" href="group__can__registers__bits__definition.html#gaea918e510c5471b1ac797350b7950151">02354</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TSR_TXOK1    ((uint8_t)0x20)</span>
<a name="l02355"></a><a class="code" href="group__can__registers__bits__definition.html#ga782c591bb204d751b470dd53a37d240e">02355</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TSR_TXOK2    ((uint8_t)0x40)</span>
<a name="l02356"></a>02356 <span class="preprocessor"></span>
<a name="l02357"></a><a class="code" href="group__can__registers__bits__definition.html#gaee761d9c9033d793ae5a6cb8baa6ba38">02357</a> <span class="preprocessor">#define CAN_TPR_CODE0    ((uint8_t)0x01)</span>
<a name="l02358"></a><a class="code" href="group__can__registers__bits__definition.html#ga7a382d95087b22c9b2fd9fb298a469c6">02358</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TPR_TME0     ((uint8_t)0x04)</span>
<a name="l02359"></a><a class="code" href="group__can__registers__bits__definition.html#ga6566fc5cfba915a3730e6b43e00b2aca">02359</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TPR_TME1     ((uint8_t)0x08)</span>
<a name="l02360"></a><a class="code" href="group__can__registers__bits__definition.html#ga25f5c0cdc98c3438eec2da1e40b1226d">02360</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TPR_TME2     ((uint8_t)0x10)</span>
<a name="l02361"></a><a class="code" href="group__can__registers__bits__definition.html#ga477baeec5edee7d520a12ce81756db68">02361</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TPR_LOW0     ((uint8_t)0x20)</span>
<a name="l02362"></a><a class="code" href="group__can__registers__bits__definition.html#gaabf5e0519327215908b8779ed2ce9bb7">02362</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TPR_LOW1     ((uint8_t)0x40)</span>
<a name="l02363"></a><a class="code" href="group__can__registers__bits__definition.html#gaaeb294edd85487e1db6188c944e54be9">02363</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TPR_LOW2     ((uint8_t)0x80)</span>
<a name="l02364"></a>02364 <span class="preprocessor"></span><span class="comment">/* CAN Receive FIFO Register bits */</span>
<a name="l02365"></a><a class="code" href="group__can__registers__bits__definition.html#ga60daa774ca757ede2fc74943fd3d97a9">02365</a> <span class="preprocessor">#define CAN_RFR_FMP01  ((uint8_t)0x03)</span>
<a name="l02366"></a><a class="code" href="group__can__registers__bits__definition.html#ga5e44acdcf8723c1a39de00d0e1594411">02366</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_RFR_FULL   ((uint8_t)0x08)</span>
<a name="l02367"></a><a class="code" href="group__can__registers__bits__definition.html#ga770d1c11ed49baa7866c34d49ecaf24c">02367</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_RFR_FOVR   ((uint8_t)0x10)</span>
<a name="l02368"></a><a class="code" href="group__can__registers__bits__definition.html#gaa1a5c7a96b96f5b5916412b9761b3b60">02368</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_RFR_RFOM   ((uint8_t)0x20)</span>
<a name="l02369"></a>02369 <span class="preprocessor"></span>
<a name="l02370"></a>02370 <span class="comment">/* CAN Interrupt Register bits */</span>
<a name="l02371"></a><a class="code" href="group__can__registers__bits__definition.html#gafe027af7acd051f5a52db78608a36e26">02371</a> <span class="preprocessor">#define CAN_IER_TMEIE  ((uint8_t)0x01)</span>
<a name="l02372"></a><a class="code" href="group__can__registers__bits__definition.html#ga80d1851070736713733a994404792e42">02372</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IER_FMPIE  ((uint8_t)0x02)</span>
<a name="l02373"></a><a class="code" href="group__can__registers__bits__definition.html#ga8e8ac3caa17b8a056a5a089af01a8870">02373</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IER_FFIE   ((uint8_t)0x04)</span>
<a name="l02374"></a><a class="code" href="group__can__registers__bits__definition.html#ga1d841cf395d74b222cecefaa07a3c452">02374</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IER_FOVIE  ((uint8_t)0x08)</span>
<a name="l02375"></a><a class="code" href="group__can__registers__bits__definition.html#ga37f3438e80288c1791de27042df9838e">02375</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IER_WKUIE  ((uint8_t)0x80)</span>
<a name="l02376"></a>02376 <span class="preprocessor"></span>
<a name="l02377"></a>02377 
<a name="l02378"></a>02378 <span class="comment">/* CAN diagnostic Register bits */</span>
<a name="l02379"></a><a class="code" href="group__can__registers__bits__definition.html#ga02337daa7960296ab8ef86aa685f6f73">02379</a> <span class="preprocessor">#define CAN_DGR_LBKM  ((uint8_t)0x01)</span>
<a name="l02380"></a><a class="code" href="group__can__registers__bits__definition.html#ga5b650337c8eda8f5e1b5bfb02f1565c3">02380</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_DGR_SLIM  ((uint8_t)0x02)</span>
<a name="l02381"></a><a class="code" href="group__can__registers__bits__definition.html#gab7d22956af7e98806928b68f543c5253">02381</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_DGR_SAMP  ((uint8_t)0x04)</span>
<a name="l02382"></a><a class="code" href="group__can__registers__bits__definition.html#ga91724e7d3aca1b749361156bcfb9958e">02382</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_DGR_RX    ((uint8_t)0x08)</span>
<a name="l02383"></a><a class="code" href="group__can__registers__bits__definition.html#ga0ab42a07f279cc691f915e5483095c36">02383</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_DGR_TXM2E ((uint8_t)0x10)</span>
<a name="l02384"></a>02384 <span class="preprocessor"></span>
<a name="l02385"></a>02385 
<a name="l02386"></a>02386 <span class="comment">/* CAN page select Register bits */</span>
<a name="l02387"></a><a class="code" href="group__can__registers__bits__definition.html#gaa3a19a0fa500dd3f97fe38b9a5a0b990">02387</a> <span class="preprocessor">#define CAN_PSR_PS0  ((uint8_t)0x01)</span>
<a name="l02388"></a><a class="code" href="group__can__registers__bits__definition.html#ga88d0fd5308d2a0a95dd6838467238c30">02388</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_PSR_PS1  ((uint8_t)0x02)</span>
<a name="l02389"></a><a class="code" href="group__can__registers__bits__definition.html#ga90d0de33d6e0c297cc7b44e9ba664673">02389</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_PSR_PS2  ((uint8_t)0x04)</span>
<a name="l02390"></a>02390 <span class="preprocessor"></span>
<a name="l02391"></a>02391 <span class="comment">/******************** Tx MailBox &amp; Fifo Page common bits **********************/</span>
<a name="l02392"></a><a class="code" href="group__can__registers__bits__definition.html#ga9ddf6abfe3b7cd9b6816ba211dc17d39">02392</a> <span class="preprocessor">#define CAN_MCSR_TXRQ    ((uint8_t)0x01)</span>
<a name="l02393"></a><a class="code" href="group__can__registers__bits__definition.html#ga9014308af774c583abf1d3858a4f2a3f">02393</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_MCSR_ABRQ    ((uint8_t)0x02)</span>
<a name="l02394"></a><a class="code" href="group__can__registers__bits__definition.html#ga242742d7b16835f8cf58e66636f3f71c">02394</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_MCSR_RQCP    ((uint8_t)0x04)</span>
<a name="l02395"></a><a class="code" href="group__can__registers__bits__definition.html#ga4daf569b8bac53143ece25c390821916">02395</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_MCSR_TXOK    ((uint8_t)0x08)</span>
<a name="l02396"></a><a class="code" href="group__can__registers__bits__definition.html#gab8c792f90293a7650d3c9774111eaf6e">02396</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_MCSR_ALST    ((uint8_t)0x10)</span>
<a name="l02397"></a><a class="code" href="group__can__registers__bits__definition.html#gae21c4df25c99edb5cf9806947ded89e4">02397</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_MCSR_TERR    ((uint8_t)0x20)</span>
<a name="l02398"></a>02398 <span class="preprocessor"></span>
<a name="l02399"></a><a class="code" href="group__can__registers__bits__definition.html#gaf60bac4ef0abe8dd11610d52f5768374">02399</a> <span class="preprocessor">#define CAN_MDLCR_DLC    ((uint8_t)0x0F)</span>
<a name="l02400"></a><a class="code" href="group__can__registers__bits__definition.html#ga43afc6fa47797a8d05fa201ad0b6957f">02400</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_MDLCR_TGT    ((uint8_t)0x80)</span>
<a name="l02401"></a>02401 <span class="preprocessor"></span>
<a name="l02402"></a><a class="code" href="group__can__registers__bits__definition.html#ga2427e3eec653ce6cefa6251e636c7e2b">02402</a> <span class="preprocessor">#define CAN_MIDR1_RTR    ((uint8_t)0x20)</span>
<a name="l02403"></a><a class="code" href="group__can__registers__bits__definition.html#ga794bcae5ecd7e1690de36c3c42bf8a54">02403</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_MIDR1_IDE    ((uint8_t)0x40)</span>
<a name="l02404"></a>02404 <span class="preprocessor"></span>
<a name="l02405"></a>02405 
<a name="l02406"></a>02406 <span class="comment">/************************* Filter Page ****************************************/</span>
<a name="l02407"></a>02407 
<a name="l02408"></a>02408 <span class="comment">/* CAN Error Status Register bits */</span>
<a name="l02409"></a><a class="code" href="group__can__registers__bits__definition.html#ga2c0c02829fb41ac2a1b1852c19931de8">02409</a> <span class="preprocessor">#define CAN_ESR_EWGF     ((uint8_t)0x01)</span>
<a name="l02410"></a><a class="code" href="group__can__registers__bits__definition.html#ga633c961d528cbf8093b0e05e92225ff0">02410</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR_EPVF     ((uint8_t)0x02)</span>
<a name="l02411"></a><a class="code" href="group__can__registers__bits__definition.html#ga619d49f67f1835a7efc457205fea1225">02411</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR_BOFF     ((uint8_t)0x04)</span>
<a name="l02412"></a><a class="code" href="group__can__registers__bits__definition.html#ga5346973f92ef2592f80c8e8e6910e17a">02412</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR_LEC0     ((uint8_t)0x10)</span>
<a name="l02413"></a><a class="code" href="group__can__registers__bits__definition.html#ga026ad11132a05b09b518759e3e3bfbb5">02413</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR_LEC1     ((uint8_t)0x20)</span>
<a name="l02414"></a><a class="code" href="group__can__registers__bits__definition.html#ga6a70c704e51578cacbab3dc943a09a6d">02414</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR_LEC2     ((uint8_t)0x40)</span>
<a name="l02415"></a><a class="code" href="group__can__registers__bits__definition.html#gab9f86741dd89034900e300499ae2272e">02415</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_ESR_LEC      ((uint8_t)0x70)</span>
<a name="l02416"></a>02416 <span class="preprocessor"></span>
<a name="l02417"></a>02417 <span class="comment">/* CAN Error Status Register bits */</span>
<a name="l02418"></a><a class="code" href="group__can__registers__bits__definition.html#ga7ca9f808906af20e80581b536622d99a">02418</a> <span class="preprocessor">#define CAN_EIER_EWGIE    ((uint8_t)0x01)</span>
<a name="l02419"></a><a class="code" href="group__can__registers__bits__definition.html#ga0a3cda64747c63670e806a0d8ed0d1fa">02419</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_EIER_EPVIE    ((uint8_t)0x02)</span>
<a name="l02420"></a><a class="code" href="group__can__registers__bits__definition.html#ga6723e7095734bc27bf47bd79b99ba15b">02420</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_EIER_BOFIE    ((uint8_t)0x04)</span>
<a name="l02421"></a><a class="code" href="group__can__registers__bits__definition.html#ga838486e954723a9a5726a09226d2a714">02421</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_EIER_LECIE    ((uint8_t)0x10)</span>
<a name="l02422"></a><a class="code" href="group__can__registers__bits__definition.html#gaf657a0610929463a8b92f1a7db8e96d9">02422</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_EIER_ERRIE    ((uint8_t)0x80)    </span>
<a name="l02423"></a>02423 <span class="preprocessor"></span>
<a name="l02424"></a>02424 <span class="comment">/* CAN transmit error counter Register bits(CAN_TECR) */</span>
<a name="l02425"></a><a class="code" href="group__can__registers__bits__definition.html#ga39735671dcf171e906cd6cb463b4989a">02425</a> <span class="preprocessor">#define CAN_TECR_TEC0     ((uint8_t)0x01)    </span>
<a name="l02426"></a><a class="code" href="group__can__registers__bits__definition.html#ga1803f20626919daf1ec484e576e660fe">02426</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TECR_TEC1     ((uint8_t)0x02)    </span>
<a name="l02427"></a><a class="code" href="group__can__registers__bits__definition.html#ga25ffeff164efee71b6fad3d2789a4b38">02427</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TECR_TEC2     ((uint8_t)0x04)    </span>
<a name="l02428"></a><a class="code" href="group__can__registers__bits__definition.html#gaa0450138ba3c12afa2c1c0991776df6f">02428</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TECR_TEC3     ((uint8_t)0x08)    </span>
<a name="l02429"></a><a class="code" href="group__can__registers__bits__definition.html#gaa9817be49ef2502af2d10d221ce929f6">02429</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TECR_TEC4     ((uint8_t)0x10)    </span>
<a name="l02430"></a><a class="code" href="group__can__registers__bits__definition.html#gaafb4716528c00fc0bf96a59fe769a5a4">02430</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TECR_TEC5     ((uint8_t)0x20)    </span>
<a name="l02431"></a><a class="code" href="group__can__registers__bits__definition.html#ga4166372c4f4032e85a9bd37d6d0f284e">02431</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TECR_TEC6     ((uint8_t)0x40)    </span>
<a name="l02432"></a><a class="code" href="group__can__registers__bits__definition.html#ga0ea25a59ecf2697b7b6230ca9e1416de">02432</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TECR_TEC7     ((uint8_t)0x80)    </span>
<a name="l02433"></a>02433 <span class="preprocessor"></span>
<a name="l02434"></a>02434 <span class="comment">/* CAN RECEIVE error counter Register bits(CAN_TECR) */</span>
<a name="l02435"></a><a class="code" href="group__can__registers__bits__definition.html#gaaf7cfaa70c72111c29bdbc095046fe90">02435</a> <span class="preprocessor">#define CAN_RECR_REC0     ((uint8_t)0x01)    </span>
<a name="l02436"></a><a class="code" href="group__can__registers__bits__definition.html#ga2e66f0439b0b14a8815449c9726e38ae">02436</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_RECR_REC1     ((uint8_t)0x02)    </span>
<a name="l02437"></a><a class="code" href="group__can__registers__bits__definition.html#ga02df6ae8fdea3cbe0ca43e4daff845d5">02437</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_RECR_REC2     ((uint8_t)0x04)    </span>
<a name="l02438"></a><a class="code" href="group__can__registers__bits__definition.html#gae7e520689e2bd37c8d63ba91f4884d4d">02438</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_RECR_REC3     ((uint8_t)0x08)    </span>
<a name="l02439"></a><a class="code" href="group__can__registers__bits__definition.html#gad77be0cb4340f8e6ee42fe0e560d8f8c">02439</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_RECR_REC4     ((uint8_t)0x10)    </span>
<a name="l02440"></a><a class="code" href="group__can__registers__bits__definition.html#ga1f70fc34d978eddfc11af4ddda1fb4ba">02440</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_RECR_REC5     ((uint8_t)0x20)    </span>
<a name="l02441"></a><a class="code" href="group__can__registers__bits__definition.html#ga31cf11b7ee8dbc343bb21bd7776ab9a8">02441</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_RECR_REC6     ((uint8_t)0x40)    </span>
<a name="l02442"></a><a class="code" href="group__can__registers__bits__definition.html#gaefcd71d335c1167c29420d854d2d65fd">02442</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_RECR_REC7     ((uint8_t)0x80)    </span>
<a name="l02443"></a>02443 <span class="preprocessor"></span>
<a name="l02444"></a>02444 <span class="comment">/* CAN filter mode register bits (CAN_FMR) */</span>
<a name="l02445"></a><a class="code" href="group__can__registers__bits__definition.html#ga599921b5c1fb1be45eb65b2f7d8b3a6e">02445</a> <span class="preprocessor">#define CAN_FMR1_FML0     ((uint8_t)0x01)    </span>
<a name="l02446"></a><a class="code" href="group__can__registers__bits__definition.html#gafcc551033d5d87acf3f357e0eb16ea50">02446</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FMR1_FMH0     ((uint8_t)0x02)    </span>
<a name="l02447"></a><a class="code" href="group__can__registers__bits__definition.html#ga92b8f767c4f4123ead53b255025dc0ff">02447</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FMR1_FML1     ((uint8_t)0x04)    </span>
<a name="l02448"></a><a class="code" href="group__can__registers__bits__definition.html#gad33c1a778d735acba433733f69ba8b1b">02448</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FMR1_FMH1     ((uint8_t)0x08)    </span>
<a name="l02449"></a><a class="code" href="group__can__registers__bits__definition.html#gaa72a36f31f6ec0207c0709f0e3de8f14">02449</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FMR1_FML2     ((uint8_t)0x10)    </span>
<a name="l02450"></a><a class="code" href="group__can__registers__bits__definition.html#ga22175f5ec643c2f85da0dc31186a34b7">02450</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FMR1_FMH2     ((uint8_t)0x20)    </span>
<a name="l02451"></a><a class="code" href="group__can__registers__bits__definition.html#gaf79f1f619e3e0d6dd394ceb5c0533cac">02451</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FMR1_FML3     ((uint8_t)0x40)    </span>
<a name="l02452"></a><a class="code" href="group__can__registers__bits__definition.html#gaa940c6b780d10911981c9f3a7530c23f">02452</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FMR1_FMH3     ((uint8_t)0x80)    </span>
<a name="l02453"></a>02453 <span class="preprocessor"></span>
<a name="l02454"></a><a class="code" href="group__can__registers__bits__definition.html#ga44c1f8dbceb3f1d15459d45d70964893">02454</a> <span class="preprocessor">#define CAN_FMR2_FML4     ((uint8_t)0x01)    </span>
<a name="l02455"></a><a class="code" href="group__can__registers__bits__definition.html#ga17f40e844468627673f71702596ed9f7">02455</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FMR2_FMH4     ((uint8_t)0x02)    </span>
<a name="l02456"></a><a class="code" href="group__can__registers__bits__definition.html#ga7a7d06026e61a4eada583bf2d64d4836">02456</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FMR2_FML5     ((uint8_t)0x04)    </span>
<a name="l02457"></a><a class="code" href="group__can__registers__bits__definition.html#gab192c462e17eea09ae9e9f7033930bf9">02457</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FMR2_FMH5     ((uint8_t)0x08)    </span>
<a name="l02458"></a>02458 <span class="preprocessor"></span>
<a name="l02459"></a>02459 <span class="comment">/* CAN filter Config register bits (CAN_FCR) */</span>
<a name="l02460"></a><a class="code" href="group__can__registers__bits__definition.html#gafae3ee692802f469372e2514f9e3f0b6">02460</a> <span class="preprocessor">#define CAN_FCR1_FACT0     ((uint8_t)0x01)    </span>
<a name="l02461"></a><a class="code" href="group__can__registers__bits__definition.html#ga893a13892429da04b09a28d45c70bf77">02461</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FCR1_FACT1     ((uint8_t)0x10)    </span>
<a name="l02462"></a><a class="code" href="group__can__registers__bits__definition.html#ga1649d7509b070839da972ef758b5f080">02462</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FCR2_FACT2     ((uint8_t)0x01)    </span>
<a name="l02463"></a><a class="code" href="group__can__registers__bits__definition.html#ga8c078d9adfc6f31233af72f3c442b46f">02463</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FCR2_FACT3     ((uint8_t)0x10)    </span>
<a name="l02464"></a><a class="code" href="group__can__registers__bits__definition.html#gac8824f246467547d1b93a8b4c39ece40">02464</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FCR3_FACT4     ((uint8_t)0x01)    </span>
<a name="l02465"></a><a class="code" href="group__can__registers__bits__definition.html#ga04482c149f731630ba5032fe11bd6d28">02465</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FCR3_FACT5     ((uint8_t)0x10)    </span>
<a name="l02466"></a>02466 <span class="preprocessor"></span>
<a name="l02467"></a><a class="code" href="group__can__registers__bits__definition.html#ga11b7e0f4395a2a5384036f3ebf89ba30">02467</a> <span class="preprocessor">#define CAN_FCR1_FSC00     ((uint8_t)0x02)    </span>
<a name="l02468"></a><a class="code" href="group__can__registers__bits__definition.html#ga24f397d9a74478ef7ab32ad8654f373a">02468</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FCR1_FSC01     ((uint8_t)0x04)    </span>
<a name="l02469"></a><a class="code" href="group__can__registers__bits__definition.html#gabc0936b74919a087667ca5a2d6d5c731">02469</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FCR1_FSC10     ((uint8_t)0x20)    </span>
<a name="l02470"></a><a class="code" href="group__can__registers__bits__definition.html#ga8545c5b57d61fcafe14e28e7d2852597">02470</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FCR1_FSC11     ((uint8_t)0x40)    </span>
<a name="l02471"></a><a class="code" href="group__can__registers__bits__definition.html#gaff82f847370180d6207accf3749666e4">02471</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FCR2_FSC20     ((uint8_t)0x02)    </span>
<a name="l02472"></a><a class="code" href="group__can__registers__bits__definition.html#ga06f8c0bf40ae7f14240a0b3f40f490d1">02472</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FCR2_FSC21     ((uint8_t)0x04)    </span>
<a name="l02473"></a><a class="code" href="group__can__registers__bits__definition.html#gafd6db516b6d79dd7c87aa7130bf13b43">02473</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FCR2_FSC30     ((uint8_t)0x20)    </span>
<a name="l02474"></a><a class="code" href="group__can__registers__bits__definition.html#gafb7cc11f2f2de6bbdcf5b99c4e3d2a8e">02474</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FCR2_FSC31     ((uint8_t)0x40)    </span>
<a name="l02475"></a><a class="code" href="group__can__registers__bits__definition.html#gaec7ea6b5c42cb5595fea4618a1f91fdb">02475</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FCR3_FSC40     ((uint8_t)0x02)    </span>
<a name="l02476"></a><a class="code" href="group__can__registers__bits__definition.html#ga48b23fa7e791e2d529e9987feac378fc">02476</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FCR3_FSC41     ((uint8_t)0x04)    </span>
<a name="l02477"></a><a class="code" href="group__can__registers__bits__definition.html#ga1ed59ad1a8d3c29762dee7828a9d8418">02477</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FCR3_FSC50     ((uint8_t)0x20)    </span>
<a name="l02478"></a><a class="code" href="group__can__registers__bits__definition.html#ga95cced568b50b76087200904da949814">02478</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_FCR3_FSC51     ((uint8_t)0x40)</span>
<a name="l02479"></a>02479 <span class="preprocessor"></span><span class="comment"></span>
<a name="l02480"></a>02480 <span class="comment">/**</span>
<a name="l02481"></a>02481 <span class="comment">  * @}</span>
<a name="l02482"></a>02482 <span class="comment">  */</span>
<a name="l02483"></a>02483 <span class="comment"></span>
<a name="l02484"></a>02484 <span class="comment">/** @addtogroup CAN_Registers_Reset_Value</span>
<a name="l02485"></a>02485 <span class="comment">  * @{</span>
<a name="l02486"></a>02486 <span class="comment">  */</span>
<a name="l02487"></a><a class="code" href="group__can__registers__reset__value.html#ga5ee1721e5ce47944bacee7de11d34ea5">02487</a> <span class="preprocessor">#define         CAN_MCR_RESET_VALUE                     ((uint8_t)0x02)</span>
<a name="l02488"></a><a class="code" href="group__can__registers__reset__value.html#gab7c83245dc7119e5a6113a730db6133d">02488</a> <span class="preprocessor"></span><span class="preprocessor">#define         CAN_MSR_RESET_VALUE                     ((uint8_t)0x02)</span>
<a name="l02489"></a><a class="code" href="group__can__registers__reset__value.html#ga7d02a747d93e2e7d43b122b272ba8c9f">02489</a> <span class="preprocessor"></span><span class="preprocessor">#define         CAN_TSR_RESET_VALUE                     ((uint8_t)0x00)</span>
<a name="l02490"></a><a class="code" href="group__can__registers__reset__value.html#ga3a4017926c926264582508fbe1bbfaf1">02490</a> <span class="preprocessor"></span><span class="preprocessor">#define         CAN_TPR_RESET_VALUE                     ((uint8_t)0x0C)</span>
<a name="l02491"></a><a class="code" href="group__can__registers__reset__value.html#ga8d5631354514f291c4151e7093602a35">02491</a> <span class="preprocessor"></span><span class="preprocessor">#define         CAN_RFR_RESET_VALUE                     ((uint8_t)0x00)</span>
<a name="l02492"></a><a class="code" href="group__can__registers__reset__value.html#gab4c8fd3955d0e3aa7ae3b6cf047828c2">02492</a> <span class="preprocessor"></span><span class="preprocessor">#define         CAN_IER_RESET_VALUE                     ((uint8_t)0x00)</span>
<a name="l02493"></a><a class="code" href="group__can__registers__reset__value.html#ga538649a3dfeb9dab72f103750ff8079d">02493</a> <span class="preprocessor"></span><span class="preprocessor">#define         CAN_DGR_RESET_VALUE                     ((uint8_t)0x0C)</span>
<a name="l02494"></a><a class="code" href="group__can__registers__reset__value.html#ga4d5442fbc77672f20a4787d25631b2ee">02494</a> <span class="preprocessor"></span><span class="preprocessor">#define         CAN_PSR_RESET_VALUE                     ((uint8_t)0x00)</span>
<a name="l02495"></a>02495 <span class="preprocessor"></span>
<a name="l02496"></a><a class="code" href="group__can__registers__reset__value.html#ga5da62d42802e1ad35eb8ae4e950dc91e">02496</a> <span class="preprocessor">#define         CAN_ESR_RESET_VALUE                     ((uint8_t)0x00)</span>
<a name="l02497"></a><a class="code" href="group__can__registers__reset__value.html#ga778f6c7be011488e0b8c48205a31bcc6">02497</a> <span class="preprocessor"></span><span class="preprocessor">#define         CAN_EIER_RESET_VALUE                    ((uint8_t)0x00)</span>
<a name="l02498"></a><a class="code" href="group__can__registers__reset__value.html#gac9f8a8e462217f3d8943b4ad2c2ec4ed">02498</a> <span class="preprocessor"></span><span class="preprocessor">#define         CAN_TECR_RESET_VALUE                    ((uint8_t)0x00)</span>
<a name="l02499"></a><a class="code" href="group__can__registers__reset__value.html#ga7a7181f9f66ce039bf36c972ab481462">02499</a> <span class="preprocessor"></span><span class="preprocessor">#define         CAN_RECR_RESET_VALUE                    ((uint8_t)0x00)</span>
<a name="l02500"></a><a class="code" href="group__can__registers__reset__value.html#gaf3323e7b8d1251f2336888b126c44489">02500</a> <span class="preprocessor"></span><span class="preprocessor">#define         CAN_BTR1_RESET_VALUE                    ((uint8_t)0x40)</span>
<a name="l02501"></a><a class="code" href="group__can__registers__reset__value.html#gafc7cc0a71b5bb959df04cb672f1ecc27">02501</a> <span class="preprocessor"></span><span class="preprocessor">#define         CAN_BTR2_RESET_VALUE                    ((uint8_t)0x23)</span>
<a name="l02502"></a><a class="code" href="group__can__registers__reset__value.html#ga78a76f55034b8824fc66f95fe7dfa175">02502</a> <span class="preprocessor"></span><span class="preprocessor">#define         CAN_FMR1_RESET_VALUE                    ((uint8_t)0x00)</span>
<a name="l02503"></a><a class="code" href="group__can__registers__reset__value.html#ga7f5621272ed175a837f1117e4de843be">02503</a> <span class="preprocessor"></span><span class="preprocessor">#define         CAN_FMR2_RESET_VALUE                    ((uint8_t)0x00)</span>
<a name="l02504"></a><a class="code" href="group__can__registers__reset__value.html#ga75790a729c1a5688a7997b737376bfba">02504</a> <span class="preprocessor"></span><span class="preprocessor">#define         CAN_FCR_RESET_VALUE                     ((uint8_t)0x00)</span>
<a name="l02505"></a>02505 <span class="preprocessor"></span>
<a name="l02506"></a><a class="code" href="group__can__registers__reset__value.html#ga9f29d5f61c76219300ad2d5f8d7d1796">02506</a> <span class="preprocessor">#define         CAN_MFMI_RESET_VALUE                    ((uint8_t)0x00)</span>
<a name="l02507"></a><a class="code" href="group__can__registers__reset__value.html#gad9584b0bb9b35047dfa398da45ca8b14">02507</a> <span class="preprocessor"></span><span class="preprocessor">#define         CAN_MDLC_RESET_VALUE                    ((uint8_t)0x00)</span>
<a name="l02508"></a><a class="code" href="group__can__registers__reset__value.html#ga926563a8c63e4c2c12f592b99ef77cd0">02508</a> <span class="preprocessor"></span><span class="preprocessor">#define         CAN_MCSR_RESET_VALUE                    ((uint8_t)0x00)</span>
<a name="l02509"></a>02509 <span class="preprocessor"></span><span class="comment"></span>
<a name="l02510"></a>02510 <span class="comment">/**</span>
<a name="l02511"></a>02511 <span class="comment">  * @}</span>
<a name="l02512"></a>02512 <span class="comment">  */</span>
<a name="l02513"></a>02513 <span class="comment"></span>
<a name="l02514"></a>02514 <span class="comment">/**</span>
<a name="l02515"></a>02515 <span class="comment">  * @brief  Configuration Registers (CFG)</span>
<a name="l02516"></a>02516 <span class="comment">  */</span>
<a name="l02517"></a>02517 
<a name="l02518"></a><a class="code" href="structcfg__struct.html">02518</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structcfg__struct.html" title="Configuration Registers (CFG)">CFG_struct</a>
<a name="l02519"></a>02519 {
<a name="l02520"></a><a class="code" href="structcfg__struct.html#a0dcad8616d3afc28d369e7d3e311c96d">02520</a>   <a class="code" href="group__exported__types.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="group__exported__types.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structcfg__struct.html#a0dcad8616d3afc28d369e7d3e311c96d">GCR</a>; <span class="comment">/*!&lt; Global Configuration register */</span>
<a name="l02521"></a>02521 }
<a name="l02522"></a>02522 <a class="code" href="stm8s_8h.html#a0ef5ee8d35dce3975ef958411c6dd643" title="Configuration Registers (CFG)">CFG_TypeDef</a>;
<a name="l02523"></a>02523 <span class="comment"></span>
<a name="l02524"></a>02524 <span class="comment">/** @addtogroup CFG_Registers_Reset_Value</span>
<a name="l02525"></a>02525 <span class="comment">  * @{</span>
<a name="l02526"></a>02526 <span class="comment">  */</span>
<a name="l02527"></a>02527 
<a name="l02528"></a><a class="code" href="group__cfg__registers__reset__value.html#ga383b5b1864a9ea7f1a10cdc6adcba79c">02528</a> <span class="preprocessor">#define CFG_GCR_RESET_VALUE ((uint8_t)0x00)</span>
<a name="l02529"></a>02529 <span class="preprocessor"></span><span class="comment"></span>
<a name="l02530"></a>02530 <span class="comment">/**</span>
<a name="l02531"></a>02531 <span class="comment">  * @}</span>
<a name="l02532"></a>02532 <span class="comment">  */</span>
<a name="l02533"></a>02533 <span class="comment"></span>
<a name="l02534"></a>02534 <span class="comment">/** @addtogroup CFG_Registers_Bits_Definition</span>
<a name="l02535"></a>02535 <span class="comment">  * @{</span>
<a name="l02536"></a>02536 <span class="comment">  */</span>
<a name="l02537"></a>02537 
<a name="l02538"></a><a class="code" href="group__cfg__registers__bits__definition.html#ga5947b9a2d4316b69f7b9df8de7ff8b2b">02538</a> <span class="preprocessor">#define CFG_GCR_SWD ((uint8_t)0x01) </span><span class="comment">/*!&lt; Swim disable bit mask */</span>
<a name="l02539"></a><a class="code" href="group__cfg__registers__bits__definition.html#ga06a502b0c3984dee75830ca3e46c26d7">02539</a> <span class="preprocessor">#define CFG_GCR_AL  ((uint8_t)0x02) </span><span class="comment">/*!&lt; Activation Level bit mask */</span>
<a name="l02540"></a>02540 <span class="comment"></span>
<a name="l02541"></a>02541 <span class="comment">/**</span>
<a name="l02542"></a>02542 <span class="comment">  * @}</span>
<a name="l02543"></a>02543 <span class="comment">  */</span>
<a name="l02544"></a>02544 <span class="comment"></span>
<a name="l02545"></a>02545 <span class="comment">/**</span>
<a name="l02546"></a>02546 <span class="comment">  * @}</span>
<a name="l02547"></a>02547 <span class="comment">  */</span>
<a name="l02548"></a>02548 
<a name="l02549"></a>02549 <span class="comment">/******************************************************************************/</span>
<a name="l02550"></a>02550 <span class="comment">/*                          Peripherals Base Address                          */</span>
<a name="l02551"></a>02551 <span class="comment">/******************************************************************************/</span>
<a name="l02552"></a>02552 <span class="comment"></span>
<a name="l02553"></a>02553 <span class="comment">/** @addtogroup MAP_FILE_Base_Addresses</span>
<a name="l02554"></a>02554 <span class="comment">  * @{</span>
<a name="l02555"></a>02555 <span class="comment">  */</span>
<a name="l02556"></a><a class="code" href="group__map__file__base__addresses.html#ga80e6524f194eb3bd186e1fcde19f07d4">02556</a> <span class="preprocessor">#define OPT_BaseAddress         0x4800</span>
<a name="l02557"></a><a class="code" href="group__map__file__base__addresses.html#ga228513274c9344fff187533866b21c0b">02557</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIOA_BaseAddress       0x5000</span>
<a name="l02558"></a><a class="code" href="group__map__file__base__addresses.html#gac4651672d8846766e1401460983f6165">02558</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIOB_BaseAddress       0x5005</span>
<a name="l02559"></a><a class="code" href="group__map__file__base__addresses.html#ga3206ed78b3f0b9fdd4980ecdf2024a29">02559</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIOC_BaseAddress       0x500A</span>
<a name="l02560"></a><a class="code" href="group__map__file__base__addresses.html#ga93613a9fa91ed0743e6a20dd6f4dbcbf">02560</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIOD_BaseAddress       0x500F</span>
<a name="l02561"></a><a class="code" href="group__map__file__base__addresses.html#ga0d8cb9a6e3fbbeba90be20d79f36116b">02561</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIOE_BaseAddress       0x5014</span>
<a name="l02562"></a><a class="code" href="group__map__file__base__addresses.html#ga1624d2ebc88786d5d6616faabd0c0931">02562</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIOF_BaseAddress       0x5019</span>
<a name="l02563"></a><a class="code" href="group__map__file__base__addresses.html#ga9d04f5aa4936348224222447539e0e00">02563</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIOG_BaseAddress       0x501E</span>
<a name="l02564"></a><a class="code" href="group__map__file__base__addresses.html#ga24106272af14d0c20a108d82568d56d5">02564</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIOH_BaseAddress       0x5023</span>
<a name="l02565"></a><a class="code" href="group__map__file__base__addresses.html#ga3214ee05e625bd31c454103ede82ba1d">02565</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIOI_BaseAddress       0x5028</span>
<a name="l02566"></a><a class="code" href="group__map__file__base__addresses.html#ga50418b47136fea6fa90834542b725ece">02566</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BaseAddress       0x505A</span>
<a name="l02567"></a><a class="code" href="group__map__file__base__addresses.html#ga7071eee09ad267c977ab0880944b71d3">02567</a> <span class="preprocessor"></span><span class="preprocessor">#define EXTI_BaseAddress        0x50A0</span>
<a name="l02568"></a><a class="code" href="group__map__file__base__addresses.html#ga2b0ca5220c5e0df896988e4a0956fd58">02568</a> <span class="preprocessor"></span><span class="preprocessor">#define RST_BaseAddress         0x50B3</span>
<a name="l02569"></a><a class="code" href="group__map__file__base__addresses.html#ga94ce564335751106794d809ef5879058">02569</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK_BaseAddress         0x50C0</span>
<a name="l02570"></a><a class="code" href="group__map__file__base__addresses.html#ga130891c384c5938774bfe07b98e6f981">02570</a> <span class="preprocessor"></span><span class="preprocessor">#define WWDG_BaseAddress        0x50D1</span>
<a name="l02571"></a><a class="code" href="group__map__file__base__addresses.html#ga671b7d0df06aeeefc71a37c1782df8e7">02571</a> <span class="preprocessor"></span><span class="preprocessor">#define IWDG_BaseAddress        0x50E0</span>
<a name="l02572"></a><a class="code" href="group__map__file__base__addresses.html#ga228c69148b1db74f09378c5476dd47d8">02572</a> <span class="preprocessor"></span><span class="preprocessor">#define AWU_BaseAddress         0x50F0</span>
<a name="l02573"></a><a class="code" href="group__map__file__base__addresses.html#ga191324b02af262d3b6c341f6ba438af3">02573</a> <span class="preprocessor"></span><span class="preprocessor">#define BEEP_BaseAddress        0x50F3</span>
<a name="l02574"></a><a class="code" href="group__map__file__base__addresses.html#ga7398aa5bd2a5e1db47ed2565040dcd78">02574</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_BaseAddress         0x5200</span>
<a name="l02575"></a><a class="code" href="group__map__file__base__addresses.html#ga198a4a0e31bbbb1974d4c453a1477bf6">02575</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_BaseAddress         0x5210</span>
<a name="l02576"></a><a class="code" href="group__map__file__base__addresses.html#ga3a2318bce0df34b806bb31e8dd67f7e5">02576</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_BaseAddress       0x5230</span>
<a name="l02577"></a><a class="code" href="group__map__file__base__addresses.html#ga1e0d513a0a1e4a037f6dbc5a1e41af1a">02577</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_BaseAddress       0x5240</span>
<a name="l02578"></a><a class="code" href="group__map__file__base__addresses.html#ga62ed2e25743cf2faa2cd55d84687e11e">02578</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_BaseAddress       0x5240</span>
<a name="l02579"></a><a class="code" href="group__map__file__base__addresses.html#ga4619daafe0642d786ebb2017ae4d6367">02579</a> <span class="preprocessor"></span><span class="preprocessor">#define UART4_BaseAddress       0x5230</span>
<a name="l02580"></a><a class="code" href="group__map__file__base__addresses.html#ga07b3151f69b2f02147bcf60f70a703b7">02580</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_BaseAddress        0x5250</span>
<a name="l02581"></a><a class="code" href="group__map__file__base__addresses.html#ga061c638c91152fe75ec0412bb90f3563">02581</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_BaseAddress        0x5300</span>
<a name="l02582"></a><a class="code" href="group__map__file__base__addresses.html#ga9fadd35e6486c159646991ac13d2bb94">02582</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM3_BaseAddress        0x5320</span>
<a name="l02583"></a><a class="code" href="group__map__file__base__addresses.html#gadeeef2318013e5db530fc22510af6f4f">02583</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM4_BaseAddress        0x5340</span>
<a name="l02584"></a><a class="code" href="group__map__file__base__addresses.html#ga2c450fa43423af743fbaffffaf4c2fdd">02584</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM5_BaseAddress        0x5300</span>
<a name="l02585"></a><a class="code" href="group__map__file__base__addresses.html#gac9c83a0a6d89063c9ffded553bbd4b11">02585</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM6_BaseAddress        0x5340</span>
<a name="l02586"></a><a class="code" href="group__map__file__base__addresses.html#gae1a4194b4e7996e98699422b876d0fb3">02586</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_BaseAddress        0x53E0</span>
<a name="l02587"></a><a class="code" href="group__map__file__base__addresses.html#ga7b10c3a10b08ce44c9d8f1ad79279bdc">02587</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC2_BaseAddress        0x5400</span>
<a name="l02588"></a><a class="code" href="group__map__file__base__addresses.html#gacf9d5f9d586e47ec49eebed05e32aee5">02588</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_BaseAddress         0x5420</span>
<a name="l02589"></a><a class="code" href="group__map__file__base__addresses.html#ga721674aefc438aeac479b803a79e51f9">02589</a> <span class="preprocessor"></span><span class="preprocessor">#define CFG_BaseAddress         0x7F60</span>
<a name="l02590"></a><a class="code" href="group__map__file__base__addresses.html#gaa63d9dcda096253d9aef6ae654a80342">02590</a> <span class="preprocessor"></span><span class="preprocessor">#define ITC_BaseAddress         0x7F70</span>
<a name="l02591"></a><a class="code" href="group__map__file__base__addresses.html#ga6c46af71e692451bc298fe60b03ae58a">02591</a> <span class="preprocessor"></span><span class="preprocessor">#define DM_BaseAddress          0x7F90</span>
<a name="l02592"></a>02592 <span class="preprocessor"></span><span class="comment"></span>
<a name="l02593"></a>02593 <span class="comment">/**</span>
<a name="l02594"></a>02594 <span class="comment">  * @}</span>
<a name="l02595"></a>02595 <span class="comment">  */</span>
<a name="l02596"></a>02596 
<a name="l02597"></a>02597 <span class="comment">/******************************************************************************/</span>
<a name="l02598"></a>02598 <span class="comment">/*                          Peripherals declarations                          */</span>
<a name="l02599"></a>02599 <span class="comment">/******************************************************************************/</span>
<a name="l02600"></a>02600 
<a name="l02601"></a>02601 <span class="preprocessor">#if defined(STM8S105) || defined(STM8S005) || defined(STM8S103) || defined(STM8S003) || \</span>
<a name="l02602"></a>02602 <span class="preprocessor">    defined(STM8S001) || defined(STM8S903) || defined(STM8AF626x) || defined(STM8AF622x)</span>
<a name="l02603"></a>02603 <span class="preprocessor"></span><span class="preprocessor"> #define ADC1 ((ADC1_TypeDef *) ADC1_BaseAddress)</span>
<a name="l02604"></a>02604 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* (STM8S105)||(STM8S103)||(STM8S005)||(STM8S003)||(STM8S001)||(STM8S903)||(STM8AF626x)||(STM8AF622x)*/</span>
<a name="l02605"></a>02605 
<a name="l02606"></a>02606 <span class="preprocessor">#if defined(STM8S208) || defined(STM8S207) || defined (STM8S007) || defined (STM8AF52Ax) || \</span>
<a name="l02607"></a>02607 <span class="preprocessor">    defined (STM8AF62Ax)</span>
<a name="l02608"></a>02608 <span class="preprocessor"></span><span class="preprocessor">#define ADC2 ((ADC2_TypeDef *) ADC2_BaseAddress)</span>
<a name="l02609"></a>02609 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* (STM8S208) ||(STM8S207) || (STM8S007) || (STM8AF52Ax) || (STM8AF62Ax) */</span>
<a name="l02610"></a>02610 
<a name="l02611"></a><a class="code" href="stm8s_8h.html#a144b8ab069b95c30909610293ffb90fb">02611</a> <span class="preprocessor">#define AWU ((AWU_TypeDef *) AWU_BaseAddress)</span>
<a name="l02612"></a>02612 <span class="preprocessor"></span>
<a name="l02613"></a><a class="code" href="stm8s_8h.html#a1ceb0e81b845fdcd1b8371e92229a13b">02613</a> <span class="preprocessor">#define BEEP ((BEEP_TypeDef *) BEEP_BaseAddress)</span>
<a name="l02614"></a>02614 <span class="preprocessor"></span>
<a name="l02615"></a>02615 <span class="preprocessor">#if defined (STM8S208) || defined (STM8AF52Ax)</span>
<a name="l02616"></a>02616 <span class="preprocessor"></span><span class="preprocessor"> #define CAN ((CAN_TypeDef *) CAN_BaseAddress)</span>
<a name="l02617"></a>02617 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* (STM8S208) || (STM8AF52Ax) */</span>
<a name="l02618"></a>02618 
<a name="l02619"></a><a class="code" href="stm8s_8h.html#a4b355291fe6b8ba8e167ab0faa862e45">02619</a> <span class="preprocessor">#define CLK ((CLK_TypeDef *) CLK_BaseAddress)</span>
<a name="l02620"></a>02620 <span class="preprocessor"></span>
<a name="l02621"></a><a class="code" href="stm8s_8h.html#a9189e770cd9b63dadd36683eb9843cac">02621</a> <span class="preprocessor">#define EXTI ((EXTI_TypeDef *) EXTI_BaseAddress)</span>
<a name="l02622"></a>02622 <span class="preprocessor"></span>
<a name="l02623"></a><a class="code" href="stm8s_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">02623</a> <span class="preprocessor">#define FLASH ((FLASH_TypeDef *) FLASH_BaseAddress)</span>
<a name="l02624"></a>02624 <span class="preprocessor"></span>
<a name="l02625"></a><a class="code" href="stm8s_8h.html#a2a551e00af0b8fdb9e65cfe7ef36cde8">02625</a> <span class="preprocessor">#define OPT ((OPT_TypeDef *) OPT_BaseAddress)</span>
<a name="l02626"></a>02626 <span class="preprocessor"></span>
<a name="l02627"></a><a class="code" href="stm8s_8h.html#ac485358099728ddae050db37924dd6b7">02627</a> <span class="preprocessor">#define GPIOA ((GPIO_TypeDef *) GPIOA_BaseAddress)</span>
<a name="l02628"></a>02628 <span class="preprocessor"></span>
<a name="l02629"></a><a class="code" href="stm8s_8h.html#a68b66ac73be4c836db878a42e1fea3cd">02629</a> <span class="preprocessor">#define GPIOB ((GPIO_TypeDef *) GPIOB_BaseAddress)</span>
<a name="l02630"></a>02630 <span class="preprocessor"></span>
<a name="l02631"></a><a class="code" href="stm8s_8h.html#a2dca03332d620196ba943bc2346eaa08">02631</a> <span class="preprocessor">#define GPIOC ((GPIO_TypeDef *) GPIOC_BaseAddress)</span>
<a name="l02632"></a>02632 <span class="preprocessor"></span>
<a name="l02633"></a><a class="code" href="stm8s_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">02633</a> <span class="preprocessor">#define GPIOD ((GPIO_TypeDef *) GPIOD_BaseAddress)</span>
<a name="l02634"></a>02634 <span class="preprocessor"></span>
<a name="l02635"></a><a class="code" href="stm8s_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">02635</a> <span class="preprocessor">#define GPIOE ((GPIO_TypeDef *) GPIOE_BaseAddress)</span>
<a name="l02636"></a>02636 <span class="preprocessor"></span>
<a name="l02637"></a><a class="code" href="stm8s_8h.html#a43c3022dede7c9db7a58d3c3409dbc8d">02637</a> <span class="preprocessor">#define GPIOF ((GPIO_TypeDef *) GPIOF_BaseAddress)</span>
<a name="l02638"></a>02638 <span class="preprocessor"></span>
<a name="l02639"></a>02639 <span class="preprocessor">#if defined(STM8S207) || defined (STM8S007) || defined(STM8S208) || defined(STM8S105) || \</span>
<a name="l02640"></a>02640 <span class="preprocessor">    defined(STM8S005) || defined (STM8AF52Ax) || defined (STM8AF62Ax) || defined (STM8AF626x)</span>
<a name="l02641"></a>02641 <span class="preprocessor"></span><span class="preprocessor"> #define GPIOG ((GPIO_TypeDef *) GPIOG_BaseAddress)</span>
<a name="l02642"></a>02642 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* (STM8S208) ||(STM8S207)  || (STM8S105) || (STM8AF52Ax) || (STM8AF62Ax) || (STM8AF626x) */</span>
<a name="l02643"></a>02643 
<a name="l02644"></a>02644 <span class="preprocessor">#if defined(STM8S207) || defined (STM8S007) || defined(STM8S208) || defined (STM8AF52Ax) || \</span>
<a name="l02645"></a>02645 <span class="preprocessor">    defined (STM8AF62Ax)</span>
<a name="l02646"></a>02646 <span class="preprocessor"></span><span class="preprocessor"> #define GPIOH ((GPIO_TypeDef *) GPIOH_BaseAddress)</span>
<a name="l02647"></a>02647 <span class="preprocessor"></span><span class="preprocessor"> #define GPIOI ((GPIO_TypeDef *) GPIOI_BaseAddress)</span>
<a name="l02648"></a>02648 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* (STM8S208) ||(STM8S207) || (STM8AF62Ax) || (STM8AF52Ax) */</span>
<a name="l02649"></a>02649 
<a name="l02650"></a><a class="code" href="stm8s_8h.html#ac5d957e4fd3dc11cd97a54cf9ca057a4">02650</a> <span class="preprocessor">#define RST ((RST_TypeDef *) RST_BaseAddress)</span>
<a name="l02651"></a>02651 <span class="preprocessor"></span>
<a name="l02652"></a><a class="code" href="stm8s_8h.html#a9821fd01757986612ddb8982e2fe27f1">02652</a> <span class="preprocessor">#define WWDG ((WWDG_TypeDef *) WWDG_BaseAddress)</span>
<a name="l02653"></a><a class="code" href="stm8s_8h.html#ad16b79dd94ee85d261d08a8ee94187e7">02653</a> <span class="preprocessor"></span><span class="preprocessor">#define IWDG ((IWDG_TypeDef *) IWDG_BaseAddress)</span>
<a name="l02654"></a>02654 <span class="preprocessor"></span>
<a name="l02655"></a><a class="code" href="stm8s_8h.html#aadd93900fc87105fa3ef514675d4133b">02655</a> <span class="preprocessor">#define SPI ((SPI_TypeDef *) SPI_BaseAddress)</span>
<a name="l02656"></a><a class="code" href="stm8s_8h.html#a457a9aa93dbb216459873a30bdb4d84a">02656</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C ((I2C_TypeDef *) I2C_BaseAddress)</span>
<a name="l02657"></a>02657 <span class="preprocessor"></span>
<a name="l02658"></a>02658 <span class="preprocessor">#if defined(STM8S208) || defined(STM8S207) || defined (STM8S007) || defined(STM8S103) || \</span>
<a name="l02659"></a>02659 <span class="preprocessor">    defined(STM8S003) || defined(STM8S001) || defined(STM8S903) || defined (STM8AF52Ax) || defined (STM8AF62Ax)</span>
<a name="l02660"></a>02660 <span class="preprocessor"></span><span class="preprocessor"> #define UART1 ((UART1_TypeDef *) UART1_BaseAddress)</span>
<a name="l02661"></a>02661 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* (STM8S208) ||(STM8S207)  || (STM8S103) || (STM8S001) || (STM8S903) || (STM8AF52Ax) || (STM8AF62Ax) */</span>
<a name="l02662"></a>02662 
<a name="l02663"></a>02663 <span class="preprocessor">#if defined (STM8S105) || defined (STM8S005) || defined (STM8AF626x)</span>
<a name="l02664"></a>02664 <span class="preprocessor"></span><span class="preprocessor"> #define UART2 ((UART2_TypeDef *) UART2_BaseAddress)</span>
<a name="l02665"></a>02665 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM8S105 || STM8S005 || STM8AF626x */</span>
<a name="l02666"></a>02666 
<a name="l02667"></a>02667 <span class="preprocessor">#if defined(STM8S208) ||defined(STM8S207) || defined (STM8S007) || defined (STM8AF52Ax) || \</span>
<a name="l02668"></a>02668 <span class="preprocessor">    defined (STM8AF62Ax)</span>
<a name="l02669"></a>02669 <span class="preprocessor"></span><span class="preprocessor"> #define UART3 ((UART3_TypeDef *) UART3_BaseAddress)</span>
<a name="l02670"></a>02670 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* (STM8S208) ||(STM8S207) || (STM8AF62Ax) || (STM8AF52Ax) */</span>
<a name="l02671"></a>02671 
<a name="l02672"></a>02672 <span class="preprocessor">#if defined(STM8AF622x)</span>
<a name="l02673"></a>02673 <span class="preprocessor"></span><span class="preprocessor"> #define UART4 ((UART4_TypeDef *) UART4_BaseAddress)</span>
<a name="l02674"></a>02674 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* (STM8AF622x) */</span>
<a name="l02675"></a>02675 
<a name="l02676"></a><a class="code" href="stm8s_8h.html#a2e87451fea8dc9380056d3cfc5ed81fb">02676</a> <span class="preprocessor">#define TIM1 ((TIM1_TypeDef *) TIM1_BaseAddress)</span>
<a name="l02677"></a>02677 <span class="preprocessor"></span>
<a name="l02678"></a>02678 <span class="preprocessor">#if defined(STM8S208) || defined(STM8S207) || defined (STM8S007) || defined(STM8S103) || \</span>
<a name="l02679"></a>02679 <span class="preprocessor">    defined(STM8S003) || defined(STM8S001) || defined(STM8S105) || defined(STM8S005) || defined (STM8AF52Ax) || \</span>
<a name="l02680"></a>02680 <span class="preprocessor">    defined (STM8AF62Ax) || defined (STM8AF626x)</span>
<a name="l02681"></a>02681 <span class="preprocessor"></span><span class="preprocessor"> #define TIM2 ((TIM2_TypeDef *) TIM2_BaseAddress)</span>
<a name="l02682"></a>02682 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* (STM8S208) ||(STM8S207)  || (STM8S103) || (STM8S001) || (STM8S105) || (STM8AF52Ax) || (STM8AF62Ax) || (STM8AF626x)*/</span>
<a name="l02683"></a>02683 
<a name="l02684"></a>02684 <span class="preprocessor">#if defined(STM8S208) || defined(STM8S207) || defined (STM8S007) || defined(STM8S105) || \</span>
<a name="l02685"></a>02685 <span class="preprocessor">    defined(STM8S005) || defined (STM8AF52Ax) || defined (STM8AF62Ax) || defined (STM8AF626x)</span>
<a name="l02686"></a>02686 <span class="preprocessor"></span><span class="preprocessor"> #define TIM3 ((TIM3_TypeDef *) TIM3_BaseAddress)</span>
<a name="l02687"></a>02687 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* (STM8S208) ||(STM8S207)  || (STM8S105) || (STM8AF62Ax) || (STM8AF52Ax) || (STM8AF626x)*/</span>
<a name="l02688"></a>02688 
<a name="l02689"></a>02689 <span class="preprocessor">#if defined(STM8S208) ||defined(STM8S207) || defined (STM8S007) || defined(STM8S103) || \</span>
<a name="l02690"></a>02690 <span class="preprocessor">    defined(STM8S003) || defined(STM8S001) || defined(STM8S105) || defined(STM8S005) || defined (STM8AF52Ax) || \</span>
<a name="l02691"></a>02691 <span class="preprocessor">    defined (STM8AF62Ax) || defined (STM8AF626x)</span>
<a name="l02692"></a>02692 <span class="preprocessor"></span><span class="preprocessor"> #define TIM4 ((TIM4_TypeDef *) TIM4_BaseAddress)</span>
<a name="l02693"></a>02693 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* (STM8S208) ||(STM8S207)  || (STM8S103) || (STM8S001) || (STM8S105) || (STM8AF52Ax) || (STM8AF62Ax) || (STM8AF626x)*/</span>
<a name="l02694"></a>02694 
<a name="l02695"></a>02695 <span class="preprocessor">#if defined (STM8S903) || defined (STM8AF622x)</span>
<a name="l02696"></a>02696 <span class="preprocessor"></span><span class="preprocessor"> #define TIM5 ((TIM5_TypeDef *) TIM5_BaseAddress)</span>
<a name="l02697"></a>02697 <span class="preprocessor"></span><span class="preprocessor"> #define TIM6 ((TIM6_TypeDef *) TIM6_BaseAddress)</span>
<a name="l02698"></a>02698 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* (STM8S903) || (STM8AF622x) */</span> 
<a name="l02699"></a>02699 
<a name="l02700"></a><a class="code" href="stm8s_8h.html#a2bf9a8f7453a9b1992fd4dacad7e691e">02700</a> <span class="preprocessor">#define ITC ((ITC_TypeDef *) ITC_BaseAddress)</span>
<a name="l02701"></a>02701 <span class="preprocessor"></span>
<a name="l02702"></a><a class="code" href="stm8s_8h.html#ac78c5725422c0d27681a678fd24251c3">02702</a> <span class="preprocessor">#define CFG ((CFG_TypeDef *) CFG_BaseAddress)</span>
<a name="l02703"></a>02703 <span class="preprocessor"></span>
<a name="l02704"></a><a class="code" href="stm8s_8h.html#a9a9aac904e687286501946469e2903d6">02704</a> <span class="preprocessor">#define DM ((DM_TypeDef *) DM_BaseAddress)</span>
<a name="l02705"></a>02705 <span class="preprocessor"></span>
<a name="l02706"></a>02706 
<a name="l02707"></a>02707 <span class="preprocessor">#ifdef USE_STDPERIPH_DRIVER</span>
<a name="l02708"></a>02708 <span class="preprocessor"></span><span class="preprocessor"> #include &quot;stm8s_conf.h&quot;</span>
<a name="l02709"></a>02709 <span class="preprocessor">#endif</span>
<a name="l02710"></a>02710 <span class="preprocessor"></span>
<a name="l02711"></a>02711 <span class="comment">/* Exported macro --------------------------------------------------------------*/</span>
<a name="l02712"></a>02712 
<a name="l02713"></a>02713 <span class="comment">/*============================== Interrupts ====================================*/</span>
<a name="l02714"></a>02714 <span class="preprocessor">#ifdef _RAISONANCE_</span>
<a name="l02715"></a>02715 <span class="preprocessor"></span><span class="preprocessor"> #include &lt;intrins.h&gt;</span>
<a name="l02716"></a>02716 <span class="preprocessor"> #define enableInterrupts()    _rim_()  </span><span class="comment">/* enable interrupts */</span>
<a name="l02717"></a>02717 <span class="preprocessor"> #define disableInterrupts()   _sim_()  </span><span class="comment">/* disable interrupts */</span>
<a name="l02718"></a>02718 <span class="preprocessor"> #define rim()                 _rim_()  </span><span class="comment">/* enable interrupts */</span>
<a name="l02719"></a>02719 <span class="preprocessor"> #define sim()                 _sim_()  </span><span class="comment">/* disable interrupts */</span>
<a name="l02720"></a>02720 <span class="preprocessor"> #define nop()                 _nop_()  </span><span class="comment">/* No Operation */</span>
<a name="l02721"></a>02721 <span class="preprocessor"> #define trap()                _trap_() </span><span class="comment">/* Trap (soft IT) */</span>
<a name="l02722"></a>02722 <span class="preprocessor"> #define wfi()                 _wfi_()  </span><span class="comment">/* Wait For Interrupt */</span>
<a name="l02723"></a>02723 <span class="preprocessor"> #define halt()                _halt_() </span><span class="comment">/* Halt */</span>
<a name="l02724"></a>02724 <span class="preprocessor">#elif defined(_COSMIC_)</span>
<a name="l02725"></a>02725 <span class="preprocessor"></span><span class="preprocessor"> #define enableInterrupts()    {_asm(&quot;rim\n&quot;);}  </span><span class="comment">/* enable interrupts */</span>
<a name="l02726"></a>02726 <span class="preprocessor"> #define disableInterrupts()   {_asm(&quot;sim\n&quot;);}  </span><span class="comment">/* disable interrupts */</span>
<a name="l02727"></a>02727 <span class="preprocessor"> #define rim()                 {_asm(&quot;rim\n&quot;);}  </span><span class="comment">/* enable interrupts */</span>
<a name="l02728"></a>02728 <span class="preprocessor"> #define sim()                 {_asm(&quot;sim\n&quot;);}  </span><span class="comment">/* disable interrupts */</span>
<a name="l02729"></a>02729 <span class="preprocessor"> #define nop()                 {_asm(&quot;nop\n&quot;);}  </span><span class="comment">/* No Operation */</span>
<a name="l02730"></a>02730 <span class="preprocessor"> #define trap()                {_asm(&quot;trap\n&quot;);} </span><span class="comment">/* Trap (soft IT) */</span>
<a name="l02731"></a>02731 <span class="preprocessor"> #define wfi()                 {_asm(&quot;wfi\n&quot;);}  </span><span class="comment">/* Wait For Interrupt */</span>
<a name="l02732"></a>02732 <span class="preprocessor"> #define halt()                {_asm(&quot;halt\n&quot;);} </span><span class="comment">/* Halt */</span>
<a name="l02733"></a>02733 <span class="preprocessor">#else </span><span class="comment">/*_IAR_*/</span>
<a name="l02734"></a>02734 <span class="preprocessor"> #include &lt;intrinsics.h&gt;</span>
<a name="l02735"></a><a class="code" href="stm8s_8h.html#a4756427a0869e419d65d35e102edeb8c">02735</a> <span class="preprocessor"> #define enableInterrupts()    __enable_interrupt()   </span><span class="comment">/* enable interrupts */</span>
<a name="l02736"></a><a class="code" href="stm8s_8h.html#abe5ac1b21d5aebeabcc142941ba22cf8">02736</a> <span class="preprocessor"> #define disableInterrupts()   __disable_interrupt()  </span><span class="comment">/* disable interrupts */</span>
<a name="l02737"></a><a class="code" href="stm8s_8h.html#a35cfca82e3cd6197ff6bef87c9c29b01">02737</a> <span class="preprocessor"> #define rim()                 __enable_interrupt()   </span><span class="comment">/* enable interrupts */</span>
<a name="l02738"></a><a class="code" href="stm8s_8h.html#afd4e5f31a738933f552d80b3c4c737b4">02738</a> <span class="preprocessor"> #define sim()                 __disable_interrupt()  </span><span class="comment">/* disable interrupts */</span>
<a name="l02739"></a><a class="code" href="stm8s_8h.html#a6c92c29fa8e83ab85e05543010e10d7c">02739</a> <span class="preprocessor"> #define nop()                 __no_operation()       </span><span class="comment">/* No Operation */</span>
<a name="l02740"></a><a class="code" href="stm8s_8h.html#a48a8c198223f78119ca50dc8403ef1b6">02740</a> <span class="preprocessor"> #define trap()                __trap()               </span><span class="comment">/* Trap (soft IT) */</span>
<a name="l02741"></a><a class="code" href="stm8s_8h.html#a7a7ae42b8fd0fc5548e2bc49d20e14d3">02741</a> <span class="preprocessor"> #define wfi()                 __wait_for_interrupt() </span><span class="comment">/* Wait For Interrupt */</span>
<a name="l02742"></a><a class="code" href="stm8s_8h.html#ac145315f274c1023b248aae13021062e">02742</a> <span class="preprocessor"> #define halt()                __halt()               </span><span class="comment">/* Halt */</span>
<a name="l02743"></a>02743 <span class="preprocessor">#endif </span><span class="comment">/*_RAISONANCE_*/</span>
<a name="l02744"></a>02744 
<a name="l02745"></a>02745 <span class="comment">/*============================== Interrupt vector Handling ========================*/</span>
<a name="l02746"></a>02746 
<a name="l02747"></a>02747 <span class="preprocessor">#ifdef _COSMIC_</span>
<a name="l02748"></a>02748 <span class="preprocessor"></span><span class="preprocessor"> #define INTERRUPT_HANDLER(a,b) @far @interrupt void a(void)</span>
<a name="l02749"></a>02749 <span class="preprocessor"></span><span class="preprocessor"> #define INTERRUPT_HANDLER_TRAP(a) void @far @interrupt a(void)</span>
<a name="l02750"></a>02750 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* _COSMIC_ */</span>
<a name="l02751"></a>02751 
<a name="l02752"></a>02752 <span class="preprocessor">#ifdef _RAISONANCE_</span>
<a name="l02753"></a>02753 <span class="preprocessor"></span><span class="preprocessor"> #define INTERRUPT_HANDLER(a,b) void a(void) interrupt b</span>
<a name="l02754"></a>02754 <span class="preprocessor"></span><span class="preprocessor"> #define INTERRUPT_HANDLER_TRAP(a) void a(void) trap</span>
<a name="l02755"></a>02755 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* _RAISONANCE_ */</span>
<a name="l02756"></a>02756 
<a name="l02757"></a>02757 <span class="preprocessor">#ifdef _IAR_</span>
<a name="l02758"></a>02758 <span class="preprocessor"></span><span class="preprocessor"> #define STRINGVECTOR(x) #x</span>
<a name="l02759"></a>02759 <span class="preprocessor"></span><span class="preprocessor"> #define VECTOR_ID(x) STRINGVECTOR( vector = (x) )</span>
<a name="l02760"></a>02760 <span class="preprocessor"></span><span class="preprocessor"> #define INTERRUPT_HANDLER( a, b )  \</span>
<a name="l02761"></a>02761 <span class="preprocessor"> _Pragma( VECTOR_ID( (b)+2 ) )        \</span>
<a name="l02762"></a>02762 <span class="preprocessor"> __interrupt void (a)( void )</span>
<a name="l02763"></a>02763 <span class="preprocessor"></span><span class="preprocessor"> #define INTERRUPT_HANDLER_TRAP(a) \</span>
<a name="l02764"></a>02764 <span class="preprocessor"> _Pragma( VECTOR_ID( 1 ) ) \</span>
<a name="l02765"></a>02765 <span class="preprocessor"> __interrupt void (a) (void)  </span>
<a name="l02766"></a>02766 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* _IAR_ */</span>
<a name="l02767"></a>02767 
<a name="l02768"></a>02768 <span class="comment">/*============================== Interrupt Handler declaration ========================*/</span>
<a name="l02769"></a>02769 <span class="preprocessor">#ifdef _COSMIC_</span>
<a name="l02770"></a>02770 <span class="preprocessor"></span><span class="preprocessor"> #define INTERRUPT @far @interrupt</span>
<a name="l02771"></a>02771 <span class="preprocessor"></span><span class="preprocessor">#elif defined(_IAR_)</span>
<a name="l02772"></a>02772 <span class="preprocessor"></span><span class="preprocessor"> #define INTERRUPT __interrupt</span>
<a name="l02773"></a>02773 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* _COSMIC_ */</span>
<a name="l02774"></a>02774 
<a name="l02775"></a>02775 <span class="comment">/*============================== Handling bits ====================================*/</span>
<a name="l02776"></a>02776 <span class="comment">/*-----------------------------------------------------------------------------</span>
<a name="l02777"></a>02777 <span class="comment">Method : I</span>
<a name="l02778"></a>02778 <span class="comment">Description : Handle the bit from the character variables.</span>
<a name="l02779"></a>02779 <span class="comment">Comments :    The different parameters of commands are</span>
<a name="l02780"></a>02780 <span class="comment">              - VAR : Name of the character variable where the bit is located.</span>
<a name="l02781"></a>02781 <span class="comment">              - Place : Bit position in the variable (7 6 5 4 3 2 1 0)</span>
<a name="l02782"></a>02782 <span class="comment">              - Value : Can be 0 (reset bit) or not 0 (set bit)</span>
<a name="l02783"></a>02783 <span class="comment">              The &quot;MskBit&quot; command allows to select some bits in a source</span>
<a name="l02784"></a>02784 <span class="comment">              variables and copy it in a destination var (return the value).</span>
<a name="l02785"></a>02785 <span class="comment">              The &quot;ValBit&quot; command returns the value of a bit in a char</span>
<a name="l02786"></a>02786 <span class="comment">              variable: the bit is reset if it returns 0 else the bit is set.</span>
<a name="l02787"></a>02787 <span class="comment">              This method generates not an optimised code yet.</span>
<a name="l02788"></a>02788 <span class="comment">-----------------------------------------------------------------------------*/</span>
<a name="l02789"></a><a class="code" href="stm8s_8h.html#a37ad5a6d3aec305a1848dbd66d67f914">02789</a> <span class="preprocessor">#define SetBit(VAR,Place)         ( (VAR) |= (uint8_t)((uint8_t)1&lt;&lt;(uint8_t)(Place)) )</span>
<a name="l02790"></a><a class="code" href="stm8s_8h.html#a2d6c1954b1f0004346e3110f88fe6a81">02790</a> <span class="preprocessor"></span><span class="preprocessor">#define ClrBit(VAR,Place)         ( (VAR) &amp;= (uint8_t)((uint8_t)((uint8_t)1&lt;&lt;(uint8_t)(Place))^(uint8_t)255) )</span>
<a name="l02791"></a>02791 <span class="preprocessor"></span>
<a name="l02792"></a><a class="code" href="stm8s_8h.html#ae643ffcfa3a96b7cda8a445e745ed23e">02792</a> <span class="preprocessor">#define ChgBit(VAR,Place)         ( (VAR) ^= (uint8_t)((uint8_t)1&lt;&lt;(uint8_t)(Place)) )</span>
<a name="l02793"></a><a class="code" href="stm8s_8h.html#aa29d37aaf0535a195cd50b73991e5c73">02793</a> <span class="preprocessor"></span><span class="preprocessor">#define AffBit(VAR,Place,Value)   ((Value) ? \</span>
<a name="l02794"></a>02794 <span class="preprocessor">                                   ((VAR) |= ((uint8_t)1&lt;&lt;(Place))) : \</span>
<a name="l02795"></a>02795 <span class="preprocessor">                                   ((VAR) &amp;= (((uint8_t)1&lt;&lt;(Place))^(uint8_t)255)))</span>
<a name="l02796"></a><a class="code" href="stm8s_8h.html#a0c6197f043d0488fa8500169b99d1e95">02796</a> <span class="preprocessor"></span><span class="preprocessor">#define MskBit(Dest,Msk,Src)      ( (Dest) = ((Msk) &amp; (Src)) | ((~(Msk)) &amp; (Dest)) )</span>
<a name="l02797"></a>02797 <span class="preprocessor"></span>
<a name="l02798"></a><a class="code" href="stm8s_8h.html#a847607a65466b22eb01e6887507336af">02798</a> <span class="preprocessor">#define ValBit(VAR,Place)         ((uint8_t)(VAR) &amp; (uint8_t)((uint8_t)1&lt;&lt;(uint8_t)(Place)))</span>
<a name="l02799"></a>02799 <span class="preprocessor"></span>
<a name="l02800"></a><a class="code" href="stm8s_8h.html#aa5f884348afbd2bc7184efefeec6aae3">02800</a> <span class="preprocessor">#define BYTE_0(n)                 ((uint8_t)((n) &amp; (uint8_t)0xFF))        </span><span class="comment">/*!&lt; Returns the low byte of the 32-bit value */</span>
<a name="l02801"></a><a class="code" href="stm8s_8h.html#a488ffa16ddba15b23e5a40fb201754a8">02801</a> <span class="preprocessor">#define BYTE_1(n)                 ((uint8_t)(BYTE_0((n) &gt;&gt; (uint8_t)8)))  </span><span class="comment">/*!&lt; Returns the second byte of the 32-bit value */</span>
<a name="l02802"></a><a class="code" href="stm8s_8h.html#a00cb9a8f13e389d83e850771463d1069">02802</a> <span class="preprocessor">#define BYTE_2(n)                 ((uint8_t)(BYTE_0((n) &gt;&gt; (uint8_t)16))) </span><span class="comment">/*!&lt; Returns the third byte of the 32-bit value */</span>
<a name="l02803"></a><a class="code" href="stm8s_8h.html#ab7bd5e94af2e86f3e19fb7f208995e09">02803</a> <span class="preprocessor">#define BYTE_3(n)                 ((uint8_t)(BYTE_0((n) &gt;&gt; (uint8_t)24))) </span><span class="comment">/*!&lt; Returns the high byte of the 32-bit value */</span>
<a name="l02804"></a>02804 
<a name="l02805"></a><a class="code" href="stm8s_8h.html#a86d500a34c624c2cae56bc25a31b12f3">02805</a> <span class="preprocessor">#define UNUSED(x)                 ((void)(x))</span>
<a name="l02806"></a>02806 <span class="preprocessor"></span><span class="comment">/*============================== Assert Macros ====================================*/</span>
<a name="l02807"></a><a class="code" href="stm8s_8h.html#aaa914a4e9a1377cd1d524064272a4214">02807</a> <span class="preprocessor">#define IS_STATE_VALUE_OK(SensitivityValue) \</span>
<a name="l02808"></a>02808 <span class="preprocessor">  (((SensitivityValue) == ENABLE) || \</span>
<a name="l02809"></a>02809 <span class="preprocessor">   ((SensitivityValue) == DISABLE))</span>
<a name="l02810"></a>02810 <span class="preprocessor"></span>
<a name="l02811"></a>02811 <span class="comment">/*-----------------------------------------------------------------------------</span>
<a name="l02812"></a>02812 <span class="comment">Method : II</span>
<a name="l02813"></a>02813 <span class="comment">Description : Handle directly the bit.</span>
<a name="l02814"></a>02814 <span class="comment">Comments :    The idea is to handle directly with the bit name. For that, it is</span>
<a name="l02815"></a>02815 <span class="comment">              necessary to have RAM area descriptions (example: HW register...)</span>
<a name="l02816"></a>02816 <span class="comment">              and the following command line for each area.</span>
<a name="l02817"></a>02817 <span class="comment">              This method generates the most optimized code.</span>
<a name="l02818"></a>02818 <span class="comment">-----------------------------------------------------------------------------*/</span>
<a name="l02819"></a>02819 
<a name="l02820"></a><a class="code" href="stm8s_8h.html#a3e54e4b23953aa0d01f7117cb5515282">02820</a> <span class="preprocessor">#define AREA 0x00     </span><span class="comment">/* The area of bits begins at address 0x10. */</span>
<a name="l02821"></a>02821 
<a name="l02822"></a><a class="code" href="stm8s_8h.html#af94b9262790843582198f611182ea1fb">02822</a> <span class="preprocessor">#define BitClr(BIT)  ( *((unsigned char *) (AREA+(BIT)/8)) &amp;= (~(1&lt;&lt;(7-(BIT)%8))) )</span>
<a name="l02823"></a><a class="code" href="stm8s_8h.html#aa10328c0696ea639c393bcac0ddf61da">02823</a> <span class="preprocessor"></span><span class="preprocessor">#define BitSet(BIT)  ( *((unsigned char *) (AREA+(BIT)/8)) |= (1&lt;&lt;(7-(BIT)%8)) )</span>
<a name="l02824"></a><a class="code" href="stm8s_8h.html#aca65bf21d4daa73390b175a02748e8c8">02824</a> <span class="preprocessor"></span><span class="preprocessor">#define BitVal(BIT)  ( *((unsigned char *) (AREA+(BIT)/8)) &amp; (1&lt;&lt;(7-(BIT)%8)) )</span>
<a name="l02825"></a>02825 <span class="preprocessor"></span>
<a name="l02826"></a>02826 <span class="comment">/* Exported functions ------------------------------------------------------- */</span>
<a name="l02827"></a>02827 
<a name="l02828"></a>02828 <span class="preprocessor">#endif </span><span class="comment">/* __STM8S_H */</span>
<a name="l02829"></a>02829 <span class="comment"></span>
<a name="l02830"></a>02830 <span class="comment">/**</span>
<a name="l02831"></a>02831 <span class="comment">  * @}</span>
<a name="l02832"></a>02832 <span class="comment">  */</span>
<a name="l02833"></a>02833 <span class="comment"></span>
<a name="l02834"></a>02834 <span class="comment">/**</span>
<a name="l02835"></a>02835 <span class="comment">  * @}</span>
<a name="l02836"></a>02836 <span class="comment">  */</span>
<a name="l02837"></a>02837 
<a name="l02838"></a>02838 <span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span>
</pre></div></div>
</div>
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html xmlns:v="urn:schemas-microsoft-com:vml" xmlns:o="urn:schemas-microsoft-com:office:office" xmlns:w="urn:schemas-microsoft-com:office:word" xmlns="http://www.w3.org/TR/REC-html40"><head>

<meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1">
<link rel="File-List" href="footer_files/filelist.xml"><title>STM8 Standard Peripherals Library: Footer</title><!--[if gte mso 9]><xml>
 <o:DocumentProperties>
  <o:Author>STMicroelectronics</o:Author>
  <o:LastAuthor>STMicroelectronics</o:LastAuthor>
  <o:Revision>96</o:Revision>
  <o:TotalTime>61</o:TotalTime>
  <o:Created>2009-02-27T18:59:00Z</o:Created>
  <o:LastSaved>2009-03-01T17:58:00Z</o:LastSaved>
  <o:Pages>1</o:Pages>
  <o:Words>25</o:Words>
  <o:Characters>149</o:Characters>
  <o:Company>STMicroelectronics</o:Company>
  <o:Lines>1</o:Lines>
  <o:Paragraphs>1</o:Paragraphs>
  <o:CharactersWithSpaces>173</o:CharactersWithSpaces>
  <o:Version>11.6568</o:Version>
 </o:DocumentProperties>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <w:WordDocument>
  <w:Zoom>110</w:Zoom>
  <w:SpellingState>Clean</w:SpellingState>
  <w:GrammarState>Clean</w:GrammarState>
  <w:ValidateAgainstSchemas/>
  <w:SaveIfXMLInvalid>false</w:SaveIfXMLInvalid>
  <w:IgnoreMixedContent>false</w:IgnoreMixedContent>
  <w:AlwaysShowPlaceholderText>false</w:AlwaysShowPlaceholderText>
  <w:BrowserLevel>MicrosoftInternetExplorer4</w:BrowserLevel>
 </w:WordDocument>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <w:LatentStyles DefLockedState="false" LatentStyleCount="156">
 </w:LatentStyles>
</xml><![endif]-->


<style>
<!--
 /* Style Definitions */
 p.MsoNormal, li.MsoNormal, div.MsoNormal
	{mso-style-parent:"";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";}
h1
	{mso-margin-top-alt:auto;
	margin-right:0in;
	mso-margin-bottom-alt:auto;
	margin-left:0in;
	mso-pagination:widow-orphan;
	mso-outline-level:1;
	font-size:24.0pt;
	font-family:"Times New Roman";
	font-weight:bold;}
h2
	{mso-style-next:Normal;
	margin-top:12.0pt;
	margin-right:0in;
	margin-bottom:3.0pt;
	margin-left:0in;
	mso-pagination:widow-orphan;
	page-break-after:avoid;
	mso-outline-level:2;
	font-size:14.0pt;
	font-family:Arial;
	font-weight:bold;
	font-style:italic;}
p.MsoCaption, li.MsoCaption, div.MsoCaption
	{mso-style-noshow:yes;
	mso-style-next:Normal;
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:10.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";
	font-weight:bold;}
a:link, span.MsoHyperlink
	{color:blue;
	text-decoration:underline;
	text-underline:single;}
a:visited, span.MsoHyperlinkFollowed
	{color:#606420;
	text-decoration:underline;
	text-underline:single;}
p
	{mso-margin-top-alt:auto;
	margin-right:0in;
	mso-margin-bottom-alt:auto;
	margin-left:0in;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";}
p.StyleHeading1Arial135ptItalicBlack, li.StyleHeading1Arial135ptItalicBlack, div.StyleHeading1Arial135ptItalicBlack
	{mso-style-name:"Style Heading 1 + Arial 13\.5 pt Italic Black";
	mso-style-parent:"Heading 1";
	mso-margin-top-alt:auto;
	margin-right:0in;
	mso-margin-bottom-alt:auto;
	margin-left:0in;
	mso-pagination:widow-orphan;
	mso-outline-level:1;
	font-size:16.0pt;
	mso-bidi-font-size:24.0pt;
	font-family:Arial;
	mso-fareast-font-family:"Times New Roman";
	mso-bidi-font-family:"Times New Roman";
	color:black;
	mso-font-kerning:18.0pt;
	font-weight:bold;
	font-style:italic;}
@page Section1
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-paper-source:0;}
div.Section1
	{page:Section1;}
-->
</style><!--[if gte mso 10]>
<style>
 /* Style Definitions */
 table.MsoNormalTable
	{mso-style-name:"Table Normal";
	mso-tstyle-rowband-size:0;
	mso-tstyle-colband-size:0;
	mso-style-noshow:yes;
	mso-style-parent:"";
	mso-padding-alt:0in 5.4pt 0in 5.4pt;
	mso-para-margin:0in;
	mso-para-margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:10.0pt;
	font-family:"Times New Roman";
	mso-ansi-language:#0400;
	mso-fareast-language:#0400;
	mso-bidi-language:#0400;}
</style>
<![endif]--><!--[if gte mso 9]><xml>
 <o:shapedefaults v:ext="edit" spidmax="23554"/>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <o:shapelayout v:ext="edit">
  <o:idmap v:ext="edit" data="1"/>
 </o:shapelayout></xml><![endif]--></head>
<body style="" link="blue" vlink="#606420">

<div class="Section1">

<p style="margin-top: 13px; height: 7px;" class="MsoNormal"><o:p>&nbsp;</o:p></p>

<div align="center">

<table class="MsoNormalTable" style="width: 903px; height: 120px;" border="0" cellpadding="0" cellspacing="0">
 <tbody><tr style="">
  <td style="padding: 0in;" valign="top">
  <p style="height: 13px;" class="MsoNormal"><span style="display: none;"><o:p>&nbsp;</o:p></span></p>
  <table class="MsoNormalTable" style="width: 675pt;" border="0" cellpadding="0" width="900">
   <tbody><tr style="">
    <td style="padding: 0in;" valign="top">
    <table class="MsoNormalTable" style="width: 864px; height: 53px;" border="0" cellpadding="0" cellspacing="5">
     <tbody><tr style="">
      <td style="border-style: solid none none; border-color: windowtext -moz-use-text-color -moz-use-text-color; border-width: 1pt medium medium; padding: 0in; width: 98.86%; height: 61px;" width="98%">
      
      <p class="MsoNormal" style="text-align: center; height: 10px;" align="center"><span style="font-size: 10pt; font-family: Arial;"><o:p>&nbsp;</o:p></span></p>
<span style="font-size: 10pt; font-family: Arial;">&nbsp; &nbsp; &nbsp; For complete
documentation on STM8 8-bit Microcontrollers platform visit&nbsp;<span style="color: blue;"><a href="http://www.st.com/internet/mcu/family/141.jsp" target="_blank">www.st.com</a></span></span><p class="MsoNormal" style="text-align: center; margin-top: 0px; height: 5px;" align="center"></p>
      </td>
     </tr>
    </tbody></table>
    <p style="height: 12px;" class="MsoNormal"><span style="font-size: 10pt;"><o:p></o:p></span></p>
    </td>
   </tr>
  </tbody></table>
  <p class="MsoNormal"><span style="font-size: 10pt;"><o:p></o:p></span></p>
  </td>
 </tr>
</tbody></table>

</div>

<p class="MsoNormal"><o:p>&nbsp;</o:p></p>

</div>

</body></html>
