/* Generated by Yosys 0.15+50 (git sha1 6318db615, clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* use_dsp = "yes" *)
(* dynports =  1  *)
(* top =  1  *)
(* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:1.23-82.10" *)
module dim_mult(clk, rst_n, a_in, b_in, en, done, p_out);
  reg \$auto$verilog_backend.cc:2083:dump_module$4  = 0;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:48.4-77.9" *)
  reg [8:0] _00_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:48.4-77.9" *)
  reg [8:0] _01_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:48.4-77.9" *)
  reg _02_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:48.4-77.9" *)
  reg _03_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:48.4-77.9" *)
  reg _04_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:48.4-77.9" *)
  reg _05_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:48.4-77.9" *)
  reg _06_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:48.4-77.9" *)
  reg _07_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:48.4-77.9" *)
  reg _08_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:74.22-74.41" *)
  wire [8:0] _09_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:50.5-50.11" *)
  wire _10_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:28.31-28.35" *)
  input [8:0] a_in;
  wire [8:0] a_in;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:45.29-45.37" *)
  reg [8:0] a_in_reg;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:29.31-29.35" *)
  input [8:0] b_in;
  wire [8:0] b_in;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:46.29-46.37" *)
  reg [8:0] b_in_reg;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:22.15-22.18" *)
  input clk;
  wire clk;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:26.15-26.19" *)
  output done;
  wire done;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:25.15-25.17" *)
  input en;
  wire en;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:37.13-37.18" *)
  reg en_2r;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:38.13-38.18" *)
  reg en_3r;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:39.13-39.18" *)
  reg en_4r;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:36.13-36.17" *)
  reg en_r;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:42.13-42.27" *)
  reg mult_result_2r;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:43.13-43.27" *)
  reg mult_result_3r;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:41.13-41.26" *)
  reg mult_result_r;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:31.33-31.38" *)
  output [17:0] p_out;
  wire [17:0] p_out;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:23.15-23.20" *)
  input rst_n;
  wire rst_n;
  assign _09_ = a_in_reg * (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:74.22-74.41" *) b_in_reg;
  assign _10_ = ~ (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:50.5-50.11" *) rst_n;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    _05_ = en_r;
    _02_ = en_2r;
    _03_ = en_3r;
    _04_ = en_4r;
    _08_ = mult_result_r;
    _06_ = mult_result_2r;
    _07_ = mult_result_3r;
    _00_ = a_in_reg;
    _01_ = b_in_reg;
    (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:50.2-76.5" *)
    casez (_10_)
      /* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:50.5-50.11" */
      1'h1:
        begin
          _05_ = 1'h0;
          _02_ = 1'h0;
          _03_ = 1'h0;
          _04_ = 1'h0;
          _08_ = 1'h0;
          _06_ = 1'h0;
          _07_ = 1'h0;
          _00_ = 9'h000;
          _01_ = 9'h000;
        end
      /* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/dim_mult.v:62.2-62.6" */
      default:
        begin
          _00_ = a_in;
          _01_ = b_in;
          _05_ = en;
          _02_ = en_r;
          _03_ = en_2r;
          _04_ = en_3r;
          _07_ = mult_result_2r;
          _06_ = mult_result_r;
          _08_ = _09_[0];
        end
    endcase
  end
  always @(posedge clk) begin
      en_r <= _05_;
      en_2r <= _02_;
      en_3r <= _03_;
      en_4r <= _04_;
      mult_result_r <= _08_;
      mult_result_2r <= _06_;
      mult_result_3r <= _07_;
      a_in_reg <= _00_;
      b_in_reg <= _01_;
  end
  assign p_out = { 17'h00000, mult_result_3r };
  assign done = en_4r;
endmodule
