$date
	Thu Sep 29 14:51:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sync $end
$var wire 1 ! clk $end
$upscope $end
$scope module sync $end
$var reg 1 " n1 $end
$upscope $end
$scope module sync $end
$var wire 1 # d $end
$upscope $end
$scope module sync $end
$var reg 1 $ q $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
1#
1"
1!
$end
#5000000
0!
#10000000
1$
1!
#15000000
0#
0!
#20000000
0"
1!
#25000000
1#
0!
#30000000
0$
1"
1!
#35000000
0#
0!
#40000000
1$
0"
1!
#45000000
1#
0!
#50000000
0$
1"
1!
#55000000
0#
0!
#60000000
1$
0"
1!
#65000000
1#
0!
#70000000
0$
1"
1!
#75000000
0#
0!
#80000000
1$
0"
1!
#85000000
1#
0!
#90000000
0$
1"
1!
#95000000
0#
0!
#100000000
1$
0"
1!
#105000000
1#
0!
#110000000
0$
1"
1!
#115000000
0!
#115000001
