do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:41 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 20:35:41 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:41 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# ** Warning: ../vhdl/io_ctrl_rtl.vhd(108): (vcom-1272) Length of expected is 4; length of actual is 16.
# End time: 20:35:41 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:41 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 20:35:41 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:41 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 20:35:41 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:41 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 20:35:41 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:41 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 20:35:41 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 20:35:42 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do sim
# Cannot open macro file: sim
do sim.do
# End time: 20:36:14 on Nov 14,2017, Elapsed time: 0:00:32
# Errors: 1, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 20:36:14 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do sim.do
# End time: 20:36:27 on Nov 14,2017, Elapsed time: 0:00:13
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 20:36:27 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do sim.do
# End time: 20:40:20 on Nov 14,2017, Elapsed time: 0:03:53
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 20:40:20 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do sim.do
# End time: 20:41:01 on Nov 14,2017, Elapsed time: 0:00:41
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 20:41:01 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:13 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 20:42:13 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:13 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# ** Warning: ../vhdl/io_ctrl_rtl.vhd(108): (vcom-1272) Length of expected is 4; length of actual is 16.
# End time: 20:42:13 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:13 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 20:42:13 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:13 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 20:42:13 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:13 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 20:42:13 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:13 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 20:42:13 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
so sim.do
# ambiguous command name "so": socket source source_examine_popup source_highlight_errors
do sim.do
# End time: 20:42:18 on Nov 14,2017, Elapsed time: 0:01:17
# Errors: 1, Warnings: 3
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 20:42:18 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:46 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 20:43:46 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:46 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# ** Warning: ../vhdl/io_ctrl_rtl.vhd(108): (vcom-1272) Length of expected is 4; length of actual is 16.
# End time: 20:43:46 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:46 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 20:43:46 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:47 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 20:43:47 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:47 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 20:43:47 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:47 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 20:43:47 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 20:43:49 on Nov 14,2017, Elapsed time: 0:01:31
# Errors: 0, Warnings: 3
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 20:43:49 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:52 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 20:46:52 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:52 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# ** Warning: ../vhdl/io_ctrl_rtl.vhd(108): (vcom-1272) Length of expected is 4; length of actual is 16.
# End time: 20:46:52 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:53 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 20:46:53 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:53 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 20:46:53 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:53 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 20:46:53 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:53 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 20:46:53 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 20:46:54 on Nov 14,2017, Elapsed time: 0:03:05
# Errors: 0, Warnings: 3
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 20:46:54 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 4 (3 downto 0). Right is 16 (15 downto 0).
#    Time: 6000110 ns  Iteration: 1  Process: /tb_io_ctrl/i_io_ctrl/p_debounce File: ../vhdl/io_ctrl_rtl.vhd
# Fatal error in Process p_debounce at ../vhdl/io_ctrl_rtl.vhd line 108
# 
# HDL call sequence:
# Stopped at ../vhdl/io_ctrl_rtl.vhd 108 Process p_debounce
# 
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:15 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 20:49:15 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:15 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# ** Warning: ../vhdl/io_ctrl_rtl.vhd(104): (vcom-1272) Length of expected is 4; length of actual is 16.
# End time: 20:49:15 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:15 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 20:49:15 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:15 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 20:49:16 on Nov 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:16 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 20:49:16 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:16 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 20:49:16 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 20:49:18 on Nov 14,2017, Elapsed time: 0:02:24
# Errors: 2, Warnings: 3
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 20:49:18 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 4 (3 downto 0). Right is 16 (15 downto 0).
#    Time: 2000110 ns  Iteration: 1  Process: /tb_io_ctrl/i_io_ctrl/p_debounce File: ../vhdl/io_ctrl_rtl.vhd
# Fatal error in Process p_debounce at ../vhdl/io_ctrl_rtl.vhd line 104
# 
# HDL call sequence:
# Stopped at ../vhdl/io_ctrl_rtl.vhd 104 Process p_debounce
# 
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:00 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 20:52:00 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:00 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 20:52:00 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:00 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 20:52:00 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:00 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 20:52:00 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:00 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# ** Error (suppressible): ../tb/tb_io_ctrl_sim.vhd(119): (vcom-1272) Length of expected is 4; length of actual is 16.
# ** Error: ../tb/tb_io_ctrl_sim.vhd(135): VHDL Compiler exiting
# End time: 20:52:00 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 5
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_io_ctrl_sim.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:30 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 20:52:30 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:30 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 20:52:30 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:30 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 20:52:30 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:31 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 20:52:31 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:31 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 20:52:31 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:31 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 20:52:31 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 20:52:32 on Nov 14,2017, Elapsed time: 0:03:14
# Errors: 6, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 20:52:32 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
quit -sim
do compile.do
# End time: 20:53:51 on Nov 14,2017, Elapsed time: 0:01:19
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:51 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 20:53:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:51 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 20:53:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:51 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 20:53:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:51 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 20:53:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:51 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 20:53:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:51 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 20:53:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 20:53:51 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:58 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 20:53:58 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:58 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 20:53:58 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:58 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 20:53:58 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:58 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 20:53:58 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:58 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 20:53:58 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:58 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 20:53:58 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 20:54:00 on Nov 14,2017, Elapsed time: 0:00:09
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 20:54:00 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do sim.do
# End time: 20:54:19 on Nov 14,2017, Elapsed time: 0:00:19
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 20:54:19 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:51 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 20:58:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:51 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 20:58:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:51 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 20:58:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:51 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 20:58:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:51 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 20:58:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:51 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 20:58:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 20:58:53 on Nov 14,2017, Elapsed time: 0:04:34
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 20:58:53 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:58 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 21:10:58 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:58 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 21:10:58 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:58 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 21:10:58 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:58 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 21:10:58 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:58 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 21:10:58 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:58 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 21:10:58 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 21:11:00 on Nov 14,2017, Elapsed time: 0:12:07
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 21:11:00 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Fatal: (vsim-3421) Value 4 is out of range 0 to 3.
#    Time: 1000070 ns  Iteration: 1  Process: /tb_io_ctrl/i_io_ctrl/p_display_ctrl File: ../vhdl/io_ctrl_rtl.vhd
# Fatal error in Process p_display_ctrl at ../vhdl/io_ctrl_rtl.vhd line 137
# 
# HDL call sequence:
# Stopped at ../vhdl/io_ctrl_rtl.vhd 137 Process p_display_ctrl
# 
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:43 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 21:12:43 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:43 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 21:12:43 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:43 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 21:12:43 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:43 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 21:12:43 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:43 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 21:12:43 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:43 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 21:12:43 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 21:12:45 on Nov 14,2017, Elapsed time: 0:01:45
# Errors: 2, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 21:12:45 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:01 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 21:14:01 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:01 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 21:14:01 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:01 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 21:14:01 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:01 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 21:14:01 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:02 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 21:14:02 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:02 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 21:14:02 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 21:14:03 on Nov 14,2017, Elapsed time: 0:01:18
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 21:14:03 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do sim.do
# End time: 21:16:35 on Nov 14,2017, Elapsed time: 0:02:32
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 21:16:35 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:38 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 21:17:38 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:38 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 21:17:38 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:38 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 21:17:38 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:38 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 21:17:38 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:38 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 21:17:38 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:38 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 21:17:39 on Nov 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do sim.do
# End time: 21:17:40 on Nov 14,2017, Elapsed time: 0:01:05
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 21:17:40 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
co compile.do
# ambiguous command name "co": code column2tok compare compareOptionsRule compareSetDefaults compile concat config config_every_button config_image configbody configure connect_to_kernel console cont context contextOf continue contract controlbarValidateRunLengthFromInput convertVlogExtId count_image cov_opt_exclusive cover_save_create_ucdb coverage
co compile.do
# ambiguous command name "co": code column2tok compare compareOptionsRule compareSetDefaults compile concat config config_every_button config_image configbody configure connect_to_kernel console cont context contextOf continue contract controlbarValidateRunLengthFromInput convertVlogExtId count_image cov_opt_exclusive cover_save_create_ucdb coverage
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:15 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 21:19:15 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:15 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 21:19:15 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:15 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 21:19:15 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:15 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 21:19:15 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:15 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 21:19:15 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:15 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 21:19:15 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 21:19:17 on Nov 14,2017, Elapsed time: 0:01:37
# Errors: 2, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 21:19:17 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:58 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 21:21:58 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:58 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 21:21:58 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:58 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 21:21:58 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:58 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 21:21:58 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:58 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 21:21:58 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:58 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 21:21:58 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
so sim.do
# ambiguous command name "so": socket source source_examine_popup source_highlight_errors
do sim.do
# End time: 21:22:05 on Nov 14,2017, Elapsed time: 0:02:48
# Errors: 1, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 21:22:05 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do sim.do
# End time: 21:23:13 on Nov 14,2017, Elapsed time: 0:01:08
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 21:23:13 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:29 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 21:23:29 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:29 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 21:23:29 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:29 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 21:23:29 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:29 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 21:23:29 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:29 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 21:23:29 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:29 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 21:23:29 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:33 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 21:23:33 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:33 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 21:23:33 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:33 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 21:23:33 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:33 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 21:23:33 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:33 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 21:23:33 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:33 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 21:23:33 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 21:23:35 on Nov 14,2017, Elapsed time: 0:00:22
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 21:23:35 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do sim.do
# End time: 21:24:27 on Nov 14,2017, Elapsed time: 0:00:52
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 21:24:27 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:31 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 21:24:31 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:31 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 21:24:31 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:31 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 21:24:31 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:31 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 21:24:32 on Nov 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:32 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 21:24:32 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:32 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 21:24:32 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 21:24:34 on Nov 14,2017, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 21:24:34 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
make compile.do
# make: Für das Ziel „compile.do“ ist nichts zu tun.
# ERROR: ld.so: object '/home/helmutresch/intelFPGA/16.1/modelsim_ase/lib/libfreetype.so.6' from LD_PRELOAD cannot be preloaded (wrong ELF class: ELFCLASS32): ignored.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:28 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 21:28:28 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:28 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 21:28:29 on Nov 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:29 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 21:28:29 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:29 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 21:28:29 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:29 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 21:28:29 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:29 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 21:28:29 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 21:28:31 on Nov 14,2017, Elapsed time: 0:03:57
# Errors: 1, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 21:28:31 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
make compile.do
# make: Für das Ziel „compile.do“ ist nichts zu tun.
# ERROR: ld.so: object '/home/helmutresch/intelFPGA/16.1/modelsim_ase/lib/libfreetype.so.6' from LD_PRELOAD cannot be preloaded (wrong ELF class: ELFCLASS32): ignored.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:16 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 21:33:16 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:16 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 21:33:16 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:16 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 21:33:16 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:16 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 21:33:16 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:16 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 21:33:16 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:16 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 21:33:16 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 21:33:18 on Nov 14,2017, Elapsed time: 0:04:47
# Errors: 1, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 21:33:18 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:01 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 21:36:02 on Nov 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:02 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 21:36:02 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:02 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 21:36:02 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:02 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 21:36:02 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:02 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 21:36:02 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:02 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 21:36:02 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 21:36:04 on Nov 14,2017, Elapsed time: 0:02:46
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 21:36:04 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:40 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 21:43:40 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:40 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 21:43:40 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:40 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 21:43:40 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:41 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 21:43:41 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:41 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 21:43:41 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:41 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 21:43:41 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:13 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 21:44:13 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:13 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 21:44:13 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:13 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 21:44:13 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:13 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 21:44:13 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:13 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 21:44:13 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:13 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 21:44:13 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 21:44:15 on Nov 14,2017, Elapsed time: 0:08:11
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 21:44:15 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:31 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 21:48:32 on Nov 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:32 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 21:48:32 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:32 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 21:48:32 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:32 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 21:48:32 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:32 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 21:48:32 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:32 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 21:48:32 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 21:48:34 on Nov 14,2017, Elapsed time: 0:04:19
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 21:48:34 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:20 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 21:50:20 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:20 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 21:50:20 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:20 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 21:50:20 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:20 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 21:50:20 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:20 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 21:50:20 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:20 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 21:50:20 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 21:50:22 on Nov 14,2017, Elapsed time: 0:01:48
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 21:50:22 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:02 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 21:53:03 on Nov 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:03 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 21:53:03 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:03 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 21:53:03 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:03 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 21:53:03 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:03 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 21:53:03 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:03 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 21:53:03 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 21:53:05 on Nov 14,2017, Elapsed time: 0:02:43
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 21:53:05 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:30 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 21:53:30 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:30 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 21:53:30 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:30 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 21:53:30 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:30 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 21:53:30 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:30 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 21:53:30 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:30 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 21:53:30 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 21:53:32 on Nov 14,2017, Elapsed time: 0:00:27
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 21:53:32 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:34 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 21:54:34 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:34 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 21:54:34 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:34 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 21:54:34 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:34 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 21:54:34 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:34 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 21:54:34 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:34 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 21:54:34 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 21:54:36 on Nov 14,2017, Elapsed time: 0:01:04
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 21:54:36 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:36 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 21:56:36 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:36 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 21:56:36 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:36 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 21:56:36 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:36 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 21:56:36 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:36 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 21:56:36 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:36 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 21:56:36 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 21:56:38 on Nov 14,2017, Elapsed time: 0:02:02
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 21:56:38 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
make compile.do
# make: Für das Ziel „compile.do“ ist nichts zu tun.
# ERROR: ld.so: object '/home/helmutresch/intelFPGA/16.1/modelsim_ase/lib/libfreetype.so.6' from LD_PRELOAD cannot be preloaded (wrong ELF class: ELFCLASS32): ignored.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:04 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:01:04 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:04 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:01:04 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:04 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 22:01:04 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:04 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 22:01:04 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:04 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 22:01:04 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:04 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 22:01:04 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 22:01:07 on Nov 14,2017, Elapsed time: 0:04:29
# Errors: 1, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 22:01:07 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:32 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:02:32 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:32 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# ** Error: ../vhdl/io_ctrl_rtl.vhd(143): (vcom-1136) Unknown identifier "v_muxcnt".
# ** Error: ../vhdl/io_ctrl_rtl.vhd(143): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: ../vhdl/io_ctrl_rtl.vhd(143): (vcom-1136) Unknown identifier "v_muxcnt".
# ** Error: ../vhdl/io_ctrl_rtl.vhd(189): VHDL Compiler exiting
# End time: 22:02:32 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 2
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/io_ctrl_rtl.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:50 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:02:50 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:50 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# ** Error: ../vhdl/io_ctrl_rtl.vhd(143): Signal "s_muxcnt" cannot be target of variable assignment statement.
# ** Error: ../vhdl/io_ctrl_rtl.vhd(189): VHDL Compiler exiting
# End time: 22:02:50 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 2
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/io_ctrl_rtl.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:03 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:03:03 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:03 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:03:03 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:03 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 22:03:03 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:03 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 22:03:03 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:03 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 22:03:03 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:03 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 22:03:03 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 22:03:05 on Nov 14,2017, Elapsed time: 0:01:58
# Errors: 12, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 22:03:05 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:36 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:26:36 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:36 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# ** Error: ../vhdl/io_ctrl_rtl.vhd(134): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: ../vhdl/io_ctrl_rtl.vhd(134): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/io_ctrl_rtl.vhd(164): VHDL Compiler exiting
# End time: 22:26:36 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 2
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/io_ctrl_rtl.vhd"
co compile.do
# ambiguous command name "co": code column2tok compare compareOptionsRule compareSetDefaults compile concat config config_every_button config_image configbody configure connect_to_kernel console cont context contextOf continue contract controlbarValidateRunLengthFromInput convertVlogExtId count_image cov_opt_exclusive cover_save_create_ucdb coverage
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:55 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:29:55 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:55 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# ** Error: ../vhdl/io_ctrl_rtl.vhd(153): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/io_ctrl_rtl.vhd(157): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ../vhdl/io_ctrl_rtl.vhd(157): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/io_ctrl_rtl.vhd(174): VHDL Compiler exiting
# End time: 22:29:55 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 2
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/io_ctrl_rtl.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:15 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:30:15 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:15 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# ** Error: ../vhdl/io_ctrl_rtl.vhd(157): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ../vhdl/io_ctrl_rtl.vhd(157): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/io_ctrl_rtl.vhd(174): VHDL Compiler exiting
# End time: 22:30:15 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 2
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/io_ctrl_rtl.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:28 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:30:28 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:28 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# ** Error: ../vhdl/io_ctrl_rtl.vhd(157): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ../vhdl/io_ctrl_rtl.vhd(157): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/io_ctrl_rtl.vhd(174): VHDL Compiler exiting
# End time: 22:30:28 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 2
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/io_ctrl_rtl.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:37 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:31:37 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:37 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# ** Error: ../vhdl/io_ctrl_rtl.vhd(157): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ../vhdl/io_ctrl_rtl.vhd(157): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/io_ctrl_rtl.vhd(174): VHDL Compiler exiting
# End time: 22:31:37 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 2
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/io_ctrl_rtl.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:13 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:32:13 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:13 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:32:13 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:13 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 22:32:14 on Nov 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:14 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 22:32:14 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:14 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 22:32:14 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:14 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 22:32:14 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 22:32:17 on Nov 14,2017, Elapsed time: 0:29:12
# Errors: 32, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 22:32:17 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:22 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:34:22 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:23 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:34:23 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:23 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 22:34:23 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:23 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 22:34:23 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:23 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 22:34:23 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:23 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 22:34:23 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 22:34:25 on Nov 14,2017, Elapsed time: 0:02:08
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 22:34:25 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:14 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:36:14 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:14 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:36:14 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:14 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 22:36:14 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:14 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 22:36:14 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:14 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 22:36:14 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:14 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 22:36:14 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 22:36:16 on Nov 14,2017, Elapsed time: 0:01:51
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 22:36:16 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:46 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:38:46 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:46 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:38:46 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:46 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 22:38:46 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:46 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 22:38:46 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:46 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 22:38:46 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:46 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 22:38:46 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 22:38:48 on Nov 14,2017, Elapsed time: 0:02:32
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 22:38:48 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:50 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:41:50 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:50 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:41:50 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:50 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 22:41:50 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:50 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 22:41:51 on Nov 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:51 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 22:41:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:51 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 22:41:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 22:41:53 on Nov 14,2017, Elapsed time: 0:03:05
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 22:41:53 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:29 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:42:29 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:29 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:42:29 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:29 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 22:42:29 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:29 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 22:42:29 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:29 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 22:42:29 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:29 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 22:42:29 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 22:42:31 on Nov 14,2017, Elapsed time: 0:00:38
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 22:42:31 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:33 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:44:33 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:33 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:44:34 on Nov 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:34 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 22:44:34 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:34 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 22:44:34 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:34 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 22:44:34 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:34 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 22:44:34 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 22:44:36 on Nov 14,2017, Elapsed time: 0:02:05
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 22:44:36 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:34 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:46:34 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:34 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:46:34 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:34 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 22:46:34 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:34 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 22:46:34 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:35 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 22:46:35 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:35 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 22:46:35 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 22:46:37 on Nov 14,2017, Elapsed time: 0:02:01
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 22:46:37 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:54 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:47:54 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:54 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:47:54 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:54 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 22:47:54 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:54 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 22:47:54 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:54 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 22:47:54 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:54 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 22:47:54 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 22:47:56 on Nov 14,2017, Elapsed time: 0:01:19
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 22:47:56 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:22 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:50:22 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:22 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:50:23 on Nov 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:23 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 22:50:23 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:23 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 22:50:23 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:23 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 22:50:23 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:23 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 22:50:23 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 22:50:24 on Nov 14,2017, Elapsed time: 0:02:28
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 22:50:24 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:35 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:52:35 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:35 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:52:35 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:35 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 22:52:35 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:35 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 22:52:35 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:35 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 22:52:35 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:35 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 22:52:35 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 22:52:37 on Nov 14,2017, Elapsed time: 0:02:13
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 22:52:37 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:41 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:55:41 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:41 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:55:41 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:41 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 22:55:42 on Nov 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:42 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 22:55:42 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:42 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 22:55:42 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:42 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 22:55:42 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:43 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:55:43 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:43 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:55:43 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:43 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 22:55:43 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:43 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 22:55:43 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:43 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 22:55:43 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:43 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 22:55:43 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 22:55:45 on Nov 14,2017, Elapsed time: 0:03:08
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 22:55:45 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:15 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:58:15 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:15 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:58:15 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:15 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 22:58:15 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:15 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 22:58:15 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:15 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 22:58:15 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:15 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 22:58:15 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 22:58:17 on Nov 14,2017, Elapsed time: 0:02:32
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 22:58:17 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:08 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:59:08 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:08 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:59:08 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:08 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 22:59:08 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:08 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 22:59:08 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:08 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 22:59:08 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:08 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 22:59:08 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 22:59:10 on Nov 14,2017, Elapsed time: 0:00:53
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 22:59:10 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:51 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 22:59:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:51 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 22:59:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:51 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 22:59:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:51 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 22:59:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:51 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 22:59:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:51 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 22:59:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 22:59:53 on Nov 14,2017, Elapsed time: 0:00:43
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 22:59:53 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:31 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:02:31 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:31 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:02:31 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:31 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:02:31 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:31 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:02:31 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:31 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:02:31 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:31 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:02:31 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:02:33 on Nov 14,2017, Elapsed time: 0:02:40
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:02:33 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:35 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:06:35 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:35 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:06:35 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:35 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:06:35 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:35 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:06:35 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:36 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:06:36 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:36 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:06:36 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:06:38 on Nov 14,2017, Elapsed time: 0:04:05
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:06:38 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:13 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:10:13 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:13 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:10:13 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:13 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:10:13 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:13 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:10:13 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:13 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:10:13 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:13 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:10:13 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:10:15 on Nov 14,2017, Elapsed time: 0:03:37
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:10:15 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3000010 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3000010 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5000030 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5000030 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7000050 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 7000050 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9000070 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9000070 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11000090 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 11000090 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13000110 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13000110 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:38 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:10:38 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:38 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:10:38 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:38 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:10:38 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:38 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:10:38 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:38 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:10:38 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:38 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:10:38 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:10:40 on Nov 14,2017, Elapsed time: 0:00:25
# Errors: 0, Warnings: 14
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:10:40 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:05 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:12:05 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:05 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:12:06 on Nov 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:06 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:12:06 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:06 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:12:06 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:06 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:12:06 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:06 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:12:06 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:12:08 on Nov 14,2017, Elapsed time: 0:01:28
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:12:08 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:02 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:18:02 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:02 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# ** Error: ../vhdl/io_ctrl_rtl.vhd(87): near "process": (vcom-1576) expecting IF.
# ** Error: ../vhdl/io_ctrl_rtl.vhd(92): Illegal sequential statement.
# ** Error: ../vhdl/io_ctrl_rtl.vhd(179): near "rtl": (vcom-1576) expecting PROCESS.
# End time: 23:18:02 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 2
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/io_ctrl_rtl.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:16 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:18:16 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:16 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:18:16 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:16 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:18:16 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:16 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:18:16 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:16 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:18:16 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:16 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:18:16 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:18:18 on Nov 14,2017, Elapsed time: 0:06:10
# Errors: 6, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:18:18 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do sim.do
# End time: 23:18:45 on Nov 14,2017, Elapsed time: 0:00:27
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:18:45 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:50 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:18:50 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:50 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:18:50 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:50 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:18:50 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:50 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:18:51 on Nov 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:51 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:18:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:51 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:18:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:18:53 on Nov 14,2017, Elapsed time: 0:00:08
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:18:53 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:00 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:21:00 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:00 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:21:00 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:01 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:21:01 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:01 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:21:01 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:01 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:21:01 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:01 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:21:01 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:21:03 on Nov 14,2017, Elapsed time: 0:02:10
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:21:03 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:36 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:29:36 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:36 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:29:36 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:36 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:29:36 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:36 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:29:36 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:36 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:29:36 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:36 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:29:36 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:29:38 on Nov 14,2017, Elapsed time: 0:08:35
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:29:38 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5000030 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5000030 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9000070 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9000070 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13000110 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13000110 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 17000150 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 17000150 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:14 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:31:14 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:14 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:31:14 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:14 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:31:14 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:14 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:31:14 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:14 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:31:14 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:14 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:31:14 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:31:16 on Nov 14,2017, Elapsed time: 0:01:38
# Errors: 0, Warnings: 10
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:31:16 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9000070 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9000070 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13000110 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13000110 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 17000150 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 17000150 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:51 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:32:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:51 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:32:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:51 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:32:51 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:52 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:32:52 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:52 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:32:52 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:52 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:32:52 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:32:54 on Nov 14,2017, Elapsed time: 0:01:38
# Errors: 0, Warnings: 8
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:32:54 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9000070 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 9000070 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13000110 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 13000110 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 17000150 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 17000150 ns  Iteration: 1  Instance: /tb_io_ctrl/i_io_ctrl
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:36 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:33:36 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:36 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:33:36 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:36 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:33:36 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:36 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:33:36 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:36 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:33:36 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:36 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:33:36 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:33:38 on Nov 14,2017, Elapsed time: 0:00:44
# Errors: 0, Warnings: 8
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:33:38 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:34 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:34:34 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:34 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:34:34 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:34 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:34:34 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:34 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:34:34 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:34 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:34:34 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:34 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:34:34 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:34:36 on Nov 14,2017, Elapsed time: 0:00:58
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:34:36 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:09 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:35:09 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:09 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:35:09 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:09 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:35:09 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:09 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:35:09 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:09 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:35:09 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:09 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:35:09 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:35:11 on Nov 14,2017, Elapsed time: 0:00:35
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:35:11 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:03 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:47:03 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:03 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# ** Error: ../vhdl/io_ctrl_rtl.vhd(165): near "process": (vcom-1576) expecting IF.
# ** Error: ../vhdl/io_ctrl_rtl.vhd(171): near "rtl": (vcom-1576) expecting PROCESS.
# End time: 23:47:03 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 2
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/io_ctrl_rtl.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:24 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:47:24 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:24 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:47:24 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:24 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:47:24 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:24 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:47:24 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:24 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:47:25 on Nov 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:25 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:47:25 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:47:26 on Nov 14,2017, Elapsed time: 0:12:15
# Errors: 5, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:47:26 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:42 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:48:42 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:42 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:48:42 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:42 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:48:42 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:42 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:48:42 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:42 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:48:42 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:42 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:48:42 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:48:44 on Nov 14,2017, Elapsed time: 0:01:18
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:48:44 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:19 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:51:20 on Nov 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:20 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:51:20 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:20 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:51:20 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:20 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:51:20 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:20 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:51:20 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:20 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:51:20 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:51:22 on Nov 14,2017, Elapsed time: 0:02:38
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:51:22 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:54 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:52:54 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:54 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:52:54 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:55 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:52:55 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:55 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:52:55 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:55 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:52:55 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:55 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:52:55 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:52:56 on Nov 14,2017, Elapsed time: 0:01:34
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:52:56 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:52 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:53:52 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:52 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:53:52 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:52 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:53:52 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:52 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:53:53 on Nov 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:53 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:53:53 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:53 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:53:53 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:53:54 on Nov 14,2017, Elapsed time: 0:00:58
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:53:54 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:53 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:54:53 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:53 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:54:53 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:53 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:54:53 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:53 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:54:53 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:53 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:54:53 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:53 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:54:53 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:54:55 on Nov 14,2017, Elapsed time: 0:01:01
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:54:55 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:30 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:55:30 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:30 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:55:30 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:30 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:55:30 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:30 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:55:30 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:30 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:55:30 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:30 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:55:30 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:55:31 on Nov 14,2017, Elapsed time: 0:00:36
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:55:31 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:01 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:56:01 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:01 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:56:01 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:01 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:56:01 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:01 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:56:01 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:01 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:56:01 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:01 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:56:01 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:56:03 on Nov 14,2017, Elapsed time: 0:00:32
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:56:03 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:44 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:56:44 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:44 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:56:44 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:44 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:56:44 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:44 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:56:44 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:44 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:56:44 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:44 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:56:44 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:56:46 on Nov 14,2017, Elapsed time: 0:00:43
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:56:46 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:19 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:57:19 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:19 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:57:19 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:19 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:57:19 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:19 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:57:19 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:19 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:57:19 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:19 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:57:19 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:57:21 on Nov 14,2017, Elapsed time: 0:00:35
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:57:21 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:29 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:59:29 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:29 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:59:29 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:29 on Nov 14,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:59:29 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:29 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:59:29 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:29 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:59:29 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:29 on Nov 14,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:59:29 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:59:31 on Nov 14,2017, Elapsed time: 0:02:10
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:59:31 on Nov 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do sim.do
# End time: 00:00:04 on Nov 15,2017, Elapsed time: 0:00:33
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 00:00:04 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:10 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 00:00:10 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:10 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 00:00:10 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:10 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 00:00:10 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:10 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 00:00:10 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:10 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 00:00:10 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:10 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 00:00:11 on Nov 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do sim.do
# End time: 00:00:12 on Nov 15,2017, Elapsed time: 0:00:08
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 00:00:12 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:55 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 00:00:55 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:55 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 00:00:55 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:55 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 00:00:55 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:55 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 00:00:55 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:55 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 00:00:55 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:56 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 00:00:56 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 00:00:57 on Nov 15,2017, Elapsed time: 0:00:45
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 00:00:57 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:01:44 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 00:01:44 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:01:44 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 00:01:44 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:01:44 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 00:01:44 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:01:44 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 00:01:44 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:01:44 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 00:01:44 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:01:44 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 00:01:44 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 00:01:46 on Nov 15,2017, Elapsed time: 0:00:49
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 00:01:46 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:46 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 00:03:46 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:46 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 00:03:46 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:46 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 00:03:46 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:46 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 00:03:46 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:46 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 00:03:46 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:46 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 00:03:46 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 00:03:48 on Nov 15,2017, Elapsed time: 0:02:02
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 00:03:48 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:38 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 00:09:38 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:38 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 00:09:38 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:38 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 00:09:38 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:38 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 00:09:38 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:38 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 00:09:38 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:38 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 00:09:38 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 00:09:41 on Nov 15,2017, Elapsed time: 0:05:53
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 00:09:41 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:06 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 00:10:06 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:06 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 00:10:07 on Nov 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:07 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 00:10:07 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:07 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 00:10:07 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:07 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 00:10:07 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:07 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 00:10:07 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 00:10:08 on Nov 15,2017, Elapsed time: 0:00:27
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 00:10:08 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:50 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 00:11:50 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:50 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 00:11:50 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:50 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 00:11:50 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:50 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 00:11:51 on Nov 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:51 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 00:11:51 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:51 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 00:11:51 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 00:11:52 on Nov 15,2017, Elapsed time: 0:01:44
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 00:11:52 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:15 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 00:13:15 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:15 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 00:13:15 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:15 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 00:13:15 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:15 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 00:13:15 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:15 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 00:13:15 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:15 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 00:13:15 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 00:13:17 on Nov 15,2017, Elapsed time: 0:01:25
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 00:13:17 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:56 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 00:17:56 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:56 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 00:17:56 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:56 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 00:17:56 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:56 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 00:17:56 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:56 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 00:17:56 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:56 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 00:17:56 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 00:17:58 on Nov 15,2017, Elapsed time: 0:04:41
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 00:17:58 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:54 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 00:20:54 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:54 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 00:20:54 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:54 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 00:20:54 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:54 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 00:20:54 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:54 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 00:20:54 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:54 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 00:20:54 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 00:20:56 on Nov 15,2017, Elapsed time: 0:02:58
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 00:20:56 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:12 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 00:24:13 on Nov 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:13 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 00:24:13 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:13 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 00:24:13 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:13 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 00:24:13 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:13 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 00:24:13 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:13 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 00:24:13 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 00:24:15 on Nov 15,2017, Elapsed time: 0:03:19
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 00:24:15 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:52 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 00:31:52 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:52 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 00:31:53 on Nov 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:53 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 00:31:53 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:53 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 00:31:53 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:53 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 00:31:53 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:53 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 00:31:53 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 00:31:54 on Nov 15,2017, Elapsed time: 0:07:39
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 00:31:54 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
force -freeze sim:/tb_io_ctrl/sw_i 1000000000000000 0
run
run
run
run -continue
run
run
run
run -all
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/tb_io_ctrl/sw_i 0000000000000001 0
run
run
run
force -freeze sim:/tb_io_ctrl/sw_i 0000000000000000 0
run
run
run
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:10 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 00:36:10 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:11 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 00:36:11 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:11 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 00:36:11 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:11 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 00:36:11 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:11 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 00:36:11 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:11 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 00:36:11 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:18 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 00:36:18 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:18 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 00:36:18 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:18 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 00:36:18 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:18 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 00:36:18 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:18 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 00:36:18 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:18 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 00:36:18 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 00:36:23 on Nov 15,2017, Elapsed time: 0:04:29
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 00:36:23 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:58 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 00:37:58 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:58 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 00:37:58 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:58 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 00:37:58 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:58 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 00:37:58 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:58 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 00:37:58 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:58 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 00:37:58 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 00:38:00 on Nov 15,2017, Elapsed time: 0:01:37
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 00:38:00 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:03 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 00:42:03 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:03 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 00:42:03 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:03 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 00:42:03 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:03 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 00:42:03 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:03 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 00:42:03 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:03 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 00:42:03 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 00:42:05 on Nov 15,2017, Elapsed time: 0:04:05
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 00:42:05 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:54 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 00:42:54 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:54 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 00:42:54 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:54 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 00:42:54 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:54 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 00:42:54 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:54 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 00:42:54 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:54 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 00:42:54 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 00:42:56 on Nov 15,2017, Elapsed time: 0:00:51
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 00:42:56 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
quit
# End time: 00:51:56 on Nov 15,2017, Elapsed time: 0:09:00
# Errors: 0, Warnings: 2
