;redcode
;assert 1
	SPL 0, #9
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @121, 106
	MOV -1, <-20
	JMN @-62, #200
	JMN @-62, #200
	DJN -1, @420
	SUB @100, 0
	SUB @127, 106
	SUB @121, 106
	SUB @127, 106
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	DJN -6, <-220
	ADD 210, 30
	SUB -207, <-120
	SUB @121, 103
	SUB @121, 106
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	ADD @181, 3
	SLT 721, -0
	SLT 721, -0
	SLT 721, -0
	SUB @121, 103
	JMP 2, #342
	SUB -11, <11
	SPL 84, <0
	SLT 0, 90
	SUB @121, 103
	SUB 0, -20
	JMZ @-292, 33
	SUB 0, -20
	JMZ @-292, 33
	SUB #690, 1
	SPL 0, #9
	SUB #690, 1
	ADD -292, 33
	CMP @121, 103
	SPL 0, #9
	SPL 0, #9
	CMP -207, <-120
	CMP -207, <-120
	SLT 721, -0
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @121, 106
	MOV -1, <-20
