\doxysection{Référence de la structure VREFBUF\+\_\+\+Type\+Def}
\hypertarget{struct_v_r_e_f_b_u_f___type_def}{}\label{struct_v_r_e_f_b_u_f___type_def}\index{VREFBUF\_TypeDef@{VREFBUF\_TypeDef}}


VREFBUF.  




{\ttfamily \#include $<$stm32g431xx.\+h$>$}

\doxysubsubsection*{Champs de données}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}}
\end{DoxyCompactItemize}


\doxysubsection{Description détaillée}
VREFBUF. 

\doxysubsection{Documentation des champs}
\Hypertarget{struct_v_r_e_f_b_u_f___type_def_a5e1322e27c40bf91d172f9673f205c97}\index{VREFBUF\_TypeDef@{VREFBUF\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!VREFBUF\_TypeDef@{VREFBUF\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \label{struct_v_r_e_f_b_u_f___type_def_a5e1322e27c40bf91d172f9673f205c97} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCR}

VREFBUF calibration and control register, Address offset\+: 0x04 \Hypertarget{struct_v_r_e_f_b_u_f___type_def_a876dd0a8546697065f406b7543e27af2}\index{VREFBUF\_TypeDef@{VREFBUF\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!VREFBUF\_TypeDef@{VREFBUF\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \label{struct_v_r_e_f_b_u_f___type_def_a876dd0a8546697065f406b7543e27af2} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSR}

VREFBUF control and status register, Address offset\+: 0x00 

La documentation de cette structure a été générée à partir du fichier suivant \+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32g431xx_8h}{stm32g431xx.\+h}}\end{DoxyCompactItemize}
