-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity simd_array_simd_array_Pipeline_VITIS_LOOP_95_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln95 : IN STD_LOGIC_VECTOR (61 downto 0);
    V2_31_067_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_31_067_out_ap_vld : OUT STD_LOGIC;
    V2_30_066_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_30_066_out_ap_vld : OUT STD_LOGIC;
    V2_29_065_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_29_065_out_ap_vld : OUT STD_LOGIC;
    V2_28_064_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_28_064_out_ap_vld : OUT STD_LOGIC;
    V2_27_063_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_27_063_out_ap_vld : OUT STD_LOGIC;
    V2_26_062_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_26_062_out_ap_vld : OUT STD_LOGIC;
    V2_25_061_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_25_061_out_ap_vld : OUT STD_LOGIC;
    V2_24_060_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_24_060_out_ap_vld : OUT STD_LOGIC;
    V2_23_059_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_23_059_out_ap_vld : OUT STD_LOGIC;
    V2_22_058_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_22_058_out_ap_vld : OUT STD_LOGIC;
    V2_21_057_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_21_057_out_ap_vld : OUT STD_LOGIC;
    V2_20_056_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_20_056_out_ap_vld : OUT STD_LOGIC;
    V2_19_055_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_19_055_out_ap_vld : OUT STD_LOGIC;
    V2_18_054_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_18_054_out_ap_vld : OUT STD_LOGIC;
    V2_17_053_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_17_053_out_ap_vld : OUT STD_LOGIC;
    V2_16_052_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_16_052_out_ap_vld : OUT STD_LOGIC;
    V2_15_051_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_15_051_out_ap_vld : OUT STD_LOGIC;
    V2_14_050_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_14_050_out_ap_vld : OUT STD_LOGIC;
    V2_13_049_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_13_049_out_ap_vld : OUT STD_LOGIC;
    V2_12_048_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_12_048_out_ap_vld : OUT STD_LOGIC;
    V2_11_047_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_11_047_out_ap_vld : OUT STD_LOGIC;
    V2_10_046_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_10_046_out_ap_vld : OUT STD_LOGIC;
    V2_9_045_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_9_045_out_ap_vld : OUT STD_LOGIC;
    V2_8_044_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_8_044_out_ap_vld : OUT STD_LOGIC;
    V2_7_043_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_7_043_out_ap_vld : OUT STD_LOGIC;
    V2_6_042_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_6_042_out_ap_vld : OUT STD_LOGIC;
    V2_5_041_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_5_041_out_ap_vld : OUT STD_LOGIC;
    V2_4_040_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_4_040_out_ap_vld : OUT STD_LOGIC;
    V2_3_039_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_3_039_out_ap_vld : OUT STD_LOGIC;
    V2_2_038_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_2_038_out_ap_vld : OUT STD_LOGIC;
    V2_1_037_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_1_037_out_ap_vld : OUT STD_LOGIC;
    V2_0_036_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    V2_0_036_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of simd_array_simd_array_Pipeline_VITIS_LOOP_95_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln95_fu_557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem1_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln96_fu_569_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln96_reg_1077 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_fu_172 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln95_fu_563_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal V2_1_fu_176 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_33_fu_578_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_1_fu_180 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_2_fu_184 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_3_fu_188 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_4_fu_192 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_5_fu_196 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_6_fu_200 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_7_fu_204 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_8_fu_208 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_9_fu_212 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_10_fu_216 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_11_fu_220 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_12_fu_224 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_13_fu_228 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_14_fu_232 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_15_fu_236 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_16_fu_240 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_17_fu_244 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_18_fu_248 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_19_fu_252 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_20_fu_256 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_21_fu_260 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_22_fu_264 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_23_fu_268 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_24_fu_272 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_25_fu_276 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_26_fu_280 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_27_fu_284 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_28_fu_288 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_29_fu_292 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_30_fu_296 : STD_LOGIC_VECTOR (31 downto 0);
    signal V2_1_31_fu_300 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component simd_array_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component simd_array_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    i_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln95_fu_557_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_172 <= add_ln95_fu_563_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_172 <= ap_const_lv6_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_A))) then
                V2_1_10_fu_216 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_B))) then
                V2_1_11_fu_220 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_C))) then
                V2_1_12_fu_224 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_D))) then
                V2_1_13_fu_228 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_E))) then
                V2_1_14_fu_232 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_F))) then
                V2_1_15_fu_236 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_10))) then
                V2_1_16_fu_240 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_11))) then
                V2_1_17_fu_244 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_12))) then
                V2_1_18_fu_248 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_13))) then
                V2_1_19_fu_252 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_1))) then
                V2_1_1_fu_180 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_14))) then
                V2_1_20_fu_256 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_15))) then
                V2_1_21_fu_260 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_16))) then
                V2_1_22_fu_264 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_17))) then
                V2_1_23_fu_268 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_18))) then
                V2_1_24_fu_272 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_19))) then
                V2_1_25_fu_276 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_1A))) then
                V2_1_26_fu_280 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_1B))) then
                V2_1_27_fu_284 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_1C))) then
                V2_1_28_fu_288 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_1D))) then
                V2_1_29_fu_292 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_2))) then
                V2_1_2_fu_184 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_1E))) then
                V2_1_30_fu_296 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_1F))) then
                V2_1_31_fu_300 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_3))) then
                V2_1_3_fu_188 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_4))) then
                V2_1_4_fu_192 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_5))) then
                V2_1_5_fu_196 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_6))) then
                V2_1_6_fu_200 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_7))) then
                V2_1_7_fu_204 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_8))) then
                V2_1_8_fu_208 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_9))) then
                V2_1_9_fu_212 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln96_reg_1077 = ap_const_lv5_0))) then
                V2_1_fu_176 <= V2_1_33_fu_578_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln95_fu_557_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln96_reg_1077 <= trunc_ln96_fu_569_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    V2_0_036_out <= V2_1_fu_176;

    V2_0_036_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_0_036_out_ap_vld <= ap_const_logic_1;
        else 
            V2_0_036_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_10_046_out <= V2_1_10_fu_216;

    V2_10_046_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_10_046_out_ap_vld <= ap_const_logic_1;
        else 
            V2_10_046_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_11_047_out <= V2_1_11_fu_220;

    V2_11_047_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_11_047_out_ap_vld <= ap_const_logic_1;
        else 
            V2_11_047_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_12_048_out <= V2_1_12_fu_224;

    V2_12_048_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_12_048_out_ap_vld <= ap_const_logic_1;
        else 
            V2_12_048_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_13_049_out <= V2_1_13_fu_228;

    V2_13_049_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_13_049_out_ap_vld <= ap_const_logic_1;
        else 
            V2_13_049_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_14_050_out <= V2_1_14_fu_232;

    V2_14_050_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_14_050_out_ap_vld <= ap_const_logic_1;
        else 
            V2_14_050_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_15_051_out <= V2_1_15_fu_236;

    V2_15_051_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_15_051_out_ap_vld <= ap_const_logic_1;
        else 
            V2_15_051_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_16_052_out <= V2_1_16_fu_240;

    V2_16_052_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_16_052_out_ap_vld <= ap_const_logic_1;
        else 
            V2_16_052_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_17_053_out <= V2_1_17_fu_244;

    V2_17_053_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_17_053_out_ap_vld <= ap_const_logic_1;
        else 
            V2_17_053_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_18_054_out <= V2_1_18_fu_248;

    V2_18_054_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_18_054_out_ap_vld <= ap_const_logic_1;
        else 
            V2_18_054_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_19_055_out <= V2_1_19_fu_252;

    V2_19_055_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_19_055_out_ap_vld <= ap_const_logic_1;
        else 
            V2_19_055_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_1_037_out <= V2_1_1_fu_180;

    V2_1_037_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_1_037_out_ap_vld <= ap_const_logic_1;
        else 
            V2_1_037_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_1_33_fu_578_p1 <= m_axi_gmem1_RDATA;
    V2_20_056_out <= V2_1_20_fu_256;

    V2_20_056_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_20_056_out_ap_vld <= ap_const_logic_1;
        else 
            V2_20_056_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_21_057_out <= V2_1_21_fu_260;

    V2_21_057_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_21_057_out_ap_vld <= ap_const_logic_1;
        else 
            V2_21_057_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_22_058_out <= V2_1_22_fu_264;

    V2_22_058_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_22_058_out_ap_vld <= ap_const_logic_1;
        else 
            V2_22_058_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_23_059_out <= V2_1_23_fu_268;

    V2_23_059_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_23_059_out_ap_vld <= ap_const_logic_1;
        else 
            V2_23_059_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_24_060_out <= V2_1_24_fu_272;

    V2_24_060_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_24_060_out_ap_vld <= ap_const_logic_1;
        else 
            V2_24_060_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_25_061_out <= V2_1_25_fu_276;

    V2_25_061_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_25_061_out_ap_vld <= ap_const_logic_1;
        else 
            V2_25_061_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_26_062_out <= V2_1_26_fu_280;

    V2_26_062_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_26_062_out_ap_vld <= ap_const_logic_1;
        else 
            V2_26_062_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_27_063_out <= V2_1_27_fu_284;

    V2_27_063_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_27_063_out_ap_vld <= ap_const_logic_1;
        else 
            V2_27_063_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_28_064_out <= V2_1_28_fu_288;

    V2_28_064_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_28_064_out_ap_vld <= ap_const_logic_1;
        else 
            V2_28_064_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_29_065_out <= V2_1_29_fu_292;

    V2_29_065_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_29_065_out_ap_vld <= ap_const_logic_1;
        else 
            V2_29_065_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_2_038_out <= V2_1_2_fu_184;

    V2_2_038_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_2_038_out_ap_vld <= ap_const_logic_1;
        else 
            V2_2_038_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_30_066_out <= V2_1_30_fu_296;

    V2_30_066_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_30_066_out_ap_vld <= ap_const_logic_1;
        else 
            V2_30_066_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_31_067_out <= V2_1_31_fu_300;

    V2_31_067_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_31_067_out_ap_vld <= ap_const_logic_1;
        else 
            V2_31_067_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_3_039_out <= V2_1_3_fu_188;

    V2_3_039_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_3_039_out_ap_vld <= ap_const_logic_1;
        else 
            V2_3_039_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_4_040_out <= V2_1_4_fu_192;

    V2_4_040_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_4_040_out_ap_vld <= ap_const_logic_1;
        else 
            V2_4_040_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_5_041_out <= V2_1_5_fu_196;

    V2_5_041_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_5_041_out_ap_vld <= ap_const_logic_1;
        else 
            V2_5_041_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_6_042_out <= V2_1_6_fu_200;

    V2_6_042_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_6_042_out_ap_vld <= ap_const_logic_1;
        else 
            V2_6_042_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_7_043_out <= V2_1_7_fu_204;

    V2_7_043_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_7_043_out_ap_vld <= ap_const_logic_1;
        else 
            V2_7_043_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_8_044_out <= V2_1_8_fu_208;

    V2_8_044_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_8_044_out_ap_vld <= ap_const_logic_1;
        else 
            V2_8_044_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    V2_9_045_out <= V2_1_9_fu_212;

    V2_9_045_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln95_fu_557_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V2_9_045_out_ap_vld <= ap_const_logic_1;
        else 
            V2_9_045_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_ln95_fu_563_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_1) + unsigned(ap_const_lv6_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_RVALID)
    begin
                ap_block_pp0_stage0_01001 <= ((m_axi_gmem1_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_RVALID)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_gmem1_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_RVALID)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_gmem1_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(m_axi_gmem1_RVALID)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (m_axi_gmem1_RVALID = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln95_fu_557_p2)
    begin
        if (((icmp_ln95_fu_557_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_172, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_172;
        end if; 
    end process;


    gmem1_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, m_axi_gmem1_RVALID, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            gmem1_blk_n_R <= m_axi_gmem1_RVALID;
        else 
            gmem1_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    icmp_ln95_fu_557_p2 <= "1" when (ap_sig_allocacmp_i_1 = ap_const_lv6_20) else "0";
    m_axi_gmem1_ARADDR <= ap_const_lv64_0;
    m_axi_gmem1_ARBURST <= ap_const_lv2_0;
    m_axi_gmem1_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem1_ARID <= ap_const_lv1_0;
    m_axi_gmem1_ARLEN <= ap_const_lv32_0;
    m_axi_gmem1_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem1_ARPROT <= ap_const_lv3_0;
    m_axi_gmem1_ARQOS <= ap_const_lv4_0;
    m_axi_gmem1_ARREGION <= ap_const_lv4_0;
    m_axi_gmem1_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem1_ARUSER <= ap_const_lv1_0;
    m_axi_gmem1_ARVALID <= ap_const_logic_0;
    m_axi_gmem1_AWADDR <= ap_const_lv64_0;
    m_axi_gmem1_AWBURST <= ap_const_lv2_0;
    m_axi_gmem1_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem1_AWID <= ap_const_lv1_0;
    m_axi_gmem1_AWLEN <= ap_const_lv32_0;
    m_axi_gmem1_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem1_AWPROT <= ap_const_lv3_0;
    m_axi_gmem1_AWQOS <= ap_const_lv4_0;
    m_axi_gmem1_AWREGION <= ap_const_lv4_0;
    m_axi_gmem1_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem1_AWUSER <= ap_const_lv1_0;
    m_axi_gmem1_AWVALID <= ap_const_logic_0;
    m_axi_gmem1_BREADY <= ap_const_logic_0;

    m_axi_gmem1_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m_axi_gmem1_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem1_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem1_WDATA <= ap_const_lv32_0;
    m_axi_gmem1_WID <= ap_const_lv1_0;
    m_axi_gmem1_WLAST <= ap_const_logic_0;
    m_axi_gmem1_WSTRB <= ap_const_lv4_0;
    m_axi_gmem1_WUSER <= ap_const_lv1_0;
    m_axi_gmem1_WVALID <= ap_const_logic_0;
    trunc_ln96_fu_569_p1 <= ap_sig_allocacmp_i_1(5 - 1 downto 0);
end behav;
