;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LCD
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; Pot
Pot__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
Pot__0__MASK EQU 0x20
Pot__0__PC EQU CYREG_PRT6_PC5
Pot__0__PORT EQU 6
Pot__0__SHIFT EQU 5
Pot__AG EQU CYREG_PRT6_AG
Pot__AMUX EQU CYREG_PRT6_AMUX
Pot__BIE EQU CYREG_PRT6_BIE
Pot__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pot__BYP EQU CYREG_PRT6_BYP
Pot__CTL EQU CYREG_PRT6_CTL
Pot__DM0 EQU CYREG_PRT6_DM0
Pot__DM1 EQU CYREG_PRT6_DM1
Pot__DM2 EQU CYREG_PRT6_DM2
Pot__DR EQU CYREG_PRT6_DR
Pot__INP_DIS EQU CYREG_PRT6_INP_DIS
Pot__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pot__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pot__LCD_EN EQU CYREG_PRT6_LCD_EN
Pot__MASK EQU 0x20
Pot__PORT EQU 6
Pot__PRT EQU CYREG_PRT6_PRT
Pot__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pot__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pot__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pot__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pot__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pot__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pot__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pot__PS EQU CYREG_PRT6_PS
Pot__SHIFT EQU 5
Pot__SLW EQU CYREG_PRT6_SLW

; TC_1
TC_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
TC_1__0__MASK EQU 0x80
TC_1__0__PC EQU CYREG_PRT1_PC7
TC_1__0__PORT EQU 1
TC_1__0__SHIFT EQU 7
TC_1__AG EQU CYREG_PRT1_AG
TC_1__AMUX EQU CYREG_PRT1_AMUX
TC_1__BIE EQU CYREG_PRT1_BIE
TC_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
TC_1__BYP EQU CYREG_PRT1_BYP
TC_1__CTL EQU CYREG_PRT1_CTL
TC_1__DM0 EQU CYREG_PRT1_DM0
TC_1__DM1 EQU CYREG_PRT1_DM1
TC_1__DM2 EQU CYREG_PRT1_DM2
TC_1__DR EQU CYREG_PRT1_DR
TC_1__INP_DIS EQU CYREG_PRT1_INP_DIS
TC_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
TC_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
TC_1__LCD_EN EQU CYREG_PRT1_LCD_EN
TC_1__MASK EQU 0x80
TC_1__PORT EQU 1
TC_1__PRT EQU CYREG_PRT1_PRT
TC_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
TC_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
TC_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
TC_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
TC_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
TC_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
TC_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
TC_1__PS EQU CYREG_PRT1_PS
TC_1__SHIFT EQU 7
TC_1__SLW EQU CYREG_PRT1_SLW

; MUX_A
MUX_A__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
MUX_A__0__MASK EQU 0x01
MUX_A__0__PC EQU CYREG_PRT4_PC0
MUX_A__0__PORT EQU 4
MUX_A__0__SHIFT EQU 0
MUX_A__AG EQU CYREG_PRT4_AG
MUX_A__AMUX EQU CYREG_PRT4_AMUX
MUX_A__BIE EQU CYREG_PRT4_BIE
MUX_A__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MUX_A__BYP EQU CYREG_PRT4_BYP
MUX_A__CTL EQU CYREG_PRT4_CTL
MUX_A__DM0 EQU CYREG_PRT4_DM0
MUX_A__DM1 EQU CYREG_PRT4_DM1
MUX_A__DM2 EQU CYREG_PRT4_DM2
MUX_A__DR EQU CYREG_PRT4_DR
MUX_A__INP_DIS EQU CYREG_PRT4_INP_DIS
MUX_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
MUX_A__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MUX_A__LCD_EN EQU CYREG_PRT4_LCD_EN
MUX_A__MASK EQU 0x01
MUX_A__PORT EQU 4
MUX_A__PRT EQU CYREG_PRT4_PRT
MUX_A__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MUX_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MUX_A__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MUX_A__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MUX_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MUX_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MUX_A__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MUX_A__PS EQU CYREG_PRT4_PS
MUX_A__SHIFT EQU 0
MUX_A__SLW EQU CYREG_PRT4_SLW

; MUX_B
MUX_B__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
MUX_B__0__MASK EQU 0x02
MUX_B__0__PC EQU CYREG_PRT4_PC1
MUX_B__0__PORT EQU 4
MUX_B__0__SHIFT EQU 1
MUX_B__AG EQU CYREG_PRT4_AG
MUX_B__AMUX EQU CYREG_PRT4_AMUX
MUX_B__BIE EQU CYREG_PRT4_BIE
MUX_B__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MUX_B__BYP EQU CYREG_PRT4_BYP
MUX_B__CTL EQU CYREG_PRT4_CTL
MUX_B__DM0 EQU CYREG_PRT4_DM0
MUX_B__DM1 EQU CYREG_PRT4_DM1
MUX_B__DM2 EQU CYREG_PRT4_DM2
MUX_B__DR EQU CYREG_PRT4_DR
MUX_B__INP_DIS EQU CYREG_PRT4_INP_DIS
MUX_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
MUX_B__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MUX_B__LCD_EN EQU CYREG_PRT4_LCD_EN
MUX_B__MASK EQU 0x02
MUX_B__PORT EQU 4
MUX_B__PRT EQU CYREG_PRT4_PRT
MUX_B__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MUX_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MUX_B__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MUX_B__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MUX_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MUX_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MUX_B__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MUX_B__PS EQU CYREG_PRT4_PS
MUX_B__SHIFT EQU 1
MUX_B__SLW EQU CYREG_PRT4_SLW

; MUX_C
MUX_C__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
MUX_C__0__MASK EQU 0x04
MUX_C__0__PC EQU CYREG_PRT4_PC2
MUX_C__0__PORT EQU 4
MUX_C__0__SHIFT EQU 2
MUX_C__AG EQU CYREG_PRT4_AG
MUX_C__AMUX EQU CYREG_PRT4_AMUX
MUX_C__BIE EQU CYREG_PRT4_BIE
MUX_C__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MUX_C__BYP EQU CYREG_PRT4_BYP
MUX_C__CTL EQU CYREG_PRT4_CTL
MUX_C__DM0 EQU CYREG_PRT4_DM0
MUX_C__DM1 EQU CYREG_PRT4_DM1
MUX_C__DM2 EQU CYREG_PRT4_DM2
MUX_C__DR EQU CYREG_PRT4_DR
MUX_C__INP_DIS EQU CYREG_PRT4_INP_DIS
MUX_C__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
MUX_C__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MUX_C__LCD_EN EQU CYREG_PRT4_LCD_EN
MUX_C__MASK EQU 0x04
MUX_C__PORT EQU 4
MUX_C__PRT EQU CYREG_PRT4_PRT
MUX_C__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MUX_C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MUX_C__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MUX_C__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MUX_C__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MUX_C__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MUX_C__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MUX_C__PS EQU CYREG_PRT4_PS
MUX_C__SHIFT EQU 2
MUX_C__SLW EQU CYREG_PRT4_SLW

; MUX_D
MUX_D__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
MUX_D__0__MASK EQU 0x08
MUX_D__0__PC EQU CYREG_PRT4_PC3
MUX_D__0__PORT EQU 4
MUX_D__0__SHIFT EQU 3
MUX_D__AG EQU CYREG_PRT4_AG
MUX_D__AMUX EQU CYREG_PRT4_AMUX
MUX_D__BIE EQU CYREG_PRT4_BIE
MUX_D__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MUX_D__BYP EQU CYREG_PRT4_BYP
MUX_D__CTL EQU CYREG_PRT4_CTL
MUX_D__DM0 EQU CYREG_PRT4_DM0
MUX_D__DM1 EQU CYREG_PRT4_DM1
MUX_D__DM2 EQU CYREG_PRT4_DM2
MUX_D__DR EQU CYREG_PRT4_DR
MUX_D__INP_DIS EQU CYREG_PRT4_INP_DIS
MUX_D__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
MUX_D__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MUX_D__LCD_EN EQU CYREG_PRT4_LCD_EN
MUX_D__MASK EQU 0x08
MUX_D__PORT EQU 4
MUX_D__PRT EQU CYREG_PRT4_PRT
MUX_D__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MUX_D__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MUX_D__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MUX_D__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MUX_D__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MUX_D__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MUX_D__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MUX_D__PS EQU CYREG_PRT4_PS
MUX_D__SHIFT EQU 3
MUX_D__SLW EQU CYREG_PRT4_SLW

; Button1
Button1__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Button1__0__MASK EQU 0x80
Button1__0__PC EQU CYREG_PRT3_PC7
Button1__0__PORT EQU 3
Button1__0__SHIFT EQU 7
Button1__AG EQU CYREG_PRT3_AG
Button1__AMUX EQU CYREG_PRT3_AMUX
Button1__BIE EQU CYREG_PRT3_BIE
Button1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Button1__BYP EQU CYREG_PRT3_BYP
Button1__CTL EQU CYREG_PRT3_CTL
Button1__DM0 EQU CYREG_PRT3_DM0
Button1__DM1 EQU CYREG_PRT3_DM1
Button1__DM2 EQU CYREG_PRT3_DM2
Button1__DR EQU CYREG_PRT3_DR
Button1__INP_DIS EQU CYREG_PRT3_INP_DIS
Button1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Button1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Button1__LCD_EN EQU CYREG_PRT3_LCD_EN
Button1__MASK EQU 0x80
Button1__PORT EQU 3
Button1__PRT EQU CYREG_PRT3_PRT
Button1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Button1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Button1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Button1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Button1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Button1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Button1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Button1__PS EQU CYREG_PRT3_PS
Button1__SHIFT EQU 7
Button1__SLW EQU CYREG_PRT3_SLW

; Button2
Button2__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Button2__0__MASK EQU 0x40
Button2__0__PC EQU CYREG_PRT3_PC6
Button2__0__PORT EQU 3
Button2__0__SHIFT EQU 6
Button2__AG EQU CYREG_PRT3_AG
Button2__AMUX EQU CYREG_PRT3_AMUX
Button2__BIE EQU CYREG_PRT3_BIE
Button2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Button2__BYP EQU CYREG_PRT3_BYP
Button2__CTL EQU CYREG_PRT3_CTL
Button2__DM0 EQU CYREG_PRT3_DM0
Button2__DM1 EQU CYREG_PRT3_DM1
Button2__DM2 EQU CYREG_PRT3_DM2
Button2__DR EQU CYREG_PRT3_DR
Button2__INP_DIS EQU CYREG_PRT3_INP_DIS
Button2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Button2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Button2__LCD_EN EQU CYREG_PRT3_LCD_EN
Button2__MASK EQU 0x40
Button2__PORT EQU 3
Button2__PRT EQU CYREG_PRT3_PRT
Button2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Button2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Button2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Button2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Button2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Button2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Button2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Button2__PS EQU CYREG_PRT3_PS
Button2__SHIFT EQU 6
Button2__SLW EQU CYREG_PRT3_SLW

; Button3
Button3__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Button3__0__MASK EQU 0x20
Button3__0__PC EQU CYREG_PRT3_PC5
Button3__0__PORT EQU 3
Button3__0__SHIFT EQU 5
Button3__AG EQU CYREG_PRT3_AG
Button3__AMUX EQU CYREG_PRT3_AMUX
Button3__BIE EQU CYREG_PRT3_BIE
Button3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Button3__BYP EQU CYREG_PRT3_BYP
Button3__CTL EQU CYREG_PRT3_CTL
Button3__DM0 EQU CYREG_PRT3_DM0
Button3__DM1 EQU CYREG_PRT3_DM1
Button3__DM2 EQU CYREG_PRT3_DM2
Button3__DR EQU CYREG_PRT3_DR
Button3__INP_DIS EQU CYREG_PRT3_INP_DIS
Button3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Button3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Button3__LCD_EN EQU CYREG_PRT3_LCD_EN
Button3__MASK EQU 0x20
Button3__PORT EQU 3
Button3__PRT EQU CYREG_PRT3_PRT
Button3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Button3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Button3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Button3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Button3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Button3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Button3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Button3__PS EQU CYREG_PRT3_PS
Button3__SHIFT EQU 5
Button3__SLW EQU CYREG_PRT3_SLW

; Button4
Button4__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Button4__0__MASK EQU 0x10
Button4__0__PC EQU CYREG_PRT3_PC4
Button4__0__PORT EQU 3
Button4__0__SHIFT EQU 4
Button4__AG EQU CYREG_PRT3_AG
Button4__AMUX EQU CYREG_PRT3_AMUX
Button4__BIE EQU CYREG_PRT3_BIE
Button4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Button4__BYP EQU CYREG_PRT3_BYP
Button4__CTL EQU CYREG_PRT3_CTL
Button4__DM0 EQU CYREG_PRT3_DM0
Button4__DM1 EQU CYREG_PRT3_DM1
Button4__DM2 EQU CYREG_PRT3_DM2
Button4__DR EQU CYREG_PRT3_DR
Button4__INP_DIS EQU CYREG_PRT3_INP_DIS
Button4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Button4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Button4__LCD_EN EQU CYREG_PRT3_LCD_EN
Button4__MASK EQU 0x10
Button4__PORT EQU 3
Button4__PRT EQU CYREG_PRT3_PRT
Button4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Button4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Button4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Button4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Button4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Button4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Button4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Button4__PS EQU CYREG_PRT3_PS
Button4__SHIFT EQU 4
Button4__SLW EQU CYREG_PRT3_SLW

; Button5
Button5__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
Button5__0__MASK EQU 0x02
Button5__0__PC EQU CYREG_PRT6_PC1
Button5__0__PORT EQU 6
Button5__0__SHIFT EQU 1
Button5__AG EQU CYREG_PRT6_AG
Button5__AMUX EQU CYREG_PRT6_AMUX
Button5__BIE EQU CYREG_PRT6_BIE
Button5__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Button5__BYP EQU CYREG_PRT6_BYP
Button5__CTL EQU CYREG_PRT6_CTL
Button5__DM0 EQU CYREG_PRT6_DM0
Button5__DM1 EQU CYREG_PRT6_DM1
Button5__DM2 EQU CYREG_PRT6_DM2
Button5__DR EQU CYREG_PRT6_DR
Button5__INP_DIS EQU CYREG_PRT6_INP_DIS
Button5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Button5__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Button5__LCD_EN EQU CYREG_PRT6_LCD_EN
Button5__MASK EQU 0x02
Button5__PORT EQU 6
Button5__PRT EQU CYREG_PRT6_PRT
Button5__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Button5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Button5__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Button5__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Button5__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Button5__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Button5__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Button5__PS EQU CYREG_PRT6_PS
Button5__SHIFT EQU 1
Button5__SLW EQU CYREG_PRT6_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x04
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x10
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x10

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x03
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x08
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x08

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x02
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x04
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x04

; DAC_OUT
DAC_OUT__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
DAC_OUT__0__MASK EQU 0x40
DAC_OUT__0__PC EQU CYREG_PRT1_PC6
DAC_OUT__0__PORT EQU 1
DAC_OUT__0__SHIFT EQU 6
DAC_OUT__AG EQU CYREG_PRT1_AG
DAC_OUT__AMUX EQU CYREG_PRT1_AMUX
DAC_OUT__BIE EQU CYREG_PRT1_BIE
DAC_OUT__BIT_MASK EQU CYREG_PRT1_BIT_MASK
DAC_OUT__BYP EQU CYREG_PRT1_BYP
DAC_OUT__CTL EQU CYREG_PRT1_CTL
DAC_OUT__DM0 EQU CYREG_PRT1_DM0
DAC_OUT__DM1 EQU CYREG_PRT1_DM1
DAC_OUT__DM2 EQU CYREG_PRT1_DM2
DAC_OUT__DR EQU CYREG_PRT1_DR
DAC_OUT__INP_DIS EQU CYREG_PRT1_INP_DIS
DAC_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
DAC_OUT__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
DAC_OUT__LCD_EN EQU CYREG_PRT1_LCD_EN
DAC_OUT__MASK EQU 0x40
DAC_OUT__PORT EQU 1
DAC_OUT__PRT EQU CYREG_PRT1_PRT
DAC_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
DAC_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
DAC_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
DAC_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
DAC_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
DAC_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
DAC_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
DAC_OUT__PS EQU CYREG_PRT1_PS
DAC_OUT__SHIFT EQU 6
DAC_OUT__SLW EQU CYREG_PRT1_SLW

; OLED_CS
OLED_CS__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
OLED_CS__0__MASK EQU 0x02
OLED_CS__0__PC EQU CYREG_PRT0_PC1
OLED_CS__0__PORT EQU 0
OLED_CS__0__SHIFT EQU 1
OLED_CS__AG EQU CYREG_PRT0_AG
OLED_CS__AMUX EQU CYREG_PRT0_AMUX
OLED_CS__BIE EQU CYREG_PRT0_BIE
OLED_CS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
OLED_CS__BYP EQU CYREG_PRT0_BYP
OLED_CS__CTL EQU CYREG_PRT0_CTL
OLED_CS__DM0 EQU CYREG_PRT0_DM0
OLED_CS__DM1 EQU CYREG_PRT0_DM1
OLED_CS__DM2 EQU CYREG_PRT0_DM2
OLED_CS__DR EQU CYREG_PRT0_DR
OLED_CS__INP_DIS EQU CYREG_PRT0_INP_DIS
OLED_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
OLED_CS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
OLED_CS__LCD_EN EQU CYREG_PRT0_LCD_EN
OLED_CS__MASK EQU 0x02
OLED_CS__PORT EQU 0
OLED_CS__PRT EQU CYREG_PRT0_PRT
OLED_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
OLED_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
OLED_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
OLED_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
OLED_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
OLED_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
OLED_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
OLED_CS__PS EQU CYREG_PRT0_PS
OLED_CS__SHIFT EQU 1
OLED_CS__SLW EQU CYREG_PRT0_SLW

; OLED_DC
OLED_DC__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
OLED_DC__0__MASK EQU 0x01
OLED_DC__0__PC EQU CYREG_PRT3_PC0
OLED_DC__0__PORT EQU 3
OLED_DC__0__SHIFT EQU 0
OLED_DC__AG EQU CYREG_PRT3_AG
OLED_DC__AMUX EQU CYREG_PRT3_AMUX
OLED_DC__BIE EQU CYREG_PRT3_BIE
OLED_DC__BIT_MASK EQU CYREG_PRT3_BIT_MASK
OLED_DC__BYP EQU CYREG_PRT3_BYP
OLED_DC__CTL EQU CYREG_PRT3_CTL
OLED_DC__DM0 EQU CYREG_PRT3_DM0
OLED_DC__DM1 EQU CYREG_PRT3_DM1
OLED_DC__DM2 EQU CYREG_PRT3_DM2
OLED_DC__DR EQU CYREG_PRT3_DR
OLED_DC__INP_DIS EQU CYREG_PRT3_INP_DIS
OLED_DC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
OLED_DC__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
OLED_DC__LCD_EN EQU CYREG_PRT3_LCD_EN
OLED_DC__MASK EQU 0x01
OLED_DC__PORT EQU 3
OLED_DC__PRT EQU CYREG_PRT3_PRT
OLED_DC__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
OLED_DC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
OLED_DC__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
OLED_DC__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
OLED_DC__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
OLED_DC__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
OLED_DC__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
OLED_DC__PS EQU CYREG_PRT3_PS
OLED_DC__SHIFT EQU 0
OLED_DC__SLW EQU CYREG_PRT3_SLW

; RED_LED
RED_LED__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
RED_LED__0__MASK EQU 0x08
RED_LED__0__PC EQU CYREG_PRT6_PC3
RED_LED__0__PORT EQU 6
RED_LED__0__SHIFT EQU 3
RED_LED__AG EQU CYREG_PRT6_AG
RED_LED__AMUX EQU CYREG_PRT6_AMUX
RED_LED__BIE EQU CYREG_PRT6_BIE
RED_LED__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RED_LED__BYP EQU CYREG_PRT6_BYP
RED_LED__CTL EQU CYREG_PRT6_CTL
RED_LED__DM0 EQU CYREG_PRT6_DM0
RED_LED__DM1 EQU CYREG_PRT6_DM1
RED_LED__DM2 EQU CYREG_PRT6_DM2
RED_LED__DR EQU CYREG_PRT6_DR
RED_LED__INP_DIS EQU CYREG_PRT6_INP_DIS
RED_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
RED_LED__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RED_LED__LCD_EN EQU CYREG_PRT6_LCD_EN
RED_LED__MASK EQU 0x08
RED_LED__PORT EQU 6
RED_LED__PRT EQU CYREG_PRT6_PRT
RED_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RED_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RED_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RED_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RED_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RED_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RED_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RED_LED__PS EQU CYREG_PRT6_PS
RED_LED__SHIFT EQU 3
RED_LED__SLW EQU CYREG_PRT6_SLW

; Timer_1
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

; Timer_2
Timer_2_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_2_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_2_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_2_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_2_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_2_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_2_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_2_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_2_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_2_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_2_TimerHW__PM_ACT_MSK EQU 0x01
Timer_2_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_2_TimerHW__PM_STBY_MSK EQU 0x01
Timer_2_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_2_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_2_TimerHW__SR0 EQU CYREG_TMR0_SR0

; VDAC8_1
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC3_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC3_TST

; OLED_RES
OLED_RES__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
OLED_RES__0__MASK EQU 0x08
OLED_RES__0__PC EQU CYREG_PRT0_PC3
OLED_RES__0__PORT EQU 0
OLED_RES__0__SHIFT EQU 3
OLED_RES__AG EQU CYREG_PRT0_AG
OLED_RES__AMUX EQU CYREG_PRT0_AMUX
OLED_RES__BIE EQU CYREG_PRT0_BIE
OLED_RES__BIT_MASK EQU CYREG_PRT0_BIT_MASK
OLED_RES__BYP EQU CYREG_PRT0_BYP
OLED_RES__CTL EQU CYREG_PRT0_CTL
OLED_RES__DM0 EQU CYREG_PRT0_DM0
OLED_RES__DM1 EQU CYREG_PRT0_DM1
OLED_RES__DM2 EQU CYREG_PRT0_DM2
OLED_RES__DR EQU CYREG_PRT0_DR
OLED_RES__INP_DIS EQU CYREG_PRT0_INP_DIS
OLED_RES__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
OLED_RES__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
OLED_RES__LCD_EN EQU CYREG_PRT0_LCD_EN
OLED_RES__MASK EQU 0x08
OLED_RES__PORT EQU 0
OLED_RES__PRT EQU CYREG_PRT0_PRT
OLED_RES__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
OLED_RES__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
OLED_RES__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
OLED_RES__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
OLED_RES__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
OLED_RES__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
OLED_RES__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
OLED_RES__PS EQU CYREG_PRT0_PS
OLED_RES__SHIFT EQU 3
OLED_RES__SLW EQU CYREG_PRT0_SLW

; OLED_SCK
OLED_SCK__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
OLED_SCK__0__MASK EQU 0x04
OLED_SCK__0__PC EQU CYREG_PRT3_PC2
OLED_SCK__0__PORT EQU 3
OLED_SCK__0__SHIFT EQU 2
OLED_SCK__AG EQU CYREG_PRT3_AG
OLED_SCK__AMUX EQU CYREG_PRT3_AMUX
OLED_SCK__BIE EQU CYREG_PRT3_BIE
OLED_SCK__BIT_MASK EQU CYREG_PRT3_BIT_MASK
OLED_SCK__BYP EQU CYREG_PRT3_BYP
OLED_SCK__CTL EQU CYREG_PRT3_CTL
OLED_SCK__DM0 EQU CYREG_PRT3_DM0
OLED_SCK__DM1 EQU CYREG_PRT3_DM1
OLED_SCK__DM2 EQU CYREG_PRT3_DM2
OLED_SCK__DR EQU CYREG_PRT3_DR
OLED_SCK__INP_DIS EQU CYREG_PRT3_INP_DIS
OLED_SCK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
OLED_SCK__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
OLED_SCK__LCD_EN EQU CYREG_PRT3_LCD_EN
OLED_SCK__MASK EQU 0x04
OLED_SCK__PORT EQU 3
OLED_SCK__PRT EQU CYREG_PRT3_PRT
OLED_SCK__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
OLED_SCK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
OLED_SCK__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
OLED_SCK__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
OLED_SCK__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
OLED_SCK__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
OLED_SCK__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
OLED_SCK__PS EQU CYREG_PRT3_PS
OLED_SCK__SHIFT EQU 2
OLED_SCK__SLW EQU CYREG_PRT3_SLW

; OLED_SDA
OLED_SDA__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
OLED_SDA__0__MASK EQU 0x02
OLED_SDA__0__PC EQU CYREG_PRT3_PC1
OLED_SDA__0__PORT EQU 3
OLED_SDA__0__SHIFT EQU 1
OLED_SDA__AG EQU CYREG_PRT3_AG
OLED_SDA__AMUX EQU CYREG_PRT3_AMUX
OLED_SDA__BIE EQU CYREG_PRT3_BIE
OLED_SDA__BIT_MASK EQU CYREG_PRT3_BIT_MASK
OLED_SDA__BYP EQU CYREG_PRT3_BYP
OLED_SDA__CTL EQU CYREG_PRT3_CTL
OLED_SDA__DM0 EQU CYREG_PRT3_DM0
OLED_SDA__DM1 EQU CYREG_PRT3_DM1
OLED_SDA__DM2 EQU CYREG_PRT3_DM2
OLED_SDA__DR EQU CYREG_PRT3_DR
OLED_SDA__INP_DIS EQU CYREG_PRT3_INP_DIS
OLED_SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
OLED_SDA__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
OLED_SDA__LCD_EN EQU CYREG_PRT3_LCD_EN
OLED_SDA__MASK EQU 0x02
OLED_SDA__PORT EQU 3
OLED_SDA__PRT EQU CYREG_PRT3_PRT
OLED_SDA__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
OLED_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
OLED_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
OLED_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
OLED_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
OLED_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
OLED_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
OLED_SDA__PS EQU CYREG_PRT3_PS
OLED_SDA__SHIFT EQU 1
OLED_SDA__SLW EQU CYREG_PRT3_SLW

; SPI_OLED
SPI_OLED_BSPIM_BidirMode_CtrlReg__0__MASK EQU 0x01
SPI_OLED_BSPIM_BidirMode_CtrlReg__0__POS EQU 0
SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
SPI_OLED_BSPIM_BidirMode_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
SPI_OLED_BSPIM_BidirMode_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
SPI_OLED_BSPIM_BidirMode_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
SPI_OLED_BSPIM_BidirMode_CtrlReg__COUNT_REG EQU CYREG_B1_UDB05_CTL
SPI_OLED_BSPIM_BidirMode_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
SPI_OLED_BSPIM_BidirMode_CtrlReg__MASK EQU 0x01
SPI_OLED_BSPIM_BidirMode_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
SPI_OLED_BSPIM_BidirMode_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
SPI_OLED_BSPIM_BidirMode_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
SPI_OLED_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SPI_OLED_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SPI_OLED_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SPI_OLED_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SPI_OLED_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SPI_OLED_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SPI_OLED_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SPI_OLED_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SPI_OLED_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SPI_OLED_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SPI_OLED_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB05_CTL
SPI_OLED_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SPI_OLED_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB05_CTL
SPI_OLED_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SPI_OLED_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPI_OLED_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPI_OLED_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB05_MSK
SPI_OLED_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SPI_OLED_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
SPI_OLED_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB05_MSK
SPI_OLED_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPI_OLED_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPI_OLED_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SPI_OLED_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
SPI_OLED_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
SPI_OLED_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB05_ST
SPI_OLED_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPI_OLED_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
SPI_OLED_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI_OLED_BSPIM_RxStsReg__4__POS EQU 4
SPI_OLED_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI_OLED_BSPIM_RxStsReg__5__POS EQU 5
SPI_OLED_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI_OLED_BSPIM_RxStsReg__6__POS EQU 6
SPI_OLED_BSPIM_RxStsReg__MASK EQU 0x70
SPI_OLED_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB06_MSK
SPI_OLED_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPI_OLED_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB06_ST
SPI_OLED_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
SPI_OLED_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
SPI_OLED_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
SPI_OLED_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
SPI_OLED_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPI_OLED_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
SPI_OLED_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
SPI_OLED_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
SPI_OLED_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB06_A0
SPI_OLED_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB06_A1
SPI_OLED_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
SPI_OLED_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB06_D0
SPI_OLED_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB06_D1
SPI_OLED_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPI_OLED_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
SPI_OLED_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB06_F0
SPI_OLED_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB06_F1
SPI_OLED_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI_OLED_BSPIM_TxStsReg__0__POS EQU 0
SPI_OLED_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI_OLED_BSPIM_TxStsReg__1__POS EQU 1
SPI_OLED_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPI_OLED_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SPI_OLED_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI_OLED_BSPIM_TxStsReg__2__POS EQU 2
SPI_OLED_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI_OLED_BSPIM_TxStsReg__3__POS EQU 3
SPI_OLED_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI_OLED_BSPIM_TxStsReg__4__POS EQU 4
SPI_OLED_BSPIM_TxStsReg__MASK EQU 0x1F
SPI_OLED_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB06_MSK
SPI_OLED_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPI_OLED_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB06_ST
SPI_OLED_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SPI_OLED_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SPI_OLED_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SPI_OLED_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPI_OLED_IntClock__INDEX EQU 0x01
SPI_OLED_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPI_OLED_IntClock__PM_ACT_MSK EQU 0x02
SPI_OLED_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPI_OLED_IntClock__PM_STBY_MSK EQU 0x02

; spi_done
spi_done__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
spi_done__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
spi_done__INTC_MASK EQU 0x04
spi_done__INTC_NUMBER EQU 2
spi_done__INTC_PRIOR_NUM EQU 7
spi_done__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
spi_done__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
spi_done__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_IN_6V
ADC_IN_6V__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
ADC_IN_6V__0__MASK EQU 0x01
ADC_IN_6V__0__PC EQU CYREG_PRT0_PC0
ADC_IN_6V__0__PORT EQU 0
ADC_IN_6V__0__SHIFT EQU 0
ADC_IN_6V__AG EQU CYREG_PRT0_AG
ADC_IN_6V__AMUX EQU CYREG_PRT0_AMUX
ADC_IN_6V__BIE EQU CYREG_PRT0_BIE
ADC_IN_6V__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_IN_6V__BYP EQU CYREG_PRT0_BYP
ADC_IN_6V__CTL EQU CYREG_PRT0_CTL
ADC_IN_6V__DM0 EQU CYREG_PRT0_DM0
ADC_IN_6V__DM1 EQU CYREG_PRT0_DM1
ADC_IN_6V__DM2 EQU CYREG_PRT0_DM2
ADC_IN_6V__DR EQU CYREG_PRT0_DR
ADC_IN_6V__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_IN_6V__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_IN_6V__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_IN_6V__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_IN_6V__MASK EQU 0x01
ADC_IN_6V__PORT EQU 0
ADC_IN_6V__PRT EQU CYREG_PRT0_PRT
ADC_IN_6V__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_IN_6V__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_IN_6V__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_IN_6V__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_IN_6V__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_IN_6V__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_IN_6V__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_IN_6V__PS EQU CYREG_PRT0_PS
ADC_IN_6V__SHIFT EQU 0
ADC_IN_6V__SLW EQU CYREG_PRT0_SLW

; audio_isr
audio_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
audio_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
audio_isr__INTC_MASK EQU 0x02
audio_isr__INTC_NUMBER EQU 1
audio_isr__INTC_PRIOR_NUM EQU 7
audio_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
audio_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
audio_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_DelSig
ADC_DelSig_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DelSig_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_DelSig_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_DelSig_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_DelSig_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
ADC_DelSig_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
ADC_DelSig_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
ADC_DelSig_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
ADC_DelSig_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_theACLK__INDEX EQU 0x01
ADC_DelSig_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_theACLK__PM_ACT_MSK EQU 0x02
ADC_DelSig_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_theACLK__PM_STBY_MSK EQU 0x02

; ms_counter
ms_counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
ms_counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
ms_counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
ms_counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
ms_counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
ms_counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
ms_counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
ms_counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
ms_counter_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
ms_counter_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
ms_counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
ms_counter_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
ms_counter_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
ms_counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
ms_counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
ms_counter_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
ms_counter_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
ms_counter_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ms_counter_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ms_counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
ms_counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
ms_counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
ms_counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
ms_counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
ms_counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
ms_counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
ms_counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
ms_counter_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
ms_counter_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
ms_counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
ms_counter_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
ms_counter_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
ms_counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
ms_counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
ms_counter_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
ms_counter_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
ms_counter_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
ms_counter_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
ms_counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
ms_counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
ms_counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
ms_counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
ms_counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
ms_counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
ms_counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
ms_counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
ms_counter_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
ms_counter_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
ms_counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
ms_counter_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
ms_counter_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
ms_counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
ms_counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
ms_counter_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
ms_counter_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
ms_counter_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
ms_counter_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
ms_counter_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
ms_counter_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
ms_counter_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
ms_counter_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
ms_counter_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
ms_counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
ms_counter_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_B1_UDB07_A0
ms_counter_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_B1_UDB07_A1
ms_counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
ms_counter_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_B1_UDB07_D0
ms_counter_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_B1_UDB07_D1
ms_counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
ms_counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
ms_counter_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_B1_UDB07_F0
ms_counter_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_B1_UDB07_F1
ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
ms_counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
ms_counter_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
ms_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
ms_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
ms_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
ms_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
ms_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
ms_counter_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
ms_counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ms_counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ms_counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
ms_counter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
ms_counter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
ms_counter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
ms_counter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
ms_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
ms_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
ms_counter_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
ms_counter_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
ms_counter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
ms_counter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
ms_counter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
ms_counter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
ms_counter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
ms_counter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
ms_counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
ms_counter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST

; MUX_INHIBIT
MUX_INHIBIT__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
MUX_INHIBIT__0__MASK EQU 0x10
MUX_INHIBIT__0__PC EQU CYREG_PRT4_PC4
MUX_INHIBIT__0__PORT EQU 4
MUX_INHIBIT__0__SHIFT EQU 4
MUX_INHIBIT__AG EQU CYREG_PRT4_AG
MUX_INHIBIT__AMUX EQU CYREG_PRT4_AMUX
MUX_INHIBIT__BIE EQU CYREG_PRT4_BIE
MUX_INHIBIT__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MUX_INHIBIT__BYP EQU CYREG_PRT4_BYP
MUX_INHIBIT__CTL EQU CYREG_PRT4_CTL
MUX_INHIBIT__DM0 EQU CYREG_PRT4_DM0
MUX_INHIBIT__DM1 EQU CYREG_PRT4_DM1
MUX_INHIBIT__DM2 EQU CYREG_PRT4_DM2
MUX_INHIBIT__DR EQU CYREG_PRT4_DR
MUX_INHIBIT__INP_DIS EQU CYREG_PRT4_INP_DIS
MUX_INHIBIT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
MUX_INHIBIT__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MUX_INHIBIT__LCD_EN EQU CYREG_PRT4_LCD_EN
MUX_INHIBIT__MASK EQU 0x10
MUX_INHIBIT__PORT EQU 4
MUX_INHIBIT__PRT EQU CYREG_PRT4_PRT
MUX_INHIBIT__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MUX_INHIBIT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MUX_INHIBIT__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MUX_INHIBIT__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MUX_INHIBIT__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MUX_INHIBIT__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MUX_INHIBIT__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MUX_INHIBIT__PS EQU CYREG_PRT4_PS
MUX_INHIBIT__SHIFT EQU 4
MUX_INHIBIT__SLW EQU CYREG_PRT4_SLW

; harmonica_isr
harmonica_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
harmonica_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
harmonica_isr__INTC_MASK EQU 0x20000
harmonica_isr__INTC_NUMBER EQU 17
harmonica_isr__INTC_PRIOR_NUM EQU 7
harmonica_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
harmonica_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
harmonica_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Num_Notes_Selector_ADC
Num_Notes_Selector_ADC_ADC_SAR__CLK EQU CYREG_SAR1_CLK
Num_Notes_Selector_ADC_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
Num_Notes_Selector_ADC_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
Num_Notes_Selector_ADC_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
Num_Notes_Selector_ADC_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
Num_Notes_Selector_ADC_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
Num_Notes_Selector_ADC_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
Num_Notes_Selector_ADC_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
Num_Notes_Selector_ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
Num_Notes_Selector_ADC_ADC_SAR__PM_ACT_MSK EQU 0x02
Num_Notes_Selector_ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
Num_Notes_Selector_ADC_ADC_SAR__PM_STBY_MSK EQU 0x02
Num_Notes_Selector_ADC_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
Num_Notes_Selector_ADC_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
Num_Notes_Selector_ADC_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
Num_Notes_Selector_ADC_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
Num_Notes_Selector_ADC_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
Num_Notes_Selector_ADC_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
Num_Notes_Selector_ADC_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
Num_Notes_Selector_ADC_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
Num_Notes_Selector_ADC_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Num_Notes_Selector_ADC_Bypass__0__MASK EQU 0x04
Num_Notes_Selector_ADC_Bypass__0__PC EQU CYREG_PRT0_PC2
Num_Notes_Selector_ADC_Bypass__0__PORT EQU 0
Num_Notes_Selector_ADC_Bypass__0__SHIFT EQU 2
Num_Notes_Selector_ADC_Bypass__AG EQU CYREG_PRT0_AG
Num_Notes_Selector_ADC_Bypass__AMUX EQU CYREG_PRT0_AMUX
Num_Notes_Selector_ADC_Bypass__BIE EQU CYREG_PRT0_BIE
Num_Notes_Selector_ADC_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Num_Notes_Selector_ADC_Bypass__BYP EQU CYREG_PRT0_BYP
Num_Notes_Selector_ADC_Bypass__CTL EQU CYREG_PRT0_CTL
Num_Notes_Selector_ADC_Bypass__DM0 EQU CYREG_PRT0_DM0
Num_Notes_Selector_ADC_Bypass__DM1 EQU CYREG_PRT0_DM1
Num_Notes_Selector_ADC_Bypass__DM2 EQU CYREG_PRT0_DM2
Num_Notes_Selector_ADC_Bypass__DR EQU CYREG_PRT0_DR
Num_Notes_Selector_ADC_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
Num_Notes_Selector_ADC_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Num_Notes_Selector_ADC_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Num_Notes_Selector_ADC_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
Num_Notes_Selector_ADC_Bypass__MASK EQU 0x04
Num_Notes_Selector_ADC_Bypass__PORT EQU 0
Num_Notes_Selector_ADC_Bypass__PRT EQU CYREG_PRT0_PRT
Num_Notes_Selector_ADC_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Num_Notes_Selector_ADC_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Num_Notes_Selector_ADC_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Num_Notes_Selector_ADC_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Num_Notes_Selector_ADC_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Num_Notes_Selector_ADC_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Num_Notes_Selector_ADC_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Num_Notes_Selector_ADC_Bypass__PS EQU CYREG_PRT0_PS
Num_Notes_Selector_ADC_Bypass__SHIFT EQU 2
Num_Notes_Selector_ADC_Bypass__SLW EQU CYREG_PRT0_SLW
Num_Notes_Selector_ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Num_Notes_Selector_ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Num_Notes_Selector_ADC_IRQ__INTC_MASK EQU 0x01
Num_Notes_Selector_ADC_IRQ__INTC_NUMBER EQU 0
Num_Notes_Selector_ADC_IRQ__INTC_PRIOR_NUM EQU 7
Num_Notes_Selector_ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Num_Notes_Selector_ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Num_Notes_Selector_ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
Num_Notes_Selector_ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
Num_Notes_Selector_ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
Num_Notes_Selector_ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
Num_Notes_Selector_ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
Num_Notes_Selector_ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
Num_Notes_Selector_ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
Num_Notes_Selector_ADC_theACLK__INDEX EQU 0x00
Num_Notes_Selector_ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
Num_Notes_Selector_ADC_theACLK__PM_ACT_MSK EQU 0x01
Num_Notes_Selector_ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
Num_Notes_Selector_ADC_theACLK__PM_STBY_MSK EQU 0x01

; game_random_mode_generator
game_random_mode_generator_CounterHW__CAP0 EQU CYREG_TMR1_CAP0
game_random_mode_generator_CounterHW__CAP1 EQU CYREG_TMR1_CAP1
game_random_mode_generator_CounterHW__CFG0 EQU CYREG_TMR1_CFG0
game_random_mode_generator_CounterHW__CFG1 EQU CYREG_TMR1_CFG1
game_random_mode_generator_CounterHW__CFG2 EQU CYREG_TMR1_CFG2
game_random_mode_generator_CounterHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
game_random_mode_generator_CounterHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
game_random_mode_generator_CounterHW__PER0 EQU CYREG_TMR1_PER0
game_random_mode_generator_CounterHW__PER1 EQU CYREG_TMR1_PER1
game_random_mode_generator_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
game_random_mode_generator_CounterHW__PM_ACT_MSK EQU 0x02
game_random_mode_generator_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
game_random_mode_generator_CounterHW__PM_STBY_MSK EQU 0x02
game_random_mode_generator_CounterHW__RT0 EQU CYREG_TMR1_RT0
game_random_mode_generator_CounterHW__RT1 EQU CYREG_TMR1_RT1
game_random_mode_generator_CounterHW__SR0 EQU CYREG_TMR1_SR0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x160
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
