{
  "module_name": "skge.h",
  "hash_id": "08e48417bb94d08eb61fe0b348bde3e8d3e4d3b5135e4d9daf2354015d51284c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/marvell/skge.h",
  "human_readable_source": " \n \n#ifndef _SKGE_H\n#define _SKGE_H\n#include <linux/interrupt.h>\n\n \n#define PCI_DEV_REG1\t0x40\n#define  PCI_PHY_COMA\t0x8000000\n#define  PCI_VIO\t0x2000000\n\n#define PCI_DEV_REG2\t0x44\n#define  PCI_VPD_ROM_SZ\t7L<<14\t \n#define  PCI_REV_DESC\t1<<2\t \n\nenum csr_regs {\n\tB0_RAP\t= 0x0000,\n\tB0_CTST\t= 0x0004,\n\tB0_LED\t= 0x0006,\n\tB0_POWER_CTRL\t= 0x0007,\n\tB0_ISRC\t= 0x0008,\n\tB0_IMSK\t= 0x000c,\n\tB0_HWE_ISRC\t= 0x0010,\n\tB0_HWE_IMSK\t= 0x0014,\n\tB0_SP_ISRC\t= 0x0018,\n\tB0_XM1_IMSK\t= 0x0020,\n\tB0_XM1_ISRC\t= 0x0028,\n\tB0_XM1_PHY_ADDR\t= 0x0030,\n\tB0_XM1_PHY_DATA\t= 0x0034,\n\tB0_XM2_IMSK\t= 0x0040,\n\tB0_XM2_ISRC\t= 0x0048,\n\tB0_XM2_PHY_ADDR\t= 0x0050,\n\tB0_XM2_PHY_DATA\t= 0x0054,\n\tB0_R1_CSR\t= 0x0060,\n\tB0_R2_CSR\t= 0x0064,\n\tB0_XS1_CSR\t= 0x0068,\n\tB0_XA1_CSR\t= 0x006c,\n\tB0_XS2_CSR\t= 0x0070,\n\tB0_XA2_CSR\t= 0x0074,\n\n\tB2_MAC_1\t= 0x0100,\n\tB2_MAC_2\t= 0x0108,\n\tB2_MAC_3\t= 0x0110,\n\tB2_CONN_TYP\t= 0x0118,\n\tB2_PMD_TYP\t= 0x0119,\n\tB2_MAC_CFG\t= 0x011a,\n\tB2_CHIP_ID\t= 0x011b,\n\tB2_E_0\t\t= 0x011c,\n\tB2_E_1\t\t= 0x011d,\n\tB2_E_2\t\t= 0x011e,\n\tB2_E_3\t\t= 0x011f,\n\tB2_FAR\t\t= 0x0120,\n\tB2_FDP\t\t= 0x0124,\n\tB2_LD_CTRL\t= 0x0128,\n\tB2_LD_TEST\t= 0x0129,\n\tB2_TI_INI\t= 0x0130,\n\tB2_TI_VAL\t= 0x0134,\n\tB2_TI_CTRL\t= 0x0138,\n\tB2_TI_TEST\t= 0x0139,\n\tB2_IRQM_INI\t= 0x0140,\n\tB2_IRQM_VAL\t= 0x0144,\n\tB2_IRQM_CTRL\t= 0x0148,\n\tB2_IRQM_TEST\t= 0x0149,\n\tB2_IRQM_MSK\t= 0x014c,\n\tB2_IRQM_HWE_MSK\t= 0x0150,\n\tB2_TST_CTRL1\t= 0x0158,\n\tB2_TST_CTRL2\t= 0x0159,\n\tB2_GP_IO\t= 0x015c,\n\tB2_I2C_CTRL\t= 0x0160,\n\tB2_I2C_DATA\t= 0x0164,\n\tB2_I2C_IRQ\t= 0x0168,\n\tB2_I2C_SW\t= 0x016c,\n\tB2_BSC_INI\t= 0x0170,\n\tB2_BSC_VAL\t= 0x0174,\n\tB2_BSC_CTRL\t= 0x0178,\n\tB2_BSC_STAT\t= 0x0179,\n\tB2_BSC_TST\t= 0x017a,\n\n\tB3_RAM_ADDR\t= 0x0180,\n\tB3_RAM_DATA_LO\t= 0x0184,\n\tB3_RAM_DATA_HI\t= 0x0188,\n\tB3_RI_WTO_R1\t= 0x0190,\n\tB3_RI_WTO_XA1\t= 0x0191,\n\tB3_RI_WTO_XS1\t= 0x0192,\n\tB3_RI_RTO_R1\t= 0x0193,\n\tB3_RI_RTO_XA1\t= 0x0194,\n\tB3_RI_RTO_XS1\t= 0x0195,\n\tB3_RI_WTO_R2\t= 0x0196,\n\tB3_RI_WTO_XA2\t= 0x0197,\n\tB3_RI_WTO_XS2\t= 0x0198,\n\tB3_RI_RTO_R2\t= 0x0199,\n\tB3_RI_RTO_XA2\t= 0x019a,\n\tB3_RI_RTO_XS2\t= 0x019b,\n\tB3_RI_TO_VAL\t= 0x019c,\n\tB3_RI_CTRL\t= 0x01a0,\n\tB3_RI_TEST\t= 0x01a2,\n\tB3_MA_TOINI_RX1\t= 0x01b0,\n\tB3_MA_TOINI_RX2\t= 0x01b1,\n\tB3_MA_TOINI_TX1\t= 0x01b2,\n\tB3_MA_TOINI_TX2\t= 0x01b3,\n\tB3_MA_TOVAL_RX1\t= 0x01b4,\n\tB3_MA_TOVAL_RX2\t= 0x01b5,\n\tB3_MA_TOVAL_TX1\t= 0x01b6,\n\tB3_MA_TOVAL_TX2\t= 0x01b7,\n\tB3_MA_TO_CTRL\t= 0x01b8,\n\tB3_MA_TO_TEST\t= 0x01ba,\n\tB3_MA_RCINI_RX1\t= 0x01c0,\n\tB3_MA_RCINI_RX2\t= 0x01c1,\n\tB3_MA_RCINI_TX1\t= 0x01c2,\n\tB3_MA_RCINI_TX2\t= 0x01c3,\n\tB3_MA_RCVAL_RX1\t= 0x01c4,\n\tB3_MA_RCVAL_RX2\t= 0x01c5,\n\tB3_MA_RCVAL_TX1\t= 0x01c6,\n\tB3_MA_RCVAL_TX2\t= 0x01c7,\n\tB3_MA_RC_CTRL\t= 0x01c8,\n\tB3_MA_RC_TEST\t= 0x01ca,\n\tB3_PA_TOINI_RX1\t= 0x01d0,\n\tB3_PA_TOINI_RX2\t= 0x01d4,\n\tB3_PA_TOINI_TX1\t= 0x01d8,\n\tB3_PA_TOINI_TX2\t= 0x01dc,\n\tB3_PA_TOVAL_RX1\t= 0x01e0,\n\tB3_PA_TOVAL_RX2\t= 0x01e4,\n\tB3_PA_TOVAL_TX1\t= 0x01e8,\n\tB3_PA_TOVAL_TX2\t= 0x01ec,\n\tB3_PA_CTRL\t= 0x01f0,\n\tB3_PA_TEST\t= 0x01f2,\n};\n\n \nenum {\n\tCS_CLK_RUN_HOT\t= 1<<13, \n\tCS_CLK_RUN_RST\t= 1<<12, \n\tCS_CLK_RUN_ENA\t= 1<<11, \n\tCS_VAUX_AVAIL\t= 1<<10, \n\tCS_BUS_CLOCK\t= 1<<9,\t \n\tCS_BUS_SLOT_SZ\t= 1<<8,\t \n\tCS_ST_SW_IRQ\t= 1<<7,\t \n\tCS_CL_SW_IRQ\t= 1<<6,\t \n\tCS_STOP_DONE\t= 1<<5,\t \n\tCS_STOP_MAST\t= 1<<4,\t \n\tCS_MRST_CLR\t= 1<<3,\t \n\tCS_MRST_SET\t= 1<<2,\t \n\tCS_RST_CLR\t= 1<<1,\t \n\tCS_RST_SET\t= 1,\t \n\n \n \n\tLED_STAT_ON\t= 1<<1,\t \n\tLED_STAT_OFF\t= 1,\t\t \n\n \n\tPC_VAUX_ENA\t= 1<<7,\t \n\tPC_VAUX_DIS\t= 1<<6,\t \n\tPC_VCC_ENA\t= 1<<5,\t \n\tPC_VCC_DIS\t= 1<<4,\t \n\tPC_VAUX_ON\t= 1<<3,\t \n\tPC_VAUX_OFF\t= 1<<2,\t \n\tPC_VCC_ON\t= 1<<1,\t \n\tPC_VCC_OFF\t= 1<<0,\t \n};\n\n \nenum {\n\tIS_ALL_MSK\t= 0xbffffffful,\t \n\tIS_HW_ERR\t= 1<<31,\t \n\t\t\t\t\t \n\tIS_PA_TO_RX1\t= 1<<29,\t \n\tIS_PA_TO_RX2\t= 1<<28,\t \n\tIS_PA_TO_TX1\t= 1<<27,\t \n\tIS_PA_TO_TX2\t= 1<<26,\t \n\tIS_I2C_READY\t= 1<<25,\t \n\tIS_IRQ_SW\t= 1<<24,\t \n\tIS_EXT_REG\t= 1<<23,\t \n\t\t\t\t\t \n\tIS_TIMINT\t= 1<<22,\t \n\tIS_MAC1\t\t= 1<<21,\t \n\tIS_LNK_SYNC_M1\t= 1<<20,\t \n\tIS_MAC2\t\t= 1<<19,\t \n\tIS_LNK_SYNC_M2\t= 1<<18,\t \n \n\tIS_R1_B\t\t= 1<<17,\t \n\tIS_R1_F\t\t= 1<<16,\t \n\tIS_R1_C\t\t= 1<<15,\t \n \n\tIS_R2_B\t\t= 1<<14,\t \n\tIS_R2_F\t\t= 1<<13,\t \n\tIS_R2_C\t\t= 1<<12,\t \n \n\tIS_XS1_B\t= 1<<11,\t \n\tIS_XS1_F\t= 1<<10,\t \n\tIS_XS1_C\t= 1<<9,\t\t \n \n\tIS_XA1_B\t= 1<<8,\t\t \n\tIS_XA1_F\t= 1<<7,\t\t \n\tIS_XA1_C\t= 1<<6,\t\t \n \n\tIS_XS2_B\t= 1<<5,\t\t \n\tIS_XS2_F\t= 1<<4,\t\t \n\tIS_XS2_C\t= 1<<3,\t\t \n \n\tIS_XA2_B\t= 1<<2,\t\t \n\tIS_XA2_F\t= 1<<1,\t\t \n\tIS_XA2_C\t= 1<<0,\t\t \n\n\tIS_TO_PORT1\t= IS_PA_TO_RX1 | IS_PA_TO_TX1,\n\tIS_TO_PORT2\t= IS_PA_TO_RX2 | IS_PA_TO_TX2,\n\n\tIS_PORT_1\t= IS_XA1_F| IS_R1_F | IS_TO_PORT1 | IS_MAC1,\n\tIS_PORT_2\t= IS_XA2_F| IS_R2_F | IS_TO_PORT2 | IS_MAC2,\n};\n\n\n \nenum {\n\tIS_IRQ_TIST_OV\t= 1<<13,  \n\tIS_IRQ_SENSOR\t= 1<<12,  \n\tIS_IRQ_MST_ERR\t= 1<<11,  \n\tIS_IRQ_STAT\t= 1<<10,  \n\tIS_NO_STAT_M1\t= 1<<9,\t \n\tIS_NO_STAT_M2\t= 1<<8,\t \n\tIS_NO_TIST_M1\t= 1<<7,\t \n\tIS_NO_TIST_M2\t= 1<<6,\t \n\tIS_RAM_RD_PAR\t= 1<<5,\t \n\tIS_RAM_WR_PAR\t= 1<<4,\t \n\tIS_M1_PAR_ERR\t= 1<<3,\t \n\tIS_M2_PAR_ERR\t= 1<<2,\t \n\tIS_R1_PAR_ERR\t= 1<<1,\t \n\tIS_R2_PAR_ERR\t= 1<<0,\t \n\n\tIS_ERR_MSK\t= IS_IRQ_MST_ERR | IS_IRQ_STAT\n\t\t\t| IS_RAM_RD_PAR | IS_RAM_WR_PAR\n\t\t\t| IS_M1_PAR_ERR | IS_M2_PAR_ERR\n\t\t\t| IS_R1_PAR_ERR | IS_R2_PAR_ERR,\n};\n\n \nenum {\n\tTST_FRC_DPERR_MR = 1<<7,  \n\tTST_FRC_DPERR_MW = 1<<6,  \n\tTST_FRC_DPERR_TR = 1<<5,  \n\tTST_FRC_DPERR_TW = 1<<4,  \n\tTST_FRC_APERR_M\t = 1<<3,  \n\tTST_FRC_APERR_T\t = 1<<2,  \n\tTST_CFG_WRITE_ON = 1<<1,  \n\tTST_CFG_WRITE_OFF= 1<<0,  \n};\n\n \nenum {\n\tCFG_CHIP_R_MSK\t  = 0xf<<4,\t \n\t\t\t\t\t \n\tCFG_DIS_M2_CLK\t  = 1<<1,\t \n\tCFG_SNG_MAC\t  = 1<<0,\t \n};\n\n \nenum {\n\tCHIP_ID_GENESIS\t   = 0x0a,  \n\tCHIP_ID_YUKON\t   = 0xb0,  \n\tCHIP_ID_YUKON_LITE = 0xb1,  \n\tCHIP_ID_YUKON_LP   = 0xb2,  \n\tCHIP_ID_YUKON_XL   = 0xb3,  \n\tCHIP_ID_YUKON_EC   = 0xb6,  \n\tCHIP_ID_YUKON_FE   = 0xb7,  \n\n\tCHIP_REV_YU_LITE_A1  = 3,\t \n\tCHIP_REV_YU_LITE_A3  = 7,\t \n};\n\n \n \nenum {\n\tTIM_START\t= 1<<2,\t \n\tTIM_STOP\t= 1<<1,\t \n\tTIM_CLR_IRQ\t= 1<<0,\t \n};\n\n \n \n \nenum {\n\tTIM_T_ON\t= 1<<2,\t \n\tTIM_T_OFF\t= 1<<1,\t \n\tTIM_T_STEP\t= 1<<0,\t \n};\n\n \nenum {\n\tGP_DIR_9 = 1<<25,  \n\tGP_DIR_8 = 1<<24,  \n\tGP_DIR_7 = 1<<23,  \n\tGP_DIR_6 = 1<<22,  \n\tGP_DIR_5 = 1<<21,  \n\tGP_DIR_4 = 1<<20,  \n\tGP_DIR_3 = 1<<19,  \n\tGP_DIR_2 = 1<<18,  \n\tGP_DIR_1 = 1<<17,  \n\tGP_DIR_0 = 1<<16,  \n\n\tGP_IO_9\t= 1<<9,\t \n\tGP_IO_8\t= 1<<8,\t \n\tGP_IO_7\t= 1<<7,\t \n\tGP_IO_6\t= 1<<6,\t \n\tGP_IO_5\t= 1<<5,\t \n\tGP_IO_4\t= 1<<4,\t \n\tGP_IO_3\t= 1<<3,\t \n\tGP_IO_2\t= 1<<2,\t \n\tGP_IO_1\t= 1<<1,\t \n\tGP_IO_0\t= 1<<0,\t \n};\n\n \n \n \nenum {\n\tBMU_OWN\t\t= 1<<31,  \n\tBMU_STF\t\t= 1<<30,  \n\tBMU_EOF\t\t= 1<<29,  \n\tBMU_IRQ_EOB\t= 1<<28,  \n\tBMU_IRQ_EOF\t= 1<<27,  \n\t\t\t\t \n\tBMU_STFWD\t= 1<<26,  \n\tBMU_NO_FCS\t= 1<<25,  \n\tBMU_SW\t= 1<<24,  \n\t\t\t\t \n\tBMU_DEV_0\t= 1<<26,  \n\tBMU_STAT_VAL\t= 1<<25,  \n\tBMU_TIST_VAL\t= 1<<24,  \n\t\t\t \n\tBMU_CHECK\t= 0x55<<16,  \n\tBMU_TCP_CHECK\t= 0x56<<16,  \n\tBMU_UDP_CHECK\t= 0x57<<16,  \n\tBMU_BBC\t\t= 0xffffL,  \n};\n\n \nenum {\n\t BSC_START\t= 1<<1,\t \n\t BSC_STOP\t= 1<<0,\t \n};\n\n \nenum {\n\tBSC_SRC\t\t= 1<<0,\t \n};\n\n \nenum {\n\tBSC_T_ON\t= 1<<2,\t \n\tBSC_T_OFF\t= 1<<1,\t \n\tBSC_T_STEP\t= 1<<0,\t \n};\n\n \n\t\t\t\t\t \n#define RAM_ADR_RAN\t0x0007ffffL\t \n \n\n \nenum {\n\tRI_CLR_RD_PERR\t= 1<<9,\t \n\tRI_CLR_WR_PERR\t= 1<<8,\t \n\n\tRI_RST_CLR\t= 1<<1,\t \n\tRI_RST_SET\t= 1<<0,\t \n};\n\n \n \nenum {\n\tMA_FOE_ON\t= 1<<3,\t \n\tMA_FOE_OFF\t= 1<<2,\t \n\tMA_RST_CLR\t= 1<<1,\t \n\tMA_RST_SET\t= 1<<0,\t \n\n};\n\n \n#define SK_MAC_TO_53\t72\t\t \n#define SK_PKT_TO_53\t0x2000\t\t \n#define SK_PKT_TO_MAX\t0xffff\t\t \n#define SK_RI_TO_53\t36\t\t \n\n \n \nenum {\n\tPA_CLR_TO_TX2\t= 1<<13, \n\tPA_CLR_TO_TX1\t= 1<<12, \n\tPA_CLR_TO_RX2\t= 1<<11, \n\tPA_CLR_TO_RX1\t= 1<<10, \n\tPA_ENA_TO_TX2\t= 1<<9,\t \n\tPA_DIS_TO_TX2\t= 1<<8,\t \n\tPA_ENA_TO_TX1\t= 1<<7,\t \n\tPA_DIS_TO_TX1\t= 1<<6,\t \n\tPA_ENA_TO_RX2\t= 1<<5,\t \n\tPA_DIS_TO_RX2\t= 1<<4,\t \n\tPA_ENA_TO_RX1\t= 1<<3,\t \n\tPA_DIS_TO_RX1\t= 1<<2,\t \n\tPA_RST_CLR\t= 1<<1,\t \n\tPA_RST_SET\t= 1<<0,\t \n};\n\n#define PA_ENA_TO_ALL\t(PA_ENA_TO_RX1 | PA_ENA_TO_RX2 |\\\n\t\t\t\t\t\tPA_ENA_TO_TX1 | PA_ENA_TO_TX2)\n\n\n \n \n \n \n \n\n#define TXA_MAX_VAL\t0x00ffffffUL\t \n\n \nenum {\n\tTXA_ENA_FSYNC\t= 1<<7,\t \n\tTXA_DIS_FSYNC\t= 1<<6,\t \n\tTXA_ENA_ALLOC\t= 1<<5,\t \n\tTXA_DIS_ALLOC\t= 1<<4,\t \n\tTXA_START_RC\t= 1<<3,\t \n\tTXA_STOP_RC\t= 1<<2,\t \n\tTXA_ENA_ARB\t= 1<<1,\t \n\tTXA_DIS_ARB\t= 1<<0,\t \n};\n\n \n \nenum {\n\tTXA_ITI_INI\t= 0x0200, \n\tTXA_ITI_VAL\t= 0x0204, \n\tTXA_LIM_INI\t= 0x0208, \n\tTXA_LIM_VAL\t= 0x020c, \n\tTXA_CTRL\t= 0x0210, \n\tTXA_TEST\t= 0x0211, \n\tTXA_STAT\t= 0x0212, \n};\n\n\nenum {\n\tB6_EXT_REG\t= 0x0300, \n\tB7_CFG_SPC\t= 0x0380, \n\tB8_RQ1_REGS\t= 0x0400, \n\tB8_RQ2_REGS\t= 0x0480, \n\tB8_TS1_REGS\t= 0x0600, \n\tB8_TA1_REGS\t= 0x0680, \n\tB8_TS2_REGS\t= 0x0700, \n\tB8_TA2_REGS\t= 0x0780, \n\tB16_RAM_REGS\t= 0x0800, \n};\n\n \nenum {\n\tB8_Q_REGS = 0x0400,  \n\tQ_D\t= 0x00,\t \n\tQ_DA_L\t= 0x20,\t \n\tQ_DA_H\t= 0x24,\t \n\tQ_AC_L\t= 0x28,\t \n\tQ_AC_H\t= 0x2c,\t \n\tQ_BC\t= 0x30,\t \n\tQ_CSR\t= 0x34,\t \n\tQ_F\t= 0x38,\t \n\tQ_T1\t= 0x3c,\t \n\tQ_T1_TR\t= 0x3c,\t \n\tQ_T1_WR\t= 0x3d,\t \n\tQ_T1_RD\t= 0x3e,\t \n\tQ_T1_SV\t= 0x3f,\t \n\tQ_T2\t= 0x40,\t \n\tQ_T3\t= 0x44,\t \n\n};\n#define Q_ADDR(reg, offs) (B8_Q_REGS + (reg) + (offs))\n\n \nenum {\n\n\tRB_START= 0x00, \n\tRB_END\t= 0x04, \n\tRB_WP\t= 0x08, \n\tRB_RP\t= 0x0c, \n\tRB_RX_UTPP= 0x10, \n\tRB_RX_LTPP= 0x14, \n\tRB_RX_UTHP= 0x18, \n\tRB_RX_LTHP= 0x1c, \n\t \n\tRB_PC\t= 0x20, \n\tRB_LEV\t= 0x24, \n\tRB_CTRL\t= 0x28, \n\tRB_TST1\t= 0x29, \n\tRB_TST2\t= 0x2a, \n};\n\n \nenum {\n\tQ_R1\t= 0x0000,\t \n\tQ_R2\t= 0x0080,\t \n\tQ_XS1\t= 0x0200,\t \n\tQ_XA1\t= 0x0280,\t \n\tQ_XS2\t= 0x0300,\t \n\tQ_XA2\t= 0x0380,\t \n};\n\n \nenum {\n\tSK_MAC_XMAC =\t0,\t \n\tSK_MAC_GMAC =\t1,\t \n};\n\n \nenum {\n\tSK_PHY_XMAC\t= 0, \n\tSK_PHY_BCOM\t= 1, \n\tSK_PHY_LONE\t= 2, \n\tSK_PHY_NAT\t= 3, \n\tSK_PHY_MARV_COPPER= 4, \n\tSK_PHY_MARV_FIBER = 5, \n};\n\n \nenum {\n\tPHY_ADDR_XMAC\t= 0<<8,\n\tPHY_ADDR_BCOM\t= 1<<8,\n\n \n\tPHY_ADDR_MARV\t= 0,\n};\n\n#define RB_ADDR(offs, queue) ((u16)B16_RAM_REGS + (u16)(queue) + (offs))\n\n \nenum {\n\tRX_MFF_EA\t= 0x0c00, \n\tRX_MFF_WP\t= 0x0c04, \n\n\tRX_MFF_RP\t= 0x0c0c, \n\tRX_MFF_PC\t= 0x0c10, \n\tRX_MFF_LEV\t= 0x0c14, \n\tRX_MFF_CTRL1\t= 0x0c18, \n\tRX_MFF_STAT_TO\t= 0x0c1a, \n\tRX_MFF_TIST_TO\t= 0x0c1b, \n\tRX_MFF_CTRL2\t= 0x0c1c, \n\tRX_MFF_TST1\t= 0x0c1d, \n\tRX_MFF_TST2\t= 0x0c1e, \n\n\tRX_LED_INI\t= 0x0c20, \n\tRX_LED_VAL\t= 0x0c24, \n\tRX_LED_CTRL\t= 0x0c28, \n\tRX_LED_TST\t= 0x0c29, \n\n\tLNK_SYNC_INI\t= 0x0c30, \n\tLNK_SYNC_VAL\t= 0x0c34, \n\tLNK_SYNC_CTRL\t= 0x0c38, \n\tLNK_SYNC_TST\t= 0x0c39, \n\tLNK_LED_REG\t= 0x0c3c, \n};\n\n \n \nenum {\n\tMFF_ENA_RDY_PAT\t= 1<<13,\t \n\tMFF_DIS_RDY_PAT\t= 1<<12,\t \n\tMFF_ENA_TIM_PAT\t= 1<<11,\t \n\tMFF_DIS_TIM_PAT\t= 1<<10,\t \n\tMFF_ENA_ALM_FUL\t= 1<<9,\t \n\tMFF_DIS_ALM_FUL\t= 1<<8,\t \n\tMFF_ENA_PAUSE\t= 1<<7,\t \n\tMFF_DIS_PAUSE\t= 1<<6,\t \n\tMFF_ENA_FLUSH\t= 1<<5,\t \n\tMFF_DIS_FLUSH\t= 1<<4,\t \n\tMFF_ENA_TIST\t= 1<<3,\t \n\tMFF_DIS_TIST\t= 1<<2,\t \n\tMFF_CLR_INTIST\t= 1<<1,\t \n\tMFF_CLR_INSTAT\t= 1<<0,\t \n\tMFF_RX_CTRL_DEF = MFF_ENA_TIM_PAT,\n};\n\n \nenum {\n\tMFF_CLR_PERR\t= 1<<15,  \n\n\tMFF_ENA_PKT_REC\t= 1<<13,  \n\tMFF_DIS_PKT_REC\t= 1<<12,  \n\n\tMFF_ENA_W4E\t= 1<<7,\t \n\tMFF_DIS_W4E\t= 1<<6,\t \n\n\tMFF_ENA_LOOPB\t= 1<<3,\t \n\tMFF_DIS_LOOPB\t= 1<<2,\t \n\tMFF_CLR_MAC_RST\t= 1<<1,\t \n\tMFF_SET_MAC_RST\t= 1<<0,\t \n\n\tMFF_TX_CTRL_DEF\t = MFF_ENA_PKT_REC | (u16) MFF_ENA_TIM_PAT | MFF_ENA_FLUSH,\n};\n\n\n \n \nenum {\n\tMFF_WSP_T_ON\t= 1<<6,\t \n\tMFF_WSP_T_OFF\t= 1<<5,\t \n\tMFF_WSP_INC\t= 1<<4,\t \n\tMFF_PC_DEC\t= 1<<3,\t \n\tMFF_PC_T_ON\t= 1<<2,\t \n\tMFF_PC_T_OFF\t= 1<<1,\t \n\tMFF_PC_INC\t= 1<<0,\t \n};\n\n \n \nenum {\n\tMFF_WP_T_ON\t= 1<<6,\t \n\tMFF_WP_T_OFF\t= 1<<5,\t \n\tMFF_WP_INC\t= 1<<4,\t \n\n\tMFF_RP_T_ON\t= 1<<2,\t \n\tMFF_RP_T_OFF\t= 1<<1,\t \n\tMFF_RP_DEC\t= 1<<0,\t \n};\n\n \n \nenum {\n\tMFF_ENA_OP_MD\t= 1<<3,\t \n\tMFF_DIS_OP_MD\t= 1<<2,\t \n\tMFF_RST_CLR\t= 1<<1,\t \n\tMFF_RST_SET\t= 1<<0,\t \n};\n\n\n \n\n \n \n \nenum {\n\tLED_START\t= 1<<2,\t \n\tLED_STOP\t= 1<<1,\t \n\tLED_STATE\t= 1<<0,\t \n};\n\n \n \n \nenum {\n\tLED_T_ON\t= 1<<2,\t \n\tLED_T_OFF\t= 1<<1,\t \n\tLED_T_STEP\t= 1<<0,\t \n};\n\n \nenum {\n\tLED_BLK_ON\t= 1<<5,\t \n\tLED_BLK_OFF\t= 1<<4,\t \n\tLED_SYNC_ON\t= 1<<3,\t \n\tLED_SYNC_OFF\t= 1<<2,\t \n\tLED_REG_ON\t= 1<<1,\t \n\tLED_REG_OFF\t= 1<<0,\t \n};\n\n \nenum {\n\tRX_GMF_EA\t= 0x0c40, \n\tRX_GMF_AF_THR\t= 0x0c44, \n\tRX_GMF_CTRL_T\t= 0x0c48, \n\tRX_GMF_FL_MSK\t= 0x0c4c, \n\tRX_GMF_FL_THR\t= 0x0c50, \n\tRX_GMF_WP\t= 0x0c60, \n\tRX_GMF_WLEV\t= 0x0c68, \n\tRX_GMF_RP\t= 0x0c70, \n\tRX_GMF_RLEV\t= 0x0c78, \n};\n\n\n \nenum {\n\tTXA_INT_T_ON\t= 1<<5,\t \n\tTXA_INT_T_OFF\t= 1<<4,\t \n\tTXA_INT_T_STEP\t= 1<<3,\t \n\tTXA_LIM_T_ON\t= 1<<2,\t \n\tTXA_LIM_T_OFF\t= 1<<1,\t \n\tTXA_LIM_T_STEP\t= 1<<0,\t \n};\n\n \nenum {\n\tTXA_PRIO_XS\t= 1<<0,\t \n};\n\n\n \n\n \n \n \n \n \n \n \n \n\nenum {\n\tCSR_SV_IDLE\t= 1<<24,\t \n\n\tCSR_DESC_CLR\t= 1<<21,\t \n\tCSR_DESC_SET\t= 1<<20,\t \n\tCSR_FIFO_CLR\t= 1<<19,\t \n\tCSR_FIFO_SET\t= 1<<18,\t \n\tCSR_HPI_RUN\t= 1<<17,\t \n\tCSR_HPI_RST\t= 1<<16,\t \n\tCSR_SV_RUN\t= 1<<15,\t \n\tCSR_SV_RST\t= 1<<14,\t \n\tCSR_DREAD_RUN\t= 1<<13,\t \n\tCSR_DREAD_RST\t= 1<<12,\t \n\tCSR_DWRITE_RUN\t= 1<<11,\t \n\tCSR_DWRITE_RST\t= 1<<10,\t \n\tCSR_TRANS_RUN\t= 1<<9,\t\t \n\tCSR_TRANS_RST\t= 1<<8,\t\t \n\tCSR_ENA_POL\t= 1<<7,\t\t \n\tCSR_DIS_POL\t= 1<<6,\t\t \n\tCSR_STOP\t= 1<<5,\t\t \n\tCSR_START\t= 1<<4,\t\t \n\tCSR_IRQ_CL_P\t= 1<<3,\t\t \n\tCSR_IRQ_CL_B\t= 1<<2,\t\t \n\tCSR_IRQ_CL_F\t= 1<<1,\t\t \n\tCSR_IRQ_CL_C\t= 1<<0,\t\t \n};\n\n#define CSR_SET_RESET\t(CSR_DESC_SET | CSR_FIFO_SET | CSR_HPI_RST |\\\n\t\t\tCSR_SV_RST | CSR_DREAD_RST | CSR_DWRITE_RST |\\\n\t\t\tCSR_TRANS_RST)\n#define CSR_CLR_RESET\t(CSR_DESC_CLR | CSR_FIFO_CLR | CSR_HPI_RUN |\\\n\t\t\tCSR_SV_RUN | CSR_DREAD_RUN | CSR_DWRITE_RUN |\\\n\t\t\tCSR_TRANS_RUN)\n\n \nenum {\n\tF_ALM_FULL\t= 1<<27,\t \n\tF_EMPTY\t\t= 1<<27,\t \n\tF_FIFO_EOF\t= 1<<26,\t \n\tF_WM_REACHED\t= 1<<25,\t \n\n\tF_FIFO_LEVEL\t= 0x1fL<<16,\t \n\tF_WATER_MARK\t= 0x0007ffL,\t \n};\n\n \n \n \n \n \n \n \n \n \n \n \n\n#define RB_MSK\t0x0007ffff\t \n \n \n\n \nenum {\n\tRB_ENA_STFWD\t= 1<<5,\t \n\tRB_DIS_STFWD\t= 1<<4,\t \n\tRB_ENA_OP_MD\t= 1<<3,\t \n\tRB_DIS_OP_MD\t= 1<<2,\t \n\tRB_RST_CLR\t= 1<<1,\t \n\tRB_RST_SET\t= 1<<0,\t \n};\n\n \nenum {\n\tTX_MFF_EA\t= 0x0d00, \n\tTX_MFF_WP\t= 0x0d04, \n\tTX_MFF_WSP\t= 0x0d08, \n\tTX_MFF_RP\t= 0x0d0c, \n\tTX_MFF_PC\t= 0x0d10, \n\tTX_MFF_LEV\t= 0x0d14, \n\tTX_MFF_CTRL1\t= 0x0d18, \n\tTX_MFF_WAF\t= 0x0d1a, \n\n\tTX_MFF_CTRL2\t= 0x0d1c, \n\tTX_MFF_TST1\t= 0x0d1d, \n\tTX_MFF_TST2\t= 0x0d1e, \n\n\tTX_LED_INI\t= 0x0d20, \n\tTX_LED_VAL\t= 0x0d24, \n\tTX_LED_CTRL\t= 0x0d28, \n\tTX_LED_TST\t= 0x0d29, \n};\n\n \n#define SK_XMIT_DUR\t\t0x002faf08UL\t \n#define SK_BLK_DUR\t\t0x01dcd650UL\t \n\n#define SK_DPOLL_DEF\t0x00ee6b28UL\t \n\n#define SK_DPOLL_MAX\t0x00ffffffUL\t \n\t\t\t\t\t \n\n#define SK_FACT_62\t\t100\t \n#define SK_FACT_53\t\t 85      \n#define SK_FACT_78\t\t125\t \n\n\n \nenum {\n\tTX_GMF_EA\t= 0x0d40, \n\tTX_GMF_AE_THR\t= 0x0d44, \n\tTX_GMF_CTRL_T\t= 0x0d48, \n\n\tTX_GMF_WP\t= 0x0d60, \n\tTX_GMF_WSP\t= 0x0d64, \n\tTX_GMF_WLEV\t= 0x0d68, \n\n\tTX_GMF_RP\t= 0x0d70, \n\tTX_GMF_RSTP\t= 0x0d74, \n\tTX_GMF_RLEV\t= 0x0d78, \n\n\t \n\tB28_DPT_INI\t= 0x0e00, \n\tB28_DPT_VAL\t= 0x0e04, \n\tB28_DPT_CTRL\t= 0x0e08, \n\n\tB28_DPT_TST\t= 0x0e0a, \n\n\t \n\tGMAC_TI_ST_VAL\t= 0x0e14, \n\tGMAC_TI_ST_CTRL\t= 0x0e18, \n\tGMAC_TI_ST_TST\t= 0x0e1a, \n};\n\n\nenum {\n\tLINKLED_OFF \t     = 0x01,\n\tLINKLED_ON  \t     = 0x02,\n\tLINKLED_LINKSYNC_OFF = 0x04,\n\tLINKLED_LINKSYNC_ON  = 0x08,\n\tLINKLED_BLINK_OFF    = 0x10,\n\tLINKLED_BLINK_ON     = 0x20,\n};\n\n \nenum {\n\tGMAC_CTRL\t= 0x0f00, \n\tGPHY_CTRL\t= 0x0f04, \n\tGMAC_IRQ_SRC\t= 0x0f08, \n\tGMAC_IRQ_MSK\t= 0x0f0c, \n\tGMAC_LINK_CTRL\t= 0x0f10, \n\n \n\n\tWOL_REG_OFFS\t= 0x20, \n\n\tWOL_CTRL_STAT\t= 0x0f20, \n\tWOL_MATCH_CTL\t= 0x0f22, \n\tWOL_MATCH_RES\t= 0x0f23, \n\tWOL_MAC_ADDR\t= 0x0f24, \n\tWOL_PATT_RPTR\t= 0x0f2c, \n\n \n\n\tWOL_PATT_LEN_LO\t= 0x0f30, \n\tWOL_PATT_LEN_HI\t= 0x0f34, \n\n \n\n\tWOL_PATT_CNT_0\t= 0x0f38, \n\tWOL_PATT_CNT_4\t= 0x0f3c, \n};\n#define WOL_REGS(port, x)\t(x + (port)*0x80)\n\nenum {\n\tWOL_PATT_RAM_1\t= 0x1000, \n\tWOL_PATT_RAM_2\t= 0x1400, \n};\n#define WOL_PATT_RAM_BASE(port)\t(WOL_PATT_RAM_1 + (port)*0x400)\n\nenum {\n\tBASE_XMAC_1\t= 0x2000, \n\tBASE_GMAC_1\t= 0x2800, \n\tBASE_XMAC_2\t= 0x3000, \n\tBASE_GMAC_2\t= 0x3800, \n};\n\n \nenum {\n\tXMR_FS_LEN\t= 0x3fff<<18,\t \n\tXMR_FS_LEN_SHIFT = 18,\n\tXMR_FS_2L_VLAN\t= 1<<17,  \n\tXMR_FS_1_VLAN\t= 1<<16,  \n\tXMR_FS_BC\t= 1<<15,  \n\tXMR_FS_MC\t= 1<<14,  \n\tXMR_FS_UC\t= 1<<13,  \n\n\tXMR_FS_BURST\t= 1<<11,  \n\tXMR_FS_CEX_ERR\t= 1<<10,  \n\tXMR_FS_802_3\t= 1<<9,  \n\tXMR_FS_COL_ERR\t= 1<<8,  \n\tXMR_FS_CAR_ERR\t= 1<<7,  \n\tXMR_FS_LEN_ERR\t= 1<<6,  \n\tXMR_FS_FRA_ERR\t= 1<<5,  \n\tXMR_FS_RUNT\t= 1<<4,  \n\tXMR_FS_LNG_ERR\t= 1<<3,  \n\tXMR_FS_FCS_ERR\t= 1<<2,  \n\tXMR_FS_ERR\t= 1<<1,  \n\tXMR_FS_MCTRL\t= 1<<0,  \n\n \n};\n\n \nenum {\n\tPHY_XMAC_CTRL\t\t= 0x00, \n\tPHY_XMAC_STAT\t\t= 0x01, \n\tPHY_XMAC_ID0\t\t= 0x02, \n\tPHY_XMAC_ID1\t\t= 0x03, \n\tPHY_XMAC_AUNE_ADV\t= 0x04, \n\tPHY_XMAC_AUNE_LP\t= 0x05, \n\tPHY_XMAC_AUNE_EXP\t= 0x06, \n\tPHY_XMAC_NEPG\t\t= 0x07, \n\tPHY_XMAC_NEPG_LP\t= 0x08, \n\n\tPHY_XMAC_EXT_STAT\t= 0x0f, \n\tPHY_XMAC_RES_ABI\t= 0x10, \n};\n \nenum {\n\tPHY_BCOM_CTRL\t\t= 0x00, \n\tPHY_BCOM_STAT\t\t= 0x01, \n\tPHY_BCOM_ID0\t\t= 0x02, \n\tPHY_BCOM_ID1\t\t= 0x03, \n\tPHY_BCOM_AUNE_ADV\t= 0x04, \n\tPHY_BCOM_AUNE_LP\t= 0x05, \n\tPHY_BCOM_AUNE_EXP\t= 0x06, \n\tPHY_BCOM_NEPG\t\t= 0x07, \n\tPHY_BCOM_NEPG_LP\t= 0x08, \n\t \n\tPHY_BCOM_1000T_CTRL\t= 0x09, \n\tPHY_BCOM_1000T_STAT\t= 0x0a, \n\tPHY_BCOM_EXT_STAT\t= 0x0f, \n\tPHY_BCOM_P_EXT_CTRL\t= 0x10, \n\tPHY_BCOM_P_EXT_STAT\t= 0x11, \n\tPHY_BCOM_RE_CTR\t\t= 0x12, \n\tPHY_BCOM_FC_CTR\t\t= 0x13, \n\tPHY_BCOM_RNO_CTR\t= 0x14, \n\n\tPHY_BCOM_AUX_CTRL\t= 0x18, \n\tPHY_BCOM_AUX_STAT\t= 0x19, \n\tPHY_BCOM_INT_STAT\t= 0x1a, \n\tPHY_BCOM_INT_MASK\t= 0x1b, \n};\n\n \nenum {\n\tPHY_MARV_CTRL\t\t= 0x00, \n\tPHY_MARV_STAT\t\t= 0x01, \n\tPHY_MARV_ID0\t\t= 0x02, \n\tPHY_MARV_ID1\t\t= 0x03, \n\tPHY_MARV_AUNE_ADV\t= 0x04, \n\tPHY_MARV_AUNE_LP\t= 0x05, \n\tPHY_MARV_AUNE_EXP\t= 0x06, \n\tPHY_MARV_NEPG\t\t= 0x07, \n\tPHY_MARV_NEPG_LP\t= 0x08, \n\t \n\tPHY_MARV_1000T_CTRL\t= 0x09, \n\tPHY_MARV_1000T_STAT\t= 0x0a, \n\tPHY_MARV_EXT_STAT\t= 0x0f, \n\tPHY_MARV_PHY_CTRL\t= 0x10, \n\tPHY_MARV_PHY_STAT\t= 0x11, \n\tPHY_MARV_INT_MASK\t= 0x12, \n\tPHY_MARV_INT_STAT\t= 0x13, \n\tPHY_MARV_EXT_CTRL\t= 0x14, \n\tPHY_MARV_RXE_CNT\t= 0x15, \n\tPHY_MARV_EXT_ADR\t= 0x16, \n\tPHY_MARV_PORT_IRQ\t= 0x17, \n\tPHY_MARV_LED_CTRL\t= 0x18, \n\tPHY_MARV_LED_OVER\t= 0x19, \n\tPHY_MARV_EXT_CTRL_2\t= 0x1a, \n\tPHY_MARV_EXT_P_STAT\t= 0x1b, \n\tPHY_MARV_CABLE_DIAG\t= 0x1c, \n\tPHY_MARV_PAGE_ADDR\t= 0x1d, \n\tPHY_MARV_PAGE_DATA\t= 0x1e, \n\n \n\tPHY_MARV_FE_LED_PAR\t= 0x16, \n\tPHY_MARV_FE_LED_SER\t= 0x17, \n\tPHY_MARV_FE_VCT_TX\t= 0x1a, \n\tPHY_MARV_FE_VCT_RX\t= 0x1b, \n\tPHY_MARV_FE_SPEC_2\t= 0x1c, \n};\n\nenum {\n\tPHY_CT_RESET\t= 1<<15,  \n\tPHY_CT_LOOP\t= 1<<14,  \n\tPHY_CT_SPS_LSB\t= 1<<13,  \n\tPHY_CT_ANE\t= 1<<12,  \n\tPHY_CT_PDOWN\t= 1<<11,  \n\tPHY_CT_ISOL\t= 1<<10,  \n\tPHY_CT_RE_CFG\t= 1<<9,  \n\tPHY_CT_DUP_MD\t= 1<<8,  \n\tPHY_CT_COL_TST\t= 1<<7,  \n\tPHY_CT_SPS_MSB\t= 1<<6,  \n};\n\nenum {\n\tPHY_CT_SP1000\t= PHY_CT_SPS_MSB,  \n\tPHY_CT_SP100\t= PHY_CT_SPS_LSB,  \n\tPHY_CT_SP10\t= 0,\t\t   \n};\n\nenum {\n\tPHY_ST_EXT_ST\t= 1<<8,  \n\n\tPHY_ST_PRE_SUP\t= 1<<6,  \n\tPHY_ST_AN_OVER\t= 1<<5,  \n\tPHY_ST_REM_FLT\t= 1<<4,  \n\tPHY_ST_AN_CAP\t= 1<<3,  \n\tPHY_ST_LSYNC\t= 1<<2,  \n\tPHY_ST_JAB_DET\t= 1<<1,  \n\tPHY_ST_EXT_REG\t= 1<<0,  \n};\n\nenum {\n\tPHY_I1_OUI_MSK\t= 0x3f<<10,  \n\tPHY_I1_MOD_NUM\t= 0x3f<<4,  \n\tPHY_I1_REV_MSK\t= 0xf,  \n};\n\n \nenum {\n\tPHY_BCOM_ID1_A1\t= 0x6041,\n\tPHY_BCOM_ID1_B2 = 0x6043,\n\tPHY_BCOM_ID1_C0\t= 0x6044,\n\tPHY_BCOM_ID1_C5\t= 0x6047,\n};\n\n \nenum {\n\tPHY_MARV_ID0_VAL= 0x0141,  \n\tPHY_MARV_ID1_B0\t= 0x0C23,  \n\tPHY_MARV_ID1_B2\t= 0x0C25,  \n\tPHY_MARV_ID1_C2\t= 0x0CC2,  \n\tPHY_MARV_ID1_Y2\t= 0x0C91,  \n};\n\n \nenum {\n\tPHY_AN_NXT_PG\t= 1<<15,  \n\tPHY_AN_ACK\t= 1<<14,  \n\tPHY_AN_RF\t= 1<<13,  \n\n\tPHY_AN_PAUSE_ASYM = 1<<11, \n\tPHY_AN_PAUSE_CAP = 1<<10,  \n\tPHY_AN_100BASE4\t= 1<<9,  \n\tPHY_AN_100FULL\t= 1<<8,  \n\tPHY_AN_100HALF\t= 1<<7,  \n\tPHY_AN_10FULL\t= 1<<6,  \n\tPHY_AN_10HALF\t= 1<<5,  \n\tPHY_AN_CSMA\t= 1<<0,  \n\tPHY_AN_SEL\t= 0x1f,  \n\tPHY_AN_FULL\t= PHY_AN_100FULL | PHY_AN_10FULL | PHY_AN_CSMA,\n\tPHY_AN_ALL\t= PHY_AN_10HALF | PHY_AN_10FULL |\n\t\t  \t  PHY_AN_100HALF | PHY_AN_100FULL,\n};\n\n \nenum {\n\tPHY_X_AN_NXT_PG\t= 1<<15,  \n\tPHY_X_AN_ACK\t= 1<<14,  \n\tPHY_X_AN_RFB\t= 3<<12, \n\n\tPHY_X_AN_PAUSE\t= 3<<7, \n\tPHY_X_AN_HD\t= 1<<6,  \n\tPHY_X_AN_FD\t= 1<<5,  \n};\n\n \nenum {\n\tPHY_X_P_NO_PAUSE= 0<<7, \n\tPHY_X_P_SYM_MD\t= 1<<7,  \n\tPHY_X_P_ASYM_MD\t= 2<<7, \n\tPHY_X_P_BOTH_MD\t= 3<<7, \n};\n\n\n \nenum {\n\tPHY_X_EX_FD\t= 1<<15,  \n\tPHY_X_EX_HD\t= 1<<14,  \n};\n\n \nenum {\n\tPHY_X_RS_PAUSE\t= 3<<7,\t \n\tPHY_X_RS_HD\t= 1<<6,\t \n\tPHY_X_RS_FD\t= 1<<5,\t \n\tPHY_X_RS_ABLMIS = 1<<4,\t \n\tPHY_X_RS_PAUMIS = 1<<3,\t \n};\n\n \nenum {\n\tX_RFB_OK\t= 0<<12, \n\tX_RFB_LF\t= 1<<12, \n\tX_RFB_OFF\t= 2<<12, \n\tX_RFB_AN_ERR\t= 3<<12, \n};\n\n \n \nenum {\n\tPHY_B_1000C_TEST\t= 7<<13, \n\tPHY_B_1000C_MSE\t= 1<<12,  \n\tPHY_B_1000C_MSC\t= 1<<11,  \n\tPHY_B_1000C_RD\t= 1<<10,  \n\tPHY_B_1000C_AFD\t= 1<<9,  \n\tPHY_B_1000C_AHD\t= 1<<8,  \n};\n\n \n \nenum {\n\tPHY_B_1000S_MSF\t= 1<<15,  \n\tPHY_B_1000S_MSR\t= 1<<14,  \n\tPHY_B_1000S_LRS\t= 1<<13,  \n\tPHY_B_1000S_RRS\t= 1<<12,  \n\tPHY_B_1000S_LP_FD\t= 1<<11,  \n\tPHY_B_1000S_LP_HD\t= 1<<10,  \n\t\t\t\t\t\t\t\t\t \n\tPHY_B_1000S_IEC\t= 0xff,  \n};\n\n \nenum {\n\tPHY_B_ES_X_FD_CAP\t= 1<<15,  \n\tPHY_B_ES_X_HD_CAP\t= 1<<14,  \n\tPHY_B_ES_T_FD_CAP\t= 1<<13,  \n\tPHY_B_ES_T_HD_CAP\t= 1<<12,  \n};\n\n \nenum {\n\tPHY_B_PEC_MAC_PHY\t= 1<<15,  \n\tPHY_B_PEC_DIS_CROSS\t= 1<<14,  \n\tPHY_B_PEC_TX_DIS\t= 1<<13,  \n\tPHY_B_PEC_INT_DIS\t= 1<<12,  \n\tPHY_B_PEC_F_INT\t= 1<<11,  \n\tPHY_B_PEC_BY_45\t= 1<<10,  \n\tPHY_B_PEC_BY_SCR\t= 1<<9,  \n\tPHY_B_PEC_BY_MLT3\t= 1<<8,  \n\tPHY_B_PEC_BY_RXA\t= 1<<7,  \n\tPHY_B_PEC_RES_SCR\t= 1<<6,  \n\tPHY_B_PEC_EN_LTR\t= 1<<5,  \n\tPHY_B_PEC_LED_ON\t= 1<<4,  \n\tPHY_B_PEC_LED_OFF\t= 1<<3,  \n\tPHY_B_PEC_EX_IPG\t= 1<<2,  \n\tPHY_B_PEC_3_LED\t= 1<<1,  \n\tPHY_B_PEC_HIGH_LA\t= 1<<0,  \n};\n\n \nenum {\n\tPHY_B_PES_CROSS_STAT\t= 1<<13,  \n\tPHY_B_PES_INT_STAT\t= 1<<12,  \n\tPHY_B_PES_RRS\t= 1<<11,  \n\tPHY_B_PES_LRS\t= 1<<10,  \n\tPHY_B_PES_LOCKED\t= 1<<9,  \n\tPHY_B_PES_LS\t= 1<<8,  \n\tPHY_B_PES_RF\t= 1<<7,  \n\tPHY_B_PES_CE_ER\t= 1<<6,  \n\tPHY_B_PES_BAD_SSD\t= 1<<5,  \n\tPHY_B_PES_BAD_ESD\t= 1<<4,  \n\tPHY_B_PES_RX_ER\t= 1<<3,  \n\tPHY_B_PES_TX_ER\t= 1<<2,  \n\tPHY_B_PES_LOCK_ER\t= 1<<1,  \n\tPHY_B_PES_MLT3_ER\t= 1<<0,  \n};\n\n \n \nenum {\n\tPHY_B_AN_RF\t= 1<<13,  \n\n\tPHY_B_AN_ASP\t= 1<<11,  \n\tPHY_B_AN_PC\t= 1<<10,  \n};\n\n\n \nenum {\n\tPHY_B_FC_CTR\t= 0xff,  \n\n \n\tPHY_B_RC_LOC_MSK\t= 0xff00,  \n\tPHY_B_RC_REM_MSK\t= 0x00ff,  \n\n \n\tPHY_B_AC_L_SQE\t\t= 1<<15,  \n\tPHY_B_AC_LONG_PACK\t= 1<<14,  \n\tPHY_B_AC_ER_CTRL\t= 3<<12, \n\t\t\t\t\t\t\t\t\t \n\tPHY_B_AC_TX_TST\t= 1<<10,  \n\t\t\t\t\t\t\t\t\t \n\tPHY_B_AC_DIS_PRF\t= 1<<7,  \n\t\t\t\t\t\t\t\t\t \n\tPHY_B_AC_DIS_PM\t= 1<<5,  \n\t\t\t\t\t\t\t\t\t \n\tPHY_B_AC_DIAG\t= 1<<3,  \n};\n\n \nenum {\n\tPHY_B_AS_AN_C\t= 1<<15,  \n\tPHY_B_AS_AN_CA\t= 1<<14,  \n\tPHY_B_AS_ANACK_D\t= 1<<13,  \n\tPHY_B_AS_ANAB_D\t= 1<<12,  \n\tPHY_B_AS_NPW\t= 1<<11,  \n\tPHY_B_AS_AN_RES_MSK\t= 7<<8, \n\tPHY_B_AS_PDF\t= 1<<7,  \n\tPHY_B_AS_RF\t= 1<<6,  \n\tPHY_B_AS_ANP_R\t= 1<<5,  \n\tPHY_B_AS_LP_ANAB\t= 1<<4,  \n\tPHY_B_AS_LP_NPAB\t= 1<<3,  \n\tPHY_B_AS_LS\t= 1<<2,  \n\tPHY_B_AS_PRR\t= 1<<1,  \n\tPHY_B_AS_PRT\t= 1<<0,  \n};\n#define PHY_B_AS_PAUSE_MSK\t(PHY_B_AS_PRR | PHY_B_AS_PRT)\n\n \n \nenum {\n\tPHY_B_IS_PSE\t= 1<<14,  \n\tPHY_B_IS_MDXI_SC\t= 1<<13,  \n\tPHY_B_IS_HCT\t= 1<<12,  \n\tPHY_B_IS_LCT\t= 1<<11,  \n\tPHY_B_IS_AN_PR\t= 1<<10,  \n\tPHY_B_IS_NO_HDCL\t= 1<<9,  \n\tPHY_B_IS_NO_HDC\t= 1<<8,  \n\tPHY_B_IS_NEG_USHDC\t= 1<<7,  \n\tPHY_B_IS_SCR_S_ER\t= 1<<6,  \n\tPHY_B_IS_RRS_CHANGE\t= 1<<5,  \n\tPHY_B_IS_LRS_CHANGE\t= 1<<4,  \n\tPHY_B_IS_DUP_CHANGE\t= 1<<3,  \n\tPHY_B_IS_LSP_CHANGE\t= 1<<2,  \n\tPHY_B_IS_LST_CHANGE\t= 1<<1,  \n\tPHY_B_IS_CRC_ER\t= 1<<0,  \n};\n#define PHY_B_DEF_MSK\t\\\n\t(~(PHY_B_IS_PSE | PHY_B_IS_AN_PR | PHY_B_IS_DUP_CHANGE | \\\n\t    PHY_B_IS_LSP_CHANGE | PHY_B_IS_LST_CHANGE))\n\n \nenum {\n\tPHY_B_P_NO_PAUSE\t= 0<<10, \n\tPHY_B_P_SYM_MD\t= 1<<10,  \n\tPHY_B_P_ASYM_MD\t= 2<<10, \n\tPHY_B_P_BOTH_MD\t= 3<<10, \n};\n \nenum {\n\tPHY_B_RES_1000FD\t= 7<<8, \n\tPHY_B_RES_1000HD\t= 6<<8, \n};\n\n \nenum {\n\tPHY_M_AN_NXT_PG\t= 1<<15,  \n\tPHY_M_AN_ACK\t= 1<<14,  \n\tPHY_M_AN_RF\t= 1<<13,  \n\n\tPHY_M_AN_ASP\t= 1<<11,  \n\tPHY_M_AN_PC\t= 1<<10,  \n\tPHY_M_AN_100_T4\t= 1<<9,  \n\tPHY_M_AN_100_FD\t= 1<<8,  \n\tPHY_M_AN_100_HD\t= 1<<7,  \n\tPHY_M_AN_10_FD\t= 1<<6,  \n\tPHY_M_AN_10_HD\t= 1<<5,  \n\tPHY_M_AN_SEL_MSK =0x1f<<4,\t \n};\n\n \nenum {\n\tPHY_M_AN_ASP_X\t\t= 1<<8,  \n\tPHY_M_AN_PC_X\t\t= 1<<7,  \n\tPHY_M_AN_1000X_AHD\t= 1<<6,  \n\tPHY_M_AN_1000X_AFD\t= 1<<5,  \n};\n\n \nenum {\n\tPHY_M_P_NO_PAUSE_X\t= 0<<7, \n\tPHY_M_P_SYM_MD_X\t= 1<<7,  \n\tPHY_M_P_ASYM_MD_X\t= 2<<7, \n\tPHY_M_P_BOTH_MD_X\t= 3<<7, \n};\n\n \nenum {\n\tPHY_M_1000C_TEST= 7<<13, \n\tPHY_M_1000C_MSE\t= 1<<12,  \n\tPHY_M_1000C_MSC\t= 1<<11,  \n\tPHY_M_1000C_MPD\t= 1<<10,  \n\tPHY_M_1000C_AFD\t= 1<<9,  \n\tPHY_M_1000C_AHD\t= 1<<8,  \n};\n\n \nenum {\n\tPHY_M_PC_TX_FFD_MSK\t= 3<<14, \n\tPHY_M_PC_RX_FFD_MSK\t= 3<<12, \n\tPHY_M_PC_ASS_CRS_TX\t= 1<<11,  \n\tPHY_M_PC_FL_GOOD\t= 1<<10,  \n\tPHY_M_PC_EN_DET_MSK\t= 3<<8, \n\tPHY_M_PC_ENA_EXT_D\t= 1<<7,  \n\tPHY_M_PC_MDIX_MSK\t= 3<<5, \n\tPHY_M_PC_DIS_125CLK\t= 1<<4,  \n\tPHY_M_PC_MAC_POW_UP\t= 1<<3,  \n\tPHY_M_PC_SQE_T_ENA\t= 1<<2,  \n\tPHY_M_PC_POL_R_DIS\t= 1<<1,  \n\tPHY_M_PC_DIS_JABBER\t= 1<<0,  \n};\n\nenum {\n\tPHY_M_PC_EN_DET\t\t= 2<<8,\t \n\tPHY_M_PC_EN_DET_PLUS\t= 3<<8,  \n};\n\nenum {\n\tPHY_M_PC_MAN_MDI\t= 0,  \n\tPHY_M_PC_MAN_MDIX\t= 1,  \n\tPHY_M_PC_ENA_AUTO\t= 3,  \n};\n\n \nenum {\n\tPHY_M_PC_ENA_DTE_DT\t= 1<<15,  \n\tPHY_M_PC_ENA_ENE_DT\t= 1<<14,  \n\tPHY_M_PC_DIS_NLP_CK\t= 1<<13,  \n\tPHY_M_PC_ENA_LIP_NP\t= 1<<12,  \n\tPHY_M_PC_DIS_NLP_GN\t= 1<<11,  \n\n\tPHY_M_PC_DIS_SCRAMB\t= 1<<9,  \n\tPHY_M_PC_DIS_FEFI\t= 1<<8,  \n\n\tPHY_M_PC_SH_TP_SEL\t= 1<<6,  \n\tPHY_M_PC_RX_FD_MSK\t= 3<<2, \n};\n\n \nenum {\n\tPHY_M_PS_SPEED_MSK\t= 3<<14,  \n\tPHY_M_PS_SPEED_1000\t= 1<<15,  \n\tPHY_M_PS_SPEED_100\t= 1<<14,  \n\tPHY_M_PS_SPEED_10\t= 0,\t  \n\tPHY_M_PS_FULL_DUP\t= 1<<13,  \n\tPHY_M_PS_PAGE_REC\t= 1<<12,  \n\tPHY_M_PS_SPDUP_RES\t= 1<<11,  \n\tPHY_M_PS_LINK_UP\t= 1<<10,  \n\tPHY_M_PS_CABLE_MSK\t= 7<<7,   \n\tPHY_M_PS_MDI_X_STAT\t= 1<<6,   \n\tPHY_M_PS_DOWNS_STAT\t= 1<<5,   \n\tPHY_M_PS_ENDET_STAT\t= 1<<4,   \n\tPHY_M_PS_TX_P_EN\t= 1<<3,   \n\tPHY_M_PS_RX_P_EN\t= 1<<2,   \n\tPHY_M_PS_POL_REV\t= 1<<1,   \n\tPHY_M_PS_JABBER\t\t= 1<<0,   \n};\n\n#define PHY_M_PS_PAUSE_MSK\t(PHY_M_PS_TX_P_EN | PHY_M_PS_RX_P_EN)\n\n \nenum {\n\tPHY_M_PS_DTE_DETECT\t= 1<<15,  \n\tPHY_M_PS_RES_SPEED\t= 1<<14,  \n};\n\nenum {\n\tPHY_M_IS_AN_ERROR\t= 1<<15,  \n\tPHY_M_IS_LSP_CHANGE\t= 1<<14,  \n\tPHY_M_IS_DUP_CHANGE\t= 1<<13,  \n\tPHY_M_IS_AN_PR\t\t= 1<<12,  \n\tPHY_M_IS_AN_COMPL\t= 1<<11,  \n\tPHY_M_IS_LST_CHANGE\t= 1<<10,  \n\tPHY_M_IS_SYMB_ERROR\t= 1<<9,  \n\tPHY_M_IS_FALSE_CARR\t= 1<<8,  \n\tPHY_M_IS_FIFO_ERROR\t= 1<<7,  \n\tPHY_M_IS_MDI_CHANGE\t= 1<<6,  \n\tPHY_M_IS_DOWNSH_DET\t= 1<<5,  \n\tPHY_M_IS_END_CHANGE\t= 1<<4,  \n\n\tPHY_M_IS_DTE_CHANGE\t= 1<<2,  \n\tPHY_M_IS_POL_CHANGE\t= 1<<1,  \n\tPHY_M_IS_JABBER\t\t= 1<<0,  \n\n\tPHY_M_IS_DEF_MSK\t= PHY_M_IS_AN_ERROR | PHY_M_IS_LSP_CHANGE |\n\t\t\t\t  PHY_M_IS_LST_CHANGE | PHY_M_IS_FIFO_ERROR,\n\n\tPHY_M_IS_AN_MSK\t\t= PHY_M_IS_AN_ERROR | PHY_M_IS_AN_COMPL,\n};\n\n \nenum {\n\tPHY_M_EC_ENA_BC_EXT = 1<<15,  \n\tPHY_M_EC_ENA_LIN_LB = 1<<14,  \n\n\tPHY_M_EC_DIS_LINK_P = 1<<12,  \n\tPHY_M_EC_M_DSC_MSK  = 3<<10,  \n\t\t\t\t\t \n\tPHY_M_EC_S_DSC_MSK  = 3<<8,   \n\t\t\t\t        \n\tPHY_M_EC_M_DSC_MSK2  = 7<<9,  \n\t\t\t\t\t \n\tPHY_M_EC_DOWN_S_ENA  = 1<<8,  \n\t\t\t\t\t \n\tPHY_M_EC_RX_TIM_CT   = 1<<7,  \n\tPHY_M_EC_MAC_S_MSK   = 7<<4,  \n\tPHY_M_EC_FIB_AN_ENA  = 1<<3,  \n\tPHY_M_EC_DTE_D_ENA   = 1<<2,  \n\tPHY_M_EC_TX_TIM_CT   = 1<<1,  \n\tPHY_M_EC_TRANS_DIS   = 1<<0,  };\n\n#define PHY_M_EC_M_DSC(x)\t((u16)(x)<<10)  \n#define PHY_M_EC_S_DSC(x)\t((u16)(x)<<8)  \n#define PHY_M_EC_MAC_S(x)\t((u16)(x)<<4)  \n\n#define PHY_M_EC_M_DSC_2(x)\t((u16)(x)<<9)  \n\t\t\t\t\t\t\t\t\t\t\t \nenum {\n\tMAC_TX_CLK_0_MHZ\t= 2,\n\tMAC_TX_CLK_2_5_MHZ\t= 6,\n\tMAC_TX_CLK_25_MHZ \t= 7,\n};\n\n \nenum {\n\tPHY_M_LEDC_DIS_LED\t= 1<<15,  \n\tPHY_M_LEDC_PULS_MSK\t= 7<<12, \n\tPHY_M_LEDC_F_INT\t= 1<<11,  \n\tPHY_M_LEDC_BL_R_MSK\t= 7<<8, \n\tPHY_M_LEDC_DP_C_LSB\t= 1<<7,  \n\tPHY_M_LEDC_TX_C_LSB\t= 1<<6,  \n\tPHY_M_LEDC_LK_C_MSK\t= 7<<3, \n\t\t\t\t\t \n};\n#define PHY_M_LED_PULS_DUR(x)\t(((u16)(x)<<12) & PHY_M_LEDC_PULS_MSK)\n#define PHY_M_LED_BLINK_RT(x)\t(((u16)(x)<<8) & PHY_M_LEDC_BL_R_MSK)\n\nenum {\n\tPHY_M_LEDC_LINK_MSK\t= 3<<3,  \n\t\t\t\t\t \n\tPHY_M_LEDC_DP_CTRL\t= 1<<2,  \n\tPHY_M_LEDC_DP_C_MSB\t= 1<<2,  \n\tPHY_M_LEDC_RX_CTRL\t= 1<<1,  \n\tPHY_M_LEDC_TX_CTRL\t= 1<<0,  \n\tPHY_M_LEDC_TX_C_MSB\t= 1<<0,  \n};\n\nenum {\n\tPULS_NO_STR\t= 0,  \n\tPULS_21MS\t= 1,  \n\tPULS_42MS\t= 2,  \n\tPULS_84MS\t= 3,  \n\tPULS_170MS\t= 4,  \n\tPULS_340MS\t= 5,  \n\tPULS_670MS\t= 6,  \n\tPULS_1300MS\t= 7,  \n};\n\n\nenum {\n\tBLINK_42MS\t= 0,  \n\tBLINK_84MS\t= 1,  \n\tBLINK_170MS\t= 2,  \n\tBLINK_340MS\t= 3,  \n\tBLINK_670MS\t= 4,  \n};\n\n \n#define PHY_M_LED_MO_SGMII(x)\t((x)<<14)  \n\t\t\t\t\t\t\t\t\t\t \n#define PHY_M_LED_MO_DUP(x)\t((x)<<10)  \n#define PHY_M_LED_MO_10(x)\t((x)<<8)  \n#define PHY_M_LED_MO_100(x)\t((x)<<6)  \n#define PHY_M_LED_MO_1000(x)\t((x)<<4)  \n#define PHY_M_LED_MO_RX(x)\t((x)<<2)  \n#define PHY_M_LED_MO_TX(x)\t((x)<<0)  \n\nenum {\n\tMO_LED_NORM\t= 0,\n\tMO_LED_BLINK\t= 1,\n\tMO_LED_OFF\t= 2,\n\tMO_LED_ON\t= 3,\n};\n\n \nenum {\n\tPHY_M_EC2_FI_IMPED\t= 1<<6,  \n\tPHY_M_EC2_FO_IMPED\t= 1<<5,  \n\tPHY_M_EC2_FO_M_CLK\t= 1<<4,  \n\tPHY_M_EC2_FO_BOOST\t= 1<<3,  \n\tPHY_M_EC2_FO_AM_MSK\t= 7,  \n};\n\n \nenum {\n\tPHY_M_FC_AUTO_SEL\t= 1<<15,  \n\tPHY_M_FC_AN_REG_ACC\t= 1<<14,  \n\tPHY_M_FC_RESOLUTION\t= 1<<13,  \n\tPHY_M_SER_IF_AN_BP\t= 1<<12,  \n\tPHY_M_SER_IF_BP_ST\t= 1<<11,  \n\tPHY_M_IRQ_POLARITY\t= 1<<10,  \n\tPHY_M_DIS_AUT_MED\t= 1<<9,  \n\t\t\t\t\t\t\t\t\t \n\t\t\t\t\t\t\t\t \n\tPHY_M_UNDOC1\t= 1<<7,  \n\tPHY_M_DTE_POW_STAT\t= 1<<4,  \n\tPHY_M_MODE_MASK\t= 0xf,  \n};\n\n \nenum {\n\tPHY_M_CABD_ENA_TEST\t= 1<<15,  \n\tPHY_M_CABD_DIS_WAIT\t= 1<<15,  \n\t\t\t\t\t \n\tPHY_M_CABD_STAT_MSK\t= 3<<13,  \n\tPHY_M_CABD_AMPL_MSK\t= 0x1f<<8,  \n\t\t\t\t\t \n\tPHY_M_CABD_DIST_MSK\t= 0xff,  \n};\n\n \nenum {\n\tCABD_STAT_NORMAL= 0,\n\tCABD_STAT_SHORT\t= 1,\n\tCABD_STAT_OPEN\t= 2,\n\tCABD_STAT_FAIL\t= 3,\n};\n\n \n \n\t\t\t\t\t\t\t\t\t \nenum {\n\tPHY_M_FELP_LED2_MSK = 0xf<<8,\t \n\tPHY_M_FELP_LED1_MSK = 0xf<<4,\t \n\tPHY_M_FELP_LED0_MSK = 0xf,  \n};\n\n#define PHY_M_FELP_LED2_CTRL(x)\t(((x)<<8) & PHY_M_FELP_LED2_MSK)\n#define PHY_M_FELP_LED1_CTRL(x)\t(((x)<<4) & PHY_M_FELP_LED1_MSK)\n#define PHY_M_FELP_LED0_CTRL(x)\t(((x)<<0) & PHY_M_FELP_LED0_MSK)\n\nenum {\n\tLED_PAR_CTRL_COLX\t= 0x00,\n\tLED_PAR_CTRL_ERROR\t= 0x01,\n\tLED_PAR_CTRL_DUPLEX\t= 0x02,\n\tLED_PAR_CTRL_DP_COL\t= 0x03,\n\tLED_PAR_CTRL_SPEED\t= 0x04,\n\tLED_PAR_CTRL_LINK\t= 0x05,\n\tLED_PAR_CTRL_TX\t\t= 0x06,\n\tLED_PAR_CTRL_RX\t\t= 0x07,\n\tLED_PAR_CTRL_ACT\t= 0x08,\n\tLED_PAR_CTRL_LNK_RX\t= 0x09,\n\tLED_PAR_CTRL_LNK_AC\t= 0x0a,\n\tLED_PAR_CTRL_ACT_BL\t= 0x0b,\n\tLED_PAR_CTRL_TX_BL\t= 0x0c,\n\tLED_PAR_CTRL_RX_BL\t= 0x0d,\n\tLED_PAR_CTRL_COL_BL\t= 0x0e,\n\tLED_PAR_CTRL_INACT\t= 0x0f\n};\n\n \nenum {\n\tPHY_M_FESC_DIS_WAIT\t= 1<<2,  \n\tPHY_M_FESC_ENA_MCLK\t= 1<<1,  \n\tPHY_M_FESC_SEL_CL_A\t= 1<<0,  \n};\n\n\n \nenum {\n\tPHY_M_LEDC_LOS_MSK\t= 0xf<<12,  \n\tPHY_M_LEDC_INIT_MSK\t= 0xf<<8,  \n\tPHY_M_LEDC_STA1_MSK\t= 0xf<<4,  \n\tPHY_M_LEDC_STA0_MSK\t= 0xf,  \n};\n\n#define PHY_M_LEDC_LOS_CTRL(x)\t(((x)<<12) & PHY_M_LEDC_LOS_MSK)\n#define PHY_M_LEDC_INIT_CTRL(x)\t(((x)<<8) & PHY_M_LEDC_INIT_MSK)\n#define PHY_M_LEDC_STA1_CTRL(x)\t(((x)<<4) & PHY_M_LEDC_STA1_MSK)\n#define PHY_M_LEDC_STA0_CTRL(x)\t(((x)<<0) & PHY_M_LEDC_STA0_MSK)\n\n \n \nenum {\n\tGM_GP_STAT\t= 0x0000,\t \n\tGM_GP_CTRL\t= 0x0004,\t \n\tGM_TX_CTRL\t= 0x0008,\t \n\tGM_RX_CTRL\t= 0x000c,\t \n\tGM_TX_FLOW_CTRL\t= 0x0010,\t \n\tGM_TX_PARAM\t= 0x0014,\t \n\tGM_SERIAL_MODE\t= 0x0018,\t \n \n\tGM_SRC_ADDR_1L\t= 0x001c,\t \n\tGM_SRC_ADDR_1M\t= 0x0020,\t \n\tGM_SRC_ADDR_1H\t= 0x0024,\t \n\tGM_SRC_ADDR_2L\t= 0x0028,\t \n\tGM_SRC_ADDR_2M\t= 0x002c,\t \n\tGM_SRC_ADDR_2H\t= 0x0030,\t \n\n \n\tGM_MC_ADDR_H1\t= 0x0034,\t \n\tGM_MC_ADDR_H2\t= 0x0038,\t \n\tGM_MC_ADDR_H3\t= 0x003c,\t \n\tGM_MC_ADDR_H4\t= 0x0040,\t \n\n \n\tGM_TX_IRQ_SRC\t= 0x0044,\t \n\tGM_RX_IRQ_SRC\t= 0x0048,\t \n\tGM_TR_IRQ_SRC\t= 0x004c,\t \n\n \n\tGM_TX_IRQ_MSK\t= 0x0050,\t \n\tGM_RX_IRQ_MSK\t= 0x0054,\t \n\tGM_TR_IRQ_MSK\t= 0x0058,\t \n\n \n\tGM_SMI_CTRL\t= 0x0080,\t \n\tGM_SMI_DATA\t= 0x0084,\t \n\tGM_PHY_ADDR\t= 0x0088,\t \n};\n\n \n#define GM_MIB_CNT_BASE\t0x0100\t\t \n#define GM_MIB_CNT_SIZE\t44\t\t \n\n \nenum {\n\tGM_RXF_UC_OK  = GM_MIB_CNT_BASE + 0,\t \n\tGM_RXF_BC_OK\t= GM_MIB_CNT_BASE + 8,\t \n\tGM_RXF_MPAUSE\t= GM_MIB_CNT_BASE + 16,\t \n\tGM_RXF_MC_OK\t= GM_MIB_CNT_BASE + 24,\t \n\tGM_RXF_FCS_ERR\t= GM_MIB_CNT_BASE + 32,\t \n\t \n\tGM_RXO_OK_LO\t= GM_MIB_CNT_BASE + 48,\t \n\tGM_RXO_OK_HI\t= GM_MIB_CNT_BASE + 56,\t \n\tGM_RXO_ERR_LO\t= GM_MIB_CNT_BASE + 64,\t \n\tGM_RXO_ERR_HI\t= GM_MIB_CNT_BASE + 72,\t \n\tGM_RXF_SHT\t= GM_MIB_CNT_BASE + 80,\t \n\tGM_RXE_FRAG\t= GM_MIB_CNT_BASE + 88,\t \n\tGM_RXF_64B\t= GM_MIB_CNT_BASE + 96,\t \n\tGM_RXF_127B\t= GM_MIB_CNT_BASE + 104,\t \n\tGM_RXF_255B\t= GM_MIB_CNT_BASE + 112,\t \n\tGM_RXF_511B\t= GM_MIB_CNT_BASE + 120,\t \n\tGM_RXF_1023B\t= GM_MIB_CNT_BASE + 128,\t \n\tGM_RXF_1518B\t= GM_MIB_CNT_BASE + 136,\t \n\tGM_RXF_MAX_SZ\t= GM_MIB_CNT_BASE + 144,\t \n\tGM_RXF_LNG_ERR\t= GM_MIB_CNT_BASE + 152,\t \n\tGM_RXF_JAB_PKT\t= GM_MIB_CNT_BASE + 160,\t \n\t \n\tGM_RXE_FIFO_OV\t= GM_MIB_CNT_BASE + 176,\t \n\t \n\tGM_TXF_UC_OK\t= GM_MIB_CNT_BASE + 192,\t \n\tGM_TXF_BC_OK\t= GM_MIB_CNT_BASE + 200,\t \n\tGM_TXF_MPAUSE\t= GM_MIB_CNT_BASE + 208,\t \n\tGM_TXF_MC_OK\t= GM_MIB_CNT_BASE + 216,\t \n\tGM_TXO_OK_LO\t= GM_MIB_CNT_BASE + 224,\t \n\tGM_TXO_OK_HI\t= GM_MIB_CNT_BASE + 232,\t \n\tGM_TXF_64B\t= GM_MIB_CNT_BASE + 240,\t \n\tGM_TXF_127B\t= GM_MIB_CNT_BASE + 248,\t \n\tGM_TXF_255B\t= GM_MIB_CNT_BASE + 256,\t \n\tGM_TXF_511B\t= GM_MIB_CNT_BASE + 264,\t \n\tGM_TXF_1023B\t= GM_MIB_CNT_BASE + 272,\t \n\tGM_TXF_1518B\t= GM_MIB_CNT_BASE + 280,\t \n\tGM_TXF_MAX_SZ\t= GM_MIB_CNT_BASE + 288,\t \n\n\tGM_TXF_COL\t= GM_MIB_CNT_BASE + 304,\t \n\tGM_TXF_LAT_COL\t= GM_MIB_CNT_BASE + 312,\t \n\tGM_TXF_ABO_COL\t= GM_MIB_CNT_BASE + 320,\t \n\tGM_TXF_MUL_COL\t= GM_MIB_CNT_BASE + 328,\t \n\tGM_TXF_SNG_COL\t= GM_MIB_CNT_BASE + 336,\t \n\tGM_TXE_FIFO_UR\t= GM_MIB_CNT_BASE + 344,\t \n};\n\n \n \nenum {\n\tGM_GPSR_SPEED\t\t= 1<<15,  \n\tGM_GPSR_DUPLEX\t\t= 1<<14,  \n\tGM_GPSR_FC_TX_DIS\t= 1<<13,  \n\tGM_GPSR_LINK_UP\t\t= 1<<12,  \n\tGM_GPSR_PAUSE\t\t= 1<<11,  \n\tGM_GPSR_TX_ACTIVE\t= 1<<10,  \n\tGM_GPSR_EXC_COL\t\t= 1<<9,\t \n\tGM_GPSR_LAT_COL\t\t= 1<<8,\t \n\n\tGM_GPSR_PHY_ST_CH\t= 1<<5,\t \n\tGM_GPSR_GIG_SPEED\t= 1<<4,\t \n\tGM_GPSR_PART_MODE\t= 1<<3,\t \n\tGM_GPSR_FC_RX_DIS\t= 1<<2,\t \n\tGM_GPSR_PROM_EN\t\t= 1<<1,\t \n};\n\n \nenum {\n\tGM_GPCR_PROM_ENA\t= 1<<14,\t \n\tGM_GPCR_FC_TX_DIS\t= 1<<13,  \n\tGM_GPCR_TX_ENA\t\t= 1<<12,  \n\tGM_GPCR_RX_ENA\t\t= 1<<11,  \n\tGM_GPCR_BURST_ENA\t= 1<<10,  \n\tGM_GPCR_LOOP_ENA\t= 1<<9,\t \n\tGM_GPCR_PART_ENA\t= 1<<8,\t \n\tGM_GPCR_GIGS_ENA\t= 1<<7,\t \n\tGM_GPCR_FL_PASS\t\t= 1<<6,\t \n\tGM_GPCR_DUP_FULL\t= 1<<5,\t \n\tGM_GPCR_FC_RX_DIS\t= 1<<4,\t \n\tGM_GPCR_SPEED_100\t= 1<<3,    \n\tGM_GPCR_AU_DUP_DIS\t= 1<<2,\t \n\tGM_GPCR_AU_FCT_DIS\t= 1<<1,\t \n\tGM_GPCR_AU_SPD_DIS\t= 1<<0,\t \n};\n\n#define GM_GPCR_SPEED_1000\t(GM_GPCR_GIGS_ENA | GM_GPCR_SPEED_100)\n#define GM_GPCR_AU_ALL_DIS\t(GM_GPCR_AU_DUP_DIS | GM_GPCR_AU_FCT_DIS|GM_GPCR_AU_SPD_DIS)\n\n \nenum {\n\tGM_TXCR_FORCE_JAM\t= 1<<15,  \n\tGM_TXCR_CRC_DIS\t\t= 1<<14,  \n\tGM_TXCR_PAD_DIS\t\t= 1<<13,  \n\tGM_TXCR_COL_THR_MSK\t= 7<<10,  \n};\n\n#define TX_COL_THR(x)\t\t(((x)<<10) & GM_TXCR_COL_THR_MSK)\n#define TX_COL_DEF\t\t0x04\t \n\n \nenum {\n\tGM_RXCR_UCF_ENA\t= 1<<15,  \n\tGM_RXCR_MCF_ENA\t= 1<<14,  \n\tGM_RXCR_CRC_DIS\t= 1<<13,  \n\tGM_RXCR_PASS_FC\t= 1<<12,  \n};\n\n \nenum {\n\tGM_TXPA_JAMLEN_MSK\t= 0x03<<14,\t \n\tGM_TXPA_JAMIPG_MSK\t= 0x1f<<9,\t \n\tGM_TXPA_JAMDAT_MSK\t= 0x1f<<4,\t \n\n\tTX_JAM_LEN_DEF\t\t= 0x03,\n\tTX_JAM_IPG_DEF\t\t= 0x0b,\n\tTX_IPG_JAM_DEF\t\t= 0x1c,\n};\n\n#define TX_JAM_LEN_VAL(x)\t(((x)<<14) & GM_TXPA_JAMLEN_MSK)\n#define TX_JAM_IPG_VAL(x)\t(((x)<<9)  & GM_TXPA_JAMIPG_MSK)\n#define TX_IPG_JAM_DATA(x)\t(((x)<<4)  & GM_TXPA_JAMDAT_MSK)\n\n\n \nenum {\n\tGM_SMOD_DATABL_MSK\t= 0x1f<<11,  \n\tGM_SMOD_LIMIT_4\t\t= 1<<10,  \n\tGM_SMOD_VLAN_ENA\t= 1<<9,\t \n\tGM_SMOD_JUMBO_ENA\t= 1<<8,\t \n\t GM_SMOD_IPG_MSK\t= 0x1f\t \n};\n\n#define DATA_BLIND_VAL(x)\t(((x)<<11) & GM_SMOD_DATABL_MSK)\n#define DATA_BLIND_DEF\t\t0x04\n\n#define IPG_DATA_VAL(x)\t\t(x & GM_SMOD_IPG_MSK)\n#define IPG_DATA_DEF\t\t0x1e\n\n \nenum {\n\tGM_SMI_CT_PHY_A_MSK\t= 0x1f<<11,  \n\tGM_SMI_CT_REG_A_MSK\t= 0x1f<<6,  \n\tGM_SMI_CT_OP_RD\t\t= 1<<5,\t \n\tGM_SMI_CT_RD_VAL\t= 1<<4,\t \n\tGM_SMI_CT_BUSY\t\t= 1<<3,\t \n};\n\n#define GM_SMI_CT_PHY_AD(x)\t(((x)<<11) & GM_SMI_CT_PHY_A_MSK)\n#define GM_SMI_CT_REG_AD(x)\t(((x)<<6) & GM_SMI_CT_REG_A_MSK)\n\n \nenum {\n\tGM_PAR_MIB_CLR\t= 1<<5,\t \n\tGM_PAR_MIB_TST\t= 1<<4,\t \n};\n\n \nenum {\n\tGMR_FS_LEN\t= 0xffff<<16,  \n\tGMR_FS_LEN_SHIFT = 16,\n\tGMR_FS_VLAN\t= 1<<13,  \n\tGMR_FS_JABBER\t= 1<<12,  \n\tGMR_FS_UN_SIZE\t= 1<<11,  \n\tGMR_FS_MC\t= 1<<10,  \n\tGMR_FS_BC\t= 1<<9,  \n\tGMR_FS_RX_OK\t= 1<<8,  \n\tGMR_FS_GOOD_FC\t= 1<<7,  \n\tGMR_FS_BAD_FC\t= 1<<6,  \n\tGMR_FS_MII_ERR\t= 1<<5,  \n\tGMR_FS_LONG_ERR\t= 1<<4,  \n\tGMR_FS_FRAGMENT\t= 1<<3,  \n\n\tGMR_FS_CRC_ERR\t= 1<<1,  \n\tGMR_FS_RX_FF_OV\t= 1<<0,  \n\n \n\tGMR_FS_ANY_ERR\t= GMR_FS_CRC_ERR | GMR_FS_LONG_ERR |\n\t\t  \t  GMR_FS_MII_ERR | GMR_FS_BAD_FC | GMR_FS_GOOD_FC |\n\t\t\t  GMR_FS_JABBER,\n \n\tRX_FF_FL_DEF_MSK = GMR_FS_CRC_ERR | GMR_FS_RX_FF_OV |GMR_FS_MII_ERR |\n\t\t\t   GMR_FS_BAD_FC |  GMR_FS_UN_SIZE | GMR_FS_JABBER,\n};\n\n \nenum {\n\tGMF_WP_TST_ON\t= 1<<14,\t \n\tGMF_WP_TST_OFF\t= 1<<13,\t \n\tGMF_WP_STEP\t= 1<<12,\t \n\n\tGMF_RP_TST_ON\t= 1<<10,\t \n\tGMF_RP_TST_OFF\t= 1<<9,\t\t \n\tGMF_RP_STEP\t= 1<<8,\t\t \n\tGMF_RX_F_FL_ON\t= 1<<7,\t\t \n\tGMF_RX_F_FL_OFF\t= 1<<6,\t\t \n\tGMF_CLI_RX_FO\t= 1<<5,\t\t \n\tGMF_CLI_RX_FC\t= 1<<4,\t\t \n\tGMF_OPER_ON\t= 1<<3,\t\t \n\tGMF_OPER_OFF\t= 1<<2,\t\t \n\tGMF_RST_CLR\t= 1<<1,\t\t \n\tGMF_RST_SET\t= 1<<0,\t\t \n\n\tRX_GMF_FL_THR_DEF = 0xa,\t \n};\n\n\n \nenum {\n\tGMF_WSP_TST_ON\t= 1<<18,  \n\tGMF_WSP_TST_OFF\t= 1<<17,  \n\tGMF_WSP_STEP\t= 1<<16,  \n\n\tGMF_CLI_TX_FU\t= 1<<6,\t \n\tGMF_CLI_TX_FC\t= 1<<5,\t \n\tGMF_CLI_TX_PE\t= 1<<4,\t \n};\n\n \nenum {\n\tGMT_ST_START\t= 1<<2,\t \n\tGMT_ST_STOP\t= 1<<1,\t \n\tGMT_ST_CLR_IRQ\t= 1<<0,\t \n};\n\n \nenum {\n\tGMC_H_BURST_ON\t= 1<<7,\t \n\tGMC_H_BURST_OFF\t= 1<<6,\t \n\tGMC_F_LOOPB_ON\t= 1<<5,\t \n\tGMC_F_LOOPB_OFF\t= 1<<4,\t \n\tGMC_PAUSE_ON\t= 1<<3,\t \n\tGMC_PAUSE_OFF\t= 1<<2,\t \n\tGMC_RST_CLR\t= 1<<1,\t \n\tGMC_RST_SET\t= 1<<0,\t \n};\n\n \nenum {\n\tGPC_SEL_BDT\t= 1<<28,  \n\tGPC_INT_POL_HI\t= 1<<27,  \n\tGPC_75_OHM\t= 1<<26,  \n\tGPC_DIS_FC\t= 1<<25,  \n\tGPC_DIS_SLEEP\t= 1<<24,  \n\tGPC_HWCFG_M_3\t= 1<<23,  \n\tGPC_HWCFG_M_2\t= 1<<22,  \n\tGPC_HWCFG_M_1\t= 1<<21,  \n\tGPC_HWCFG_M_0\t= 1<<20,  \n\tGPC_ANEG_0\t= 1<<19,  \n\tGPC_ENA_XC\t= 1<<18,  \n\tGPC_DIS_125\t= 1<<17,  \n\tGPC_ANEG_3\t= 1<<16,  \n\tGPC_ANEG_2\t= 1<<15,  \n\tGPC_ANEG_1\t= 1<<14,  \n\tGPC_ENA_PAUSE\t= 1<<13,  \n\tGPC_PHYADDR_4\t= 1<<12,  \n\tGPC_PHYADDR_3\t= 1<<11,  \n\tGPC_PHYADDR_2\t= 1<<10,  \n\tGPC_PHYADDR_1\t= 1<<9,\t  \n\tGPC_PHYADDR_0\t= 1<<8,\t  \n\t\t\t\t\t\t \n\tGPC_RST_CLR\t= 1<<1,\t \n\tGPC_RST_SET\t= 1<<0,\t \n};\n\n#define GPC_HWCFG_GMII_COP (GPC_HWCFG_M_3|GPC_HWCFG_M_2 | GPC_HWCFG_M_1 | GPC_HWCFG_M_0)\n#define GPC_HWCFG_GMII_FIB (GPC_HWCFG_M_2 | GPC_HWCFG_M_1 | GPC_HWCFG_M_0)\n#define GPC_ANEG_ADV_ALL_M  (GPC_ANEG_3 | GPC_ANEG_2 | GPC_ANEG_1 | GPC_ANEG_0)\n\n \n#define GPC_FRC10MBIT_HALF\t0\n#define GPC_FRC10MBIT_FULL\tGPC_ANEG_0\n#define GPC_FRC100MBIT_HALF\tGPC_ANEG_1\n#define GPC_FRC100MBIT_FULL\t(GPC_ANEG_0 | GPC_ANEG_1)\n\n \n \n#define GPC_ADV_1000_HALF\tGPC_ANEG_2\n#define GPC_ADV_1000_FULL\tGPC_ANEG_3\n#define GPC_ADV_ALL\t\t(GPC_ANEG_2 | GPC_ANEG_3)\n\n \n \n#define GPC_FORCE_MASTER\t0\n#define GPC_FORCE_SLAVE\t\tGPC_ANEG_0\n#define GPC_PREF_MASTER\t\tGPC_ANEG_1\n#define GPC_PREF_SLAVE\t\t(GPC_ANEG_1 | GPC_ANEG_0)\n\n \n \nenum {\n\tGM_IS_TX_CO_OV\t= 1<<5,\t \n\tGM_IS_RX_CO_OV\t= 1<<4,\t \n\tGM_IS_TX_FF_UR\t= 1<<3,\t \n\tGM_IS_TX_COMPL\t= 1<<2,\t \n\tGM_IS_RX_FF_OR\t= 1<<1,\t \n\tGM_IS_RX_COMPL\t= 1<<0,\t \n\n#define GMAC_DEF_MSK\t(GM_IS_RX_FF_OR | GM_IS_TX_FF_UR)\n\n \n\t\t\t\t\t\t \n\tGMLC_RST_CLR\t= 1<<1,\t \n\tGMLC_RST_SET\t= 1<<0,\t \n\n\n \n\tWOL_CTL_LINK_CHG_OCC\t\t= 1<<15,\n\tWOL_CTL_MAGIC_PKT_OCC\t\t= 1<<14,\n\tWOL_CTL_PATTERN_OCC\t\t= 1<<13,\n\tWOL_CTL_CLEAR_RESULT\t\t= 1<<12,\n\tWOL_CTL_ENA_PME_ON_LINK_CHG\t= 1<<11,\n\tWOL_CTL_DIS_PME_ON_LINK_CHG\t= 1<<10,\n\tWOL_CTL_ENA_PME_ON_MAGIC_PKT\t= 1<<9,\n\tWOL_CTL_DIS_PME_ON_MAGIC_PKT\t= 1<<8,\n\tWOL_CTL_ENA_PME_ON_PATTERN\t= 1<<7,\n\tWOL_CTL_DIS_PME_ON_PATTERN\t= 1<<6,\n\tWOL_CTL_ENA_LINK_CHG_UNIT\t= 1<<5,\n\tWOL_CTL_DIS_LINK_CHG_UNIT\t= 1<<4,\n\tWOL_CTL_ENA_MAGIC_PKT_UNIT\t= 1<<3,\n\tWOL_CTL_DIS_MAGIC_PKT_UNIT\t= 1<<2,\n\tWOL_CTL_ENA_PATTERN_UNIT\t= 1<<1,\n\tWOL_CTL_DIS_PATTERN_UNIT\t= 1<<0,\n};\n\n#define WOL_CTL_DEFAULT\t\t\t\t\\\n\t(WOL_CTL_DIS_PME_ON_LINK_CHG |\t\\\n\tWOL_CTL_DIS_PME_ON_PATTERN |\t\\\n\tWOL_CTL_DIS_PME_ON_MAGIC_PKT |\t\\\n\tWOL_CTL_DIS_LINK_CHG_UNIT |\t\t\\\n\tWOL_CTL_DIS_PATTERN_UNIT |\t\t\\\n\tWOL_CTL_DIS_MAGIC_PKT_UNIT)\n\n \n#define WOL_CTL_PATT_ENA(x)\t(1 << (x))\n\n\n \nenum {\n\tXM_MMU_CMD\t= 0x0000,  \n\tXM_POFF\t\t= 0x0008,  \n\tXM_BURST\t= 0x000c,  \n\tXM_1L_VLAN_TAG\t= 0x0010,  \n\tXM_2L_VLAN_TAG\t= 0x0014,  \n\tXM_TX_CMD\t= 0x0020,  \n\tXM_TX_RT_LIM\t= 0x0024,  \n\tXM_TX_STIME\t= 0x0028,  \n\tXM_TX_IPG\t= 0x002c,  \n\tXM_RX_CMD\t= 0x0030,  \n\tXM_PHY_ADDR\t= 0x0034,  \n\tXM_PHY_DATA\t= 0x0038,  \n\tXM_GP_PORT\t= 0x0040,  \n\tXM_IMSK\t\t= 0x0044,  \n\tXM_ISRC\t\t= 0x0048,  \n\tXM_HW_CFG\t= 0x004c,  \n\tXM_TX_LO_WM\t= 0x0060,  \n\tXM_TX_HI_WM\t= 0x0062,  \n\tXM_TX_THR\t= 0x0064,  \n\tXM_HT_THR\t= 0x0066,  \n\tXM_PAUSE_DA\t= 0x0068,  \n\tXM_CTL_PARA\t= 0x0070,  \n\tXM_MAC_OPCODE\t= 0x0074,  \n\tXM_MAC_PTIME\t= 0x0076,  \n\tXM_TX_STAT\t= 0x0078,  \n\n\tXM_EXM_START\t= 0x0080,  \n#define XM_EXM(reg)\t(XM_EXM_START + ((reg) << 3))\n};\n\nenum {\n\tXM_SRC_CHK\t= 0x0100,  \n\tXM_SA\t\t= 0x0108,  \n\tXM_HSM\t\t= 0x0110,  \n\tXM_RX_LO_WM\t= 0x0118,  \n\tXM_RX_HI_WM\t= 0x011a,  \n\tXM_RX_THR\t= 0x011c,  \n\tXM_DEV_ID\t= 0x0120,  \n\tXM_MODE\t\t= 0x0124,  \n\tXM_LSA\t\t= 0x0128,  \n\tXM_TS_READ\t= 0x0130,  \n\tXM_TS_LOAD\t= 0x0134,  \n\tXM_STAT_CMD\t= 0x0200,  \n\tXM_RX_CNT_EV\t= 0x0204,  \n\tXM_TX_CNT_EV\t= 0x0208,  \n\tXM_RX_EV_MSK\t= 0x020c,  \n\tXM_TX_EV_MSK\t= 0x0210,  \n\tXM_TXF_OK\t= 0x0280,  \n\tXM_TXO_OK_HI\t= 0x0284,  \n\tXM_TXO_OK_LO\t= 0x0288,  \n\tXM_TXF_BC_OK\t= 0x028c,  \n\tXM_TXF_MC_OK\t= 0x0290,  \n\tXM_TXF_UC_OK\t= 0x0294,  \n\tXM_TXF_LONG\t= 0x0298,  \n\tXM_TXE_BURST\t= 0x029c,  \n\tXM_TXF_MPAUSE\t= 0x02a0,  \n\tXM_TXF_MCTRL\t= 0x02a4,  \n\tXM_TXF_SNG_COL\t= 0x02a8,  \n\tXM_TXF_MUL_COL\t= 0x02ac,  \n\tXM_TXF_ABO_COL\t= 0x02b0,  \n\tXM_TXF_LAT_COL\t= 0x02b4,  \n\tXM_TXF_DEF\t= 0x02b8,  \n\tXM_TXF_EX_DEF\t= 0x02bc,  \n\tXM_TXE_FIFO_UR\t= 0x02c0,  \n\tXM_TXE_CS_ERR\t= 0x02c4,  \n\tXM_TXP_UTIL\t= 0x02c8,  \n\tXM_TXF_64B\t= 0x02d0,  \n\tXM_TXF_127B\t= 0x02d4,  \n\tXM_TXF_255B\t= 0x02d8,  \n\tXM_TXF_511B\t= 0x02dc,  \n\tXM_TXF_1023B\t= 0x02e0,  \n\tXM_TXF_MAX_SZ\t= 0x02e4,  \n\tXM_RXF_OK\t= 0x0300,  \n\tXM_RXO_OK_HI\t= 0x0304,  \n\tXM_RXO_OK_LO\t= 0x0308,  \n\tXM_RXF_BC_OK\t= 0x030c,  \n\tXM_RXF_MC_OK\t= 0x0310,  \n\tXM_RXF_UC_OK\t= 0x0314,  \n\tXM_RXF_MPAUSE\t= 0x0318,  \n\tXM_RXF_MCTRL\t= 0x031c,  \n\tXM_RXF_INV_MP\t= 0x0320,  \n\tXM_RXF_INV_MOC\t= 0x0324,  \n\tXM_RXE_BURST\t= 0x0328,  \n\tXM_RXE_FMISS\t= 0x032c,  \n\tXM_RXF_FRA_ERR\t= 0x0330,  \n\tXM_RXE_FIFO_OV\t= 0x0334,  \n\tXM_RXF_JAB_PKT\t= 0x0338,  \n\tXM_RXE_CAR_ERR\t= 0x033c,  \n\tXM_RXF_LEN_ERR\t= 0x0340,  \n\tXM_RXE_SYM_ERR\t= 0x0344,  \n\tXM_RXE_SHT_ERR\t= 0x0348,  \n\tXM_RXE_RUNT\t= 0x034c,  \n\tXM_RXF_LNG_ERR\t= 0x0350,  \n\tXM_RXF_FCS_ERR\t= 0x0354,  \n\tXM_RXF_CEX_ERR\t= 0x035c,  \n\tXM_RXP_UTIL\t= 0x0360,  \n\tXM_RXF_64B\t= 0x0368,  \n\tXM_RXF_127B\t= 0x036c,  \n\tXM_RXF_255B\t= 0x0370,  \n\tXM_RXF_511B\t= 0x0374,  \n\tXM_RXF_1023B\t= 0x0378,  \n\tXM_RXF_MAX_SZ\t= 0x037c,  \n};\n\n \nenum {\n\tXM_MMU_PHY_RDY\t= 1<<12,  \n\tXM_MMU_PHY_BUSY\t= 1<<11,  \n\tXM_MMU_IGN_PF\t= 1<<10,  \n\tXM_MMU_MAC_LB\t= 1<<9,\t  \n\tXM_MMU_FRC_COL\t= 1<<7,\t  \n\tXM_MMU_SIM_COL\t= 1<<6,\t  \n\tXM_MMU_NO_PRE\t= 1<<5,\t  \n\tXM_MMU_GMII_FD\t= 1<<4,\t  \n\tXM_MMU_RAT_CTRL\t= 1<<3,\t  \n\tXM_MMU_GMII_LOOP= 1<<2,\t  \n\tXM_MMU_ENA_RX\t= 1<<1,\t  \n\tXM_MMU_ENA_TX\t= 1<<0,\t  \n};\n\n\n \nenum {\n\tXM_TX_BK2BK\t= 1<<6,\t \n\tXM_TX_ENC_BYP\t= 1<<5,\t \n\tXM_TX_SAM_LINE\t= 1<<4,\t \n\tXM_TX_NO_GIG_MD\t= 1<<3,\t \n\tXM_TX_NO_PRE\t= 1<<2,\t \n\tXM_TX_NO_CRC\t= 1<<1,\t \n\tXM_TX_AUTO_PAD\t= 1<<0,\t \n};\n\n \n#define XM_RT_LIM_MSK\t0x1f\t \n\n\n \n#define XM_STIME_MSK\t0x7f\t \n\n\n \n#define XM_IPG_MSK\t\t0xff\t \n\n\n \nenum {\n\tXM_RX_LENERR_OK\t= 1<<8,\t \n\t\t\t\t \n\tXM_RX_BIG_PK_OK\t= 1<<7,\t \n\t\t\t\t \n\tXM_RX_IPG_CAP\t= 1<<6,\t \n\tXM_RX_TP_MD\t= 1<<5,\t \n\tXM_RX_STRIP_FCS\t= 1<<4,\t \n\tXM_RX_SELF_RX\t= 1<<3,\t \n\tXM_RX_SAM_LINE\t= 1<<2,\t \n\tXM_RX_STRIP_PAD\t= 1<<1,\t \n\tXM_RX_DIS_CEXT\t= 1<<0,\t \n};\n\n\n \nenum {\n\tXM_GP_ANIP\t= 1<<6,\t \n\tXM_GP_FRC_INT\t= 1<<5,\t \n\tXM_GP_RES_MAC\t= 1<<3,\t \n\tXM_GP_RES_STAT\t= 1<<2,\t \n\tXM_GP_INP_ASS\t= 1<<0,\t \n};\n\n\n \n \nenum {\n\tXM_IS_LNK_AE\t= 1<<14,  \n\tXM_IS_TX_ABORT\t= 1<<13,  \n\tXM_IS_FRC_INT\t= 1<<12,  \n\tXM_IS_INP_ASS\t= 1<<11,  \n\tXM_IS_LIPA_RC\t= 1<<10,  \n\tXM_IS_RX_PAGE\t= 1<<9,\t \n\tXM_IS_TX_PAGE\t= 1<<8,\t \n\tXM_IS_AND\t= 1<<7,\t \n\tXM_IS_TSC_OV\t= 1<<6,\t \n\tXM_IS_RXC_OV\t= 1<<5,\t \n\tXM_IS_TXC_OV\t= 1<<4,\t \n\tXM_IS_RXF_OV\t= 1<<3,\t \n\tXM_IS_TXF_UR\t= 1<<2,\t \n\tXM_IS_TX_COMP\t= 1<<1,\t \n\tXM_IS_RX_COMP\t= 1<<0,\t \n\n\tXM_IMSK_DISABLE\t= 0xffff,\n};\n\n \nenum {\n\tXM_HW_GEN_EOP\t= 1<<3,\t \n\tXM_HW_COM4SIG\t= 1<<2,\t \n\tXM_HW_GMII_MD\t= 1<<0,\t \n};\n\n\n \n \n#define XM_TX_WM_MSK\t0x01ff\t \n\n \n \n \n#define XM_THR_MSK\t\t0x03ff\t \n\n\n \nenum {\n\tXM_ST_VALID\t= (1UL<<31),\t \n\tXM_ST_BYTE_CNT\t= (0x3fffL<<17),\t \n\tXM_ST_RETRY_CNT\t= (0x1fL<<12),\t \n\tXM_ST_EX_COL\t= 1<<11,\t \n\tXM_ST_EX_DEF\t= 1<<10,\t \n\tXM_ST_BURST\t= 1<<9,\t\t \n\tXM_ST_DEFER\t= 1<<8,\t\t \n\tXM_ST_BC\t= 1<<7,\t\t \n\tXM_ST_MC\t= 1<<6,\t\t \n\tXM_ST_UC\t= 1<<5,\t\t \n\tXM_ST_TX_UR\t= 1<<4,\t\t \n\tXM_ST_CS_ERR\t= 1<<3,\t\t \n\tXM_ST_LAT_COL\t= 1<<2,\t\t \n\tXM_ST_MUL_COL\t= 1<<1,\t\t \n\tXM_ST_SGN_COL\t= 1<<0,\t\t \n};\n\n \n \n#define XM_RX_WM_MSK\t0x03ff\t\t \n\n\n \n#define XM_DEV_OUI\t(0x00ffffffUL<<8)\t \n#define XM_DEV_REV\t(0x07L << 5)\t\t \n\n\n \nenum {\n\tXM_MD_ENA_REJ\t= 1<<26,  \n\tXM_MD_SPOE_E\t= 1<<25,  \n\t\t\t\t\t\t\t\t\t \n\tXM_MD_TX_REP\t= 1<<24,  \n\tXM_MD_SPOFF_I\t= 1<<23,  \n\t\t\t\t\t\t\t\t\t \n\tXM_MD_LE_STW\t= 1<<22,  \n\tXM_MD_TX_CONT\t= 1<<21,  \n\tXM_MD_TX_PAUSE\t= 1<<20,  \n\tXM_MD_ATS\t= 1<<19,  \n\tXM_MD_SPOL_I\t= 1<<18,  \n\t\t\t\t\t\t\t\t\t \n\tXM_MD_SPOH_I\t= 1<<17,  \n\t\t\t\t\t\t\t\t\t \n\tXM_MD_CAP\t= 1<<16,  \n\tXM_MD_ENA_HASH\t= 1<<15,  \n\tXM_MD_CSA\t= 1<<14,  \n\tXM_MD_CAA\t= 1<<13,  \n\tXM_MD_RX_MCTRL\t= 1<<12,  \n\tXM_MD_RX_RUNT\t= 1<<11,  \n\tXM_MD_RX_IRLE\t= 1<<10,  \n\tXM_MD_RX_LONG\t= 1<<9,   \n\tXM_MD_RX_CRCE\t= 1<<8,   \n\tXM_MD_RX_ERR\t= 1<<7,   \n\tXM_MD_DIS_UC\t= 1<<6,   \n\tXM_MD_DIS_MC\t= 1<<5,   \n\tXM_MD_DIS_BC\t= 1<<4,   \n\tXM_MD_ENA_PROM\t= 1<<3,   \n\tXM_MD_ENA_BE\t= 1<<2,   \n\tXM_MD_FTF\t= 1<<1,   \n\tXM_MD_FRF\t= 1<<0,   \n};\n\n#define XM_PAUSE_MODE\t(XM_MD_SPOE_E | XM_MD_SPOL_I | XM_MD_SPOH_I)\n#define XM_DEF_MODE\t(XM_MD_RX_RUNT | XM_MD_RX_IRLE | XM_MD_RX_LONG |\\\n\t\t\t XM_MD_RX_CRCE | XM_MD_RX_ERR | XM_MD_CSA)\n\n \nenum {\n\tXM_SC_SNP_RXC\t= 1<<5,\t \n\tXM_SC_SNP_TXC\t= 1<<4,\t \n\tXM_SC_CP_RXC\t= 1<<3,\t \n\tXM_SC_CP_TXC\t= 1<<2,\t \n\tXM_SC_CLR_RXC\t= 1<<1,\t \n\tXM_SC_CLR_TXC\t= 1<<0,\t \n};\n\n\n \n \nenum {\n\tXMR_MAX_SZ_OV\t= 1<<31,  \n\tXMR_1023B_OV\t= 1<<30,  \n\tXMR_511B_OV\t= 1<<29,  \n\tXMR_255B_OV\t= 1<<28,  \n\tXMR_127B_OV\t= 1<<27,  \n\tXMR_64B_OV\t= 1<<26,  \n\tXMR_UTIL_OV\t= 1<<25,  \n\tXMR_UTIL_UR\t= 1<<24,  \n\tXMR_CEX_ERR_OV\t= 1<<23,  \n\tXMR_FCS_ERR_OV\t= 1<<21,  \n\tXMR_LNG_ERR_OV\t= 1<<20,  \n\tXMR_RUNT_OV\t= 1<<19,  \n\tXMR_SHT_ERR_OV\t= 1<<18,  \n\tXMR_SYM_ERR_OV\t= 1<<17,  \n\tXMR_CAR_ERR_OV\t= 1<<15,  \n\tXMR_JAB_PKT_OV\t= 1<<14,  \n\tXMR_FIFO_OV\t= 1<<13,  \n\tXMR_FRA_ERR_OV\t= 1<<12,  \n\tXMR_FMISS_OV\t= 1<<11,  \n\tXMR_BURST\t= 1<<10,  \n\tXMR_INV_MOC\t= 1<<9,   \n\tXMR_INV_MP\t= 1<<8,   \n\tXMR_MCTRL_OV\t= 1<<7,   \n\tXMR_MPAUSE_OV\t= 1<<6,   \n\tXMR_UC_OK_OV\t= 1<<5,   \n\tXMR_MC_OK_OV\t= 1<<4,   \n\tXMR_BC_OK_OV\t= 1<<3,   \n\tXMR_OK_LO_OV\t= 1<<2,   \n\tXMR_OK_HI_OV\t= 1<<1,   \n\tXMR_OK_OV\t= 1<<0,   \n};\n\n#define XMR_DEF_MSK\t\t(XMR_OK_LO_OV | XMR_OK_HI_OV)\n\n \n \nenum {\n\tXMT_MAX_SZ_OV\t= 1<<25,\t \n\tXMT_1023B_OV\t= 1<<24,\t \n\tXMT_511B_OV\t= 1<<23,\t \n\tXMT_255B_OV\t= 1<<22,\t \n\tXMT_127B_OV\t= 1<<21,\t \n\tXMT_64B_OV\t= 1<<20,\t \n\tXMT_UTIL_OV\t= 1<<19,\t \n\tXMT_UTIL_UR\t= 1<<18,\t \n\tXMT_CS_ERR_OV\t= 1<<17,\t \n\tXMT_FIFO_UR_OV\t= 1<<16,\t \n\tXMT_EX_DEF_OV\t= 1<<15,\t \n\tXMT_DEF\t= 1<<14,\t \n\tXMT_LAT_COL_OV\t= 1<<13,\t \n\tXMT_ABO_COL_OV\t= 1<<12,\t \n\tXMT_MUL_COL_OV\t= 1<<11,\t \n\tXMT_SNG_COL\t= 1<<10,\t \n\tXMT_MCTRL_OV\t= 1<<9,\t\t \n\tXMT_MPAUSE\t= 1<<8,\t\t \n\tXMT_BURST\t= 1<<7,\t\t \n\tXMT_LONG\t= 1<<6,\t\t \n\tXMT_UC_OK_OV\t= 1<<5,\t\t \n\tXMT_MC_OK_OV\t= 1<<4,\t\t \n\tXMT_BC_OK_OV\t= 1<<3,\t\t \n\tXMT_OK_LO_OV\t= 1<<2,\t\t \n\tXMT_OK_HI_OV\t= 1<<1,\t\t \n\tXMT_OK_OV\t= 1<<0,\t\t \n};\n\n#define XMT_DEF_MSK\t\t(XMT_OK_LO_OV | XMT_OK_HI_OV)\n\nstruct skge_rx_desc {\n\tu32\t\tcontrol;\n\tu32\t\tnext_offset;\n\tu32\t\tdma_lo;\n\tu32\t\tdma_hi;\n\tu32\t\tstatus;\n\tu32\t\ttimestamp;\n\tu16\t\tcsum2;\n\tu16\t\tcsum1;\n\tu16\t\tcsum2_start;\n\tu16\t\tcsum1_start;\n};\n\nstruct skge_tx_desc {\n\tu32\t\tcontrol;\n\tu32\t\tnext_offset;\n\tu32\t\tdma_lo;\n\tu32\t\tdma_hi;\n\tu32\t\tstatus;\n\tu32\t\tcsum_offs;\n\tu16\t\tcsum_write;\n\tu16\t\tcsum_start;\n\tu32\t\trsvd;\n};\n\nstruct skge_element {\n\tstruct skge_element\t*next;\n\tvoid\t\t\t*desc;\n\tstruct sk_buff  \t*skb;\n\tDEFINE_DMA_UNMAP_ADDR(mapaddr);\n\tDEFINE_DMA_UNMAP_LEN(maplen);\n};\n\nstruct skge_ring {\n\tstruct skge_element *to_clean;\n\tstruct skge_element *to_use;\n\tstruct skge_element *start;\n\tunsigned long\t    count;\n};\n\n\nstruct skge_hw {\n\tvoid __iomem  \t     *regs;\n\tstruct pci_dev\t     *pdev;\n\tspinlock_t\t     hw_lock;\n\tu32\t\t     intr_mask;\n\tstruct net_device    *dev[2];\n\n\tu8\t     \t     chip_id;\n\tu8\t\t     chip_rev;\n\tu8\t\t     copper;\n\tu8\t\t     ports;\n\tu8\t\t     phy_type;\n\n\tu32\t     \t     ram_size;\n\tu32\t     \t     ram_offset;\n\tu16\t\t     phy_addr;\n\tspinlock_t\t     phy_lock;\n\tstruct tasklet_struct phy_task;\n\n\tchar\t\t     irq_name[];  \n};\n\nenum pause_control {\n\tFLOW_MODE_NONE \t\t= 1,  \n\tFLOW_MODE_LOC_SEND\t= 2,  \n\tFLOW_MODE_SYMMETRIC\t= 3,  \n\tFLOW_MODE_SYM_OR_REM\t= 4,  \n};\n\nenum pause_status {\n\tFLOW_STAT_INDETERMINATED=0,\t \n\tFLOW_STAT_NONE,\t\t\t \n\tFLOW_STAT_REM_SEND,\t\t \n\tFLOW_STAT_LOC_SEND,\t\t \n\tFLOW_STAT_SYMMETRIC,\t\t \n};\n\n\nstruct skge_port {\n\tstruct skge_hw\t     *hw;\n\tstruct net_device    *netdev;\n\tstruct napi_struct   napi;\n\tint\t\t     port;\n\tu32\t\t     msg_enable;\n\n\tstruct skge_ring     tx_ring;\n\n\tstruct skge_ring     rx_ring ____cacheline_aligned_in_smp;\n\tunsigned int\t     rx_buf_size;\n\n\tstruct timer_list    link_timer;\n\tenum pause_control   flow_control;\n\tenum pause_status    flow_status;\n\tu8\t\t     blink_on;\n\tu8\t\t     wol;\n\tu8\t\t     autoneg;\t \n\tu8\t\t     duplex;\t \n\tu16\t\t     speed;\t \n\tu32\t\t     advertising;\n\n\tvoid\t\t     *mem;\t \n\tdma_addr_t\t     dma;\n\tunsigned long\t     mem_size;\n#ifdef CONFIG_SKGE_DEBUG\n\tstruct dentry\t     *debugfs;\n#endif\n};\n\n\n \nstatic inline u32 skge_read32(const struct skge_hw *hw, int reg)\n{\n\treturn readl(hw->regs + reg);\n}\n\nstatic inline u16 skge_read16(const struct skge_hw *hw, int reg)\n{\n\treturn readw(hw->regs + reg);\n}\n\nstatic inline u8 skge_read8(const struct skge_hw *hw, int reg)\n{\n\treturn readb(hw->regs + reg);\n}\n\nstatic inline void skge_write32(const struct skge_hw *hw, int reg, u32 val)\n{\n\twritel(val, hw->regs + reg);\n}\n\nstatic inline void skge_write16(const struct skge_hw *hw, int reg, u16 val)\n{\n\twritew(val, hw->regs + reg);\n}\n\nstatic inline void skge_write8(const struct skge_hw *hw, int reg, u8 val)\n{\n\twriteb(val, hw->regs + reg);\n}\n\n \n#define SK_REG(port,reg)\t(((port)<<7)+(u16)(reg))\n#define SK_XMAC_REG(port, reg) \\\n\t((BASE_XMAC_1 + (port) * (BASE_XMAC_2 - BASE_XMAC_1)) | (reg) << 1)\n\nstatic inline u32 xm_read32(const struct skge_hw *hw, int port, int reg)\n{\n\tu32 v;\n\tv = skge_read16(hw, SK_XMAC_REG(port, reg));\n\tv |= (u32)skge_read16(hw, SK_XMAC_REG(port, reg+2)) << 16;\n\treturn v;\n}\n\nstatic inline u16 xm_read16(const struct skge_hw *hw, int port, int reg)\n{\n\treturn skge_read16(hw, SK_XMAC_REG(port,reg));\n}\n\nstatic inline void xm_write32(const struct skge_hw *hw, int port, int r, u32 v)\n{\n\tskge_write16(hw, SK_XMAC_REG(port,r), v & 0xffff);\n\tskge_write16(hw, SK_XMAC_REG(port,r+2), v >> 16);\n}\n\nstatic inline void xm_write16(const struct skge_hw *hw, int port, int r, u16 v)\n{\n\tskge_write16(hw, SK_XMAC_REG(port,r), v);\n}\n\nstatic inline void xm_outhash(const struct skge_hw *hw, int port, int reg,\n\t\t\t\t   const u8 *hash)\n{\n\txm_write16(hw, port, reg,   (u16)hash[0] | ((u16)hash[1] << 8));\n\txm_write16(hw, port, reg+2, (u16)hash[2] | ((u16)hash[3] << 8));\n\txm_write16(hw, port, reg+4, (u16)hash[4] | ((u16)hash[5] << 8));\n\txm_write16(hw, port, reg+6, (u16)hash[6] | ((u16)hash[7] << 8));\n}\n\nstatic inline void xm_outaddr(const struct skge_hw *hw, int port, int reg,\n\t\t\t\t   const u8 *addr)\n{\n\txm_write16(hw, port, reg,   (u16)addr[0] | ((u16)addr[1] << 8));\n\txm_write16(hw, port, reg+2, (u16)addr[2] | ((u16)addr[3] << 8));\n\txm_write16(hw, port, reg+4, (u16)addr[4] | ((u16)addr[5] << 8));\n}\n\n#define SK_GMAC_REG(port,reg) \\\n\t(BASE_GMAC_1 + (port) * (BASE_GMAC_2-BASE_GMAC_1) + (reg))\n\nstatic inline u16 gma_read16(const struct skge_hw *hw, int port, int reg)\n{\n\treturn skge_read16(hw, SK_GMAC_REG(port,reg));\n}\n\nstatic inline u32 gma_read32(const struct skge_hw *hw, int port, int reg)\n{\n\treturn (u32) skge_read16(hw, SK_GMAC_REG(port,reg))\n\t\t| ((u32)skge_read16(hw, SK_GMAC_REG(port,reg+4)) << 16);\n}\n\nstatic inline void gma_write16(const struct skge_hw *hw, int port, int r, u16 v)\n{\n\tskge_write16(hw, SK_GMAC_REG(port,r), v);\n}\n\nstatic inline void gma_set_addr(struct skge_hw *hw, int port, int reg,\n\t\t\t\t    const u8 *addr)\n{\n\tgma_write16(hw, port, reg,  (u16) addr[0] | ((u16) addr[1] << 8));\n\tgma_write16(hw, port, reg+4,(u16) addr[2] | ((u16) addr[3] << 8));\n\tgma_write16(hw, port, reg+8,(u16) addr[4] | ((u16) addr[5] << 8));\n}\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}