Classic Timing Analyzer report for testFilters
Wed Dec 26 12:44:42 2018
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clock'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                        ; To                                                                                                                                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.602 ns                                       ; inputData[2]                                                ; filterLF:_filterLF|shift_reg[0][2]                                                                                                                                  ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.090 ns                                       ; medianFilter:_medianFilter|output_trigger[7]                ; outputData[7]                                                                                                                                                       ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.974 ns                                      ; inputData[6]                                                ; filterLF:_filterLF|shift_reg[0][6]                                                                                                                                  ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][0] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                             ;                                                                                                                                                                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20AF484A7      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; -40                ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 125                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                        ; To                                                                                                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][0]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][0]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][0]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.791 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][0]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 4.781 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][0]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 4.763 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][0]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 4.762 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][0]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 4.753 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][0]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.751 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][0]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 4.751 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][0]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.750 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][0]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 4.749 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[24] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg17 ; clock      ; clock    ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][0]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][0]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 4.722 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][0]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][0]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][0]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[24] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg18 ; clock      ; clock    ; None                        ; None                      ; 4.685 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][1]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg17 ; clock      ; clock    ; None                        ; None                      ; 4.698 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][1]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg18 ; clock      ; clock    ; None                        ; None                      ; 4.672 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[25] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg17 ; clock      ; clock    ; None                        ; None                      ; 4.655 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[25] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg18 ; clock      ; clock    ; None                        ; None                      ; 4.629 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][2]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg17 ; clock      ; clock    ; None                        ; None                      ; 4.607 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][2]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg18 ; clock      ; clock    ; None                        ; None                      ; 4.581 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[26] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg17 ; clock      ; clock    ; None                        ; None                      ; 4.561 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[24] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg19 ; clock      ; clock    ; None                        ; None                      ; 4.536 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[26] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg18 ; clock      ; clock    ; None                        ; None                      ; 4.535 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][1]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg19 ; clock      ; clock    ; None                        ; None                      ; 4.523 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[27] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg17 ; clock      ; clock    ; None                        ; None                      ; 4.505 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[16] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 4.496 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[16] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.494 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[24] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg16 ; clock      ; clock    ; None                        ; None                      ; 4.491 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[16] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 4.490 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[16] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.488 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[16] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 4.488 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[16] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 4.488 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[16] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; clock      ; clock    ; None                        ; None                      ; 4.488 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][3]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 4.499 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[25] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg19 ; clock      ; clock    ; None                        ; None                      ; 4.480 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[27] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg18 ; clock      ; clock    ; None                        ; None                      ; 4.479 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[16] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[17] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[17] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.469 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[24] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg21 ; clock      ; clock    ; None                        ; None                      ; 4.468 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[17] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 4.465 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[24] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg22 ; clock      ; clock    ; None                        ; None                      ; 4.465 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[17] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[17] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[17] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[17] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; clock      ; clock    ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][1]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg16 ; clock      ; clock    ; None                        ; None                      ; 4.478 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[24] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg20 ; clock      ; clock    ; None                        ; None                      ; 4.457 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][3]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][3]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.469 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[24] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg23 ; clock      ; clock    ; None                        ; None                      ; 4.451 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[17] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 4.446 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][1]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg21 ; clock      ; clock    ; None                        ; None                      ; 4.455 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][1]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg22 ; clock      ; clock    ; None                        ; None                      ; 4.452 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[25] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg16 ; clock      ; clock    ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][0]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg17 ; clock      ; clock    ; None                        ; None                      ; 4.452 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][1]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg20 ; clock      ; clock    ; None                        ; None                      ; 4.444 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][3]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 4.441 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][3]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 4.440 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][1]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg23 ; clock      ; clock    ; None                        ; None                      ; 4.438 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][2]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg19 ; clock      ; clock    ; None                        ; None                      ; 4.432 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][3]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 4.429 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][3]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.428 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][3]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 4.427 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[25] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg21 ; clock      ; clock    ; None                        ; None                      ; 4.412 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][0]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg18 ; clock      ; clock    ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[25] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg22 ; clock      ; clock    ; None                        ; None                      ; 4.409 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][1]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 4.417 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][1]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 4.417 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[25] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg20 ; clock      ; clock    ; None                        ; None                      ; 4.401 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[25] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg23 ; clock      ; clock    ; None                        ; None                      ; 4.395 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[26] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg19 ; clock      ; clock    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][2]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][4]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 4.391 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][1]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 4.389 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][1]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 4.389 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][1]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][1]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][2]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg16 ; clock      ; clock    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][2]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 4.370 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][2]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][2]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg21 ; clock      ; clock    ; None                        ; None                      ; 4.364 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][4]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 4.363 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][4]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.361 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][2]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg22 ; clock      ; clock    ; None                        ; None                      ; 4.361 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][1]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 4.359 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][1]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 4.359 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][1]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 4.358 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][1]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 4.358 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|inputTrigger[1][2]                                                                         ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 4.364 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[26] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg16 ; clock      ; clock    ; None                        ; None                      ; 4.341 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|inputTrigger[1][2]                                                                         ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.362 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][2]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg20 ; clock      ; clock    ; None                        ; None                      ; 4.353 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|inputTrigger[1][2]                                                                         ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 4.358 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[18] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 4.334 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|inputTrigger[1][2]                                                                         ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.356 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|inputTrigger[1][2]                                                                         ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 4.356 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|inputTrigger[1][2]                                                                         ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 4.356 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|inputTrigger[1][2]                                                                         ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; clock      ; clock    ; None                        ; None                      ; 4.356 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[19] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[18] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.332 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][1]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 4.347 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][1]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 4.347 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][2]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg23 ; clock      ; clock    ; None                        ; None                      ; 4.347 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[19] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][1]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.346 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][1]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.346 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][1]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 4.345 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][1]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 4.345 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[27] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg19 ; clock      ; clock    ; None                        ; None                      ; 4.330 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[18] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 4.328 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[19] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[18] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.326 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[18] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 4.326 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[18] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 4.326 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[18] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; clock      ; clock    ; None                        ; None                      ; 4.326 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[19] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[19] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[19] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[19] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; clock      ; clock    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][2]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 4.340 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][2]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][4]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[26] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg21 ; clock      ; clock    ; None                        ; None                      ; 4.318 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][4]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 4.332 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|inputTrigger[1][2]                                                                         ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[26] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg22 ; clock      ; clock    ; None                        ; None                      ; 4.315 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][2]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 4.328 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][2]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][2]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][2]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 4.326 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[18] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 4.309 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[19] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 4.308 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[26] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg20 ; clock      ; clock    ; None                        ; None                      ; 4.307 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][4]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][4]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][4]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[26] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg23 ; clock      ; clock    ; None                        ; None                      ; 4.301 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[28] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg17 ; clock      ; clock    ; None                        ; None                      ; 4.295 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[27] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg16 ; clock      ; clock    ; None                        ; None                      ; 4.285 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][2]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 4.299 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][2]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][5]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 4.295 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[28] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg18 ; clock      ; clock    ; None                        ; None                      ; 4.269 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[27] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg21 ; clock      ; clock    ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[29] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg17 ; clock      ; clock    ; None                        ; None                      ; 4.260 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][0]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg19 ; clock      ; clock    ; None                        ; None                      ; 4.277 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[27] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg22 ; clock      ; clock    ; None                        ; None                      ; 4.259 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][2]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 4.269 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][2]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][3]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg17 ; clock      ; clock    ; None                        ; None                      ; 4.270 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[27] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg20 ; clock      ; clock    ; None                        ; None                      ; 4.251 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][5]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 4.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][5]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[27] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg23 ; clock      ; clock    ; None                        ; None                      ; 4.245 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][2]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 4.257 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][2]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.256 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][2]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 4.255 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|inputTrigger[1][0]                                                                         ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 4.258 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[29] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg18 ; clock      ; clock    ; None                        ; None                      ; 4.234 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|inputTrigger[1][0]                                                                         ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.256 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[20] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 4.231 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[20] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.229 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|inputTrigger[1][0]                                                                         ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 4.252 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|inputTrigger[1][0]                                                                         ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.250 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|inputTrigger[1][0]                                                                         ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 4.250 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|inputTrigger[1][0]                                                                         ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 4.250 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|inputTrigger[1][0]                                                                         ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; clock      ; clock    ; None                        ; None                      ; 4.250 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][3]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg18 ; clock      ; clock    ; None                        ; None                      ; 4.244 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[20] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 4.225 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[20] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.223 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[20] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 4.223 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[20] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 4.223 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[20] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; clock      ; clock    ; None                        ; None                      ; 4.223 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][5]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 4.237 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][5]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 4.236 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][5]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg17 ; clock      ; clock    ; None                        ; None                      ; 4.235 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][0]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg16 ; clock      ; clock    ; None                        ; None                      ; 4.232 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|inputTrigger[1][0]                                                                         ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 4.233 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][5]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 4.225 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][5]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.224 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[20] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 4.206 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[3][5]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 4.223 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][5]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg18 ; clock      ; clock    ; None                        ; None                      ; 4.209 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][0]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg21 ; clock      ; clock    ; None                        ; None                      ; 4.209 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[30] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg17 ; clock      ; clock    ; None                        ; None                      ; 4.191 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][0]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg22 ; clock      ; clock    ; None                        ; None                      ; 4.206 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][0]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg20 ; clock      ; clock    ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|shift_reg[2][0]                                                                                                  ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg23 ; clock      ; clock    ; None                        ; None                      ; 4.192 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][6]                                                                                 ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 4.186 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[30] ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg18 ; clock      ; clock    ; None                        ; None                      ; 4.165 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|inputTrigger[1][4]                                                                         ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 4.176 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|inputTrigger[1][4]                                                                         ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.174 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|inputTrigger[1][4]                                                                         ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 4.170 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|inputTrigger[1][4]                                                                         ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; medianFilter:_medianFilter|bubbleSort:sorters[1]|inputTrigger[1][4]                                                                         ; medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 4.168 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                             ;                                                                                                                                                                     ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------+
; tsu                                                                                              ;
+-------+--------------+------------+--------------+------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To                                 ; To Clock ;
+-------+--------------+------------+--------------+------------------------------------+----------+
; N/A   ; None         ; 4.602 ns   ; inputData[2] ; filterLF:_filterLF|shift_reg[0][2] ; clock    ;
; N/A   ; None         ; 4.572 ns   ; inputData[7] ; filterLF:_filterLF|shift_reg[0][7] ; clock    ;
; N/A   ; None         ; 4.360 ns   ; inputData[0] ; filterLF:_filterLF|shift_reg[0][0] ; clock    ;
; N/A   ; None         ; 4.348 ns   ; inputData[1] ; filterLF:_filterLF|shift_reg[0][1] ; clock    ;
; N/A   ; None         ; 4.324 ns   ; inputData[4] ; filterLF:_filterLF|shift_reg[0][4] ; clock    ;
; N/A   ; None         ; 4.251 ns   ; inputData[3] ; filterLF:_filterLF|shift_reg[0][3] ; clock    ;
; N/A   ; None         ; 4.241 ns   ; inputData[5] ; filterLF:_filterLF|shift_reg[0][5] ; clock    ;
; N/A   ; None         ; 4.231 ns   ; inputData[6] ; filterLF:_filterLF|shift_reg[0][6] ; clock    ;
+-------+--------------+------------+--------------+------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------+
; tco                                                                                                           ;
+-------+--------------+------------+----------------------------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                                         ; To            ; From Clock ;
+-------+--------------+------------+----------------------------------------------+---------------+------------+
; N/A   ; None         ; 9.090 ns   ; medianFilter:_medianFilter|output_trigger[7] ; outputData[7] ; clock      ;
; N/A   ; None         ; 8.212 ns   ; medianFilter:_medianFilter|output_trigger[4] ; outputData[4] ; clock      ;
; N/A   ; None         ; 8.200 ns   ; medianFilter:_medianFilter|output_trigger[6] ; outputData[6] ; clock      ;
; N/A   ; None         ; 8.199 ns   ; medianFilter:_medianFilter|output_trigger[1] ; outputData[1] ; clock      ;
; N/A   ; None         ; 8.183 ns   ; medianFilter:_medianFilter|output_trigger[5] ; outputData[5] ; clock      ;
; N/A   ; None         ; 8.183 ns   ; medianFilter:_medianFilter|output_trigger[2] ; outputData[2] ; clock      ;
; N/A   ; None         ; 7.939 ns   ; medianFilter:_medianFilter|output_trigger[3] ; outputData[3] ; clock      ;
; N/A   ; None         ; 7.927 ns   ; medianFilter:_medianFilter|output_trigger[0] ; outputData[0] ; clock      ;
+-------+--------------+------------+----------------------------------------------+---------------+------------+


+--------------------------------------------------------------------------------------------------------+
; th                                                                                                     ;
+---------------+-------------+-----------+--------------+------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To                                 ; To Clock ;
+---------------+-------------+-----------+--------------+------------------------------------+----------+
; N/A           ; None        ; -3.974 ns ; inputData[6] ; filterLF:_filterLF|shift_reg[0][6] ; clock    ;
; N/A           ; None        ; -3.984 ns ; inputData[5] ; filterLF:_filterLF|shift_reg[0][5] ; clock    ;
; N/A           ; None        ; -3.994 ns ; inputData[3] ; filterLF:_filterLF|shift_reg[0][3] ; clock    ;
; N/A           ; None        ; -4.067 ns ; inputData[4] ; filterLF:_filterLF|shift_reg[0][4] ; clock    ;
; N/A           ; None        ; -4.091 ns ; inputData[1] ; filterLF:_filterLF|shift_reg[0][1] ; clock    ;
; N/A           ; None        ; -4.103 ns ; inputData[0] ; filterLF:_filterLF|shift_reg[0][0] ; clock    ;
; N/A           ; None        ; -4.315 ns ; inputData[7] ; filterLF:_filterLF|shift_reg[0][7] ; clock    ;
; N/A           ; None        ; -4.345 ns ; inputData[2] ; filterLF:_filterLF|shift_reg[0][2] ; clock    ;
+---------------+-------------+-----------+--------------+------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Wed Dec 26 12:44:42 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off testFilters -c testFilters --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 195.01 MHz between source register "medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][0]" and destination memory "medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg14"
    Info: fmax restricted to Clock High delay (2.564 ns) plus Clock Low delay (2.564 ns) : restricted to 5.128 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 4.821 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y11_N19; Fanout = 3; REG Node = 'medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][0]'
            Info: 2: + IC(0.924 ns) + CELL(0.535 ns) = 1.459 ns; Loc. = LCCOMB_X22_Y11_N10; Fanout = 2; COMB Node = 'medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][0]~347'
            Info: 3: + IC(0.000 ns) + CELL(0.082 ns) = 1.541 ns; Loc. = LCCOMB_X22_Y11_N12; Fanout = 2; COMB Node = 'medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][1]~349'
            Info: 4: + IC(0.000 ns) + CELL(0.180 ns) = 1.721 ns; Loc. = LCCOMB_X22_Y11_N14; Fanout = 2; COMB Node = 'medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][2]~351'
            Info: 5: + IC(0.000 ns) + CELL(0.082 ns) = 1.803 ns; Loc. = LCCOMB_X22_Y11_N16; Fanout = 2; COMB Node = 'medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][3]~353'
            Info: 6: + IC(0.000 ns) + CELL(0.082 ns) = 1.885 ns; Loc. = LCCOMB_X22_Y11_N18; Fanout = 2; COMB Node = 'medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][4]~355'
            Info: 7: + IC(0.000 ns) + CELL(0.082 ns) = 1.967 ns; Loc. = LCCOMB_X22_Y11_N20; Fanout = 2; COMB Node = 'medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][5]~357'
            Info: 8: + IC(0.000 ns) + CELL(0.082 ns) = 2.049 ns; Loc. = LCCOMB_X22_Y11_N22; Fanout = 2; COMB Node = 'medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][6]~359'
            Info: 9: + IC(0.000 ns) + CELL(0.082 ns) = 2.131 ns; Loc. = LCCOMB_X22_Y11_N24; Fanout = 1; COMB Node = 'medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][7]~361'
            Info: 10: + IC(0.000 ns) + CELL(0.474 ns) = 2.605 ns; Loc. = LCCOMB_X22_Y11_N26; Fanout = 16; COMB Node = 'medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[1][0]~362'
            Info: 11: + IC(0.844 ns) + CELL(0.184 ns) = 3.633 ns; Loc. = LCCOMB_X21_Y11_N14; Fanout = 1; COMB Node = 'medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[4][6]~365'
            Info: 12: + IC(1.067 ns) + CELL(0.121 ns) = 4.821 ns; Loc. = M4K_X17_Y11; Fanout = 1; MEM Node = 'medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg14'
            Info: Total cell delay = 1.986 ns ( 41.19 % )
            Info: Total interconnect delay = 2.835 ns ( 58.81 % )
        Info: - Smallest clock skew is 0.080 ns
            Info: + Shortest clock path from clock "clock" to destination memory is 3.033 ns
                Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 365; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.956 ns) + CELL(0.772 ns) = 3.033 ns; Loc. = M4K_X17_Y11; Fanout = 1; MEM Node = 'medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg14'
                Info: Total cell delay = 1.831 ns ( 60.37 % )
                Info: Total interconnect delay = 1.202 ns ( 39.63 % )
            Info: - Longest clock path from clock "clock" to source register is 2.953 ns
                Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 365; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(1.025 ns) + CELL(0.623 ns) = 2.953 ns; Loc. = LCFF_X18_Y11_N19; Fanout = 3; REG Node = 'medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][0]'
                Info: Total cell delay = 1.682 ns ( 56.96 % )
                Info: Total interconnect delay = 1.271 ns ( 43.04 % )
        Info: + Micro clock to output delay of source is 0.286 ns
        Info: + Micro setup delay of destination is 0.041 ns
Info: tsu for register "filterLF:_filterLF|shift_reg[0][2]" (data pin = "inputData[2]", clock pin = "clock") is 4.602 ns
    Info: + Longest pin to register delay is 7.592 ns
        Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_Y10; Fanout = 1; PIN Node = 'inputData[2]'
        Info: 2: + IC(6.285 ns) + CELL(0.427 ns) = 7.592 ns; Loc. = LCFF_X16_Y14_N3; Fanout = 3; REG Node = 'filterLF:_filterLF|shift_reg[0][2]'
        Info: Total cell delay = 1.307 ns ( 17.22 % )
        Info: Total interconnect delay = 6.285 ns ( 82.78 % )
    Info: + Micro setup delay of destination is -0.039 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.951 ns
        Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 365; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.023 ns) + CELL(0.623 ns) = 2.951 ns; Loc. = LCFF_X16_Y14_N3; Fanout = 3; REG Node = 'filterLF:_filterLF|shift_reg[0][2]'
        Info: Total cell delay = 1.682 ns ( 57.00 % )
        Info: Total interconnect delay = 1.269 ns ( 43.00 % )
Info: tco from clock "clock" to destination pin "outputData[7]" through register "medianFilter:_medianFilter|output_trigger[7]" is 9.090 ns
    Info: + Longest clock path from clock "clock" to source register is 2.955 ns
        Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 365; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.027 ns) + CELL(0.623 ns) = 2.955 ns; Loc. = LCFF_X18_Y12_N31; Fanout = 1; REG Node = 'medianFilter:_medianFilter|output_trigger[7]'
        Info: Total cell delay = 1.682 ns ( 56.92 % )
        Info: Total interconnect delay = 1.273 ns ( 43.08 % )
    Info: + Micro clock to output delay of source is 0.286 ns
    Info: + Longest register to pin delay is 5.849 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N31; Fanout = 1; REG Node = 'medianFilter:_medianFilter|output_trigger[7]'
        Info: 2: + IC(2.914 ns) + CELL(2.935 ns) = 5.849 ns; Loc. = PIN_N21; Fanout = 0; PIN Node = 'outputData[7]'
        Info: Total cell delay = 2.935 ns ( 50.18 % )
        Info: Total interconnect delay = 2.914 ns ( 49.82 % )
Info: th for register "filterLF:_filterLF|shift_reg[0][6]" (data pin = "inputData[6]", clock pin = "clock") is -3.974 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.951 ns
        Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 365; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.023 ns) + CELL(0.623 ns) = 2.951 ns; Loc. = LCFF_X16_Y14_N23; Fanout = 3; REG Node = 'filterLF:_filterLF|shift_reg[0][6]'
        Info: Total cell delay = 1.682 ns ( 57.00 % )
        Info: Total interconnect delay = 1.269 ns ( 43.00 % )
    Info: + Micro hold delay of destination is 0.296 ns
    Info: - Shortest pin to register delay is 7.221 ns
        Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_H9; Fanout = 1; PIN Node = 'inputData[6]'
        Info: 2: + IC(5.914 ns) + CELL(0.427 ns) = 7.221 ns; Loc. = LCFF_X16_Y14_N23; Fanout = 3; REG Node = 'filterLF:_filterLF|shift_reg[0][6]'
        Info: Total cell delay = 1.307 ns ( 18.10 % )
        Info: Total interconnect delay = 5.914 ns ( 81.90 % )
Info: Parallel compilation was enabled but no parallel operations were performed
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 218 megabytes
    Info: Processing ended: Wed Dec 26 12:44:42 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


