vendor_name = ModelSim
source_file = 1, D:/Verilog/common/REGISTER.v
source_file = 1, D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_tx.v
source_file = 1, D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_rx.v
source_file = 1, D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_dp.v
source_file = 1, D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/uart_b_cp.v
source_file = 1, D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_dp.v
source_file = 1, D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/tx_cp.v
source_file = 1, D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_dp.v
source_file = 1, D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/rx_cp.v
source_file = 1, D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/baud_counter.v
source_file = 1, D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/D9_SOC.v
source_file = 1, D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/rtl_sim/sg_uart_tx.v
source_file = 1, D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/uart/cmsdk_apb_uart.v
source_file = 1, D:/Verilog/EECE490_Lab/D9_UART_Test/D9_HW/db/D9_SOC.cbx.xml
design_name = D9_SOC
instance = comp, \ADC_CONVST~output , ADC_CONVST~output, D9_SOC, 1
instance = comp, \ADC_DIN~output , ADC_DIN~output, D9_SOC, 1
instance = comp, \ADC_SCLK~output , ADC_SCLK~output, D9_SOC, 1
instance = comp, \AUD_DACDAT~output , AUD_DACDAT~output, D9_SOC, 1
instance = comp, \AUD_XCK~output , AUD_XCK~output, D9_SOC, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, D9_SOC, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, D9_SOC, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, D9_SOC, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, D9_SOC, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, D9_SOC, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, D9_SOC, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, D9_SOC, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, D9_SOC, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, D9_SOC, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, D9_SOC, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, D9_SOC, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, D9_SOC, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, D9_SOC, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, D9_SOC, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, D9_SOC, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, D9_SOC, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, D9_SOC, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, D9_SOC, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, D9_SOC, 1
instance = comp, \DRAM_LDQM~output , DRAM_LDQM~output, D9_SOC, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, D9_SOC, 1
instance = comp, \DRAM_UDQM~output , DRAM_UDQM~output, D9_SOC, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, D9_SOC, 1
instance = comp, \FAN_CTRL~output , FAN_CTRL~output, D9_SOC, 1
instance = comp, \FPGA_I2C_SCLK~output , FPGA_I2C_SCLK~output, D9_SOC, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, D9_SOC, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, D9_SOC, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, D9_SOC, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, D9_SOC, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, D9_SOC, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, D9_SOC, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, D9_SOC, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, D9_SOC, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, D9_SOC, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, D9_SOC, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, D9_SOC, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, D9_SOC, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, D9_SOC, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, D9_SOC, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, D9_SOC, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, D9_SOC, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, D9_SOC, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, D9_SOC, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, D9_SOC, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, D9_SOC, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, D9_SOC, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, D9_SOC, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, D9_SOC, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, D9_SOC, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, D9_SOC, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, D9_SOC, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, D9_SOC, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, D9_SOC, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, D9_SOC, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, D9_SOC, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, D9_SOC, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, D9_SOC, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, D9_SOC, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, D9_SOC, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, D9_SOC, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, D9_SOC, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, D9_SOC, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, D9_SOC, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, D9_SOC, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, D9_SOC, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, D9_SOC, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, D9_SOC, 1
instance = comp, \IRDA_TXD~output , IRDA_TXD~output, D9_SOC, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, D9_SOC, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, D9_SOC, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, D9_SOC, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, D9_SOC, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, D9_SOC, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, D9_SOC, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, D9_SOC, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, D9_SOC, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, D9_SOC, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, D9_SOC, 1
instance = comp, \TD_RESET_N~output , TD_RESET_N~output, D9_SOC, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, D9_SOC, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, D9_SOC, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, D9_SOC, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, D9_SOC, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, D9_SOC, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, D9_SOC, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, D9_SOC, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, D9_SOC, 1
instance = comp, \VGA_BLANK_N~output , VGA_BLANK_N~output, D9_SOC, 1
instance = comp, \VGA_CLK~output , VGA_CLK~output, D9_SOC, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, D9_SOC, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, D9_SOC, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, D9_SOC, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, D9_SOC, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, D9_SOC, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, D9_SOC, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, D9_SOC, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, D9_SOC, 1
instance = comp, \VGA_HS~output , VGA_HS~output, D9_SOC, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, D9_SOC, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, D9_SOC, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, D9_SOC, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, D9_SOC, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, D9_SOC, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, D9_SOC, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, D9_SOC, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, D9_SOC, 1
instance = comp, \VGA_SYNC_N~output , VGA_SYNC_N~output, D9_SOC, 1
instance = comp, \VGA_VS~output , VGA_VS~output, D9_SOC, 1
instance = comp, \AUD_ADCLRCK~output , AUD_ADCLRCK~output, D9_SOC, 1
instance = comp, \AUD_BCLK~output , AUD_BCLK~output, D9_SOC, 1
instance = comp, \AUD_DACLRCK~output , AUD_DACLRCK~output, D9_SOC, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, D9_SOC, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, D9_SOC, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, D9_SOC, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, D9_SOC, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, D9_SOC, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, D9_SOC, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, D9_SOC, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, D9_SOC, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, D9_SOC, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, D9_SOC, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, D9_SOC, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, D9_SOC, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, D9_SOC, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, D9_SOC, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, D9_SOC, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, D9_SOC, 1
instance = comp, \FPGA_I2C_SDAT~output , FPGA_I2C_SDAT~output, D9_SOC, 1
instance = comp, \GPIO_0[1]~output , GPIO_0[1]~output, D9_SOC, 1
instance = comp, \GPIO_0[2]~output , GPIO_0[2]~output, D9_SOC, 1
instance = comp, \GPIO_0[3]~output , GPIO_0[3]~output, D9_SOC, 1
instance = comp, \GPIO_0[4]~output , GPIO_0[4]~output, D9_SOC, 1
instance = comp, \GPIO_0[5]~output , GPIO_0[5]~output, D9_SOC, 1
instance = comp, \GPIO_0[6]~output , GPIO_0[6]~output, D9_SOC, 1
instance = comp, \GPIO_0[7]~output , GPIO_0[7]~output, D9_SOC, 1
instance = comp, \GPIO_0[8]~output , GPIO_0[8]~output, D9_SOC, 1
instance = comp, \GPIO_0[9]~output , GPIO_0[9]~output, D9_SOC, 1
instance = comp, \GPIO_0[10]~output , GPIO_0[10]~output, D9_SOC, 1
instance = comp, \GPIO_0[11]~output , GPIO_0[11]~output, D9_SOC, 1
instance = comp, \GPIO_0[12]~output , GPIO_0[12]~output, D9_SOC, 1
instance = comp, \GPIO_0[13]~output , GPIO_0[13]~output, D9_SOC, 1
instance = comp, \GPIO_0[14]~output , GPIO_0[14]~output, D9_SOC, 1
instance = comp, \GPIO_0[15]~output , GPIO_0[15]~output, D9_SOC, 1
instance = comp, \GPIO_0[16]~output , GPIO_0[16]~output, D9_SOC, 1
instance = comp, \GPIO_0[17]~output , GPIO_0[17]~output, D9_SOC, 1
instance = comp, \GPIO_0[18]~output , GPIO_0[18]~output, D9_SOC, 1
instance = comp, \GPIO_0[19]~output , GPIO_0[19]~output, D9_SOC, 1
instance = comp, \GPIO_0[20]~output , GPIO_0[20]~output, D9_SOC, 1
instance = comp, \GPIO_0[21]~output , GPIO_0[21]~output, D9_SOC, 1
instance = comp, \GPIO_0[22]~output , GPIO_0[22]~output, D9_SOC, 1
instance = comp, \GPIO_0[23]~output , GPIO_0[23]~output, D9_SOC, 1
instance = comp, \GPIO_0[24]~output , GPIO_0[24]~output, D9_SOC, 1
instance = comp, \GPIO_0[25]~output , GPIO_0[25]~output, D9_SOC, 1
instance = comp, \GPIO_0[26]~output , GPIO_0[26]~output, D9_SOC, 1
instance = comp, \GPIO_0[27]~output , GPIO_0[27]~output, D9_SOC, 1
instance = comp, \GPIO_0[28]~output , GPIO_0[28]~output, D9_SOC, 1
instance = comp, \GPIO_0[29]~output , GPIO_0[29]~output, D9_SOC, 1
instance = comp, \GPIO_0[30]~output , GPIO_0[30]~output, D9_SOC, 1
instance = comp, \GPIO_0[31]~output , GPIO_0[31]~output, D9_SOC, 1
instance = comp, \GPIO_0[32]~output , GPIO_0[32]~output, D9_SOC, 1
instance = comp, \GPIO_0[33]~output , GPIO_0[33]~output, D9_SOC, 1
instance = comp, \GPIO_0[34]~output , GPIO_0[34]~output, D9_SOC, 1
instance = comp, \GPIO_0[35]~output , GPIO_0[35]~output, D9_SOC, 1
instance = comp, \GPIO_1[0]~output , GPIO_1[0]~output, D9_SOC, 1
instance = comp, \GPIO_1[1]~output , GPIO_1[1]~output, D9_SOC, 1
instance = comp, \GPIO_1[2]~output , GPIO_1[2]~output, D9_SOC, 1
instance = comp, \GPIO_1[3]~output , GPIO_1[3]~output, D9_SOC, 1
instance = comp, \GPIO_1[4]~output , GPIO_1[4]~output, D9_SOC, 1
instance = comp, \GPIO_1[5]~output , GPIO_1[5]~output, D9_SOC, 1
instance = comp, \GPIO_1[6]~output , GPIO_1[6]~output, D9_SOC, 1
instance = comp, \GPIO_1[7]~output , GPIO_1[7]~output, D9_SOC, 1
instance = comp, \GPIO_1[8]~output , GPIO_1[8]~output, D9_SOC, 1
instance = comp, \GPIO_1[9]~output , GPIO_1[9]~output, D9_SOC, 1
instance = comp, \GPIO_1[10]~output , GPIO_1[10]~output, D9_SOC, 1
instance = comp, \GPIO_1[11]~output , GPIO_1[11]~output, D9_SOC, 1
instance = comp, \GPIO_1[12]~output , GPIO_1[12]~output, D9_SOC, 1
instance = comp, \GPIO_1[13]~output , GPIO_1[13]~output, D9_SOC, 1
instance = comp, \GPIO_1[14]~output , GPIO_1[14]~output, D9_SOC, 1
instance = comp, \GPIO_1[15]~output , GPIO_1[15]~output, D9_SOC, 1
instance = comp, \GPIO_1[16]~output , GPIO_1[16]~output, D9_SOC, 1
instance = comp, \GPIO_1[17]~output , GPIO_1[17]~output, D9_SOC, 1
instance = comp, \GPIO_1[18]~output , GPIO_1[18]~output, D9_SOC, 1
instance = comp, \GPIO_1[19]~output , GPIO_1[19]~output, D9_SOC, 1
instance = comp, \GPIO_1[20]~output , GPIO_1[20]~output, D9_SOC, 1
instance = comp, \GPIO_1[21]~output , GPIO_1[21]~output, D9_SOC, 1
instance = comp, \GPIO_1[22]~output , GPIO_1[22]~output, D9_SOC, 1
instance = comp, \GPIO_1[23]~output , GPIO_1[23]~output, D9_SOC, 1
instance = comp, \GPIO_1[24]~output , GPIO_1[24]~output, D9_SOC, 1
instance = comp, \GPIO_1[25]~output , GPIO_1[25]~output, D9_SOC, 1
instance = comp, \GPIO_1[26]~output , GPIO_1[26]~output, D9_SOC, 1
instance = comp, \GPIO_1[27]~output , GPIO_1[27]~output, D9_SOC, 1
instance = comp, \GPIO_1[28]~output , GPIO_1[28]~output, D9_SOC, 1
instance = comp, \GPIO_1[29]~output , GPIO_1[29]~output, D9_SOC, 1
instance = comp, \GPIO_1[30]~output , GPIO_1[30]~output, D9_SOC, 1
instance = comp, \GPIO_1[31]~output , GPIO_1[31]~output, D9_SOC, 1
instance = comp, \GPIO_1[32]~output , GPIO_1[32]~output, D9_SOC, 1
instance = comp, \GPIO_1[33]~output , GPIO_1[33]~output, D9_SOC, 1
instance = comp, \GPIO_1[34]~output , GPIO_1[34]~output, D9_SOC, 1
instance = comp, \GPIO_1[35]~output , GPIO_1[35]~output, D9_SOC, 1
instance = comp, \PS2_CLK~output , PS2_CLK~output, D9_SOC, 1
instance = comp, \PS2_CLK2~output , PS2_CLK2~output, D9_SOC, 1
instance = comp, \PS2_DAT~output , PS2_DAT~output, D9_SOC, 1
instance = comp, \PS2_DAT2~output , PS2_DAT2~output, D9_SOC, 1
instance = comp, \GPIO_0[0]~output , GPIO_0[0]~output, D9_SOC, 1
instance = comp, \SW[0]~input , SW[0]~input, D9_SOC, 1
instance = comp, \CLOCK2_50~input , CLOCK2_50~input, D9_SOC, 1
instance = comp, \CLOCK2_50~inputCLKENA0 , CLOCK2_50~inputCLKENA0, D9_SOC, 1
instance = comp, \sg_uart_tx|Add0~1 , sg_uart_tx|Add0~1, D9_SOC, 1
instance = comp, \SW[2]~input , SW[2]~input, D9_SOC, 1
instance = comp, \sg_uart_tx|WideOr11 , sg_uart_tx|WideOr11, D9_SOC, 1
instance = comp, \sg_uart_tx|INDEX_INC , sg_uart_tx|INDEX_INC, D9_SOC, 1
instance = comp, \sg_uart_tx|INDEX_Q[9]~0 , sg_uart_tx|INDEX_Q[9]~0, D9_SOC, 1
instance = comp, \sg_uart_tx|INDEX_Q[0] , sg_uart_tx|INDEX_Q[0], D9_SOC, 1
instance = comp, \sg_uart_tx|Add0~5 , sg_uart_tx|Add0~5, D9_SOC, 1
instance = comp, \sg_uart_tx|INDEX_Q[1] , sg_uart_tx|INDEX_Q[1], D9_SOC, 1
instance = comp, \sg_uart_tx|Add0~13 , sg_uart_tx|Add0~13, D9_SOC, 1
instance = comp, \sg_uart_tx|INDEX_Q[2] , sg_uart_tx|INDEX_Q[2], D9_SOC, 1
instance = comp, \sg_uart_tx|Add0~9 , sg_uart_tx|Add0~9, D9_SOC, 1
instance = comp, \sg_uart_tx|INDEX_Q[3] , sg_uart_tx|INDEX_Q[3], D9_SOC, 1
instance = comp, \sg_uart_tx|Add0~21 , sg_uart_tx|Add0~21, D9_SOC, 1
instance = comp, \sg_uart_tx|INDEX_Q[4] , sg_uart_tx|INDEX_Q[4], D9_SOC, 1
instance = comp, \sg_uart_tx|Add0~25 , sg_uart_tx|Add0~25, D9_SOC, 1
instance = comp, \sg_uart_tx|INDEX_Q[5] , sg_uart_tx|INDEX_Q[5], D9_SOC, 1
instance = comp, \sg_uart_tx|Add0~29 , sg_uart_tx|Add0~29, D9_SOC, 1
instance = comp, \sg_uart_tx|INDEX_Q[6] , sg_uart_tx|INDEX_Q[6], D9_SOC, 1
instance = comp, \sg_uart_tx|Add0~33 , sg_uart_tx|Add0~33, D9_SOC, 1
instance = comp, \sg_uart_tx|INDEX_Q[7] , sg_uart_tx|INDEX_Q[7], D9_SOC, 1
instance = comp, \sg_uart_tx|Add0~37 , sg_uart_tx|Add0~37, D9_SOC, 1
instance = comp, \sg_uart_tx|INDEX_Q[8] , sg_uart_tx|INDEX_Q[8], D9_SOC, 1
instance = comp, \sg_uart_tx|Add0~17 , sg_uart_tx|Add0~17, D9_SOC, 1
instance = comp, \sg_uart_tx|INDEX_Q[9] , sg_uart_tx|INDEX_Q[9], D9_SOC, 1
instance = comp, \sg_uart_tx|Equal0~0 , sg_uart_tx|Equal0~0, D9_SOC, 1
instance = comp, \sg_uart_tx|WideNor7~0 , sg_uart_tx|WideNor7~0, D9_SOC, 1
instance = comp, \sg_uart_tx|WideOr1~0 , sg_uart_tx|WideOr1~0, D9_SOC, 1
instance = comp, \sg_uart_tx|PWDATA[4] , sg_uart_tx|PWDATA[4], D9_SOC, 1
instance = comp, \sg_uart_tx|WideOr7~0 , sg_uart_tx|WideOr7~0, D9_SOC, 1
instance = comp, \sg_uart_tx|PENABLE , sg_uart_tx|PENABLE, D9_SOC, 1
instance = comp, \sg_uart_tx|WideOr1 , sg_uart_tx|WideOr1, D9_SOC, 1
instance = comp, \sg_uart_tx|PWDATA[5] , sg_uart_tx|PWDATA[5], D9_SOC, 1
instance = comp, \sg_uart_tx|WideOr1~1 , sg_uart_tx|WideOr1~1, D9_SOC, 1
instance = comp, \sg_uart_tx|PADDR[3] , sg_uart_tx|PADDR[3], D9_SOC, 1
instance = comp, \SW[1]~input , SW[1]~input, D9_SOC, 1
instance = comp, \uart0|uart_cp|always0~0 , uart0|uart_cp|always0~0, D9_SOC, 1
instance = comp, \uart0|uart_cp|sel_tr~0 , uart0|uart_cp|sel_tr~0, D9_SOC, 1
instance = comp, \uart0|uart_cp|sel_tr , uart0|uart_cp|sel_tr, D9_SOC, 1
instance = comp, \uart0|uart_cp|Equal2~0 , uart0|uart_cp|Equal2~0, D9_SOC, 1
instance = comp, \uart0|uart_cp|sel_ctrl , uart0|uart_cp|sel_ctrl, D9_SOC, 1
instance = comp, \uart0|uart_dp|tr_ctrl[0]~0 , uart0|uart_dp|tr_ctrl[0]~0, D9_SOC, 1
instance = comp, \sg_uart_tx|PWDATA[0] , sg_uart_tx|PWDATA[0], D9_SOC, 1
instance = comp, \uart0|uart_dp|tr_ctrl[0] , uart0|uart_dp|tr_ctrl[0], D9_SOC, 1
instance = comp, \uart0|uart_dp|tr_ctrl[5] , uart0|uart_dp|tr_ctrl[5], D9_SOC, 1
instance = comp, \uart0|uart_dp|tr_ctrl[1] , uart0|uart_dp|tr_ctrl[1], D9_SOC, 1
instance = comp, \uart0|uart_dp|sel_t~0 , uart0|uart_dp|sel_t~0, D9_SOC, 1
instance = comp, \uart0|uart_dp|din[6] , uart0|uart_dp|din[6], D9_SOC, 1
instance = comp, \uart0|uart_dp|din[0] , uart0|uart_dp|din[0], D9_SOC, 1
instance = comp, \uart0|uart_cp|sel_baud~0 , uart0|uart_cp|sel_baud~0, D9_SOC, 1
instance = comp, \uart0|uart_cp|sel_baud , uart0|uart_cp|sel_baud, D9_SOC, 1
instance = comp, \uart0|uart_dp|baud[0]~0 , uart0|uart_dp|baud[0]~0, D9_SOC, 1
instance = comp, \uart0|uart_dp|baud[4] , uart0|uart_dp|baud[4], D9_SOC, 1
instance = comp, \uart0|uart_dp|baud[5] , uart0|uart_dp|baud[5], D9_SOC, 1
instance = comp, \uart0|uart_dp|Equal0~0 , uart0|uart_dp|Equal0~0, D9_SOC, 1
instance = comp, \uart0|uart_dp|sel_t , uart0|uart_dp|sel_t, D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|tx_cp|Equal0~0 , uart0|uart_dp|uart_tx|tx_cp|Equal0~0, D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|tx_cp|WideOr5 , uart0|uart_dp|uart_tx|tx_cp|WideOr5, D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|tx_cp|bit_cntn[2] , uart0|uart_dp|uart_tx|tx_cp|bit_cntn[2], D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|bit_cnt|Q~3 , uart0|uart_dp|uart_tx|bit_cnt|Q~3, D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|bit_cnt|Q[2] , uart0|uart_dp|uart_tx|bit_cnt|Q[2], D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|tx_cp|WideOr1~0 , uart0|uart_dp|uart_tx|tx_cp|WideOr1~0, D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|tx_cp|bit_cntn[0] , uart0|uart_dp|uart_tx|tx_cp|bit_cntn[0], D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|bit_cnt|Q~0 , uart0|uart_dp|uart_tx|bit_cnt|Q~0, D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|bit_cnt|Q[0] , uart0|uart_dp|uart_tx|bit_cnt|Q[0], D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|tx_cp|WideOr7 , uart0|uart_dp|uart_tx|tx_cp|WideOr7, D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|tx_cp|bit_cntn[1] , uart0|uart_dp|uart_tx|tx_cp|bit_cntn[1], D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|bit_cnt|Q~2 , uart0|uart_dp|uart_tx|bit_cnt|Q~2, D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|bit_cnt|Q[1] , uart0|uart_dp|uart_tx|bit_cnt|Q[1], D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|tx_cp|WideNor4~0 , uart0|uart_dp|uart_tx|tx_cp|WideNor4~0, D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|tx_cp|WideOr3 , uart0|uart_dp|uart_tx|tx_cp|WideOr3, D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|tx_cp|bit_cntn[3] , uart0|uart_dp|uart_tx|tx_cp|bit_cntn[3], D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|bit_cnt|Q~1 , uart0|uart_dp|uart_tx|bit_cnt|Q~1, D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|bit_cnt|Q[3] , uart0|uart_dp|uart_tx|bit_cnt|Q[3], D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|tx_dp|Selector1~0 , uart0|uart_dp|uart_tx|tx_dp|Selector1~0, D9_SOC, 1
instance = comp, \uart0|uart_dp|din[5] , uart0|uart_dp|din[5], D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|tx_dp|Selector1~1 , uart0|uart_dp|uart_tx|tx_dp|Selector1~1, D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|tx_cp|WideOr1 , uart0|uart_dp|uart_tx|tx_cp|WideOr1, D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|tx_cp|tx_en , uart0|uart_dp|uart_tx|tx_cp|tx_en, D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|tx_dp|Selector1~2 , uart0|uart_dp|uart_tx|tx_dp|Selector1~2, D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|tx_dp|WideNor1~0 , uart0|uart_dp|uart_tx|tx_dp|WideNor1~0, D9_SOC, 1
instance = comp, \uart0|uart_dp|uart_tx|tx_dp|tx_out , uart0|uart_dp|uart_tx|tx_dp|tx_out, D9_SOC, 1
instance = comp, \ADC_DOUT~input , ADC_DOUT~input, D9_SOC, 1
instance = comp, \AUD_ADCDAT~input , AUD_ADCDAT~input, D9_SOC, 1
instance = comp, \CLOCK3_50~input , CLOCK3_50~input, D9_SOC, 1
instance = comp, \CLOCK4_50~input , CLOCK4_50~input, D9_SOC, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, D9_SOC, 1
instance = comp, \IRDA_RXD~input , IRDA_RXD~input, D9_SOC, 1
instance = comp, \KEY[0]~input , KEY[0]~input, D9_SOC, 1
instance = comp, \KEY[1]~input , KEY[1]~input, D9_SOC, 1
instance = comp, \KEY[2]~input , KEY[2]~input, D9_SOC, 1
instance = comp, \KEY[3]~input , KEY[3]~input, D9_SOC, 1
instance = comp, \SW[3]~input , SW[3]~input, D9_SOC, 1
instance = comp, \SW[4]~input , SW[4]~input, D9_SOC, 1
instance = comp, \SW[5]~input , SW[5]~input, D9_SOC, 1
instance = comp, \SW[6]~input , SW[6]~input, D9_SOC, 1
instance = comp, \SW[7]~input , SW[7]~input, D9_SOC, 1
instance = comp, \SW[8]~input , SW[8]~input, D9_SOC, 1
instance = comp, \SW[9]~input , SW[9]~input, D9_SOC, 1
instance = comp, \TD_CLK27~input , TD_CLK27~input, D9_SOC, 1
instance = comp, \TD_DATA[0]~input , TD_DATA[0]~input, D9_SOC, 1
instance = comp, \TD_DATA[1]~input , TD_DATA[1]~input, D9_SOC, 1
instance = comp, \TD_DATA[2]~input , TD_DATA[2]~input, D9_SOC, 1
instance = comp, \TD_DATA[3]~input , TD_DATA[3]~input, D9_SOC, 1
instance = comp, \TD_DATA[4]~input , TD_DATA[4]~input, D9_SOC, 1
instance = comp, \TD_DATA[5]~input , TD_DATA[5]~input, D9_SOC, 1
instance = comp, \TD_DATA[6]~input , TD_DATA[6]~input, D9_SOC, 1
instance = comp, \TD_DATA[7]~input , TD_DATA[7]~input, D9_SOC, 1
instance = comp, \TD_HS~input , TD_HS~input, D9_SOC, 1
instance = comp, \TD_VS~input , TD_VS~input, D9_SOC, 1
instance = comp, \AUD_ADCLRCK~input , AUD_ADCLRCK~input, D9_SOC, 1
instance = comp, \AUD_BCLK~input , AUD_BCLK~input, D9_SOC, 1
instance = comp, \AUD_DACLRCK~input , AUD_DACLRCK~input, D9_SOC, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, D9_SOC, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, D9_SOC, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, D9_SOC, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, D9_SOC, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, D9_SOC, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, D9_SOC, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, D9_SOC, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, D9_SOC, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, D9_SOC, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, D9_SOC, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, D9_SOC, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, D9_SOC, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, D9_SOC, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, D9_SOC, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, D9_SOC, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, D9_SOC, 1
instance = comp, \FPGA_I2C_SDAT~input , FPGA_I2C_SDAT~input, D9_SOC, 1
instance = comp, \GPIO_0[1]~input , GPIO_0[1]~input, D9_SOC, 1
instance = comp, \GPIO_0[2]~input , GPIO_0[2]~input, D9_SOC, 1
instance = comp, \GPIO_0[3]~input , GPIO_0[3]~input, D9_SOC, 1
instance = comp, \GPIO_0[4]~input , GPIO_0[4]~input, D9_SOC, 1
instance = comp, \GPIO_0[5]~input , GPIO_0[5]~input, D9_SOC, 1
instance = comp, \GPIO_0[6]~input , GPIO_0[6]~input, D9_SOC, 1
instance = comp, \GPIO_0[7]~input , GPIO_0[7]~input, D9_SOC, 1
instance = comp, \GPIO_0[8]~input , GPIO_0[8]~input, D9_SOC, 1
instance = comp, \GPIO_0[9]~input , GPIO_0[9]~input, D9_SOC, 1
instance = comp, \GPIO_0[10]~input , GPIO_0[10]~input, D9_SOC, 1
instance = comp, \GPIO_0[11]~input , GPIO_0[11]~input, D9_SOC, 1
instance = comp, \GPIO_0[12]~input , GPIO_0[12]~input, D9_SOC, 1
instance = comp, \GPIO_0[13]~input , GPIO_0[13]~input, D9_SOC, 1
instance = comp, \GPIO_0[14]~input , GPIO_0[14]~input, D9_SOC, 1
instance = comp, \GPIO_0[15]~input , GPIO_0[15]~input, D9_SOC, 1
instance = comp, \GPIO_0[16]~input , GPIO_0[16]~input, D9_SOC, 1
instance = comp, \GPIO_0[17]~input , GPIO_0[17]~input, D9_SOC, 1
instance = comp, \GPIO_0[18]~input , GPIO_0[18]~input, D9_SOC, 1
instance = comp, \GPIO_0[19]~input , GPIO_0[19]~input, D9_SOC, 1
instance = comp, \GPIO_0[20]~input , GPIO_0[20]~input, D9_SOC, 1
instance = comp, \GPIO_0[21]~input , GPIO_0[21]~input, D9_SOC, 1
instance = comp, \GPIO_0[22]~input , GPIO_0[22]~input, D9_SOC, 1
instance = comp, \GPIO_0[23]~input , GPIO_0[23]~input, D9_SOC, 1
instance = comp, \GPIO_0[24]~input , GPIO_0[24]~input, D9_SOC, 1
instance = comp, \GPIO_0[25]~input , GPIO_0[25]~input, D9_SOC, 1
instance = comp, \GPIO_0[26]~input , GPIO_0[26]~input, D9_SOC, 1
instance = comp, \GPIO_0[27]~input , GPIO_0[27]~input, D9_SOC, 1
instance = comp, \GPIO_0[28]~input , GPIO_0[28]~input, D9_SOC, 1
instance = comp, \GPIO_0[29]~input , GPIO_0[29]~input, D9_SOC, 1
instance = comp, \GPIO_0[30]~input , GPIO_0[30]~input, D9_SOC, 1
instance = comp, \GPIO_0[31]~input , GPIO_0[31]~input, D9_SOC, 1
instance = comp, \GPIO_0[32]~input , GPIO_0[32]~input, D9_SOC, 1
instance = comp, \GPIO_0[33]~input , GPIO_0[33]~input, D9_SOC, 1
instance = comp, \GPIO_0[34]~input , GPIO_0[34]~input, D9_SOC, 1
instance = comp, \GPIO_0[35]~input , GPIO_0[35]~input, D9_SOC, 1
instance = comp, \GPIO_1[0]~input , GPIO_1[0]~input, D9_SOC, 1
instance = comp, \GPIO_1[1]~input , GPIO_1[1]~input, D9_SOC, 1
instance = comp, \GPIO_1[2]~input , GPIO_1[2]~input, D9_SOC, 1
instance = comp, \GPIO_1[3]~input , GPIO_1[3]~input, D9_SOC, 1
instance = comp, \GPIO_1[4]~input , GPIO_1[4]~input, D9_SOC, 1
instance = comp, \GPIO_1[5]~input , GPIO_1[5]~input, D9_SOC, 1
instance = comp, \GPIO_1[6]~input , GPIO_1[6]~input, D9_SOC, 1
instance = comp, \GPIO_1[7]~input , GPIO_1[7]~input, D9_SOC, 1
instance = comp, \GPIO_1[8]~input , GPIO_1[8]~input, D9_SOC, 1
instance = comp, \GPIO_1[9]~input , GPIO_1[9]~input, D9_SOC, 1
instance = comp, \GPIO_1[10]~input , GPIO_1[10]~input, D9_SOC, 1
instance = comp, \GPIO_1[11]~input , GPIO_1[11]~input, D9_SOC, 1
instance = comp, \GPIO_1[12]~input , GPIO_1[12]~input, D9_SOC, 1
instance = comp, \GPIO_1[13]~input , GPIO_1[13]~input, D9_SOC, 1
instance = comp, \GPIO_1[14]~input , GPIO_1[14]~input, D9_SOC, 1
instance = comp, \GPIO_1[15]~input , GPIO_1[15]~input, D9_SOC, 1
instance = comp, \GPIO_1[16]~input , GPIO_1[16]~input, D9_SOC, 1
instance = comp, \GPIO_1[17]~input , GPIO_1[17]~input, D9_SOC, 1
instance = comp, \GPIO_1[18]~input , GPIO_1[18]~input, D9_SOC, 1
instance = comp, \GPIO_1[19]~input , GPIO_1[19]~input, D9_SOC, 1
instance = comp, \GPIO_1[20]~input , GPIO_1[20]~input, D9_SOC, 1
instance = comp, \GPIO_1[21]~input , GPIO_1[21]~input, D9_SOC, 1
instance = comp, \GPIO_1[22]~input , GPIO_1[22]~input, D9_SOC, 1
instance = comp, \GPIO_1[23]~input , GPIO_1[23]~input, D9_SOC, 1
instance = comp, \GPIO_1[24]~input , GPIO_1[24]~input, D9_SOC, 1
instance = comp, \GPIO_1[25]~input , GPIO_1[25]~input, D9_SOC, 1
instance = comp, \GPIO_1[26]~input , GPIO_1[26]~input, D9_SOC, 1
instance = comp, \GPIO_1[27]~input , GPIO_1[27]~input, D9_SOC, 1
instance = comp, \GPIO_1[28]~input , GPIO_1[28]~input, D9_SOC, 1
instance = comp, \GPIO_1[29]~input , GPIO_1[29]~input, D9_SOC, 1
instance = comp, \GPIO_1[30]~input , GPIO_1[30]~input, D9_SOC, 1
instance = comp, \GPIO_1[31]~input , GPIO_1[31]~input, D9_SOC, 1
instance = comp, \GPIO_1[32]~input , GPIO_1[32]~input, D9_SOC, 1
instance = comp, \GPIO_1[33]~input , GPIO_1[33]~input, D9_SOC, 1
instance = comp, \GPIO_1[34]~input , GPIO_1[34]~input, D9_SOC, 1
instance = comp, \GPIO_1[35]~input , GPIO_1[35]~input, D9_SOC, 1
instance = comp, \PS2_CLK~input , PS2_CLK~input, D9_SOC, 1
instance = comp, \PS2_CLK2~input , PS2_CLK2~input, D9_SOC, 1
instance = comp, \PS2_DAT~input , PS2_DAT~input, D9_SOC, 1
instance = comp, \PS2_DAT2~input , PS2_DAT2~input, D9_SOC, 1
instance = comp, \GPIO_0[0]~input , GPIO_0[0]~input, D9_SOC, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, D9_SOC, 1
