===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 15.5402 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.1508 ( 21.1%)    4.1508 ( 26.7%)  FIR Parser
    7.6528 ( 38.9%)    5.3371 ( 34.3%)  'firrtl.circuit' Pipeline
    1.5197 (  7.7%)    0.7602 (  4.9%)    'firrtl.module' Pipeline
    1.3140 (  6.7%)    0.6625 (  4.3%)      CSE
    0.0011 (  0.0%)    0.0007 (  0.0%)        (A) DominanceInfo
    0.2015 (  1.0%)    0.1052 (  0.7%)      LowerCHIRRTL
    0.1369 (  0.7%)    0.1369 (  0.9%)    InferWidths
    0.5167 (  2.6%)    0.5167 (  3.3%)    InferResets
    0.0450 (  0.2%)    0.0450 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0446 (  0.2%)    0.0446 (  0.3%)    PrefixModules
    0.4088 (  2.1%)    0.4088 (  2.6%)    LowerFIRRTLTypes
    2.1088 ( 10.7%)    1.0549 (  6.8%)    'firrtl.module' Pipeline
    0.6958 (  3.5%)    0.3559 (  2.3%)      ExpandWhens
    1.4082 (  7.2%)    0.7133 (  4.6%)      Canonicalizer
    0.2279 (  1.2%)    0.2279 (  1.5%)    Inliner
    1.3382 (  6.8%)    1.3382 (  8.6%)    IMConstProp
    0.0409 (  0.2%)    0.0409 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0004 (  0.0%)    0.0004 (  0.0%)    BlackBoxReader
    1.0024 (  5.1%)    0.5017 (  3.2%)    'firrtl.module' Pipeline
    0.9998 (  5.1%)    0.5006 (  3.2%)      Canonicalizer
    0.2033 (  1.0%)    0.2033 (  1.3%)    CreateSiFiveMetadata
    0.1381 (  0.7%)    0.1381 (  0.9%)    EmitOMIR
    0.0388 (  0.2%)    0.0388 (  0.2%)      (A) circt::firrtl::InstanceGraph
    1.2939 (  6.6%)    1.2939 (  8.3%)  LowerFIRRTLToHW
    0.2822 (  1.4%)    0.2822 (  1.8%)  HWMemSimImpl
    3.6019 ( 18.3%)    1.8015 ( 11.6%)  'hw.module' Pipeline
    0.0924 (  0.5%)    0.0497 (  0.3%)    HWCleanup
    0.9902 (  5.0%)    0.5055 (  3.3%)    CSE
    0.0017 (  0.0%)    0.0011 (  0.0%)      (A) DominanceInfo
    1.9876 ( 10.1%)    0.9974 (  6.4%)    Canonicalizer
    0.0219 (  0.1%)    0.0122 (  0.1%)    HWLegalizeModules
    0.4971 (  2.5%)    0.2599 (  1.7%)    PrettifyVerilog
    2.6650 ( 13.6%)    2.6650 ( 17.1%)  ExportVerilog
    0.0058 (  0.0%)    0.0058 (  0.0%)  Rest
   19.6563 (100.0%)   15.5402 (100.0%)  Total

{
  totalTime: 15.581,
  maxMemory: 794890240
}
