// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
wire_assign( in, out );
// assign in to out
wire_assign( in, out );

// Design a module that does the logical operations AND, OR, and XOR
module logic_op( input in1, input in2, output out );
// assign out to in1 and in2
logic_op( in1, in2, out );
// assign out to in1 and in2
logic_op( in1, in2, out );

// Design a module that does the logical operations AND, OR, and XOR
module logic_op( input in1, input in2, input in3, output out );
// assign out to in1 and in2
logic_op( in1, in2, out );
// assign out to in1 and in2
logic_op( in1, in2, out );

// Design aendmodule
