

================================================================
== Vitis HLS Report for 'u64_to_u8_array'
================================================================
* Date:           Tue May 28 19:29:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        EsperimentiVitisHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.182 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     91|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    398|    -|
|Register         |        -|   -|     84|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     84|    489|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln7_1_fu_364_p2  |         +|   0|  0|  13|           5|           2|
    |add_ln7_2_fu_370_p2  |         +|   0|  0|  13|           5|           2|
    |add_ln7_3_fu_376_p2  |         +|   0|  0|  13|           5|           3|
    |add_ln7_4_fu_382_p2  |         +|   0|  0|  13|           5|           3|
    |add_ln7_5_fu_388_p2  |         +|   0|  0|  13|           5|           3|
    |add_ln7_6_fu_394_p2  |         +|   0|  0|  13|           5|           3|
    |add_ln7_fu_358_p2    |         +|   0|  0|  13|           5|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  91|          35|          17|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  14|          3|    1|          3|
    |b_0_address0  |  48|          9|    3|         27|
    |b_0_d0        |  48|          9|    8|         72|
    |b_1_address0  |  48|          9|    3|         27|
    |b_1_d0        |  48|          9|    8|         72|
    |b_2_address0  |  48|          9|    3|         27|
    |b_2_d0        |  48|          9|    8|         72|
    |b_3_address0  |  48|          9|    3|         27|
    |b_3_d0        |  48|          9|    8|         72|
    +--------------+----+-----------+-----+-----------+
    |Total         | 398|         75|   45|        399|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  2|   0|    2|          0|
    |b_0_addr_5_reg_666    |  3|   0|    3|          0|
    |b_0_addr_6_reg_694    |  3|   0|    3|          0|
    |b_0_addr_7_reg_722    |  3|   0|    3|          0|
    |b_0_addr_reg_638      |  3|   0|    3|          0|
    |b_1_addr_5_reg_671    |  3|   0|    3|          0|
    |b_1_addr_6_reg_699    |  3|   0|    3|          0|
    |b_1_addr_7_reg_727    |  3|   0|    3|          0|
    |b_1_addr_reg_643      |  3|   0|    3|          0|
    |b_2_addr_5_reg_676    |  3|   0|    3|          0|
    |b_2_addr_6_reg_704    |  3|   0|    3|          0|
    |b_2_addr_7_reg_732    |  3|   0|    3|          0|
    |b_2_addr_reg_648      |  3|   0|    3|          0|
    |b_3_addr_5_reg_681    |  3|   0|    3|          0|
    |b_3_addr_6_reg_709    |  3|   0|    3|          0|
    |b_3_addr_7_reg_737    |  3|   0|    3|          0|
    |b_3_addr_reg_653      |  3|   0|    3|          0|
    |empty_reg_634         |  2|   0|    2|          0|
    |trunc_ln13_1_reg_658  |  8|   0|    8|          0|
    |trunc_ln13_2_reg_686  |  8|   0|    8|          0|
    |trunc_ln13_3_reg_714  |  8|   0|    8|          0|
    |trunc_ln13_4_reg_742  |  8|   0|    8|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 84|   0|   84|          0|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------+-----+-----+------------+-----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  u64_to_u8_array|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  u64_to_u8_array|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  u64_to_u8_array|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  u64_to_u8_array|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  u64_to_u8_array|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  u64_to_u8_array|  return value|
|ap_ce         |   in|    1|  ap_ctrl_hs|  u64_to_u8_array|  return value|
|a             |   in|   64|     ap_none|                a|        scalar|
|b_0_address0  |  out|    3|   ap_memory|              b_0|         array|
|b_0_ce0       |  out|    1|   ap_memory|              b_0|         array|
|b_0_we0       |  out|    1|   ap_memory|              b_0|         array|
|b_0_d0        |  out|    8|   ap_memory|              b_0|         array|
|b_1_address0  |  out|    3|   ap_memory|              b_1|         array|
|b_1_ce0       |  out|    1|   ap_memory|              b_1|         array|
|b_1_we0       |  out|    1|   ap_memory|              b_1|         array|
|b_1_d0        |  out|    8|   ap_memory|              b_1|         array|
|b_2_address0  |  out|    3|   ap_memory|              b_2|         array|
|b_2_ce0       |  out|    1|   ap_memory|              b_2|         array|
|b_2_we0       |  out|    1|   ap_memory|              b_2|         array|
|b_2_d0        |  out|    8|   ap_memory|              b_2|         array|
|b_3_address0  |  out|    3|   ap_memory|              b_3|         array|
|b_3_ce0       |  out|    1|   ap_memory|              b_3|         array|
|b_3_we0       |  out|    1|   ap_memory|              b_3|         array|
|b_3_d0        |  out|    8|   ap_memory|              b_3|         array|
|idx           |   in|    5|     ap_none|              idx|        scalar|
+--------------+-----+-----+------------+-----------------+--------------+

