

================================================================
== Vivado HLS Report for 'rpy_to_duty'
================================================================
* Date:           Fri Jul 13 11:08:56 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mixer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     36.73|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    4|    1|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!kill_read)
	5  / (kill_read)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i8]* %regs_in_V), !map !98"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %kill), !map !104"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %m0_V), !map !110"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %m1_V), !map !114"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %m2_V), !map !118"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %m3_V), !map !122"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %m4_V), !map !126"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %m5_V), !map !130"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kill_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %kill)"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%regs_in_V_addr = getelementptr [4 x i8]* %regs_in_V, i64 0, i64 0"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @rpy_to_duty_str) nounwind"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mixer/rpy_to_duty.cpp:43]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([4 x i8]* %regs_in_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i8]* %regs_in_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %kill, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mixer/rpy_to_duty.cpp:45]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %m0_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mixer/rpy_to_duty.cpp:46]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %m1_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mixer/rpy_to_duty.cpp:47]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %m2_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mixer/rpy_to_duty.cpp:48]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %m3_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mixer/rpy_to_duty.cpp:49]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %m4_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mixer/rpy_to_duty.cpp:50]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %m5_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mixer/rpy_to_duty.cpp:51]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %kill_read, label %1, label %_ifconv" [mixer/rpy_to_duty.cpp:52]
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%p_Val2_s = load i8* %regs_in_V_addr, align 1" [mixer/rpy_to_duty.cpp:58]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m5_V, i8 0)" [mixer/rpy_to_duty.cpp:53]
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m4_V, i8 0)" [mixer/rpy_to_duty.cpp:53]
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m3_V, i8 0)" [mixer/rpy_to_duty.cpp:53]
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m2_V, i8 0)" [mixer/rpy_to_duty.cpp:53]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m1_V, i8 0)" [mixer/rpy_to_duty.cpp:53]
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m0_V, i8 0)" [mixer/rpy_to_duty.cpp:53]
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "br label %2" [mixer/rpy_to_duty.cpp:54]

 <State 2> : 2.32ns
ST_2 : Operation 36 [1/2] (2.32ns)   --->   "%p_Val2_s = load i8* %regs_in_V_addr, align 1" [mixer/rpy_to_duty.cpp:58]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%regs_in_V_addr_1 = getelementptr [4 x i8]* %regs_in_V, i64 0, i64 1" [mixer/rpy_to_duty.cpp:59]
ST_2 : Operation 38 [2/2] (2.32ns)   --->   "%p_Val2_1 = load i8* %regs_in_V_addr_1, align 1" [mixer/rpy_to_duty.cpp:59]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>

 <State 3> : 2.32ns
ST_3 : Operation 39 [1/2] (2.32ns)   --->   "%p_Val2_1 = load i8* %regs_in_V_addr_1, align 1" [mixer/rpy_to_duty.cpp:59]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%regs_in_V_addr_2 = getelementptr [4 x i8]* %regs_in_V, i64 0, i64 2" [mixer/rpy_to_duty.cpp:60]
ST_3 : Operation 41 [2/2] (2.32ns)   --->   "%p_Val2_2 = load i8* %regs_in_V_addr_2, align 1" [mixer/rpy_to_duty.cpp:60]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>

 <State 4> : 6.38ns
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_4 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %p_Val2_1, i5 0)" [mixer/rpy_to_duty.cpp:59]
ST_4 : Operation 43 [1/2] (2.32ns)   --->   "%p_Val2_2 = load i8* %regs_in_V_addr_2, align 1" [mixer/rpy_to_duty.cpp:60]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%regs_in_V_addr_3 = getelementptr [4 x i8]* %regs_in_V, i64 0, i64 3" [mixer/rpy_to_duty.cpp:61]
ST_4 : Operation 45 [2/2] (2.32ns)   --->   "%p_Val2_3 = load i8* %regs_in_V_addr_3, align 1" [mixer/rpy_to_duty.cpp:61]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_cast = sext i13 %tmp_4 to i26" [mixer/rpy_to_duty.cpp:72]
ST_4 : Operation 47 [1/1] (6.38ns)   --->   "%tmp_8 = mul i26 -2365, %tmp_cast" [mixer/rpy_to_duty.cpp:72]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [1/1] (6.38ns)   --->   "%tmp_23 = mul i26 2364, %tmp_cast" [mixer/rpy_to_duty.cpp:74]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 5> : 36.73ns
ST_5 : Operation 49 [1/2] (2.32ns)   --->   "%p_Val2_3 = load i8* %regs_in_V_addr_3, align 1" [mixer/rpy_to_duty.cpp:61]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %p_Val2_3, i5 0)" [mixer/rpy_to_duty.cpp:61]
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_9_cast = sext i13 %p_Val2_4 to i14" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 52 [1/1] (2.03ns)   --->   "%r_V = sub i14 4096, %tmp_9_cast" [mixer/rpy_to_duty.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Val2_s, i16 0)" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_Val2_5_cast = sext i24 %p_Val2_5 to i26" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%p_Val2_8 = call i25 @_ssdm_op_BitConcatenate.i25.i8.i17(i8 %p_Val2_2, i17 0)" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_10_cast4 = sext i25 %p_Val2_8 to i27" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_10_cast4_cast = sext i25 %p_Val2_8 to i26" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 58 [1/1] (2.34ns)   --->   "%tmp_s = sub i26 0, %tmp_10_cast4_cast" [mixer/rpy_to_duty.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_11_cast_cast = sext i26 %tmp_s to i27" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 60 [1/1] (2.37ns)   --->   "%tmp_1 = add i26 %tmp_8, %p_Val2_5_cast" [mixer/rpy_to_duty.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_12_cast = sext i26 %tmp_1 to i27" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 62 [1/1] (2.37ns)   --->   "%r_V_19_tr = sub i27 %tmp_12_cast, %tmp_10_cast4" [mixer/rpy_to_duty.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%sext2_cast = sext i27 %r_V_19_tr to i54" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 64 [1/1] (7.71ns)   --->   "%mul1 = mul i54 178956971, %sext2_cast" [mixer/rpy_to_duty.cpp:72]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (3.26ns)   --->   "%neg_mul1 = sub i54 0, %mul1" [mixer/rpy_to_duty.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %r_V_19_tr, i32 26)" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node neg_ti1)   --->   "%tmp_33 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %neg_mul1, i32 29, i32 53)" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node neg_ti1)   --->   "%tmp = sext i25 %tmp_33 to i27" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_51 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %mul1, i32 29, i32 53)" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2 = sext i25 %tmp_51 to i27" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node neg_ti1)   --->   "%tmp_6 = select i1 %tmp_14, i27 %tmp, i27 %tmp_2" [mixer/rpy_to_duty.cpp:72]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (2.34ns) (out node of the LUT)   --->   "%neg_ti1 = sub i27 0, %tmp_6" [mixer/rpy_to_duty.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (1.37ns)   --->   "%tmp_3 = select i1 %tmp_14, i27 %neg_ti1, i27 %tmp_2" [mixer/rpy_to_duty.cpp:72]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%OP1_V_2_cast3 = zext i14 %r_V to i40" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%OP1_V_2_cast2 = zext i14 %r_V to i39" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = zext i14 %r_V to i38" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i27 %tmp_3 to i38" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 78 [1/1] (7.18ns)   --->   "%p_Val2_6 = mul i38 %OP1_V_2_cast, %OP2_V_cast" [mixer/rpy_to_duty.cpp:72]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_5 = call i37 @_ssdm_op_BitConcatenate.i37.i8.i29(i8 %p_Val2_3, i29 0)" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_13_cast1 = sext i37 %tmp_5 to i40" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i37 %tmp_5 to i39" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_14_cast = sext i38 %p_Val2_6 to i39" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 83 [1/1] (2.79ns)   --->   "%r_V_1 = add i39 %tmp_13_cast, %tmp_14_cast" [mixer/rpy_to_duty.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%OP1_V_3_cast = sext i39 %r_V_1 to i47" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl1 = call i47 @_ssdm_op_BitConcatenate.i47.i39.i8(i39 %r_V_1, i8 0)" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 86 [1/1] (3.07ns)   --->   "%r_V_13 = sub i47 %p_shl1, %OP1_V_3_cast" [mixer/rpy_to_duty.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %r_V_13, i32 46)" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i47 %r_V_13 to i36" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 89 [1/1] (2.50ns)   --->   "%tmp_7 = icmp eq i36 %tmp_67, 0" [mixer/rpy_to_duty.cpp:72]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i47.i32.i32(i47 %r_V_13, i32 36, i32 43)" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 91 [1/1] (1.91ns)   --->   "%tmp_10 = add i8 1, %tmp_9" [mixer/rpy_to_duty.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_11 = select i1 %tmp_7, i8 %tmp_9, i8 %tmp_10" [mixer/rpy_to_duty.cpp:72]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_12 = select i1 %tmp_66, i8 %tmp_11, i8 %tmp_9" [mixer/rpy_to_duty.cpp:72]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m0_V, i8 %tmp_12)" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_13 = call i25 @_ssdm_op_BitConcatenate.i25.i8.i17(i8 %p_Val2_s, i17 0)" [mixer/rpy_to_duty.cpp:58]
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_14_cast1 = sext i25 %tmp_13 to i26" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 97 [1/1] (2.34ns)   --->   "%r_V_21_tr = add i26 %tmp_10_cast4_cast, %tmp_14_cast1" [mixer/rpy_to_duty.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%sext3_cast = sext i26 %r_V_21_tr to i54" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 99 [1/1] (7.71ns)   --->   "%mul3 = mul i54 178956971, %sext3_cast" [mixer/rpy_to_duty.cpp:73]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (3.26ns)   --->   "%neg_mul2 = sub i54 0, %mul3" [mixer/rpy_to_duty.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %r_V_21_tr, i32 25)" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%tmp_69 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %neg_mul2, i32 29, i32 53)" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%tmp_15 = sext i25 %tmp_69 to i27" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_70 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %mul3, i32 29, i32 53)" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_16 = sext i25 %tmp_70 to i27" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%tmp_18 = select i1 %tmp_68, i27 %tmp_15, i27 %tmp_16" [mixer/rpy_to_duty.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (2.34ns) (out node of the LUT)   --->   "%neg_ti2 = sub i27 0, %tmp_18" [mixer/rpy_to_duty.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (1.37ns)   --->   "%tmp_17 = select i1 %tmp_68, i27 %neg_ti2, i27 %tmp_16" [mixer/rpy_to_duty.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%OP2_V_1_cast = sext i27 %tmp_17 to i39" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 110 [1/1] (7.18ns)   --->   "%p_Val2_9 = mul i39 %OP1_V_2_cast2, %OP2_V_1_cast" [mixer/rpy_to_duty.cpp:73]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (2.83ns)   --->   "%r_V_3 = add i39 %tmp_13_cast, %p_Val2_9" [mixer/rpy_to_duty.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%OP1_V_4_cast = sext i39 %r_V_3 to i47" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%p_shl2 = call i47 @_ssdm_op_BitConcatenate.i47.i39.i8(i39 %r_V_3, i8 0)" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 114 [1/1] (3.07ns)   --->   "%r_V_14 = sub i47 %p_shl2, %OP1_V_4_cast" [mixer/rpy_to_duty.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %r_V_14, i32 46)" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i47 %r_V_14 to i36" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 117 [1/1] (2.50ns)   --->   "%tmp_19 = icmp eq i36 %tmp_72, 0" [mixer/rpy_to_duty.cpp:73]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i47.i32.i32(i47 %r_V_14, i32 36, i32 43)" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 119 [1/1] (1.91ns)   --->   "%tmp_21 = add i8 1, %tmp_20" [mixer/rpy_to_duty.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_22 = select i1 %tmp_19, i8 %tmp_20, i8 %tmp_21" [mixer/rpy_to_duty.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_26 = select i1 %tmp_71, i8 %tmp_22, i8 %tmp_20" [mixer/rpy_to_duty.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m1_V, i8 %tmp_26)" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 123 [1/1] (2.37ns)   --->   "%tmp_24 = add i26 %tmp_23, %p_Val2_5_cast" [mixer/rpy_to_duty.cpp:74]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_24_cast = sext i26 %tmp_24 to i27" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 125 [1/1] (2.37ns)   --->   "%r_V_23_tr = sub i27 %tmp_24_cast, %tmp_10_cast4" [mixer/rpy_to_duty.cpp:74]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%sext4_cast = sext i27 %r_V_23_tr to i54" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 127 [1/1] (7.71ns)   --->   "%mul4 = mul i54 178956971, %sext4_cast" [mixer/rpy_to_duty.cpp:74]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (3.26ns)   --->   "%neg_mul4 = sub i54 0, %mul4" [mixer/rpy_to_duty.cpp:74]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %r_V_23_tr, i32 26)" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%tmp_74 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %neg_mul4, i32 29, i32 53)" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%tmp_30 = sext i25 %tmp_74 to i27" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_75 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %mul4, i32 29, i32 53)" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_32 = sext i25 %tmp_75 to i27" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%tmp_35 = select i1 %tmp_73, i27 %tmp_30, i27 %tmp_32" [mixer/rpy_to_duty.cpp:74]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (2.34ns) (out node of the LUT)   --->   "%neg_ti3 = sub i27 0, %tmp_35" [mixer/rpy_to_duty.cpp:74]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (1.37ns)   --->   "%tmp_25 = select i1 %tmp_73, i27 %neg_ti3, i27 %tmp_32" [mixer/rpy_to_duty.cpp:74]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%OP2_V_2_cast = sext i27 %tmp_25 to i38" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 138 [1/1] (7.18ns)   --->   "%p_Val2_11 = mul i38 %OP1_V_2_cast, %OP2_V_2_cast" [mixer/rpy_to_duty.cpp:74]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i38 %p_Val2_11 to i39" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 140 [1/1] (2.79ns)   --->   "%r_V_5 = add i39 %tmp_13_cast, %tmp_26_cast" [mixer/rpy_to_duty.cpp:74]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%OP1_V_5_cast = sext i39 %r_V_5 to i47" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%p_shl3 = call i47 @_ssdm_op_BitConcatenate.i47.i39.i8(i39 %r_V_5, i8 0)" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 143 [1/1] (3.07ns)   --->   "%r_V_15 = sub i47 %p_shl3, %OP1_V_5_cast" [mixer/rpy_to_duty.cpp:74]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %r_V_15, i32 46)" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i47 %r_V_15 to i36" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 146 [1/1] (2.50ns)   --->   "%tmp_27 = icmp eq i36 %tmp_77, 0" [mixer/rpy_to_duty.cpp:74]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i47.i32.i32(i47 %r_V_15, i32 36, i32 43)" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 148 [1/1] (1.91ns)   --->   "%tmp_41 = add i8 1, %tmp_39" [mixer/rpy_to_duty.cpp:74]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_42 = select i1 %tmp_27, i8 %tmp_39, i8 %tmp_41" [mixer/rpy_to_duty.cpp:74]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_43 = select i1 %tmp_76, i8 %tmp_42, i8 %tmp_39" [mixer/rpy_to_duty.cpp:74]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m2_V, i8 %tmp_43)" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 152 [1/1] (2.37ns)   --->   "%tmp_28 = sub i26 %tmp_8, %p_Val2_5_cast" [mixer/rpy_to_duty.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i26 %tmp_28 to i27" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 154 [1/1] (2.37ns)   --->   "%r_V_25_tr = add i27 %tmp_28_cast, %tmp_10_cast4" [mixer/rpy_to_duty.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%sext9_cast = sext i27 %r_V_25_tr to i54" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 156 [1/1] (7.71ns)   --->   "%mul5 = mul i54 178956971, %sext9_cast" [mixer/rpy_to_duty.cpp:75]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (3.26ns)   --->   "%neg_mul5 = sub i54 0, %mul5" [mixer/rpy_to_duty.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %r_V_25_tr, i32 26)" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node neg_ti4)   --->   "%tmp_79 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %neg_mul5, i32 29, i32 53)" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node neg_ti4)   --->   "%tmp_44 = sext i25 %tmp_79 to i27" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_80 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %mul5, i32 29, i32 53)" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_45 = sext i25 %tmp_80 to i27" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node neg_ti4)   --->   "%tmp_49 = select i1 %tmp_78, i27 %tmp_44, i27 %tmp_45" [mixer/rpy_to_duty.cpp:75]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (2.34ns) (out node of the LUT)   --->   "%neg_ti4 = sub i27 0, %tmp_49" [mixer/rpy_to_duty.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (1.37ns)   --->   "%tmp_29 = select i1 %tmp_78, i27 %neg_ti4, i27 %tmp_45" [mixer/rpy_to_duty.cpp:75]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%OP2_V_3_cast = sext i27 %tmp_29 to i38" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 167 [1/1] (7.18ns)   --->   "%p_Val2_13 = mul i38 %OP1_V_2_cast, %OP2_V_3_cast" [mixer/rpy_to_duty.cpp:75]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_30_cast = sext i38 %p_Val2_13 to i39" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 169 [1/1] (2.79ns)   --->   "%r_V_7 = add i39 %tmp_13_cast, %tmp_30_cast" [mixer/rpy_to_duty.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%OP1_V_6_cast = sext i39 %r_V_7 to i47" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%p_shl4 = call i47 @_ssdm_op_BitConcatenate.i47.i39.i8(i39 %r_V_7, i8 0)" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 172 [1/1] (3.07ns)   --->   "%r_V_16 = sub i47 %p_shl4, %OP1_V_6_cast" [mixer/rpy_to_duty.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %r_V_16, i32 46)" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_82 = trunc i47 %r_V_16 to i36" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 175 [1/1] (2.50ns)   --->   "%tmp_31 = icmp eq i36 %tmp_82, 0" [mixer/rpy_to_duty.cpp:75]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i47.i32.i32(i47 %r_V_16, i32 36, i32 43)" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 177 [1/1] (1.91ns)   --->   "%tmp_47 = add i8 1, %tmp_46" [mixer/rpy_to_duty.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_48 = select i1 %tmp_31, i8 %tmp_46, i8 %tmp_47" [mixer/rpy_to_duty.cpp:75]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_50 = select i1 %tmp_81, i8 %tmp_48, i8 %tmp_46" [mixer/rpy_to_duty.cpp:75]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m3_V, i8 %tmp_50)" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_33_cast = sext i25 %tmp_13 to i27" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 182 [1/1] (2.37ns)   --->   "%r_V_27_tr = sub i27 %tmp_11_cast_cast, %tmp_33_cast" [mixer/rpy_to_duty.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%sext1_cast = sext i27 %r_V_27_tr to i55" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 184 [1/1] (7.97ns)   --->   "%mul2 = mul i55 357913942, %sext1_cast" [mixer/rpy_to_duty.cpp:76]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (3.28ns)   --->   "%neg_mul3 = sub i55 0, %mul2" [mixer/rpy_to_duty.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %r_V_27_tr, i32 26)" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node neg_ti8)   --->   "%tmp_84 = call i25 @_ssdm_op_PartSelect.i25.i55.i32.i32(i55 %neg_mul3, i32 30, i32 54)" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node neg_ti8)   --->   "%tmp_55 = sext i25 %tmp_84 to i28" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_85 = call i25 @_ssdm_op_PartSelect.i25.i55.i32.i32(i55 %mul2, i32 30, i32 54)" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_57 = sext i25 %tmp_85 to i28" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node neg_ti8)   --->   "%tmp_61 = select i1 %tmp_83, i28 %tmp_55, i28 %tmp_57" [mixer/rpy_to_duty.cpp:76]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (2.34ns) (out node of the LUT)   --->   "%neg_ti8 = sub i28 0, %tmp_61" [mixer/rpy_to_duty.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (1.37ns)   --->   "%tmp_34 = select i1 %tmp_83, i28 %neg_ti8, i28 %tmp_57" [mixer/rpy_to_duty.cpp:76]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%OP2_V_4_cast = sext i28 %tmp_34 to i40" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 195 [1/1] (7.18ns)   --->   "%p_Val2_15 = mul i40 %OP1_V_2_cast3, %OP2_V_4_cast" [mixer/rpy_to_duty.cpp:76]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (2.87ns)   --->   "%r_V_9 = add i40 %tmp_13_cast1, %p_Val2_15" [mixer/rpy_to_duty.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%OP1_V_7_cast = sext i40 %r_V_9 to i48" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%p_shl5 = call i48 @_ssdm_op_BitConcatenate.i48.i40.i8(i40 %r_V_9, i8 0)" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 199 [1/1] (3.10ns)   --->   "%r_V_17 = sub i48 %p_shl5, %OP1_V_7_cast" [mixer/rpy_to_duty.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %r_V_17, i32 47)" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_87 = trunc i48 %r_V_17 to i36" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 202 [1/1] (2.50ns)   --->   "%tmp_36 = icmp eq i36 %tmp_87, 0" [mixer/rpy_to_duty.cpp:76]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_52 = call i8 @_ssdm_op_PartSelect.i8.i48.i32.i32(i48 %r_V_17, i32 36, i32 43)" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 204 [1/1] (1.91ns)   --->   "%tmp_53 = add i8 1, %tmp_52" [mixer/rpy_to_duty.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_54 = select i1 %tmp_36, i8 %tmp_52, i8 %tmp_53" [mixer/rpy_to_duty.cpp:76]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_56 = select i1 %tmp_86, i8 %tmp_54, i8 %tmp_52" [mixer/rpy_to_duty.cpp:76]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m4_V, i8 %tmp_56)" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 208 [1/1] (2.37ns)   --->   "%tmp_37 = sub i26 %tmp_23, %p_Val2_5_cast" [mixer/rpy_to_duty.cpp:77]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_37_cast = sext i26 %tmp_37 to i27" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 210 [1/1] (2.37ns)   --->   "%r_V_29_tr = add i27 %tmp_37_cast, %tmp_10_cast4" [mixer/rpy_to_duty.cpp:77]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%sext_cast = sext i27 %r_V_29_tr to i54" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 212 [1/1] (7.71ns)   --->   "%mul = mul i54 178956971, %sext_cast" [mixer/rpy_to_duty.cpp:77]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (3.26ns)   --->   "%neg_mul = sub i54 0, %mul" [mixer/rpy_to_duty.cpp:77]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %r_V_29_tr, i32 26)" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_89 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %neg_mul, i32 29, i32 53)" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_63 = sext i25 %tmp_89 to i27" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_90 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %mul, i32 29, i32 53)" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_64 = sext i25 %tmp_90 to i27" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_65 = select i1 %tmp_88, i27 %tmp_63, i27 %tmp_64" [mixer/rpy_to_duty.cpp:77]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (2.34ns) (out node of the LUT)   --->   "%neg_ti = sub i27 0, %tmp_65" [mixer/rpy_to_duty.cpp:77]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (1.37ns)   --->   "%tmp_38 = select i1 %tmp_88, i27 %neg_ti, i27 %tmp_64" [mixer/rpy_to_duty.cpp:77]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%OP2_V_5_cast = sext i27 %tmp_38 to i38" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 223 [1/1] (7.18ns)   --->   "%p_Val2_17 = mul i38 %OP1_V_2_cast, %OP2_V_5_cast" [mixer/rpy_to_duty.cpp:77]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_39_cast = sext i38 %p_Val2_17 to i39" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 225 [1/1] (2.79ns)   --->   "%r_V_11 = add i39 %tmp_13_cast, %tmp_39_cast" [mixer/rpy_to_duty.cpp:77]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%OP1_V_8_cast = sext i39 %r_V_11 to i47" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%p_shl = call i47 @_ssdm_op_BitConcatenate.i47.i39.i8(i39 %r_V_11, i8 0)" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 228 [1/1] (3.07ns)   --->   "%r_V_18 = sub i47 %p_shl, %OP1_V_8_cast" [mixer/rpy_to_duty.cpp:77]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %r_V_18, i32 46)" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_92 = trunc i47 %r_V_18 to i36" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 231 [1/1] (2.50ns)   --->   "%tmp_40 = icmp eq i36 %tmp_92, 0" [mixer/rpy_to_duty.cpp:77]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i47.i32.i32(i47 %r_V_18, i32 36, i32 43)" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 233 [1/1] (1.91ns)   --->   "%tmp_59 = add i8 1, %tmp_58" [mixer/rpy_to_duty.cpp:77]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%tmp_60 = select i1 %tmp_40, i8 %tmp_58, i8 %tmp_59" [mixer/rpy_to_duty.cpp:77]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_62 = select i1 %tmp_91, i8 %tmp_60, i8 %tmp_58" [mixer/rpy_to_duty.cpp:77]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m5_V, i8 %tmp_62)" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "br label %2" [mixer/rpy_to_duty.cpp:78]
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "ret void" [mixer/rpy_to_duty.cpp:78]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('regs_in_V_addr') [18]  (0 ns)
	'load' operation ('__Val2__', mixer/rpy_to_duty.cpp:58) on array 'regs_in_V' [32]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('__Val2__', mixer/rpy_to_duty.cpp:58) on array 'regs_in_V' [32]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('__Val2__', mixer/rpy_to_duty.cpp:59) on array 'regs_in_V' [34]  (2.32 ns)

 <State 4>: 6.38ns
The critical path consists of the following:
	'mul' operation ('tmp_8', mixer/rpy_to_duty.cpp:72) [46]  (6.38 ns)

 <State 5>: 36.7ns
The critical path consists of the following:
	'sub' operation ('tmp_s', mixer/rpy_to_duty.cpp:72) [50]  (2.34 ns)
	'sub' operation ('r_V_27_tr', mixer/rpy_to_duty.cpp:76) [175]  (2.37 ns)
	'mul' operation ('mul2', mixer/rpy_to_duty.cpp:76) [177]  (7.98 ns)
	'sub' operation ('neg_mul3', mixer/rpy_to_duty.cpp:76) [178]  (3.29 ns)
	'select' operation ('tmp_61', mixer/rpy_to_duty.cpp:76) [184]  (0 ns)
	'sub' operation ('neg_ti8', mixer/rpy_to_duty.cpp:76) [185]  (2.34 ns)
	'select' operation ('tmp_34', mixer/rpy_to_duty.cpp:76) [186]  (1.37 ns)
	'mul' operation ('__Val2__', mixer/rpy_to_duty.cpp:76) [188]  (7.18 ns)
	'add' operation ('r.V', mixer/rpy_to_duty.cpp:76) [189]  (2.88 ns)
	'sub' operation ('r.V', mixer/rpy_to_duty.cpp:76) [192]  (3.1 ns)
	'icmp' operation ('tmp_36', mixer/rpy_to_duty.cpp:76) [195]  (2.5 ns)
	'select' operation ('tmp_54', mixer/rpy_to_duty.cpp:76) [198]  (0 ns)
	'select' operation ('tmp_56', mixer/rpy_to_duty.cpp:76) [199]  (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
