# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Final_Project.srcs/sources_1/new/input.vhd" \

# Do not sort compile order
nosort
