{"hands_on_practices": [{"introduction": "The race-around condition in a level-triggered JK flip-flop can lead to unpredictable behavior if not properly understood. This first exercise provides a direct way to quantify this effect by relating the flip-flop's internal timing, its propagation delay $t_{pd}$, to the external clock signal's pulse width $T_W$. By calculating the exact number of times the output oscillates during a single clock pulse when inputs $J$ and $K$ are held high, you will build a foundational understanding of the mechanism behind this critical timing hazard [@problem_id:1956038].", "problem": "A digital logic designer is analyzing the behavior of a critical component in a timing circuit: a positive level-triggered JK flip-flop. For this type of flip-flop, the outputs are re-evaluated continuously as long as the clock input is at a logic '1' level. The J and K inputs to the flip-flop are both permanently connected to a high voltage source, representing a constant logic '1'.\n\nThe key timing parameters for this device are given as follows:\n- The propagation delay, $t_{pd}$, is the time it takes for the output Q to change and stabilize after the internal logic has decided on a new state. For this flip-flop, $t_{pd} = 2.5 \\text{ ns}$.\n- The flip-flop is driven by a periodic clock signal. The duration of the high-level portion of the clock signal in each cycle, known as the pulse width, is $T_W = 12.0 \\text{ ns}$.\n\nAssume that at the exact moment the clock signal transitions from logic '0' to logic '1', the output Q is in a stable logic '0' state. During the single, continuous interval of duration $T_W$ that the clock signal is high, how many times does the output Q change its state?\n\nA. 1\n\nB. 2\n\nC. 4\n\nD. 5\n\nE. The output toggles an indeterminate number of times.", "solution": "Because the device is a positive level-triggered JK flip-flop and $J=K=1$, while the clock is at logic $1$ the internal next-state relation is continuously re-evaluated and is given by $Q^{+}=\\overline{Q}$. This is the race-around condition: as soon as $Q$ stabilizes to a value, the internal logic immediately decides that the next value must be its complement (since the clock remains high and $J=K=1$).\n\nLet $t_{pd}$ denote the propagation delay from the moment the internal logic has decided a new state to the moment $Q$ changes and stabilizes. Under continuous level-high operation, each state change requires one propagation delay to appear at the output. Therefore, starting at the instant the clock goes high (take this as $t=0$) with $Q(0)=0$, the output changes occur at times\n$$\nt_{k}=k\\,t_{pd},\\quad k=1,2,3,\\dots\n$$\nas long as the clock remains high.\n\nIf the high-level duration of the clock is $T_{W}$, then the number of state changes $N$ that occur during this single high interval is the largest integer $N$ such that $t_N  T_W$ (equivalently, $N \\cdot t_{pd} \\le T_W$ in the noncritical boundary case). Hence,\n$$\nN=\\left\\lfloor \\frac{T_{W}}{t_{pd}} \\right\\rfloor.\n$$\nSubstituting the given values $T_{W}=12.0\\ \\text{ns}$ and $t_{pd}=2.5\\ \\text{ns}$,\n$$\n\\frac{T_{W}}{t_{pd}}=\\frac{12.0}{2.5}=4.8,\n$$\nso\n$$\nN=\\left\\lfloor 4.8 \\right\\rfloor=4.\n$$\nThus, during the single high-level interval of duration $T_{W}$, the output $Q$ changes state $4$ times, which corresponds to option C.", "answer": "$$\\boxed{C}$$", "id": "1956038"}, {"introduction": "Understanding a potential timing hazard is the first step; a digital designer's ultimate goal is to prevent it. This practice problem shifts our focus from analyzing the race-around condition to actively designing a circuit that avoids it. You will work backwards from the clock signal's characteristics to determine the minimum propagation delay, $t_{pd, \\text{min}}$, that a flip-flop must have for reliable operation, ensuring the device is \"slower\" than the clock pulse is wide to prevent oscillation [@problem_id:1956042].", "problem": "An engineer is tasked with analyzing a legacy digital circuit that employs a level-triggered JK flip-flop. The flip-flop is configured to operate in \"toggle mode\" by connecting both its J and K inputs to a constant logic HIGH signal. The clock input of the flip-flop is driven by a periodic square wave with a frequency of $f = 12.5$ MHz and a duty cycle of $D = 0.60$. The duty cycle is defined as the fraction of the total period during which the clock signal is at a logic HIGH level.\n\nThe primary concern with this design is the potential for a \"race-around condition,\" where the flip-flop's output oscillates uncontrollably during the HIGH phase of a single clock pulse, instead of toggling just once per cycle. This occurs if the clock pulse width is longer than the flip-flop's internal propagation delay, $t_{pd}$. To ensure reliable operation and prevent this phenomenon, a design specification mandates that the flip-flop's propagation delay must be at least 20% longer than the duration of the clock's HIGH pulse.\n\nDetermine the minimum allowable propagation delay, $t_{pd,\\text{min}}$, that satisfies this design specification. Express your final answer in nanoseconds (ns), rounded to two significant figures.", "solution": "A level-triggered JK flip-flop with $J=K=1$ toggles while the clock is HIGH. To prevent race-around, the design requires the propagation delay to be at least 20 percent longer than the HIGH pulse width:\n$$t_{pd,\\min} \\geq 1.20\\, t_{H}.$$\nThe clock period is $T=\\frac{1}{f}$, so the HIGH time is\n$$t_{H} = D\\,T = D\\,\\frac{1}{f}.$$\nWith $f=12.5 \\times 10^{6}\\ \\text{Hz}$ and $D=0.60$,\n$$T=\\frac{1}{12.5 \\times 10^{6}}\\ \\text{s} = 80\\ \\text{ns},$$\n$$t_{H} = 0.60 \\times 80\\ \\text{ns} = 48\\ \\text{ns}.$$\nThus,\n$$t_{pd,\\min} = 1.20 \\times 48\\ \\text{ns} = 57.6\\ \\text{ns}.$$\nRounded to two significant figures:\n$$t_{pd,\\min} = 58\\ \\text{ns}.$$", "answer": "$$\\boxed{58}$$", "id": "1956042"}, {"introduction": "Real-world components rarely behave as perfectly as their idealized models suggest. This advanced exercise introduces a common complexity: asymmetric propagation delays, where the time for a low-to-high transition ($t_{pLH}$) differs from a high-to-low one ($t_{pHL}$). To determine the final output state, you must go beyond a simple formula and meticulously trace the output state through time, reinforcing a deeper, first-principles understanding of the race-around phenomenon [@problem_id:1956047].", "problem": "A digital circuit contains a positive level-triggered JK flip-flop. The inputs J and K are permanently tied to a high logic level ('1'). The flip-flop exhibits asymmetric propagation delays: the propagation delay for a low-to-high transition of the output Q is $t_{pLH} = 20$ ns, and the propagation delay for a high-to-low transition of the output Q is $t_{pHL} = 10$ ns. Initially, before any clock signal is applied, the output Q is in a stable low state ('0').\n\nAt time $t=0$, a single high pulse is applied to the clock input. This pulse remains high for a duration of $T_{\\text{pulse}} = 55$ ns, after which it returns to a low level. Assume that setup and hold times for the J and K inputs are met and are negligible for this analysis.\n\nDetermine the final logic state of the output Q after the clock pulse has ended. Your answer should be either '0' or '1'.", "solution": "A positive level-triggered JK latch with $J=K=1$ behaves as a T latch while the clock is high: the output $Q$ toggles continuously as long as the enable (clock high) is present. Each toggle occurs after the appropriate clock-to-$Q$ propagation delay for the corresponding transition, provided the clock remains high long enough for that delay to elapse.\n\nGiven asymmetric delays, a low-to-high transition of $Q$ occurs after $t_{pLH}$ and a high-to-low transition after $t_{pHL}$. Starting from the initial condition $Q(0^{-})=0$, the sequence of toggle times $\\{t_n\\}$ while the clock is high is generated by:\n- First toggle (from $0$ to $1$): \n$$\nt_{1}=t_{pLH}.\n$$\n- Second toggle (from $1$ to $0$):\n$$\nt_{2}=t_{1}+t_{pHL}.\n$$\n- Third toggle (from $0$ to $1$):\n$$\nt_{3}=t_{2}+t_{pLH}.\n$$\n- Fourth toggle (from $1$ to $0$):\n$$\nt_{4}=t_{3}+t_{pHL},\n$$\nand so on, alternating the added delay between $t_{pLH}$ and $t_{pHL}$.\n\nSubstituting the given values $t_{pLH}=20\\,\\text{ns}$ and $t_{pHL}=10\\,\\text{ns}$ yields:\n$$\nt_{1}=20\\,\\text{ns},\\quad\nt_{2}=20\\,\\text{ns}+10\\,\\text{ns}=30\\,\\text{ns},\\quad\nt_{3}=30\\,\\text{ns}+20\\,\\text{ns}=50\\,\\text{ns},\\quad\nt_{4}=50\\,\\text{ns}+10\\,\\text{ns}=60\\,\\text{ns}.\n$$\n\nThe clock is high over $0 \\le t  T_{\\text{pulse}}$ with $T_{\\text{pulse}}=55\\,\\text{ns}$. A transition at time $t_{n}$ occurs only if $t_{n} \\le T_{\\text{pulse}}$. From the computed times,\n$$\nt_{1}=20\\,\\text{ns}  55\\,\\text{ns},\\quad t_{2}=30\\,\\text{ns}  55\\,\\text{ns},\\quad t_{3}=50\\,\\text{ns}  55\\,\\text{ns},\\quad t_{4}=60\\,\\text{ns} > 55\\,\\text{ns}.\n$$\nThus exactly three toggles occur while the clock is high. Starting from $Q=0$, an odd number (three) of toggles leaves\n$$\nQ=1\n$$\nat $t=55\\,\\text{ns}$. When the clock goes low at $t=55\\,\\text{ns}$, the latch becomes opaque and the pending transition that would have occurred at $t_{4}=60\\,\\text{ns}$ is suppressed because the enable is no longer asserted for the required propagation interval. Therefore, the output $Q$ remains at $1$ after the clock pulse ends.", "answer": "$$\\boxed{1}$$", "id": "1956047"}]}