<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Machine_Learning_Core_STM32WL55/SHUBv3_MLC: Cache Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Machine_Learning_Core_STM32WL55/SHUBv3_MLC
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('group__CMSIS__Core__CacheFunctions.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Topics</a>  </div>
  <div class="headertitle"><div class="title">Cache Functions<div class="ingroups"><a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group__CMSIS__SCnSCB.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group__CMSIS__SysTick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group__CMSIS__ITM.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group__CMSIS__DWT.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group__CMSIS__TPI.html">Trace Port Interface (TPI)</a> &raquo; <a class="el" href="group__CMSIS__FPU.html">Floating Point Unit (FPU)</a> &raquo; <a class="el" href="group__CMSIS__CoreDebug.html">Core Debug Registers (CoreDebug)</a> &raquo; <a class="el" href="group__CMSIS__core__bitfield.html">Core register bit field macros</a> &raquo; <a class="el" href="group__CMSIS__core__base.html">Core Definitions</a> &#124; <a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a> &raquo; <a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group__CMSIS__SCnSCB.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group__CMSIS__SysTick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group__CMSIS__ITM.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group__CMSIS__DWT.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group__CMSIS__TPI.html">Trace Port Interface (TPI)</a> &raquo; <a class="el" href="group__CMSIS__FPU.html">Floating Point Unit (FPU)</a> &raquo; <a class="el" href="group__CMSIS__CoreDebug.html">Core Debug Registers (CoreDebug)</a> &raquo; <a class="el" href="group__CMSIS__core__bitfield.html">Core register bit field macros</a> &raquo; <a class="el" href="group__CMSIS__core__base.html">Core Definitions</a> &raquo; <a class="el" href="group__CMSIS__Core__FunctionInterface.html">Functions and Instructions Reference</a> &raquo; <a class="el" href="group__CMSIS__Core__NVICFunctions.html">NVIC Functions</a> &raquo; <a class="el" href="group__CMSIS__Core__FpuFunctions.html">FPU Functions</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Functions that configure Instruction and Data cache.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Topics</h2></td></tr>
<tr class="memitem:group__CMSIS__Core__SysTickFunctions" id="r_group__CMSIS__Core__SysTickFunctions"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__Core__SysTickFunctions.html">SysTick Functions</a></td></tr>
<tr class="memdesc:group__CMSIS__Core__SysTickFunctions"><td class="mdescLeft">&#160;</td><td class="mdescRight">Functions that configure the System. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga980ffe52af778f2535ccc52f25f9a7de" id="r_ga980ffe52af778f2535ccc52f25f9a7de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga980ffe52af778f2535ccc52f25f9a7de">SCB_EnableICache</a> (void)</td></tr>
<tr class="memdesc:ga980ffe52af778f2535ccc52f25f9a7de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I-Cache.  <br /></td></tr>
<tr class="separator:ga980ffe52af778f2535ccc52f25f9a7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56baa06298799dea5f207d4c12d9d4a6" id="r_ga56baa06298799dea5f207d4c12d9d4a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga56baa06298799dea5f207d4c12d9d4a6">SCB_DisableICache</a> (void)</td></tr>
<tr class="memdesc:ga56baa06298799dea5f207d4c12d9d4a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I-Cache.  <br /></td></tr>
<tr class="separator:ga56baa06298799dea5f207d4c12d9d4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62419cb7e6773e3d9236f14e458c1b05" id="r_ga62419cb7e6773e3d9236f14e458c1b05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga62419cb7e6773e3d9236f14e458c1b05">SCB_InvalidateICache</a> (void)</td></tr>
<tr class="memdesc:ga62419cb7e6773e3d9236f14e458c1b05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate I-Cache.  <br /></td></tr>
<tr class="separator:ga62419cb7e6773e3d9236f14e458c1b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6bed290ff6916337b0ce6c09131f699" id="r_gaf6bed290ff6916337b0ce6c09131f699"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6bed290ff6916337b0ce6c09131f699">SCB_InvalidateICache_by_Addr</a> (void *addr, int32_t isize)</td></tr>
<tr class="memdesc:gaf6bed290ff6916337b0ce6c09131f699"><td class="mdescLeft">&#160;</td><td class="mdescRight">I-Cache Invalidate by address.  <br /></td></tr>
<tr class="separator:gaf6bed290ff6916337b0ce6c09131f699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3861db932100ccb53f994e2cc68ed79c" id="r_ga3861db932100ccb53f994e2cc68ed79c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3861db932100ccb53f994e2cc68ed79c">SCB_EnableDCache</a> (void)</td></tr>
<tr class="memdesc:ga3861db932100ccb53f994e2cc68ed79c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable D-Cache.  <br /></td></tr>
<tr class="separator:ga3861db932100ccb53f994e2cc68ed79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe64b44d1a61483a947e44a77a9d3287" id="r_gafe64b44d1a61483a947e44a77a9d3287"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafe64b44d1a61483a947e44a77a9d3287">SCB_DisableDCache</a> (void)</td></tr>
<tr class="memdesc:gafe64b44d1a61483a947e44a77a9d3287"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable D-Cache.  <br /></td></tr>
<tr class="separator:gafe64b44d1a61483a947e44a77a9d3287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fe43c224644881935de135ceaa2dd9" id="r_ga99fe43c224644881935de135ceaa2dd9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga99fe43c224644881935de135ceaa2dd9">SCB_InvalidateDCache</a> (void)</td></tr>
<tr class="memdesc:ga99fe43c224644881935de135ceaa2dd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate D-Cache.  <br /></td></tr>
<tr class="separator:ga99fe43c224644881935de135ceaa2dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5585be5547cc60585d702a6129f4c17" id="r_gaf5585be5547cc60585d702a6129f4c17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf5585be5547cc60585d702a6129f4c17">SCB_CleanDCache</a> (void)</td></tr>
<tr class="memdesc:gaf5585be5547cc60585d702a6129f4c17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clean D-Cache.  <br /></td></tr>
<tr class="separator:gaf5585be5547cc60585d702a6129f4c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b22ca58709fadc326da83197a2f28bb" id="r_ga5b22ca58709fadc326da83197a2f28bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5b22ca58709fadc326da83197a2f28bb">SCB_CleanInvalidateDCache</a> (void)</td></tr>
<tr class="memdesc:ga5b22ca58709fadc326da83197a2f28bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clean &amp; Invalidate D-Cache.  <br /></td></tr>
<tr class="separator:ga5b22ca58709fadc326da83197a2f28bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9945b206324ddbcd32818f1a4e49df83" id="r_ga9945b206324ddbcd32818f1a4e49df83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9945b206324ddbcd32818f1a4e49df83">SCB_InvalidateDCache_by_Addr</a> (void *addr, int32_t dsize)</td></tr>
<tr class="memdesc:ga9945b206324ddbcd32818f1a4e49df83"><td class="mdescLeft">&#160;</td><td class="mdescRight">D-Cache Invalidate by address.  <br /></td></tr>
<tr class="separator:ga9945b206324ddbcd32818f1a4e49df83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab86b0b49bac2b14b21cc1590009efac5" id="r_gab86b0b49bac2b14b21cc1590009efac5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab86b0b49bac2b14b21cc1590009efac5">SCB_CleanDCache_by_Addr</a> (uint32_t *addr, int32_t dsize)</td></tr>
<tr class="memdesc:gab86b0b49bac2b14b21cc1590009efac5"><td class="mdescLeft">&#160;</td><td class="mdescRight">D-Cache Clean by address.  <br /></td></tr>
<tr class="separator:gab86b0b49bac2b14b21cc1590009efac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga853737b61ec075250d5991748fdd0e83" id="r_ga853737b61ec075250d5991748fdd0e83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga853737b61ec075250d5991748fdd0e83">SCB_CleanInvalidateDCache_by_Addr</a> (uint32_t *addr, int32_t dsize)</td></tr>
<tr class="memdesc:ga853737b61ec075250d5991748fdd0e83"><td class="mdescLeft">&#160;</td><td class="mdescRight">D-Cache Clean and Invalidate by address.  <br /></td></tr>
<tr class="separator:ga853737b61ec075250d5991748fdd0e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d672529cd193537fe2a0141931c6ad9" id="r_ga3d672529cd193537fe2a0141931c6ad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a>(x)&#160;&#160;&#160;(((x) &amp; <a class="el" href="group__CMSIS__CORE.html#gae093c4c635dad43845967512fa87173a">SCB_CCSIDR_ASSOCIATIVITY_Msk</a>) &gt;&gt; <a class="el" href="group__CMSIS__CORE.html#gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</a>)</td></tr>
<tr class="separator:ga3d672529cd193537fe2a0141931c6ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf20feee7c52fee32b48ee0d2ceaaf932" id="r_gaf20feee7c52fee32b48ee0d2ceaaf932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a>(x)&#160;&#160;&#160;(((x) &amp; <a class="el" href="group__CMSIS__CORE.html#ga47d1f01185d7a039334031008386c5a8">SCB_CCSIDR_NUMSETS_Msk</a>      ) &gt;&gt; <a class="el" href="group__CMSIS__CORE.html#ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</a>      )</td></tr>
<tr class="separator:gaf20feee7c52fee32b48ee0d2ceaaf932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f36551f2593cd3715d1e68e37f97f12" id="r_ga8f36551f2593cd3715d1e68e37f97f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a>&#160;&#160;&#160;32U</td></tr>
<tr class="separator:ga8f36551f2593cd3715d1e68e37f97f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd99421e7a7d7121063ef94b49f97e90" id="r_gadd99421e7a7d7121063ef94b49f97e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadd99421e7a7d7121063ef94b49f97e90">__SCB_ICACHE_LINE_SIZE</a>&#160;&#160;&#160;32U</td></tr>
<tr class="separator:gadd99421e7a7d7121063ef94b49f97e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Functions that configure Instruction and Data cache. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga8f36551f2593cd3715d1e68e37f97f12" name="ga8f36551f2593cd3715d1e68e37f97f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f36551f2593cd3715d1e68e37f97f12">&#9670;&#160;</a></span>__SCB_DCACHE_LINE_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SCB_DCACHE_LINE_SIZE&#160;&#160;&#160;32U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cortex-M7 cache line size is fixed to 32 bytes (8 words). See also register SCB_CCSIDR </p>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02234">2234</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a id="gadd99421e7a7d7121063ef94b49f97e90" name="gadd99421e7a7d7121063ef94b49f97e90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd99421e7a7d7121063ef94b49f97e90">&#9670;&#160;</a></span>__SCB_ICACHE_LINE_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SCB_ICACHE_LINE_SIZE&#160;&#160;&#160;32U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cortex-M7 cache line size is fixed to 32 bytes (8 words). See also register SCB_CCSIDR </p>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02235">2235</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a id="gaf20feee7c52fee32b48ee0d2ceaaf932" name="gaf20feee7c52fee32b48ee0d2ceaaf932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf20feee7c52fee32b48ee0d2ceaaf932">&#9670;&#160;</a></span>CCSIDR_SETS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCSIDR_SETS</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">x</span></td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; <a class="el" href="group__CMSIS__CORE.html#ga47d1f01185d7a039334031008386c5a8">SCB_CCSIDR_NUMSETS_Msk</a>      ) &gt;&gt; <a class="el" href="group__CMSIS__CORE.html#ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</a>      )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02232">2232</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a id="ga3d672529cd193537fe2a0141931c6ad9" name="ga3d672529cd193537fe2a0141931c6ad9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d672529cd193537fe2a0141931c6ad9">&#9670;&#160;</a></span>CCSIDR_WAYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCSIDR_WAYS</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">x</span></td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; <a class="el" href="group__CMSIS__CORE.html#gae093c4c635dad43845967512fa87173a">SCB_CCSIDR_ASSOCIATIVITY_Msk</a>) &gt;&gt; <a class="el" href="group__CMSIS__CORE.html#gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02231">2231</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gaf5585be5547cc60585d702a6129f4c17" name="gaf5585be5547cc60585d702a6129f4c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5585be5547cc60585d702a6129f4c17">&#9670;&#160;</a></span>SCB_CleanDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_CleanDCache </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clean D-Cache. </p>
<p>Cleans D-Cache </p>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02438">2438</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2439</span>{</div>
<div class="line"><span class="lineno"> 2440</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno"> 2441</span>    uint32_t ccsidr;</div>
<div class="line"><span class="lineno"> 2442</span>    uint32_t sets;</div>
<div class="line"><span class="lineno"> 2443</span>    uint32_t ways;</div>
<div class="line"><span class="lineno"> 2444</span> </div>
<div class="line"><span class="lineno"> 2445</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = 0U;                       <span class="comment">/* select Level 1 data cache */</span></div>
<div class="line"><span class="lineno"> 2446</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2447</span> </div>
<div class="line"><span class="lineno"> 2448</span>    ccsidr = <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><span class="lineno"> 2449</span> </div>
<div class="line"><span class="lineno"> 2450</span>                                            <span class="comment">/* clean D-Cache */</span></div>
<div class="line"><span class="lineno"> 2451</span>    sets = (uint32_t)(<a class="code hl_define" href="#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a>(ccsidr));</div>
<div class="line"><span class="lineno"> 2452</span>    <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno"> 2453</span>      ways = (uint32_t)(<a class="code hl_define" href="#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a>(ccsidr));</div>
<div class="line"><span class="lineno"> 2454</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno"> 2455</span>        <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCSW = (((sets &lt;&lt; <a class="code hl_define" href="group__CMSIS__CORE.html#gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</a>) &amp; <a class="code hl_define" href="group__CMSIS__CORE.html#ga669e16d98c8ea0e66afb04641971d98c">SCB_DCCSW_SET_Msk</a>) |</div>
<div class="line"><span class="lineno"> 2456</span>                      ((ways &lt;&lt; <a class="code hl_define" href="group__CMSIS__CORE.html#ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</a>) &amp; <a class="code hl_define" href="group__CMSIS__CORE.html#ga8374e67655ac524284c9bb59eb2efa23">SCB_DCCSW_WAY_Msk</a>)  );</div>
<div class="line"><span class="lineno"> 2457</span><span class="preprocessor">        #if defined ( __CC_ARM )</span></div>
<div class="line"><span class="lineno"> 2458</span>          __schedule_barrier();</div>
<div class="line"><span class="lineno"> 2459</span><span class="preprocessor">        #endif</span></div>
<div class="line"><span class="lineno"> 2460</span>      } <span class="keywordflow">while</span> (ways-- != 0U);</div>
<div class="line"><span class="lineno"> 2461</span>    } <span class="keywordflow">while</span>(sets-- != 0U);</div>
<div class="line"><span class="lineno"> 2462</span> </div>
<div class="line"><span class="lineno"> 2463</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2464</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno"> 2465</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno"> 2466</span>}</div>
<div class="ttc" id="agroup__CMSIS__CORE_html_ga669e16d98c8ea0e66afb04641971d98c"><div class="ttname"><a href="group__CMSIS__CORE.html#ga669e16d98c8ea0e66afb04641971d98c">SCB_DCCSW_SET_Msk</a></div><div class="ttdeci">#define SCB_DCCSW_SET_Msk</div><div class="ttdef"><b>Definition</b> <a href="core__cm7_8h_source.html#l00827">core_cm7.h:827</a></div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_ga6cac2d69791e13af276d8306c796925f"><div class="ttname"><a href="group__CMSIS__CORE.html#ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</a></div><div class="ttdeci">#define SCB_DCCSW_WAY_Pos</div><div class="ttdef"><b>Definition</b> <a href="core__cm7_8h_source.html#l00823">core_cm7.h:823</a></div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_ga8374e67655ac524284c9bb59eb2efa23"><div class="ttname"><a href="group__CMSIS__CORE.html#ga8374e67655ac524284c9bb59eb2efa23">SCB_DCCSW_WAY_Msk</a></div><div class="ttdeci">#define SCB_DCCSW_WAY_Msk</div><div class="ttdef"><b>Definition</b> <a href="core__cm7_8h_source.html#l00824">core_cm7.h:824</a></div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition</b> <a href="core__cm7_8h_source.html#l01778">core_cm7.h:1778</a></div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gae93985adc38a127bc8dc909ac58e8fea"><div class="ttname"><a href="group__CMSIS__CORE.html#gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</a></div><div class="ttdeci">#define SCB_DCCSW_SET_Pos</div><div class="ttdef"><b>Definition</b> <a href="core__cm7_8h_source.html#l00826">core_cm7.h:826</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__CacheFunctions_html_ga3d672529cd193537fe2a0141931c6ad9"><div class="ttname"><a href="#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a></div><div class="ttdeci">#define CCSIDR_WAYS(x)</div><div class="ttdef"><b>Definition</b> <a href="core__cm7_8h_source.html#l02231">core_cm7.h:2231</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__CacheFunctions_html_gaf20feee7c52fee32b48ee0d2ceaaf932"><div class="ttname"><a href="#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a></div><div class="ttdeci">#define CCSIDR_SETS(x)</div><div class="ttdef"><b>Definition</b> <a href="core__cm7_8h_source.html#l02232">core_cm7.h:2232</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__InstructionInterface_html_ga067d257a2b34565410acefb5afef2203"><div class="ttname"><a href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a></div><div class="ttdeci">#define __DSB()</div><div class="ttdoc">Data Synchronization Barrier.</div><div class="ttdef"><b>Definition</b> <a href="cmsis__armcc_8h_source.html#l00458">cmsis_armcc.h:458</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__InstructionInterface_html_gaad233022e850a009fc6f7602be1182f6"><div class="ttname"><a href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a></div><div class="ttdeci">#define __ISB()</div><div class="ttdoc">Instruction Synchronization Barrier.</div><div class="ttdef"><b>Definition</b> <a href="cmsis__armcc_8h_source.html#l00447">cmsis_armcc.h:447</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gab86b0b49bac2b14b21cc1590009efac5" name="gab86b0b49bac2b14b21cc1590009efac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab86b0b49bac2b14b21cc1590009efac5">&#9670;&#160;</a></span>SCB_CleanDCache_by_Addr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_CleanDCache_by_Addr </td>
          <td>(</td>
          <td class="paramtype">uint32_t *</td>          <td class="paramname"><span class="paramname"><em>addr</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t</td>          <td class="paramname"><span class="paramname"><em>dsize</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>D-Cache Clean by address. </p>
<p>Cleans D-Cache for the given address D-Cache is cleaned starting from a 32 byte aligned address in 32 byte granularity. D-Cache memory blocks which are part of given address + given size are cleaned. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dsize</td><td>size of memory block (in number of bytes) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02542">2542</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2543</span>{</div>
<div class="line"><span class="lineno"> 2544</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno"> 2545</span>    <span class="keywordflow">if</span> ( dsize &gt; 0 ) { </div>
<div class="line"><span class="lineno"> 2546</span>       int32_t op_size = dsize + (((uint32_t)addr) &amp; (<a class="code hl_define" href="#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a> - 1U));</div>
<div class="line"><span class="lineno"> 2547</span>      uint32_t op_addr = (uint32_t)addr <span class="comment">/* &amp; ~(__SCB_DCACHE_LINE_SIZE - 1U) */</span>;</div>
<div class="line"><span class="lineno"> 2548</span>    </div>
<div class="line"><span class="lineno"> 2549</span>      <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2550</span> </div>
<div class="line"><span class="lineno"> 2551</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno"> 2552</span>        <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCMVAC = op_addr;             <span class="comment">/* register accepts only 32byte aligned values, only bits 31..5 are valid */</span></div>
<div class="line"><span class="lineno"> 2553</span>        op_addr += <a class="code hl_define" href="#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a>;</div>
<div class="line"><span class="lineno"> 2554</span>        op_size -= <a class="code hl_define" href="#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a>;</div>
<div class="line"><span class="lineno"> 2555</span>      } <span class="keywordflow">while</span> ( op_size &gt; 0 );</div>
<div class="line"><span class="lineno"> 2556</span> </div>
<div class="line"><span class="lineno"> 2557</span>      <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2558</span>      <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno"> 2559</span>    }</div>
<div class="line"><span class="lineno"> 2560</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno"> 2561</span>}</div>
<div class="ttc" id="agroup__CMSIS__Core__CacheFunctions_html_ga8f36551f2593cd3715d1e68e37f97f12"><div class="ttname"><a href="#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a></div><div class="ttdeci">#define __SCB_DCACHE_LINE_SIZE</div><div class="ttdef"><b>Definition</b> <a href="core__cm7_8h_source.html#l02234">core_cm7.h:2234</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga5b22ca58709fadc326da83197a2f28bb" name="ga5b22ca58709fadc326da83197a2f28bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b22ca58709fadc326da83197a2f28bb">&#9670;&#160;</a></span>SCB_CleanInvalidateDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_CleanInvalidateDCache </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clean &amp; Invalidate D-Cache. </p>
<p>Cleans and Invalidates D-Cache </p>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02473">2473</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2474</span>{</div>
<div class="line"><span class="lineno"> 2475</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno"> 2476</span>    uint32_t ccsidr;</div>
<div class="line"><span class="lineno"> 2477</span>    uint32_t sets;</div>
<div class="line"><span class="lineno"> 2478</span>    uint32_t ways;</div>
<div class="line"><span class="lineno"> 2479</span> </div>
<div class="line"><span class="lineno"> 2480</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = 0U;                       <span class="comment">/* select Level 1 data cache */</span></div>
<div class="line"><span class="lineno"> 2481</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2482</span> </div>
<div class="line"><span class="lineno"> 2483</span>    ccsidr = <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><span class="lineno"> 2484</span> </div>
<div class="line"><span class="lineno"> 2485</span>                                            <span class="comment">/* clean &amp; invalidate D-Cache */</span></div>
<div class="line"><span class="lineno"> 2486</span>    sets = (uint32_t)(<a class="code hl_define" href="#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a>(ccsidr));</div>
<div class="line"><span class="lineno"> 2487</span>    <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno"> 2488</span>      ways = (uint32_t)(<a class="code hl_define" href="#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a>(ccsidr));</div>
<div class="line"><span class="lineno"> 2489</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno"> 2490</span>        <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCISW = (((sets &lt;&lt; <a class="code hl_define" href="group__CMSIS__CORE.html#ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</a>) &amp; <a class="code hl_define" href="group__CMSIS__CORE.html#gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</a>) |</div>
<div class="line"><span class="lineno"> 2491</span>                       ((ways &lt;&lt; <a class="code hl_define" href="group__CMSIS__CORE.html#gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</a>) &amp; <a class="code hl_define" href="group__CMSIS__CORE.html#gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</a>)  );</div>
<div class="line"><span class="lineno"> 2492</span><span class="preprocessor">        #if defined ( __CC_ARM )</span></div>
<div class="line"><span class="lineno"> 2493</span>          __schedule_barrier();</div>
<div class="line"><span class="lineno"> 2494</span><span class="preprocessor">        #endif</span></div>
<div class="line"><span class="lineno"> 2495</span>      } <span class="keywordflow">while</span> (ways-- != 0U);</div>
<div class="line"><span class="lineno"> 2496</span>    } <span class="keywordflow">while</span>(sets-- != 0U);</div>
<div class="line"><span class="lineno"> 2497</span> </div>
<div class="line"><span class="lineno"> 2498</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2499</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno"> 2500</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno"> 2501</span>}</div>
<div class="ttc" id="agroup__CMSIS__CORE_html_ga525f1bb9849e89b3eafbd53dcd51e296"><div class="ttname"><a href="group__CMSIS__CORE.html#ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</a></div><div class="ttdeci">#define SCB_DCCISW_SET_Pos</div><div class="ttdef"><b>Definition</b> <a href="core__cm7_8h_source.html#l00833">core_cm7.h:833</a></div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gaa90bd0b36679219d6a2144eba6eb96cd"><div class="ttname"><a href="group__CMSIS__CORE.html#gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</a></div><div class="ttdeci">#define SCB_DCCISW_WAY_Pos</div><div class="ttdef"><b>Definition</b> <a href="core__cm7_8h_source.html#l00830">core_cm7.h:830</a></div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gaf1b0bea5ab77d4ad7d5c21e77ca463ad"><div class="ttname"><a href="group__CMSIS__CORE.html#gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</a></div><div class="ttdeci">#define SCB_DCCISW_SET_Msk</div><div class="ttdef"><b>Definition</b> <a href="core__cm7_8h_source.html#l00834">core_cm7.h:834</a></div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gaf2269bbe0bc7705e1da8f5ee0f581054"><div class="ttname"><a href="group__CMSIS__CORE.html#gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</a></div><div class="ttdeci">#define SCB_DCCISW_WAY_Msk</div><div class="ttdef"><b>Definition</b> <a href="core__cm7_8h_source.html#l00831">core_cm7.h:831</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga853737b61ec075250d5991748fdd0e83" name="ga853737b61ec075250d5991748fdd0e83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga853737b61ec075250d5991748fdd0e83">&#9670;&#160;</a></span>SCB_CleanInvalidateDCache_by_Addr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_CleanInvalidateDCache_by_Addr </td>
          <td>(</td>
          <td class="paramtype">uint32_t *</td>          <td class="paramname"><span class="paramname"><em>addr</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t</td>          <td class="paramname"><span class="paramname"><em>dsize</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>D-Cache Clean and Invalidate by address. </p>
<p>Cleans and invalidates D_Cache for the given address D-Cache is cleaned and invalidated starting from a 32 byte aligned address in 32 byte granularity. D-Cache memory blocks which are part of given address + given size are cleaned and invalidated. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>address (aligned to 32-byte boundary) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dsize</td><td>size of memory block (in number of bytes) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02572">2572</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2573</span>{</div>
<div class="line"><span class="lineno"> 2574</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno"> 2575</span>    <span class="keywordflow">if</span> ( dsize &gt; 0 ) { </div>
<div class="line"><span class="lineno"> 2576</span>       int32_t op_size = dsize + (((uint32_t)addr) &amp; (<a class="code hl_define" href="#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a> - 1U));</div>
<div class="line"><span class="lineno"> 2577</span>      uint32_t op_addr = (uint32_t)addr <span class="comment">/* &amp; ~(__SCB_DCACHE_LINE_SIZE - 1U) */</span>;</div>
<div class="line"><span class="lineno"> 2578</span>    </div>
<div class="line"><span class="lineno"> 2579</span>      <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2580</span> </div>
<div class="line"><span class="lineno"> 2581</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno"> 2582</span>        <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCIMVAC = op_addr;            <span class="comment">/* register accepts only 32byte aligned values, only bits 31..5 are valid */</span></div>
<div class="line"><span class="lineno"> 2583</span>        op_addr +=          <a class="code hl_define" href="#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a>;</div>
<div class="line"><span class="lineno"> 2584</span>        op_size -=          <a class="code hl_define" href="#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a>;</div>
<div class="line"><span class="lineno"> 2585</span>      } <span class="keywordflow">while</span> ( op_size &gt; 0 );</div>
<div class="line"><span class="lineno"> 2586</span> </div>
<div class="line"><span class="lineno"> 2587</span>      <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2588</span>      <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno"> 2589</span>    }</div>
<div class="line"><span class="lineno"> 2590</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno"> 2591</span>}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gafe64b44d1a61483a947e44a77a9d3287" name="gafe64b44d1a61483a947e44a77a9d3287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe64b44d1a61483a947e44a77a9d3287">&#9670;&#160;</a></span>SCB_DisableDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_DisableDCache </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable D-Cache. </p>
<p>Turns off D-Cache </p>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02365">2365</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2366</span>{</div>
<div class="line"><span class="lineno"> 2367</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno"> 2368</span>    uint32_t ccsidr;</div>
<div class="line"><span class="lineno"> 2369</span>    uint32_t sets;</div>
<div class="line"><span class="lineno"> 2370</span>    uint32_t ways;</div>
<div class="line"><span class="lineno"> 2371</span> </div>
<div class="line"><span class="lineno"> 2372</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = 0U;                       <span class="comment">/* select Level 1 data cache */</span></div>
<div class="line"><span class="lineno"> 2373</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2374</span> </div>
<div class="line"><span class="lineno"> 2375</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR &amp;= ~(uint32_t)<a class="code hl_define" href="group__CMSIS__CORE.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a>;  <span class="comment">/* disable D-Cache */</span></div>
<div class="line"><span class="lineno"> 2376</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2377</span> </div>
<div class="line"><span class="lineno"> 2378</span>    ccsidr = <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><span class="lineno"> 2379</span> </div>
<div class="line"><span class="lineno"> 2380</span>                                            <span class="comment">/* clean &amp; invalidate D-Cache */</span></div>
<div class="line"><span class="lineno"> 2381</span>    sets = (uint32_t)(<a class="code hl_define" href="#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a>(ccsidr));</div>
<div class="line"><span class="lineno"> 2382</span>    <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno"> 2383</span>      ways = (uint32_t)(<a class="code hl_define" href="#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a>(ccsidr));</div>
<div class="line"><span class="lineno"> 2384</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno"> 2385</span>        <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCISW = (((sets &lt;&lt; <a class="code hl_define" href="group__CMSIS__CORE.html#ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</a>) &amp; <a class="code hl_define" href="group__CMSIS__CORE.html#gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</a>) |</div>
<div class="line"><span class="lineno"> 2386</span>                       ((ways &lt;&lt; <a class="code hl_define" href="group__CMSIS__CORE.html#gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</a>) &amp; <a class="code hl_define" href="group__CMSIS__CORE.html#gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</a>)  );</div>
<div class="line"><span class="lineno"> 2387</span><span class="preprocessor">        #if defined ( __CC_ARM )</span></div>
<div class="line"><span class="lineno"> 2388</span>          __schedule_barrier();</div>
<div class="line"><span class="lineno"> 2389</span><span class="preprocessor">        #endif</span></div>
<div class="line"><span class="lineno"> 2390</span>      } <span class="keywordflow">while</span> (ways-- != 0U);</div>
<div class="line"><span class="lineno"> 2391</span>    } <span class="keywordflow">while</span>(sets-- != 0U);</div>
<div class="line"><span class="lineno"> 2392</span> </div>
<div class="line"><span class="lineno"> 2393</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2394</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno"> 2395</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno"> 2396</span>}</div>
<div class="ttc" id="agroup__CMSIS__CORE_html_ga57b3909dff40a9c28ec50991e4202678"><div class="ttname"><a href="group__CMSIS__CORE.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a></div><div class="ttdeci">#define SCB_CCR_DC_Msk</div><div class="ttdef"><b>Definition</b> <a href="core__cm7_8h_source.html#l00600">core_cm7.h:600</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga56baa06298799dea5f207d4c12d9d4a6" name="ga56baa06298799dea5f207d4c12d9d4a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56baa06298799dea5f207d4c12d9d4a6">&#9670;&#160;</a></span>SCB_DisableICache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_DisableICache </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable I-Cache. </p>
<p>Turns off I-Cache </p>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02262">2262</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2263</span>{</div>
<div class="line"><span class="lineno"> 2264</span><span class="preprocessor">  #if defined (__ICACHE_PRESENT) &amp;&amp; (__ICACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno"> 2265</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2266</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno"> 2267</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR &amp;= ~(uint32_t)<a class="code hl_define" href="group__CMSIS__CORE.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a>;  <span class="comment">/* disable I-Cache */</span></div>
<div class="line"><span class="lineno"> 2268</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIALLU = 0UL;                     <span class="comment">/* invalidate I-Cache */</span></div>
<div class="line"><span class="lineno"> 2269</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2270</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno"> 2271</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno"> 2272</span>}</div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gaf2ff8f5957edac919e28b536aa6c0a59"><div class="ttname"><a href="group__CMSIS__CORE.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a></div><div class="ttdeci">#define SCB_CCR_IC_Msk</div><div class="ttdef"><b>Definition</b> <a href="core__cm7_8h_source.html#l00597">core_cm7.h:597</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga3861db932100ccb53f994e2cc68ed79c" name="ga3861db932100ccb53f994e2cc68ed79c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3861db932100ccb53f994e2cc68ed79c">&#9670;&#160;</a></span>SCB_EnableDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_EnableDCache </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable D-Cache. </p>
<p>Turns on D-Cache </p>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02325">2325</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2326</span>{</div>
<div class="line"><span class="lineno"> 2327</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno"> 2328</span>    uint32_t ccsidr;</div>
<div class="line"><span class="lineno"> 2329</span>    uint32_t sets;</div>
<div class="line"><span class="lineno"> 2330</span>    uint32_t ways;</div>
<div class="line"><span class="lineno"> 2331</span> </div>
<div class="line"><span class="lineno"> 2332</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR &amp; <a class="code hl_define" href="group__CMSIS__CORE.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a>) <span class="keywordflow">return</span>;  <span class="comment">/* return if DCache is already enabled */</span></div>
<div class="line"><span class="lineno"> 2333</span> </div>
<div class="line"><span class="lineno"> 2334</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = 0U;                       <span class="comment">/* select Level 1 data cache */</span></div>
<div class="line"><span class="lineno"> 2335</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2336</span> </div>
<div class="line"><span class="lineno"> 2337</span>    ccsidr = <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><span class="lineno"> 2338</span> </div>
<div class="line"><span class="lineno"> 2339</span>                                            <span class="comment">/* invalidate D-Cache */</span></div>
<div class="line"><span class="lineno"> 2340</span>    sets = (uint32_t)(<a class="code hl_define" href="#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a>(ccsidr));</div>
<div class="line"><span class="lineno"> 2341</span>    <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno"> 2342</span>      ways = (uint32_t)(<a class="code hl_define" href="#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a>(ccsidr));</div>
<div class="line"><span class="lineno"> 2343</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno"> 2344</span>        <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCISW = (((sets &lt;&lt; <a class="code hl_define" href="group__CMSIS__CORE.html#gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</a>) &amp; <a class="code hl_define" href="group__CMSIS__CORE.html#gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</a>) |</div>
<div class="line"><span class="lineno"> 2345</span>                      ((ways &lt;&lt; <a class="code hl_define" href="group__CMSIS__CORE.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</a>) &amp; <a class="code hl_define" href="group__CMSIS__CORE.html#gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</a>)  );</div>
<div class="line"><span class="lineno"> 2346</span><span class="preprocessor">        #if defined ( __CC_ARM )</span></div>
<div class="line"><span class="lineno"> 2347</span>          __schedule_barrier();</div>
<div class="line"><span class="lineno"> 2348</span><span class="preprocessor">        #endif</span></div>
<div class="line"><span class="lineno"> 2349</span>      } <span class="keywordflow">while</span> (ways-- != 0U);</div>
<div class="line"><span class="lineno"> 2350</span>    } <span class="keywordflow">while</span>(sets-- != 0U);</div>
<div class="line"><span class="lineno"> 2351</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2352</span> </div>
<div class="line"><span class="lineno"> 2353</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR |=  (uint32_t)<a class="code hl_define" href="group__CMSIS__CORE.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a>;  <span class="comment">/* enable D-Cache */</span></div>
<div class="line"><span class="lineno"> 2354</span> </div>
<div class="line"><span class="lineno"> 2355</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2356</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno"> 2357</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno"> 2358</span>}</div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gaa6a2a5e1707c9ef277e67dacd4e247fd"><div class="ttname"><a href="group__CMSIS__CORE.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</a></div><div class="ttdeci">#define SCB_DCISW_WAY_Pos</div><div class="ttdef"><b>Definition</b> <a href="core__cm7_8h_source.html#l00816">core_cm7.h:816</a></div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gab08fbef94f7d068a7c0217e074c697f9"><div class="ttname"><a href="group__CMSIS__CORE.html#gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</a></div><div class="ttdeci">#define SCB_DCISW_SET_Msk</div><div class="ttdef"><b>Definition</b> <a href="core__cm7_8h_source.html#l00820">core_cm7.h:820</a></div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gabfe6096a36807e0b7e1d09a06ef1d750"><div class="ttname"><a href="group__CMSIS__CORE.html#gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</a></div><div class="ttdeci">#define SCB_DCISW_WAY_Msk</div><div class="ttdef"><b>Definition</b> <a href="core__cm7_8h_source.html#l00817">core_cm7.h:817</a></div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gaea6bd5b7d1c47c7db06afdecc6e49281"><div class="ttname"><a href="group__CMSIS__CORE.html#gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</a></div><div class="ttdeci">#define SCB_DCISW_SET_Pos</div><div class="ttdef"><b>Definition</b> <a href="core__cm7_8h_source.html#l00819">core_cm7.h:819</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga980ffe52af778f2535ccc52f25f9a7de" name="ga980ffe52af778f2535ccc52f25f9a7de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga980ffe52af778f2535ccc52f25f9a7de">&#9670;&#160;</a></span>SCB_EnableICache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_EnableICache </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable I-Cache. </p>
<p>Turns on I-Cache </p>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02241">2241</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2242</span>{</div>
<div class="line"><span class="lineno"> 2243</span><span class="preprocessor">  #if defined (__ICACHE_PRESENT) &amp;&amp; (__ICACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno"> 2244</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR &amp; <a class="code hl_define" href="group__CMSIS__CORE.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a>) <span class="keywordflow">return</span>;  <span class="comment">/* return if ICache is already enabled */</span></div>
<div class="line"><span class="lineno"> 2245</span> </div>
<div class="line"><span class="lineno"> 2246</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2247</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno"> 2248</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIALLU = 0UL;                     <span class="comment">/* invalidate I-Cache */</span></div>
<div class="line"><span class="lineno"> 2249</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2250</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno"> 2251</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR |=  (uint32_t)<a class="code hl_define" href="group__CMSIS__CORE.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a>;  <span class="comment">/* enable I-Cache */</span></div>
<div class="line"><span class="lineno"> 2252</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2253</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno"> 2254</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno"> 2255</span>}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga99fe43c224644881935de135ceaa2dd9" name="ga99fe43c224644881935de135ceaa2dd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99fe43c224644881935de135ceaa2dd9">&#9670;&#160;</a></span>SCB_InvalidateDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_InvalidateDCache </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate D-Cache. </p>
<p>Invalidates D-Cache </p>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02403">2403</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2404</span>{</div>
<div class="line"><span class="lineno"> 2405</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno"> 2406</span>    uint32_t ccsidr;</div>
<div class="line"><span class="lineno"> 2407</span>    uint32_t sets;</div>
<div class="line"><span class="lineno"> 2408</span>    uint32_t ways;</div>
<div class="line"><span class="lineno"> 2409</span> </div>
<div class="line"><span class="lineno"> 2410</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = 0U;                       <span class="comment">/* select Level 1 data cache */</span></div>
<div class="line"><span class="lineno"> 2411</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2412</span> </div>
<div class="line"><span class="lineno"> 2413</span>    ccsidr = <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><span class="lineno"> 2414</span> </div>
<div class="line"><span class="lineno"> 2415</span>                                            <span class="comment">/* invalidate D-Cache */</span></div>
<div class="line"><span class="lineno"> 2416</span>    sets = (uint32_t)(<a class="code hl_define" href="#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a>(ccsidr));</div>
<div class="line"><span class="lineno"> 2417</span>    <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno"> 2418</span>      ways = (uint32_t)(<a class="code hl_define" href="#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a>(ccsidr));</div>
<div class="line"><span class="lineno"> 2419</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno"> 2420</span>        <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCISW = (((sets &lt;&lt; <a class="code hl_define" href="group__CMSIS__CORE.html#gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</a>) &amp; <a class="code hl_define" href="group__CMSIS__CORE.html#gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</a>) |</div>
<div class="line"><span class="lineno"> 2421</span>                      ((ways &lt;&lt; <a class="code hl_define" href="group__CMSIS__CORE.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</a>) &amp; <a class="code hl_define" href="group__CMSIS__CORE.html#gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</a>)  );</div>
<div class="line"><span class="lineno"> 2422</span><span class="preprocessor">        #if defined ( __CC_ARM )</span></div>
<div class="line"><span class="lineno"> 2423</span>          __schedule_barrier();</div>
<div class="line"><span class="lineno"> 2424</span><span class="preprocessor">        #endif</span></div>
<div class="line"><span class="lineno"> 2425</span>      } <span class="keywordflow">while</span> (ways-- != 0U);</div>
<div class="line"><span class="lineno"> 2426</span>    } <span class="keywordflow">while</span>(sets-- != 0U);</div>
<div class="line"><span class="lineno"> 2427</span> </div>
<div class="line"><span class="lineno"> 2428</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2429</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno"> 2430</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno"> 2431</span>}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga9945b206324ddbcd32818f1a4e49df83" name="ga9945b206324ddbcd32818f1a4e49df83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9945b206324ddbcd32818f1a4e49df83">&#9670;&#160;</a></span>SCB_InvalidateDCache_by_Addr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_InvalidateDCache_by_Addr </td>
          <td>(</td>
          <td class="paramtype">void *</td>          <td class="paramname"><span class="paramname"><em>addr</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t</td>          <td class="paramname"><span class="paramname"><em>dsize</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>D-Cache Invalidate by address. </p>
<p>Invalidates D-Cache for the given address. D-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity. D-Cache memory blocks which are part of given address + given size are invalidated. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dsize</td><td>size of memory block (in number of bytes) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02512">2512</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2513</span>{</div>
<div class="line"><span class="lineno"> 2514</span><span class="preprocessor">  #if defined (__DCACHE_PRESENT) &amp;&amp; (__DCACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno"> 2515</span>    <span class="keywordflow">if</span> ( dsize &gt; 0 ) { </div>
<div class="line"><span class="lineno"> 2516</span>       int32_t op_size = dsize + (((uint32_t)addr) &amp; (<a class="code hl_define" href="#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a> - 1U));</div>
<div class="line"><span class="lineno"> 2517</span>      uint32_t op_addr = (uint32_t)addr <span class="comment">/* &amp; ~(__SCB_DCACHE_LINE_SIZE - 1U) */</span>;</div>
<div class="line"><span class="lineno"> 2518</span>    </div>
<div class="line"><span class="lineno"> 2519</span>      <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2520</span> </div>
<div class="line"><span class="lineno"> 2521</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno"> 2522</span>        <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCIMVAC = op_addr;             <span class="comment">/* register accepts only 32byte aligned values, only bits 31..5 are valid */</span></div>
<div class="line"><span class="lineno"> 2523</span>        op_addr += <a class="code hl_define" href="#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a>;</div>
<div class="line"><span class="lineno"> 2524</span>        op_size -= <a class="code hl_define" href="#ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</a>;</div>
<div class="line"><span class="lineno"> 2525</span>      } <span class="keywordflow">while</span> ( op_size &gt; 0 );</div>
<div class="line"><span class="lineno"> 2526</span> </div>
<div class="line"><span class="lineno"> 2527</span>      <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2528</span>      <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno"> 2529</span>    }</div>
<div class="line"><span class="lineno"> 2530</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno"> 2531</span>}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga62419cb7e6773e3d9236f14e458c1b05" name="ga62419cb7e6773e3d9236f14e458c1b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62419cb7e6773e3d9236f14e458c1b05">&#9670;&#160;</a></span>SCB_InvalidateICache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_InvalidateICache </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate I-Cache. </p>
<p>Invalidates I-Cache </p>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02279">2279</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2280</span>{</div>
<div class="line"><span class="lineno"> 2281</span><span class="preprocessor">  #if defined (__ICACHE_PRESENT) &amp;&amp; (__ICACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno"> 2282</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2283</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno"> 2284</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIALLU = 0UL;</div>
<div class="line"><span class="lineno"> 2285</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2286</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno"> 2287</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno"> 2288</span>}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gaf6bed290ff6916337b0ce6c09131f699" name="gaf6bed290ff6916337b0ce6c09131f699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6bed290ff6916337b0ce6c09131f699">&#9670;&#160;</a></span>SCB_InvalidateICache_by_Addr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SCB_InvalidateICache_by_Addr </td>
          <td>(</td>
          <td class="paramtype">void *</td>          <td class="paramname"><span class="paramname"><em>addr</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t</td>          <td class="paramname"><span class="paramname"><em>isize</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I-Cache Invalidate by address. </p>
<p>Invalidates I-Cache for the given address. I-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity. I-Cache memory blocks which are part of given address + given size are invalidated. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">isize</td><td>size of memory block (in number of bytes) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__cm7_8h_source.html#l02299">2299</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2300</span>{</div>
<div class="line"><span class="lineno"> 2301</span><span class="preprocessor">  #if defined (__ICACHE_PRESENT) &amp;&amp; (__ICACHE_PRESENT == 1U)</span></div>
<div class="line"><span class="lineno"> 2302</span>    <span class="keywordflow">if</span> ( isize &gt; 0 ) {</div>
<div class="line"><span class="lineno"> 2303</span>       int32_t op_size = isize + (((uint32_t)addr) &amp; (<a class="code hl_define" href="#gadd99421e7a7d7121063ef94b49f97e90">__SCB_ICACHE_LINE_SIZE</a> - 1U));</div>
<div class="line"><span class="lineno"> 2304</span>      uint32_t op_addr = (uint32_t)addr <span class="comment">/* &amp; ~(__SCB_ICACHE_LINE_SIZE - 1U) */</span>;</div>
<div class="line"><span class="lineno"> 2305</span> </div>
<div class="line"><span class="lineno"> 2306</span>      <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2307</span> </div>
<div class="line"><span class="lineno"> 2308</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><span class="lineno"> 2309</span>        <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIMVAU = op_addr;             <span class="comment">/* register accepts only 32byte aligned values, only bits 31..5 are valid */</span></div>
<div class="line"><span class="lineno"> 2310</span>        op_addr += <a class="code hl_define" href="#gadd99421e7a7d7121063ef94b49f97e90">__SCB_ICACHE_LINE_SIZE</a>;</div>
<div class="line"><span class="lineno"> 2311</span>        op_size -= <a class="code hl_define" href="#gadd99421e7a7d7121063ef94b49f97e90">__SCB_ICACHE_LINE_SIZE</a>;</div>
<div class="line"><span class="lineno"> 2312</span>      } <span class="keywordflow">while</span> ( op_size &gt; 0 );</div>
<div class="line"><span class="lineno"> 2313</span> </div>
<div class="line"><span class="lineno"> 2314</span>      <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><span class="lineno"> 2315</span>      <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><span class="lineno"> 2316</span>    }</div>
<div class="line"><span class="lineno"> 2317</span><span class="preprocessor">  #endif</span></div>
<div class="line"><span class="lineno"> 2318</span>}</div>
<div class="ttc" id="agroup__CMSIS__Core__CacheFunctions_html_gadd99421e7a7d7121063ef94b49f97e90"><div class="ttname"><a href="#gadd99421e7a7d7121063ef94b49f97e90">__SCB_ICACHE_LINE_SIZE</a></div><div class="ttdeci">#define __SCB_ICACHE_LINE_SIZE</div><div class="ttdef"><b>Definition</b> <a href="core__cm7_8h_source.html#l02235">core_cm7.h:2235</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
