#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021a3f4e5900 .scope module, "cyclic_lamp_test" "cyclic_lamp_test" 2 4;
 .timescale -8 -12;
v0000021a3f4ae1f0_0 .var "clk", 0 0;
v0000021a3f4f4230_0 .net "light", 2 0, v0000021a3f4c3140_0;  1 drivers
S_0000021a3f4ade60 .scope module, "lamp" "cyclic_lamp" 2 7, 3 1 0, S_0000021a3f4e5900;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 3 "light";
P_0000021a3f4adff0 .param/l "GREEN" 0 3 7, C4<010>;
P_0000021a3f4ae028 .param/l "RED" 0 3 7, C4<100>;
P_0000021a3f4ae060 .param/l "YELLOW" 0 3 7, C4<001>;
P_0000021a3f4ae098 .param/l "s0" 0 3 6, C4<00>;
P_0000021a3f4ae0d0 .param/l "s1" 0 3 6, C4<01>;
P_0000021a3f4ae108 .param/l "s2" 0 3 6, C4<10>;
v0000021a3f4c3770_0 .net "clock", 0 0, v0000021a3f4ae1f0_0;  1 drivers
v0000021a3f4c3140_0 .var "light", 2 0;
v0000021a3f4ae150_0 .var "state", 0 1;
E_0000021a3f4ac1d0 .event posedge, v0000021a3f4c3770_0;
    .scope S_0000021a3f4ade60;
T_0 ;
    %wait E_0000021a3f4ac1d0;
    %load/vec4 v0000021a3f4ae150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000021a3f4c3140_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021a3f4ae150_0, 0;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021a3f4c3140_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021a3f4ae150_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021a3f4c3140_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021a3f4ae150_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000021a3f4c3140_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021a3f4ae150_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021a3f4e5900;
T_1 ;
    %delay 50000, 0;
    %load/vec4 v0000021a3f4ae1f0_0;
    %inv;
    %store/vec4 v0000021a3f4ae1f0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021a3f4e5900;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a3f4ae1f0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 12 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000021a3f4e5900;
T_3 ;
    %vpi_call 2 16 "$dumpfile", "cyclic_lamp_test.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021a3f4e5900 {0 0 0};
    %vpi_call 2 18 "$monitor", $time, "RGY:%b", v0000021a3f4f4230_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "cyclic_lamp_test.v";
    "./lamp.v";
