Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Feb 15 13:20:43 2018
| Host         : DESKTOP-C4F8K0T running 64-bit major release  (build 9200)
| Command      : report_methodology -file Lab3Part3Rev3_methodology_drc_routed.rpt -pb Lab3Part3Rev3_methodology_drc_routed.pb -rpx Lab3Part3Rev3_methodology_drc_routed.rpx
| Design       : Lab3Part3Rev3
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 2          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch out3_reg/L7 (in out3_reg macro) cannot be properly analyzed as its control pin out3_reg/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch out7_reg/L7 (in out7_reg macro) cannot be properly analyzed as its control pin out7_reg/L7/G is not reached by a timing clock
Related violations: <none>


