$version Generated by VerilatedVcd $end
$date Fri Mar  3 18:44:31 2023
 $end
$timescale   1ns $end

 $scope module top $end
  $var wire  1 # a $end
  $var wire  1 $ b $end
  $var wire  1 % cin $end
  $var wire  1 ' cout $end
  $var wire  1 & sum $end
  $scope module adder $end
   $var wire  1 # a $end
   $var wire  1 $ b $end
   $var wire  1 % cin $end
   $var wire  1 ' cout $end
   $var wire  1 & sum $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
#1
1#
1&
#2
0#
1$
#3
1#
0&
1'
#4
0#
0$
1%
1&
0'
#5
1#
0&
1'
#6
0#
1$
#7
1#
1&
#8
0#
0$
0%
0&
0'
#9
1#
1&
#10
0#
1$
#11
1#
0&
1'
#12
0#
0$
1%
1&
0'
#13
1#
0&
1'
#14
0#
1$
#15
1#
1&
#16
0#
0$
0%
0&
0'
#17
1#
1&
#18
0#
1$
#19
1#
0&
1'
