\doxysection{LCOM-\/main/proj/src/dev\+\_\+interface/devices/serial\+\_\+port.h File Reference}
\hypertarget{serial__port_8h}{}\label{serial__port_8h}\index{LCOM-\/main/proj/src/dev\_interface/devices/serial\_port.h@{LCOM-\/main/proj/src/dev\_interface/devices/serial\_port.h}}


Header file for serial port communication.  


{\ttfamily \#include $<$lcom/lcf.\+h$>$}\newline
Include dependency graph for serial\+\_\+port.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=191pt]{serial__port_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{serial__port_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structfifo__t}{fifo\+\_\+t}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{serial__port_8h_a6092455278a1ac67204e0dbe08f9d13f}{FIFO\+\_\+\+SIZE}}~16
\begin{DoxyCompactList}\small\item\em Size of FIFO buffers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{serial__port_8h_a0739cee248c5cfae2308ecb2ecc2cf56}{SERIAL\+\_\+\+PORT\+\_\+\+COM1}}~0x3\+F8
\begin{DoxyCompactList}\small\item\em Base address of COM1 serial port. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{serial__port_8h_a16add7e6b9f91a6698c5910704111b68}{UART\+\_\+\+IIR}}~2
\begin{DoxyCompactList}\small\item\em UART register offsets. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{serial__port_8h_a3eb7d5a767dae7774aa2b4be28e20a7e}{UART\+\_\+\+RBR}}~0
\begin{DoxyCompactList}\small\item\em Receiver Buffer Register (Read Only) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{serial__port_8h_a36c30861e332468c7f1998648e706740}{UART\+\_\+\+LCR}}~3
\begin{DoxyCompactList}\small\item\em Line Control Register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{serial__port_8h_a7a676f075475e46d27eb878977b867ec}{UART\+\_\+\+THR}}~0
\begin{DoxyCompactList}\small\item\em Transmitter Holding Register (Write Only) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{serial__port_8h_aaf7aaa372e86b3aa99e6c78242be2722}{UART\+\_\+\+IER}}~1
\begin{DoxyCompactList}\small\item\em Interrupt Enable Register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{serial__port_8h_a0f8ac527073d763bac90daba987361c6}{UART\+\_\+\+LSR}}~5
\begin{DoxyCompactList}\small\item\em Line Status Register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{serial__port_8h_a220a678f91ca8244b30fe813200c26c1}{UART\+\_\+\+FCR}}~2
\begin{DoxyCompactList}\small\item\em FIFO Control Register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{serial__port_8h_a7fca15f47f0c493cd9fb46174e5c94b3}{UART\+\_\+\+FCR\+\_\+\+CLEAR}}~6
\begin{DoxyCompactList}\small\item\em Clear the FIFO buffers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{serial__port_8h_ab4fb24824a0757759a54193b5a1b385d}{UART\+\_\+\+IIR\+\_\+\+RDI}}~4
\begin{DoxyCompactList}\small\item\em UART interrupt identification bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{serial__port_8h_ab2c22717ff935e254b45199849eb279e}{UART\+\_\+\+IIR\+\_\+\+THRI}}~2
\begin{DoxyCompactList}\small\item\em Transmitter Holding Register Empty Interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{serial__port_8h_aa3ede8711d48b2b1fa23941dda0be995}{UART\+\_\+\+IER\+\_\+\+RDI}}~1
\begin{DoxyCompactList}\small\item\em Enable Receiver Data Available Interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{serial__port_8h_ad7212a6bb91635d2750736a3e79befdb}{UART\+\_\+\+IER\+\_\+\+THRI}}~2
\begin{DoxyCompactList}\small\item\em Enable Transmitter Holding Register Empty Interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{serial__port_8h_a747e247a11e9352d376cdc78ed00c2fa}{STAT\+\_\+\+READY}}~BIT(0)
\begin{DoxyCompactList}\small\item\em UART line status bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{serial__port_8h_abf75301f1cca76f583d78c9668b60984}{WRITE\+\_\+\+READY}}~BIT(5)
\begin{DoxyCompactList}\small\item\em Transmitter Holding Register Empty. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{serial__port_8h_ad9be12709a3c2df0394fcbf1b9e1d10a}{STAT\+\_\+\+ERROR}}~(BIT(3) \texorpdfstring{$\vert$}{|} BIT(2) \texorpdfstring{$\vert$}{|} BIT(1))
\begin{DoxyCompactList}\small\item\em Error Bits. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
int \mbox{\hyperlink{serial__port_8h_a967774712b7c6939a5f7adf49496aa08}{serial\+\_\+subscribe\+\_\+int}} (uint8\+\_\+t \texorpdfstring{$\ast$}{*}bit\+\_\+no)
\begin{DoxyCompactList}\small\item\em Subscribes to the interrupts generated by the serial port. \end{DoxyCompactList}\item 
int \mbox{\hyperlink{serial__port_8h_ae7f39492f4273a8a529a80a7eceae62d}{serial\+\_\+unsubscribe\+\_\+int}} ()
\begin{DoxyCompactList}\small\item\em Unsubscribes from the interrupts generated by the serial port. \end{DoxyCompactList}\item 
int \mbox{\hyperlink{serial__port_8h_a70195f8d713f50e2133dbbe4e3ab6870}{serial\+\_\+stat}} (uint8\+\_\+t \texorpdfstring{$\ast$}{*}stat)
\begin{DoxyCompactList}\small\item\em Reads the status of the serial port. \end{DoxyCompactList}\item 
int \mbox{\hyperlink{serial__port_8h_afc633cbdf84332e704a7a8a0057f7756}{stat\+\_\+error}} (uint8\+\_\+t stat)
\begin{DoxyCompactList}\small\item\em Checks if the provided status byte contains any error. \end{DoxyCompactList}\item 
int \mbox{\hyperlink{serial__port_8h_a71e0230b553ce9929e84ad98452dcb18}{serial\+\_\+int\+\_\+handler}} (\mbox{\hyperlink{structfifo__t}{fifo\+\_\+t}} \texorpdfstring{$\ast$}{*}rx\+\_\+fifo)
\begin{DoxyCompactList}\small\item\em Handles interrupts generated by the serial port. \end{DoxyCompactList}\item 
int \mbox{\hyperlink{serial__port_8h_a3be9499c359da5c8f5e49f0cde034fd3}{serial\+\_\+config}} ()
\begin{DoxyCompactList}\small\item\em Configures the serial port. \end{DoxyCompactList}\item 
int \mbox{\hyperlink{serial__port_8h_af26804966e7098d673255be2b3985449}{send\+\_\+byte}} (uint8\+\_\+t byte)
\begin{DoxyCompactList}\small\item\em Sends a byte through the serial port. \end{DoxyCompactList}\item 
int \mbox{\hyperlink{serial__port_8h_a8c319b8e7ca6fa684c1fc6d7c8e933d5}{serial\+\_\+clear\+\_\+fifo}} (\mbox{\hyperlink{structfifo__t}{fifo\+\_\+t}} \texorpdfstring{$\ast$}{*}rx\+\_\+fifo, \mbox{\hyperlink{structfifo__t}{fifo\+\_\+t}} \texorpdfstring{$\ast$}{*}tx\+\_\+fifo)
\begin{DoxyCompactList}\small\item\em Clears the FIFO buffers of the serial port. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{serial__port_8h_a2d2c07c00ddcd0d30c68d4ee026af684}{fifo\+\_\+dequeue}} (\mbox{\hyperlink{structfifo__t}{fifo\+\_\+t}} \texorpdfstring{$\ast$}{*}fifo)
\item 
int \mbox{\hyperlink{serial__port_8h_a06f85c5a0356f9a1d926efdbeaab080a}{fifo\+\_\+enqueue}} (\mbox{\hyperlink{structfifo__t}{fifo\+\_\+t}} \texorpdfstring{$\ast$}{*}fifo, uint8\+\_\+t data)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file for serial port communication. 



\doxysubsection{Macro Definition Documentation}
\Hypertarget{serial__port_8h_a6092455278a1ac67204e0dbe08f9d13f}\label{serial__port_8h_a6092455278a1ac67204e0dbe08f9d13f} 
\index{serial\_port.h@{serial\_port.h}!FIFO\_SIZE@{FIFO\_SIZE}}
\index{FIFO\_SIZE@{FIFO\_SIZE}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{FIFO\_SIZE}{FIFO\_SIZE}}
{\footnotesize\ttfamily \#define FIFO\+\_\+\+SIZE~16}



Size of FIFO buffers. 

\Hypertarget{serial__port_8h_a0739cee248c5cfae2308ecb2ecc2cf56}\label{serial__port_8h_a0739cee248c5cfae2308ecb2ecc2cf56} 
\index{serial\_port.h@{serial\_port.h}!SERIAL\_PORT\_COM1@{SERIAL\_PORT\_COM1}}
\index{SERIAL\_PORT\_COM1@{SERIAL\_PORT\_COM1}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{SERIAL\_PORT\_COM1}{SERIAL\_PORT\_COM1}}
{\footnotesize\ttfamily \#define SERIAL\+\_\+\+PORT\+\_\+\+COM1~0x3\+F8}



Base address of COM1 serial port. 

\Hypertarget{serial__port_8h_ad9be12709a3c2df0394fcbf1b9e1d10a}\label{serial__port_8h_ad9be12709a3c2df0394fcbf1b9e1d10a} 
\index{serial\_port.h@{serial\_port.h}!STAT\_ERROR@{STAT\_ERROR}}
\index{STAT\_ERROR@{STAT\_ERROR}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{STAT\_ERROR}{STAT\_ERROR}}
{\footnotesize\ttfamily \#define STAT\+\_\+\+ERROR~(BIT(3) \texorpdfstring{$\vert$}{|} BIT(2) \texorpdfstring{$\vert$}{|} BIT(1))}



Error Bits. 

\Hypertarget{serial__port_8h_a747e247a11e9352d376cdc78ed00c2fa}\label{serial__port_8h_a747e247a11e9352d376cdc78ed00c2fa} 
\index{serial\_port.h@{serial\_port.h}!STAT\_READY@{STAT\_READY}}
\index{STAT\_READY@{STAT\_READY}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{STAT\_READY}{STAT\_READY}}
{\footnotesize\ttfamily \#define STAT\+\_\+\+READY~BIT(0)}



UART line status bits. 

Receiver Ready \Hypertarget{serial__port_8h_a220a678f91ca8244b30fe813200c26c1}\label{serial__port_8h_a220a678f91ca8244b30fe813200c26c1} 
\index{serial\_port.h@{serial\_port.h}!UART\_FCR@{UART\_FCR}}
\index{UART\_FCR@{UART\_FCR}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{UART\_FCR}{UART\_FCR}}
{\footnotesize\ttfamily \#define UART\+\_\+\+FCR~2}



FIFO Control Register. 

\Hypertarget{serial__port_8h_a7fca15f47f0c493cd9fb46174e5c94b3}\label{serial__port_8h_a7fca15f47f0c493cd9fb46174e5c94b3} 
\index{serial\_port.h@{serial\_port.h}!UART\_FCR\_CLEAR@{UART\_FCR\_CLEAR}}
\index{UART\_FCR\_CLEAR@{UART\_FCR\_CLEAR}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{UART\_FCR\_CLEAR}{UART\_FCR\_CLEAR}}
{\footnotesize\ttfamily \#define UART\+\_\+\+FCR\+\_\+\+CLEAR~6}



Clear the FIFO buffers. 

\Hypertarget{serial__port_8h_aaf7aaa372e86b3aa99e6c78242be2722}\label{serial__port_8h_aaf7aaa372e86b3aa99e6c78242be2722} 
\index{serial\_port.h@{serial\_port.h}!UART\_IER@{UART\_IER}}
\index{UART\_IER@{UART\_IER}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{UART\_IER}{UART\_IER}}
{\footnotesize\ttfamily \#define UART\+\_\+\+IER~1}



Interrupt Enable Register. 

\Hypertarget{serial__port_8h_aa3ede8711d48b2b1fa23941dda0be995}\label{serial__port_8h_aa3ede8711d48b2b1fa23941dda0be995} 
\index{serial\_port.h@{serial\_port.h}!UART\_IER\_RDI@{UART\_IER\_RDI}}
\index{UART\_IER\_RDI@{UART\_IER\_RDI}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{UART\_IER\_RDI}{UART\_IER\_RDI}}
{\footnotesize\ttfamily \#define UART\+\_\+\+IER\+\_\+\+RDI~1}



Enable Receiver Data Available Interrupt. 

\Hypertarget{serial__port_8h_ad7212a6bb91635d2750736a3e79befdb}\label{serial__port_8h_ad7212a6bb91635d2750736a3e79befdb} 
\index{serial\_port.h@{serial\_port.h}!UART\_IER\_THRI@{UART\_IER\_THRI}}
\index{UART\_IER\_THRI@{UART\_IER\_THRI}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{UART\_IER\_THRI}{UART\_IER\_THRI}}
{\footnotesize\ttfamily \#define UART\+\_\+\+IER\+\_\+\+THRI~2}



Enable Transmitter Holding Register Empty Interrupt. 

\Hypertarget{serial__port_8h_a16add7e6b9f91a6698c5910704111b68}\label{serial__port_8h_a16add7e6b9f91a6698c5910704111b68} 
\index{serial\_port.h@{serial\_port.h}!UART\_IIR@{UART\_IIR}}
\index{UART\_IIR@{UART\_IIR}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{UART\_IIR}{UART\_IIR}}
{\footnotesize\ttfamily \#define UART\+\_\+\+IIR~2}



UART register offsets. 

Interrupt Identification Register \Hypertarget{serial__port_8h_ab4fb24824a0757759a54193b5a1b385d}\label{serial__port_8h_ab4fb24824a0757759a54193b5a1b385d} 
\index{serial\_port.h@{serial\_port.h}!UART\_IIR\_RDI@{UART\_IIR\_RDI}}
\index{UART\_IIR\_RDI@{UART\_IIR\_RDI}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{UART\_IIR\_RDI}{UART\_IIR\_RDI}}
{\footnotesize\ttfamily \#define UART\+\_\+\+IIR\+\_\+\+RDI~4}



UART interrupt identification bits. 

Receiver Data Available Interrupt \Hypertarget{serial__port_8h_ab2c22717ff935e254b45199849eb279e}\label{serial__port_8h_ab2c22717ff935e254b45199849eb279e} 
\index{serial\_port.h@{serial\_port.h}!UART\_IIR\_THRI@{UART\_IIR\_THRI}}
\index{UART\_IIR\_THRI@{UART\_IIR\_THRI}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{UART\_IIR\_THRI}{UART\_IIR\_THRI}}
{\footnotesize\ttfamily \#define UART\+\_\+\+IIR\+\_\+\+THRI~2}



Transmitter Holding Register Empty Interrupt. 

\Hypertarget{serial__port_8h_a36c30861e332468c7f1998648e706740}\label{serial__port_8h_a36c30861e332468c7f1998648e706740} 
\index{serial\_port.h@{serial\_port.h}!UART\_LCR@{UART\_LCR}}
\index{UART\_LCR@{UART\_LCR}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{UART\_LCR}{UART\_LCR}}
{\footnotesize\ttfamily \#define UART\+\_\+\+LCR~3}



Line Control Register. 

\Hypertarget{serial__port_8h_a0f8ac527073d763bac90daba987361c6}\label{serial__port_8h_a0f8ac527073d763bac90daba987361c6} 
\index{serial\_port.h@{serial\_port.h}!UART\_LSR@{UART\_LSR}}
\index{UART\_LSR@{UART\_LSR}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{UART\_LSR}{UART\_LSR}}
{\footnotesize\ttfamily \#define UART\+\_\+\+LSR~5}



Line Status Register. 

\Hypertarget{serial__port_8h_a3eb7d5a767dae7774aa2b4be28e20a7e}\label{serial__port_8h_a3eb7d5a767dae7774aa2b4be28e20a7e} 
\index{serial\_port.h@{serial\_port.h}!UART\_RBR@{UART\_RBR}}
\index{UART\_RBR@{UART\_RBR}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{UART\_RBR}{UART\_RBR}}
{\footnotesize\ttfamily \#define UART\+\_\+\+RBR~0}



Receiver Buffer Register (Read Only) 

\Hypertarget{serial__port_8h_a7a676f075475e46d27eb878977b867ec}\label{serial__port_8h_a7a676f075475e46d27eb878977b867ec} 
\index{serial\_port.h@{serial\_port.h}!UART\_THR@{UART\_THR}}
\index{UART\_THR@{UART\_THR}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{UART\_THR}{UART\_THR}}
{\footnotesize\ttfamily \#define UART\+\_\+\+THR~0}



Transmitter Holding Register (Write Only) 

\Hypertarget{serial__port_8h_abf75301f1cca76f583d78c9668b60984}\label{serial__port_8h_abf75301f1cca76f583d78c9668b60984} 
\index{serial\_port.h@{serial\_port.h}!WRITE\_READY@{WRITE\_READY}}
\index{WRITE\_READY@{WRITE\_READY}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{WRITE\_READY}{WRITE\_READY}}
{\footnotesize\ttfamily \#define WRITE\+\_\+\+READY~BIT(5)}



Transmitter Holding Register Empty. 



\doxysubsection{Function Documentation}
\Hypertarget{serial__port_8h_a2d2c07c00ddcd0d30c68d4ee026af684}\label{serial__port_8h_a2d2c07c00ddcd0d30c68d4ee026af684} 
\index{serial\_port.h@{serial\_port.h}!fifo\_dequeue@{fifo\_dequeue}}
\index{fifo\_dequeue@{fifo\_dequeue}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{fifo\_dequeue()}{fifo\_dequeue()}}
{\footnotesize\ttfamily uint8\+\_\+t fifo\+\_\+dequeue (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structfifo__t}{fifo\+\_\+t}} \texorpdfstring{$\ast$}{*}}]{fifo }\end{DoxyParamCaption})}

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=279pt]{serial__port_8h_a2d2c07c00ddcd0d30c68d4ee026af684_icgraph}
\end{center}
\end{figure}
\Hypertarget{serial__port_8h_a06f85c5a0356f9a1d926efdbeaab080a}\label{serial__port_8h_a06f85c5a0356f9a1d926efdbeaab080a} 
\index{serial\_port.h@{serial\_port.h}!fifo\_enqueue@{fifo\_enqueue}}
\index{fifo\_enqueue@{fifo\_enqueue}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{fifo\_enqueue()}{fifo\_enqueue()}}
{\footnotesize\ttfamily int fifo\+\_\+enqueue (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structfifo__t}{fifo\+\_\+t}} \texorpdfstring{$\ast$}{*}}]{fifo,  }\item[{uint8\+\_\+t}]{data }\end{DoxyParamCaption})}

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{serial__port_8h_a06f85c5a0356f9a1d926efdbeaab080a_icgraph}
\end{center}
\end{figure}
\Hypertarget{serial__port_8h_af26804966e7098d673255be2b3985449}\label{serial__port_8h_af26804966e7098d673255be2b3985449} 
\index{serial\_port.h@{serial\_port.h}!send\_byte@{send\_byte}}
\index{send\_byte@{send\_byte}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{send\_byte()}{send\_byte()}}
{\footnotesize\ttfamily int send\+\_\+byte (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{byte }\end{DoxyParamCaption})}



Sends a byte through the serial port. 


\begin{DoxyParams}{Parameters}
{\em byte} & Byte to be sent. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 upon success, non-\/zero otherwise 
\end{DoxyReturn}
Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=342pt]{serial__port_8h_af26804966e7098d673255be2b3985449_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=270pt]{serial__port_8h_af26804966e7098d673255be2b3985449_icgraph}
\end{center}
\end{figure}
\Hypertarget{serial__port_8h_a8c319b8e7ca6fa684c1fc6d7c8e933d5}\label{serial__port_8h_a8c319b8e7ca6fa684c1fc6d7c8e933d5} 
\index{serial\_port.h@{serial\_port.h}!serial\_clear\_fifo@{serial\_clear\_fifo}}
\index{serial\_clear\_fifo@{serial\_clear\_fifo}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{serial\_clear\_fifo()}{serial\_clear\_fifo()}}
{\footnotesize\ttfamily int serial\+\_\+clear\+\_\+fifo (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structfifo__t}{fifo\+\_\+t}} \texorpdfstring{$\ast$}{*}}]{rx\+\_\+fifo,  }\item[{\mbox{\hyperlink{structfifo__t}{fifo\+\_\+t}} \texorpdfstring{$\ast$}{*}}]{tx\+\_\+fifo }\end{DoxyParamCaption})}



Clears the FIFO buffers of the serial port. 

\begin{DoxyReturn}{Returns}
0 upon success, non-\/zero otherwise 
\end{DoxyReturn}
\Hypertarget{serial__port_8h_a3be9499c359da5c8f5e49f0cde034fd3}\label{serial__port_8h_a3be9499c359da5c8f5e49f0cde034fd3} 
\index{serial\_port.h@{serial\_port.h}!serial\_config@{serial\_config}}
\index{serial\_config@{serial\_config}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{serial\_config()}{serial\_config()}}
{\footnotesize\ttfamily int serial\+\_\+config (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Configures the serial port. 

\begin{DoxyReturn}{Returns}
0 upon success, non-\/zero otherwise 
\end{DoxyReturn}
Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=254pt]{serial__port_8h_a3be9499c359da5c8f5e49f0cde034fd3_cgraph}
\end{center}
\end{figure}
\Hypertarget{serial__port_8h_a71e0230b553ce9929e84ad98452dcb18}\label{serial__port_8h_a71e0230b553ce9929e84ad98452dcb18} 
\index{serial\_port.h@{serial\_port.h}!serial\_int\_handler@{serial\_int\_handler}}
\index{serial\_int\_handler@{serial\_int\_handler}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{serial\_int\_handler()}{serial\_int\_handler()}}
{\footnotesize\ttfamily int serial\+\_\+int\+\_\+handler (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structfifo__t}{fifo\+\_\+t}} \texorpdfstring{$\ast$}{*}}]{rx\+\_\+fifo }\end{DoxyParamCaption})}



Handles interrupts generated by the serial port. 

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{serial__port_8h_a71e0230b553ce9929e84ad98452dcb18_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=301pt]{serial__port_8h_a71e0230b553ce9929e84ad98452dcb18_icgraph}
\end{center}
\end{figure}
\Hypertarget{serial__port_8h_a70195f8d713f50e2133dbbe4e3ab6870}\label{serial__port_8h_a70195f8d713f50e2133dbbe4e3ab6870} 
\index{serial\_port.h@{serial\_port.h}!serial\_stat@{serial\_stat}}
\index{serial\_stat@{serial\_stat}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{serial\_stat()}{serial\_stat()}}
{\footnotesize\ttfamily int serial\+\_\+stat (\begin{DoxyParamCaption}\item[{uint8\+\_\+t \texorpdfstring{$\ast$}{*}}]{stat }\end{DoxyParamCaption})}



Reads the status of the serial port. 


\begin{DoxyParams}{Parameters}
{\em stat} & Pointer to the variable where the status byte will be stored. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 upon success, non-\/zero otherwise 
\end{DoxyReturn}
Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=245pt]{serial__port_8h_a70195f8d713f50e2133dbbe4e3ab6870_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{serial__port_8h_a70195f8d713f50e2133dbbe4e3ab6870_icgraph}
\end{center}
\end{figure}
\Hypertarget{serial__port_8h_a967774712b7c6939a5f7adf49496aa08}\label{serial__port_8h_a967774712b7c6939a5f7adf49496aa08} 
\index{serial\_port.h@{serial\_port.h}!serial\_subscribe\_int@{serial\_subscribe\_int}}
\index{serial\_subscribe\_int@{serial\_subscribe\_int}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{serial\_subscribe\_int()}{serial\_subscribe\_int()}}
{\footnotesize\ttfamily int serial\+\_\+subscribe\+\_\+int (\begin{DoxyParamCaption}\item[{uint8\+\_\+t \texorpdfstring{$\ast$}{*}}]{bit\+\_\+no }\end{DoxyParamCaption})}



Subscribes to the interrupts generated by the serial port. 


\begin{DoxyParams}{Parameters}
{\em bit\+\_\+no} & Pointer to the variable where the bit mask for the subscribed interrupt will be stored. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 upon success, non-\/zero otherwise 
\end{DoxyReturn}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{serial__port_8h_a967774712b7c6939a5f7adf49496aa08_icgraph}
\end{center}
\end{figure}
\Hypertarget{serial__port_8h_ae7f39492f4273a8a529a80a7eceae62d}\label{serial__port_8h_ae7f39492f4273a8a529a80a7eceae62d} 
\index{serial\_port.h@{serial\_port.h}!serial\_unsubscribe\_int@{serial\_unsubscribe\_int}}
\index{serial\_unsubscribe\_int@{serial\_unsubscribe\_int}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{serial\_unsubscribe\_int()}{serial\_unsubscribe\_int()}}
{\footnotesize\ttfamily int serial\+\_\+unsubscribe\+\_\+int (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Unsubscribes from the interrupts generated by the serial port. 

\begin{DoxyReturn}{Returns}
0 upon success, non-\/zero otherwise 
\end{DoxyReturn}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{serial__port_8h_ae7f39492f4273a8a529a80a7eceae62d_icgraph}
\end{center}
\end{figure}
\Hypertarget{serial__port_8h_afc633cbdf84332e704a7a8a0057f7756}\label{serial__port_8h_afc633cbdf84332e704a7a8a0057f7756} 
\index{serial\_port.h@{serial\_port.h}!stat\_error@{stat\_error}}
\index{stat\_error@{stat\_error}!serial\_port.h@{serial\_port.h}}
\doxysubsubsection{\texorpdfstring{stat\_error()}{stat\_error()}}
{\footnotesize\ttfamily int stat\+\_\+error (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{stat }\end{DoxyParamCaption})}



Checks if the provided status byte contains any error. 


\begin{DoxyParams}{Parameters}
{\em stat} & Status byte to be checked. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
1 if there\textquotesingle{}s an error, 0 otherwise 
\end{DoxyReturn}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{serial__port_8h_afc633cbdf84332e704a7a8a0057f7756_icgraph}
\end{center}
\end{figure}
