
AVRASM ver. 2.2.6  C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm Sun May 26 00:53:04 2024

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(1): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\definitions.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(2): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(3): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(12): warning: Register r2 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(13): warning: Register r1 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(14): warning: Register r14 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(15): warning: Register r15 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(111): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\kpd4x4bis.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\lcd.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(114): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\subroutines.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(115): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\printf.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(116): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\songs.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(117): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\sound.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(118): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(119): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1_temp2.asm'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(1): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\definitions.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(2): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(3): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(111): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\kpd4x4bis.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\lcd.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(114): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\subroutines.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(115): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\printf.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(116): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\songs.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(117): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\sound.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(118): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(119): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1_temp2.asm'
                                 
                                 .include "definitions.asm"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega128.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m128def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega128
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega128
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M128DEF_INC_
                                 #define _M128DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega128
                                 #pragma AVRPART ADMIN PART_NAME ATmega128
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x97
                                 .equ	SIGNATURE_002	= 0x02
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UCSR1C	= 0x9d	; MEMORY MAPPED
                                 .equ	UDR1	= 0x9c	; MEMORY MAPPED
                                 .equ	UCSR1A	= 0x9b	; MEMORY MAPPED
                                 .equ	UCSR1B	= 0x9a	; MEMORY MAPPED
                                 .equ	UBRR1H	= 0x98	; MEMORY MAPPED
                                 .equ	UBRR1L	= 0x99	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0x95	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0x90	; MEMORY MAPPED
                                 .equ	TCCR3C	= 0x8c	; MEMORY MAPPED
                                 .equ	TCCR3A	= 0x8b	; MEMORY MAPPED
                                 .equ	TCCR3B	= 0x8a	; MEMORY MAPPED
                                 .equ	TCNT3L	= 0x88	; MEMORY MAPPED
                                 .equ	TCNT3H	= 0x89	; MEMORY MAPPED
                                 .equ	OCR3AL	= 0x86	; MEMORY MAPPED
                                 .equ	OCR3AH	= 0x87	; MEMORY MAPPED
                                 .equ	OCR3BL	= 0x84	; MEMORY MAPPED
                                 .equ	OCR3BH	= 0x85	; MEMORY MAPPED
                                 .equ	OCR3CL	= 0x82	; MEMORY MAPPED
                                 .equ	OCR3CH	= 0x83	; MEMORY MAPPED
                                 .equ	ICR3L	= 0x80	; MEMORY MAPPED
                                 .equ	ICR3H	= 0x81	; MEMORY MAPPED
                                 .equ	ETIMSK	= 0x7d	; MEMORY MAPPED
                                 .equ	ETIFR	= 0x7c	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x7a	; MEMORY MAPPED
                                 .equ	OCR1CL	= 0x78	; MEMORY MAPPED
                                 .equ	OCR1CH	= 0x79	; MEMORY MAPPED
                                 .equ	TWCR	= 0x74	; MEMORY MAPPED
                                 .equ	TWDR	= 0x73	; MEMORY MAPPED
                                 .equ	TWAR	= 0x72	; MEMORY MAPPED
                                 .equ	TWSR	= 0x71	; MEMORY MAPPED
                                 .equ	TWBR	= 0x70	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x6f	; MEMORY MAPPED
                                 .equ	XMCRA	= 0x6d	; MEMORY MAPPED
                                 .equ	XMCRB	= 0x6c	; MEMORY MAPPED
                                 .equ	EICRA	= 0x6a	; MEMORY MAPPED
                                 .equ	SPMCSR	= 0x68	; MEMORY MAPPED
                                 .equ	PORTG	= 0x65	; MEMORY MAPPED
                                 .equ	DDRG	= 0x64	; MEMORY MAPPED
                                 .equ	PING	= 0x63	; MEMORY MAPPED
                                 .equ	PORTF	= 0x62	; MEMORY MAPPED
                                 .equ	DDRF	= 0x61	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	XDIV	= 0x3c
                                 .equ	RAMPZ	= 0x3b
                                 .equ	EICRB	= 0x3a
                                 .equ	EIMSK	= 0x39
                                 .equ	EIFR	= 0x38
                                 .equ	TIMSK	= 0x37
                                 .equ	TIFR	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUCSR	= 0x34
                                 .equ	TCCR0	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OCR0	= 0x31
                                 .equ	ASSR	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	ICR1L	= 0x26
                                 .equ	ICR1H	= 0x27
                                 .equ	TCCR2	= 0x25
                                 .equ	TCNT2	= 0x24
                                 .equ	OCR2	= 0x23
                                 .equ	OCDR	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	SFIOR	= 0x20
                                 .equ	EEARL	= 0x1e
                                 .equ	EEARH	= 0x1f
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PORTC	= 0x15
                                 .equ	DDRC	= 0x14
                                 .equ	PINC	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	SPDR	= 0x0f
                                 .equ	SPSR	= 0x0e
                                 .equ	SPCR	= 0x0d
                                 .equ	UDR0	= 0x0c
                                 .equ	UCSR0A	= 0x0b
                                 .equ	UCSR0B	= 0x0a
                                 .equ	UBRR0L	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	PORTE	= 0x03
                                 .equ	DDRE	= 0x02
                                 .equ	PINE	= 0x01
                                 .equ	PINF	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; SFIOR - Special Function IO Register
                                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWBR - TWI Bit Rate register
                                 .equ	I2BR	= TWBR	; For compatibility
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	I2CR	= TWCR	; For compatibility
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	I2IE	= TWIE	; For compatibility
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	I2EN	= TWEN	; For compatibility
                                 .equ	ENI2C	= TWEN	; For compatibility
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	I2WC	= TWWC	; For compatibility
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	I2STO	= TWSTO	; For compatibility
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	I2STA	= TWSTA	; For compatibility
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	I2EA	= TWEA	; For compatibility
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 .equ	I2INT	= TWINT	; For compatibility
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	I2SR	= TWSR	; For compatibility
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWS0	= TWPS0	; For compatibility
                                 .equ	I2GCE	= TWPS0	; For compatibility
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS1	= TWPS1	; For compatibility
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	I2S3	= TWS3	; For compatibility
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	I2S4	= TWS4	; For compatibility
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	I2S5	= TWS5	; For compatibility
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	I2S6	= TWS6	; For compatibility
                                 .equ	TWS7	= 7	; TWI Status
                                 .equ	I2S7	= TWS7	; For compatibility
                                 
                                 ; TWDR - TWI Data register
                                 .equ	I2DR	= TWDR	; For compatibility
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	I2AR	= TWAR	; For compatibility
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR00	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR01	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR02	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR03	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR04	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR05	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR06	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR07	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	UCSZ2	= UCSZ02	; For compatibility
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL0	= 6	; USART Mode Select
                                 
                                 ; UBRR0H - USART Baud Rate Register Hight Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** USART1 ***********************
                                 ; UDR1 - USART I/O Data Register
                                 .equ	UDR10	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR11	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR12	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR13	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR14	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR15	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR16	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR17	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR1A - USART Control and Status Register A
                                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                                 .equ	U2X1	= 1	; Double the USART transmission speed
                                 .equ	UPE1	= 2	; Parity Error
                                 .equ	DOR1	= 3	; Data overRun
                                 .equ	FE1	= 4	; Framing Error
                                 .equ	UDRE1	= 5	; USART Data Register Empty
                                 .equ	TXC1	= 6	; USART Transmitt Complete
                                 .equ	RXC1	= 7	; USART Receive Complete
                                 
                                 ; UCSR1B - USART Control and Status Register B
                                 .equ	TXB81	= 0	; Transmit Data Bit 8
                                 .equ	RXB81	= 1	; Receive Data Bit 8
                                 .equ	UCSZ12	= 2	; Character Size
                                 .equ	TXEN1	= 3	; Transmitter Enable
                                 .equ	RXEN1	= 4	; Receiver Enable
                                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR1C - USART Control and Status Register C
                                 .equ	UCPOL1	= 0	; Clock Polarity
                                 .equ	UCSZ10	= 1	; Character Size
                                 .equ	UCSZ11	= 2	; Character Size
                                 .equ	USBS1	= 3	; Stop Bit Select
                                 .equ	UPM10	= 4	; Parity Mode Bit 0
                                 .equ	UPM11	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL1	= 6	; USART Mode Select
                                 
                                 ; UBRR1H - USART Baud Rate Register Hight Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR1L - USART Baud Rate Register Low Byte
                                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	SM2	= 2	; Sleep Mode Select
                                 .equ	SM0	= 3	; Sleep Mode Select
                                 .equ	SM1	= 4	; Sleep Mode Select
                                 .equ	SE	= 5	; Sleep Enable
                                 .equ	SRW10	= 6	; External SRAM Wait State Select
                                 .equ	SRE	= 7	; External SRAM Enable
                                 
                                 ; XMCRA - External Memory Control Register A
                                 .equ	SRW11	= 1	; Wait state select bit upper page
                                 .equ	SRW00	= 2	; Wait state select bit lower page
                                 .equ	SRW01	= 3	; Wait state select bit lower page
                                 .equ	SRL0	= 4	; Wait state page limit
                                 .equ	SRL1	= 5	; Wait state page limit
                                 .equ	SRL2	= 6	; Wait state page limit
                                 
                                 ; XMCRB - External Memory Control Register B
                                 .equ	XMM0	= 0	; External Memory High Mask
                                 .equ	XMM1	= 1	; External Memory High Mask
                                 .equ	XMM2	= 2	; External Memory High Mask
                                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value
                                 .equ	CAL1	= 1	; Oscillator Calibration Value
                                 .equ	CAL2	= 2	; Oscillator Calibration Value
                                 .equ	CAL3	= 3	; Oscillator Calibration Value
                                 .equ	CAL4	= 4	; Oscillator Calibration Value
                                 .equ	CAL5	= 5	; Oscillator Calibration Value
                                 .equ	CAL6	= 6	; Oscillator Calibration Value
                                 .equ	CAL7	= 7	; Oscillator Calibration Value
                                 
                                 ; XDIV - XTAL Divide Control Register
                                 .equ	XDIV0	= 0	; XTAl Divide Select Bit 0
                                 .equ	XDIV1	= 1	; XTAl Divide Select Bit 1
                                 .equ	XDIV2	= 2	; XTAl Divide Select Bit 2
                                 .equ	XDIV3	= 3	; XTAl Divide Select Bit 3
                                 .equ	XDIV4	= 4	; XTAl Divide Select Bit 4
                                 .equ	XDIV5	= 5	; XTAl Divide Select Bit 5
                                 .equ	XDIV6	= 6	; XTAl Divide Select Bit 6
                                 .equ	XDIVEN	= 7	; XTAL Divide Enable
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; RAMPZ - RAM Page Z Select Register
                                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMCR	= SPMCSR	; For compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	ASRE	= RWWSRE	; For compatibility
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	ASB	= RWWSB	; For compatibility
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 
                                 ; ***** MISC *************************
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR321	= 0	; Prescaler Reset Timer/Counter3, Timer/Counter2, and Timer/Counter1
                                 .equ	PSR1	= PSR321	; For compatibility
                                 .equ	PSR2	= PSR321	; For compatibility
                                 .equ	PSR3	= PSR321	; For compatibility
                                 .equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                                 .equ	PUD	= 2	; Pull Up Disable
                                 ;.equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register A
                                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                                 
                                 ; EICRB - External Interrupt Control Register B
                                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	GICR	= EIMSK	; For compatibility
                                 .equ	GIMSK	= EIMSK	; For compatibility
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	GIFR	= EIFR	; For compatibility
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 .equ	INTF2	= 2	; External Interrupt Flag 2
                                 .equ	INTF3	= 3	; External Interrupt Flag 3
                                 .equ	INTF4	= 4	; External Interrupt Flag 4
                                 .equ	INTF5	= 5	; External Interrupt Flag 5
                                 .equ	INTF6	= 6	; External Interrupt Flag 6
                                 .equ	INTF7	= 7	; External Interrupt Flag 7
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** PORTE ************************
                                 ; PORTE - Data Register, Port E
                                 .equ	PORTE0	= 0	; 
                                 .equ	PE0	= 0	; For compatibility
                                 .equ	PORTE1	= 1	; 
                                 .equ	PE1	= 1	; For compatibility
                                 .equ	PORTE2	= 2	; 
                                 .equ	PE2	= 2	; For compatibility
                                 .equ	PORTE3	= 3	; 
                                 .equ	PE3	= 3	; For compatibility
                                 .equ	PORTE4	= 4	; 
                                 .equ	PE4	= 4	; For compatibility
                                 .equ	PORTE5	= 5	; 
                                 .equ	PE5	= 5	; For compatibility
                                 .equ	PORTE6	= 6	; 
                                 .equ	PE6	= 6	; For compatibility
                                 .equ	PORTE7	= 7	; 
                                 .equ	PE7	= 7	; For compatibility
                                 
                                 ; DDRE - Data Direction Register, Port E
                                 .equ	DDE0	= 0	; 
                                 .equ	DDE1	= 1	; 
                                 .equ	DDE2	= 2	; 
                                 .equ	DDE3	= 3	; 
                                 .equ	DDE4	= 4	; 
                                 .equ	DDE5	= 5	; 
                                 .equ	DDE6	= 6	; 
                                 .equ	DDE7	= 7	; 
                                 
                                 ; PINE - Input Pins, Port E
                                 .equ	PINE0	= 0	; 
                                 .equ	PINE1	= 1	; 
                                 .equ	PINE2	= 2	; 
                                 .equ	PINE3	= 3	; 
                                 .equ	PINE4	= 4	; 
                                 .equ	PINE5	= 5	; 
                                 .equ	PINE6	= 6	; 
                                 .equ	PINE7	= 7	; 
                                 
                                 
                                 ; ***** PORTF ************************
                                 ; PORTF - Data Register, Port F
                                 .equ	PORTF0	= 0	; 
                                 .equ	PF0	= 0	; For compatibility
                                 .equ	PORTF1	= 1	; 
                                 .equ	PF1	= 1	; For compatibility
                                 .equ	PORTF2	= 2	; 
                                 .equ	PF2	= 2	; For compatibility
                                 .equ	PORTF3	= 3	; 
                                 .equ	PF3	= 3	; For compatibility
                                 .equ	PORTF4	= 4	; 
                                 .equ	PF4	= 4	; For compatibility
                                 .equ	PORTF5	= 5	; 
                                 .equ	PF5	= 5	; For compatibility
                                 .equ	PORTF6	= 6	; 
                                 .equ	PF6	= 6	; For compatibility
                                 .equ	PORTF7	= 7	; 
                                 .equ	PF7	= 7	; For compatibility
                                 
                                 ; DDRF - Data Direction Register, Port F
                                 .equ	DDF0	= 0	; 
                                 .equ	DDF1	= 1	; 
                                 .equ	DDF2	= 2	; 
                                 .equ	DDF3	= 3	; 
                                 .equ	DDF4	= 4	; 
                                 .equ	DDF5	= 5	; 
                                 .equ	DDF6	= 6	; 
                                 .equ	DDF7	= 7	; 
                                 
                                 ; PINF - Input Pins, Port F
                                 .equ	PINF0	= 0	; 
                                 .equ	PINF1	= 1	; 
                                 .equ	PINF2	= 2	; 
                                 .equ	PINF3	= 3	; 
                                 .equ	PINF4	= 4	; 
                                 .equ	PINF5	= 5	; 
                                 .equ	PINF6	= 6	; 
                                 .equ	PINF7	= 7	; 
                                 
                                 
                                 ; ***** PORTG ************************
                                 ; PORTG - Data Register, Port G
                                 .equ	PORTG0	= 0	; 
                                 .equ	PG0	= 0	; For compatibility
                                 .equ	PORTG1	= 1	; 
                                 .equ	PG1	= 1	; For compatibility
                                 .equ	PORTG2	= 2	; 
                                 .equ	PG2	= 2	; For compatibility
                                 .equ	PORTG3	= 3	; 
                                 .equ	PG3	= 3	; For compatibility
                                 .equ	PORTG4	= 4	; 
                                 .equ	PG4	= 4	; For compatibility
                                 
                                 ; DDRG - Data Direction Register, Port G
                                 .equ	DDG0	= 0	; 
                                 .equ	DDG1	= 1	; 
                                 .equ	DDG2	= 2	; 
                                 .equ	DDG3	= 3	; 
                                 .equ	DDG4	= 4	; 
                                 
                                 ; PING - Input Pins, Port G
                                 .equ	PING0	= 0	; 
                                 .equ	PING1	= 1	; 
                                 .equ	PING2	= 2	; 
                                 .equ	PING3	= 3	; 
                                 .equ	PING4	= 4	; 
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TCCR0 - Timer/Counter Control Register
                                 .equ	CS00	= 0	; Clock Select 0
                                 .equ	CS01	= 1	; Clock Select 1
                                 .equ	CS02	= 2	; Clock Select 2
                                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                                 .equ	CTC0	= WGM01	; For compatibility
                                 .equ	COM00	= 4	; Compare match Output Mode 0
                                 .equ	COM01	= 5	; Compare Match Output Mode 1
                                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                                 .equ	PWM0	= WGM00	; For compatibility
                                 .equ	FOC0	= 7	; Force Output Compare
                                 
                                 ; TCNT0 - Timer/Counter Register
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0 - Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; ASSR - Asynchronus Status Register
                                 .equ	TCR0UB	= 0	; Timer/Counter Control Register 0 Update Busy
                                 .equ	OCR0UB	= 1	; Output Compare register 0 Busy
                                 .equ	TCN0UB	= 2	; Timer/Counter0 Update Busy
                                 .equ	AS0	= 3	; Asynchronus Timer/Counter 0
                                 
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0	= 1	; Output Compare Flag 0
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                                 .equ	OCIE1C	= 0	; Timer/Counter 1, Output Compare Match C Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                                 .equ	OCF1C	= 0	; Timer/Counter 1, Output Compare C Match Flag
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode Bit 0
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Waveform Generation Mode Bit 1
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Clock Select bit 0
                                 .equ	CS11	= 1	; Clock Select 1 bit 1
                                 .equ	CS12	= 2	; Clock Select1 bit 2
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	CTC10	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	CTC11	= WGM13	; For compatibility
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1C	= 5	; Force Output Compare for channel C
                                 .equ	FOC1B	= 6	; Force Output Compare for channel B
                                 .equ	FOC1A	= 7	; Force Output Compare for channel A
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TCCR2 - Timer/Counter Control Register
                                 .equ	CS20	= 0	; Clock Select
                                 .equ	CS21	= 1	; Clock Select
                                 .equ	CS22	= 2	; Clock Select
                                 .equ	WGM21	= 3	; Waveform Generation Mode
                                 .equ	CTC2	= WGM21	; For compatibility
                                 .equ	COM20	= 4	; Compare Match Output Mode
                                 .equ	COM21	= 5	; Compare Match Output Mode
                                 .equ	WGM20	= 6	; Wafeform Generation Mode
                                 .equ	PWM2	= WGM20	; For compatibility
                                 .equ	FOC2	= 7	; Force Output Compare
                                 
                                 ; TCNT2 - Timer/Counter Register
                                 .equ	TCNT2_0	= 0	; Timer/Counter Register Bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter Register Bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter Register Bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter Register Bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter Register Bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter Register Bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter Register Bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter Register Bit 7
                                 
                                 ; OCR2 - Output Compare Register
                                 .equ	OCR2_0	= 0	; Output Compare Register Bit 0
                                 .equ	OCR2_1	= 1	; Output Compare Register Bit 1
                                 .equ	OCR2_2	= 2	; Output Compare Register Bit 2
                                 .equ	OCR2_3	= 3	; Output Compare Register Bit 3
                                 .equ	OCR2_4	= 4	; Output Compare Register Bit 4
                                 .equ	OCR2_5	= 5	; Output Compare Register Bit 5
                                 .equ	OCR2_6	= 6	; Output Compare Register Bit 6
                                 .equ	OCR2_7	= 7	; Output Compare Register Bit 7
                                 
                                 ; TIMSK - 
                                 .equ	TOIE2	= 6	; 
                                 .equ	OCIE2	= 7	; 
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2	= 7	; Output Compare Flag 2
                                 
                                 
                                 ; ***** TIMER_COUNTER_3 **************
                                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                                 .equ	OCIE3C	= 1	; Timer/Counter3, Output Compare Match Interrupt Enable
                                 .equ	TOIE3	= 2	; Timer/Counter3 Overflow Interrupt Enable
                                 .equ	OCIE3B	= 3	; Timer/Counter3 Output CompareB Match Interrupt Enable
                                 .equ	OCIE3A	= 4	; Timer/Counter3 Output CompareA Match Interrupt Enable
                                 .equ	TICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                                 
                                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                                 .equ	OCF3C	= 1	; Timer/Counter3 Output Compare C Match Flag
                                 .equ	TOV3	= 2	; Timer/Counter3 Overflow Flag
                                 .equ	OCF3B	= 3	; Output Compare Flag 1B
                                 .equ	OCF3A	= 4	; Output Compare Flag 1A
                                 .equ	ICF3	= 5	; Input Capture Flag 1
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                                 ;.equ	PSR1	= PSR321	; For compatibility
                                 ;.equ	PSR2	= PSR321	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 ; TCCR3A - Timer/Counter3 Control Register A
                                 .equ	WGM30	= 0	; Waveform Generation Mode Bit 0
                                 .equ	PWM30	= WGM30	; For compatibility
                                 .equ	WGM31	= 1	; Waveform Generation Mode Bit 1
                                 .equ	PWM31	= WGM31	; For compatibility
                                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                                 .equ	COM3A0	= 6	; Comparet Ouput Mode 3A, bit 0
                                 .equ	COM3A1	= 7	; Compare Output Mode 3A, bit 1
                                 
                                 ; TCCR3B - Timer/Counter3 Control Register B
                                 .equ	CS30	= 0	; Clock Select 3 bit 0
                                 .equ	CS31	= 1	; Clock Select 3 bit 1
                                 .equ	CS32	= 2	; Clock Select3 bit 2
                                 .equ	WGM32	= 3	; Waveform Generation Mode
                                 .equ	CTC30	= WGM32	; For compatibility
                                 .equ	WGM33	= 4	; Waveform Generation Mode
                                 .equ	CTC31	= WGM33	; For compatibility
                                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                                 .equ	ICNC3	= 7	; Input Capture 3  Noise Canceler
                                 
                                 ; TCCR3C - Timer/Counter3 Control Register C
                                 .equ	FOC3C	= 5	; Force Output Compare for channel C
                                 .equ	FOC3B	= 6	; Force Output Compare for channel B
                                 .equ	FOC3A	= 7	; Force Output Compare for channel A
                                 
                                 ; TCNT3L - Timer/Counter3 Low Byte
                                 .equ	TCN3L0	= 0	; Timer/Counter 3 bit 0
                                 .equ	TCN3L1	= 1	; Timer/Counter 3 bit 1
                                 .equ	TCN3L2	= 2	; Timer/Counter 3 bit 2
                                 .equ	TCN3L3	= 3	; Timer/Counter 3 bit 3
                                 .equ	TCN3L4	= 4	; Timer/Counter 3 bit 4
                                 .equ	TCN3L5	= 5	; Timer/Counter 3 bit 5
                                 .equ	TCN3L6	= 6	; Timer/Counter 3 bit 6
                                 .equ	TCN3L7	= 7	; Timer/Counter 3 bit 7
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDTCSR	= WDTCR	; For compatibility
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDTOE	= WDCE	; For compatibility
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADCSR	= ADCSRA	; For compatibility
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADFR	= 5	; ADC  Free Running Select
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	BODEN	= 6	; Brown out detector enable
                                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	CKOPT	= 4	; Oscillator Options
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 ; EXTENDED fuse bits
                                 .equ	WDTON	= 0	; Watchdog timer always on
                                 .equ	M103C	= 1	; ATmega103 compatibility mode
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0xffff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 4096
                                 .equ	RAMEND	= 0x10ff
                                 .equ	XRAMEND	= 0xffff
                                 .equ	E2END	= 0x0fff
                                 .equ	EEPROMEND	= 0x0fff
                                 .equ	EEADRBITS	= 12
                                 #pragma AVRPART MEMORY PROG_FLASH 131072
                                 #pragma AVRPART MEMORY EEPROM 4096
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 4096
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0xf000
                                 .equ	NRWW_STOP_ADDR	= 0xffff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0xefff
                                 .equ	PAGESIZE	= 128
                                 .equ	FIRSTBOOTSTART	= 0xfe00
                                 .equ	SECONDBOOTSTART	= 0xfc00
                                 .equ	THIRDBOOTSTART	= 0xf800
                                 .equ	FOURTHBOOTSTART	= 0xf000
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                                 .equ	OC2addr	= 0x0012	; Timer/Counter2 Compare Match
                                 .equ	OVF2addr	= 0x0014	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0016	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0018	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x001a	; Timer/Counter Compare Match B
                                 .equ	OVF1addr	= 0x001c	; Timer/Counter1 Overflow
                                 .equ	OC0addr	= 0x001e	; Timer/Counter0 Compare Match
                                 .equ	OVF0addr	= 0x0020	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXC0addr	= 0x0024	; USART0, Rx Complete
                                 .equ	UDRE0addr	= 0x0026	; USART0 Data Register Empty
                                 .equ	UTXC0addr	= 0x0028	; USART0, Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	OC1Caddr	= 0x0030	; Timer/Counter1 Compare Match C
                                 .equ	ICP3addr	= 0x0032	; Timer/Counter3 Capture Event
                                 .equ	OC3Aaddr	= 0x0034	; Timer/Counter3 Compare Match A
                                 .equ	OC3Baddr	= 0x0036	; Timer/Counter3 Compare Match B
                                 .equ	OC3Caddr	= 0x0038	; Timer/Counter3 Compare Match C
                                 .equ	OVF3addr	= 0x003a	; Timer/Counter3 Overflow
                                 .equ	URXC1addr	= 0x003c	; USART1, Rx Complete
                                 .equ	UDRE1addr	= 0x003e	; USART1, Data Register Empty
                                 .equ	UTXC1addr	= 0x0040	; USART1, Tx Complete
                                 .equ	TWIaddr	= 0x0042	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0044	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 70	; size in words
                                 
                                 #endif  /* _M128DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 
                                 ; purpose library, definition of addresses and constants
                                 ; 20171114 A.S.
                                 
                                 ; === definitions  ===
                                 .list
                                 .include "macros.asm"
                                 
                                 ; purpose library, general-purpose macros
                                 ; author (c) R.Holzer (adapted MICRO210/EE208 A.Schmid)
                                 ; modified to include newer macros used for project
                                 
                                 ; ==============
                                 ;	display macros
                                 ; ==============
                                 .macro DISPLAY1 
                                 
                                 	call	LCD_init
                                 	ldi	zl, low(2*@0)
                                 	ldi	zh, high(2*@0)
                                 	call	LCD_putstring
                                 
                                 .endmacro
                                 
                                 .macro DISPLAY2
                                 
                                 	call	LCD_init
                                 	ldi	zl, low(2*@0)
                                 	ldi	zh, high(2*@0)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@1)
                                 	ldi	zh, high(2*@1)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 
                                 .endmacro
                                 
                                 ; ==============
                                 ; 	trivia macros
                                 ; ==============
                                 
                                 ; --- display question and answers as long as answer buttons not pressed
                                 
                                 .macro QUESTION ; question: str0, str1 answer: str2, str3, str4, str5
                                 question_start:
                                 display1:
                                 	call	LCD_init
                                 	ldi	zl, low(2*@0)
                                 	ldi	zh, high(2*@0)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@1)
                                 	ldi	zh, high(2*@1)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 	call reset_kpd
                                 	call check_reset
                                 	mov b0, a0
                                 	andi a0, 0b10000000
                                 	breq PC+2
                                 	jmp question_end
                                 	cpi b0, 0x48
                                 	brne display1
                                 display2:
                                 	call	LCD_init
                                 	ldi	zl, low(2*@2)
                                 	ldi	zh, high(2*@2)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@3)
                                 	ldi	zh, high(2*@3)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 	call reset_kpd
                                 	call check_reset
                                 	mov b0, a0
                                 	andi a0, 0b10000000
                                 	breq PC+2
                                 	jmp question_end
                                 	cpi b0, 0x48
                                 	brne display2
                                 display3:
                                 	call	LCD_init
                                 	ldi	zl, low(2*@4)
                                 	ldi	zh, high(2*@4)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@5)
                                 	ldi	zh, high(2*@5)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 	call reset_kpd
                                 	call check_reset
                                 	mov b0, a0
                                 	andi a0, 0b10000000
                                 	breq PC+2
                                 	jmp question_end
                                 	cpi b0, 0x48
                                 	brne display3
                                 	jmp question_start
                                 question_end:
                                 .endmacro
                                 
                                 ; --- set T in SREG if answer correct
                                 .macro COMPARE
                                 	clt
                                 	ldi zl, low(2*@0)
                                 	ldi zh, high(2*@0)
                                 	lpm
                                 	cp @1, r0
                                 	brne PC+2
                                 	set
                                 .endmacro
                                 
                                 ; --- print score on LCD as well as fail or pass message
                                 .macro PRINT_SCORE
                                 	call LCD_clear
                                 	brts PC+2
                                 	jmp incorrect
                                 correct:
                                 	DISPLAY1 strcorrect
                                 	CORRECT_SONG
                                 	jmp score
                                 incorrect:
                                 	DISPLAY1 strfalse
                                 	INCORRECT_SONG
                                 score:
                                 	CLR4 a3, a2, a1, a0
                                 	mov a0, @0
                                 	PRINTF LCD
                                 .db "Score:",FDEC,a,0
                                 .endmacro
                                 
                                 
                                 ; ==============
                                 ; 	pointers
                                 ; ==============
                                 
                                 ; --- loading an immediate into a pointer XYZ,SP ---
                                 .macro 	LDIX	; sram
                                 	ldi	xl, low(@0)
                                 	ldi	xh,high(@0)
                                 	.endmacro	
                                 .macro 	LDIY	; sram	
                                 	ldi	yl, low(@0)
                                 	ldi	yh,high(@0)
                                 	.endmacro	
                                 .macro 	LDIZ	; sram
                                 	ldi	zl, low(@0)
                                 	ldi	zh,high(@0)
                                 	
                                 	.endmacro
                                 .macro	LDZD	; sram, reg	; sram+reg -> Z
                                 	mov	zl,@1
                                 	clr	zh
                                 	subi	zl, low(-@0)
                                 	sbci	zh,high(-@0)
                                 	.endmacro
                                 .macro	LDSP	; sram
                                 	ldi	r16, low(@0)
                                 	out	spl,r16
                                 	ldi	r16,high(@0)
                                 	out	sph,r16
                                 	.endmacro
                                 
                                 ; --- load/store SRAM addr into pointer XYZ ---	
                                 .macro 	LDSX	; sram
                                 	lds	xl,@0
                                 	lds	xh,@0+1
                                 	.endmacro
                                 .macro 	LDSY	; sram
                                 	lds	yl,@0
                                 	lds	yh,@0+1
                                 	.endmacro
                                 .macro 	LDSZ	; sram
                                 	lds	zl,@0
                                 	lds	zh,@0+1
                                 	.endmacro
                                 .macro 	STSX	; sram
                                 	sts	@0,  xl
                                 	sts	@0+1,xh
                                 	.endmacro	
                                 .macro 	STSY	; sram
                                 	sts	@0,  yl
                                 	sts	@0+1,yh
                                 	.endmacro
                                 .macro 	STSZ	; sram
                                 	sts	@0,  zl
                                 	sts	@0+1,zh
                                 	.endmacro	
                                 
                                 ; --- push/pop pointer XYZ ---
                                 .macro	PUSHX			; push X
                                 	push	xl
                                 	push	xh
                                 	.endmacro
                                 .macro	POPX			; pop X
                                 	pop	xh
                                 	pop	xl
                                 	.endmacro
                                 	
                                 .macro	PUSHY			; push Y
                                 	push	yl
                                 	push	yh
                                 	.endmacro
                                 .macro	POPY			; pop Y
                                 	pop	yh
                                 	pop	yl
                                 	.endmacro
                                 
                                 .macro	PUSHZ			; push Z
                                 	push	zl
                                 	push	zh
                                 	.endmacro
                                 .macro	POPZ			; pop Z
                                 	pop	zh
                                 	pop	zl
                                 	.endmacro
                                 
                                 ; --- multiply/divide Z ---	
                                 .macro	MUL2Z			; multiply Z by 2
                                 	lsl	zl
                                 	rol	zh
                                 	.endmacro
                                 .macro	DIV2Z			; divide Z by 2
                                 	lsr	zh
                                 	ror	zl
                                 	.endmacro
                                 
                                 ; --- add register to pointer XYZ ---	
                                 .macro	ADDX	;reg		; x <- y+reg
                                 	add	xl,@0
                                 	brcc	PC+2
                                 	subi	xh,-1		; add carry
                                 	.endmacro
                                 .macro	ADDY	;reg		; y <- y+reg
                                 	add	yl,@0
                                 	brcc	PC+2
                                 	subi	yh,-1		; add carry
                                 	.endmacro
                                 .macro	ADDZ	;reg		; z <- z+reg
                                 	add	zl,@0
                                 	brcc	PC+2
                                 	subi	zh,-1		; add carry
                                 	.endmacro
                                 
                                 ; ===================
                                 ; 	miscellaneous
                                 ; ===================
                                 
                                 ; --- output/store (regular I/O space) immediate value ---
                                 .macro	OUTI	; port,k	output immediate value to port
                                 	ldi	w,@1
                                 	out	@0,w
                                 	.endmacro
                                 
                                 ; --- output/store (extended I/O space) immediate value ---
                                 .macro OUTEI	; port,k    output immediate value to port
                                 	ldi	w,@1
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 ; --- add immediate value ---
                                 .macro	ADDI
                                 	subi	@0,-@1
                                 	.endmacro
                                 .macro	ADCI
                                 	sbci	@0,-@1
                                 	.endmacro
                                 
                                 ; --- inc/dec with range limitation ---
                                 .macro	INC_LIM	; reg,limit
                                 	cpi	@0,@1
                                 	brlo	PC+3
                                 	ldi	@0,@1	
                                 	rjmp	PC+2
                                 	inc	@0
                                 	.endmacro
                                 
                                 .macro	DEC_LIM	; reg,limit
                                 	cpi	@0,@1
                                 	breq	PC+5
                                 	brlo	PC+3
                                 	dec	@0
                                 	rjmp	PC+2
                                 	ldi	@0,@1
                                 	.endmacro
                                 
                                 ; --- inc/dec with cyclic range ---
                                 .macro	INC_CYC	; reg,low,high
                                 	cpi	@0,@2
                                 	brsh	_low	; reg>=high then reg=low
                                 	cpi	@0,@1
                                 	brlo	_low	; reg< low  then reg=low
                                 	inc	@0
                                 	rjmp	_done
                                 _low:	ldi	@0,@1
                                 _done:	
                                     .endmacro
                                 	
                                 .macro	DEC_CYC	; reg,low,high
                                 	cpi	@0,@1
                                 	breq	_high	; reg=low then reg=high
                                 	brlo	_high	; reg<low then reg=high
                                 	dec	@0	
                                 	cpi	@0,@2
                                 	brsh	_high	; reg>=high then high
                                 	rjmp	_done
                                 _high:	ldi	@0,@2
                                 _done:	
                                 	.endmacro
                                 
                                 .macro	INCDEC	;port,b1,b2,reg,low,high
                                 	sbic	@0,@1
                                 	rjmp	PC+6
                                 
                                 	cpi	@3,@5
                                 	brlo	PC+3
                                 	ldi	@3,@4	
                                 	rjmp	PC+2
                                 	inc	@3
                                 
                                 	sbic	@0,@2
                                 	rjmp	PC+7
                                 	
                                 	cpi	@3,@4
                                 	breq	PC+5
                                 	brlo	PC+3
                                 	dec	@3
                                 	rjmp	PC+2
                                 	ldi	@3,@5
                                 	.endmacro		
                                 
                                 ; --- wait loops ---
                                 ; wait 10...196608 cycles
                                 .macro	WAIT_C	; k
                                 	ldi	w,  low((@0-7)/3)
                                 	mov	u,w			; u=LSB
                                 	ldi	w,high((@0-7)/3)+1	; w=MSB
                                 	dec	u
                                 	brne	PC-1
                                 	dec	u
                                 	dec	w
                                 	brne	PC-4
                                 	.endmacro
                                 
                                 ; wait micro-seconds (us)
                                 ; us = x*3*1000'000/clock)	==> x=us*clock/3000'000
                                 .macro	WAIT_US ; k
                                 	ldi	w, low((clock/1000*@0/3000)-1)
                                 	mov	u,w
                                 	ldi	w,high((clock/1000*@0/3000)-1)+1 ; set up: 3 cyles
                                 	dec	u
                                 	brne	PC-1		; inner loop: 3 cycles
                                 	dec	u		; adjustment for outer loop
                                 	dec	w
                                 	brne	PC-4
                                 	.endmacro
                                 
                                 ; wait mili-seconds (ms)
                                 .macro	WAIT_MS ; k
                                 	ldi	w, low(@0)
                                 	mov	u,w		; u = LSB	
                                 	ldi	w,high(@0)+1	; w = MSB
                                 wait_ms:
                                 	push	w		; wait 1000 usec
                                 	push	u
                                 	ldi	w, low((clock/3000)-5)	
                                 	mov	u,w
                                 	ldi	w,high((clock/3000)-5)+1
                                 	dec	u
                                 	brne	PC-1		; inner loop: 3 cycles
                                 	dec	u		; adjustment for outer loop
                                 	dec	w
                                 	brne	PC-4
                                 	pop	u
                                 	pop	w
                                 	
                                 	dec	u
                                 	brne	wait_ms
                                 	dec	w
                                 	brne	wait_ms
                                 	.endmacro
                                 
                                 ; --- conditional jumps/calls ---
                                 .macro	JC0			; jump if carry=0
                                 	brcs	PC+2	
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	JC1			; jump if carry=1
                                 	brcc	PC+2	
                                 	rjmp	@0
                                 	.endmacro
                                 
                                 .macro	JK	; reg,k,addr	; jump if reg=k
                                 	cpi	@0,@1
                                 	breq	@2
                                 	.endmacro
                                 .macro	_JK	; reg,k,addr	; jump if reg=k
                                 	cpi	@0,@1
                                 	brne	PC+2
                                 	rjmp	@2
                                 	.endmacro	
                                 .macro	JNK	; reg,k,addr	; jump if not(reg=k)
                                 	cpi	@0,@1
                                 	brne	@2
                                 	.endmacro 
                                 
                                 .macro	CK	; reg,k,addr	; call if reg=k
                                 	cpi	@0,@1
                                 	brne	PC+2
                                 	rcall	@2
                                 	.endmacro
                                 .macro	CNK	; reg,k,addr	; call if not(reg=k)
                                 	cpi	@0,@1
                                 	breq	PC+2
                                 	rcall	@2
                                 	.endmacro 
                                 
                                 .macro	JSK	; sram,k,addr	; jump if sram=k
                                 	lds	w,@0
                                 	cpi	w,@1
                                 	breq	@2
                                 	.endmacro 
                                 .macro	JSNK	; sram,k,addr	; jump if not(sram=k)
                                 	lds	w,@0
                                 	cpi	w,@1
                                 	brne	@2
                                 	.endmacro
                                 
                                 ; --- loops ---
                                 .macro	DJNZ	; reg,addr	; decr and jump if not zero
                                 	dec	@0
                                 	brne	@1
                                 	.endmacro
                                 .macro	DJNK	; reg,k,addr	; decr and jump if not k
                                 	dec	@0
                                 	cpi	@0,@1
                                 	brne	@2
                                 	.endmacro
                                 
                                 .macro	IJNZ	; reg,addr	; inc and jump if not zero
                                 	inc	@0
                                 	brne	@1
                                 	.endmacro
                                 .macro	IJNK	; reg,k,addr	; inc and jump if not k
                                 	inc	@0
                                 	cpi	@0,@1
                                 	brne	@2
                                 	.endmacro
                                 .macro	_IJNK	; reg,k,addr	; inc and jump if not k
                                 	inc	@0
                                 	ldi	w,@1
                                 	cp	@0,w
                                 	brne	@2
                                 	.endmacro
                                 
                                 .macro	ISJNK	; sram,k,addr	; inc sram and jump if not k
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	cpi	w,@1
                                 	brne	@2
                                 	.endmacro
                                 .macro	_ISJNK	; sram,k,addr	; inc sram and jump if not k
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	cpi	w,@1
                                 	breq	PC+2	
                                 	rjmp	@2
                                 	.endmacro
                                 
                                 .macro	DSJNK	; sram,k,addr	; dec sram and jump if not k
                                 	lds	w,@0
                                 	dec	w
                                 	sts	@0,w
                                 	cpi	w,@1
                                 	brne	@2
                                 	.endmacro
                                 
                                 ; --- table lookup ---
                                 .macro	LOOKUP	;reg, index,tbl
                                 	push	ZL
                                 	push	ZH
                                 	mov	zl,@1		; move index into z
                                 	clr	zh
                                 	subi	zl, low(-2*@2)	; add base address of table
                                 	sbci	zh,high(-2*@2)	
                                 	lpm			; load program memory (into r0)
                                 	mov	@0,r0
                                 	pop	ZH
                                 	pop	ZL
                                 	.endmacro
                                 
                                 .macro	LOOKUP2	;r1,r0, index,tbl
                                 	mov	zl,@2		; move index into z
                                 	clr	zh
                                 	lsl	zl		; multiply by 2
                                 	rol	zh
                                 	subi	zl, low(-2*@3)	; add base address of table
                                 	sbci	zh,high(-2*@3)
                                 	lpm			; get LSB byte
                                 	mov	w,r0		; temporary store LSB in w
                                 	adiw	zl,1		; increment Z
                                 	lpm			; get MSB byte
                                 	mov	@0,r0		; mov MSB to res1
                                 	mov	@1,w		; mov LSB to res0
                                 	.endmacro
                                 
                                 .macro	LOOKUP4	;r3,r2,r1,r0, index,tbl
                                 	mov	zl,@4		; move index into z
                                 	clr	zh
                                 	lsl	zl		; multiply by 2
                                 	rol	zh
                                 	lsl	zl		; multiply by 2
                                 	rol	zh	
                                 	subi	zl, low(-2*@5)	; add base address of table
                                 	sbci	zh,high(-2*@5)
                                 	lpm
                                 	mov	@1,r0		; load high word LSB
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0		; load high word MSB
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@3,r0		; load low word LSB		
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@2,r0		; load low word MSB
                                 	.endmacro
                                 
                                 .macro	LOOKDOWN ;reg,index,tbl
                                 	ldi	ZL, low(2*@2)	; load table address
                                 	ldi	ZH,high(2*@2)
                                 	clr	@1
                                 loop:	lpm
                                 	cp	r0,@0
                                 	breq	found
                                 	inc	@1 
                                 	adiw	ZL,1
                                 	tst	r0
                                 	breq	notfound
                                 	rjmp	loop
                                 notfound:
                                 	ldi	@1,-1
                                 found:	
                                 	.endmacro
                                 
                                 ; --- branch table ---
                                 .macro	C_TBL	; reg,tbl
                                 	ldi	ZL, low(2*@1)
                                 	ldi	ZH,high(2*@1)
                                 	lsl	@0
                                 	add	ZL,@0
                                 	brcc	PC+2
                                 	inc	ZH
                                 	lpm
                                 	push	r0
                                 	lpm
                                 	mov	zh,r0
                                 	pop	zl
                                 	icall
                                 	.endmacro
                                 .macro	J_TBL	; reg,tbl	
                                 	ldi	ZL, low(2*@1)
                                 	ldi	ZH,high(2*@1)
                                 	lsl	@0
                                 	add	ZL,@0
                                 	brcc	PC+2
                                 	inc	ZH
                                 	lpm
                                 	push	r0
                                 	lpm
                                 	mov	zh,r0
                                 	pop	zl	
                                 	ijmp
                                 	.endmacro
                                 
                                 .macro	BRANCH	; reg		; branching using the stack
                                 	ldi	w, low(tbl)
                                 	add	w,@0
                                 	push	w
                                 	ldi	w,high(tbl)
                                 	brcc	PC+2
                                 	inc	w
                                 	push	w
                                 	ret
                                 tbl:
                                 	.endmacro	
                                 
                                 ; --- multiply/division ---
                                 .macro	DIV2	; reg
                                 	lsr	@0
                                 	.endmacro
                                 .macro	DIV4	; reg
                                 	lsr	@0
                                 	lsr	@0
                                 	.endmacro	
                                 .macro	DIV8	; reg
                                 	lsr	@0
                                 	lsr	@0
                                 	lsr	@0
                                 	.endmacro
                                 	
                                 .macro	MUL2	; reg
                                 	lsl	@0
                                 	.endmacro
                                 .macro	MUL4	; reg
                                 	lsl	@0
                                 	lsl	@0
                                 	.endmacro
                                 .macro	MUL8	; reg
                                 	lsl	@0
                                 	lsl	@0
                                 	lsl	@0
                                 	.endmacro
                                 
                                 ; ====================================
                                 ; 	extending existing instructios
                                 ; ====================================
                                 
                                 ; --- immediate ops with r0..r15 ---
                                 .macro	_ADDI
                                 	ldi	w,@1
                                 	add	@0,w
                                 	.endmacro
                                 .macro	_ADCI
                                 	ldi	w,@1
                                 	adc	@0,w
                                 	.endmacro
                                 .macro	_SUBI
                                 	ldi	w,@1
                                 	sub	@0,w
                                 	.endmacro
                                 .macro	_SBCI
                                 	ldi	w,@1
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	_ANDI
                                 	ldi	w,@1
                                 	and	@0,w
                                 	.endmacro
                                 .macro	_ORI
                                 	ldi	w,@1
                                 	or	@0,w
                                 	.endmacro
                                 .macro	_EORI
                                 	ldi	w,@1
                                 	eor	@0,w
                                 	.endmacro
                                 .macro	_SBR
                                 	ldi	w,@1
                                 	or	@0,w
                                 	.endmacro
                                 .macro	_CBR
                                 	ldi	w,~@1
                                 	and	@0,w
                                 	.endmacro
                                 .macro	_CPI
                                 	ldi	w,@1
                                 	cp	@0,w
                                 	.endmacro
                                 .macro	_LDI
                                 	ldi	w,@1
                                 	mov	@0,w
                                 	.endmacro
                                 
                                 ; --- bit access for port p32..p63 ---
                                 .macro	_SBI
                                 	in	w,@0
                                 	ori	w,1<<@1
                                 	out	@0,w
                                 	.endmacro
                                 .macro	_CBI
                                 	in	w,@0
                                 	andi	w,~(1<<@1)
                                 	out	@0,w
                                 	.endmacro
                                 	
                                 ; --- extending branch distance to +/-2k ---
                                 .macro	_BREQ
                                 	brne	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRNE
                                 	breq	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRCS
                                 	brcc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRCC
                                 	brcs	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRSH
                                 	brlo	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRLO
                                 	brsh	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRMI
                                 	brpl	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRPL
                                 	brmi	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRGE
                                 	brlt	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRLT
                                 	brge	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRHS
                                 	brhc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRHC
                                 	brhs	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRTS
                                 	brtc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRTC
                                 	brts	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRVS
                                 	brvc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRVC
                                 	brvs	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRIE
                                 	brid	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRID
                                 	brie	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 
                                 ; ====================
                                 ; 	bit operations
                                 ; ====================
                                 
                                 ; --- moving bits ---
                                 .macro	MOVB	; reg1,b1, reg2,b2	; reg1,bit1 <- reg2,bit2
                                 	bst	@2,@3
                                 	bld	@0,@1
                                 	.endmacro
                                 .macro	OUTB	; port1,b1, reg2,b2	; port1,bit1 <- reg2,bit2
                                 	sbrs	@2,@3
                                 	cbi	@0,@1
                                 	sbrc	@2,@3
                                 	sbi	@0,@1
                                 	.endmacro
                                 .macro	INB	; reg1,b1, port2,b2	; reg1,bit1 <- port2,bit2
                                 	sbis	@2,@3
                                 	cbr	@0,1<<@1
                                 	sbic	@2,@3
                                 	sbr	@0,1<<@1
                                 	.endmacro
                                 
                                 .macro	Z2C				; zero to carry
                                 	sec
                                 	breq	PC+2	; (Z=1)
                                 	clc
                                 	.endmacro
                                 .macro	Z2INVC				; zero to inverse carry
                                 	sec
                                 	brne	PC+2	; (Z=0)
                                 	clc
                                 	.endmacro
                                 
                                 .macro	C2Z				; carry to zero
                                 	sez
                                 	brcs	PC+2	; (C=1)
                                 	clz
                                 	.endmacro
                                 
                                 .macro	B2C	; reg,b			; bit to carry
                                 	sbrc	@0,@1
                                 	sec
                                 	sbrs	@0,@1
                                 	clc
                                 	.endmacro
                                 .macro	C2B	; reg,b			; carry to bit
                                 	brcc	PC+2
                                 	sbr	@0,(1<<@1)
                                 	brcs	PC+2
                                 	cbr	@0,(1<<@1)
                                 	.endmacro
                                 .macro	P2C	; port,b		; port to carry
                                 	sbic	@0,@1
                                 	sec
                                 	sbis	@0,@1
                                 	clc
                                 	.endmacro
                                 .macro	C2P	; port,b		; carry to port
                                 	brcc	PC+2
                                 	sbi	@0,@1
                                 	brcs	PC+2
                                 	cbi	@0,@1
                                 	.endmacro
                                 
                                 ; --- inverting bits ---
                                 .macro	INVB	; reg,bit		; inverse reg,bit
                                 	ldi	w,(1<<@1)
                                 	eor	@0,w
                                 	.endmacro
                                 .macro	INVP	; port,bit		; inverse port,bit	
                                 	sbis	@0,@1
                                 	rjmp	PC+3
                                 	cbi	@0,@1
                                 	rjmp	PC+2
                                 	sbi	@0,@1
                                 	.endmacro
                                 .macro	INVC				; inverse carry	
                                 	brcs	PC+3
                                 	sec
                                 	rjmp	PC+2
                                 	clc
                                 	.endmacro
                                 
                                 ; --- setting a single bit ---
                                 .macro	SETBIT	; reg(0..7)
                                 ; in	reg (0..7)
                                 ; out	reg with bit (0..7) set to 1.
                                 ; 0=00000001
                                 ; 1=00000010
                                 ; ...
                                 ; 7=10000000
                                 	mov	w,@0
                                 	clr	@0
                                 	inc	@0
                                 	andi	w,0b111	
                                 	breq	PC+4
                                 	lsl	@0
                                 	dec	w
                                 	brne	PC-2
                                 	.endmacro
                                 
                                 ; --- logical operations with masks ---
                                 .macro	MOVMSK	; reg1,reg2,mask	; reg1 <- reg2 (mask)
                                 	ldi	w,~@2	
                                 	and	@0,w
                                 	ldi	w,@2
                                 	and	@1,w	
                                 	or	@0,@1
                                 	.endmacro	
                                 .macro	ANDMSK	; reg1,reg2,mask	; reg1 <- ret 1 AND reg2 (mask)		
                                 	mov	w,@1
                                 	ori	w,~@2
                                 	and	@0,w
                                 	.endmacro	
                                 .macro	ORMSK	; reg1,reg2,mask	; reg1 <- ret 1 AND reg2 (mask)		
                                 	mov	w,@1
                                 	andi	w,@2
                                 	or	@0,w
                                 	.endmacro
                                 	
                                 ; --- logical operations on bits ---
                                 .macro	ANDB	; r1,b1, r2,b2, r3,b3	; reg1,b1 <- reg2,b2 AND reg3,b3
                                 	set
                                 	sbrs	@4,@5	
                                 	clt
                                 	sbrs	@2,@3	
                                 	clt
                                 	bld	@0,@1
                                 	.endmacro
                                 .macro	ORB	; r1,b1, r2,b2, r3,b3	; reg1.b1 <- reg2.b2 OR reg3.b3
                                 	clt
                                 	sbrc	@4,@5	
                                 	set
                                 	sbrc	@2,@3	
                                 	set
                                 	bld	@0,@1
                                 	.endmacro
                                 .macro	EORB	; r1,b1, r2,b2, r3,b3	; reg1.b1 <- reg2.b2 XOR reg3.b3
                                 	sbrc	@4,@5
                                 	rjmp	f1
                                 f0:	bst	@2,@3	
                                 	rjmp	PC+4
                                 f1:	set
                                 	sbrc	@0,@1
                                 	clt
                                 	bld	@0,@0	
                                 	.endmacro
                                 	
                                 ; --- operations based on register bits ---
                                 .macro	FB0	; reg,bit		; bit=0
                                 	cbr	@0,1<<@1
                                 	.endmacro
                                 .macro	FB1	; reg,bit		; bit=1
                                 	sbr	@0,1<<@1
                                 	.endmacro
                                 .macro	_FB0	; reg,bit		; bit=0
                                 	ldi	w,~(1<<@1)
                                 	and	@0,w
                                 	.endmacro
                                 .macro	_FB1	; reg,bit		; bit=1
                                 	ldi	w,1<<@1
                                 	or	@0,w
                                 	.endmacro
                                 .macro	SB0	; reg,bit,addr		; skip if bit=0
                                 	sbrc	@0,@1
                                 	.endmacro
                                 .macro	SB1	; reg,bit,addr		; skip if bit=1
                                 	sbrs	@0,@1
                                 	.endmacro
                                 .macro	JB0	; reg,bit,addr		; jump if bit=0
                                 	sbrs	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	JB1	; reg,bit,addr		; jump if bit=1
                                 	sbrc	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	CB0	; reg,bit,addr		; call if bit=0
                                 	sbrs	@0,@1
                                 	call	@2
                                 	.endmacro
                                 .macro	CB1	; reg,bit,addr		; call if bit=1
                                 	sbrc	@0,@1
                                 	call	@2
                                 	.endmacro
                                 .macro	WB0	; reg,bit		; wait if bit=0
                                 	sbrs	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	WB1	; reg,bit		; wait if bit=1
                                 	sbrc	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	RB0	; reg,bit		; return if bit=0
                                 	sbrs	@0,@1
                                 	ret
                                 	.endmacro
                                 .macro	RB1	; reg,bit		; return if bit=1
                                 	sbrc	@0,@1
                                 	ret
                                 	.endmacro
                                 
                                 ; wait if bit=0 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr
                                 .macro	WB0T	; reg,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbrs	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro
                                 
                                 ; wait if bit=1 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr	
                                 .macro	WB1T	; reg,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbrc	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro	
                                 	
                                 ; --- operations based on port bits ---
                                 .macro	P0	; port,bit		; port=0
                                 	cbi	@0,@1
                                 	.endmacro
                                 .macro	P1	; port,bit		; port=1
                                 	sbi	@0,@1
                                 	.endmacro
                                 .macro	SP0	; port,bit		; skip if port=0
                                 	sbic	@0,@1
                                 	.endmacro
                                 .macro	SP1	; port,bit		; skip if port=1
                                 	sbis	@0,@1
                                 	.endmacro
                                 .macro	JP0	; port,bit,addr		; jump if port=0
                                 	sbis	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	JP1	; port,bit,addr		; jump if port=1
                                 	sbic	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	CP0	; port,bit,addr		; call if port=0
                                 	sbis	@0,@1
                                 	rcall	@2
                                 	.endmacro
                                 .macro	CP1	; port,bit,addr		; call if port=1
                                 	sbic	@0,@1
                                 	rcall	@2
                                 	.endmacro
                                 .macro	WP0	; port,bit		; wait if port=0
                                 	sbis	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	WP1	; port,bit		; wait if port=1
                                 	sbic	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	RP0	; port,bit		; return if port=0
                                 	sbis	@0,@1
                                 	ret
                                 	.endmacro
                                 .macro	RP1	; port,bit		; return if port=1
                                 	sbic	@0,@1
                                 	ret
                                 	.endmacro
                                 
                                 ; wait if port=0 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr
                                 .macro	WP0T	; port,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbis	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro
                                 
                                 ; wait if port=1 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr	
                                 .macro	WP1T	; port,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbic	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro	
                                 
                                 ; ===========================
                                 ; 	multi-byte operations
                                 ; ===========================
                                 
                                 .macro	SWAP4			; swap 2 variables
                                 	mov	w ,@0
                                 	mov	@0,@4
                                 	mov	@4,w
                                 	mov	w ,@1
                                 	mov	@1,@5
                                 	mov	@5,w
                                 	mov	w ,@2
                                 	mov	@2,@6
                                 	mov	@6,w
                                 	mov	w ,@3
                                 	mov	@3,@7
                                 	mov	@7,w
                                 	.endmacro
                                 .macro	SWAP3
                                 	mov	w ,@0
                                 	mov	@0,@3
                                 	mov	@3,w
                                 	mov	w ,@1
                                 	mov	@1,@4
                                 	mov	@4,w
                                 	mov	w ,@2
                                 	mov	@2,@5
                                 	mov	@5,w
                                 	.endmacro
                                 .macro	SWAP2
                                 	mov	w ,@0
                                 	mov	@0,@2
                                 	mov	@2,w
                                 	mov	w ,@1
                                 	mov	@1,@3
                                 	mov	@3,w
                                 	.endmacro
                                 .macro	SWAP1
                                 	mov	w ,@0
                                 	mov	@0,@1
                                 	mov	@1,w
                                 	.endmacro
                                 
                                 .macro	LDX4	;r..r0		; load from (x+)
                                 	ld	@3,x+
                                 	ld	@2,x+	
                                 	ld	@1,x+
                                 	ld	@0,x+
                                 	.endmacro
                                 .macro	LDX3	;r..r0
                                 	ld	@2,x+	
                                 	ld	@1,x+
                                 	ld	@0,x+
                                 	.endmacro
                                 .macro	LDX2	;r..r0	
                                 	ld	@1,x+
                                 	ld	@0,x+
                                 	.endmacro
                                 	
                                 .macro	LDY4	;r..r0		; load from (y+)
                                 	ld	@3,y+
                                 	ld	@2,y+	
                                 	ld	@1,y+
                                 	ld	@0,y+
                                 	.endmacro
                                 .macro	LDY3	;r..r0
                                 	ld	@2,y+	
                                 	ld	@1,y+
                                 	ld	@0,y+
                                 	.endmacro
                                 .macro	LDY2	;r..r0	
                                 	ld	@1,y+
                                 	ld	@0,y+
                                 	.endmacro
                                 
                                 .macro	LDZ4	;r..r0		; load from (z+)
                                 	ld	@3,z+
                                 	ld	@2,z+	
                                 	ld	@1,z+
                                 	ld	@0,z+
                                 	.endmacro
                                 .macro	LDZ3	;r..r0
                                 	ld	@2,z+	
                                 	ld	@1,z+
                                 	ld	@0,z+
                                 	.endmacro
                                 .macro	LDZ2	;r..r0
                                 	ld	@1,z+
                                 	ld	@0,z+
                                 	.endmacro
                                 
                                 .macro	STX4	;r..r0		; store to (x+)
                                 	st	x+,@3
                                 	st	x+,@2	
                                 	st	x+,@1
                                 	st	x+,@0
                                 	.endmacro
                                 .macro	STX3	;r..r0
                                 	st	x+,@2	
                                 	st	x+,@1
                                 	st	x+,@0
                                 	.endmacro
                                 .macro	STX2	;r..r0
                                 	st	x+,@1
                                 	st	x+,@0
                                 	.endmacro
                                 	
                                 .macro	STY4	;r..r0		; store to (y+)
                                 	st	y+,@3
                                 	st	y+,@2	
                                 	st	y+,@1
                                 	st	y+,@0
                                 	.endmacro
                                 .macro	STY3	;r..r0
                                 	st	y+,@2	
                                 	st	y+,@1
                                 	st	y+,@0
                                 	.endmacro
                                 .macro	STY2	;r..r0	
                                 	st	y+,@1
                                 	st	y+,@0
                                 	.endmacro
                                 	
                                 .macro	STZ4	;r..r0		; store to (z+)
                                 	st	z+,@3
                                 	st	z+,@2	
                                 	st	z+,@1
                                 	st	z+,@0
                                 	.endmacro	
                                 .macro	STZ3	;r..r0
                                 	st	z+,@2	
                                 	st	z+,@1
                                 	st	z+,@0
                                 	.endmacro	
                                 .macro	STZ2	;r..r0	
                                 	st	z+,@1
                                 	st	z+,@0
                                 	.endmacro	
                                 	
                                 .macro	STI4	;addr,k		; store immediate
                                 	ldi	w,  low(@1)
                                 	sts	@0+0,w
                                 	ldi	w, high(@1)
                                 	sts	@0+1,w
                                 	ldi	w,byte3(@1)
                                 	sts	@0+2,w
                                 	ldi	w,byte4(@1)
                                 	sts	@0+3,w	
                                 	.endmacro	
                                 .macro	STI3	;addr,k
                                 	ldi	w,  low(@1)
                                 	sts	@0+0,w
                                 	ldi	w, high(@1)
                                 	sts	@0+1,w
                                 	ldi	w,byte3(@1)
                                 	sts	@0+2,w
                                 	.endmacro	
                                 .macro	STI2	;addr,k
                                 	ldi	w,  low(@1)
                                 	sts	@0+0,w
                                 	ldi	w, high(@1)
                                 	sts	@0+1,w
                                 	.endmacro
                                 .macro	STI	;addr,k
                                 	ldi	w,@1
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	INC4			; increment
                                 	ldi	w,0xff
                                 	sub	@3,w
                                 	sbc	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	INC3
                                 	ldi	w,0xff
                                 	sub	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	INC2
                                 	ldi	w,0xff
                                 	sub	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 
                                 .macro	DEC4			; decrement
                                 	ldi	w,0xff
                                 	add	@3,w
                                 	adc	@2,w
                                 	adc	@1,w
                                 	adc	@0,w
                                 	.endmacro
                                 .macro	DEC3
                                 	ldi	w,0xff
                                 	add	@2,w
                                 	adc	@1,w
                                 	adc	@0,w
                                 	.endmacro
                                 .macro	DEC2
                                 	ldi	w,0xff
                                 	add	@1,w
                                 	adc	@0,w
                                 	.endmacro
                                 
                                 .macro	CLR9			; clear (also clears the carry)
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	clr	@6
                                 	clr	@7
                                 	clr	@8
                                 	.endmacro
                                 .macro	CLR8
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	clr	@6
                                 	clr	@7
                                 	.endmacro
                                 .macro	CLR7
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	clr	@6
                                 	.endmacro
                                 .macro	CLR6
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	.endmacro
                                 .macro	CLR5
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	.endmacro
                                 .macro	CLR4
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	.endmacro
                                 .macro	CLR3
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	.endmacro
                                 .macro	CLR2
                                 	sub	@0,@0
                                 	clr	@1
                                 	.endmacro
                                 
                                 .macro	COM4			; one's complement
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	com	@3
                                 	.endmacro
                                 .macro	COM3
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	.endmacro
                                 .macro	COM2
                                 	com	@0
                                 	com	@1
                                 	.endmacro
                                 
                                 .macro	NEG4			; negation (two's complement)
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	com	@3
                                 	ldi	w,0xff
                                 	sub	@3,w
                                 	sbc	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	NEG3
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	ldi	w,0xff
                                 	sub	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	NEG2
                                 	com	@0
                                 	com	@1
                                 	ldi	w,0xff
                                 	sub	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 	
                                 .macro	LDI4 	; r..r0, k	; load immediate
                                 	ldi	@3,  low(@4)
                                 	ldi	@2, high(@4)
                                 	ldi	@1,byte3(@4)
                                 	ldi	@0,byte4(@4)
                                 	.endmacro
                                 .macro	LDI3
                                 	ldi	@2,  low(@3)
                                 	ldi	@1, high(@3)
                                 	ldi	@0,byte3(@3)
                                 	.endmacro
                                 .macro	LDI2
                                 	ldi	@1,  low(@2)
                                 	ldi	@0, high(@2)
                                 	.endmacro
                                 
                                 .macro	LDS4			; load direct from SRAM
                                 	lds	@3,@4
                                 	lds	@2,@4+1
                                 	lds	@1,@4+2
                                 	lds	@0,@4+3
                                 	.endmacro
                                 .macro	LDS3
                                 	lds	@2,@3
                                 	lds	@1,@3+1
                                 	lds	@0,@3+2
                                 	.endmacro
                                 .macro	LDS2
                                 	lds	@1,@2
                                 	lds	@0,@2+1
                                 	.endmacro
                                 
                                 .macro	STS4			; store direct to SRAM
                                 	sts	@0+0,@4
                                 	sts	@0+1,@3
                                 	sts	@0+2,@2
                                 	sts	@0+3,@1
                                 	.endmacro
                                 .macro	STS3
                                 	sts	@0+0,@3
                                 	sts	@0+1,@2
                                 	sts	@0+2,@1
                                 	.endmacro
                                 .macro	STS2
                                 	sts	@0+0,@2
                                 	sts	@0+1,@1
                                 	.endmacro
                                 
                                 .macro	STDZ4	; d, r3,r2,r1,r0
                                 	std	z+@0+0,@4
                                 	std	z+@0+1,@3
                                 	std	z+@0+2,@2
                                 	std	z+@0+3,@1
                                 	.endmacro
                                 .macro	STDZ3	; d, r2,r1,r0
                                 	std	z+@0+0,@3
                                 	std	z+@0+1,@2
                                 	std	z+@0+2,@1
                                 	.endmacro
                                 .macro	STDZ2	; d, r1,r0
                                 	std	z+@0+0,@2
                                 	std	z+@0+1,@1
                                 	.endmacro
                                 	
                                 .macro	LPM4			; load program memory
                                 	lpm
                                 	mov	@3,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@2,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@1,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 .macro	LPM3
                                 	lpm
                                 	mov	@2,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@1,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 .macro	LPM2
                                 	lpm
                                 	mov	@1,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 .macro	LPM1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 
                                 .macro	MOV4			; move between registers
                                 	mov	@3,@7
                                 	mov	@2,@6
                                 	mov	@1,@5
                                 	mov	@0,@4
                                 	.endmacro
                                 .macro	MOV3
                                 	mov	@2,@5
                                 	mov	@1,@4
                                 	mov	@0,@3
                                 	.endmacro
                                 .macro	MOV2
                                 	mov	@1,@3
                                 	mov	@0,@2
                                 	.endmacro
                                 
                                 .macro	ADD4			; add
                                 	add	@3,@7
                                 	adc	@2,@6
                                 	adc	@1,@5
                                 	adc	@0,@4
                                 	.endmacro
                                 .macro	ADD3
                                 	add	@2,@5
                                 	adc	@1,@4
                                 	adc	@0,@3
                                 	.endmacro
                                 .macro	ADD2
                                 	add	@1,@3
                                 	adc	@0,@2
                                 	.endmacro
                                 
                                 .macro	SUB4			; subtract
                                 	sub	@3,@7
                                 	sbc	@2,@6
                                 	sbc	@1,@5
                                 	sbc	@0,@4
                                 	.endmacro
                                 .macro	SUB3
                                 	sub	@2,@5
                                 	sbc	@1,@4
                                 	sbc	@0,@3
                                 	.endmacro
                                 .macro	SUB2
                                 	sub	@1,@3
                                 	sbc	@0,@2
                                 	.endmacro
                                 	
                                 .macro	CP4			; compare
                                 	cp	@3,@7
                                 	cpc	@2,@6
                                 	cpc	@1,@5
                                 	cpc	@0,@4
                                 	.endmacro
                                 .macro	CP3
                                 	cp	@2,@5
                                 	cpc	@1,@4
                                 	cpc	@0,@3
                                 	.endmacro
                                 .macro	CP2
                                 	cp	@1,@3
                                 	cpc	@0,@2
                                 	.endmacro
                                 
                                 .macro	TST4			; test
                                 	clr	w
                                 	cp	@3,w
                                 	cpc	@2,w
                                 	cpc	@1,w
                                 	cpc	@0,w
                                 	.endmacro
                                 .macro	TST3
                                 	clr	w
                                 	cp	@2,w
                                 	cpc	@1,w
                                 	cpc	@0,w
                                 	.endmacro
                                 .macro	TST2
                                 	clr	w
                                 	cp	@1,w
                                 	cpc	@0,w
                                 	.endmacro
                                 
                                 .macro	ADDI4			; add immediate
                                 	subi	@3,  low(-@4)
                                 	sbci	@2, high(-@4)
                                 	sbci	@1,byte3(-@4)
                                 	sbci	@0,byte4(-@4)
                                 	.endmacro
                                 .macro	ADDI3
                                 	subi	@2,  low(-@3)
                                 	sbci	@1, high(-@3)
                                 	sbci	@0,byte3(-@3)
                                 	.endmacro
                                 .macro	ADDI2
                                 	subi	@1,  low(-@2)
                                 	sbci	@0, high(-@2)
                                 	.endmacro
                                 	
                                 .macro	SUBI4			; subtract immediate
                                 	subi	@3,  low(@4)
                                 	sbci	@2, high(@4)
                                 	sbci	@1,byte3(@4)
                                 	sbci	@0,byte4(@4)
                                 	.endmacro
                                 .macro	SUBI3
                                 	subi	@2,  low(@3)
                                 	sbci	@1, high(@3)
                                 	sbci	@0,byte3(@3)
                                 	.endmacro
                                 .macro	SUBI2
                                 	subi	@1,  low(@2)
                                 	sbci	@0, high(@2)
                                 	.endmacro
                                 
                                 .macro	LSL5			; logical shift left
                                 	lsl	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	LSL4
                                 	lsl	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	LSL3
                                 	lsl	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	LSL2
                                 	lsl	@1
                                 	rol	@0
                                 	.endmacro
                                 	
                                 .macro	LSR4			; logical shift right
                                 	lsr	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	.endmacro
                                 .macro	LSR3
                                 	lsr	@0
                                 	ror	@1
                                 	ror	@2
                                 	.endmacro
                                 .macro	LSR2
                                 	lsr	@0
                                 	ror	@1
                                 	.endmacro
                                 
                                 .macro	ASR4			; arithmetic shift right
                                 	asr	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	.endmacro
                                 .macro	ASR3
                                 	asr	@0
                                 	ror	@1
                                 	ror	@2
                                 	.endmacro
                                 .macro	ASR2
                                 	asr	@0
                                 	ror	@1
                                 	.endmacro
                                 
                                 .macro	ROL8			; rotate left through carry
                                 	rol	@7
                                 	rol	@6
                                 	rol	@5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL7
                                 	rol	@6
                                 	rol	@5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL6
                                 	rol	@5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 
                                 .macro	ROR8			; rotate right through carry
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	ror	@5
                                 	ror	@6
                                 	ror	@7
                                 	.endmacro
                                 .macro	ROR7
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	ror	@5
                                 	ror	@6
                                 	.endmacro
                                 .macro	ROR6
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	ror	@5
                                 	.endmacro
                                 .macro	ROR5
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	.endmacro	
                                 .macro	ROR4
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	.endmacro
                                 .macro	ROR3
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	.endmacro
                                 .macro	ROR2
                                 	ror	@0
                                 	ror	@1
                                 	.endmacro
                                 
                                 .macro	PUSH2
                                 	push	@0
                                 	push	@1
                                 	.endmacro	
                                 .macro	POP2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro
                                 
                                 .macro	PUSH3
                                 	push	@0
                                 	push	@1
                                 	push	@2
                                 	.endmacro	
                                 .macro	POP3
                                 	pop	@2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro
                                 	
                                 .macro	PUSH4
                                 	push	@0
                                 	push	@1
                                 	push	@2
                                 	push	@3
                                 	.endmacro	
                                 .macro	POP4
                                 	pop	@3
                                 	pop	@2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro	
                                 	
                                 .macro	PUSH5
                                 	pop	@0
                                 	pop	@1
                                 	pop	@2
                                 	pop	@3
                                 	pop	@4
                                 	.endmacro	
                                 .macro	POP5
                                 	pop	@4
                                 	pop	@3
                                 	pop	@2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro	
                                 
                                 ; --- SRAM operations ---
                                 .macro	INCS4	; sram		; increment SRAM 4-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	brne	end
                                 	lds	w,@0+1
                                 	inc	w
                                 	sts	@0+1,w
                                 	brne	end
                                 	lds	w,@0+2
                                 	inc	w
                                 	sts	@0+2,w
                                 	brne	end
                                 	lds	w,@0+3
                                 	inc	w
                                 	sts	@0+3,w
                                 end:	
                                 	.endmacro
                                 
                                 .macro	INCS3	; sram		; increment SRAM 3-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	brne	end
                                 	lds	w,@0+1
                                 	inc	w
                                 	sts	@0+1,w
                                 	brne	end
                                 	lds	w,@0+2
                                 	inc	w
                                 	sts	@0+2,w
                                 end:	
                                 	.endmacro
                                 
                                 .macro	INCS2	; sram		; increment SRAM 2-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	brne	end
                                 	lds	w,@0+1
                                 	inc	w
                                 	sts	@0+1,w
                                 end:	
                                 	.endmacro
                                 
                                 .macro	INCS	; sram		; increment SRAM 1-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	DECS4	; sram		; decrement SRAM 4-byte variable
                                 	ldi	w,1
                                 	lds	u,@0
                                 	sub	u,w
                                 	sts	@0,u
                                 	clr	w
                                 	lds	u,@0+1
                                 	sbc	u,w
                                 	sts	@0+1,u
                                 	lds	u,@0+2
                                 	sbc	u,w
                                 	sts	@0+2,u
                                 	lds	u,@0+3
                                 	sbc	u,w
                                 	sts	@0+3,u
                                 	.endmacro
                                 .macro	DECS3	; sram		; decrement SRAM 3-byte variable
                                 	ldi	w,1
                                 	lds	u,@0
                                 	sub	u,w
                                 	sts	@0,u
                                 	clr	w
                                 	lds	u,@0+1
                                 	sbc	u,w
                                 	sts	@0+1,u
                                 	lds	u,@0+2
                                 	sbc	u,w
                                 	sts	@0+2,u
                                 	.endmacro
                                 .macro	DECS2	; sram		; decrement SRAM 2-byte variable
                                 	ldi	w,1
                                 	lds	u,@0
                                 	sub	u,w
                                 	sts	@0,u
                                 	clr	w
                                 	lds	u,@0+1
                                 	sbc	u,w
                                 	sts	@0+1,u
                                 	.endmacro
                                 .macro	DECS	; sram		; decrement
                                 	lds	w,@0
                                 	dec	w
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	MOVS4	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	lds	w,@1+1
                                 	sts	@0+1,w
                                 	lds	w,@1+2
                                 	sts	@0+2,w
                                 	lds	w,@3+1
                                 	sts	@0+3,w	
                                 	.endmacro
                                 .macro	MOVS3	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	lds	w,@1+1
                                 	sts	@0+1,w
                                 	lds	w,@1+2
                                 	sts	@0+2,w
                                 	.endmacro
                                 .macro	MOVS2	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	lds	w,@1+1
                                 	sts	@0+1,w
                                 	.endmacro
                                 .macro	MOVS	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	SEXT	; reg1,reg0	; sign extend
                                 	clr	@0
                                 	sbrc	@1,7
                                 	dec	@0
                                 	.endmacro
                                 
                                 ; =======================================
                                 ;	Jump/Call with constant arguments
                                 ; =======================================
                                 	
                                 ; --- calls with arguments a,b,XYZ ---
                                 .macro	CX	; subroutine,x
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	rcall	@0
                                 	.endmacro
                                 .macro	CXY	; subroutine,x,y
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	ldi	yl, low(@2)
                                 	ldi	yh,high(@2)	
                                 	rcall	@0
                                 	.endmacro		
                                 .macro	CXZ	; subroutine,x,z
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	ldi	zl, low(@2)
                                 	ldi	zh,high(@2)	
                                 	rcall	@0
                                 	.endmacro		
                                 .macro	CXYZ	; subroutine,x,y,z
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	ldi	yl, low(@2)
                                 	ldi	yh,high(@2)
                                 	ldi	zl, low(@3)
                                 	ldi	zh,high(@3)		
                                 	rcall	@0
                                 	.endmacro
                                 .macro	CW	; subroutine,w
                                 	ldi	w, @1
                                 	rcall	@0
                                 	.endmacro
                                 .macro	CA	; subroutine,a
                                 	ldi	a0, @1
                                 	call	@0
                                 	.endmacro
                                 .macro	CAB	; subroutine,a,b
                                 	ldi	a0, @1
                                 	ldi	b0, @2
                                 	rcall	@0
                                 	.endmacro
                                 
                                 ; --- jump with arguments w,a,b ---
                                 .macro	JW	; subroutine,w
                                 	ldi	w, @1
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	JA	; subroutine,a
                                 	ldi	a0, @1
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	JAB	; subroutine,a,b
                                 	ldi	a0, @1
                                 	ldi	b0, @2
                                 	rjmp	@0
                                 	.endmacro
                                 .list
                                 
                                 
                                 .include "m128def.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega128.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m128def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega128
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega128
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M128DEF_INC_
                                 #endif  /* _M128DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 	; === definitions ===
                                 .equ	KPDD = DDRD
                                 .equ	KPDO = PORTD
                                 .equ	KPDI = PIND
                                 
                                 .equ	KPD_DELAY = 30	; msec, debouncing keys of keypad
                                 
                                 .def	wr0 = r2		; detected row in hex
                                 .def	wr1 = r1		; detected column in hex
                                 .def	mask = r14		; row mask indicating which row has been detected in bin
                                 .def	wr2 = r15		; semaphore: must enter LCD display routine, unary: 0 or other
                                 
                                 	; === interrupt vector table ===
                                 .org 0
000000 940c 0711                 	jmp reset
000002 940c 0022                 	jmp	isr_ext_int0	; external interrupt INT0
000004 940c 0027                 	jmp	isr_ext_int1	; external interrupt INT1
000006 940c 002c                 	jmp isr_ext_int2
000008 940c 0031                 	jmp isr_ext_int3
                                 
                                 .org OVF0addr
000020 940c 0110                 	jmp overflow0
                                 
                                 	; === interrupt service routines ===
                                 
                                 isr_ext_int0:
000022 e001
000023 2e10                      	_LDI	wr1, 0x01		; detect row 1
000024 e001
000025 2ee0                      	_LDI	mask, 0b00000001
000026 c00f                      	rjmp	column_detect
                                 
                                 isr_ext_int1:
000027 e002
000028 2e10                      	_LDI	wr1, 0x02		; detect row 2
000029 e002
00002a 2ee0                      	_LDI	mask, 0b00000010
00002b c00a                      	rjmp	column_detect
                                 
                                 isr_ext_int2:		
00002c e004
00002d 2e10                      	_LDI	wr1, 0x04		; detect row 3 (LSB 0100)
00002e e004
00002f 2ee0                      	_LDI	mask, 0b00000100
000030 c005                      	rjmp	column_detect
                                 
                                 isr_ext_int3:
000031 e008
000032 2e10                      	_LDI	wr1, 0x08		; detect row 4 (LSB 1000)
000033 e008
000034 2ee0                      	_LDI	mask, 0b00001000
000035 c000                      	rjmp	column_detect
                                 
                                 
                                 column_detect:
000036 ef0f
000037 bb02                          OUTI    KPDO,0xff       ; bit4-7 driven high
                                 col7: ; X2: 369#
000038 e10e
000039 2e30
00003a e001
00003b 930f
00003c 923f
00003d e300
00003e 2e30
00003f e006
000040 943a
000041 f7f1
000042 943a
000043 950a
000044 f7d9
000045 903f
000046 910f
000047 943a
000048 f791
000049 950a
00004a f781                      	WAIT_MS KPD_DELAY
00004b e70f
00004c bb02                      	OUTI KPDO,0x7f ; check column 7
00004d e10e
00004e 2e30
00004f e001
000050 930f
000051 923f
000052 e300
000053 2e30
000054 e006
000055 943a
000056 f7f1
000057 943a
000058 950a
000059 f7d9
00005a 903f
00005b 910f
00005c 943a
00005d f791
00005e 950a
00005f f781                      	WAIT_MS KPD_DELAY
000060 b300                      	in w,KPDI
000061 210e                      	and w,mask
000062 2300                      	tst w
000063 f419                      	brne col6
000064 e400
000065 2e20                      	_LDI wr0,0x40 ; (MSB 0100)
000066 c08c                      	rjmp isr_return
                                 
                                 col6: ; X1: ABCD
000067 e10e
000068 2e30
000069 e001
00006a 930f
00006b 923f
00006c e300
00006d 2e30
00006e e006
00006f 943a
000070 f7f1
000071 943a
000072 950a
000073 f7d9
000074 903f
000075 910f
000076 943a
000077 f791
000078 950a
000079 f781                      	WAIT_MS KPD_DELAY
00007a eb0f
00007b bb02                      	OUTI KPDO,0xbf ; check column 6
00007c e10e
00007d 2e30
00007e e001
00007f 930f
000080 923f
000081 e300
000082 2e30
000083 e006
000084 943a
000085 f7f1
000086 943a
000087 950a
000088 f7d9
000089 903f
00008a 910f
00008b 943a
00008c f791
00008d 950a
00008e f781                      	WAIT_MS KPD_DELAY
00008f b300                      	in w,KPDI
000090 210e                      	and w,mask
000091 2300                      	tst w
000092 f419                      	brne col5
000093 e800
000094 2e20                      	_LDI wr0,0x80 ; (MSB 1000)
000095 c05d                      	rjmp isr_return
                                 
                                 col5: ; X3: 2580
000096 e10e
000097 2e30
000098 e001
000099 930f
00009a 923f
00009b e300
00009c 2e30
00009d e006
00009e 943a
00009f f7f1
0000a0 943a
0000a1 950a
0000a2 f7d9
0000a3 903f
0000a4 910f
0000a5 943a
0000a6 f791
0000a7 950a
0000a8 f781                      	WAIT_MS KPD_DELAY
0000a9 ed0f
0000aa bb02                      	OUTI KPDO,0xdf ; check column 5
0000ab e10e
0000ac 2e30
0000ad e001
0000ae 930f
0000af 923f
0000b0 e300
0000b1 2e30
0000b2 e006
0000b3 943a
0000b4 f7f1
0000b5 943a
0000b6 950a
0000b7 f7d9
0000b8 903f
0000b9 910f
0000ba 943a
0000bb f791
0000bc 950a
0000bd f781                      	WAIT_MS KPD_DELAY
0000be b300                      	in w,KPDI
0000bf 210e                      	and w,mask
0000c0 2300                      	tst w
0000c1 f419                      	brne col4
0000c2 e200
0000c3 2e20                      	_LDI wr0,0x20
0000c4 c02e                      	rjmp isr_return
                                 
                                 col4: ; X4: 147*
0000c5 e10e
0000c6 2e30
0000c7 e001
0000c8 930f
0000c9 923f
0000ca e300
0000cb 2e30
0000cc e006
0000cd 943a
0000ce f7f1
0000cf 943a
0000d0 950a
0000d1 f7d9
0000d2 903f
0000d3 910f
0000d4 943a
0000d5 f791
0000d6 950a
0000d7 f781                      	WAIT_MS KPD_DELAY
0000d8 ee0f
0000d9 bb02                      	OUTI KPDO,0xef ; check column 4
0000da e10e
0000db 2e30
0000dc e001
0000dd 930f
0000de 923f
0000df e300
0000e0 2e30
0000e1 e006
0000e2 943a
0000e3 f7f1
0000e4 943a
0000e5 950a
0000e6 f7d9
0000e7 903f
0000e8 910f
0000e9 943a
0000ea f791
0000eb 950a
0000ec f781                      	WAIT_MS KPD_DELAY
0000ed b300                      	in w,KPDI
0000ee 210e                      	and w,mask
0000ef 2300                      	tst w
0000f0 f411                      	brne isr_return
0000f1 e100
0000f2 2e20                      	_LDI wr0,0x10
                                  
                                 isr_return:
0000f3 e01a                      	ldi _w,10 ; sound feedback of key pressed acknowledge
                                 beep01:    
0000f4 ef0f
0000f5 2ef0                          _LDI    wr2,0xff
0000f6 e525                      	ldi a0, re2
0000f7 e16e                      	ldi b0, 30 ; 2.5ms*30=75ms
0000f8 940e 063a                 	call sound
0000fa ec08
0000fb 2e30
0000fc e001
0000fd 930f
0000fe 923f
0000ff e300
000100 2e30
000101 e006
000102 943a
000103 f7f1
000104 943a
000105 950a
000106 f7d9
000107 903f
000108 910f
000109 943a
00010a f791
00010b 950a
00010c f781                      	WAIT_MS 200
00010d e00f
00010e bb02                      	OUTI	KPDO,0x0f
00010f 9518                          reti
                                 
                                 overflow0:
000110 e000
000111 bf03                      	OUTI TCCR0, 0
000112 9518                      	reti
                                 
                                 .include "kpd4x4bis.asm"
                                 
                                 ; === initialization and configuration ===
                                 
                                 reset_kpd:	
000113 ef00
000114 bb01                      	OUTI	KPDD,0xf0		; bit0-3 pull-up and bits4-7 driven low
000115 e00f
000116 bb02                      	OUTI	KPDO,0x0f		;>(needs the two lines)
000117 ef0f
000118 bb07                      	OUTI	DDRB,0xff		; turn on LEDs
000119 e00f
00011a bf09                      	OUTI	EIMSK,0x0f		; enable INT0-INT3
00011b e000
00011c bf0a                      	OUTI	EICRB,0b0		;>at low level
                                 	
                                 
00011d 2422                      	clr		wr0
00011e 2411                      	clr		wr1
00011f 24ff                      	clr		wr2
                                 
000120 2733                      	clr		a1				
000121 2744                      	clr		a2
000122 2755                      	clr		a3
000123 2777                      	clr		b1
000124 2788                      	clr		b2
000125 2799                      	clr		b3
                                 
000126 9478                      	sei
000127 940c 0129                 	jmp	main_kpd				; not useful in this case, kept for modularity
                                 
                                 	; === main program ===
                                 main_kpd:
                                 
000129 20ff                      	tst		wr2				; check flag/semaphore
00012a f3f1                      	breq	main_kpd			; branch to main as long as no key pressed
00012b 24ff                      	clr		wr2				; clear wr2 to avoid detecting key pressed once back at beginning of main
                                 
00012c 2722                      	clr		a0
00012d 0d21                      	add		a0, wr1			; col
00012e 0d22                      	add		a0, wr0			; row
00012f 2766                      	clr b0 ; used to compute offset to LUT
                                 	; offset due to low nibble (row)
000130 2e82                      	mov c0, a0
                                 
000131 fd21                      	sbrc a0, 1
000132 5f6c                      	subi b0, -4
000133 fd22                      	sbrc a0, 2
000134 5f68                      	subi b0, -8
000135 fd23                      	sbrc a0, 3
000136 5f64                      	subi b0, -12
                                 	; offset due to high nibble (col)
000137 fd25                      	sbrc a0, 5
000138 5f6f                      	subi b0, -1
000139 fd26                      	sbrc a0, 6
00013a 5f6e                      	subi b0, -2
00013b fd27                      	sbrc a0, 7
00013c 5f6d                      	subi b0, -3
                                 
00013d 2fe6                      	mov zl, b0
00013e 27ff                      	clr zh
00013f 5ee2                      	subi zl, low(-2*KeySet01)
000140 4ffc                      	sbci zh, high(-2*KeySet01)
000141 95c8                      	lpm
000142 2d60                      	mov b0, r0
000143 9508                      	ret
                                 .include "lcd.asm"
                                 
                                 ; purpose  LCD HD44780U library
                                 ; ATmega 128 and Atmel Studio 7.0 compliant
                                 
                                 ; === definitions ===
                                 .equ	LCD_IR	= 0x8000	; address LCD instruction reg
                                 .equ	LCD_DR	= 0xc000	; address LCD data register
                                 
                                 ; === subroutines ===
                                 LCD_wr_ir:
                                 ; in	w (byte to write to LCD IR)
000144 9030 8000                 	lds	u, LCD_IR		; read IR to check busy flag  (bit7)
000146 fc37
000147 cffc                      	JB1	u,7,LCD_wr_ir	; Jump if Bit=1 (still busy)
000148 d003                      	rcall	lcd_4us		; delay to increment DRAM addr counter
000149 9300 8000                 	sts	LCD_IR, w		; store w in IR
00014b 9508                      	ret
                                 	
                                 lcd_4us:
00014c d000                      	rcall	lcd_2us		; recursive call		
                                 lcd_2us:
00014d 0000                      	nop					; rcall(3) + nop(1) + ret(4) = 8 cycles (2us)
00014e 9508                      	ret
                                 
                                 LCD:
                                 LCD_putc:
00014f 302d
000150 f179                      	JK	a0,CR,LCD_cr	; Jump if a0=CR
000151 302a
000152 f1b9                      	JK	a0,LF,LCD_lf	; Jump if a0=LF
                                 LCD_wr_dr:
                                 ; in	a0 (byte to write to LCD DR)
000153 9100 8000                 	lds	w, LCD_IR		; read IR to check busy flag  (bit7)
000155 fd07
000156 cffc                      	JB1	w,7,LCD_wr_dr	; Jump if Bit=1 (still busy)
000157 dff4                      	rcall	lcd_4us		; delay to increment DRAM addr counter
000158 9320 c000                 	sts	LCD_DR, a0		; store a0 in DR
00015a 9508                      	ret	
                                 	
00015b e001
00015c cfe7                      LCD_clear:		JW	LCD_wr_ir, 0b00000001		; clear display
00015d e002
00015e cfe5                      LCD_home:		JW	LCD_wr_ir, 0b00000010		; return home
00015f e100
000160 cfe3                      LCD_cursor_left:	JW	LCD_wr_ir, 0b00010000	; move cursor to left
000161 e104
000162 cfe1                      LCD_cursor_right:	JW	LCD_wr_ir, 0b00010100	; move cursor to right
000163 e108
000164 cfdf                      LCD_display_left:	JW	LCD_wr_ir, 0b00011000	; shifts display to left
000165 e10c
000166 cfdd                      LCD_display_right:	JW	LCD_wr_ir, 0b00011100	; shifts display to right
000167 e00d
000168 cfdb                      LCD_blink_on:		JW	LCD_wr_ir, 0b00001101	; Display=1,Cursor=0,Blink=1
000169 e00c
00016a cfd9                      LCD_blink_off:		JW	LCD_wr_ir, 0b00001100	; Display=1,Cursor=0,Blink=0
00016b e00e
00016c cfd7                      LCD_cursor_on:		JW	LCD_wr_ir, 0b00001110	; Display=1,Cursor=1,Blink=0
00016d e00c
00016e cfd5                      LCD_cursor_off:		JW	LCD_wr_ir, 0b00001100	; Display=1,Cursor=0,Blink=0
00016f e00f
000170 cfd3                      LCD_cursorblink: 	JW	LCD_wr_ir, 0b00001111	; Display=1,Cursor=1,Blink=1	
                                 LCD_init:
000171 b705                      	in	w,MCUCR					; enable access to ext. SRAM
000172 6c00                      	sbr	w,(1<<SRE)+(1<<SRW10)
000173 bf05                      	out	MCUCR,w
000174 e001
000175 dfce                      	CW	LCD_wr_ir, 0b00000001	; clear display
000176 e006
000177 dfcc                      	CW	LCD_wr_ir, 0b00000110	; entry mode set (Inc=1, Shift=0)
000178 e00c
000179 dfca                      	CW	LCD_wr_ir, 0b00001100	; Display=1,Cursor=0,Blink=0	
00017a e308
00017b dfc8                      	CW	LCD_wr_ir, 0b00111000	; 8bits=1, 2lines=1, 5x8dots=0
00017c 9508                      	ret
                                 
                                 LCD_pos:
                                 ; in	a0 = position (0x00..0x0f first line, 0x40..0x4f second line)
00017d 2f02                      	mov	w,a0
00017e 6800                      	ori	w,0b10000000
00017f cfc4                      	rjmp	LCD_wr_ir
                                 
                                 LCD_cr:
                                 ; moving the cursor to the beginning of the line (carriage return)
000180 9100 8000                 	lds	w, LCD_IR			; read IR to check busy flag  (bit7)
000182 fd07
000183 cffc                      	JB1	w,7,LCD_cr			; Jump if Bit=1 (still busy)
000184 7400                      	andi	w,0b01000000	; keep bit6 (begin of line 1/2)
000185 6800                      	ori	w,0b10000000		; write address command
000186 dfc5                      	rcall	lcd_4us			; delay to increment DRAM addr counter
000187 9300 8000                 	sts	LCD_IR,w			; store in IR
000189 9508                      	ret
                                 
                                 LCD_lf:
                                 ; moving the cursor to the beginning of the line 2 (line feed)
00018a 932f                      	push	a0				; safeguard a0
00018b e420                      	ldi	a0,$40				; load position $40 (begin of line 2)
00018c dff0                      	rcall	LCD_pos			; set cursor position
00018d 912f                      	pop	a0					; restore a0
                                 .include "string.asm"
00018e 9508                      
                                 ; AssemblerApplication1.asm
                                 ;
                                 ; Created: 30/04/2024 10:34:37
                                 ; Author : renuka
                                 ; File containing all strings to 
                                 ; print on LCD screen
                                 
                                 
                                 .cseg
                                 ;.org 
                                 ; Keypad LUT
                                 KeySet01:
00018f 3231
000190 4133
000191 3534
000192 4236
000193 3837
000194 4339
000195 302a
000196 4423
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(14): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000197 0000                      .db "123A456B789C*0#D", 0 
                                 
                                 ; Menu of game
                                 str0:
000198 3d3d
000199 573d
00019a 4c45
00019b 4f43
00019c 454d
00019d 5420
00019e 3d4f
00019f 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(18): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001a0 0000                      .db "===WELCOME TO===", 0
                                 str1:
0001a1 3d3d
0001a2 3d3d
0001a3 434d
0001a4 2055
0001a5 4150
0001a6 5452
0001a7 3d59
0001a8 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(20): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001a9 0000                      .db "====MCU PARTY===", 0
                                 str2:
0001aa 2e41
0001ab 5020
0001ac 414c
0001ad 2059
0001ae 4147
0001af 454d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(22): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001b0 0000                      .db "A. PLAY GAME", 0
                                 str3:
0001b1 2e42
0001b2 4f20
0001b3 4550
0001b4 204e
0001b5 4153
0001b6 4546
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(24): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001b7 0000                      .db "B. OPEN SAFE", 0
                                 
                                 ; general
                                 strwelcome:
0001b8 5720
0001b9 6c65
0001ba 6f63
0001bb 656d
0001bc 7420
0001bd 206f
0001be 6874
0001bf 2065
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(28): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001c0 0000                      .db " Welcome to the ",0
                                 
                                 strivia:
0001c1 7420
0001c2 6972
0001c3 6976
0001c4 2061
0001c5 6167
0001c6 656d
0001c7 3a20
0001c8 2029
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(31): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001c9 0000                      .db " trivia game :) ",0
                                 
                                 strlava:
0001ca 6f62
0001cb 7261
0001cc 2064
0001cd 7369
0001ce 6c20
0001cf 7661
0001d0 2061
0001d1 293a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(34): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001d2 0000                      .db "board is lava :)",0
                                 
                                 strdance:
0001d3 656b
0001d4 7079
0001d5 6461
0001d6 6420
0001d7 6e61
0001d8 6563
0001d9 3a20
0001da 0029                      .db "keypad dance :)",0
                                 
                                 strcorrect:
0001db 3d3d
0001dc 3d3d
0001dd 6f43
0001de 7272
0001df 6365
0001e0 2174
0001e1 3d3d
0001e2 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(40): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001e3 0000                      .db "====Correct!====",0
                                 
                                 strfalse:
0001e4 3d3d
0001e5 3d3d
0001e6 463d
0001e7 6c61
0001e8 6573
0001e9 3d21
0001ea 3d3d
0001eb 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(43): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001ec 0000                      .db "=====False!=====",0
                                 
                                 strivia2:
0001ed 6e41
0001ee 7773
0001ef 7265
0001f0 3520
0001f1 312f
0001f2 2030
0001f3 6f63
0001f4 002d                      .db "Answer 5/10 co-",0
                                 
                                 strivia3:
0001f5 7272
0001f6 6365
0001f7 6c74
0001f8 2079
0001f9 6f74
0001fa 7720
0001fb 6e69
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(49): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001fc 0000                      .db "rrectly to win",0
                                 
                                 strlava2:
0001fd 6957
0001fe 206e
0001ff 2f32
000200 2033
000201 6f74
000202 7720
000203 6e69
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(52): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000204 0000                      .db "Win 2/3 to win",0
                                 
                                 strclue1a:
000205 2020
000206 2020
000207 7331
000208 2074
000209 6c63
00020a 6575
00020b 203a
00020c 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(55): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00020d 0000                      .db "    1st clue:   ",0
                                 
                                 strclue1b:
00020e 2020
00020f 5320
000210 4f4e
000211 2057
000212 4857
000213 5449
000214 2045
000215 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(58): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000216 0000                      .db "   SNOW WHITE   ",0
                                 
                                 clue1answer:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(61): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000217 0014                      .db $14 ;7
                                 
                                 strclue2a:
000218 2020
000219 2020
00021a 6e32
00021b 2064
00021c 6c63
00021d 6575
00021e 203a
00021f 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(64): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000220 0000                      .db "    2nd clue:   ",0
                                 
                                 strclue2b:
000221 2020
000222 4d20
000223 7375
000224 656b
000225 6574
000226 7265
000227 2073
000228 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(67): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000229 0000                      .db "   Musketeers   ",0
                                 
                                 clue2answer:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(70): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00022a 0041                      .db $41 ;3
                                 
                                 strclue3:
00022b 7233
00022c 2064
00022d 6c63
00022e 6575
00022f 203a
000230 3228
000231 6964
000232 2967
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(73): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000233 0000                      .db "3rd clue: (2dig)",0
                                 
                                 strclue3b:
000234 614b
000235 6e74
000236 7369
000237 2073
000238 7645
000239 7265
00023a 6564
00023b 6e65
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(76): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00023c 0000                      .db "Katniss Everdeen",0
                                 
                                 clue3answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(79): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00023d 0011                      .db $11 ;1
                                 
                                 clue3answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(82): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00023e 0021                      .db $21 ;2
                                 
                                 strwin1:
00023f 4f43
000240 474e
000241 4152
000242 5554
000243 414c
000244 4954
000245 4e4f
000246 0053                      .db "CONGRATULATIONS",0
                                 
                                 strwin2:
000247 3d3d
000248 3d3d
000249 593d
00024a 554f
00024b 5720
00024c 4e49
00024d 3d3d
00024e 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(88): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00024f 0000                      .db "=====YOU WIN====",0
                                 
                                 strlose1:
000250 3d3d
000251 3d3d
000252 4f59
000253 2055
000254 4f4c
000255 4553
000256 3d3d
000257 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(91): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000258 0000                      .db "====YOU LOSE====",0
                                 
                                 strlose2:
000259 3d3d
00025a 3d3d
00025b 5254
00025c 2059
00025d 4741
00025e 4941
00025f 3d4e
000260 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(94): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000261 0000                      .db "====TRY AGAIN===",0
                                 
                                 ; Choose games
                                 strgame1:
000262 2e41
000263 5420
000264 4952
000265 4956
000266 2041
000267 5551
000268 5a49
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(98): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000269 0000                      .db "A. TRIVIA QUIZ", 0
                                 strgame2:
00026a 2e42
00026b 4c20
00026c 5641
00026d 2041
00026e 4f42
00026f 5241
000270 0044                      .db "B. LAVA BOARD", 0
                                 strgame3:
000271 2e43
000272 4b20
000273 5945
000274 4150
000275 2044
000276 4144
000277 434e
000278 0045                      .db "C. KEYPAD DANCE",0
                                 
                                 ; Open safe
                                 str6:
000279 4e45
00027a 4554
00027b 2052
00027c 4150
00027d 5353
00027e 4f43
00027f 4544
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(106): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000280 0000                      .db "ENTER PASSCODE", 0
                                 
                                 strpasscorr:
000281 4f43
000282 5252
000283 4345
000284 2054
000285 4150
000286 5353
000287 4f43
000288 4544
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(109): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000289 0000                      .db "CORRECT PASSCODE",0
                                 
                                 strpassincorr:
00028a 3d3d
00028b 3d3d
00028c 4e49
00028d 4f43
00028e 5252
00028f 4345
000290 3d54
000291 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(112): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000292 0000                      .db "====INCORRECT===", 0
                                 
                                 strpassincorrbis:
000293 3d3d
000294 3d3d
000295 4150
000296 5353
000297 4f43
000298 4544
000299 3d3d
00029a 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(115): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00029b 0000                      .db "====PASSCODE====",0
                                 
                                 str8:
00029c 4f43
00029d 474e
00029e 4152
00029f 5554
0002a0 414c
0002a1 4954
0002a2 4e4f
0002a3 2c53
0002a4 0020                      .db "CONGRATULATIONS, ", 0
                                 str9:
0002a5 4f59
0002a6 2055
0002a7 4957
0002a8 204e
0002a9 4854
0002aa 5349
0002ab 4720
0002ac 4d41
0002ad 2045
0002ae 0021                      .db "YOU WIN THIS GAME !", 0
                                 str10:
0002af 2020
0002b0 5420
0002b1 4148
0002b2 4b4e
0002b3 2053
0002b4 4f46
0002b5 2052
0002b6 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(122): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002b7 0000                      .db "   THANKS FOR   ", 0
                                 str11:
0002b8 2020
0002b9 5020
0002ba 414c
0002bb 4959
0002bc 474e
0002bd 2021
0002be 443a
0002bf 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002c0 0000                      .db "   PLAYING! :D  ", 0
                                 
                                 ; Quiz trivia
                                 ; Question 1
                                 striviaQ1:
0002c1 6857
0002c2 206f
0002c3 7277
0002c4 746f
0002c5 2065
0002c6 6874
0002c7 0065                      .db "Who wrote the", 0
                                 striviaQ12:
0002c8 6f73
0002c9 676e
0002ca 2720
0002cb 6874
0002cc 6972
0002cd 6c6c
0002ce 7265
0002cf 3f27
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(131): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002d0 0000                      .db "song 'thriller'?", 0
                                 strivia1A:
0002d1 2e41
0002d2 5020
0002d3 414c
0002d4 4259
0002d5 494f
0002d6 4320
0002d7 5241
0002d8 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(133): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002d9 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia1B:
0002da 2e42
0002db 5420
0002dc 4152
0002dd 5943
0002de 4320
0002df 4148
0002e0 4d50
0002e1 4e41
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(135): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002e2 0000                      .db "B. TRACY CHAPMAN", 0
                                 strivia1C:
0002e3 2e43
0002e4 4120
0002e5 202e
0002e6 4353
0002e7 4d48
0002e8 4449
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(137): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002e9 0000                      .db "C. A. SCHMID", 0
                                 strivia1D:
0002ea 2e44
0002eb 4d20
0002ec 202e
0002ed 414a
0002ee 4b43
0002ef 4f53
0002f0 004e                      .db "D. M. JACKSON", 0
                                 answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(141): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002f1 0088                      .db 0x88 ; 0xef
                                 
                                 ; Question 2
                                 striviaQ2:
0002f2 6857
0002f3 206f
0002f4 6c70
0002f5 7961
0002f6 0073                      .db "Who plays", 0
                                 striviaQ22:
0002f7 6548
0002f8 6d72
0002f9 6f69
0002fa 656e
0002fb 003f                      .db "Hermione?", 0
                                 strivia2A:
0002fc 2e41
0002fd 4520
0002fe 4d4d
0002ff 2041
000300 4157
000301 5354
000302 4e4f
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(149): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000303 0000                      .db "A. EMMA WATSON", 0
                                 strivia2B:
000304 2e42
000305 4520
000306 4d4d
000307 2041
000308 5453
000309 4e4f
00030a 0045                      .db "B. EMMA STONE", 0
                                 strivia2C:
00030b 2e43
00030c 5020
00030d 414c
00030e 4259
00030f 494f
000310 4320
000311 5241
000312 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(153): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000313 0000                      .db "C. PLAYBOI CARTI", 0
                                 strivia2D:
000314 2e44
000315 5a20
000316 454f
000317 5320
000318 4c41
000319 4144
00031a 414e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(155): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00031b 0000                      .db "D. ZOE SALDANA", 0
                                 answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(157): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00031c 0081                      .db 0x81 ; 0xfd
                                 
                                 ; Question 3
                                 striviaQ3:
00031d 6857
00031e 6369
00031f 2068
000320 6162
000321 646e
000322 7720
000323 6f72
000324 6574
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(161): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000325 0000                      .db "Which band wrote", 0
                                 striviaQ32:
000326 6827
000327 7965
000328 7920
000329 756f
00032a 2027
00032b 003f                      .db "'hey you' ?", 0
                                 strivia3A:
00032c 2e41
00032d 5020
00032e 414c
00032f 4259
000330 494f
000331 4320
000332 5241
000333 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(165): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000334 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia3B:
000335 2e42
000336 4c20
000337 4445
000338 5a20
000339 5045
00033a 4c50
00033b 4e49
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(167): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00033c 0000                      .db "B. LED ZEPPLIN", 0
                                 strivia3C:
00033d 2e43
00033e 4a20
00033f 554f
000340 4e52
000341 5945
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(169): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000342 0000                      .db "C. JOURNEY", 0
                                 strivia3D:
000343 2e44
000344 5020
000345 4e49
000346 204b
000347 4c46
000348 594f
000349 0044                      .db "D. PINK FLOYD", 0
                                 answer3:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(173): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00034a 0088                      .db 0x88 ; 0xef
                                 
                                 ; Question 4
                                 striviaQ4:
00034b 6857
00034c 206f
00034d 7277
00034e 746f
00034f 2065
000350 4127
000351 7269
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(177): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000352 0000                      .db "Who wrote 'Air", 0
                                 striviaQ42:
000353 6e6f
000354 4720
000355 7320
000356 7274
000357 6e69
000358 2767
000359 003f                      .db "on G string'?", 0
                                 strivia4A:
00035a 2e41
00035b 5020
00035c 414c
00035d 4259
00035e 494f
00035f 4320
000360 5241
000361 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(181): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000362 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia4B:
000363 2e42
000364 4220
000365 4545
000366 4854
000367 564f
000368 4e45
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(183): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000369 0000                      .db "B. BEETHOVEN", 0
                                 strivia4C:
00036a 2e43
00036b 5320
00036c 4843
00036d 4255
00036e 5245
00036f 0054                      .db "C. SCHUBERT", 0
                                 strivia4D:
000370 2e44
000371 4a20
000372 532e
000373 202e
000374 4142
000375 4843
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(187): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000376 0000                      .db "D. J.S. BACH", 0
                                 answer4:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(189): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000377 0088                      .db 0x88 ; 0xef
                                 
                                 ; Question 5
                                 striviaQ5:
000378 6857
000379 206f
00037a 6574
00037b 6361
00037c 6568
00037d 0073                      .db "Who teaches", 0
                                 striviaQ52:
00037e 434d
00037f 2055
000380 6562
000381 7473
000382 003f                      .db "MCU best?", 0
                                 strivia5A:
000383 2e41
000384 5020
000385 414c
000386 4259
000387 494f
000388 4320
000389 5241
00038a 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(197): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00038b 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia5B:
00038c 2e42
00038d 4120
00038e 202e
00038f 4353
000390 4d48
000391 4449
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(199): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000392 0000                      .db "B. A. SCHMID", 0
                                 strivia5C:
000393 2e43
000394 4d20
000395 202e
000396 4c41
000397 0049                      .db "C. M. ALI", 0
                                 strivia5D:
000398 2e44
000399 4320
00039a 2052
00039b 0037                      .db "D. CR 7", 0
                                 answer5:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(205): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00039c 0082                      .db 0x82 ; 0xfb
                                 
                                 ; Question 6
                                 striviaQ6:
00039d 6857
00039e 206f
00039f 6f77
0003a0 206e
0003a1 6874
0003a2 2065
0003a3 3032
0003a4 3232
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(209): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003a5 0000                      .db "Who won the 2022", 0
                                 striviaQ62:
0003a6 4946
0003a7 4146
0003a8 5720
0003a9 726f
0003aa 646c
0003ab 4320
0003ac 7075
0003ad 003f                      .db "FIFA World Cup?", 0
                                 strivia6A:
0003ae 2e41
0003af 5020
0003b0 414c
0003b1 4259
0003b2 494f
0003b3 4320
0003b4 5241
0003b5 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(213): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003b6 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia6B:
0003b7 2e42
0003b8 5320
0003b9 4957
0003ba 5a54
0003bb 5245
0003bc 414c
0003bd 444e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(215): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003be 0000                      .db "B. SWITZERLAND", 0
                                 strivia6C:
0003bf 2e43
0003c0 4120
0003c1 4752
0003c2 4e45
0003c3 4954
0003c4 414e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(217): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003c5 0000                      .db "C. ARGENTINA", 0
                                 strivia6D:
0003c6 2e44
0003c7 4620
0003c8 4152
0003c9 434e
0003ca 0045                      .db "D. FRANCE", 0
                                 answer6:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(221): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003cb 0084                      .db 0x84 ; 0xf7
                                 
                                 ; Question 7
                                 striviaQ7:
0003cc 6857
0003cd 6369
0003ce 2068
0003cf 6964
0003d0 6873
0003d1 6920
0003d2 0073                      .db "Which dish is", 0
                                 striviaQ72:
0003d3 6f6e
0003d4 2074
0003d5 7773
0003d6 7369
0003d7 3f73
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(227): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003d8 0000                      .db "not swiss?", 0
                                 strivia7A:
0003d9 2e41
0003da 5020
0003db 414c
0003dc 4259
0003dd 494f
0003de 4320
0003df 5241
0003e0 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(229): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003e1 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia7B:
0003e2 2e42
0003e3 5220
0003e4 4341
0003e5 454c
0003e6 5454
0003e7 0045                      .db "B. RACLETTE", 0
                                 strivia7C:
0003e8 2e43
0003e9 4620
0003ea 4e4f
0003eb 5544
0003ec 0045                      .db "C. FONDUE", 0
                                 strivia7D:
0003ed 2e44
0003ee 5220
0003ef 454f
0003f0 5453
0003f1 0049                      .db "D. ROESTI", 0
                                 answer7:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(237): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003f2 0081                      .db 0x81 ; 0xfd
                                 
                                 ; Question 8
                                 striviaQ8:
0003f3 6857
0003f4 7461
0003f5 7327
0003f6 7420
0003f7 6568
0003f8 6320
0003f9 7061
0003fa 2d69
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(241): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003fb 0000                      .db "What's the capi-", 0
                                 striviaQ82:
0003fc 6174
0003fd 206c
0003fe 666f
0003ff 4c20
000400 6f61
000401 3f73
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(243): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000402 0000                      .db "tal of Laos?", 0
                                 strivia8A:
000403 2e41
000404 4c20
000405 4f41
000406 0053                      .db "A. LAOS", 0
                                 strivia8B:
000407 2e42
000408 5620
000409 4549
00040a 544e
00040b 4149
00040c 454e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(247): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00040d 0000                      .db "B. VIENTIANE", 0
                                 strivia8C:
00040e 2e43
00040f 5620
000410 4e45
000411 4349
000412 0045                      .db "C. VENICE", 0
                                 strivia8D:
000413 2e44
000414 5020
000415 414c
000416 4259
000417 494f
000418 4320
000419 5241
00041a 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(251): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00041b 0000                      .db "D. PLAYBOI CARTI", 0
                                 answer8:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(253): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00041c 0082                      .db 0x82 ; 0xfb
                                 
                                 ; Question 9
                                 striviaQ9:
00041d 6857
00041e 7461
00041f 7327
000420 7420
000421 6568
000422 6220
000423 7365
000424 0074                      .db "What's the best", 0
                                 striviaQ92:
000425 6573
000426 7463
000427 6f69
000428 206e
000429 7461
00042a 4520
00042b 4650
00042c 3f4c
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(259): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00042d 0000                      .db "section at EPFL?", 0
                                 strivia9A:
00042e 2e41
00042f 4c20
000430 4649
000431 2045
000432 4353
000433 4549
000434 434e
000435 5345
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(261): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000436 0000                      .db "A. LIFE SCIENCES", 0
                                 strivia9B:
000437 2e42
000438 4d20
000439 4349
00043a 4f52
00043b 4554
00043c 4843
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(263): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00043d 0000                      .db "B. MICROTECH", 0
                                 strivia9C:
00043e 2e43
00043f 4520
000440 454c
000441 0043                      .db "C. ELEC", 0
                                 strivia9D:
000442 2e44
000443 5020
000444 414c
000445 4259
000446 494f
000447 4320
000448 5241
000449 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(267): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00044a 0000                      .db "D. PLAYBOI CARTI", 0
                                 answer9:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(269): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00044b 0084                      .db 0x84 ; 0xf7
                                 
                                 ; Question 10
                                 striviaQ10:
00044c 6857
00044d 206f
00044e 7277
00044f 746f
000450 2065
000451 6874
000452 0065                      .db "Who wrote the", 0
                                 striviaQ102:
000453 6f73
000454 676e
000455 2720
000456 6b73
000457 2779
000458 003f                      .db "song 'sky'?", 0
                                 strivia10A:
000459 2e41
00045a 4b20
00045b 4e41
00045c 4559
00045d 5720
00045e 5345
00045f 0054                      .db "A. KANYE WEST", 0
                                 strivia10B:
000460 2e42
000461 5020
000462 414c
000463 4259
000464 494f
000465 4320
000466 5241
000467 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(279): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000468 0000                      .db "B. PLAYBOI CARTI", 0
                                 strivia10C:
000469 2e43
00046a 4120
00046b 202e
00046c 4353
00046d 4d48
00046e 4449
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(281): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00046f 0000                      .db "C. A. SCHMID", 0
                                 strivia10D:
000470 2e44
000471 5420
000472 5941
000473 4f4c
000474 2052
000475 5753
000476 4649
000477 0054                      .db "D. TAYLOR SWIFT", 0
                                 answer10:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(285): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000478 0082                      .db 0x82 ; 0xfb
                                 
                                 ; THE BOARD IS LAVA
                                 strlava3:
000479 4120
00047a 6464
00047b 3020
00047c 352e
00047d 2043
00047e 6e69
00047f 3820
000480 2073
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(289): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000481 0000                      .db " Add 0.5C in 8s ",0
                                 
                                 strlava4:
000482 6441
000483 2064
000484 2e30
000485 2d35
000486 4331
000487 6920
000488 206e
000489 7338
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(292): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00048a 0000                      .db "Add 0.5-1C in 8s",0
                                 
                                 strlava5:
00048b 2020
00048c 6441
00048d 2064
00048e 4331
00048f 6920
000490 206e
000491 7338
000492 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(295): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000493 0000                      .db "  Add 1C in 8s  ",0
                                 
                                 strlavawin1:
000494 3d3d
000495 3d3d
000496 4f59
000497 2055
000498 4957
000499 214e
00049a 3d3d
00049b 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(298): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00049c 0000                      .db "====YOU WIN!====",0
                                 
                                 strlavawin2:
00049d 4f43
00049e 474e
00049f 4152
0004a0 5554
0004a1 414c
0004a2 4954
0004a3 4e4f
0004a4 2153
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(301): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004a5 0000                      .db "CONGRATULATIONS!",0
                                 
                                 strlavalost:
0004a6 4920
0004a7 2774
0004a8 2073
0004a9 7266
0004aa 6565
0004ab 697a
0004ac 676e
0004ad 2021
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(304): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004ae 0000                      .db " It's freezing! ",0
                                 
                                 strlavahot:
0004af 2032
0004b0 6f68
0004b1 2074
0004b2 6f74
0004b3 6820
0004b4 6e61
0004b5 6c64
0004b6 2165
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(307): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004b7 0000                      .db "2 hot to handle!",0
                                 
                                 ; DANCE
                                 strdance2:
0004b8 6f43
0004b9 656d
0004ba 6420
0004bb 6e61
0004bc 6563
0004bd 202c
0004be 6f6e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(311): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004bf 0000                      .db "Come dance, no",0
                                 
                                 strdance3:
0004c0 7265
0004c1 6f72
0004c2 7372
0004c3 6120
0004c4 6c6c
0004c5 776f
0004c6 6465
0004c7 0021                      .db "errors allowed!",0
                                 
                                 strdance4:
0004c8 3d3d
0004c9 523d
0004ca 7065
0004cb 6165
0004cc 2074
0004cd 6874
0004ce 3d65
0004cf 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(317): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004d0 0000                      .db "===Repeat the===",0
                                 
                                 strdance5:
0004d1 3d3d
0004d2 3d3d
0004d3 6573
0004d4 7571
0004d5 6e65
0004d6 6563
0004d7 3d3d
0004d8 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(320): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004d9 0000                      .db "====sequence====",0
                                 
                                 strdance_game1:
0004da 3d3d
0004db 3d3d
0004dc 3d3d
0004dd 3735
0004de 3d42
0004df 3d3d
0004e0 3d3d
0004e1 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(323): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004e2 0000                      .db "======57B=======",0
                                 
                                 game1answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(326): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004e3 0022                      .db $22 ;5
                                 game1answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(328): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004e4 0014                      .db $14 ;7
                                 game1answer3:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(330): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004e5 0082                      .db $82 ;B
                                 
                                 strdance_game2:
0004e6 3d3d
0004e7 3d3d
0004e8 303d
0004e9 3941
0004ea 3343
0004eb 3d44
0004ec 3d3d
0004ed 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(333): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004ee 0000                      .db "=====0A9C3D=====",0
                                 
                                 game2answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(336): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004ef 0028                      .db $28 ;0
                                 game2answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(338): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004f0 0081                      .db $81 ;A
                                 game2answer3:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(340): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004f1 0044                      .db $44 ;9
                                 game2answer4:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(342): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004f2 0084                      .db $84 ;C
                                 game2answer5:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(344): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004f3 0041                      .db $41 ;3
                                 game2answer6:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(346): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004f4 0088                      .db $88 ;D
                                 
                                 strdance_game3:
0004f5 3d3d
0004f6 393d
0004f7 3932
0004f8 4230
0004f9 4144
0004fa 3023
0004fb 3d34
0004fc 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(349): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004fd 0000                      .db "===9290BDA#04===",0
                                 
                                 game3answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(352): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004fe 0044                      .db $44 ;9
                                 game3answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(354): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004ff 0021                      .db $21 ;2
                                 game3answer3:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(356): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000500 0044                      .db $44 ;9
                                 game3answer4:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(358): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000501 0028                      .db $28 ;0
                                 game3answer5:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(360): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000502 0082                      .db $82 ;B
                                 game3answer6:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(362): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000503 0088                      .db $88 ;D
                                 game3answer7:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(364): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000504 0081                      .db $81 ;A
                                 game3answer8:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(366): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000505 0048                      .db $48 ;#
                                 game3answer9:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(368): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000506 0028                      .db $28 ;0
                                 game3answer10:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(370): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000507 0012                      .db $12 ;4
                                 
                                 strdance_:
000508 3d3d
000509 3d3d
00050a 3d3d
00050b 3d3d
00050c 3d3d
00050d 3d3d
00050e 3d3d
00050f 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(373): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000510 0000                      .db "================",0
                                 
                                 ; Credits
                                 strcred:
000511 4d20
000512 6461
000513 2065
000514 7962
000515 5420
000516 6f68
000517 616d
000518 2073
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(377): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000519 0000                      .db " Made by Thomas ",0
                                 
                                 strcred2:
00051a 2020
00051b 6120
00051c 646e
00051d 5220
00051e 6e65
00051f 6b75
000520 2061
000521 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(380): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000522 0000                      .db "   and Renuka   ",0
                                 .include "subroutines.asm"
                                 
                                  * subroutines.asm
                                  *
                                  *  Created: 30/04/2024 11:21:07
                                  *   Author: renuka
                                  */ 
                                 
                                 ; code from: tp05 puts02.asm
                                  LCD_putstring:
000523 95c8                      	lpm
000524 2000                      	tst		r0
000525 f021                      	breq	done
000526 2d20                      	mov		a0, r0
000527 dc27                      	rcall	LCD_putc
000528 9631                      	adiw	zl, 1
000529 cff9                      	rjmp	LCD_putstring
00052a 9508                      done:ret
                                 
                                 ; ===================================== celebration music ===========================================
                                 sound_celebrate:
                                 .include "printf.asm"
                                 
                                 ; purpose library, formatted output generation
                                 ; author (c) R.Holzer (adapted MICRO210/EE208 A.Schmid)
                                 
                                 ; === description ===
                                 ; 
                                 ; The program "printf" interprets and prints formatted strings.
                                 ; The special formatting characters regognized are:
                                 ;
                                 ; FDEC	decimal number
                                 ; FHEX	hexadecimal number
                                 ; FBIN	binary number
                                 ; FFRAC	fixed fraction number
                                 ; FCHAR	single ASCII character
                                 ; FSTR	zero-terminated ASCII string
                                 	
                                 ; The special formatting characters are distinguished from normal 
                                 ; ASCII characters by having bit7 set to 1.
                                 
                                 ; Signification of bit fields:
                                 ;
                                 ; b 	bytes		1..4 b bytes		2
                                 ; s 	sign		0(unsigned), 1(signed)	1
                                 ; i		integer digits	
                                 ; e 	base		2,,36			5
                                 ; dp 	dec. point	0..32			5
                                 ; $if	i=integer digits,  0=all digits,  1..15 digits 
                                 ;		f=fraction digits, 0=no fraction, 1..15 digits
                                 ;
                                 ; Formatting characters must be followed by an SRAM address (0..ff)
                                 ; FBIN,	sram
                                 ; FHEX,	sram
                                 ; FDEC,	sram
                                 ; FCHAR,sram
                                 ; FSTR,	sram
                                 ;
                                 ; The address 'sram' is a 1-byte constant. It addresses
                                 ; 	 0..1f	registers r0..r31, 
                                 ; 	20..3f	i/o ports, (need to be addressed with an offset of $20)
                                 ;	60..ff	SRAM registers (warning: extended i/o in AVR128)
                                 
                                 ; The FFRAC formatting character must be followed by 
                                 ;	ONE sram address and 
                                 ;	TWO more formatting characters
                                 ; FFRAC,sram,dp,$if
                                 
                                 ; dp	decimal point position, 0=right, 32=left
                                 ; $if	format i.f, i=integer digits, f=fraction digits
                                 
                                 ; The special formatting characters use the following coding
                                 ;
                                 ; FDEC	11bb'iiis	i=0 all digits, i=1-7 digits
                                 ; FBIN	101i'iiis	i=0 8 digits,	i=1-7 digits
                                 ; FHEX	1001'iiis	i=0 8 digits,	i=1-7 digits
                                 ; FFRAC	1000'1bbs
                                 ; FCHAR	1000'0100
                                 ; FSTR	1000'0101
                                 ; FREP	1000'0110
                                 ; FFUNC	1000'0111
                                 ;	1000'0010
                                 ;	1000'0011
                                 ; FESC	1000'0000
                                 
                                 ; examples
                                 ; formatting string			printing
                                 ; "a=",FDEC,a,0				1-byte variable a, unsigned decimal
                                 ; "a=",FDEC2,a,0			2-byte variable a (a1,a0), unsigend
                                 ; "a=",FDEC|FSIGN,a,0		1-byte variable 1, signed decimal
                                 ; "n=",FBIN,PIND+$20,0		i/o port, binary, notice offset of $20
                                 ; "f=",FFRAC4|FSIGN,a,16,$88,0	4-byte signed fixed-point fraction
                                 ;				dec.point at 16, 8 int.digits, 8 frac.digits	
                                 ; "f=",FFRAC2,a,16,$18,0		2-byte unsigned fixed-point fraction
                                 ;				dec.point at 16, 1 int.digits, 8 frac.digits	
                                 ; "a=",FDEC|FDIG5|FSIGN,a,0	1-byte variable, 5-digit, decimal, signed
                                 ; "a=",FDEC|FDIG5,a,0		1-byte variable, 5-digit, decimal, unsigned
                                 
                                 ; === registers modified ===
                                 ; e0,e1	used to transmit address of putc routine
                                 ; zh,zl	used as pointer to prog-memory
                                 
                                 ; === constants ==============================================
                                 
                                 .equ	FDEC	= 0b11000000	; 1-byte variable
                                 .equ	FDEC2	= 0b11010000	; 2-byte variable
                                 .equ	FDEC3	= 0b11100000	; 3-byte variable
                                 .equ	FDEC4	= 0b11110000	; 4-byte variable
                                 
                                 .equ	FBIN	= 0b10100000
                                 .equ	FHEX	= 0b10010100	; 1-byte variable
                                 .equ	FHEX2	= 0b10011000	; 2-byte variable
                                 .equ	FHEX3	= 0b10011100	; 3-byte variable
                                 .equ	FHEX4	= 0b10010000	; 4-byte variable
                                 
                                 .equ	FFRAC	= 0b10001000	; 1-byte variable
                                 .equ	FFRAC2	= 0b10001010	; 2-byte variable
                                 .equ	FFRAC3	= 0b10001100	; 3-byte variable
                                 .equ	FFRAC4	= 0b10001110	; 4-byte variable
                                 
                                 .equ	FCHAR	= 0b10000100
                                 .equ	FSTR	= 0b10000101
                                 
                                 .equ	FSIGN	= 0b00000001
                                 
                                 .equ	FDIG1	= 1<<1
                                 .equ	FDIG2	= 2<<1
                                 .equ	FDIG3	= 3<<1	
                                 .equ	FDIG4	= 4<<1
                                 .equ	FDIG5	= 5<<1
                                 .equ	FDIG6	= 6<<1
                                 .equ	FDIG7	= 7<<1
                                 
                                 ; ===macro ====================================================
                                 
                                 .macro	PRINTF			; putc function (UART, LCD...)
                                 	ldi	w, low(@0)		; address of "putc" in e1:d0
                                 	mov	e0,w
                                 	ldi	w,high(@0)
                                 	mov	e1,w
                                 	call	_printf
                                 	.endmacro
                                 
                                 ; mod	y,z
                                 
                                 
                                 ; === routines ================================================
                                 
                                 _printf:
00052b 91ff
00052c 91ef                      	POPZ			; z points to begin of "string"
00052d 0fee
00052e 1fff                      	MUL2Z			; multiply Z by two, (word ptr -> byte ptr)
00052f 93af
000530 93bf                      	PUSHX
                                 		
                                 _printf_read:
000531 95c8                      	lpm				; places prog_mem(Z) into r0 (=c)
000532 9631                      	adiw	zl,1	; increment pointer Z
000533 2000                      	tst	r0			; test for ZERO (=end of string)
000534 f021                      	breq	_printf_end	; char=0 indicates end of ascii string
000535 f04a                      	brmi	_printf_formatted ; bit7=1 indicates formatting character
000536 2d00                      	mov	w,r0
000537 d013                      	rcall	_putw	; display the character
000538 cff8                      	rjmp	_printf_read	; read next character in the string
                                 	
                                 _printf_end:
000539 9631                      	adiw	zl,1	; point to the next character
00053a 95f6
00053b 95e7                      	DIV2Z			; divide by 2 (byte ptr -> word ptr)
00053c 91bf
00053d 91af                      	POPX
00053e 9409                      	ijmp			; return to instruction after "string"
                                 
                                 _printf_formatted:
                                 
                                 ; FDEC	11bb'iiis
                                 ; FBIN	101i'iiis
                                 ; FHEX	1001'iiis
                                 ; FFRAC	1000'1bbs
                                 ; FCHAR	1000'0100
                                 ; FSTR	1000'0101
                                 
00053f fa00                      	bst	r0,0		; store sign in T
000540 2d00                      	mov	w,r0		; store formatting character in w
                                 
000541 95c8                      	lpm	
000542 2da0                      	mov	xl,r0		; load x-pointer with SRAM address
000543 27bb                      	clr	xh			; clear high-byte
000544 9631                       	adiw	zl,1	; increment pointer Z
                                 
                                 ;	JB1	w,6,_putdec
                                 ;	JB1	w,5,_putbin
                                 ;	JB1	w,4,_puthex
                                 ;	JB1	w,3,_putfrac
000545 3804
000546 f079                      	JK	w,FCHAR,_putchar
000547 3805
000548 f081                      	JK	w,FSTR ,_putstr
000549 c015                      	rjmp	_putnum
                                 	
00054a cfe6                      	rjmp	_printf_read	
                                 
                                 ; === putc (put character) ===============================
                                 ; in	w	character to put
                                 ;	e1,e0	address of output routine (UART, LCD putc)
                                 _putw:
00054b 932f
00054c 93ff
00054d 93ef                      	PUSH3	a0,zh,zl
00054e 2de4
00054f 2df5
000550 2f20                      	MOV3	a0,zh,zl, w,e1,e0
000551 9509                      	icall			; indirect call to "putc"
000552 91ef
000553 91ff
000554 912f                      	POP3	a0,zh,zl
000555 9508                      	ret
                                 
                                 ; === putchar (put character) ============================
                                 ; in	x	pointer to character to put
                                 _putchar:
000556 910c                      	ld	w,x
000557 dff3                      	rcall	_putw
000558 cfd8                      	rjmp	_printf_read
                                 	
                                 ; === putstr (put string) ================================
                                 ; in	x	pointer to ascii string
                                 ;	b3,b2	address of output routine (UART, LCD putc)
                                 _putstr:
000559 910d                      	ld	w,x+
00055a 2300                      	tst	w
00055b f409                      	brne	PC+2
00055c cfd4                      	rjmp	_printf_read
00055d dfed                      	rcall	_putw
00055e cffa                      	rjmp	_putstr
                                 
                                 ; === putnum (dec/bin/hex/frac) ===========================
                                 ; in	x	pointer to SRAM variable to print
                                 ; 	r0	formatting character
                                 	
                                 _putnum:
00055f 935f
000560 934f
000561 933f
000562 932f                      	PUSH4	a3,a2,a1,a0	; safeguard a
000563 939f
000564 938f
000565 937f
000566 936f                      	PUSH4	b3,b2,b1,b0	; safeguard b	
000567 912d
000568 913d
000569 914d
00056a 915d                      	LDX4	a3,a2,a1,a0	; load operand to print into a
                                 
                                 ; FDEC	11bb'iiis
                                 ; FBIN	101i'iiis
                                 ; FHEX	1001'iiis
                                 ; FRACT	1000'1bbs
                                 
00056b fd06
00056c c006                      	JB1	w,6,_putdec
00056d fd05
00056e c00f                      	JB1	w,5,_putbin
00056f fd04
000570 c010                      	JB1	w,4,_puthex
000571 fd03
000572 c019                      	JB1	w,3,_putfrac
                                 
                                 ; FDEC	11bb'iiis
                                 _putdec:
000573 e06a                      	ldi	b0,10		; b0 = base (10)
                                 
000574 2f70                      	mov	b1,w
000575 9576                      	lsr	b1
000576 7077                      	andi	b1,0b111	
000577 9572                      	swap	b1		; b1 = format 0iii'0000 (integer digits)
000578 e080                      	ldi	b2,0		; b2 = dec. point position = 0 (right)
                                 	
000579 2f90                      	mov	b3,w
00057a 9592                      	swap	b3
00057b 7093                      	andi	b3,0b11
00057c 9593                      	inc	b3			; b3 = number of bytes (1..4)
00057d c01a                      	rjmp	_getnum	; get number of digits (iii)
                                 
                                 ; FBIN	101i'iiis	addr
                                 _putbin:	
00057e e062                      	ldi	b0,2		; b0 = base (2)
00057f e094                      	ldi	b3,4		; b3 = number of bytes (4)	
000580 c003                      	rjmp	_getdig	; get number of digits (iii)
                                 
                                 ; FHEX	1001'iiis	addr
                                 _puthex:	
000581 e160                      	ldi	b0,16		; b0 = base (16)
000582 e094                      	ldi	b3,4		; b3 = number of bytes (4)
000583 c000                      	rjmp	_getdig
                                 
                                 _getdig:
000584 2f70                      	mov	b1,w
000585 9576                      	lsr	b1
000586 7077                      	andi	b1,0b111
000587 f409                      	brne	PC+2
000588 e078                      	ldi	b1,8		; if b1=0 then 8-digits
000589 9572                      	swap	b1		; b1 = format 0iii'0000 (integer digits)
00058a e080                      	ldi	b2, 0		; b2 = dec. point position = 0 (right)
00058b c00c                      	rjmp	_getnum
                                 
                                 ; FFRAC	1000'1bbs	addr	 00dd'dddd, 	iiii'ffff
                                 	
                                 _putfrac:
00058c e06a                      	ldi	b0,10		; base=10	
00058d 95c8                      	lpm
00058e 2d80                      	mov	b2,r0		; load dec.point position
00058f 9631                      	adiw	zl,1	; increment char pointer
000590 95c8                      	lpm
000591 2d70                      	mov	b1,r0		; load ii.ff format
000592 9631                      	adiw	zl,1	; increment char pointer
                                 	
000593 2f90                      	mov	b3,w
000594 9595                      	asr	b3
000595 7093                      	andi	b3,0b11
000596 9593                      	inc	b3			; b3 = number of bytes (1..4)
                                 
000597 c000                      	rjmp	_getnum
                                 
                                 _getnum:
                                 ; in 	a	4-byte variable
                                 ; 	b3	number of bytes (1..4)
                                 ;	T	sign, 0=unsigned, 1=signed
                                 
000598 3094
000599 f081                      	JK	b3,4,_printf_4b
00059a 3093
00059b f051                      	JK	b3,3,_printf_3b
00059c 3092
00059d f021                      	JK	b3,2,_printf_2b	
                                 	
                                 _printf_1b:			; sign extension
00059e 2733                      	clr	a1
00059f f416                      	brtc	PC+3	; T=1 sign extension
0005a0 fd27                      	sbrc	a0,7
0005a1 ef3f                      	ldi	a1,0xff
                                 _printf_2b:
0005a2 2744                      	clr	a2
0005a3 f416                      	brtc	PC+3	; T=1 sign extension	
0005a4 fd37                      	sbrc	a1,7
0005a5 ef4f                      	ldi	a2,0xff
                                 _printf_3b:	
0005a6 2755                      	clr	a3
0005a7 f416                      	brtc	PC+3	; T=1 sign extension
0005a8 fd47                      	sbrc	a2,7
0005a9 ef5f                      	ldi	a3,0xff
                                 _printf_4b:
                                 
0005aa d009                      	rcall	_ftoa		; float to ascii
0005ab 916f
0005ac 917f
0005ad 918f
0005ae 919f                      	POP4	b3,b2,b1,b0	; restore b
0005af 912f
0005b0 913f
0005b1 914f
0005b2 915f                      	POP4	a3,a2,a1,a0	; restore a
                                 	
0005b3 cf7d                      	rjmp	_printf_read
                                 
                                 ; ===============================================
                                 ; func	ftoa
                                 ; converts a fixed-point fractional number to an ascii string
                                 ; author (c) Raphael Holzer
                                 ;
                                 ; in	a3-a0	variable to print
                                 ;	b0	base, 2 to 36, but usually decimal (10)
                                 ;	b1	number of digits to print ii.ff
                                 ; 	b2	position of the decimal point (0=right, 32=left)
                                 ;	T	sign (T=0 unsiged, T=1 signed)
                                 
                                 _ftoa:
0005b4 92cf                      	push	d0
0005b5 92bf
0005b6 92af
0005b7 929f
0005b8 928f                      	PUSH4	c3,c2,c1,c0	; c = fraction part, a = integer part
0005b9 18bb
0005ba 24aa
0005bb 2499
0005bc 2488                      	CLR4	c3,c2,c1,c0	; clear fraction part
                                 
0005bd f486                      	brtc	_ftoa_plus	; if T=0 then unsigned
0005be 94e8                      	clt
0005bf 2355                      	tst	a3				; if MSb(a)=1 then a=-a
0005c0 f46a                      	brpl	_ftoa_plus
0005c1 9468                      	set					; T=1 (minus)
0005c2 2377                      	tst	b1
0005c3 f009                      	breq	PC+2		; if b1=0 the print ALL digits
0005c4 5170                      	subi	b1,0x10		; decrease int digits
0005c5 9550
0005c6 9540
0005c7 9530
0005c8 9520
0005c9 ef0f
0005ca 1b20
0005cb 0b30
0005cc 0b40
0005cd 0b50                      	NEG4	a3,a2,a1,a0	; negate a
                                 _ftoa_plus:	
0005ce 2388                      	tst	b2				; b0=0 (only integer part)
0005cf f051                      	breq	_ftoa_int	
                                 _ftoa_shift:	
0005d0 9555
0005d1 9547
0005d2 9537
0005d3 9527                      	ASR4	a3,a2,a1,a0	; a = integer part	
0005d4 94b7
0005d5 94a7
0005d6 9497
0005d7 9487                      	ROR4	c3,c2,c1,c0	; c = fraction part
0005d8 958a
0005d9 f7b1                      	DJNZ	b2,_ftoa_shift
                                 _ftoa_int:
0005da 937f                      	push	b1			; ii.ff (ii=int digits)
0005db 9572                      	swap	b1
0005dc 707f                      	andi	b1,0x0f
                                 	
0005dd e20e                      	ldi	w,'.'			; push decimal point
0005de 930f                      	push	w
                                 _ftoa_int1:
0005df d045                      	rcall	_div41		; int=int/10
0005e0 2d0c                      	mov	w,d0			; d=reminder
0005e1 d030                      	rcall	_hex2asc
0005e2 930f                      	push	w			; push rem(int/10)
0005e3 2700
0005e4 1720
0005e5 0730
0005e6 0740
0005e7 0750                      	TST4	a3,a2,a1,a0	; (int/10)=?
0005e8 f029                      	breq	_ftoa_space	; (int/10)=0 then finished
0005e9 2377                      	tst	b1
0005ea f3a1                      	breq	_ftoa_int1	; if b1=0 then print ALL int-digits
0005eb 957a
0005ec f791                      	DJNZ	b1,_ftoa_int1
0005ed c007                      	rjmp	_ftoa_sign
                                 _ftoa_space:
0005ee 2377                      	tst	b1				; if b1=0 then print ALL int-digits
0005ef f029                      	breq	_ftoa_sign
0005f0 957a                      	dec	b1
0005f1 f019                      	breq	_ftoa_sign
0005f2 e200                      	ldi	w,' '			; write spaces
0005f3 df57                      	rcall	_putw	
0005f4 cff9                      	rjmp	_ftoa_space
                                 _ftoa_sign:
0005f5 f416                      	brtc	PC+3		; if T=1 then write 'minus'
0005f6 e20d                      	ldi	w,'-'
0005f7 df53                      	rcall	_putw
                                 _ftoa_int3:
0005f8 910f                      	pop	w
0005f9 320e                      	cpi	w,'.'
0005fa f011                      	breq	PC+3
0005fb df4f                      	rcall	_putw
0005fc cffb                      	rjmp	_ftoa_int3
                                 
0005fd 917f                      	pop	b1				; ii.ff (ff=frac digits)
0005fe 707f                      	andi	b1,0x0f
0005ff 2377                      	tst	b1
000600 f059                      	breq	_ftoa_end
                                 _ftoa_point:	
000601 df49                      	rcall	_putw		; write decimal point
000602 2d28
000603 2d39
000604 2d4a
000605 2d5b                      	MOV4	a3,a2,a1,a0, c3,c2,c1,c0		
                                 _ftoa_frac:
000606 d011                      	rcall	_mul41		; d.frac=10*frac
000607 2d0c                      	mov	w,d0
000608 d009                      	rcall	_hex2asc
000609 df41                      	rcall	_putw
00060a 957a
00060b f7d1                      	DJNZ	b1,_ftoa_frac
                                 _ftoa_end:
00060c 908f
00060d 909f
00060e 90af
00060f 90bf                      	POP4	c3,c2,c1,c0
000610 90cf                      	pop	d0
000611 9508                      	ret
                                 
                                 ; === hexadecimal to ascii ===
                                 ; in	w
                                 _hex2asc:
000612 300a                      	cpi	w,10
000613 f410                      	brsh	PC+3
000614 5d00                      	addi	w,'0'
000615 9508                      	ret
000616 5a09                      	addi	w,('a'-10)
000617 9508                      	ret
                                 
                                 ; === multiply 4byte*1byte ===
                                 ; funct mul41
                                 ; multiplies a3-a0 (4-byte) by b0 (1-byte)
                                 ; author (c) Raphael Holzer, EPFL
                                 ; 
                                 ; in	a3..a0	multiplicand (argument to multiply)
                                 ;	b0	multiplier
                                 ; out	a3..a0	result
                                 ; 	d0	result MSB (byte 4)
                                 ;
000618 24cc                      _mul41:	clr	d0			; clear byte4 of result
000619 e200                      	ldi	w,32			; load bit counter
00061a 9488                      __m41:	clc				; clear carry
00061b fd20                      	sbrc	a0,0		; skip addition if LSB=0
00061c 0ec6                      	add	d0,b0			; add b to MSB of a
00061d 94c7
00061e 9557
00061f 9547
000620 9537
000621 9527                      	ROR5	d0,a3,a2,a1,a0	; shift-right c, LSB (of b) into carry
000622 950a
000623 f7b1                      	DJNZ	w,__m41		; Decrement and Jump if bit-count Not Zero
000624 9508                      	ret
                                 
                                 ; === divide 4byte/1byte ===
                                 ; func div41
                                 ; in	a0..a3 	divident (argument to divide)
                                 ;	b0 	divider
                                 ; out	a0..a3 	result 
                                 ;	d0	reminder
                                 ;
000625 24cc                      _div41:	clr	d0			; d will contain the remainder
000626 e200                      	ldi	w,32			; load bit counter
000627 1f22
000628 1f33
000629 1f44
00062a 1f55
00062b 1ccc                      __d41:	ROL5	d0,a3,a2,a1,a0	; shift carry into result c
00062c 1ac6                      	sub	d0, b0			; subtract b from remainder
00062d f408                      	brcc	PC+2	
00062e 0ec6                      	add	d0, b0			; restore if remainder became negative
00062f 950a
000630 f7b1                      	DJNZ	w,__d41		; Decrement and Jump if bit-count Not Zero
000631 1f22
000632 1f33
000633 1f44
000634 1f55                      	ROL4	a3,a2,a1,a0	; last shift (carry into result c)
000635 9550
000636 9540
000637 9530
000638 9520                      	COM4	a3,a2,a1,a0	; complement result
000639 9508                      	ret
                                 .include "songs.asm"
                                 
                                 
                                 .macro CELEBRATE_song
                                 ; 1e tonalit
                                 	ldi a0, do2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, so
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, do2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, mi2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, so2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, do3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, mi3
                                 	ldi b0, 170
                                 	call sound
                                 	ldi a0, do3
                                 	ldi b0, 170
                                 	call sound
                                 	WAIT_MS 50
                                 ; 2e tonalit
                                 	ldi a0, dom2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, som
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, dom2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, som3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, dom3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa3
                                 	ldi b0, 170
                                 	call sound
                                 	ldi a0, dom3
                                 	ldi b0, 170
                                 	call sound
                                 	WAIT_MS 50
                                 ; 3e tonalit
                                 	ldi a0, rem2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, lam
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, rem2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, so2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, lam2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, rem3
                                 	ldi b0, 170
                                 	call sound
                                 	ldi a0, fa3
                                 	ldi b0, 200
                                 	call sound
                                 .endmacro
                                 
                                 .macro LOSE_SONG
                                 	ldi a0, si2
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 60
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 90
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 90
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 90
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, mi3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, re3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, do3
                                 	ldi b0, 140
                                 	call sound
                                 	WAIT_MS 700
                                 
                                 	ldi a0, do3
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, mi2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, do3
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, som2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, som2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, fa2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 150
                                 	call sound
                                 .endmacro
                                 
                                 .macro MENU_SONG
                                 
                                     ; 1e part
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 	
                                     ldi a0, mi2
                                     ldi b0, 90
                                     call sound
                                     WAIT_MS 80 
                                 	
                                     ldi a0, do2
                                     ldi b0, 70
                                     call sound
                                     WAIT_MS 50 
                                 	
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 120
                                 	
                                     ldi a0, so2
                                     ldi b0, 90
                                     call sound
                                     WAIT_MS 350 
                                 	
                                     ldi a0, so
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 200 
                                 	
                                 	;2e part
                                     ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 200
                                 	
                                     ldi a0, so
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                     ldi a0, mi
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                     ldi a0, la
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                 	
                                     ldi a0, si
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                     ldi a0, la
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                 
                                     ldi a0, so
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 	
                                     ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 	
                                 	ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 20
                                 
                                 	ldi a0, la2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 80
                                 	
                                 	ldi a0, fa2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 	
                                 	ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 30
                                 
                                 	ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, re2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 300
                                 	
                                 	ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS	4
                                     
                                 	ldi a0, fam2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS	4
                                 
                                 	ldi a0, fa2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 4
                                 
                                 	ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 	
                                 	ldi a0, la
                                     ldi b0, 80
                                     call sound
                                     WAIT_MS 60
                                 	
                                 	ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                 	ldi a0, re2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, rem2
                                     ldi b0, 90
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, re2
                                     ldi b0, 90
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, do2
                                     ldi b0, 90
                                     call sound
                                     WAIT_MS 100
                                 	
                                 	ldi a0, do3
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 80
                                 
                                 	ldi a0, do3
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, do3
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 	
                                 .endmacro
                                 
                                 .macro CORRECT_SONG
                                 	WAIT_MS 500
                                 	ldi a0, dom3
                                 	ldi b0, 75
                                 	call sound
                                 	ldi a0, la2
                                 	ldi b0, 75
                                 	call sound
                                 	ldi a0, dom3
                                 	ldi b0,75
                                 	call sound
                                 	ldi a0, la2
                                 	call sound
                                 .endmacro
                                 
                                 .macro INCORRECT_SONG
                                 	WAIT_MS 500
                                 	ldi a0, do
                                 	ldi b0, 30
                                 	call sound
                                 	ldi a0, do
                                 	call sound
                                 .endmacro
                                 
                                 .macro VICTORY_SONG
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, lam2
                                 	ldi b0, 200
                                 	call sound
                                 	WAIT_MS 50
                                 	ldi a0, re3
                                 	ldi b0, 150
                                 	call sound
                                 	WAIT_MS 50
                                 	
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, lam2
                                 	ldi b0, 200
                                 	call sound
                                 	WAIT_MS 50
                                 	ldi a0, re3
                                 	ldi b0, 150
                                 	call sound
                                 	WAIT_MS 50
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, lam2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, la2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, la2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, so2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, so2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 150
                                 	call sound
                                 	WAIT_MS 50
                                 
                                 
                                 
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, la2
                                 	ldi b0, 200
                                 	call sound
                                 	WAIT_MS 50
                                 	ldi a0, do3
                                 	ldi b0, 150
                                 	call sound
                                 	WAIT_MS 50
                                 	
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, la2
                                 	ldi b0, 200
                                 	call sound
                                 	WAIT_MS 50
                                 	ldi a0, do3
                                 	ldi b0, 150
                                 	call sound
                                 	WAIT_MS 50
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, rem3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, rem3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, re3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, re3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, do3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, do3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, lam2
                                 	ldi b0, 150
                                 	call sound
                                 	WAIT_MS 50
                                 .endmacro
                                 
                                 .macro LOSER_SONG
                                 	ldi a0, rem
                                 	ldi b0, 250
                                 	call sound
                                 	ldi a0, re
                                 	ldi b0, 250
                                 	call sound
                                 	ldi a0, dom
                                 	ldi b0, 250
                                 	call sound
                                 	ldi a0, do
                                 	ldi b0, 255
                                 	call sound
                                 .include "sound.asm"
                                 
                                 ; purpose library, sound generation
                                 
                                 sound:
                                 ; in	a0	period of oscillation (in 10us)
                                 ; 	b0	duration of sound (in 2.5ms)
                                 
00063a 2f76                      	mov	b1,b0		; duration high byte = b
00063b 2766                      	clr	b0		; duration  low byte = 0
00063c 2733                      	clr	a1		; period high byte = a
00063d 2322                      	tst	a0
00063e f071                      	breq	sound_off	; if a0=0 then no sound	
                                 sound1:
00063f 2f02                      	mov	w,a0		
000640 d012                      	rcall	wait9us		; 9us
000641 0000                      	nop			; 0.25us
000642 950a                      	dec	w		; 0.25us
000643 f7e1                      	brne	PC-3		; 0.50us	total = 10us
000644 9b1a
000645 c002
000646 981a
000647 c001
000648 9a1a                      	INVP	PORTE,SPEAKER	; invert piezo output
000649 1b62                      	sub	b0,a0		; decrement duration low  byte
00064a 0b73                      	sbc	b1,a1		; decrement duration high byte
00064b f798                      	brcc	sound1		; continue if duration>0
00064c 9508                      	ret
                                 
                                 sound_off:
00064d e021                      	ldi	a0,1
00064e d004                      	rcall	wait9us
00064f 1b62                      	sub	b0,a0		; decrement duration low  byte
000650 0b73                      	sbc	b1,a1		; decrement duration high byte
000651 f7e0                      	brcc	PC-3		; continue if duration>0
000652 9508                      	ret
                                 
                                 ; === wait routines ===
                                 
000653 c000                      wait9us:rjmp	PC+1		; waiting 2 cycles
000654 c000                      	rjmp	PC+1		; waiting 2 cylces
000655 d000                      wait8us:rcall	wait4us		; recursive call with "falling through"
000656 d000                      wait4us:rcall	wait2us	
000657 0000                      wait2us:nop
000658 9508                      	ret		; rcall(4), nop(1), ret(3) = 8cycl. (=2us)
                                 
                                 ; === calculation of the musical scale ===
                                  
                                 ; period (10us)	= 100'000/freq(Hz)
                                 .equ	do	= 100000/517	; (517 Hz)
                                 .equ	dom	= do*944/1000	; do major
                                 .equ	re	= do*891/1000
                                 .equ	rem	= do*841/1000	; re major
                                 .equ	mi	= do*794/1000
                                 .equ	fa	= do*749/1000
                                 .equ	fam	= do*707/1000	; fa major
                                 .equ	so	= do*667/1000
                                 .equ	som	= do*630/1000	; so major
                                 .equ	la	= do*595/1000
                                 .equ	lam	= do*561/1000	; la major
                                 .equ	si	= do*530/1000
                                 
                                 .equ	do2	= do/2
                                 .equ	dom2	= dom/2
                                 .equ	re2	= re/2
                                 .equ	rem2	= rem/2
                                 .equ	mi2	= mi/2
                                 .equ	fa2	= fa/2
                                 .equ	fam2	= fam/2
                                 .equ	so2	= so/2
                                 .equ	som2	= som/2
                                 .equ	la2	= la/2
                                 .equ	lam2	= lam/2
                                 .equ	si2	= si/2
                                 
                                 .equ	do3	= do/4
                                 .equ	dom3	= dom/4
                                 .equ	re3	= re/4
                                 .equ	rem3	= rem/4
                                 .equ	mi3	= mi/4
                                 .equ	fa3	= fa/4
                                 .equ	fam3	= fam/4
                                 .equ	so3	= so/4
                                 .equ	som3	= som/4
                                 .equ	la3	= la/4
                                 .equ	lam3	= lam/4
                                 .equ	si3	= si/4	
                                 .include "wire1.asm"		; include Dallas 1-wire(R) routines
                                 
                                 ; purpose Dallas 1-wire(R) interface library
                                 
                                 ; === definitions ===
                                 .equ	DQ_port	= PORTB
                                 .equ	DQ_pin	= DQ
                                 
                                 .equ	DS18B20		= 0x28
                                 
                                 .equ	readROM		= 0x33
                                 .equ	matchROM	= 0x55
                                 .equ	skipROM		= 0xcc
                                 .equ	searchROM	= 0xf0
                                 .equ	alarmSearch	= 0xec
                                 
                                 .equ	writeScratchpad	= 0x4e
                                 .equ	readScratchpad	= 0xbe
                                 .equ	copyScratchpad	= 0x48
                                 .equ	convertT	= 0x44
                                 .equ	recallE2	= 0xb8
                                 .equ	readPowerSupply	= 0xb4
                                 
                                 ; === routines ===
                                 
                                 .macro	WIRE1	; t0,t1,t2
                                 	sbi	DQ_port-1,DQ_pin	; pull DQ low (DDR=1 output)
                                 	ldi	w,(@0+1)/2	
                                 	rcall	wire1_wait		; wait low time (t0)
                                 	cbi	DQ_port-1,DQ_pin	; release DQ (DDR=0 input)
                                 	ldi	w,(@1+1)/2	
                                 	rcall	wire1_wait		; wait high time (t1)
                                 	in	w,DQ_port-2			; sample line (PINx=PORTx-2)
                                 	bst	w,DQ_pin			; store result in T
                                 	ldi	w,(@2+1)/2	
                                 	rcall	wire1_wait		; wait separation time (t2)
                                 	ret
                                 	.endmacro	
                                 
                                 wire1_wait:
000659 950a                      	dec	w					; loop time 2usec
00065a 0000                      	nop
00065b 0000                      	nop
00065c 0000                      	nop
00065d 0000                      	nop
00065e 0000                      	nop
00065f f7c9                      	brne	wire1_wait
000660 9508                      	ret
                                 
                                 wire1_init:
000661 98c5                      	cbi	DQ_port,  DQ_pin	; PORT=0 low (for pull-down)
000662 98bd                      	cbi	DQ_port-1,DQ_pin	; DDR=0 (input hi Z)
000663 9508                      	ret
                                 	
000664 9abd
000665 ef00
000666 dff2
000667 98bd
000668 e203
000669 dfef
00066a b306
00066b fb05
00066c ec0d
00066d dfeb
00066e 9508                      wire1_reset:	WIRE1	480,70,410
00066f 9abd
000670 e10c
000671 dfe7
000672 98bd
000673 e002
000674 dfe4
000675 b306
000676 fb05
000677 e001
000678 dfe0
000679 9508                      wire1_write0:	WIRE1	56,4,1
00067a 9abd
00067b e001
00067c dfdc
00067d 98bd
00067e e10e
00067f dfd9
000680 b306
000681 fb05
000682 e001
000683 dfd5
000684 9508                      wire1_write1:	WIRE1	1,59,1
000685 9abd
000686 e001
000687 dfd1
000688 98bd
000689 e007
00068a dfce
00068b b306
00068c fb05
00068d e107
00068e dfca
00068f 9508                      wire1_read1:	WIRE1	1,14,45
                                 	
                                 wire1_write:
000690 933f                      	push	a1
000691 e038                      	ldi	a1,8
000692 9527                      	ror	a0
                                 
000693 f410                      	brcc	PC+3				; if C=1 then wire1, else wire0
000694 dfe5                      	rcall	wire1_write1
000695 c001                      	rjmp	PC+2
000696 dfd8                      	rcall	wire1_write0
                                 
000697 953a
000698 f7c9                      	DJNZ	a1,wire1_write+2	; dec and jump if not zero
000699 913f                      	pop	a1	
00069a 9508                      	ret
                                 
                                 wire1_read:
00069b 933f                      	push	a1
00069c e038                      	ldi	a1,8
00069d 9527                      	ror	a0
00069e dfe6                      	rcall	wire1_read1			; returns result in T
00069f f927                      	bld	a0,7					; move T to MSb
0006a0 953a
0006a1 f7d9                      	DJNZ	a1,wire1_read+2		; dec and jump if not zero
0006a2 913f                      	pop	a1	
0006a3 9508                      	ret
                                 	
                                 wire1_crc:
0006a4 e109                      	ldi	w,0b00011001
0006a5 e048                      	ldi	a2,8
0006a6 9527                      crc1:	ror	a0
0006a7 f408                      	brcc	PC+2
0006a8 2730                      	eor	a1,w
0006a9 fb30                      	bst	a1,0
0006aa 9537                      	ror	a1
0006ab f937                      	bld	a1,7
0006ac 954a
0006ad f7c1                      	DJNZ	a2,crc1
                                 .include "wire1_temp2.asm"
0006ae 9508                      
                                 ; purpose Dallas 1-wire(R) temperature sensor interfacing: temperature
                                 ; module: M5, input port: PORTB
                                 
                                 ; === initialization (reset) ===
                                 reset_wire:		
0006af dfb1                      	rcall	wire1_init		; initialize 1-wire(R) interface
0006b0 e000
0006b1 bf02                      	OUTI TCNT0, 0x00
0006b2 e001
0006b3 bf07                      	OUTI TIMSK, (1<<TOIE0)  ; timer0 overflow interrupt enable
0006b4 e008
0006b5 bf00                      	OUTI ASSR, (1<<AS0)
0006b6 e007
0006b7 bf03                      	OUTI TCCR0, 7
                                 	
0006b8 9478                      	sei
0006b9 e001
0006ba 2eb0                      	_LDI c3, 1
0006bb c000                      	rjmp	main_wire
                                 
                                 ; === main program ===
                                 main_wire:
0006bc dfa7                      	rcall	wire1_reset			; send a reset pulse
0006bd ec2c
0006be 940e 0690                 	CA	wire1_write, skipROM	; skip ROM identification
0006c0 e424
0006c1 940e 0690                 	CA	wire1_write, convertT	; initiate temp conversion
0006c3 ee0e
0006c4 2e30
0006c5 e003
0006c6 930f
0006c7 923f
0006c8 e300
0006c9 2e30
0006ca e006
0006cb 943a
0006cc f7f1
0006cd 943a
0006ce 950a
0006cf f7d9
0006d0 903f
0006d1 910f
0006d2 943a
0006d3 f791
0006d4 950a
0006d5 f781                      	WAIT_MS	750					; wait 750 msec
                                 	
0006d6 da86                      	rcall	lcd_home			; place cursor to home position
0006d7 df8c                      	rcall	wire1_reset			; send a reset pulse
0006d8 ec2c
0006d9 940e 0690                 	CA	wire1_write, skipROM
0006db eb2e
0006dc 940e 0690                 	CA	wire1_write, readScratchpad	
0006de dfbc                      	rcall	wire1_read			; read temperature LSB
0006df 2e82                      	mov	c0,a0
0006e0 dfba                      	rcall	wire1_read			; read temperature MSB
0006e1 2f72                      	mov	b1,a0
0006e2 2d68                      	mov	b0,c0
                                 	
0006e3 940e 015b                 	call LCD_clear
0006e5 e420
0006e6 940e 017d                 	CA lcd_pos, $40
0006e8 e40f
0006e9 2e40
0006ea e001
0006eb 2e50
0006ec 940e 052b                 	PRINTF	LCD
0006ee 6574
0006ef 706d
0006f0 3d31
0006f1 168b
0006f2 4204
0006f3 2043
0006f4 000d                      .db	"temp1=",FFRAC2+FSIGN,b,4,$42,"C ",CR,0
0006f5 e000
0006f6 16b0                      	_CPI c3, 0
0006f7 f021                      	breq out_test
0006f8 2ec6                      	mov d0, b0
0006f9 2ed7                      	mov d1, b1
0006fa e000
0006fb 2eb0                      	_LDI c3,0
                                 out_test:
0006fc e020
0006fd 940e 017d                 	CA lcd_pos, $0
0006ff e40f
000700 2e40
000701 e001
000702 2e50
000703 940e 052b                 	PRINTF	LCD
000705 6574
000706 706d
000707 3d30
000708 0c8b
000709 4204
00070a 2043
00070b 000d                      .db	"temp0=",FFRAC2+FSIGN,d,4,$42,"C ",CR,0
00070c b683                      	in c0, TCCR0 
00070d fc80                      	sbrc c0, 0
00070e 940c 06bc                 	jmp main_wire
000710 9508                      	ret
                                 
                                 
                                 reset:
000711 ef0f
000712 bf0d
000713 e100
000714 bf0e                      	LDSP	RAMEND	
000715 da5b                      	rcall LCD_init
000716 ef0f                      	ldi r16, 0xff
000717 bb07                      	out DDRB, r16
000718 e000                      	ldi r16, 0x00
000719 bb01                      	out DDRD, r16
00071a 9a12                      	sbi		DDRE,SPEAKER	; enable sound
00071b 940c 071d                 	jmp main
                                 
                                 main:
00071d 940e 015b                 	call	LCD_clear
00071f 940e 0171
000721 e3e0
000722 e0f3
000723 940e 0523
000725 e4e2
000726 e0f3
000727 e420
000728 940e 017d
00072a 940e 0523                 	DISPLAY2 str0, str1
00072c e42c
00072d e46b
00072e 940e 063a
000730 e30c
000731 2e30
000732 e001
000733 930f
000734 923f
000735 e300
000736 2e30
000737 e006
000738 943a
000739 f7f1
00073a 943a
00073b 950a
00073c f7d9
00073d 903f
00073e 910f
00073f 943a
000740 f791
000741 950a
000742 f781
000743 e42c
000744 e46b
000745 940e 063a
000747 e906
000748 2e30
000749 e001
00074a 930f
00074b 923f
00074c e300
00074d 2e30
00074e e006
00074f 943a
000750 f7f1
000751 943a
000752 950a
000753 f7d9
000754 903f
000755 910f
000756 943a
000757 f791
000758 950a
000759 f781
00075a e42c
00075b e56a
00075c 940e 063a
00075e e500
00075f 2e30
000760 e001
000761 930f
000762 923f
000763 e300
000764 2e30
000765 e006
000766 943a
000767 f7f1
000768 943a
000769 950a
00076a f7d9
00076b 903f
00076c 910f
00076d 943a
00076e f791
00076f 950a
000770 f781
000771 e620
000772 e466
000773 940e 063a
000775 e302
000776 2e30
000777 e001
000778 930f
000779 923f
00077a e300
00077b 2e30
00077c e006
00077d 943a
00077e f7f1
00077f 943a
000780 950a
000781 f7d9
000782 903f
000783 910f
000784 943a
000785 f791
000786 950a
000787 f781
000788 e42c
000789 e46b
00078a 940e 063a
00078c e708
00078d 2e30
00078e e001
00078f 930f
000790 923f
000791 e300
000792 2e30
000793 e006
000794 943a
000795 f7f1
000796 943a
000797 950a
000798 f7d9
000799 903f
00079a 910f
00079b 943a
00079c f791
00079d 950a
00079e f781
00079f e420
0007a0 e56a
0007a1 940e 063a
0007a3 e50e
0007a4 2e30
0007a5 e002
0007a6 930f
0007a7 923f
0007a8 e300
0007a9 2e30
0007aa e006
0007ab 943a
0007ac f7f1
0007ad 943a
0007ae 950a
0007af f7d9
0007b0 903f
0007b1 910f
0007b2 943a
0007b3 f791
0007b4 950a
0007b5 f781
0007b6 e820
0007b7 e46b
0007b8 940e 063a
0007ba ec08
0007bb 2e30
0007bc e001
0007bd 930f
0007be 923f
0007bf e300
0007c0 2e30
0007c1 e006
0007c2 943a
0007c3 f7f1
0007c4 943a
0007c5 950a
0007c6 f7d9
0007c7 903f
0007c8 910f
0007c9 943a
0007ca f791
0007cb 950a
0007cc f781
0007cd e620
0007ce e46b
0007cf 940e 063a
0007d1 ec08
0007d2 2e30
0007d3 e001
0007d4 930f
0007d5 923f
0007d6 e300
0007d7 2e30
0007d8 e006
0007d9 943a
0007da f7f1
0007db 943a
0007dc 950a
0007dd f7d9
0007de 903f
0007df 910f
0007e0 943a
0007e1 f791
0007e2 950a
0007e3 f781
0007e4 e820
0007e5 e46b
0007e6 940e 063a
0007e8 e604
0007e9 2e30
0007ea e001
0007eb 930f
0007ec 923f
0007ed e300
0007ee 2e30
0007ef e006
0007f0 943a
0007f1 f7f1
0007f2 943a
0007f3 950a
0007f4 f7d9
0007f5 903f
0007f6 910f
0007f7 943a
0007f8 f791
0007f9 950a
0007fa f781
0007fb e929
0007fc e46b
0007fd 940e 063a
0007ff e604
000800 2e30
000801 e001
000802 930f
000803 923f
000804 e300
000805 2e30
000806 e006
000807 943a
000808 f7f1
000809 943a
00080a 950a
00080b f7d9
00080c 903f
00080d 910f
00080e 943a
00080f f791
000810 950a
000811 f781
000812 e722
000813 e46b
000814 940e 063a
000816 e30c
000817 2e30
000818 e001
000819 930f
00081a 923f
00081b e300
00081c 2e30
00081d e006
00081e 943a
00081f f7f1
000820 943a
000821 950a
000822 f7d9
000823 903f
000824 910f
000825 943a
000826 f791
000827 950a
000828 f781
000829 e626
00082a e46b
00082b 940e 063a
00082d e30c
00082e 2e30
00082f e001
000830 930f
000831 923f
000832 e300
000833 2e30
000834 e006
000835 943a
000836 f7f1
000837 943a
000838 950a
000839 f7d9
00083a 903f
00083b 910f
00083c 943a
00083d f791
00083e 950a
00083f f781
000840 e722
000841 e46b
000842 940e 063a
000844 e30c
000845 2e30
000846 e001
000847 930f
000848 923f
000849 e300
00084a 2e30
00084b e006
00084c 943a
00084d f7f1
00084e 943a
00084f 950a
000850 f7d9
000851 903f
000852 910f
000853 943a
000854 f791
000855 950a
000856 f781
000857 e820
000858 e46b
000859 940e 063a
00085b e302
00085c 2e30
00085d e001
00085e 930f
00085f 923f
000860 e300
000861 2e30
000862 e006
000863 943a
000864 f7f1
000865 943a
000866 950a
000867 f7d9
000868 903f
000869 910f
00086a 943a
00086b f791
00086c 950a
00086d f781
00086e e620
00086f e46b
000870 940e 063a
000872 e302
000873 2e30
000874 e001
000875 930f
000876 923f
000877 e300
000878 2e30
000879 e006
00087a 943a
00087b f7f1
00087c 943a
00087d 950a
00087e f7d9
00087f 903f
000880 910f
000881 943a
000882 f791
000883 950a
000884 f781
000885 e42c
000886 e46b
000887 940e 063a
000889 e302
00088a 2e30
00088b e001
00088c 930f
00088d 923f
00088e e300
00088f 2e30
000890 e006
000891 943a
000892 f7f1
000893 943a
000894 950a
000895 f7d9
000896 903f
000897 910f
000898 943a
000899 f791
00089a 950a
00089b f781
00089c e420
00089d e46b
00089e 940e 063a
0008a0 e104
0008a1 2e30
0008a2 e001
0008a3 930f
0008a4 923f
0008a5 e300
0008a6 2e30
0008a7 e006
0008a8 943a
0008a9 f7f1
0008aa 943a
0008ab 950a
0008ac f7d9
0008ad 903f
0008ae 910f
0008af 943a
0008b0 f791
0008b1 950a
0008b2 f781
0008b3 e329
0008b4 e46b
0008b5 940e 063a
0008b7 e500
0008b8 2e30
0008b9 e001
0008ba 930f
0008bb 923f
0008bc e300
0008bd 2e30
0008be e006
0008bf 943a
0008c0 f7f1
0008c1 943a
0008c2 950a
0008c3 f7d9
0008c4 903f
0008c5 910f
0008c6 943a
0008c7 f791
0008c8 950a
0008c9 f781
0008ca e428
0008cb e46b
0008cc 940e 063a
0008ce e302
0008cf 2e30
0008d0 e001
0008d1 930f
0008d2 923f
0008d3 e300
0008d4 2e30
0008d5 e006
0008d6 943a
0008d7 f7f1
0008d8 943a
0008d9 950a
0008da f7d9
0008db 903f
0008dc 910f
0008dd 943a
0008de f791
0008df 950a
0008e0 f781
0008e1 e420
0008e2 e46b
0008e3 940e 063a
0008e5 e10e
0008e6 2e30
0008e7 e001
0008e8 930f
0008e9 923f
0008ea e300
0008eb 2e30
0008ec e006
0008ed 943a
0008ee f7f1
0008ef 943a
0008f0 950a
0008f1 f7d9
0008f2 903f
0008f3 910f
0008f4 943a
0008f5 f791
0008f6 950a
0008f7 f781
0008f8 e42c
0008f9 e46b
0008fa 940e 063a
0008fc e906
0008fd 2e30
0008fe e001
0008ff 930f
000900 923f
000901 e300
000902 2e30
000903 e006
000904 943a
000905 f7f1
000906 943a
000907 950a
000908 f7d9
000909 903f
00090a 910f
00090b 943a
00090c f791
00090d 950a
00090e f781
00090f e525
000910 e46b
000911 940e 063a
000913 e20c
000914 2e30
000915 e002
000916 930f
000917 923f
000918 e300
000919 2e30
00091a e006
00091b 943a
00091c f7f1
00091d 943a
00091e 950a
00091f f7d9
000920 903f
000921 910f
000922 943a
000923 f791
000924 950a
000925 f781
000926 e420
000927 e46b
000928 940e 063a
00092a e004
00092b 2e30
00092c e001
00092d 930f
00092e 923f
00092f e300
000930 2e30
000931 e006
000932 943a
000933 f7f1
000934 943a
000935 950a
000936 f7d9
000937 903f
000938 910f
000939 943a
00093a f791
00093b 950a
00093c f781
00093d e424
00093e e46b
00093f 940e 063a
000941 e004
000942 2e30
000943 e001
000944 930f
000945 923f
000946 e300
000947 2e30
000948 e006
000949 943a
00094a f7f1
00094b 943a
00094c 950a
00094d f7d9
00094e 903f
00094f 910f
000950 943a
000951 f791
000952 950a
000953 f781
000954 e428
000955 e46b
000956 940e 063a
000958 e004
000959 2e30
00095a e001
00095b 930f
00095c 923f
00095d e300
00095e 2e30
00095f e006
000960 943a
000961 f7f1
000962 943a
000963 950a
000964 f7d9
000965 903f
000966 910f
000967 943a
000968 f791
000969 950a
00096a f781
00096b e42c
00096c e46b
00096d 940e 063a
00096f e906
000970 2e30
000971 e001
000972 930f
000973 923f
000974 e300
000975 2e30
000976 e006
000977 943a
000978 f7f1
000979 943a
00097a 950a
00097b f7d9
00097c 903f
00097d 910f
00097e 943a
00097f f791
000980 950a
000981 f781
000982 e722
000983 e560
000984 940e 063a
000986 e30c
000987 2e30
000988 e001
000989 930f
00098a 923f
00098b e300
00098c 2e30
00098d e006
00098e 943a
00098f f7f1
000990 943a
000991 950a
000992 f7d9
000993 903f
000994 910f
000995 943a
000996 f791
000997 950a
000998 f781
000999 e620
00099a e46b
00099b 940e 063a
00099d e30c
00099e 2e30
00099f e001
0009a0 930f
0009a1 923f
0009a2 e300
0009a3 2e30
0009a4 e006
0009a5 943a
0009a6 f7f1
0009a7 943a
0009a8 950a
0009a9 f7d9
0009aa 903f
0009ab 910f
0009ac 943a
0009ad f791
0009ae 950a
0009af f781
0009b0 e525
0009b1 e46b
0009b2 940e 063a
0009b4 e906
0009b5 2e30
0009b6 e001
0009b7 930f
0009b8 923f
0009b9 e300
0009ba 2e30
0009bb e006
0009bc 943a
0009bd f7f1
0009be 943a
0009bf 950a
0009c0 f7d9
0009c1 903f
0009c2 910f
0009c3 943a
0009c4 f791
0009c5 950a
0009c6 f781
0009c7 e521
0009c8 e56a
0009c9 940e 063a
0009cb e906
0009cc 2e30
0009cd e001
0009ce 930f
0009cf 923f
0009d0 e300
0009d1 2e30
0009d2 e006
0009d3 943a
0009d4 f7f1
0009d5 943a
0009d6 950a
0009d7 f7d9
0009d8 903f
0009d9 910f
0009da 943a
0009db f791
0009dc 950a
0009dd f781
0009de e525
0009df e56a
0009e0 940e 063a
0009e2 e906
0009e3 2e30
0009e4 e001
0009e5 930f
0009e6 923f
0009e7 e300
0009e8 2e30
0009e9 e006
0009ea 943a
0009eb f7f1
0009ec 943a
0009ed 950a
0009ee f7d9
0009ef 903f
0009f0 910f
0009f1 943a
0009f2 f791
0009f3 950a
0009f4 f781
0009f5 e620
0009f6 e56a
0009f7 940e 063a
0009f9 e604
0009fa 2e30
0009fb e001
0009fc 930f
0009fd 923f
0009fe e300
0009ff 2e30
000a00 e006
000a01 943a
000a02 f7f1
000a03 943a
000a04 950a
000a05 f7d9
000a06 903f
000a07 910f
000a08 943a
000a09 f791
000a0a 950a
000a0b f781
000a0c e320
000a0d e46b
000a0e 940e 063a
000a10 e500
000a11 2e30
000a12 e001
000a13 930f
000a14 923f
000a15 e300
000a16 2e30
000a17 e006
000a18 943a
000a19 f7f1
000a1a 943a
000a1b 950a
000a1c f7d9
000a1d 903f
000a1e 910f
000a1f 943a
000a20 f791
000a21 950a
000a22 f781
000a23 e320
000a24 e46b
000a25 940e 063a
000a27 e302
000a28 2e30
000a29 e001
000a2a 930f
000a2b 923f
000a2c e300
000a2d 2e30
000a2e e006
000a2f 943a
000a30 f7f1
000a31 943a
000a32 950a
000a33 f7d9
000a34 903f
000a35 910f
000a36 943a
000a37 f791
000a38 950a
000a39 f781
000a3a e320
000a3b e46b
000a3c 940e 063a
000a3e e302
000a3f 2e30
000a40 e001
000a41 930f
000a42 923f
000a43 e300
000a44 2e30
000a45 e006
000a46 943a
000a47 f7f1
000a48 943a
000a49 950a
000a4a f7d9
000a4b 903f
000a4c 910f
000a4d 943a
000a4e f791
000a4f 950a
000a50 f781                      	MENU_SONG
                                 	
                                 
                                 
                                 main_loop:
000a51 d011                      	rcall start
000a52 fd61
000a53 940e 0a7c                 	CB1 b0,1, safe
000a55 fd60
000a56 940e 0e72                 	CB1 b0,0, games
000a58 fd60
000a59 940e 0ea7                 	CB1 b0,0, trivia
000a5b fd61
000a5c 940e 198b                 	CB1 b0,1, lava
000a5e fd62
000a5f 940e 1e32                 	CB1 b0,2, dance
                                 
000a61 940c 0a51                 	jmp main_loop
                                 
                                 start:
000a63 940e 0171
000a65 e5e4
000a66 e0f3
000a67 940e 0523
000a69 e6e2
000a6a e0f3
000a6b e420
000a6c 940e 017d
000a6e 940e 0523                 	DISPLAY2 str2, str3
000a70 940e 0113                 	call reset_kpd
000a72 940e 259f                 	call check_reset
000a74 2f62                      	mov b0, a0
000a75 3861                      	cpi b0, 0x81
000a76 f011                      	breq PC+3
000a77 3862                      	cpi b0, 0x82
000a78 f409                      	brne PC+2
000a79 9508                      	ret
000a7a 940c 0a51                 	jmp main_loop
                                 
                                 safe:
000a7c 940e 0171
000a7e efe2
000a7f e0f4
000a80 940e 0523                 	DISPLAY1 str6
000a82 e000
000a83 2e90                      	_LDI c1, 0
000a84 e420
000a85 940e 017d                 	CA LCD_pos, $40
000a87 e40f
000a88 2e40
000a89 e001
000a8a 2e50
000a8b 940e 052b                 	PRINTF LCD
000a8d 2020
000a8e 2020
000a8f 2020
000a90 2a2a
000a91 2a2a
000a92 2020
000a93 2020
000a94 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(166): warning: .cseg .db misalignment - padding zero byte
000a95 0000                      .db	"      ****      ",0
000a96 940e 0113                 	call reset_kpd
000a98 940e 259f                 	call check_reset
000a9a 94e8
000a9b e2ee
000a9c e0f4
000a9d 95c8
000a9e 1520
000a9f f409
000aa0 9468                      	COMPARE clue1answer, a0
000aa1 f40e                      	brtc PC+2
000aa2 9493                      	inc c1
000aa3 e420
000aa4 940e 017d                 	CA LCD_pos, $40
000aa6 e40f
000aa7 2e40
000aa8 e001
000aa9 2e50
000aaa 940e 052b                 	PRINTF LCD
000aac 2020
000aad 2020
000aae 2020
000aaf 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(174): warning: .cseg .db misalignment - padding zero byte
000ab0 0000                      .db	"      ",FSTR,b,0
000ab1 e427
000ab2 940e 017d                 	CA LCD_pos, $47 
000ab4 940e 0113                 	call reset_kpd
000ab6 940e 259f                 	call check_reset
000ab8 94e8
000ab9 e5e4
000aba e0f4
000abb 95c8
000abc 1520
000abd f409
000abe 9468                      	COMPARE clue2answer, a0
000abf f40e                      	brtc PC+2
000ac0 9493                      	inc c1
000ac1 e40f
000ac2 2e40
000ac3 e001
000ac4 2e50
000ac5 940e 052b                 	PRINTF LCD
000ac7 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(182): warning: .cseg .db misalignment - padding zero byte
000ac8 0000                      .db	FSTR,b,0
000ac9 e428
000aca 940e 017d                 	CA LCD_pos, $48
000acc 940e 0113                 	call reset_kpd
000ace 940e 259f                 	call check_reset
000ad0 94e8
000ad1 e7ea
000ad2 e0f4
000ad3 95c8
000ad4 1520
000ad5 f409
000ad6 9468                      	COMPARE clue3answer1, a0
000ad7 f40e                      	brtc PC+2
000ad8 9493                      	inc c1
000ad9 e40f
000ada 2e40
000adb e001
000adc 2e50
000add 940e 052b                 	PRINTF LCD
000adf 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(190): warning: .cseg .db misalignment - padding zero byte
000ae0 0000                      .db	FSTR,b,0
000ae1 e429
000ae2 940e 017d                 	CA LCD_pos, $49
000ae4 940e 0113                 	call reset_kpd
000ae6 940e 259f                 	call check_reset
000ae8 94e8
000ae9 e7ec
000aea e0f4
000aeb 95c8
000aec 1520
000aed f409
000aee 9468                      	COMPARE clue3answer2, a0
000aef f40e                      	brtc PC+2
000af0 9493                      	inc c1
000af1 e40f
000af2 2e40
000af3 e001
000af4 2e50
000af5 940e 052b                 	PRINTF LCD
000af7 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(198): warning: .cseg .db misalignment - padding zero byte
000af8 0000                      .db	FSTR,b,0
000af9 ee08
000afa 2e30
000afb e004
000afc 930f
000afd 923f
000afe e300
000aff 2e30
000b00 e006
000b01 943a
000b02 f7f1
000b03 943a
000b04 950a
000b05 f7d9
000b06 903f
000b07 910f
000b08 943a
000b09 f791
000b0a 950a
000b0b f781                      	WAIT_MS 1000
000b0c e004
000b0d 1690                      	_CPI c1, 4
000b0e f0f9                      	breq correctpass
                                 incorrectpass:
000b0f 940e 0171
000b11 e1e4
000b12 e0f5
000b13 940e 0523
000b15 e2e6
000b16 e0f5
000b17 e420
000b18 940e 017d
000b1a 940e 0523                 	DISPLAY2 strpassincorr, strpassincorrbis
000b1c ea22
000b1d ef6a
000b1e 940e 063a
000b20 ea2b
000b21 ef6a
000b22 940e 063a
000b24 eb26
000b25 ef6a
000b26 940e 063a
000b28 ec21
000b29 ef6f
000b2a 940e 063a                 	LOSER_SONG
000b2c 940c 0a51                 	jmp main_loop
                                 correctpass:
000b2e 940e 0171
000b30 e0e2
000b31 e0f5
000b32 940e 0523                 	DISPLAY1 strpasscorr
000b34 e428
000b35 e461
000b36 940e 063a
000b38 e004
000b39 2e30
000b3a e001
000b3b 930f
000b3c 923f
000b3d e300
000b3e 2e30
000b3f e006
000b40 943a
000b41 f7f1
000b42 943a
000b43 950a
000b44 f7d9
000b45 903f
000b46 910f
000b47 943a
000b48 f791
000b49 950a
000b4a f781
000b4b e428
000b4c e461
000b4d 940e 063a
000b4f e004
000b50 2e30
000b51 e001
000b52 930f
000b53 923f
000b54 e300
000b55 2e30
000b56 e006
000b57 943a
000b58 f7f1
000b59 943a
000b5a 950a
000b5b f7d9
000b5c 903f
000b5d 910f
000b5e 943a
000b5f f791
000b60 950a
000b61 f781
000b62 e428
000b63 e461
000b64 940e 063a
000b66 e004
000b67 2e30
000b68 e001
000b69 930f
000b6a 923f
000b6b e300
000b6c 2e30
000b6d e006
000b6e 943a
000b6f f7f1
000b70 943a
000b71 950a
000b72 f7d9
000b73 903f
000b74 910f
000b75 943a
000b76 f791
000b77 950a
000b78 f781
000b79 e326
000b7a ec68
000b7b 940e 063a
000b7d e302
000b7e 2e30
000b7f e001
000b80 930f
000b81 923f
000b82 e300
000b83 2e30
000b84 e006
000b85 943a
000b86 f7f1
000b87 943a
000b88 950a
000b89 f7d9
000b8a 903f
000b8b 910f
000b8c 943a
000b8d f791
000b8e 950a
000b8f f781
000b90 e22a
000b91 e966
000b92 940e 063a
000b94 e302
000b95 2e30
000b96 e001
000b97 930f
000b98 923f
000b99 e300
000b9a 2e30
000b9b e006
000b9c 943a
000b9d f7f1
000b9e 943a
000b9f 950a
000ba0 f7d9
000ba1 903f
000ba2 910f
000ba3 943a
000ba4 f791
000ba5 950a
000ba6 f781
000ba7 e428
000ba8 e461
000ba9 940e 063a
000bab e004
000bac 2e30
000bad e001
000bae 930f
000baf 923f
000bb0 e300
000bb1 2e30
000bb2 e006
000bb3 943a
000bb4 f7f1
000bb5 943a
000bb6 950a
000bb7 f7d9
000bb8 903f
000bb9 910f
000bba 943a
000bbb f791
000bbc 950a
000bbd f781
000bbe e428
000bbf e461
000bc0 940e 063a
000bc2 e004
000bc3 2e30
000bc4 e001
000bc5 930f
000bc6 923f
000bc7 e300
000bc8 2e30
000bc9 e006
000bca 943a
000bcb f7f1
000bcc 943a
000bcd 950a
000bce f7d9
000bcf 903f
000bd0 910f
000bd1 943a
000bd2 f791
000bd3 950a
000bd4 f781
000bd5 e428
000bd6 e461
000bd7 940e 063a
000bd9 e004
000bda 2e30
000bdb e001
000bdc 930f
000bdd 923f
000bde e300
000bdf 2e30
000be0 e006
000be1 943a
000be2 f7f1
000be3 943a
000be4 950a
000be5 f7d9
000be6 903f
000be7 910f
000be8 943a
000be9 f791
000bea 950a
000beb f781
000bec e326
000bed ec68
000bee 940e 063a
000bf0 e302
000bf1 2e30
000bf2 e001
000bf3 930f
000bf4 923f
000bf5 e300
000bf6 2e30
000bf7 e006
000bf8 943a
000bf9 f7f1
000bfa 943a
000bfb 950a
000bfc f7d9
000bfd 903f
000bfe 910f
000bff 943a
000c00 f791
000c01 950a
000c02 f781
000c03 e22a
000c04 e966
000c05 940e 063a
000c07 e302
000c08 2e30
000c09 e001
000c0a 930f
000c0b 923f
000c0c e300
000c0d 2e30
000c0e e006
000c0f 943a
000c10 f7f1
000c11 943a
000c12 950a
000c13 f7d9
000c14 903f
000c15 910f
000c16 943a
000c17 f791
000c18 950a
000c19 f781
000c1a e326
000c1b e461
000c1c 940e 063a
000c1e e004
000c1f 2e30
000c20 e001
000c21 930f
000c22 923f
000c23 e300
000c24 2e30
000c25 e006
000c26 943a
000c27 f7f1
000c28 943a
000c29 950a
000c2a f7d9
000c2b 903f
000c2c 910f
000c2d 943a
000c2e f791
000c2f 950a
000c30 f781
000c31 e326
000c32 e461
000c33 940e 063a
000c35 e004
000c36 2e30
000c37 e001
000c38 930f
000c39 923f
000c3a e300
000c3b 2e30
000c3c e006
000c3d 943a
000c3e f7f1
000c3f 943a
000c40 950a
000c41 f7d9
000c42 903f
000c43 910f
000c44 943a
000c45 f791
000c46 950a
000c47 f781
000c48 e329
000c49 e461
000c4a 940e 063a
000c4c e004
000c4d 2e30
000c4e e001
000c4f 930f
000c50 923f
000c51 e300
000c52 2e30
000c53 e006
000c54 943a
000c55 f7f1
000c56 943a
000c57 950a
000c58 f7d9
000c59 903f
000c5a 910f
000c5b 943a
000c5c f791
000c5d 950a
000c5e f781
000c5f e329
000c60 e461
000c61 940e 063a
000c63 e004
000c64 2e30
000c65 e001
000c66 930f
000c67 923f
000c68 e300
000c69 2e30
000c6a e006
000c6b 943a
000c6c f7f1
000c6d 943a
000c6e 950a
000c6f f7d9
000c70 903f
000c71 910f
000c72 943a
000c73 f791
000c74 950a
000c75 f781
000c76 e420
000c77 e461
000c78 940e 063a
000c7a e004
000c7b 2e30
000c7c e001
000c7d 930f
000c7e 923f
000c7f e300
000c80 2e30
000c81 e006
000c82 943a
000c83 f7f1
000c84 943a
000c85 950a
000c86 f7d9
000c87 903f
000c88 910f
000c89 943a
000c8a f791
000c8b 950a
000c8c f781
000c8d e420
000c8e e461
000c8f 940e 063a
000c91 e004
000c92 2e30
000c93 e001
000c94 930f
000c95 923f
000c96 e300
000c97 2e30
000c98 e006
000c99 943a
000c9a f7f1
000c9b 943a
000c9c 950a
000c9d f7d9
000c9e 903f
000c9f 910f
000ca0 943a
000ca1 f791
000ca2 950a
000ca3 f781
000ca4 e428
000ca5 e966
000ca6 940e 063a
000ca8 e302
000ca9 2e30
000caa e001
000cab 930f
000cac 923f
000cad e300
000cae 2e30
000caf e006
000cb0 943a
000cb1 f7f1
000cb2 943a
000cb3 950a
000cb4 f7d9
000cb5 903f
000cb6 910f
000cb7 943a
000cb8 f791
000cb9 950a
000cba f781
000cbb e428
000cbc e461
000cbd 940e 063a
000cbf e004
000cc0 2e30
000cc1 e001
000cc2 930f
000cc3 923f
000cc4 e300
000cc5 2e30
000cc6 e006
000cc7 943a
000cc8 f7f1
000cc9 943a
000cca 950a
000ccb f7d9
000ccc 903f
000ccd 910f
000cce 943a
000ccf f791
000cd0 950a
000cd1 f781
000cd2 e428
000cd3 e461
000cd4 940e 063a
000cd6 e004
000cd7 2e30
000cd8 e001
000cd9 930f
000cda 923f
000cdb e300
000cdc 2e30
000cdd e006
000cde 943a
000cdf f7f1
000ce0 943a
000ce1 950a
000ce2 f7d9
000ce3 903f
000ce4 910f
000ce5 943a
000ce6 f791
000ce7 950a
000ce8 f781
000ce9 e428
000cea e461
000ceb 940e 063a
000ced e004
000cee 2e30
000cef e001
000cf0 930f
000cf1 923f
000cf2 e300
000cf3 2e30
000cf4 e006
000cf5 943a
000cf6 f7f1
000cf7 943a
000cf8 950a
000cf9 f7d9
000cfa 903f
000cfb 910f
000cfc 943a
000cfd f791
000cfe 950a
000cff f781
000d00 e329
000d01 ec68
000d02 940e 063a
000d04 e302
000d05 2e30
000d06 e001
000d07 930f
000d08 923f
000d09 e300
000d0a 2e30
000d0b e006
000d0c 943a
000d0d f7f1
000d0e 943a
000d0f 950a
000d10 f7d9
000d11 903f
000d12 910f
000d13 943a
000d14 f791
000d15 950a
000d16 f781
000d17 e320
000d18 e966
000d19 940e 063a
000d1b e302
000d1c 2e30
000d1d e001
000d1e 930f
000d1f 923f
000d20 e300
000d21 2e30
000d22 e006
000d23 943a
000d24 f7f1
000d25 943a
000d26 950a
000d27 f7d9
000d28 903f
000d29 910f
000d2a 943a
000d2b f791
000d2c 950a
000d2d f781
000d2e e428
000d2f e461
000d30 940e 063a
000d32 e004
000d33 2e30
000d34 e001
000d35 930f
000d36 923f
000d37 e300
000d38 2e30
000d39 e006
000d3a 943a
000d3b f7f1
000d3c 943a
000d3d 950a
000d3e f7d9
000d3f 903f
000d40 910f
000d41 943a
000d42 f791
000d43 950a
000d44 f781
000d45 e428
000d46 e461
000d47 940e 063a
000d49 e004
000d4a 2e30
000d4b e001
000d4c 930f
000d4d 923f
000d4e e300
000d4f 2e30
000d50 e006
000d51 943a
000d52 f7f1
000d53 943a
000d54 950a
000d55 f7d9
000d56 903f
000d57 910f
000d58 943a
000d59 f791
000d5a 950a
000d5b f781
000d5c e428
000d5d e461
000d5e 940e 063a
000d60 e004
000d61 2e30
000d62 e001
000d63 930f
000d64 923f
000d65 e300
000d66 2e30
000d67 e006
000d68 943a
000d69 f7f1
000d6a 943a
000d6b 950a
000d6c f7d9
000d6d 903f
000d6e 910f
000d6f 943a
000d70 f791
000d71 950a
000d72 f781
000d73 e329
000d74 ec68
000d75 940e 063a
000d77 e302
000d78 2e30
000d79 e001
000d7a 930f
000d7b 923f
000d7c e300
000d7d 2e30
000d7e e006
000d7f 943a
000d80 f7f1
000d81 943a
000d82 950a
000d83 f7d9
000d84 903f
000d85 910f
000d86 943a
000d87 f791
000d88 950a
000d89 f781
000d8a e320
000d8b e966
000d8c 940e 063a
000d8e e302
000d8f 2e30
000d90 e001
000d91 930f
000d92 923f
000d93 e300
000d94 2e30
000d95 e006
000d96 943a
000d97 f7f1
000d98 943a
000d99 950a
000d9a f7d9
000d9b 903f
000d9c 910f
000d9d 943a
000d9e f791
000d9f 950a
000da0 f781
000da1 e224
000da2 e461
000da3 940e 063a
000da5 e004
000da6 2e30
000da7 e001
000da8 930f
000da9 923f
000daa e300
000dab 2e30
000dac e006
000dad 943a
000dae f7f1
000daf 943a
000db0 950a
000db1 f7d9
000db2 903f
000db3 910f
000db4 943a
000db5 f791
000db6 950a
000db7 f781
000db8 e224
000db9 e461
000dba 940e 063a
000dbc e004
000dbd 2e30
000dbe e001
000dbf 930f
000dc0 923f
000dc1 e300
000dc2 2e30
000dc3 e006
000dc4 943a
000dc5 f7f1
000dc6 943a
000dc7 950a
000dc8 f7d9
000dc9 903f
000dca 910f
000dcb 943a
000dcc f791
000dcd 950a
000dce f781
000dcf e228
000dd0 e461
000dd1 940e 063a
000dd3 e004
000dd4 2e30
000dd5 e001
000dd6 930f
000dd7 923f
000dd8 e300
000dd9 2e30
000dda e006
000ddb 943a
000ddc f7f1
000ddd 943a
000dde 950a
000ddf f7d9
000de0 903f
000de1 910f
000de2 943a
000de3 f791
000de4 950a
000de5 f781
000de6 e228
000de7 e461
000de8 940e 063a
000dea e004
000deb 2e30
000dec e001
000ded 930f
000dee 923f
000def e300
000df0 2e30
000df1 e006
000df2 943a
000df3 f7f1
000df4 943a
000df5 950a
000df6 f7d9
000df7 903f
000df8 910f
000df9 943a
000dfa f791
000dfb 950a
000dfc f781
000dfd e22a
000dfe e461
000dff 940e 063a
000e01 e004
000e02 2e30
000e03 e001
000e04 930f
000e05 923f
000e06 e300
000e07 2e30
000e08 e006
000e09 943a
000e0a f7f1
000e0b 943a
000e0c 950a
000e0d f7d9
000e0e 903f
000e0f 910f
000e10 943a
000e11 f791
000e12 950a
000e13 f781
000e14 e22a
000e15 e461
000e16 940e 063a
000e18 e004
000e19 2e30
000e1a e001
000e1b 930f
000e1c 923f
000e1d e300
000e1e 2e30
000e1f e006
000e20 943a
000e21 f7f1
000e22 943a
000e23 950a
000e24 f7d9
000e25 903f
000e26 910f
000e27 943a
000e28 f791
000e29 950a
000e2a f781
000e2b e320
000e2c e461
000e2d 940e 063a
000e2f e004
000e30 2e30
000e31 e001
000e32 930f
000e33 923f
000e34 e300
000e35 2e30
000e36 e006
000e37 943a
000e38 f7f1
000e39 943a
000e3a 950a
000e3b f7d9
000e3c 903f
000e3d 910f
000e3e 943a
000e3f f791
000e40 950a
000e41 f781
000e42 e320
000e43 e461
000e44 940e 063a
000e46 e004
000e47 2e30
000e48 e001
000e49 930f
000e4a 923f
000e4b e300
000e4c 2e30
000e4d e006
000e4e 943a
000e4f f7f1
000e50 943a
000e51 950a
000e52 f7d9
000e53 903f
000e54 910f
000e55 943a
000e56 f791
000e57 950a
000e58 f781
000e59 e326
000e5a e966
000e5b 940e 063a
000e5d e302
000e5e 2e30
000e5f e001
000e60 930f
000e61 923f
000e62 e300
000e63 2e30
000e64 e006
000e65 943a
000e66 f7f1
000e67 943a
000e68 950a
000e69 f7d9
000e6a 903f
000e6b 910f
000e6c 943a
000e6d f791
000e6e 950a
000e6f f781                      	VICTORY_SONG
000e70 940c 255d                 	jmp end
                                 
                                 games:
                                 page1:
000e72 940e 0171
000e74 ece4
000e75 e0f4
000e76 940e 0523
000e78 ede4
000e79 e0f4
000e7a e420
000e7b 940e 017d
000e7d 940e 0523                 	DISPLAY2 strgame1, strgame2
000e7f 940e 0113                 	call reset_kpd
000e81 940e 259f                 	call check_reset
000e83 2f62                      	mov b0, a0
000e84 3861                      	cpi b0, 0x81 ; A
000e85 f409                      	brne PC+2
000e86 9508                      	ret
000e87 3862                      	cpi b0, 0x82 ; B
000e88 f409                      	brne PC+2
000e89 9508                      	ret
000e8a 3864                      	cpi b0, 0x84 ; C
000e8b f409                      	brne PC+2
000e8c 9508                      	ret
000e8d 3468                      	cpi b0, 0x48 ; check if # key pressed
000e8e f719                      	brne page1
                                 page2:
000e8f 940e 0171
000e91 eee2
000e92 e0f4
000e93 940e 0523                 	DISPLAY1 strgame3
000e95 940e 0113                 	call reset_kpd
000e97 940e 259f                 	call check_reset
000e99 2f62                      	mov b0, a0
000e9a 3861                      	cpi b0, 0x81 ; A
000e9b f409                      	brne PC+2
000e9c 9508                      	ret
000e9d 3862                      	cpi b0, 0x82 ; B
000e9e f409                      	brne PC+2
000e9f 9508                      	ret
000ea0 3864                      	cpi b0, 0x84 ; C
000ea1 f409                      	brne PC+2
000ea2 9508                      	ret
000ea3 3468                      	cpi b0, 0x48 ; check if # key pressed
000ea4 f751                      	brne page2
000ea5 940c 0e72                 	jmp games
                                 
                                 
                                 trivia:
000ea7 940e 0171
000ea9 e7e0
000eaa e0f3
000eab 940e 0523
000ead e8e2
000eae e0f3
000eaf e420
000eb0 940e 017d
000eb2 940e 0523                 	DISPLAY2 strwelcome, strivia
000eb4 ed00
000eb5 2e30
000eb6 e008
000eb7 930f
000eb8 923f
000eb9 e300
000eba 2e30
000ebb e006
000ebc 943a
000ebd f7f1
000ebe 943a
000ebf 950a
000ec0 f7d9
000ec1 903f
000ec2 910f
000ec3 943a
000ec4 f791
000ec5 950a
000ec6 f781                      	WAIT_MS 2000
000ec7 940e 0171
000ec9 edea
000eca e0f3
000ecb 940e 0523
000ecd eeea
000ece e0f3
000ecf e420
000ed0 940e 017d
000ed2 940e 0523                 	DISPLAY2 strivia2, strivia3
000ed4 ed00
000ed5 2e30
000ed6 e008
000ed7 930f
000ed8 923f
000ed9 e300
000eda 2e30
000edb e006
000edc 943a
000edd f7f1
000ede 943a
000edf 950a
000ee0 f7d9
000ee1 903f
000ee2 910f
000ee3 943a
000ee4 f791
000ee5 950a
000ee6 f781                      	WAIT_MS 2000
000ee7 e000
000ee8 2e90                      	_LDI c1, 0x00
000ee9 940e 0171
000eeb e8e2
000eec e0f5
000eed 940e 0523
000eef e9e0
000ef0 e0f5
000ef1 e420
000ef2 940e 017d
000ef4 940e 0523
000ef6 940e 0113
000ef8 940e 259f
000efa 2f62
000efb 7820
000efc f009
000efd 940c 0f33
000eff 3468
000f00 f741
000f01 940e 0171
000f03 eae2
000f04 e0f5
000f05 940e 0523
000f07 ebe4
000f08 e0f5
000f09 e420
000f0a 940e 017d
000f0c 940e 0523
000f0e 940e 0113
000f10 940e 259f
000f12 2f62
000f13 7820
000f14 f009
000f15 940c 0f33
000f17 3468
000f18 f741
000f19 940e 0171
000f1b ece6
000f1c e0f5
000f1d 940e 0523
000f1f ede4
000f20 e0f5
000f21 e420
000f22 940e 017d
000f24 940e 0523
000f26 940e 0113
000f28 940e 259f
000f2a 2f62
000f2b 7820
000f2c f009
000f2d 940c 0f33
000f2f 3468
000f30 f741
000f31 940c 0ee9                 	QUESTION striviaQ1, striviaQ12, strivia1A, strivia1B, strivia1C, strivia1D
000f33 94e8
000f34 eee2
000f35 e0f5
000f36 95c8
000f37 1560
000f38 f409
000f39 9468                      	COMPARE answer1, b0
000f3a f40e                      	brtc PC+2
000f3b 9493                      	inc c1
000f3c 940e 015b
000f3e f00e
000f3f 940c 0f6b
000f41 940e 0171
000f43 ebe6
000f44 e0f3
000f45 940e 0523
000f47 ef04
000f48 2e30
000f49 e002
000f4a 930f
000f4b 923f
000f4c e300
000f4d 2e30
000f4e e006
000f4f 943a
000f50 f7f1
000f51 943a
000f52 950a
000f53 f7d9
000f54 903f
000f55 910f
000f56 943a
000f57 f791
000f58 950a
000f59 f781
000f5a e22d
000f5b e46b
000f5c 940e 063a
000f5e e329
000f5f e46b
000f60 940e 063a
000f62 e22d
000f63 e46b
000f64 940e 063a
000f66 e329
000f67 940e 063a
000f69 940c 0f8b
000f6b 940e 0171
000f6d ece8
000f6e e0f3
000f6f 940e 0523
000f71 ef04
000f72 2e30
000f73 e002
000f74 930f
000f75 923f
000f76 e300
000f77 2e30
000f78 e006
000f79 943a
000f7a f7f1
000f7b 943a
000f7c 950a
000f7d f7d9
000f7e 903f
000f7f 910f
000f80 943a
000f81 f791
000f82 950a
000f83 f781
000f84 ec21
000f85 e16e
000f86 940e 063a
000f88 ec21
000f89 940e 063a
000f8b 1b55
000f8c 2744
000f8d 2733
000f8e 2722
000f8f 2d29
000f90 e40f
000f91 2e40
000f92 e001
000f93 2e50
000f94 940e 052b
000f96 6353
000f97 726f
000f98 3a65
000f99 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(257): macro 'PRINT_SCORE' called here
000f9a 0000                      	PRINT_SCORE c1
000f9b ed00
000f9c 2e30
000f9d e008
000f9e 930f
000f9f 923f
000fa0 e300
000fa1 2e30
000fa2 e006
000fa3 943a
000fa4 f7f1
000fa5 943a
000fa6 950a
000fa7 f7d9
000fa8 903f
000fa9 910f
000faa 943a
000fab f791
000fac 950a
000fad f781                      	WAIT_MS 2000
000fae 940e 0171
000fb0 eee4
000fb1 e0f5
000fb2 940e 0523
000fb4 eeee
000fb5 e0f5
000fb6 e420
000fb7 940e 017d
000fb9 940e 0523
000fbb 940e 0113
000fbd 940e 259f
000fbf 2f62
000fc0 7820
000fc1 f009
000fc2 940c 0ff8
000fc4 3468
000fc5 f741
000fc6 940e 0171
000fc8 efe8
000fc9 e0f5
000fca 940e 0523
000fcc e0e8
000fcd e0f6
000fce e420
000fcf 940e 017d
000fd1 940e 0523
000fd3 940e 0113
000fd5 940e 259f
000fd7 2f62
000fd8 7820
000fd9 f009
000fda 940c 0ff8
000fdc 3468
000fdd f741
000fde 940e 0171
000fe0 e1e6
000fe1 e0f6
000fe2 940e 0523
000fe4 e2e8
000fe5 e0f6
000fe6 e420
000fe7 940e 017d
000fe9 940e 0523
000feb 940e 0113
000fed 940e 259f
000fef 2f62
000ff0 7820
000ff1 f009
000ff2 940c 0ff8
000ff4 3468
000ff5 f741
000ff6 940c 0fae                 	QUESTION striviaQ2, striviaQ22, strivia2A, strivia2B, strivia2C, strivia2D
000ff8 94e8
000ff9 e3e8
000ffa e0f6
000ffb 95c8
000ffc 1560
000ffd f409
000ffe 9468                      	COMPARE answer2, b0
000fff f40e                      	brtc PC+2
001000 9493                      	inc c1
001001 940e 015b
001003 f00e
001004 940c 1030
001006 940e 0171
001008 ebe6
001009 e0f3
00100a 940e 0523
00100c ef04
00100d 2e30
00100e e002
00100f 930f
001010 923f
001011 e300
001012 2e30
001013 e006
001014 943a
001015 f7f1
001016 943a
001017 950a
001018 f7d9
001019 903f
00101a 910f
00101b 943a
00101c f791
00101d 950a
00101e f781
00101f e22d
001020 e46b
001021 940e 063a
001023 e329
001024 e46b
001025 940e 063a
001027 e22d
001028 e46b
001029 940e 063a
00102b e329
00102c 940e 063a
00102e 940c 1050
001030 940e 0171
001032 ece8
001033 e0f3
001034 940e 0523
001036 ef04
001037 2e30
001038 e002
001039 930f
00103a 923f
00103b e300
00103c 2e30
00103d e006
00103e 943a
00103f f7f1
001040 943a
001041 950a
001042 f7d9
001043 903f
001044 910f
001045 943a
001046 f791
001047 950a
001048 f781
001049 ec21
00104a e16e
00104b 940e 063a
00104d ec21
00104e 940e 063a
001050 1b55
001051 2744
001052 2733
001053 2722
001054 2d29
001055 e40f
001056 2e40
001057 e001
001058 2e50
001059 940e 052b
00105b 6353
00105c 726f
00105d 3a65
00105e 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(263): macro 'PRINT_SCORE' called here
00105f 0000                      	PRINT_SCORE c1
001060 ed00
001061 2e30
001062 e008
001063 930f
001064 923f
001065 e300
001066 2e30
001067 e006
001068 943a
001069 f7f1
00106a 943a
00106b 950a
00106c f7d9
00106d 903f
00106e 910f
00106f 943a
001070 f791
001071 950a
001072 f781                      	WAIT_MS 2000
001073 940e 0171
001075 e3ea
001076 e0f6
001077 940e 0523
001079 e4ec
00107a e0f6
00107b e420
00107c 940e 017d
00107e 940e 0523
001080 940e 0113
001082 940e 259f
001084 2f62
001085 7820
001086 f009
001087 940c 10bd
001089 3468
00108a f741
00108b 940e 0171
00108d e5e8
00108e e0f6
00108f 940e 0523
001091 e6ea
001092 e0f6
001093 e420
001094 940e 017d
001096 940e 0523
001098 940e 0113
00109a 940e 259f
00109c 2f62
00109d 7820
00109e f009
00109f 940c 10bd
0010a1 3468
0010a2 f741
0010a3 940e 0171
0010a5 e7ea
0010a6 e0f6
0010a7 940e 0523
0010a9 e8e6
0010aa e0f6
0010ab e420
0010ac 940e 017d
0010ae 940e 0523
0010b0 940e 0113
0010b2 940e 259f
0010b4 2f62
0010b5 7820
0010b6 f009
0010b7 940c 10bd
0010b9 3468
0010ba f741
0010bb 940c 1073                 	QUESTION striviaQ3, striviaQ32, strivia3A, strivia3B, strivia3C, strivia3D
0010bd 94e8
0010be e9e4
0010bf e0f6
0010c0 95c8
0010c1 1560
0010c2 f409
0010c3 9468                      	COMPARE answer3, b0
0010c4 f40e                      	brtc PC+2
0010c5 9493                      	inc c1
0010c6 940e 015b
0010c8 f00e
0010c9 940c 10f5
0010cb 940e 0171
0010cd ebe6
0010ce e0f3
0010cf 940e 0523
0010d1 ef04
0010d2 2e30
0010d3 e002
0010d4 930f
0010d5 923f
0010d6 e300
0010d7 2e30
0010d8 e006
0010d9 943a
0010da f7f1
0010db 943a
0010dc 950a
0010dd f7d9
0010de 903f
0010df 910f
0010e0 943a
0010e1 f791
0010e2 950a
0010e3 f781
0010e4 e22d
0010e5 e46b
0010e6 940e 063a
0010e8 e329
0010e9 e46b
0010ea 940e 063a
0010ec e22d
0010ed e46b
0010ee 940e 063a
0010f0 e329
0010f1 940e 063a
0010f3 940c 1115
0010f5 940e 0171
0010f7 ece8
0010f8 e0f3
0010f9 940e 0523
0010fb ef04
0010fc 2e30
0010fd e002
0010fe 930f
0010ff 923f
001100 e300
001101 2e30
001102 e006
001103 943a
001104 f7f1
001105 943a
001106 950a
001107 f7d9
001108 903f
001109 910f
00110a 943a
00110b f791
00110c 950a
00110d f781
00110e ec21
00110f e16e
001110 940e 063a
001112 ec21
001113 940e 063a
001115 1b55
001116 2744
001117 2733
001118 2722
001119 2d29
00111a e40f
00111b 2e40
00111c e001
00111d 2e50
00111e 940e 052b
001120 6353
001121 726f
001122 3a65
001123 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(269): macro 'PRINT_SCORE' called here
001124 0000                      	PRINT_SCORE c1
001125 ed00
001126 2e30
001127 e008
001128 930f
001129 923f
00112a e300
00112b 2e30
00112c e006
00112d 943a
00112e f7f1
00112f 943a
001130 950a
001131 f7d9
001132 903f
001133 910f
001134 943a
001135 f791
001136 950a
001137 f781                      	WAIT_MS 2000
001138 940e 0171
00113a e9e6
00113b e0f6
00113c 940e 0523
00113e eae6
00113f e0f6
001140 e420
001141 940e 017d
001143 940e 0523
001145 940e 0113
001147 940e 259f
001149 2f62
00114a 7820
00114b f009
00114c 940c 1182
00114e 3468
00114f f741
001150 940e 0171
001152 ebe4
001153 e0f6
001154 940e 0523
001156 ece6
001157 e0f6
001158 e420
001159 940e 017d
00115b 940e 0523
00115d 940e 0113
00115f 940e 259f
001161 2f62
001162 7820
001163 f009
001164 940c 1182
001166 3468
001167 f741
001168 940e 0171
00116a ede4
00116b e0f6
00116c 940e 0523
00116e eee0
00116f e0f6
001170 e420
001171 940e 017d
001173 940e 0523
001175 940e 0113
001177 940e 259f
001179 2f62
00117a 7820
00117b f009
00117c 940c 1182
00117e 3468
00117f f741
001180 940c 1138                 	QUESTION striviaQ4, striviaQ42, strivia4A, strivia4B, strivia4C, strivia4D
001182 94e8
001183 eeee
001184 e0f6
001185 95c8
001186 1560
001187 f409
001188 9468                      	COMPARE answer4, b0
001189 f40e                      	brtc PC+2
00118a 9493                      	inc c1
00118b 940e 015b
00118d f00e
00118e 940c 11ba
001190 940e 0171
001192 ebe6
001193 e0f3
001194 940e 0523
001196 ef04
001197 2e30
001198 e002
001199 930f
00119a 923f
00119b e300
00119c 2e30
00119d e006
00119e 943a
00119f f7f1
0011a0 943a
0011a1 950a
0011a2 f7d9
0011a3 903f
0011a4 910f
0011a5 943a
0011a6 f791
0011a7 950a
0011a8 f781
0011a9 e22d
0011aa e46b
0011ab 940e 063a
0011ad e329
0011ae e46b
0011af 940e 063a
0011b1 e22d
0011b2 e46b
0011b3 940e 063a
0011b5 e329
0011b6 940e 063a
0011b8 940c 11da
0011ba 940e 0171
0011bc ece8
0011bd e0f3
0011be 940e 0523
0011c0 ef04
0011c1 2e30
0011c2 e002
0011c3 930f
0011c4 923f
0011c5 e300
0011c6 2e30
0011c7 e006
0011c8 943a
0011c9 f7f1
0011ca 943a
0011cb 950a
0011cc f7d9
0011cd 903f
0011ce 910f
0011cf 943a
0011d0 f791
0011d1 950a
0011d2 f781
0011d3 ec21
0011d4 e16e
0011d5 940e 063a
0011d7 ec21
0011d8 940e 063a
0011da 1b55
0011db 2744
0011dc 2733
0011dd 2722
0011de 2d29
0011df e40f
0011e0 2e40
0011e1 e001
0011e2 2e50
0011e3 940e 052b
0011e5 6353
0011e6 726f
0011e7 3a65
0011e8 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(275): macro 'PRINT_SCORE' called here
0011e9 0000                      	PRINT_SCORE c1
0011ea ed00
0011eb 2e30
0011ec e008
0011ed 930f
0011ee 923f
0011ef e300
0011f0 2e30
0011f1 e006
0011f2 943a
0011f3 f7f1
0011f4 943a
0011f5 950a
0011f6 f7d9
0011f7 903f
0011f8 910f
0011f9 943a
0011fa f791
0011fb 950a
0011fc f781                      	WAIT_MS 2000
0011fd 940e 0171
0011ff efe0
001200 e0f6
001201 940e 0523
001203 efec
001204 e0f6
001205 e420
001206 940e 017d
001208 940e 0523
00120a 940e 0113
00120c 940e 259f
00120e 2f62
00120f 7820
001210 f009
001211 940c 1247
001213 3468
001214 f741
001215 940e 0171
001217 e0e6
001218 e0f7
001219 940e 0523
00121b e1e8
00121c e0f7
00121d e420
00121e 940e 017d
001220 940e 0523
001222 940e 0113
001224 940e 259f
001226 2f62
001227 7820
001228 f009
001229 940c 1247
00122b 3468
00122c f741
00122d 940e 0171
00122f e2e6
001230 e0f7
001231 940e 0523
001233 e3e0
001234 e0f7
001235 e420
001236 940e 017d
001238 940e 0523
00123a 940e 0113
00123c 940e 259f
00123e 2f62
00123f 7820
001240 f009
001241 940c 1247
001243 3468
001244 f741
001245 940c 11fd                 	QUESTION striviaQ5, striviaQ52, strivia5A, strivia5B, strivia5C, strivia5D
001247 94e8
001248 e3e8
001249 e0f7
00124a 95c8
00124b 1560
00124c f409
00124d 9468                      	COMPARE answer5, b0
00124e f40e                      	brtc PC+2
00124f 9493                      	inc c1
001250 940e 015b
001252 f00e
001253 940c 127f
001255 940e 0171
001257 ebe6
001258 e0f3
001259 940e 0523
00125b ef04
00125c 2e30
00125d e002
00125e 930f
00125f 923f
001260 e300
001261 2e30
001262 e006
001263 943a
001264 f7f1
001265 943a
001266 950a
001267 f7d9
001268 903f
001269 910f
00126a 943a
00126b f791
00126c 950a
00126d f781
00126e e22d
00126f e46b
001270 940e 063a
001272 e329
001273 e46b
001274 940e 063a
001276 e22d
001277 e46b
001278 940e 063a
00127a e329
00127b 940e 063a
00127d 940c 129f
00127f 940e 0171
001281 ece8
001282 e0f3
001283 940e 0523
001285 ef04
001286 2e30
001287 e002
001288 930f
001289 923f
00128a e300
00128b 2e30
00128c e006
00128d 943a
00128e f7f1
00128f 943a
001290 950a
001291 f7d9
001292 903f
001293 910f
001294 943a
001295 f791
001296 950a
001297 f781
001298 ec21
001299 e16e
00129a 940e 063a
00129c ec21
00129d 940e 063a
00129f 1b55
0012a0 2744
0012a1 2733
0012a2 2722
0012a3 2d29
0012a4 e40f
0012a5 2e40
0012a6 e001
0012a7 2e50
0012a8 940e 052b
0012aa 6353
0012ab 726f
0012ac 3a65
0012ad 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(281): macro 'PRINT_SCORE' called here
0012ae 0000                      	PRINT_SCORE c1
0012af ed00
0012b0 2e30
0012b1 e008
0012b2 930f
0012b3 923f
0012b4 e300
0012b5 2e30
0012b6 e006
0012b7 943a
0012b8 f7f1
0012b9 943a
0012ba 950a
0012bb f7d9
0012bc 903f
0012bd 910f
0012be 943a
0012bf f791
0012c0 950a
0012c1 f781                      	WAIT_MS 2000
0012c2 940e 0171
0012c4 e3ea
0012c5 e0f7
0012c6 940e 0523
0012c8 e4ec
0012c9 e0f7
0012ca e420
0012cb 940e 017d
0012cd 940e 0523
0012cf 940e 0113
0012d1 940e 259f
0012d3 2f62
0012d4 7820
0012d5 f009
0012d6 940c 130c
0012d8 3468
0012d9 f741
0012da 940e 0171
0012dc e5ec
0012dd e0f7
0012de 940e 0523
0012e0 e6ee
0012e1 e0f7
0012e2 e420
0012e3 940e 017d
0012e5 940e 0523
0012e7 940e 0113
0012e9 940e 259f
0012eb 2f62
0012ec 7820
0012ed f009
0012ee 940c 130c
0012f0 3468
0012f1 f741
0012f2 940e 0171
0012f4 e7ee
0012f5 e0f7
0012f6 940e 0523
0012f8 e8ec
0012f9 e0f7
0012fa e420
0012fb 940e 017d
0012fd 940e 0523
0012ff 940e 0113
001301 940e 259f
001303 2f62
001304 7820
001305 f009
001306 940c 130c
001308 3468
001309 f741
00130a 940c 12c2                 	QUESTION striviaQ6, striviaQ62, strivia6A, strivia6B, strivia6C, strivia6D
00130c 94e8
00130d e9e6
00130e e0f7
00130f 95c8
001310 1560
001311 f409
001312 9468                      	COMPARE answer6, b0
001313 f40e                      	brtc PC+2
001314 9493                      	inc c1
001315 940e 015b
001317 f00e
001318 940c 1344
00131a 940e 0171
00131c ebe6
00131d e0f3
00131e 940e 0523
001320 ef04
001321 2e30
001322 e002
001323 930f
001324 923f
001325 e300
001326 2e30
001327 e006
001328 943a
001329 f7f1
00132a 943a
00132b 950a
00132c f7d9
00132d 903f
00132e 910f
00132f 943a
001330 f791
001331 950a
001332 f781
001333 e22d
001334 e46b
001335 940e 063a
001337 e329
001338 e46b
001339 940e 063a
00133b e22d
00133c e46b
00133d 940e 063a
00133f e329
001340 940e 063a
001342 940c 1364
001344 940e 0171
001346 ece8
001347 e0f3
001348 940e 0523
00134a ef04
00134b 2e30
00134c e002
00134d 930f
00134e 923f
00134f e300
001350 2e30
001351 e006
001352 943a
001353 f7f1
001354 943a
001355 950a
001356 f7d9
001357 903f
001358 910f
001359 943a
00135a f791
00135b 950a
00135c f781
00135d ec21
00135e e16e
00135f 940e 063a
001361 ec21
001362 940e 063a
001364 1b55
001365 2744
001366 2733
001367 2722
001368 2d29
001369 e40f
00136a 2e40
00136b e001
00136c 2e50
00136d 940e 052b
00136f 6353
001370 726f
001371 3a65
001372 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(287): macro 'PRINT_SCORE' called here
001373 0000                      	PRINT_SCORE c1
001374 ed00
001375 2e30
001376 e008
001377 930f
001378 923f
001379 e300
00137a 2e30
00137b e006
00137c 943a
00137d f7f1
00137e 943a
00137f 950a
001380 f7d9
001381 903f
001382 910f
001383 943a
001384 f791
001385 950a
001386 f781                      	WAIT_MS 2000
001387 940e 0171
001389 e9e8
00138a e0f7
00138b 940e 0523
00138d eae6
00138e e0f7
00138f e420
001390 940e 017d
001392 940e 0523
001394 940e 0113
001396 940e 259f
001398 2f62
001399 7820
00139a f009
00139b 940c 13d1
00139d 3468
00139e f741
00139f 940e 0171
0013a1 ebe2
0013a2 e0f7
0013a3 940e 0523
0013a5 ece4
0013a6 e0f7
0013a7 e420
0013a8 940e 017d
0013aa 940e 0523
0013ac 940e 0113
0013ae 940e 259f
0013b0 2f62
0013b1 7820
0013b2 f009
0013b3 940c 13d1
0013b5 3468
0013b6 f741
0013b7 940e 0171
0013b9 ede0
0013ba e0f7
0013bb 940e 0523
0013bd edea
0013be e0f7
0013bf e420
0013c0 940e 017d
0013c2 940e 0523
0013c4 940e 0113
0013c6 940e 259f
0013c8 2f62
0013c9 7820
0013ca f009
0013cb 940c 13d1
0013cd 3468
0013ce f741
0013cf 940c 1387                 	QUESTION striviaQ7, striviaQ72, strivia7A, strivia7B, strivia7C, strivia7D
0013d1 94e8
0013d2 eee4
0013d3 e0f7
0013d4 95c8
0013d5 1560
0013d6 f409
0013d7 9468                      	COMPARE answer7, b0
0013d8 f40e                      	brtc PC+2
0013d9 9493                      	inc c1
0013da 940e 015b
0013dc f00e
0013dd 940c 1409
0013df 940e 0171
0013e1 ebe6
0013e2 e0f3
0013e3 940e 0523
0013e5 ef04
0013e6 2e30
0013e7 e002
0013e8 930f
0013e9 923f
0013ea e300
0013eb 2e30
0013ec e006
0013ed 943a
0013ee f7f1
0013ef 943a
0013f0 950a
0013f1 f7d9
0013f2 903f
0013f3 910f
0013f4 943a
0013f5 f791
0013f6 950a
0013f7 f781
0013f8 e22d
0013f9 e46b
0013fa 940e 063a
0013fc e329
0013fd e46b
0013fe 940e 063a
001400 e22d
001401 e46b
001402 940e 063a
001404 e329
001405 940e 063a
001407 940c 1429
001409 940e 0171
00140b ece8
00140c e0f3
00140d 940e 0523
00140f ef04
001410 2e30
001411 e002
001412 930f
001413 923f
001414 e300
001415 2e30
001416 e006
001417 943a
001418 f7f1
001419 943a
00141a 950a
00141b f7d9
00141c 903f
00141d 910f
00141e 943a
00141f f791
001420 950a
001421 f781
001422 ec21
001423 e16e
001424 940e 063a
001426 ec21
001427 940e 063a
001429 1b55
00142a 2744
00142b 2733
00142c 2722
00142d 2d29
00142e e40f
00142f 2e40
001430 e001
001431 2e50
001432 940e 052b
001434 6353
001435 726f
001436 3a65
001437 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(293): macro 'PRINT_SCORE' called here
001438 0000                      	PRINT_SCORE c1
001439 ed00
00143a 2e30
00143b e008
00143c 930f
00143d 923f
00143e e300
00143f 2e30
001440 e006
001441 943a
001442 f7f1
001443 943a
001444 950a
001445 f7d9
001446 903f
001447 910f
001448 943a
001449 f791
00144a 950a
00144b f781                      	WAIT_MS 2000
00144c 940e 0171
00144e eee6
00144f e0f7
001450 940e 0523
001452 efe8
001453 e0f7
001454 e420
001455 940e 017d
001457 940e 0523
001459 940e 0113
00145b 940e 259f
00145d 2f62
00145e 7820
00145f f009
001460 940c 1496
001462 3468
001463 f741
001464 940e 0171
001466 e0e6
001467 e0f8
001468 940e 0523
00146a e0ee
00146b e0f8
00146c e420
00146d 940e 017d
00146f 940e 0523
001471 940e 0113
001473 940e 259f
001475 2f62
001476 7820
001477 f009
001478 940c 1496
00147a 3468
00147b f741
00147c 940e 0171
00147e e1ec
00147f e0f8
001480 940e 0523
001482 e2e6
001483 e0f8
001484 e420
001485 940e 017d
001487 940e 0523
001489 940e 0113
00148b 940e 259f
00148d 2f62
00148e 7820
00148f f009
001490 940c 1496
001492 3468
001493 f741
001494 940c 144c                 	QUESTION striviaQ8, striviaQ82, strivia8A, strivia8B, strivia8C, strivia8D
001496 94e8
001497 e3e8
001498 e0f8
001499 95c8
00149a 1560
00149b f409
00149c 9468                      	COMPARE answer8, b0
00149d f40e                      	brtc PC+2
00149e 9493                      	inc c1
00149f 940e 015b
0014a1 f00e
0014a2 940c 14ce
0014a4 940e 0171
0014a6 ebe6
0014a7 e0f3
0014a8 940e 0523
0014aa ef04
0014ab 2e30
0014ac e002
0014ad 930f
0014ae 923f
0014af e300
0014b0 2e30
0014b1 e006
0014b2 943a
0014b3 f7f1
0014b4 943a
0014b5 950a
0014b6 f7d9
0014b7 903f
0014b8 910f
0014b9 943a
0014ba f791
0014bb 950a
0014bc f781
0014bd e22d
0014be e46b
0014bf 940e 063a
0014c1 e329
0014c2 e46b
0014c3 940e 063a
0014c5 e22d
0014c6 e46b
0014c7 940e 063a
0014c9 e329
0014ca 940e 063a
0014cc 940c 14ee
0014ce 940e 0171
0014d0 ece8
0014d1 e0f3
0014d2 940e 0523
0014d4 ef04
0014d5 2e30
0014d6 e002
0014d7 930f
0014d8 923f
0014d9 e300
0014da 2e30
0014db e006
0014dc 943a
0014dd f7f1
0014de 943a
0014df 950a
0014e0 f7d9
0014e1 903f
0014e2 910f
0014e3 943a
0014e4 f791
0014e5 950a
0014e6 f781
0014e7 ec21
0014e8 e16e
0014e9 940e 063a
0014eb ec21
0014ec 940e 063a
0014ee 1b55
0014ef 2744
0014f0 2733
0014f1 2722
0014f2 2d29
0014f3 e40f
0014f4 2e40
0014f5 e001
0014f6 2e50
0014f7 940e 052b
0014f9 6353
0014fa 726f
0014fb 3a65
0014fc 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(299): macro 'PRINT_SCORE' called here
0014fd 0000                      	PRINT_SCORE c1
0014fe ed00
0014ff 2e30
001500 e008
001501 930f
001502 923f
001503 e300
001504 2e30
001505 e006
001506 943a
001507 f7f1
001508 943a
001509 950a
00150a f7d9
00150b 903f
00150c 910f
00150d 943a
00150e f791
00150f 950a
001510 f781                      	WAIT_MS 2000
001511 940e 0171
001513 e3ea
001514 e0f8
001515 940e 0523
001517 e4ea
001518 e0f8
001519 e420
00151a 940e 017d
00151c 940e 0523
00151e 940e 0113
001520 940e 259f
001522 2f62
001523 7820
001524 f009
001525 940c 155b
001527 3468
001528 f741
001529 940e 0171
00152b e5ec
00152c e0f8
00152d 940e 0523
00152f e6ee
001530 e0f8
001531 e420
001532 940e 017d
001534 940e 0523
001536 940e 0113
001538 940e 259f
00153a 2f62
00153b 7820
00153c f009
00153d 940c 155b
00153f 3468
001540 f741
001541 940e 0171
001543 e7ec
001544 e0f8
001545 940e 0523
001547 e8e4
001548 e0f8
001549 e420
00154a 940e 017d
00154c 940e 0523
00154e 940e 0113
001550 940e 259f
001552 2f62
001553 7820
001554 f009
001555 940c 155b
001557 3468
001558 f741
001559 940c 1511                 	QUESTION striviaQ9, striviaQ92, strivia9A, strivia9B, strivia9C, strivia9D
00155b 94e8
00155c e9e6
00155d e0f8
00155e 95c8
00155f 1560
001560 f409
001561 9468                      	COMPARE answer9, b0
001562 f40e                      	brtc PC+2
001563 9493                      	inc c1
001564 940e 015b
001566 f00e
001567 940c 1593
001569 940e 0171
00156b ebe6
00156c e0f3
00156d 940e 0523
00156f ef04
001570 2e30
001571 e002
001572 930f
001573 923f
001574 e300
001575 2e30
001576 e006
001577 943a
001578 f7f1
001579 943a
00157a 950a
00157b f7d9
00157c 903f
00157d 910f
00157e 943a
00157f f791
001580 950a
001581 f781
001582 e22d
001583 e46b
001584 940e 063a
001586 e329
001587 e46b
001588 940e 063a
00158a e22d
00158b e46b
00158c 940e 063a
00158e e329
00158f 940e 063a
001591 940c 15b3
001593 940e 0171
001595 ece8
001596 e0f3
001597 940e 0523
001599 ef04
00159a 2e30
00159b e002
00159c 930f
00159d 923f
00159e e300
00159f 2e30
0015a0 e006
0015a1 943a
0015a2 f7f1
0015a3 943a
0015a4 950a
0015a5 f7d9
0015a6 903f
0015a7 910f
0015a8 943a
0015a9 f791
0015aa 950a
0015ab f781
0015ac ec21
0015ad e16e
0015ae 940e 063a
0015b0 ec21
0015b1 940e 063a
0015b3 1b55
0015b4 2744
0015b5 2733
0015b6 2722
0015b7 2d29
0015b8 e40f
0015b9 2e40
0015ba e001
0015bb 2e50
0015bc 940e 052b
0015be 6353
0015bf 726f
0015c0 3a65
0015c1 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(305): macro 'PRINT_SCORE' called here
0015c2 0000                      	PRINT_SCORE c1
0015c3 ed00
0015c4 2e30
0015c5 e008
0015c6 930f
0015c7 923f
0015c8 e300
0015c9 2e30
0015ca e006
0015cb 943a
0015cc f7f1
0015cd 943a
0015ce 950a
0015cf f7d9
0015d0 903f
0015d1 910f
0015d2 943a
0015d3 f791
0015d4 950a
0015d5 f781                      	WAIT_MS 2000
0015d6 940e 0171
0015d8 e9e8
0015d9 e0f8
0015da 940e 0523
0015dc eae6
0015dd e0f8
0015de e420
0015df 940e 017d
0015e1 940e 0523
0015e3 940e 0113
0015e5 940e 259f
0015e7 2f62
0015e8 7820
0015e9 f009
0015ea 940c 1620
0015ec 3468
0015ed f741
0015ee 940e 0171
0015f0 ebe2
0015f1 e0f8
0015f2 940e 0523
0015f4 ece0
0015f5 e0f8
0015f6 e420
0015f7 940e 017d
0015f9 940e 0523
0015fb 940e 0113
0015fd 940e 259f
0015ff 2f62
001600 7820
001601 f009
001602 940c 1620
001604 3468
001605 f741
001606 940e 0171
001608 ede2
001609 e0f8
00160a 940e 0523
00160c eee0
00160d e0f8
00160e e420
00160f 940e 017d
001611 940e 0523
001613 940e 0113
001615 940e 259f
001617 2f62
001618 7820
001619 f009
00161a 940c 1620
00161c 3468
00161d f741
00161e 940c 15d6                 	QUESTION striviaQ10, striviaQ102, strivia10A, strivia10B, strivia10C, strivia10D
001620 94e8
001621 efe0
001622 e0f8
001623 95c8
001624 1560
001625 f409
001626 9468                      	COMPARE answer10, b0
001627 f40e                      	brtc PC+2
001628 9493                      	inc c1
001629 940e 015b
00162b f00e
00162c 940c 1658
00162e 940e 0171
001630 ebe6
001631 e0f3
001632 940e 0523
001634 ef04
001635 2e30
001636 e002
001637 930f
001638 923f
001639 e300
00163a 2e30
00163b e006
00163c 943a
00163d f7f1
00163e 943a
00163f 950a
001640 f7d9
001641 903f
001642 910f
001643 943a
001644 f791
001645 950a
001646 f781
001647 e22d
001648 e46b
001649 940e 063a
00164b e329
00164c e46b
00164d 940e 063a
00164f e22d
001650 e46b
001651 940e 063a
001653 e329
001654 940e 063a
001656 940c 1678
001658 940e 0171
00165a ece8
00165b e0f3
00165c 940e 0523
00165e ef04
00165f 2e30
001660 e002
001661 930f
001662 923f
001663 e300
001664 2e30
001665 e006
001666 943a
001667 f7f1
001668 943a
001669 950a
00166a f7d9
00166b 903f
00166c 910f
00166d 943a
00166e f791
00166f 950a
001670 f781
001671 ec21
001672 e16e
001673 940e 063a
001675 ec21
001676 940e 063a
001678 1b55
001679 2744
00167a 2733
00167b 2722
00167c 2d29
00167d e40f
00167e 2e40
00167f e001
001680 2e50
001681 940e 052b
001683 6353
001684 726f
001685 3a65
001686 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(311): macro 'PRINT_SCORE' called here
001687 0000                      	PRINT_SCORE c1
001688 ed00
001689 2e30
00168a e008
00168b 930f
00168c 923f
00168d e300
00168e 2e30
00168f e006
001690 943a
001691 f7f1
001692 943a
001693 950a
001694 f7d9
001695 903f
001696 910f
001697 943a
001698 f791
001699 950a
00169a f781                      	WAIT_MS 2000
00169b e005                      	ldi w, 0x05
00169c 1690                      	cp c1, w
00169d f410                      	brsh trivia_won
00169e 940c 1894                 	jmp trivia_lost
                                 trivia_won:
0016a0 940e 0171
0016a2 e7ee
0016a3 e0f4
0016a4 940e 0523
0016a6 e8ee
0016a7 e0f4
0016a8 e420
0016a9 940e 017d
0016ab 940e 0523                     DISPLAY2 strwin1, strwin2
0016ad e620
0016ae e461
0016af 940e 063a
0016b1 e004
0016b2 2e30
0016b3 e001
0016b4 930f
0016b5 923f
0016b6 e300
0016b7 2e30
0016b8 e006
0016b9 943a
0016ba f7f1
0016bb 943a
0016bc 950a
0016bd f7d9
0016be 903f
0016bf 910f
0016c0 943a
0016c1 f791
0016c2 950a
0016c3 f781
0016c4 e820
0016c5 e461
0016c6 940e 063a
0016c8 e004
0016c9 2e30
0016ca e001
0016cb 930f
0016cc 923f
0016cd e300
0016ce 2e30
0016cf e006
0016d0 943a
0016d1 f7f1
0016d2 943a
0016d3 950a
0016d4 f7d9
0016d5 903f
0016d6 910f
0016d7 943a
0016d8 f791
0016d9 950a
0016da f781
0016db e620
0016dc e461
0016dd 940e 063a
0016df e004
0016e0 2e30
0016e1 e001
0016e2 930f
0016e3 923f
0016e4 e300
0016e5 2e30
0016e6 e006
0016e7 943a
0016e8 f7f1
0016e9 943a
0016ea 950a
0016eb f7d9
0016ec 903f
0016ed 910f
0016ee 943a
0016ef f791
0016f0 950a
0016f1 f781
0016f2 e42c
0016f3 e461
0016f4 940e 063a
0016f6 e004
0016f7 2e30
0016f8 e001
0016f9 930f
0016fa 923f
0016fb e300
0016fc 2e30
0016fd e006
0016fe 943a
0016ff f7f1
001700 943a
001701 950a
001702 f7d9
001703 903f
001704 910f
001705 943a
001706 f791
001707 950a
001708 f781
001709 e420
00170a e461
00170b 940e 063a
00170d e004
00170e 2e30
00170f e001
001710 930f
001711 923f
001712 e300
001713 2e30
001714 e006
001715 943a
001716 f7f1
001717 943a
001718 950a
001719 f7d9
00171a 903f
00171b 910f
00171c 943a
00171d f791
00171e 950a
00171f f781
001720 e320
001721 e461
001722 940e 063a
001724 e004
001725 2e30
001726 e001
001727 930f
001728 923f
001729 e300
00172a 2e30
00172b e006
00172c 943a
00172d f7f1
00172e 943a
00172f 950a
001730 f7d9
001731 903f
001732 910f
001733 943a
001734 f791
001735 950a
001736 f781
001737 e226
001738 ea6a
001739 940e 063a
00173b e320
00173c ea6a
00173d 940e 063a
00173f e302
001740 2e30
001741 e001
001742 930f
001743 923f
001744 e300
001745 2e30
001746 e006
001747 943a
001748 f7f1
001749 943a
00174a 950a
00174b f7d9
00174c 903f
00174d 910f
00174e 943a
00174f f791
001750 950a
001751 f781
001752 e52b
001753 e461
001754 940e 063a
001756 e004
001757 2e30
001758 e001
001759 930f
00175a 923f
00175b e300
00175c 2e30
00175d e006
00175e 943a
00175f f7f1
001760 943a
001761 950a
001762 f7d9
001763 903f
001764 910f
001765 943a
001766 f791
001767 950a
001768 f781
001769 e729
00176a e461
00176b 940e 063a
00176d e004
00176e 2e30
00176f e001
001770 930f
001771 923f
001772 e300
001773 2e30
001774 e006
001775 943a
001776 f7f1
001777 943a
001778 950a
001779 f7d9
00177a 903f
00177b 910f
00177c 943a
00177d f791
00177e 950a
00177f f781
001780 e52b
001781 e461
001782 940e 063a
001784 e004
001785 2e30
001786 e001
001787 930f
001788 923f
001789 e300
00178a 2e30
00178b e006
00178c 943a
00178d f7f1
00178e 943a
00178f 950a
001790 f7d9
001791 903f
001792 910f
001793 943a
001794 f791
001795 950a
001796 f781
001797 e428
001798 e461
001799 940e 063a
00179b e004
00179c 2e30
00179d e001
00179e 930f
00179f 923f
0017a0 e300
0017a1 2e30
0017a2 e006
0017a3 943a
0017a4 f7f1
0017a5 943a
0017a6 950a
0017a7 f7d9
0017a8 903f
0017a9 910f
0017aa 943a
0017ab f791
0017ac 950a
0017ad f781
0017ae e12e
0017af e461
0017b0 940e 063a
0017b2 e004
0017b3 2e30
0017b4 e001
0017b5 930f
0017b6 923f
0017b7 e300
0017b8 2e30
0017b9 e006
0017ba 943a
0017bb f7f1
0017bc 943a
0017bd 950a
0017be f7d9
0017bf 903f
0017c0 910f
0017c1 943a
0017c2 f791
0017c3 950a
0017c4 f781
0017c5 e22d
0017c6 e461
0017c7 940e 063a
0017c9 e004
0017ca 2e30
0017cb e001
0017cc 930f
0017cd 923f
0017ce e300
0017cf 2e30
0017d0 e006
0017d1 943a
0017d2 f7f1
0017d3 943a
0017d4 950a
0017d5 f7d9
0017d6 903f
0017d7 910f
0017d8 943a
0017d9 f791
0017da 950a
0017db f781
0017dc e224
0017dd ea6a
0017de 940e 063a
0017e0 e22d
0017e1 ea6a
0017e2 940e 063a
0017e4 e302
0017e5 2e30
0017e6 e001
0017e7 930f
0017e8 923f
0017e9 e300
0017ea 2e30
0017eb e006
0017ec 943a
0017ed f7f1
0017ee 943a
0017ef 950a
0017f0 f7d9
0017f1 903f
0017f2 910f
0017f3 943a
0017f4 f791
0017f5 950a
0017f6 f781
0017f7 e521
0017f8 e461
0017f9 940e 063a
0017fb e004
0017fc 2e30
0017fd e001
0017fe 930f
0017ff 923f
001800 e300
001801 2e30
001802 e006
001803 943a
001804 f7f1
001805 943a
001806 950a
001807 f7d9
001808 903f
001809 910f
00180a 943a
00180b f791
00180c 950a
00180d f781
00180e e62c
00180f e461
001810 940e 063a
001812 e004
001813 2e30
001814 e001
001815 930f
001816 923f
001817 e300
001818 2e30
001819 e006
00181a 943a
00181b f7f1
00181c 943a
00181d 950a
00181e f7d9
00181f 903f
001820 910f
001821 943a
001822 f791
001823 950a
001824 f781
001825 e521
001826 e461
001827 940e 063a
001829 e004
00182a 2e30
00182b e001
00182c 930f
00182d 923f
00182e e300
00182f 2e30
001830 e006
001831 943a
001832 f7f1
001833 943a
001834 950a
001835 f7d9
001836 903f
001837 910f
001838 943a
001839 f791
00183a 950a
00183b f781
00183c e420
00183d e461
00183e 940e 063a
001840 e004
001841 2e30
001842 e001
001843 930f
001844 923f
001845 e300
001846 2e30
001847 e006
001848 943a
001849 f7f1
00184a 943a
00184b 950a
00184c f7d9
00184d 903f
00184e 910f
00184f 943a
001850 f791
001851 950a
001852 f781
001853 e326
001854 e461
001855 940e 063a
001857 e004
001858 2e30
001859 e001
00185a 930f
00185b 923f
00185c e300
00185d 2e30
00185e e006
00185f 943a
001860 f7f1
001861 943a
001862 950a
001863 f7d9
001864 903f
001865 910f
001866 943a
001867 f791
001868 950a
001869 f781
00186a e228
00186b ea6a
00186c 940e 063a
00186e e224
00186f ec68
001870 940e 063a                 	CELEBRATE_song
001872 940e 0171
001874 e0ea
001875 e0f4
001876 940e 0523
001878 e1ec
001879 e0f4
00187a e420
00187b 940e 017d
00187d 940e 0523                 	DISPLAY2 strclue1a, strclue1b
00187f ea00
001880 2e30
001881 e100
001882 930f
001883 923f
001884 e300
001885 2e30
001886 e006
001887 943a
001888 f7f1
001889 943a
00188a 950a
00188b f7d9
00188c 903f
00188d 910f
00188e 943a
00188f f791
001890 950a
001891 f781                      	WAIT_MS 4000
001892 940c 0a51                 	jmp main_loop
                                 trivia_lost:
001894 940e 0171
001896 eae0
001897 e0f4
001898 940e 0523
00189a ebe2
00189b e0f4
00189c e420
00189d 940e 017d
00189f 940e 0523                 	DISPLAY2 strlose1, strlose2
0018a1 e323
0018a2 e466
0018a3 940e 063a
0018a5 e30c
0018a6 2e30
0018a7 e001
0018a8 930f
0018a9 923f
0018aa e300
0018ab 2e30
0018ac e006
0018ad 943a
0018ae f7f1
0018af 943a
0018b0 950a
0018b1 f7d9
0018b2 903f
0018b3 910f
0018b4 943a
0018b5 f791
0018b6 950a
0018b7 f781
0018b8 e224
0018b9 e466
0018ba 940e 063a
0018bc e50a
0018bd 2e30
0018be e001
0018bf 930f
0018c0 923f
0018c1 e300
0018c2 2e30
0018c3 e006
0018c4 943a
0018c5 f7f1
0018c6 943a
0018c7 950a
0018c8 f7d9
0018c9 903f
0018ca 910f
0018cb 943a
0018cc f791
0018cd 950a
0018ce f781
0018cf e224
0018d0 e466
0018d1 940e 063a
0018d3 e50a
0018d4 2e30
0018d5 e001
0018d6 930f
0018d7 923f
0018d8 e300
0018d9 2e30
0018da e006
0018db 943a
0018dc f7f1
0018dd 943a
0018de 950a
0018df f7d9
0018e0 903f
0018e1 910f
0018e2 943a
0018e3 f791
0018e4 950a
0018e5 f781
0018e6 e224
0018e7 e466
0018e8 940e 063a
0018ea e50a
0018eb 2e30
0018ec e001
0018ed 930f
0018ee 923f
0018ef e300
0018f0 2e30
0018f1 e006
0018f2 943a
0018f3 f7f1
0018f4 943a
0018f5 950a
0018f6 f7d9
0018f7 903f
0018f8 910f
0018f9 943a
0018fa f791
0018fb 950a
0018fc f781
0018fd e224
0018fe e466
0018ff 940e 063a
001901 e004
001902 2e30
001903 e001
001904 930f
001905 923f
001906 e300
001907 2e30
001908 e006
001909 943a
00190a f7f1
00190b 943a
00190c 950a
00190d f7d9
00190e 903f
00190f 910f
001910 943a
001911 f791
001912 950a
001913 f781
001914 e226
001915 e466
001916 940e 063a
001918 e004
001919 2e30
00191a e001
00191b 930f
00191c 923f
00191d e300
00191e 2e30
00191f e006
001920 943a
001921 f7f1
001922 943a
001923 950a
001924 f7d9
001925 903f
001926 910f
001927 943a
001928 f791
001929 950a
00192a f781
00192b e22a
00192c e466
00192d 940e 063a
00192f e004
001930 2e30
001931 e001
001932 930f
001933 923f
001934 e300
001935 2e30
001936 e006
001937 943a
001938 f7f1
001939 943a
00193a 950a
00193b f7d9
00193c 903f
00193d 910f
00193e 943a
00193f f791
001940 950a
001941 f781
001942 e320
001943 e86c
001944 940e 063a
001946 eb0c
001947 2e30
001948 e003
001949 930f
00194a 923f
00194b e300
00194c 2e30
00194d e006
00194e 943a
00194f f7f1
001950 943a
001951 950a
001952 f7d9
001953 903f
001954 910f
001955 943a
001956 f791
001957 950a
001958 f781
001959 e320
00195a e664
00195b 940e 063a
00195d e420
00195e e664
00195f 940e 063a
001961 e42c
001962 e664
001963 940e 063a
001965 e326
001966 e664
001967 940e 063a
001969 e320
00196a e664
00196b 940e 063a
00196d e326
00196e e664
00196f 940e 063a
001971 e32c
001972 e664
001973 940e 063a
001975 e326
001976 e664
001977 940e 063a
001979 e32c
00197a e664
00197b 940e 063a
00197d e420
00197e e560
00197f 940e 063a
001981 e428
001982 e36c
001983 940e 063a
001985 e420
001986 e966
001987 940e 063a                 	LOSE_SONG
001989 940c 0a51                 	jmp main_loop
                                 
                                 lava:
00198b 940e 0171
00198d e7e0
00198e e0f3
00198f 940e 0523
001991 e9e4
001992 e0f3
001993 e420
001994 940e 017d
001996 940e 0523                 	DISPLAY2 strwelcome, strlava
001998 ed00
001999 2e30
00199a e008
00199b 930f
00199c 923f
00199d e300
00199e 2e30
00199f e006
0019a0 943a
0019a1 f7f1
0019a2 943a
0019a3 950a
0019a4 f7d9
0019a5 903f
0019a6 910f
0019a7 943a
0019a8 f791
0019a9 950a
0019aa f781                      	WAIT_MS 2000
0019ab 940e 0171
0019ad efea
0019ae e0f3
0019af 940e 0523                 	DISPLAY1 strlava2
0019b1 ed00
0019b2 2e30
0019b3 e008
0019b4 930f
0019b5 923f
0019b6 e300
0019b7 2e30
0019b8 e006
0019b9 943a
0019ba f7f1
0019bb 943a
0019bc 950a
0019bd f7d9
0019be 903f
0019bf 910f
0019c0 943a
0019c1 f791
0019c2 950a
0019c3 f781                      	WAIT_MS 2000
                                 	; start counter of game wins
0019c4 e000
0019c5 2e90                      	_LDI c1, 0x00
0019c6 940e 0171
0019c8 efe2
0019c9 e0f8
0019ca 940e 0523                 	DISPLAY1 strlava3
0019cc ed00
0019cd 2e30
0019ce e008
0019cf 930f
0019d0 923f
0019d1 e300
0019d2 2e30
0019d3 e006
0019d4 943a
0019d5 f7f1
0019d6 943a
0019d7 950a
0019d8 f7d9
0019d9 903f
0019da 910f
0019db 943a
0019dc f791
0019dd 950a
0019de f781                      	WAIT_MS 2000
                                  ; add at least 0.5C
0019df 940e 06af                 	call reset_wire
0019e1 196c                      	sub b0, d0 ;compare final value with intial one
0019e2 097d                      	sbc b1, d1
0019e3 e028                      	ldi a0, 0x08 ; 0x0008 = +0.5 degree. Goal to reach
0019e4 e030                      	ldi a1, 0x00
0019e5 1762                      	cp b0, a0
0019e6 0773                      	cpc b1, a1
0019e7 f00a                      	brmi PC+2
0019e8 940c 19ec                 	jmp win1
0019ea 940c 1a17                 	jmp lost1
                                 win1:
0019ec 940e 0171
0019ee e2e8
0019ef e0f9
0019f0 940e 0523                 	DISPLAY1 strlavawin1
0019f2 ef04
0019f3 2e30
0019f4 e002
0019f5 930f
0019f6 923f
0019f7 e300
0019f8 2e30
0019f9 e006
0019fa 943a
0019fb f7f1
0019fc 943a
0019fd 950a
0019fe f7d9
0019ff 903f
001a00 910f
001a01 943a
001a02 f791
001a03 950a
001a04 f781
001a05 e22d
001a06 e46b
001a07 940e 063a
001a09 e329
001a0a e46b
001a0b 940e 063a
001a0d e22d
001a0e e46b
001a0f 940e 063a
001a11 e329
001a12 940e 063a                 	CORRECT_SONG
001a14 9493                      	inc c1
001a15 940c 1a39                 	jmp task2
                                 lost1:
001a17 940e 0171
001a19 e4ec
001a1a e0f9
001a1b 940e 0523                 	DISPLAY1 strlavalost
001a1d ef04
001a1e 2e30
001a1f e002
001a20 930f
001a21 923f
001a22 e300
001a23 2e30
001a24 e006
001a25 943a
001a26 f7f1
001a27 943a
001a28 950a
001a29 f7d9
001a2a 903f
001a2b 910f
001a2c 943a
001a2d f791
001a2e 950a
001a2f f781
001a30 ec21
001a31 e16e
001a32 940e 063a
001a34 ec21
001a35 940e 063a                 	INCORRECT_SONG
001a37 940c 1a39                 	jmp task2
                                 task2:
001a39 940e 0171
001a3b e0e4
001a3c e0f9
001a3d 940e 0523                 	DISPLAY1 strlava4
001a3f ed00
001a40 2e30
001a41 e008
001a42 930f
001a43 923f
001a44 e300
001a45 2e30
001a46 e006
001a47 943a
001a48 f7f1
001a49 943a
001a4a 950a
001a4b f7d9
001a4c 903f
001a4d 910f
001a4e 943a
001a4f f791
001a50 950a
001a51 f781                      	WAIT_MS 2000
                                  ; add at least 0.5-1C
001a52 940e 06af                 	call reset_wire
001a54 196c                      	sub b0, d0 ;compare final value with intial one
001a55 097d                      	sbc b1, d1
001a56 e028                      	ldi a0, 0x08 ; 0x0008 = +0.5 degree. Goal to reach
001a57 e030                      	ldi a1, 0x00
001a58 1762                      	cp b0, a0
001a59 0773                      	cpc b1, a1
001a5a f1a2                      	brmi lost2a
001a5b e120                      	ldi a0, 0x10 ; 0x0008 = +0.5 degree. Goal to reach
001a5c e030                      	ldi a1, 0x00
001a5d 1b62                      	sub b0, a0
001a5e 0b73                      	sbc b1, a1
001a5f f00a                      	brmi PC+2
001a60 940c 1ab1                 	jmp lost2b
                                 win2:
001a62 940e 015b                 	call LCD_clear
001a64 940e 0171
001a66 e2e8
001a67 e0f9
001a68 940e 0523                 	DISPLAY1 strlavawin1
001a6a ef04
001a6b 2e30
001a6c e002
001a6d 930f
001a6e 923f
001a6f e300
001a70 2e30
001a71 e006
001a72 943a
001a73 f7f1
001a74 943a
001a75 950a
001a76 f7d9
001a77 903f
001a78 910f
001a79 943a
001a7a f791
001a7b 950a
001a7c f781
001a7d e22d
001a7e e46b
001a7f 940e 063a
001a81 e329
001a82 e46b
001a83 940e 063a
001a85 e22d
001a86 e46b
001a87 940e 063a
001a89 e329
001a8a 940e 063a                 	CORRECT_SONG
001a8c 9493                      	inc c1
001a8d 940c 1ad3                 	jmp task3
                                 lost2a:
001a8f 940e 0171
001a91 e4ec
001a92 e0f9
001a93 940e 0523                 	DISPLAY1 strlavalost
001a95 ef04
001a96 2e30
001a97 e002
001a98 930f
001a99 923f
001a9a e300
001a9b 2e30
001a9c e006
001a9d 943a
001a9e f7f1
001a9f 943a
001aa0 950a
001aa1 f7d9
001aa2 903f
001aa3 910f
001aa4 943a
001aa5 f791
001aa6 950a
001aa7 f781
001aa8 ec21
001aa9 e16e
001aaa 940e 063a
001aac ec21
001aad 940e 063a                 	INCORRECT_SONG
001aaf 940c 1ad3                 	jmp task3
                                 lost2b:
001ab1 940e 0171
001ab3 e5ee
001ab4 e0f9
001ab5 940e 0523                 	DISPLAY1 strlavahot
001ab7 ef04
001ab8 2e30
001ab9 e002
001aba 930f
001abb 923f
001abc e300
001abd 2e30
001abe e006
001abf 943a
001ac0 f7f1
001ac1 943a
001ac2 950a
001ac3 f7d9
001ac4 903f
001ac5 910f
001ac6 943a
001ac7 f791
001ac8 950a
001ac9 f781
001aca ec21
001acb e16e
001acc 940e 063a
001ace ec21
001acf 940e 063a                 	INCORRECT_SONG
001ad1 940c 1ad3                 	jmp task3
                                 task3:
001ad3 940e 0171
001ad5 e1e6
001ad6 e0f9
001ad7 940e 0523                 	DISPLAY1 strlava5
001ad9 ed00
001ada 2e30
001adb e008
001adc 930f
001add 923f
001ade e300
001adf 2e30
001ae0 e006
001ae1 943a
001ae2 f7f1
001ae3 943a
001ae4 950a
001ae5 f7d9
001ae6 903f
001ae7 910f
001ae8 943a
001ae9 f791
001aea 950a
001aeb f781                      	WAIT_MS 2000
                                  ; add at least 1C
001aec 940e 06af                 	call reset_wire
001aee 196c                      	sub b0, d0 ;compare final value with intial one
001aef 097d                      	sbc b1, d1
001af0 e120                      	ldi a0, 0x10 ; 0x0010 = +1 degree. Goal to reach
001af1 e030                      	ldi a1, 0x00
001af2 1762                      	cp b0, a0
001af3 0773                      	cpc b1, a1
001af4 f15a                      	brmi lost3
                                 win3:
001af5 940e 0171
001af7 e2e8
001af8 e0f9
001af9 940e 0523                 	DISPLAY1 strlavawin1
001afb ef04
001afc 2e30
001afd e002
001afe 930f
001aff 923f
001b00 e300
001b01 2e30
001b02 e006
001b03 943a
001b04 f7f1
001b05 943a
001b06 950a
001b07 f7d9
001b08 903f
001b09 910f
001b0a 943a
001b0b f791
001b0c 950a
001b0d f781
001b0e e22d
001b0f e46b
001b10 940e 063a
001b12 e329
001b13 e46b
001b14 940e 063a
001b16 e22d
001b17 e46b
001b18 940e 063a
001b1a e329
001b1b 940e 063a                 	CORRECT_SONG
001b1d 9493                      	inc c1
001b1e 940c 1b42                 	jmp end_game
                                 lost3:
001b20 940e 0171
001b22 e4ec
001b23 e0f9
001b24 940e 0523                 	DISPLAY1 strlavalost
001b26 ef04
001b27 2e30
001b28 e002
001b29 930f
001b2a 923f
001b2b e300
001b2c 2e30
001b2d e006
001b2e 943a
001b2f f7f1
001b30 943a
001b31 950a
001b32 f7d9
001b33 903f
001b34 910f
001b35 943a
001b36 f791
001b37 950a
001b38 f781
001b39 ec21
001b3a e16e
001b3b 940e 063a
001b3d ec21
001b3e 940e 063a                 	INCORRECT_SONG
001b40 940c 1b42                 	jmp end_game
                                 end_game:
001b42 e002                      	ldi w, 0x02
001b43 1690                      	cp c1, w
001b44 f410                      	brsh lava_won
001b45 940c 1d3b                 	jmp lava_lost
                                 lava_won:
001b47 940e 0171
001b49 e2e8
001b4a e0f9
001b4b 940e 0523
001b4d e3ea
001b4e e0f9
001b4f e420
001b50 940e 017d
001b52 940e 0523                     DISPLAY2 strlavawin1, strlavawin2
001b54 e620
001b55 e461
001b56 940e 063a
001b58 e004
001b59 2e30
001b5a e001
001b5b 930f
001b5c 923f
001b5d e300
001b5e 2e30
001b5f e006
001b60 943a
001b61 f7f1
001b62 943a
001b63 950a
001b64 f7d9
001b65 903f
001b66 910f
001b67 943a
001b68 f791
001b69 950a
001b6a f781
001b6b e820
001b6c e461
001b6d 940e 063a
001b6f e004
001b70 2e30
001b71 e001
001b72 930f
001b73 923f
001b74 e300
001b75 2e30
001b76 e006
001b77 943a
001b78 f7f1
001b79 943a
001b7a 950a
001b7b f7d9
001b7c 903f
001b7d 910f
001b7e 943a
001b7f f791
001b80 950a
001b81 f781
001b82 e620
001b83 e461
001b84 940e 063a
001b86 e004
001b87 2e30
001b88 e001
001b89 930f
001b8a 923f
001b8b e300
001b8c 2e30
001b8d e006
001b8e 943a
001b8f f7f1
001b90 943a
001b91 950a
001b92 f7d9
001b93 903f
001b94 910f
001b95 943a
001b96 f791
001b97 950a
001b98 f781
001b99 e42c
001b9a e461
001b9b 940e 063a
001b9d e004
001b9e 2e30
001b9f e001
001ba0 930f
001ba1 923f
001ba2 e300
001ba3 2e30
001ba4 e006
001ba5 943a
001ba6 f7f1
001ba7 943a
001ba8 950a
001ba9 f7d9
001baa 903f
001bab 910f
001bac 943a
001bad f791
001bae 950a
001baf f781
001bb0 e420
001bb1 e461
001bb2 940e 063a
001bb4 e004
001bb5 2e30
001bb6 e001
001bb7 930f
001bb8 923f
001bb9 e300
001bba 2e30
001bbb e006
001bbc 943a
001bbd f7f1
001bbe 943a
001bbf 950a
001bc0 f7d9
001bc1 903f
001bc2 910f
001bc3 943a
001bc4 f791
001bc5 950a
001bc6 f781
001bc7 e320
001bc8 e461
001bc9 940e 063a
001bcb e004
001bcc 2e30
001bcd e001
001bce 930f
001bcf 923f
001bd0 e300
001bd1 2e30
001bd2 e006
001bd3 943a
001bd4 f7f1
001bd5 943a
001bd6 950a
001bd7 f7d9
001bd8 903f
001bd9 910f
001bda 943a
001bdb f791
001bdc 950a
001bdd f781
001bde e226
001bdf ea6a
001be0 940e 063a
001be2 e320
001be3 ea6a
001be4 940e 063a
001be6 e302
001be7 2e30
001be8 e001
001be9 930f
001bea 923f
001beb e300
001bec 2e30
001bed e006
001bee 943a
001bef f7f1
001bf0 943a
001bf1 950a
001bf2 f7d9
001bf3 903f
001bf4 910f
001bf5 943a
001bf6 f791
001bf7 950a
001bf8 f781
001bf9 e52b
001bfa e461
001bfb 940e 063a
001bfd e004
001bfe 2e30
001bff e001
001c00 930f
001c01 923f
001c02 e300
001c03 2e30
001c04 e006
001c05 943a
001c06 f7f1
001c07 943a
001c08 950a
001c09 f7d9
001c0a 903f
001c0b 910f
001c0c 943a
001c0d f791
001c0e 950a
001c0f f781
001c10 e729
001c11 e461
001c12 940e 063a
001c14 e004
001c15 2e30
001c16 e001
001c17 930f
001c18 923f
001c19 e300
001c1a 2e30
001c1b e006
001c1c 943a
001c1d f7f1
001c1e 943a
001c1f 950a
001c20 f7d9
001c21 903f
001c22 910f
001c23 943a
001c24 f791
001c25 950a
001c26 f781
001c27 e52b
001c28 e461
001c29 940e 063a
001c2b e004
001c2c 2e30
001c2d e001
001c2e 930f
001c2f 923f
001c30 e300
001c31 2e30
001c32 e006
001c33 943a
001c34 f7f1
001c35 943a
001c36 950a
001c37 f7d9
001c38 903f
001c39 910f
001c3a 943a
001c3b f791
001c3c 950a
001c3d f781
001c3e e428
001c3f e461
001c40 940e 063a
001c42 e004
001c43 2e30
001c44 e001
001c45 930f
001c46 923f
001c47 e300
001c48 2e30
001c49 e006
001c4a 943a
001c4b f7f1
001c4c 943a
001c4d 950a
001c4e f7d9
001c4f 903f
001c50 910f
001c51 943a
001c52 f791
001c53 950a
001c54 f781
001c55 e12e
001c56 e461
001c57 940e 063a
001c59 e004
001c5a 2e30
001c5b e001
001c5c 930f
001c5d 923f
001c5e e300
001c5f 2e30
001c60 e006
001c61 943a
001c62 f7f1
001c63 943a
001c64 950a
001c65 f7d9
001c66 903f
001c67 910f
001c68 943a
001c69 f791
001c6a 950a
001c6b f781
001c6c e22d
001c6d e461
001c6e 940e 063a
001c70 e004
001c71 2e30
001c72 e001
001c73 930f
001c74 923f
001c75 e300
001c76 2e30
001c77 e006
001c78 943a
001c79 f7f1
001c7a 943a
001c7b 950a
001c7c f7d9
001c7d 903f
001c7e 910f
001c7f 943a
001c80 f791
001c81 950a
001c82 f781
001c83 e224
001c84 ea6a
001c85 940e 063a
001c87 e22d
001c88 ea6a
001c89 940e 063a
001c8b e302
001c8c 2e30
001c8d e001
001c8e 930f
001c8f 923f
001c90 e300
001c91 2e30
001c92 e006
001c93 943a
001c94 f7f1
001c95 943a
001c96 950a
001c97 f7d9
001c98 903f
001c99 910f
001c9a 943a
001c9b f791
001c9c 950a
001c9d f781
001c9e e521
001c9f e461
001ca0 940e 063a
001ca2 e004
001ca3 2e30
001ca4 e001
001ca5 930f
001ca6 923f
001ca7 e300
001ca8 2e30
001ca9 e006
001caa 943a
001cab f7f1
001cac 943a
001cad 950a
001cae f7d9
001caf 903f
001cb0 910f
001cb1 943a
001cb2 f791
001cb3 950a
001cb4 f781
001cb5 e62c
001cb6 e461
001cb7 940e 063a
001cb9 e004
001cba 2e30
001cbb e001
001cbc 930f
001cbd 923f
001cbe e300
001cbf 2e30
001cc0 e006
001cc1 943a
001cc2 f7f1
001cc3 943a
001cc4 950a
001cc5 f7d9
001cc6 903f
001cc7 910f
001cc8 943a
001cc9 f791
001cca 950a
001ccb f781
001ccc e521
001ccd e461
001cce 940e 063a
001cd0 e004
001cd1 2e30
001cd2 e001
001cd3 930f
001cd4 923f
001cd5 e300
001cd6 2e30
001cd7 e006
001cd8 943a
001cd9 f7f1
001cda 943a
001cdb 950a
001cdc f7d9
001cdd 903f
001cde 910f
001cdf 943a
001ce0 f791
001ce1 950a
001ce2 f781
001ce3 e420
001ce4 e461
001ce5 940e 063a
001ce7 e004
001ce8 2e30
001ce9 e001
001cea 930f
001ceb 923f
001cec e300
001ced 2e30
001cee e006
001cef 943a
001cf0 f7f1
001cf1 943a
001cf2 950a
001cf3 f7d9
001cf4 903f
001cf5 910f
001cf6 943a
001cf7 f791
001cf8 950a
001cf9 f781
001cfa e326
001cfb e461
001cfc 940e 063a
001cfe e004
001cff 2e30
001d00 e001
001d01 930f
001d02 923f
001d03 e300
001d04 2e30
001d05 e006
001d06 943a
001d07 f7f1
001d08 943a
001d09 950a
001d0a f7d9
001d0b 903f
001d0c 910f
001d0d 943a
001d0e f791
001d0f 950a
001d10 f781
001d11 e228
001d12 ea6a
001d13 940e 063a
001d15 e224
001d16 ec68
001d17 940e 063a                 	CELEBRATE_song
001d19 940e 0171
001d1b e3e0
001d1c e0f4
001d1d 940e 0523
001d1f e4e2
001d20 e0f4
001d21 e420
001d22 940e 017d
001d24 940e 0523                 	DISPLAY2 strclue2a, strclue2b
001d26 ea00
001d27 2e30
001d28 e100
001d29 930f
001d2a 923f
001d2b e300
001d2c 2e30
001d2d e006
001d2e 943a
001d2f f7f1
001d30 943a
001d31 950a
001d32 f7d9
001d33 903f
001d34 910f
001d35 943a
001d36 f791
001d37 950a
001d38 f781                      	WAIT_MS 4000
001d39 940c 0a51                 	jmp main_loop
                                 lava_lost:
001d3b 940e 0171
001d3d eae0
001d3e e0f4
001d3f 940e 0523
001d41 ebe2
001d42 e0f4
001d43 e420
001d44 940e 017d
001d46 940e 0523                 	DISPLAY2 strlose1, strlose2
001d48 e323
001d49 e466
001d4a 940e 063a
001d4c e30c
001d4d 2e30
001d4e e001
001d4f 930f
001d50 923f
001d51 e300
001d52 2e30
001d53 e006
001d54 943a
001d55 f7f1
001d56 943a
001d57 950a
001d58 f7d9
001d59 903f
001d5a 910f
001d5b 943a
001d5c f791
001d5d 950a
001d5e f781
001d5f e224
001d60 e466
001d61 940e 063a
001d63 e50a
001d64 2e30
001d65 e001
001d66 930f
001d67 923f
001d68 e300
001d69 2e30
001d6a e006
001d6b 943a
001d6c f7f1
001d6d 943a
001d6e 950a
001d6f f7d9
001d70 903f
001d71 910f
001d72 943a
001d73 f791
001d74 950a
001d75 f781
001d76 e224
001d77 e466
001d78 940e 063a
001d7a e50a
001d7b 2e30
001d7c e001
001d7d 930f
001d7e 923f
001d7f e300
001d80 2e30
001d81 e006
001d82 943a
001d83 f7f1
001d84 943a
001d85 950a
001d86 f7d9
001d87 903f
001d88 910f
001d89 943a
001d8a f791
001d8b 950a
001d8c f781
001d8d e224
001d8e e466
001d8f 940e 063a
001d91 e50a
001d92 2e30
001d93 e001
001d94 930f
001d95 923f
001d96 e300
001d97 2e30
001d98 e006
001d99 943a
001d9a f7f1
001d9b 943a
001d9c 950a
001d9d f7d9
001d9e 903f
001d9f 910f
001da0 943a
001da1 f791
001da2 950a
001da3 f781
001da4 e224
001da5 e466
001da6 940e 063a
001da8 e004
001da9 2e30
001daa e001
001dab 930f
001dac 923f
001dad e300
001dae 2e30
001daf e006
001db0 943a
001db1 f7f1
001db2 943a
001db3 950a
001db4 f7d9
001db5 903f
001db6 910f
001db7 943a
001db8 f791
001db9 950a
001dba f781
001dbb e226
001dbc e466
001dbd 940e 063a
001dbf e004
001dc0 2e30
001dc1 e001
001dc2 930f
001dc3 923f
001dc4 e300
001dc5 2e30
001dc6 e006
001dc7 943a
001dc8 f7f1
001dc9 943a
001dca 950a
001dcb f7d9
001dcc 903f
001dcd 910f
001dce 943a
001dcf f791
001dd0 950a
001dd1 f781
001dd2 e22a
001dd3 e466
001dd4 940e 063a
001dd6 e004
001dd7 2e30
001dd8 e001
001dd9 930f
001dda 923f
001ddb e300
001ddc 2e30
001ddd e006
001dde 943a
001ddf f7f1
001de0 943a
001de1 950a
001de2 f7d9
001de3 903f
001de4 910f
001de5 943a
001de6 f791
001de7 950a
001de8 f781
001de9 e320
001dea e86c
001deb 940e 063a
001ded eb0c
001dee 2e30
001def e003
001df0 930f
001df1 923f
001df2 e300
001df3 2e30
001df4 e006
001df5 943a
001df6 f7f1
001df7 943a
001df8 950a
001df9 f7d9
001dfa 903f
001dfb 910f
001dfc 943a
001dfd f791
001dfe 950a
001dff f781
001e00 e320
001e01 e664
001e02 940e 063a
001e04 e420
001e05 e664
001e06 940e 063a
001e08 e42c
001e09 e664
001e0a 940e 063a
001e0c e326
001e0d e664
001e0e 940e 063a
001e10 e320
001e11 e664
001e12 940e 063a
001e14 e326
001e15 e664
001e16 940e 063a
001e18 e32c
001e19 e664
001e1a 940e 063a
001e1c e326
001e1d e664
001e1e 940e 063a
001e20 e32c
001e21 e664
001e22 940e 063a
001e24 e420
001e25 e560
001e26 940e 063a
001e28 e428
001e29 e36c
001e2a 940e 063a
001e2c e420
001e2d e966
001e2e 940e 063a                 	LOSE_SONG
001e30 940c 0a51                 	jmp main_loop
                                 
                                 
                                 dance:
                                 sequence1:
001e32 940e 0171
001e34 e7e0
001e35 e0f3
001e36 940e 0523
001e38 eae6
001e39 e0f3
001e3a e420
001e3b 940e 017d
001e3d 940e 0523                 	DISPLAY2 strwelcome, strdance
001e3f ed00
001e40 2e30
001e41 e008
001e42 930f
001e43 923f
001e44 e300
001e45 2e30
001e46 e006
001e47 943a
001e48 f7f1
001e49 943a
001e4a 950a
001e4b f7d9
001e4c 903f
001e4d 910f
001e4e 943a
001e4f f791
001e50 950a
001e51 f781                      	WAIT_MS 2000
001e52 940e 0171
001e54 e7e0
001e55 e0f9
001e56 940e 0523
001e58 e8e0
001e59 e0f9
001e5a e420
001e5b 940e 017d
001e5d 940e 0523                 	DISPLAY2 strdance2, strdance3
001e5f ed00
001e60 2e30
001e61 e008
001e62 930f
001e63 923f
001e64 e300
001e65 2e30
001e66 e006
001e67 943a
001e68 f7f1
001e69 943a
001e6a 950a
001e6b f7d9
001e6c 903f
001e6d 910f
001e6e 943a
001e6f f791
001e70 950a
001e71 f781                      	WAIT_MS 2000
001e72 940e 0171
001e74 e9e0
001e75 e0f9
001e76 940e 0523
001e78 eae2
001e79 e0f9
001e7a e420
001e7b 940e 017d
001e7d 940e 0523                 	DISPLAY2 strdance4, strdance5
001e7f ed00
001e80 2e30
001e81 e008
001e82 930f
001e83 923f
001e84 e300
001e85 2e30
001e86 e006
001e87 943a
001e88 f7f1
001e89 943a
001e8a 950a
001e8b f7d9
001e8c 903f
001e8d 910f
001e8e 943a
001e8f f791
001e90 950a
001e91 f781                      	WAIT_MS 2000
001e92 940e 0171
001e94 ebe4
001e95 e0f9
001e96 940e 0523
001e98 e1e0
001e99 e0fa
001e9a e420
001e9b 940e 017d
001e9d 940e 0523                 	DISPLAY2 strdance_game1, strdance_
001e9f ed00
001ea0 2e30
001ea1 e008
001ea2 930f
001ea3 923f
001ea4 e300
001ea5 2e30
001ea6 e006
001ea7 943a
001ea8 f7f1
001ea9 943a
001eaa 950a
001eab f7d9
001eac 903f
001ead 910f
001eae 943a
001eaf f791
001eb0 950a
001eb1 f781                      	WAIT_MS 2000
001eb2 940e 015b                 	call LCD_clear
001eb4 e40f
001eb5 2e40
001eb6 e001
001eb7 2e50
001eb8 940e 052b                 	PRINTF LCD
001eba 2a2a
001ebb 2a2a
001ebc 2a2a
001ebd 2a2a
001ebe 2a2a
001ebf 2a2a
001ec0 2a2a
001ec1 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(439): warning: .cseg .db misalignment - padding zero byte
001ec2 0000                      .db	"****************",0
001ec3 e420
001ec4 940e 017d                 	CA LCD_pos, $40
001ec6 e40f
001ec7 2e40
001ec8 e001
001ec9 2e50
001eca 940e 052b                 	PRINTF LCD
001ecc 2a2a
001ecd 2a2a
001ece 2a2a
001ecf 2a2a
001ed0 2a2a
001ed1 2a2a
001ed2 2a2a
001ed3 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(442): warning: .cseg .db misalignment - padding zero byte
001ed4 0000                      .db	"****************",0
001ed5 e000
001ed6 2e90                      	_LDI c1, 0 ; counter for each game
001ed7 e000
001ed8 2ea0                      	_LDI c2, 0 ; overall counter
001ed9 940e 0113                 	call reset_kpd
001edb 940e 259f                 	call check_reset
001edd 94e8
001ede ece6
001edf e0f9
001ee0 95c8
001ee1 1520
001ee2 f409
001ee3 9468                      	COMPARE game1answer1, a0
001ee4 f40e                      	brtc PC+2
001ee5 9493                      	inc c1
001ee6 e420
001ee7 940e 017d                 	CA LCD_pos, $40
001ee9 e40f
001eea 2e40
001eeb e001
001eec 2e50
001eed 940e 052b                 	PRINTF LCD
001eef 2a2a
001ef0 2a2a
001ef1 2a2a
001ef2 1685
001ef3 2a2a
001ef4 2a2a
001ef5 2a2a
001ef6 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(452): warning: .cseg .db misalignment - padding zero byte
001ef7 0000                      .db	"******",FSTR,b,"********",0
001ef8 e427
001ef9 940e 017d                 	CA LCD_pos, $47 
001efb 940e 0113                 	call reset_kpd
001efd 940e 259f                 	call check_reset
001eff 94e8
001f00 ece8
001f01 e0f9
001f02 95c8
001f03 1520
001f04 f409
001f05 9468                      	COMPARE game1answer2, a0
001f06 f40e                      	brtc PC+2
001f07 9493                      	inc c1
001f08 e40f
001f09 2e40
001f0a e001
001f0b 2e50
001f0c 940e 052b                 	PRINTF LCD
001f0e 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(460): warning: .cseg .db misalignment - padding zero byte
001f0f 0000                      .db	FSTR,b,0
001f10 e428
001f11 940e 017d                 	CA LCD_pos, $48 
001f13 940e 0113                 	call reset_kpd
001f15 940e 259f                 	call check_reset
001f17 94e8
001f18 ecea
001f19 e0f9
001f1a 95c8
001f1b 1520
001f1c f409
001f1d 9468                      	COMPARE game1answer3, a0
001f1e f40e                      	brtc PC+2
001f1f 9493                      	inc c1
001f20 e40f
001f21 2e40
001f22 e001
001f23 2e50
001f24 940e 052b                 	PRINTF LCD
001f26 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(468): warning: .cseg .db misalignment - padding zero byte
001f27 0000                      .db	FSTR,b,0
001f28 ed00
001f29 2e30
001f2a e008
001f2b 930f
001f2c 923f
001f2d e300
001f2e 2e30
001f2f e006
001f30 943a
001f31 f7f1
001f32 943a
001f33 950a
001f34 f7d9
001f35 903f
001f36 910f
001f37 943a
001f38 f791
001f39 950a
001f3a f781                      	WAIT_MS 2000
001f3b e003
001f3c 1690                      	_CPI c1, 3
001f3d f411                      	brne lose_1
001f3e 940c 1f5b                 	jmp win_1
                                 lose_1:
001f40 940e 0171
001f42 ece8
001f43 e0f3
001f44 940e 0523                 	DISPLAY1 strfalse
001f46 ed00
001f47 2e30
001f48 e008
001f49 930f
001f4a 923f
001f4b e300
001f4c 2e30
001f4d e006
001f4e 943a
001f4f f7f1
001f50 943a
001f51 950a
001f52 f7d9
001f53 903f
001f54 910f
001f55 943a
001f56 f791
001f57 950a
001f58 f781                      	WAIT_MS 2000
001f59 940c 1f77                 	jmp sequence2
                                 win_1:
001f5b 940e 0171
001f5d ebe6
001f5e e0f3
001f5f 940e 0523                 	DISPLAY1 strcorrect
001f61 ed00
001f62 2e30
001f63 e008
001f64 930f
001f65 923f
001f66 e300
001f67 2e30
001f68 e006
001f69 943a
001f6a f7f1
001f6b 943a
001f6c 950a
001f6d f7d9
001f6e 903f
001f6f 910f
001f70 943a
001f71 f791
001f72 950a
001f73 f781                      	WAIT_MS 2000
001f74 94a3                      	inc c2
001f75 940c 1f77                 	jmp sequence2
                                 sequence2:
001f77 e000
001f78 2e90                      	_LDI c1, 0 ; counter for each game
001f79 940e 0171
001f7b e9e0
001f7c e0f9
001f7d 940e 0523
001f7f eae2
001f80 e0f9
001f81 e420
001f82 940e 017d
001f84 940e 0523                 	DISPLAY2 strdance4, strdance5
001f86 ed00
001f87 2e30
001f88 e008
001f89 930f
001f8a 923f
001f8b e300
001f8c 2e30
001f8d e006
001f8e 943a
001f8f f7f1
001f90 943a
001f91 950a
001f92 f7d9
001f93 903f
001f94 910f
001f95 943a
001f96 f791
001f97 950a
001f98 f781                      	WAIT_MS 2000
001f99 940e 0171
001f9b ecec
001f9c e0f9
001f9d 940e 0523
001f9f e1e0
001fa0 e0fa
001fa1 e420
001fa2 940e 017d
001fa4 940e 0523                 	DISPLAY2 strdance_game2, strdance_
001fa6 ed00
001fa7 2e30
001fa8 e008
001fa9 930f
001faa 923f
001fab e300
001fac 2e30
001fad e006
001fae 943a
001faf f7f1
001fb0 943a
001fb1 950a
001fb2 f7d9
001fb3 903f
001fb4 910f
001fb5 943a
001fb6 f791
001fb7 950a
001fb8 f781                      	WAIT_MS 2000
001fb9 940e 015b                 	call LCD_clear
001fbb e40f
001fbc 2e40
001fbd e001
001fbe 2e50
001fbf 940e 052b                 	PRINTF LCD
001fc1 2a2a
001fc2 2a2a
001fc3 2a2a
001fc4 2a2a
001fc5 2a2a
001fc6 2a2a
001fc7 2a2a
001fc8 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(490): warning: .cseg .db misalignment - padding zero byte
001fc9 0000                      .db	"****************",0
001fca e420
001fcb 940e 017d                 	CA LCD_pos, $40
001fcd e40f
001fce 2e40
001fcf e001
001fd0 2e50
001fd1 940e 052b                 	PRINTF LCD
001fd3 2a2a
001fd4 2a2a
001fd5 2a2a
001fd6 2a2a
001fd7 2a2a
001fd8 2a2a
001fd9 2a2a
001fda 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(493): warning: .cseg .db misalignment - padding zero byte
001fdb 0000                      .db	"****************",0
001fdc 940e 0113                 	call reset_kpd
001fde 940e 259f                 	call check_reset
001fe0 94e8
001fe1 edee
001fe2 e0f9
001fe3 95c8
001fe4 1520
001fe5 f409
001fe6 9468                      	COMPARE game2answer1, a0
001fe7 f40e                      	brtc PC+2
001fe8 9493                      	inc c1
001fe9 e420
001fea 940e 017d                 	CA LCD_pos, $40
001fec e40f
001fed 2e40
001fee e001
001fef 2e50
001ff0 940e 052b                 	PRINTF LCD
001ff2 2a2a
001ff3 2a2a
001ff4 852a
001ff5 2a16
001ff6 2a2a
001ff7 2a2a
001ff8 2a2a
001ff9 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(501): warning: .cseg .db misalignment - padding zero byte
001ffa 0000                      .db	"*****",FSTR,b,"*********",0
001ffb e426
001ffc 940e 017d                 	CA LCD_pos, $46
001ffe 940e 0113                 	call reset_kpd
002000 940e 259f                 	call check_reset
002002 94e8
002003 eee0
002004 e0f9
002005 95c8
002006 1520
002007 f409
002008 9468                      	COMPARE game2answer2, a0
002009 f40e                      	brtc PC+2
00200a 9493                      	inc c1
00200b e40f
00200c 2e40
00200d e001
00200e 2e50
00200f 940e 052b                 	PRINTF LCD
002011 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(509): warning: .cseg .db misalignment - padding zero byte
002012 0000                      .db	FSTR,b,0
002013 e427
002014 940e 017d                 	CA LCD_pos, $47 
002016 940e 0113                 	call reset_kpd
002018 940e 259f                 	call check_reset
00201a 94e8
00201b eee2
00201c e0f9
00201d 95c8
00201e 1520
00201f f409
002020 9468                      	COMPARE game2answer3, a0
002021 f40e                      	brtc PC+2
002022 9493                      	inc c1
002023 e40f
002024 2e40
002025 e001
002026 2e50
002027 940e 052b                 	PRINTF LCD
002029 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(517): warning: .cseg .db misalignment - padding zero byte
00202a 0000                      .db	FSTR,b,0
00202b e428
00202c 940e 017d                 	CA LCD_pos, $48 
00202e 940e 0113                 	call reset_kpd
002030 940e 259f                 	call check_reset
002032 94e8
002033 eee4
002034 e0f9
002035 95c8
002036 1520
002037 f409
002038 9468                      	COMPARE game2answer4, a0
002039 f40e                      	brtc PC+2
00203a 9493                      	inc c1
00203b e40f
00203c 2e40
00203d e001
00203e 2e50
00203f 940e 052b                 	PRINTF LCD
002041 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(525): warning: .cseg .db misalignment - padding zero byte
002042 0000                      .db	FSTR,b,0
002043 e429
002044 940e 017d                 	CA LCD_pos, $49 
002046 940e 0113                 	call reset_kpd
002048 940e 259f                 	call check_reset
00204a 94e8
00204b eee6
00204c e0f9
00204d 95c8
00204e 1520
00204f f409
002050 9468                      	COMPARE game2answer5, a0
002051 f40e                      	brtc PC+2
002052 9493                      	inc c1
002053 e40f
002054 2e40
002055 e001
002056 2e50
002057 940e 052b                 	PRINTF LCD
002059 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(533): warning: .cseg .db misalignment - padding zero byte
00205a 0000                      .db	FSTR,b,0
00205b e42a
00205c 940e 017d                 CA LCD_pos, $4a 
00205e 940e 0113                 	call reset_kpd
002060 940e 259f                 	call check_reset
002062 94e8
002063 eee8
002064 e0f9
002065 95c8
002066 1520
002067 f409
002068 9468                      	COMPARE game2answer6, a0
002069 f40e                      	brtc PC+2
00206a 9493                      	inc c1
00206b e40f
00206c 2e40
00206d e001
00206e 2e50
00206f 940e 052b                 	PRINTF LCD
002071 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(541): warning: .cseg .db misalignment - padding zero byte
002072 0000                      .db	FSTR,b,0
002073 ed00
002074 2e30
002075 e008
002076 930f
002077 923f
002078 e300
002079 2e30
00207a e006
00207b 943a
00207c f7f1
00207d 943a
00207e 950a
00207f f7d9
002080 903f
002081 910f
002082 943a
002083 f791
002084 950a
002085 f781                      	WAIT_MS 2000
002086 e006
002087 1690                      	_CPI c1, 6
002088 f411                      	brne lose_2
002089 940c 20a6                 	jmp win_2
                                 lose_2:
00208b 940e 0171
00208d ece8
00208e e0f3
00208f 940e 0523                 	DISPLAY1 strfalse
002091 ed00
002092 2e30
002093 e008
002094 930f
002095 923f
002096 e300
002097 2e30
002098 e006
002099 943a
00209a f7f1
00209b 943a
00209c 950a
00209d f7d9
00209e 903f
00209f 910f
0020a0 943a
0020a1 f791
0020a2 950a
0020a3 f781                      	WAIT_MS 2000
0020a4 940c 20c2                 	jmp sequence3
                                 win_2:
0020a6 940e 0171
0020a8 ebe6
0020a9 e0f3
0020aa 940e 0523                 	DISPLAY1 strcorrect
0020ac ed00
0020ad 2e30
0020ae e008
0020af 930f
0020b0 923f
0020b1 e300
0020b2 2e30
0020b3 e006
0020b4 943a
0020b5 f7f1
0020b6 943a
0020b7 950a
0020b8 f7d9
0020b9 903f
0020ba 910f
0020bb 943a
0020bc f791
0020bd 950a
0020be f781                      	WAIT_MS 2000
0020bf 94a3                      	inc c2
0020c0 940c 20c2                 	jmp sequence3
                                 sequence3:
0020c2 e000
0020c3 2e90                      	_LDI c1, 0 ; counter for each game
0020c4 940e 0171
0020c6 e9e0
0020c7 e0f9
0020c8 940e 0523
0020ca eae2
0020cb e0f9
0020cc e420
0020cd 940e 017d
0020cf 940e 0523                 	DISPLAY2 strdance4, strdance5
0020d1 ed00
0020d2 2e30
0020d3 e008
0020d4 930f
0020d5 923f
0020d6 e300
0020d7 2e30
0020d8 e006
0020d9 943a
0020da f7f1
0020db 943a
0020dc 950a
0020dd f7d9
0020de 903f
0020df 910f
0020e0 943a
0020e1 f791
0020e2 950a
0020e3 f781                      	WAIT_MS 2000
0020e4 940e 0171
0020e6 eeea
0020e7 e0f9
0020e8 940e 0523
0020ea e1e0
0020eb e0fa
0020ec e420
0020ed 940e 017d
0020ef 940e 0523                 	DISPLAY2 strdance_game3, strdance_
0020f1 ed00
0020f2 2e30
0020f3 e008
0020f4 930f
0020f5 923f
0020f6 e300
0020f7 2e30
0020f8 e006
0020f9 943a
0020fa f7f1
0020fb 943a
0020fc 950a
0020fd f7d9
0020fe 903f
0020ff 910f
002100 943a
002101 f791
002102 950a
002103 f781                      	WAIT_MS 2000
002104 940e 015b                 	call LCD_clear
002106 e40f
002107 2e40
002108 e001
002109 2e50
00210a 940e 052b                 	PRINTF LCD
00210c 2a2a
00210d 2a2a
00210e 2a2a
00210f 2a2a
002110 2a2a
002111 2a2a
002112 2a2a
002113 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(563): warning: .cseg .db misalignment - padding zero byte
002114 0000                      .db	"****************",0
002115 e420
002116 940e 017d                 	CA LCD_pos, $40
002118 e40f
002119 2e40
00211a e001
00211b 2e50
00211c 940e 052b                 	PRINTF LCD
00211e 2a2a
00211f 2a2a
002120 2a2a
002121 2a2a
002122 2a2a
002123 2a2a
002124 2a2a
002125 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(566): warning: .cseg .db misalignment - padding zero byte
002126 0000                      .db	"****************",0
002127 940e 0113                 	call reset_kpd
002129 940e 259f                 	call check_reset
00212b 94e8
00212c efec
00212d e0f9
00212e 95c8
00212f 1520
002130 f409
002131 9468                      	COMPARE game3answer1, a0
002132 f40e                      	brtc PC+2
002133 9493                      	inc c1
002134 e420
002135 940e 017d                 	CA LCD_pos, $40
002137 e40f
002138 2e40
002139 e001
00213a 2e50
00213b 940e 052b                 	PRINTF LCD
00213d 2a2a
00213e 852a
00213f 2a16
002140 2a2a
002141 2a2a
002142 2a2a
002143 2a2a
002144 2a2a
002145 002a                      .db	"***",FSTR,b,"************",0
002146 e424
002147 940e 017d                 	CA LCD_pos, $44
002149 940e 0113                 	call reset_kpd
00214b 940e 259f                 	call check_reset
00214d 94e8
00214e efee
00214f e0f9
002150 95c8
002151 1520
002152 f409
002153 9468                      	COMPARE game3answer2, a0
002154 f40e                      	brtc PC+2
002155 9493                      	inc c1
002156 e40f
002157 2e40
002158 e001
002159 2e50
00215a 940e 052b                 	PRINTF LCD
00215c 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(582): warning: .cseg .db misalignment - padding zero byte
00215d 0000                      .db	FSTR,b,0
00215e e425
00215f 940e 017d                 	CA LCD_pos, $45 
002161 940e 0113                 	call reset_kpd
002163 940e 259f                 	call check_reset
002165 94e8
002166 e0e0
002167 e0fa
002168 95c8
002169 1520
00216a f409
00216b 9468                      	COMPARE game3answer3, a0
00216c f40e                      	brtc PC+2
00216d 9493                      	inc c1
00216e e40f
00216f 2e40
002170 e001
002171 2e50
002172 940e 052b                 	PRINTF LCD
002174 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(590): warning: .cseg .db misalignment - padding zero byte
002175 0000                      .db	FSTR,b,0
002176 e426
002177 940e 017d                 	CA LCD_pos, $46 
002179 940e 0113                 	call reset_kpd
00217b 940e 259f                 	call check_reset
00217d 94e8
00217e e0e2
00217f e0fa
002180 95c8
002181 1520
002182 f409
002183 9468                      	COMPARE game3answer4, a0
002184 f40e                      	brtc PC+2
002185 9493                      	inc c1
002186 e40f
002187 2e40
002188 e001
002189 2e50
00218a 940e 052b                 	PRINTF LCD
00218c 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(598): warning: .cseg .db misalignment - padding zero byte
00218d 0000                      .db	FSTR,b,0
00218e e427
00218f 940e 017d                 	CA LCD_pos, $47 
002191 940e 0113                 	call reset_kpd
002193 940e 259f                 	call check_reset
002195 94e8
002196 e0e4
002197 e0fa
002198 95c8
002199 1520
00219a f409
00219b 9468                      	COMPARE game3answer5, a0
00219c f40e                      	brtc PC+2
00219d 9493                      	inc c1
00219e e40f
00219f 2e40
0021a0 e001
0021a1 2e50
0021a2 940e 052b                 	PRINTF LCD
0021a4 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(606): warning: .cseg .db misalignment - padding zero byte
0021a5 0000                      .db	FSTR,b,0
0021a6 e428
0021a7 940e 017d                 	CA LCD_pos, $48
0021a9 940e 0113                 	call reset_kpd
0021ab 940e 259f                 	call check_reset
0021ad 94e8
0021ae e0e6
0021af e0fa
0021b0 95c8
0021b1 1520
0021b2 f409
0021b3 9468                      	COMPARE game3answer6, a0
0021b4 f40e                      	brtc PC+2
0021b5 9493                      	inc c1
0021b6 e40f
0021b7 2e40
0021b8 e001
0021b9 2e50
0021ba 940e 052b                 	PRINTF LCD
0021bc 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(614): warning: .cseg .db misalignment - padding zero byte
0021bd 0000                      .db	FSTR,b,0
0021be e429
0021bf 940e 017d                 	CA LCD_pos, $49 
0021c1 940e 0113                 	call reset_kpd
0021c3 940e 259f                 	call check_reset
0021c5 94e8
0021c6 e0e8
0021c7 e0fa
0021c8 95c8
0021c9 1520
0021ca f409
0021cb 9468                      	COMPARE game3answer7, a0
0021cc f40e                      	brtc PC+2
0021cd 9493                      	inc c1
0021ce e40f
0021cf 2e40
0021d0 e001
0021d1 2e50
0021d2 940e 052b                 	PRINTF LCD
0021d4 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(622): warning: .cseg .db misalignment - padding zero byte
0021d5 0000                      .db	FSTR,b,0
0021d6 e42a
0021d7 940e 017d                 	CA LCD_pos, $4a
0021d9 940e 0113                 	call reset_kpd
0021db 940e 259f                 	call check_reset
0021dd 94e8
0021de e0ea
0021df e0fa
0021e0 95c8
0021e1 1520
0021e2 f409
0021e3 9468                      	COMPARE game3answer8, a0
0021e4 f40e                      	brtc PC+2
0021e5 9493                      	inc c1
0021e6 e40f
0021e7 2e40
0021e8 e001
0021e9 2e50
0021ea 940e 052b                 	PRINTF LCD
0021ec 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(630): warning: .cseg .db misalignment - padding zero byte
0021ed 0000                      .db	FSTR,b,0
0021ee e42b
0021ef 940e 017d                 	CA LCD_pos, $4b
0021f1 940e 0113                 	call reset_kpd
0021f3 940e 259f                 	call check_reset
0021f5 94e8
0021f6 e0ec
0021f7 e0fa
0021f8 95c8
0021f9 1520
0021fa f409
0021fb 9468                      	COMPARE game3answer9, a0
0021fc f40e                      	brtc PC+2
0021fd 9493                      	inc c1
0021fe e40f
0021ff 2e40
002200 e001
002201 2e50
002202 940e 052b                 	PRINTF LCD
002204 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(638): warning: .cseg .db misalignment - padding zero byte
002205 0000                      .db	FSTR,b,0
002206 e42c
002207 940e 017d                 	CA LCD_pos, $4c
002209 940e 0113                 	call reset_kpd
00220b 940e 259f                 	call check_reset
00220d 94e8
00220e e0ee
00220f e0fa
002210 95c8
002211 1520
002212 f409
002213 9468                      	COMPARE game3answer10, a0
002214 f40e                      	brtc PC+2
002215 9493                      	inc c1
002216 e40f
002217 2e40
002218 e001
002219 2e50
00221a 940e 052b                 	PRINTF LCD
00221c 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(646): warning: .cseg .db misalignment - padding zero byte
00221d 0000                      .db	FSTR,b,0
00221e ed00
00221f 2e30
002220 e008
002221 930f
002222 923f
002223 e300
002224 2e30
002225 e006
002226 943a
002227 f7f1
002228 943a
002229 950a
00222a f7d9
00222b 903f
00222c 910f
00222d 943a
00222e f791
00222f 950a
002230 f781                      	WAIT_MS 2000
002231 e00a
002232 1690                      	_CPI c1, 10
002233 f411                      	brne lose_3
002234 940c 2251                 	jmp win_3
                                 lose_3:
002236 940e 0171
002238 ece8
002239 e0f3
00223a 940e 0523                 	DISPLAY1 strfalse
00223c ed00
00223d 2e30
00223e e008
00223f 930f
002240 923f
002241 e300
002242 2e30
002243 e006
002244 943a
002245 f7f1
002246 943a
002247 950a
002248 f7d9
002249 903f
00224a 910f
00224b 943a
00224c f791
00224d 950a
00224e f781                      	WAIT_MS 2000
00224f 940c 226d                 	jmp final_keypad
                                 win_3:
002251 940e 0171
002253 ebe6
002254 e0f3
002255 940e 0523                 	DISPLAY1 strcorrect
002257 ed00
002258 2e30
002259 e008
00225a 930f
00225b 923f
00225c e300
00225d 2e30
00225e e006
00225f 943a
002260 f7f1
002261 943a
002262 950a
002263 f7d9
002264 903f
002265 910f
002266 943a
002267 f791
002268 950a
002269 f781                      	WAIT_MS 2000
00226a 94a3                      	inc c2
00226b 940c 226d                 	jmp final_keypad
                                 final_keypad:
00226d e002
00226e 16a0                      	_CPI c2, 2
00226f f410                      	brsh keypad_won
002270 940c 2466                 	jmp keypad_lost
                                 keypad_won:
002272 940e 0171
002274 e7ee
002275 e0f4
002276 940e 0523
002278 e8ee
002279 e0f4
00227a e420
00227b 940e 017d
00227d 940e 0523                     DISPLAY2 strwin1, strwin2
00227f e620
002280 e461
002281 940e 063a
002283 e004
002284 2e30
002285 e001
002286 930f
002287 923f
002288 e300
002289 2e30
00228a e006
00228b 943a
00228c f7f1
00228d 943a
00228e 950a
00228f f7d9
002290 903f
002291 910f
002292 943a
002293 f791
002294 950a
002295 f781
002296 e820
002297 e461
002298 940e 063a
00229a e004
00229b 2e30
00229c e001
00229d 930f
00229e 923f
00229f e300
0022a0 2e30
0022a1 e006
0022a2 943a
0022a3 f7f1
0022a4 943a
0022a5 950a
0022a6 f7d9
0022a7 903f
0022a8 910f
0022a9 943a
0022aa f791
0022ab 950a
0022ac f781
0022ad e620
0022ae e461
0022af 940e 063a
0022b1 e004
0022b2 2e30
0022b3 e001
0022b4 930f
0022b5 923f
0022b6 e300
0022b7 2e30
0022b8 e006
0022b9 943a
0022ba f7f1
0022bb 943a
0022bc 950a
0022bd f7d9
0022be 903f
0022bf 910f
0022c0 943a
0022c1 f791
0022c2 950a
0022c3 f781
0022c4 e42c
0022c5 e461
0022c6 940e 063a
0022c8 e004
0022c9 2e30
0022ca e001
0022cb 930f
0022cc 923f
0022cd e300
0022ce 2e30
0022cf e006
0022d0 943a
0022d1 f7f1
0022d2 943a
0022d3 950a
0022d4 f7d9
0022d5 903f
0022d6 910f
0022d7 943a
0022d8 f791
0022d9 950a
0022da f781
0022db e420
0022dc e461
0022dd 940e 063a
0022df e004
0022e0 2e30
0022e1 e001
0022e2 930f
0022e3 923f
0022e4 e300
0022e5 2e30
0022e6 e006
0022e7 943a
0022e8 f7f1
0022e9 943a
0022ea 950a
0022eb f7d9
0022ec 903f
0022ed 910f
0022ee 943a
0022ef f791
0022f0 950a
0022f1 f781
0022f2 e320
0022f3 e461
0022f4 940e 063a
0022f6 e004
0022f7 2e30
0022f8 e001
0022f9 930f
0022fa 923f
0022fb e300
0022fc 2e30
0022fd e006
0022fe 943a
0022ff f7f1
002300 943a
002301 950a
002302 f7d9
002303 903f
002304 910f
002305 943a
002306 f791
002307 950a
002308 f781
002309 e226
00230a ea6a
00230b 940e 063a
00230d e320
00230e ea6a
00230f 940e 063a
002311 e302
002312 2e30
002313 e001
002314 930f
002315 923f
002316 e300
002317 2e30
002318 e006
002319 943a
00231a f7f1
00231b 943a
00231c 950a
00231d f7d9
00231e 903f
00231f 910f
002320 943a
002321 f791
002322 950a
002323 f781
002324 e52b
002325 e461
002326 940e 063a
002328 e004
002329 2e30
00232a e001
00232b 930f
00232c 923f
00232d e300
00232e 2e30
00232f e006
002330 943a
002331 f7f1
002332 943a
002333 950a
002334 f7d9
002335 903f
002336 910f
002337 943a
002338 f791
002339 950a
00233a f781
00233b e729
00233c e461
00233d 940e 063a
00233f e004
002340 2e30
002341 e001
002342 930f
002343 923f
002344 e300
002345 2e30
002346 e006
002347 943a
002348 f7f1
002349 943a
00234a 950a
00234b f7d9
00234c 903f
00234d 910f
00234e 943a
00234f f791
002350 950a
002351 f781
002352 e52b
002353 e461
002354 940e 063a
002356 e004
002357 2e30
002358 e001
002359 930f
00235a 923f
00235b e300
00235c 2e30
00235d e006
00235e 943a
00235f f7f1
002360 943a
002361 950a
002362 f7d9
002363 903f
002364 910f
002365 943a
002366 f791
002367 950a
002368 f781
002369 e428
00236a e461
00236b 940e 063a
00236d e004
00236e 2e30
00236f e001
002370 930f
002371 923f
002372 e300
002373 2e30
002374 e006
002375 943a
002376 f7f1
002377 943a
002378 950a
002379 f7d9
00237a 903f
00237b 910f
00237c 943a
00237d f791
00237e 950a
00237f f781
002380 e12e
002381 e461
002382 940e 063a
002384 e004
002385 2e30
002386 e001
002387 930f
002388 923f
002389 e300
00238a 2e30
00238b e006
00238c 943a
00238d f7f1
00238e 943a
00238f 950a
002390 f7d9
002391 903f
002392 910f
002393 943a
002394 f791
002395 950a
002396 f781
002397 e22d
002398 e461
002399 940e 063a
00239b e004
00239c 2e30
00239d e001
00239e 930f
00239f 923f
0023a0 e300
0023a1 2e30
0023a2 e006
0023a3 943a
0023a4 f7f1
0023a5 943a
0023a6 950a
0023a7 f7d9
0023a8 903f
0023a9 910f
0023aa 943a
0023ab f791
0023ac 950a
0023ad f781
0023ae e224
0023af ea6a
0023b0 940e 063a
0023b2 e22d
0023b3 ea6a
0023b4 940e 063a
0023b6 e302
0023b7 2e30
0023b8 e001
0023b9 930f
0023ba 923f
0023bb e300
0023bc 2e30
0023bd e006
0023be 943a
0023bf f7f1
0023c0 943a
0023c1 950a
0023c2 f7d9
0023c3 903f
0023c4 910f
0023c5 943a
0023c6 f791
0023c7 950a
0023c8 f781
0023c9 e521
0023ca e461
0023cb 940e 063a
0023cd e004
0023ce 2e30
0023cf e001
0023d0 930f
0023d1 923f
0023d2 e300
0023d3 2e30
0023d4 e006
0023d5 943a
0023d6 f7f1
0023d7 943a
0023d8 950a
0023d9 f7d9
0023da 903f
0023db 910f
0023dc 943a
0023dd f791
0023de 950a
0023df f781
0023e0 e62c
0023e1 e461
0023e2 940e 063a
0023e4 e004
0023e5 2e30
0023e6 e001
0023e7 930f
0023e8 923f
0023e9 e300
0023ea 2e30
0023eb e006
0023ec 943a
0023ed f7f1
0023ee 943a
0023ef 950a
0023f0 f7d9
0023f1 903f
0023f2 910f
0023f3 943a
0023f4 f791
0023f5 950a
0023f6 f781
0023f7 e521
0023f8 e461
0023f9 940e 063a
0023fb e004
0023fc 2e30
0023fd e001
0023fe 930f
0023ff 923f
002400 e300
002401 2e30
002402 e006
002403 943a
002404 f7f1
002405 943a
002406 950a
002407 f7d9
002408 903f
002409 910f
00240a 943a
00240b f791
00240c 950a
00240d f781
00240e e420
00240f e461
002410 940e 063a
002412 e004
002413 2e30
002414 e001
002415 930f
002416 923f
002417 e300
002418 2e30
002419 e006
00241a 943a
00241b f7f1
00241c 943a
00241d 950a
00241e f7d9
00241f 903f
002420 910f
002421 943a
002422 f791
002423 950a
002424 f781
002425 e326
002426 e461
002427 940e 063a
002429 e004
00242a 2e30
00242b e001
00242c 930f
00242d 923f
00242e e300
00242f 2e30
002430 e006
002431 943a
002432 f7f1
002433 943a
002434 950a
002435 f7d9
002436 903f
002437 910f
002438 943a
002439 f791
00243a 950a
00243b f781
00243c e228
00243d ea6a
00243e 940e 063a
002440 e224
002441 ec68
002442 940e 063a                 	CELEBRATE_song
002444 940e 0171
002446 e5e6
002447 e0f4
002448 940e 0523
00244a e6e8
00244b e0f4
00244c e420
00244d 940e 017d
00244f 940e 0523                 	DISPLAY2 strclue3, strclue3b
002451 ea00
002452 2e30
002453 e100
002454 930f
002455 923f
002456 e300
002457 2e30
002458 e006
002459 943a
00245a f7f1
00245b 943a
00245c 950a
00245d f7d9
00245e 903f
00245f 910f
002460 943a
002461 f791
002462 950a
002463 f781                      	WAIT_MS 4000
002464 940c 0a51                 	jmp main_loop
                                 keypad_lost:
002466 940e 0171
002468 eae0
002469 e0f4
00246a 940e 0523
00246c ebe2
00246d e0f4
00246e e420
00246f 940e 017d
002471 940e 0523                 	DISPLAY2 strlose1, strlose2
002473 e323
002474 e466
002475 940e 063a
002477 e30c
002478 2e30
002479 e001
00247a 930f
00247b 923f
00247c e300
00247d 2e30
00247e e006
00247f 943a
002480 f7f1
002481 943a
002482 950a
002483 f7d9
002484 903f
002485 910f
002486 943a
002487 f791
002488 950a
002489 f781
00248a e224
00248b e466
00248c 940e 063a
00248e e50a
00248f 2e30
002490 e001
002491 930f
002492 923f
002493 e300
002494 2e30
002495 e006
002496 943a
002497 f7f1
002498 943a
002499 950a
00249a f7d9
00249b 903f
00249c 910f
00249d 943a
00249e f791
00249f 950a
0024a0 f781
0024a1 e224
0024a2 e466
0024a3 940e 063a
0024a5 e50a
0024a6 2e30
0024a7 e001
0024a8 930f
0024a9 923f
0024aa e300
0024ab 2e30
0024ac e006
0024ad 943a
0024ae f7f1
0024af 943a
0024b0 950a
0024b1 f7d9
0024b2 903f
0024b3 910f
0024b4 943a
0024b5 f791
0024b6 950a
0024b7 f781
0024b8 e224
0024b9 e466
0024ba 940e 063a
0024bc e50a
0024bd 2e30
0024be e001
0024bf 930f
0024c0 923f
0024c1 e300
0024c2 2e30
0024c3 e006
0024c4 943a
0024c5 f7f1
0024c6 943a
0024c7 950a
0024c8 f7d9
0024c9 903f
0024ca 910f
0024cb 943a
0024cc f791
0024cd 950a
0024ce f781
0024cf e224
0024d0 e466
0024d1 940e 063a
0024d3 e004
0024d4 2e30
0024d5 e001
0024d6 930f
0024d7 923f
0024d8 e300
0024d9 2e30
0024da e006
0024db 943a
0024dc f7f1
0024dd 943a
0024de 950a
0024df f7d9
0024e0 903f
0024e1 910f
0024e2 943a
0024e3 f791
0024e4 950a
0024e5 f781
0024e6 e226
0024e7 e466
0024e8 940e 063a
0024ea e004
0024eb 2e30
0024ec e001
0024ed 930f
0024ee 923f
0024ef e300
0024f0 2e30
0024f1 e006
0024f2 943a
0024f3 f7f1
0024f4 943a
0024f5 950a
0024f6 f7d9
0024f7 903f
0024f8 910f
0024f9 943a
0024fa f791
0024fb 950a
0024fc f781
0024fd e22a
0024fe e466
0024ff 940e 063a
002501 e004
002502 2e30
002503 e001
002504 930f
002505 923f
002506 e300
002507 2e30
002508 e006
002509 943a
00250a f7f1
00250b 943a
00250c 950a
00250d f7d9
00250e 903f
00250f 910f
002510 943a
002511 f791
002512 950a
002513 f781
002514 e320
002515 e86c
002516 940e 063a
002518 eb0c
002519 2e30
00251a e003
00251b 930f
00251c 923f
00251d e300
00251e 2e30
00251f e006
002520 943a
002521 f7f1
002522 943a
002523 950a
002524 f7d9
002525 903f
002526 910f
002527 943a
002528 f791
002529 950a
00252a f781
00252b e320
00252c e664
00252d 940e 063a
00252f e420
002530 e664
002531 940e 063a
002533 e42c
002534 e664
002535 940e 063a
002537 e326
002538 e664
002539 940e 063a
00253b e320
00253c e664
00253d 940e 063a
00253f e326
002540 e664
002541 940e 063a
002543 e32c
002544 e664
002545 940e 063a
002547 e326
002548 e664
002549 940e 063a
00254b e32c
00254c e664
00254d 940e 063a
00254f e420
002550 e560
002551 940e 063a
002553 e428
002554 e36c
002555 940e 063a
002557 e420
002558 e966
002559 940e 063a                 	LOSE_SONG
00255b 940c 0a51                 	jmp main_loop
                                 
                                 end:
00255d 940e 0171
00255f e5ee
002560 e0f5
002561 940e 0523
002563 e7e0
002564 e0f5
002565 e420
002566 940e 017d
002568 940e 0523                 	DISPLAY2 str10, str11
00256a ed00
00256b 2e30
00256c e008
00256d 930f
00256e 923f
00256f e300
002570 2e30
002571 e006
002572 943a
002573 f7f1
002574 943a
002575 950a
002576 f7d9
002577 903f
002578 910f
002579 943a
00257a f791
00257b 950a
00257c f781                      	WAIT_MS 2000
00257d 940e 0171
00257f e2e2
002580 e0fa
002581 940e 0523
002583 e3e4
002584 e0fa
002585 e420
002586 940e 017d
002588 940e 0523                 	DISPLAY2 strcred, strcred2
00258a ed00
00258b 2e30
00258c e008
00258d 930f
00258e 923f
00258f e300
002590 2e30
002591 e006
002592 943a
002593 f7f1
002594 943a
002595 950a
002596 f7d9
002597 903f
002598 910f
002599 943a
00259a f791
00259b 950a
00259c f781                      	WAIT_MS 2000
00259d 940c 0711                 	jmp reset
                                 
                                 check_reset:
00259f 2e82                      	mov c0, a0
0025a0 e108
0025a1 1680                      	_CPI c0, 0x18 ; check if * key pressed
0025a2 f409                      	brne PC+2
0025a3 940c 0711                 	jmp reset


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega128" register use summary:
x  :   6 y  :   0 z  :   0 r0 :  43 r1 :   6 r2 :   6 r3 :1605 r4 :  43 
r5 :  43 r6 :   0 r7 :   0 r8 :  12 r9 :  63 r10:  10 r11:   9 r12:  15 
r13:   4 r14:   8 r15:   4 r16:2667 r17:   1 r18: 535 r19:  49 r20:  28 
r21:  36 r22: 377 r23:  38 r24:   8 r25:  16 r26:   3 r27:   3 r28:   0 
r29:   0 r30: 199 r31: 193 
Registers used: 29 out of 35 (82.9%)

"ATmega128" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   4 adiw  :   6 and   :   4 
andi  :  37 asr   :   2 bclr  :   0 bld   :   2 brbc  :   0 brbs  :   0 
brcc  :   5 brcs  :   0 break :   0 breq  :  52 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   5 
brne  :1008 brpl  :   1 brsh  :   4 brtc  :  38 brts  :  10 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   6 call  : 800 cbi   :   7 cbr   :   0 
clc   :   1 clh   :   0 cli   :   0 cln   :   0 clr   :  55 cls   :   0 
clt   :  34 clv   :   0 clz   :   0 com   :   8 cp    :  46 cpc   :   6 
cpi   :  49 cpse  :   0 dec   :1156 elpm  :   0 eor   :   1 fmul  :   0 
fmuls :   0 fmulsu:   0 icall :   1 ijmp  :   1 in    :  10 inc   :  41 
jmp   : 104 ld    :   6 ldd   :   0 ldi   :2113 lds   :   3 lpm   : 117 
lsl   :   1 lsr   :   3 mov   : 638 movw  :   0 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   8 or    :   0 ori   :   2 out   :  21 
pop   : 483 push  : 482 rcall :  50 ret   :  35 reti  :   2 rjmp  :  48 
rol   :  10 ror   :  17 sbc   :   9 sbci  :   1 sbi   :   6 sbic  :   0 
sbis  :   1 sbiw  :   0 sbr   :   1 sbrc  :  23 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   2 sen   :   0 ser   :   0 ses   :   0 set   :  34 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 
sts   :   3 sub   :  19 subi  :  10 swap  :   4 tst   :  15 wdr   :   0 

Instructions used: 62 out of 114 (54.4%)

"ATmega128" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x004b4c  17006   2226  19232  131072  14.7%
[.dseg] 0x000100 0x000100      0      0      0    4096   0.0%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 153 warnings
