/*
 * Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
 * 
 * On Tue Nov 11 03:31:43 IST 2025
 * 
 */

/* Generation options: */
#ifndef __mkViterbi_h__
#define __mkViterbi_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkFP32_Adder.h"


/* Class declaration for the mkViterbi module */
class MOD_mkViterbi : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_mkFP32_Adder INST_adder;
  MOD_Reg<tUInt8> INST_backtrack_state;
  MOD_Reg<tUInt8> INST_bt_buffer;
  MOD_Reg<tUInt32> INST_bt_max;
  MOD_Reg<tUInt8> INST_bt_ready;
  MOD_Reg<tUInt32> INST_bt_t_ctr;
  MOD_Reg<tUInt32> INST_curr_buffer;
  MOD_Reg<tUInt8> INST_curr_ready;
  MOD_Reg<tUInt32> INST_emission_buffer;
  MOD_Reg<tUInt8> INST_emission_ready;
  MOD_Reg<tUInt8> INST_i_ctr;
  MOD_Reg<tUInt8> INST_init_done_flag;
  MOD_Reg<tUInt8> INST_init_state;
  MOD_Reg<tUInt8> INST_j_ctr;
  MOD_Reg<tUInt8> INST_loop_done_flag;
  MOD_Reg<tUInt8> INST_m_reg;
  MOD_Reg<tUInt8> INST_machine_state;
  MOD_Reg<tUInt8> INST_max_path;
  MOD_Reg<tUInt32> INST_max_reg;
  MOD_Reg<tUInt8> INST_max_state_reg;
  MOD_Reg<tUInt8> INST_n_and_m_loaded;
  MOD_Reg<tUInt8> INST_n_reg;
  MOD_Reg<tUInt32> INST_outcome_buffer;
  MOD_Reg<tUInt32> INST_outcome_idx;
  MOD_Reg<tUInt8> INST_outcome_ready;
  MOD_Reg<tUInt8> INST_path_buffer;
  MOD_Reg<tUInt8> INST_path_ready;
  MOD_Reg<tUInt32> INST_prev_buffer;
  MOD_Reg<tUInt8> INST_prev_ready;
  MOD_Reg<tUInt8> INST_read_bt;
  MOD_Reg<tUInt8> INST_read_curr;
  MOD_Reg<tUInt8> INST_read_emission;
  MOD_Reg<tUInt8> INST_read_outcome;
  MOD_Reg<tUInt8> INST_read_prev;
  MOD_Reg<tUInt8> INST_read_transition;
  MOD_Reg<tUInt8> INST_switch_prev_curr;
  MOD_Reg<tUInt32> INST_t_ctr;
  MOD_Reg<tUInt32> INST_t_start;
  MOD_Reg<tUInt32> INST_transition_buffer;
  MOD_Reg<tUInt8> INST_transition_ready;
  MOD_Reg<tUInt8> INST_write_to_bt_flag;
  MOD_Reg<tUInt8> INST_write_to_curr_flag;
  MOD_Reg<tUInt8> INST_write_to_prev_flag;
 
 /* Constructor */
 public:
  MOD_mkViterbi(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_init_done_flag__h1444;
  tUInt8 DEF_n_and_m_loaded__h1447;
 
 /* Local definitions */
 private:
  tUInt8 DEF_backtrack_state__h3366;
  tUInt32 DEF_x__h3994;
  tUInt8 DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29;
  tUInt8 DEF_read_curr__h3378;
  tUInt8 DEF_read_bt__h3509;
  tUInt8 DEF_adder_state_1_done____d23;
  tUInt8 DEF_adder_state_3_done____d25;
  tUInt8 DEF_adder_state_2_done____d24;
  tUInt8 DEF_read_prev__h2262;
  tUInt8 DEF_emission_ready__h1689;
  tUInt8 DEF_outcome_ready__h1463;
  tUInt8 DEF_transition_ready__h1682;
  tUInt8 DEF_read_transition__h1685;
  tUInt8 DEF_read_emission__h1693;
  tUInt32 DEF_x__h2215;
  tUInt8 DEF_read_outcome__h1460;
  tUInt32 DEF_data2_dup__h2909;
  tUInt32 DEF_data2__h2678;
  tUInt32 DEF_y__h3676;
  tUInt32 DEF_data_dup__h2917;
  tUInt32 DEF_data1__h2677;
  tUInt32 DEF_currval__h3666;
  tUInt32 DEF_y__h4741;
  tUInt32 DEF_x__h4740;
  tUInt8 DEF_x__h3372;
  tUInt8 DEF_x__h2887;
  tUInt8 DEF_x__h3810;
  tUInt8 DEF_x__h3806;
  tUInt8 DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d73;
  tUInt8 DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d53;
  tUInt8 DEF_NOT_adder_state_1_done__3___d82;
  tUInt8 DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d80;
  tUInt8 DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d77;
  tUInt8 DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d45;
  tUInt8 DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42;
  tUInt8 DEF_NOT_read_emission_6___d67;
  tUInt8 DEF_NOT_emission_ready_8___d64;
  tUInt8 DEF_NOT_read_transition_1___d62;
  tUInt8 DEF_NOT_transition_ready_7___d60;
  tUInt8 DEF_y__h3371;
  tUInt32 DEF_x__h4738;
  tUInt32 DEF_x__h4075;
 
 /* Rules */
 public:
  void RL_init_v();
  void RL_loop_rule();
  void RL_backtrack_rule();
 
 /* Methods */
 public:
  tUInt8 METH_get_n_and_m_loaded();
  tUInt8 METH_RDY_get_n_and_m_loaded();
  void METH_n_and_m_load(tUInt8 ARG_n_and_m_load_n, tUInt8 ARG_n_and_m_load_m);
  tUInt8 METH_RDY_n_and_m_load();
  tUInt32 METH_read_outcome_idx();
  tUInt8 METH_RDY_read_outcome_idx();
  void METH_send_transition_data(tUInt32 ARG_send_transition_data_data);
  tUInt8 METH_RDY_send_transition_data();
  void METH_send_emission_data(tUInt32 ARG_send_emission_data_data);
  tUInt8 METH_RDY_send_emission_data();
  void METH_send_outcome_data(tUInt32 ARG_send_outcome_data_data);
  tUInt8 METH_RDY_send_outcome_data();
  tUInt8 METH_get_read_transition();
  tUInt8 METH_RDY_get_read_transition();
  tUInt8 METH_get_read_emission();
  tUInt8 METH_RDY_get_read_emission();
  tUInt8 METH_get_read_outcome();
  tUInt8 METH_RDY_get_read_outcome();
  tUInt8 METH_get_print_state();
  tUInt8 METH_RDY_get_print_state();
  tUInt8 METH_get_num_obs();
  tUInt8 METH_RDY_get_num_obs();
  tUInt32 METH_get_probab();
  tUInt8 METH_RDY_get_probab();
  tUInt8 METH_get_init_done_flag();
  tUInt8 METH_RDY_get_init_done_flag();
  tUInt8 METH_get_i_ctr();
  tUInt8 METH_RDY_get_i_ctr();
  tUInt8 METH_get_j_ctr();
  tUInt8 METH_RDY_get_j_ctr();
  tUInt32 METH_get_outcome();
  tUInt8 METH_RDY_get_outcome();
  tUInt8 METH_get_write_to_bt_flag();
  tUInt8 METH_RDY_get_write_to_bt_flag();
  tUInt8 METH_get_max_stage_reg();
  tUInt8 METH_RDY_get_max_stage_reg();
  tUInt8 METH_get_read_bt();
  tUInt8 METH_RDY_get_read_bt();
  tUInt32 METH_get_bt_t_ctr();
  tUInt8 METH_RDY_get_bt_t_ctr();
  void METH_send_bt_data(tUInt8 ARG_send_bt_data_data);
  tUInt8 METH_RDY_send_bt_data();
  tUInt8 METH_get_path_buffer();
  tUInt8 METH_RDY_get_path_buffer();
  tUInt8 METH_get_path_ready();
  tUInt8 METH_RDY_get_path_ready();
  tUInt32 METH_get_curr_buffer();
  tUInt8 METH_RDY_get_curr_buffer();
  tUInt8 METH_get_write_to_curr_flag();
  tUInt8 METH_RDY_get_write_to_curr_flag();
  tUInt8 METH_get_read_curr();
  tUInt8 METH_RDY_get_read_curr();
  void METH_send_curr_data(tUInt32 ARG_send_curr_data_data);
  tUInt8 METH_RDY_send_curr_data();
  tUInt8 METH_get_read_prev();
  tUInt8 METH_RDY_get_read_prev();
  void METH_send_prev_data(tUInt32 ARG_send_prev_data_data);
  tUInt8 METH_RDY_send_prev_data();
  tUInt8 METH_get_write_to_prev_flag();
  tUInt8 METH_RDY_get_write_to_prev_flag();
  tUInt32 METH_get_prev_buffer();
  tUInt8 METH_RDY_get_prev_buffer();
  tUInt8 METH_get_switch_prev_curr();
  tUInt8 METH_RDY_get_switch_prev_curr();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkViterbi &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkViterbi &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkViterbi &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkViterbi &backing);
};

#endif /* ifndef __mkViterbi_h__ */
