/*
 * Copyright (C) 2011, Freescale Semiconductor, Inc. All Rights Reserved
 * THIS SOURCE CODE IS CONFIDENTIAL AND PROPRIETARY AND MAY NOT
 * BE USED OR DISTRIBUTED WITHOUT THE WRITTEN PERMISSION OF
 * Freescale Semiconductor, Inc.
*/

/*!
 * @file sdma_event.h
 * @brief SDMA events
 */

#ifndef SDMA_EVENT_H
#define SDMA_EVENT_H

/* SDMA EVENT DEFINITIONS. See mx53's user guider, chapter 3 for detail */
#define SDMA_EVENT_VPU         	0
#define SDMA_EVENT_GPC         	1
#define SDMA_EVENT_UART4_RX_PATA     	2
#define SDMA_EVENT_UART4_TX_PATA     	3
#define SDMA_EVENT_PATA_END    	4
#define SDMA_EVENT_IPU     	5
#define SDMA_EVENT_ECSPI1_RX   	6
#define SDMA_EVENT_ECSPI1_TX   	7
#define SDMA_EVENT_ECSPI2_RX   	8
#define SDMA_EVENT_ECSPI2_TX   	9
#define SDMA_EVENT_I2C3_ESDHC3    	10
#define SDMA_EVENT_ESDHC4_CTI2    	11
#define SDMA_EVENT_UART2_RX_FIRI     	12
#define SDMA_EVENT_UART2_TX_FIRI     	13
#define SDMA_EVENT_SPDIF_RX_EDMA      14
#define SDMA_EVENT_SPDIF_TX      15
#define SDMA_EVENT_UART5_RX    	16
#define SDMA_EVENT_UART5_TX    	17
#define SDMA_EVENT_UART1_RX    	18
#define SDMA_EVENT_UART1_TX    	19
#define SDMA_EVENT_ESDHC1_I2C1 	20
#define SDMA_EVENT_ESDHC2_I2C2 	21
#define SDMA_EVENT_SSI2_RX1    	22
#define SDMA_EVENT_SSI2_TX1    	23
#define SDMA_EVENT_SSI2_RX0    	24
#define SDMA_EVENT_SSI2_TX0    	25
#define SDMA_EVENT_SSI1_RX1    	26
#define SDMA_EVENT_SSI1_TX1    	27
#define SDMA_EVENT_SSI1_RX0    	28
#define SDMA_EVENT_SSI1_TX0    	29
#define SDMA_EVENT_NAND_1      	30
#define SDMA_EVENT_NADN_2      	31
#define SDMA_EVENT_ASRC_RXA   	32
#define SDMA_EVENT_ASRC_RXB    	33
#define SDMA_EVENT_ASRC_RXC    	34
#define SDMA_EVENT_ASRC_TXA    	35
#define SDMA_EVENT_ASRC_TXB     	36
#define SDMA_EVENT_ASRC_TXC     	37
#define SDMA_EVENT_CSPI_RX_EPIT2     	38
#define SDMA_EVENT_CSPI_TX_EDMA     	39
#define SDMA_EVENT_ESAI_RX      	40
#define SDMA_EVENT_ESAI_TX      	41
#define SDMA_EVENT_UART3_RX   	42
#define SDMA_EVENT_UART3_TX    	43
#define SDMA_EVENT_SSI3_RX1    	44
#define SDMA_EVENT_SSI3_TX1    	45
#define SDMA_EVENT_SSI3_RX0    	46
#define DMA_EVENT_SSI3_TX0    	47

#endif

