<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRLC Platform Library: trlc::platform::ArchitectureInfo Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TRLC Platform Library
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Header-only C++ library for compile-time platform detection and abstraction</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structtrlc_1_1platform_1_1ArchitectureInfo.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structtrlc_1_1platform_1_1ArchitectureInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">trlc::platform::ArchitectureInfo Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="architecture_8hpp_source.html">trlc/platform/architecture.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a6bd43da45244365df1c287ba1aa7164e"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrlc_1_1platform_1_1ArchitectureInfo.html#a6bd43da45244365df1c287ba1aa7164e">is64Bit</a> () const</td></tr>
<tr class="memdesc:a6bd43da45244365df1c287ba1aa7164e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the architecture is 64-bit.  <a href="structtrlc_1_1platform_1_1ArchitectureInfo.html#a6bd43da45244365df1c287ba1aa7164e">More...</a><br /></td></tr>
<tr class="separator:a6bd43da45244365df1c287ba1aa7164e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae44523237e5c9397cdc2d1b962c924fd"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrlc_1_1platform_1_1ArchitectureInfo.html#ae44523237e5c9397cdc2d1b962c924fd">is32Bit</a> () const</td></tr>
<tr class="memdesc:ae44523237e5c9397cdc2d1b962c924fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the architecture is 32-bit.  <a href="structtrlc_1_1platform_1_1ArchitectureInfo.html#ae44523237e5c9397cdc2d1b962c924fd">More...</a><br /></td></tr>
<tr class="separator:ae44523237e5c9397cdc2d1b962c924fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc8cc66473e02e5f25b1752adb389e34"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrlc_1_1platform_1_1ArchitectureInfo.html#adc8cc66473e02e5f25b1752adb389e34">isLittleEndian</a> () const</td></tr>
<tr class="memdesc:adc8cc66473e02e5f25b1752adb389e34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the architecture uses little-endian byte order.  <a href="structtrlc_1_1platform_1_1ArchitectureInfo.html#adc8cc66473e02e5f25b1752adb389e34">More...</a><br /></td></tr>
<tr class="separator:adc8cc66473e02e5f25b1752adb389e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac617ce633c9998bc04d030702ac22c54"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrlc_1_1platform_1_1ArchitectureInfo.html#ac617ce633c9998bc04d030702ac22c54">supportsUnalignedAccess</a> () const</td></tr>
<tr class="memdesc:ac617ce633c9998bc04d030702ac22c54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the architecture supports unaligned memory access.  <a href="structtrlc_1_1platform_1_1ArchitectureInfo.html#ac617ce633c9998bc04d030702ac22c54">More...</a><br /></td></tr>
<tr class="separator:ac617ce633c9998bc04d030702ac22c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0fd3dc47e691641290ac63ec8544b18"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrlc_1_1platform_1_1ArchitectureInfo.html#ae0fd3dc47e691641290ac63ec8544b18">hasSimdSupport</a> () const</td></tr>
<tr class="memdesc:ae0fd3dc47e691641290ac63ec8544b18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the architecture supports SIMD instructions.  <a href="structtrlc_1_1platform_1_1ArchitectureInfo.html#ae0fd3dc47e691641290ac63ec8544b18">More...</a><br /></td></tr>
<tr class="separator:ae0fd3dc47e691641290ac63ec8544b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc9618a9a50823b12be8a8a0d1d87516"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrlc_1_1platform_1_1ArchitectureInfo.html#afc9618a9a50823b12be8a8a0d1d87516">isARM</a> () const</td></tr>
<tr class="memdesc:afc9618a9a50823b12be8a8a0d1d87516"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the architecture is ARM-based.  <a href="structtrlc_1_1platform_1_1ArchitectureInfo.html#afc9618a9a50823b12be8a8a0d1d87516">More...</a><br /></td></tr>
<tr class="separator:afc9618a9a50823b12be8a8a0d1d87516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a054b4e767c499b691016ee3226fef35c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrlc_1_1platform_1_1ArchitectureInfo.html#a054b4e767c499b691016ee3226fef35c">isX86</a> () const</td></tr>
<tr class="memdesc:a054b4e767c499b691016ee3226fef35c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the architecture is x86-based.  <a href="structtrlc_1_1platform_1_1ArchitectureInfo.html#a054b4e767c499b691016ee3226fef35c">More...</a><br /></td></tr>
<tr class="separator:a054b4e767c499b691016ee3226fef35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:af35fc09088c9d1f70290fa98813e3565"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacetrlc_1_1platform.html#acccc4019642065f340c83e0d78511f7c">CpuArchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrlc_1_1platform_1_1ArchitectureInfo.html#af35fc09088c9d1f70290fa98813e3565">architecture</a></td></tr>
<tr class="memdesc:af35fc09088c9d1f70290fa98813e3565"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detected CPU architecture type.  <a href="structtrlc_1_1platform_1_1ArchitectureInfo.html#af35fc09088c9d1f70290fa98813e3565">More...</a><br /></td></tr>
<tr class="separator:af35fc09088c9d1f70290fa98813e3565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1917f92b6882f43fc47d59a00816d192"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacetrlc_1_1platform.html#a10b4673bcda2cf91b6b013c782e557fc">ByteOrder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrlc_1_1platform_1_1ArchitectureInfo.html#a1917f92b6882f43fc47d59a00816d192">byte_order</a></td></tr>
<tr class="memdesc:a1917f92b6882f43fc47d59a00816d192"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detected byte order (endianness)  <a href="structtrlc_1_1platform_1_1ArchitectureInfo.html#a1917f92b6882f43fc47d59a00816d192">More...</a><br /></td></tr>
<tr class="separator:a1917f92b6882f43fc47d59a00816d192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e47be8ae6e7c90cf021e229dbc2f695"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrlc_1_1platform_1_1ArchitectureInfo.html#a8e47be8ae6e7c90cf021e229dbc2f695">pointer_size_bits</a></td></tr>
<tr class="memdesc:a8e47be8ae6e7c90cf021e229dbc2f695"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer size in bits (32 or 64)  <a href="structtrlc_1_1platform_1_1ArchitectureInfo.html#a8e47be8ae6e7c90cf021e229dbc2f695">More...</a><br /></td></tr>
<tr class="separator:a8e47be8ae6e7c90cf021e229dbc2f695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb10157defe16671b61d131f78957bf"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrlc_1_1platform_1_1ArchitectureInfo.html#a0cb10157defe16671b61d131f78957bf">cache_line_size</a></td></tr>
<tr class="memdesc:a0cb10157defe16671b61d131f78957bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Typical cache line size in bytes.  <a href="structtrlc_1_1platform_1_1ArchitectureInfo.html#a0cb10157defe16671b61d131f78957bf">More...</a><br /></td></tr>
<tr class="separator:a0cb10157defe16671b61d131f78957bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac89f3c7cc2247c606877675027fc4501"><td class="memItemLeft" align="right" valign="top">const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrlc_1_1platform_1_1ArchitectureInfo.html#ac89f3c7cc2247c606877675027fc4501">arch_name</a></td></tr>
<tr class="memdesc:ac89f3c7cc2247c606877675027fc4501"><td class="mdescLeft">&#160;</td><td class="mdescRight">Human-readable architecture name.  <a href="structtrlc_1_1platform_1_1ArchitectureInfo.html#ac89f3c7cc2247c606877675027fc4501">More...</a><br /></td></tr>
<tr class="separator:ac89f3c7cc2247c606877675027fc4501"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="architecture_8hpp_source.html#l00165">165</a> of file <a class="el" href="architecture_8hpp_source.html">architecture.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ae0fd3dc47e691641290ac63ec8544b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0fd3dc47e691641290ac63ec8544b18">&#9670;&nbsp;</a></span>hasSimdSupport()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool trlc::platform::ArchitectureInfo::hasSimdSupport </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks if the architecture supports SIMD instructions. </p>
<p>Determines whether the target architecture has Single Instruction, Multiple Data (SIMD) capabilities for parallel processing. This enables vectorized algorithms and optimizations.</p>
<h2><a class="anchor" id="autotoc_md26"></a>
SIMD Instruction Sets by Architecture</h2>
<ul>
<li><b>x86</b>: MMX, SSE family</li>
<li><b>x86_64</b>: SSE, AVX family</li>
<li><b>ARM v7+</b>: NEON</li>
<li><b>ARM v8</b>: Advanced NEON, SVE (on some implementations)</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>true if SIMD instruction support is available </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function is constexpr and evaluates at compile time </dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="namespacetrlc_1_1platform.html#ad99181ed7e2a157a9629a463284fb504">hasVectorInstructions()</a> for advanced vector processing capabilities </dd>
<dd>
<a class="el" href="features_8hpp.html" title="Language and runtime feature detection utilities.">features.hpp</a> for runtime SIMD feature detection </dd></dl>
<dl class="section since"><dt>Since</dt><dd>1.0.0 </dd></dl>

<p class="definition">Definition at line <a class="el" href="architecture_8hpp_source.html#l00265">265</a> of file <a class="el" href="architecture_8hpp_source.html">architecture.hpp</a>.</p>

</div>
</div>
<a id="ae44523237e5c9397cdc2d1b962c924fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae44523237e5c9397cdc2d1b962c924fd">&#9670;&nbsp;</a></span>is32Bit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool trlc::platform::ArchitectureInfo::is32Bit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks if the architecture is 32-bit. </p>
<p>Determines whether the target architecture uses 32-bit pointers and address space. This is important for embedded systems and legacy platform compatibility.</p>
<dl class="section return"><dt>Returns</dt><dd>true if architecture uses 32-bit pointers, false otherwise </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function is constexpr and evaluates at compile time </dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structtrlc_1_1platform_1_1ArchitectureInfo.html#a6bd43da45244365df1c287ba1aa7164e" title="Checks if the architecture is 64-bit.">is64Bit()</a> for the complementary check </dd>
<dd>
<a class="el" href="namespacetrlc_1_1platform.html#a98fdd9030a7ef9736eda7cd42da0b0db">getPointerSize()</a> for the actual pointer size in bits </dd></dl>
<dl class="section since"><dt>Since</dt><dd>1.0.0 </dd></dl>

<p class="definition">Definition at line <a class="el" href="architecture_8hpp_source.html#l00200">200</a> of file <a class="el" href="architecture_8hpp_source.html">architecture.hpp</a>.</p>

</div>
</div>
<a id="a6bd43da45244365df1c287ba1aa7164e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bd43da45244365df1c287ba1aa7164e">&#9670;&nbsp;</a></span>is64Bit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool trlc::platform::ArchitectureInfo::is64Bit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks if the architecture is 64-bit. </p>
<p>Determines whether the target architecture uses 64-bit pointers and address space. This is useful for selecting architecture-specific optimizations and determining memory layout constraints.</p>
<dl class="section return"><dt>Returns</dt><dd>true if architecture uses 64-bit pointers, false otherwise </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function is constexpr and evaluates at compile time </dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structtrlc_1_1platform_1_1ArchitectureInfo.html#ae44523237e5c9397cdc2d1b962c924fd" title="Checks if the architecture is 32-bit.">is32Bit()</a> for the complementary check </dd>
<dd>
<a class="el" href="namespacetrlc_1_1platform.html#a98fdd9030a7ef9736eda7cd42da0b0db">getPointerSize()</a> for the actual pointer size in bits </dd></dl>
<dl class="section since"><dt>Since</dt><dd>1.0.0 </dd></dl>

<p class="definition">Definition at line <a class="el" href="architecture_8hpp_source.html#l00185">185</a> of file <a class="el" href="architecture_8hpp_source.html">architecture.hpp</a>.</p>

</div>
</div>
<a id="afc9618a9a50823b12be8a8a0d1d87516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc9618a9a50823b12be8a8a0d1d87516">&#9670;&nbsp;</a></span>isARM()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool trlc::platform::ArchitectureInfo::isARM </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks if the architecture is ARM-based. </p>
<p>Determines whether the target architecture belongs to the ARM family. This is useful for ARM-specific optimizations and feature detection.</p>
<h2><a class="anchor" id="autotoc_md27"></a>
ARM Architecture Variants Detected</h2>
<ul>
<li>ARMv6: Older embedded systems (e.g., original Raspberry Pi)</li>
<li>ARMv7: Common in mobile devices and embedded systems</li>
<li>ARMv8 (32-bit): Modern ARM in 32-bit execution mode</li>
<li>ARMv8 (64-bit): Modern ARM in 64-bit execution mode (ARM64/AArch64)</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>true if architecture is any ARM variant </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function is constexpr and evaluates at compile time </dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structtrlc_1_1platform_1_1ArchitectureInfo.html#a054b4e767c499b691016ee3226fef35c" title="Checks if the architecture is x86-based.">isX86()</a> for x86 family detection </dd></dl>
<dl class="section since"><dt>Since</dt><dd>1.0.0 </dd></dl>

<p class="definition">Definition at line <a class="el" href="architecture_8hpp_source.html#l00289">289</a> of file <a class="el" href="architecture_8hpp_source.html">architecture.hpp</a>.</p>

</div>
</div>
<a id="adc8cc66473e02e5f25b1752adb389e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc8cc66473e02e5f25b1752adb389e34">&#9670;&nbsp;</a></span>isLittleEndian()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool trlc::platform::ArchitectureInfo::isLittleEndian </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks if the architecture uses little-endian byte order. </p>
<p>Determines the byte ordering used by the target architecture. Little-endian systems store the least significant byte first, which is common on x86/x64 and most ARM systems.</p>
<dl class="section return"><dt>Returns</dt><dd>true if architecture uses little-endian byte order, false otherwise </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function is constexpr and evaluates at compile time </dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="endianness_8hpp.html" title="Byte order detection and utilities for cross-platform development.">endianness.hpp</a> for comprehensive endianness utilities </dd></dl>
<dl class="section since"><dt>Since</dt><dd>1.0.0 </dd></dl>
<dl class="section examples"><dt>Examples</dt><dd><a class="el" href="_2home_2tranglc_2sources_2trlc-platform_2include_2trlc_2platform_2core_8hpp-example.html#a59">/home/tranglc/sources/trlc-platform/include/trlc/platform/core.hpp</a>.</dd>
</dl>

<p class="definition">Definition at line <a class="el" href="architecture_8hpp_source.html#l00214">214</a> of file <a class="el" href="architecture_8hpp_source.html">architecture.hpp</a>.</p>

</div>
</div>
<a id="a054b4e767c499b691016ee3226fef35c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a054b4e767c499b691016ee3226fef35c">&#9670;&nbsp;</a></span>isX86()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool trlc::platform::ArchitectureInfo::isX86 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks if the architecture is x86-based. </p>
<p>Determines whether the target architecture belongs to the Intel x86 family. This includes both 32-bit x86 and 64-bit x86_64 (AMD64) architectures.</p>
<h2><a class="anchor" id="autotoc_md28"></a>
x86 Architecture Variants Detected</h2>
<ul>
<li><b>x86</b>: 32-bit Intel/AMD processors (legacy)</li>
<li><b>x86_64</b>: 64-bit Intel/AMD processors (modern desktop/server)</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>true if architecture is x86 or x86_64 </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function is constexpr and evaluates at compile time </dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structtrlc_1_1platform_1_1ArchitectureInfo.html#afc9618a9a50823b12be8a8a0d1d87516" title="Checks if the architecture is ARM-based.">isARM()</a> for ARM family detection </dd></dl>
<dl class="section since"><dt>Since</dt><dd>1.0.0 </dd></dl>

<p class="definition">Definition at line <a class="el" href="architecture_8hpp_source.html#l00310">310</a> of file <a class="el" href="architecture_8hpp_source.html">architecture.hpp</a>.</p>

</div>
</div>
<a id="ac617ce633c9998bc04d030702ac22c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac617ce633c9998bc04d030702ac22c54">&#9670;&nbsp;</a></span>supportsUnalignedAccess()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool trlc::platform::ArchitectureInfo::supportsUnalignedAccess </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks if the architecture supports unaligned memory access. </p>
<p>Determines whether the target architecture can efficiently handle memory accesses that are not aligned to natural boundaries. This affects memory access patterns and data structure layout decisions.</p>
<h2><a class="anchor" id="autotoc_md24"></a>
Architectures with Efficient Unaligned Access</h2>
<ul>
<li>x86/x64: Hardware support for unaligned access</li>
<li>ARMv7+: Modern ARM cores handle unaligned access efficiently</li>
</ul>
<h2><a class="anchor" id="autotoc_md25"></a>
Architectures Requiring Alignment</h2>
<ul>
<li>ARMv6 and earlier: May trap or perform poorly on unaligned access</li>
<li>Some RISC architectures: May require alignment for optimal performance</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>true if unaligned memory access is efficiently supported </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function is constexpr and evaluates at compile time </dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structtrlc_1_1platform_1_1ArchitectureInfo.html#a0cb10157defe16671b61d131f78957bf" title="Typical cache line size in bytes.">cache_line_size</a> for optimal alignment boundaries </dd></dl>
<dl class="section since"><dt>Since</dt><dd>1.0.0 </dd></dl>
<dl class="section examples"><dt>Examples</dt><dd><a class="el" href="_2home_2tranglc_2sources_2trlc-platform_2include_2trlc_2platform_2core_8hpp-example.html#a41">/home/tranglc/sources/trlc-platform/include/trlc/platform/core.hpp</a>.</dd>
</dl>

<p class="definition">Definition at line <a class="el" href="architecture_8hpp_source.html#l00238">238</a> of file <a class="el" href="architecture_8hpp_source.html">architecture.hpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ac89f3c7cc2247c606877675027fc4501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac89f3c7cc2247c606877675027fc4501">&#9670;&nbsp;</a></span>arch_name</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const char* trlc::platform::ArchitectureInfo::arch_name</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Human-readable architecture name. </p>
<dl class="section examples"><dt>Examples</dt><dd><a class="el" href="_2home_2tranglc_2sources_2trlc-platform_2include_2trlc_2platform_2core_8hpp-example.html#a34">/home/tranglc/sources/trlc-platform/include/trlc/platform/core.hpp</a>.</dd>
</dl>

<p class="definition">Definition at line <a class="el" href="architecture_8hpp_source.html#l00170">170</a> of file <a class="el" href="architecture_8hpp_source.html">architecture.hpp</a>.</p>

</div>
</div>
<a id="af35fc09088c9d1f70290fa98813e3565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af35fc09088c9d1f70290fa98813e3565">&#9670;&nbsp;</a></span>architecture</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacetrlc_1_1platform.html#acccc4019642065f340c83e0d78511f7c">CpuArchitecture</a> trlc::platform::ArchitectureInfo::architecture</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Detected CPU architecture type. </p>

<p class="definition">Definition at line <a class="el" href="architecture_8hpp_source.html#l00166">166</a> of file <a class="el" href="architecture_8hpp_source.html">architecture.hpp</a>.</p>

</div>
</div>
<a id="a1917f92b6882f43fc47d59a00816d192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1917f92b6882f43fc47d59a00816d192">&#9670;&nbsp;</a></span>byte_order</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacetrlc_1_1platform.html#a10b4673bcda2cf91b6b013c782e557fc">ByteOrder</a> trlc::platform::ArchitectureInfo::byte_order</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Detected byte order (endianness) </p>
<dl class="section examples"><dt>Examples</dt><dd><a class="el" href="_2home_2tranglc_2sources_2trlc-platform_2include_2trlc_2platform_2core_8hpp-example.html#a36">/home/tranglc/sources/trlc-platform/include/trlc/platform/core.hpp</a>.</dd>
</dl>

<p class="definition">Definition at line <a class="el" href="architecture_8hpp_source.html#l00167">167</a> of file <a class="el" href="architecture_8hpp_source.html">architecture.hpp</a>.</p>

</div>
</div>
<a id="a0cb10157defe16671b61d131f78957bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cb10157defe16671b61d131f78957bf">&#9670;&nbsp;</a></span>cache_line_size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">size_t trlc::platform::ArchitectureInfo::cache_line_size</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Typical cache line size in bytes. </p>
<dl class="section examples"><dt>Examples</dt><dd><a class="el" href="_2home_2tranglc_2sources_2trlc-platform_2include_2trlc_2platform_2core_8hpp-example.html#a40">/home/tranglc/sources/trlc-platform/include/trlc/platform/core.hpp</a>.</dd>
</dl>

<p class="definition">Definition at line <a class="el" href="architecture_8hpp_source.html#l00169">169</a> of file <a class="el" href="architecture_8hpp_source.html">architecture.hpp</a>.</p>

</div>
</div>
<a id="a8e47be8ae6e7c90cf021e229dbc2f695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e47be8ae6e7c90cf021e229dbc2f695">&#9670;&nbsp;</a></span>pointer_size_bits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int trlc::platform::ArchitectureInfo::pointer_size_bits</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer size in bits (32 or 64) </p>
<dl class="section examples"><dt>Examples</dt><dd><a class="el" href="_2home_2tranglc_2sources_2trlc-platform_2include_2trlc_2platform_2core_8hpp-example.html#a35">/home/tranglc/sources/trlc-platform/include/trlc/platform/core.hpp</a>.</dd>
</dl>

<p class="definition">Definition at line <a class="el" href="architecture_8hpp_source.html#l00168">168</a> of file <a class="el" href="architecture_8hpp_source.html">architecture.hpp</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>trlc/platform/<a class="el" href="architecture_8hpp_source.html">architecture.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacetrlc.html">trlc</a></li><li class="navelem"><a class="el" href="namespacetrlc_1_1platform.html">platform</a></li><li class="navelem"><a class="el" href="structtrlc_1_1platform_1_1ArchitectureInfo.html">ArchitectureInfo</a></li>
    <li class="footer">Generated on Wed Aug 27 2025 14:26:37 for TRLC Platform Library by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
