// Seed: 3190460962
module module_0;
  logic [7:0] id_1;
  id_2(
      1 - id_1[1'b0]
  );
  `define pp_3 0
  wire id_4, id_5;
  assign `pp_3 = id_5;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input supply0 id_2,
    input tri0 id_3,
    input uwire id_4,
    output wire id_5,
    input tri0 id_6,
    input wire id_7,
    output tri0 id_8,
    input wand id_9,
    input tri1 id_10,
    input tri0 id_11
);
  assign id_0 = 1;
  always id_5 = 1;
  module_0();
  wire id_13;
  wire id_14;
  always #1 $display;
  wand id_15, id_16 = id_3;
endmodule
