

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     128:128:4,L:L:m:N:L,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_u0UkCF
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_M6tdTF"
Running: cat _ptx_M6tdTF | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ajyWBG
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ajyWBG --output-file  /dev/null 2> _ptx_M6tdTFinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_M6tdTF _ptx2_ajyWBG _ptx_M6tdTFinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=46080 (inst/sec) elapsed = 0:0:00:02 / Sun Mar  6 05:31:21 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(34,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1243,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1244,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1262,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1262,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1262,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1263,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1263,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1264,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1264,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1265,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1265,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1265,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1265,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1265,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1266,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1267,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1267,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1267,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1267,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1267,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1269,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1270,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1271,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1279,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1279,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1279,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1280,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1280,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1280,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1281,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1281,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1282,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1282,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1283,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1283,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1284,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1286,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1286,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1286,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1287,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1289,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1294,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1295,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1296,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1296,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1296,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1297,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1297,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1297,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1300,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1300,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1300,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1301,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1301,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1301,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1302,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1302,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1303,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1303,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1304,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1307,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1307,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1308,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1310,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1311,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1312,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1314,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1314,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1314,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1315,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1315,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1316,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1320,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1321,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1324,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1324,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1324,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1325,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1326,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1326,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1326,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1327,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1327,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1328,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1328,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1328,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1330,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1330,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1331,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1331,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1332,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1332,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1333,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1338,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1339,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1340,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1340,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1341,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1342,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1342,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1344,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1345,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1362,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1363,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1364,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(142,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1368,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1368,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1369,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1370,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1374,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1374,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1375,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1376,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(106,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 472936 (ipc=315.3) sim_rate=157645 (inst/sec) elapsed = 0:0:00:03 / Sun Mar  6 05:31:22 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(165,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1734,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1735,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1752,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1753,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1754,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1755,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1759,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1760,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1764,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1776,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1777,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1784,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1784,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1785,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1786,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1793,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1794,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1796,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1797,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1809,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1809,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1810,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1810,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1812,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1812,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1812,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1813,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1813,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1815,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1825,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1825,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1826,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1826,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1827,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1827,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1832,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1832,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1832,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1833,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1834,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1835,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1840,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1840,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1841,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1842,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1843,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1844,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1846,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1847,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1847,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1849,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1849,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1850,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1850,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1851,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1852,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1858,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1858,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1859,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1860,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1873,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1874,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1875,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(196,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1875,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1875,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1878,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1883,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1883,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1884,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1903,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1904,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1911,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1911,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1911,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1912,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1913,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1914,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1919,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1926,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1926,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1927,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1927,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1933,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1939,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1940,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1941,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1942,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1943,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1944,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1952,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1952,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1953,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1962,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1963,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1965,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1965,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1966,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1966,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1966,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1967,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1967,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1976,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1977,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1981,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1981,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1982,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1985,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1986,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1986,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1986,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1986,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1987,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1988,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1989,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1994,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(199,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 740209 (ipc=370.1) sim_rate=185052 (inst/sec) elapsed = 0:0:00:04 / Sun Mar  6 05:31:23 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2001,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2012,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2029,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2031,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2032,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2033,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2033,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(249,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2152,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2190,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2199,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2200,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2213,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2239,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2249,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2255,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2258,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2258,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2266,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2281,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2290,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2311,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2316,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2323,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2324,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2335,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2340,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2346,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2352,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2356,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2365,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2367,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2369,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2375,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2379,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2382,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2391,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2392,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2397,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2400,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2404,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2406,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2413,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2424,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2427,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2430,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2433,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2435,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2436,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2438,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2446,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2447,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2449,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2452,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2456,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2458,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2463,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2493,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 917334 (ipc=366.9) sim_rate=183466 (inst/sec) elapsed = 0:0:00:05 / Sun Mar  6 05:31:24 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2500,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2504,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5903,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5904
gpu_sim_insn = 917736
gpu_ipc =     155.4431
gpu_tot_sim_cycle = 5904
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     155.4431
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 350
gpu_total_sim_rate=183547

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7157	W0_Idle:18424	W0_Scoreboard:23932	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 265 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5903 
mrq_lat_table:393 	41 	40 	52 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30 	534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	318 	188 	30 	2 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1559         0      5885         0         0         0         0         0         0         0       929       897      1729      1741         0         0 
dram[1]:      1176         0         0         0         0         0         0         0         0         0       934       904      1774      1749         0      3946 
dram[2]:         0         0         0      3069         0      1585         0         0         0      4281       935       907      1738      1510         0         0 
dram[3]:         0         0         0      5079         0      4679         0         0         0         0       944       904      1807      1750         0         0 
dram[4]:         0      3872         0         0         0      5478         0         0         0         0      1250      2561      1746      1754      3138         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       913       916      1754      1785      5550         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1051    none         125    none      none      none      none      none      none      none         269       269       290       266    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         276       268       263       269    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       266       264       271       255    none      none  
dram[3]:     none      none      none         126    none         125    none      none      none      none         280       285       276       266    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         298       258       278       276       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         265       269       274       272       268    none  
maximum mf latency per bank:
dram[0]:        282         0       251         0         0         0         0         0         0         0       294       283       321       301         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       290       284       274       292         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       277       282       313       288         0         0
dram[3]:          0         0         0       252         0       251         0         0         0         0       289       287       282       280         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       281       285       317       319       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       291       280       318       299       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f2be00e9d10 :  mf: uid= 34626, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5901), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7597 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04697
n_activity=960 dram_eff=0.3812
bk0: 8a 7690i bk1: 0a 7787i bk2: 2a 7768i bk3: 0a 7789i bk4: 0a 7790i bk5: 0a 7792i bk6: 0a 7794i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7678i bk11: 44a 7624i bk12: 44a 7643i bk13: 44a 7620i bk14: 0a 7790i bk15: 0a 7790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.035806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7600 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04774
n_activity=894 dram_eff=0.4161
bk0: 4a 7768i bk1: 0a 7789i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7790i bk5: 0a 7790i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7683i bk11: 44a 7612i bk12: 48a 7664i bk13: 44a 7601i bk14: 0a 7790i bk15: 6a 7766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.025154
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7606 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.04594
n_activity=919 dram_eff=0.3896
bk0: 0a 7792i bk1: 0a 7793i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7791i bk5: 2a 7774i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7794i bk9: 2a 7771i bk10: 40a 7671i bk11: 44a 7616i bk12: 44a 7662i bk13: 42a 7622i bk14: 0a 7789i bk15: 0a 7791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0272074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7612 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04466
n_activity=804 dram_eff=0.4328
bk0: 0a 7790i bk1: 0a 7792i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7792i bk5: 2a 7771i bk6: 0a 7792i bk7: 0a 7793i bk8: 0a 7794i bk9: 0a 7794i bk10: 40a 7679i bk11: 44a 7616i bk12: 44a 7675i bk13: 40a 7646i bk14: 0a 7789i bk15: 0a 7789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0309292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7589 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.04877
n_activity=987 dram_eff=0.385
bk0: 0a 7789i bk1: 2a 7768i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7791i bk5: 2a 7772i bk6: 0a 7795i bk7: 0a 7796i bk8: 0a 7797i bk9: 0a 7797i bk10: 48a 7617i bk11: 46a 7580i bk12: 44a 7655i bk13: 40a 7602i bk14: 4a 7767i bk15: 0a 7787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0547998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7613 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04466
n_activity=756 dram_eff=0.4603
bk0: 0a 7788i bk1: 0a 7789i bk2: 0a 7789i bk3: 0a 7791i bk4: 0a 7791i bk5: 0a 7792i bk6: 0a 7793i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7796i bk10: 44a 7671i bk11: 44a 7598i bk12: 44a 7656i bk13: 40a 7643i bk14: 2a 7773i bk15: 0a 7788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0486396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7273
	minimum = 6
	maximum = 62
Network latency average = 9.96728
	minimum = 6
	maximum = 40
Slowest packet = 14
Flit latency average = 8.89273
	minimum = 6
	maximum = 36
Slowest flit = 1912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Accepted packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Injected flit rate average = 0.0217555
	minimum = 0.00592818 (at node 9)
	maximum = 0.0580962 (at node 15)
Accepted flit rate average= 0.0217555
	minimum = 0.00711382 (at node 19)
	maximum = 0.0447154 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 62 (1 samples)
Network latency average = 9.96728 (1 samples)
	minimum = 6 (1 samples)
	maximum = 40 (1 samples)
Flit latency average = 8.89273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 36 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Accepted packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Injected flit rate average = 0.0217555 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.0580962 (1 samples)
Accepted flit rate average = 0.0217555 (1 samples)
	minimum = 0.00711382 (1 samples)
	maximum = 0.0447154 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 183547 (inst/sec)
gpgpu_simulation_rate = 1180 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5904)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(42,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(49,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (374,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(375,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (387,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(388,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (396,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(397,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (397,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (397,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(398,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(398,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (398,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(399,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5904)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(99,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (405,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (405,5904), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(406,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(407,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (407,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(408,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (411,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(412,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (417,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(418,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (418,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(419,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (422,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(423,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (429,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(430,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (437,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(438,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (439,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(440,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (440,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(441,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (443,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(444,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (446,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(447,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (450,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(451,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(459,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (462,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (462,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (462,5904), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(463,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (463,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(464,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (464,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (465,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (465,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(466,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(466,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (467,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (467,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(468,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(469,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (471,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(472,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (479,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(480,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (480,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(481,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (482,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(483,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (484,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(485,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (485,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(486,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (490,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(491,5904)
GPGPU-Sim uArch: cycles simulated: 6404  inst.: 1279561 (ipc=723.6) sim_rate=182794 (inst/sec) elapsed = 0:0:00:07 / Sun Mar  6 05:31:26 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (500,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(501,5904)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(122,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (536,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(537,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (544,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(545,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (545,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(546,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (555,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (555,5904), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(556,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(557,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (560,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (560,5904), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(561,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(562,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (572,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (572,5904), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(573,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (573,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (573,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(574,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(574,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(575,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (575,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (575,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(576,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (576,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(577,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(577,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (578,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (578,5904), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(579,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(580,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (584,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (584,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (584,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(585,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(585,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (585,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (585,5904), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(586,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(586,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(587,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (588,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(589,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (589,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (589,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(590,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (590,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (590,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (590,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(591,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(592,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (595,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (595,5904), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(596,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(597,5904)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(142,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (712,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(713,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (714,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(715,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (724,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(725,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (726,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(727,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (732,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(733,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (772,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(773,5904)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(116,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (779,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(780,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (782,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(783,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (783,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(784,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (791,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(792,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (794,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(795,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (798,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(799,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (803,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(804,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (805,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(806,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (814,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (814,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(815,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(816,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (822,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(823,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (823,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(824,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (830,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(831,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (831,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(832,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (836,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(837,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (837,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(838,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (839,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(840,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (844,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(845,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (848,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(849,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (853,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(854,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (856,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(857,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (857,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(858,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (862,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(863,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (866,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(867,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (877,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(878,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (878,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(879,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (880,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(881,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (887,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(888,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (889,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(890,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (893,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(894,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (894,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(895,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (899,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(900,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (900,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(901,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (903,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(904,5904)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (908,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (908,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(909,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(910,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (910,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(911,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (917,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(918,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (918,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(919,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (919,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (919,5904), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(920,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(921,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (926,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (926,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (926,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(928,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (932,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(933,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (939,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(940,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (941,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(942,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (945,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(946,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (949,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (949,5904), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(950,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(951,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (954,5904), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(956,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (959,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(960,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (966,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(967,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (984,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(985,5904)
GPGPU-Sim uArch: cycles simulated: 6904  inst.: 1647256 (ipc=729.5) sim_rate=205907 (inst/sec) elapsed = 0:0:00:08 / Sun Mar  6 05:31:27 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1008,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1009,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1014,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1015,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1016,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1017,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1020,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1021,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5904)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(198,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1031,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1031,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1032,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1033,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1033,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1034,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1048,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1048,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1049,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1050,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1050,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1050,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1051,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1051,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1051,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1052,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1052,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1054,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1059,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1060,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1070,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1076,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1125,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1135,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1139,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1141,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1144,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1161,5904), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(245,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1163,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1166,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1168,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1179,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1182,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1182,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1183,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1184,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1192,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1194,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1195,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1198,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1200,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1201,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1213,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1215,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1218,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1237,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1242,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1244,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1257,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1260,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1262,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1264,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1265,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1268,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1268,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1273,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1279,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1285,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1288,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1295,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1296,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1296,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1304,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1307,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1307,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1313,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1316,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1318,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1323,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1326,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1328,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1343,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1348,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1351,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1360,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1367,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1381,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1395,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1396,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1408,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1409,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1417,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7404  inst.: 1835108 (ipc=611.6) sim_rate=203900 (inst/sec) elapsed = 0:0:00:09 / Sun Mar  6 05:31:28 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2982,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3843,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4288,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4413,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4856,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5134,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5427,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5869,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5870
gpu_sim_insn = 919016
gpu_ipc =     156.5615
gpu_tot_sim_cycle = 11774
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     156.0007
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 624
gpu_total_sim_rate=204083

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 973
	L1I_total_cache_miss_rate = 0.0257
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 125, Miss_rate = 0.322, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 318, Miss = 95, Miss_rate = 0.299, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[5]: Access = 380, Miss = 126, Miss_rate = 0.332, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[6]: Access = 380, Miss = 123, Miss_rate = 0.324, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[7]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[8]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[9]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[10]: Access = 302, Miss = 83, Miss_rate = 0.275, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[11]: Access = 288, Miss = 68, Miss_rate = 0.236, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1264
	L1D_total_cache_miss_rate = 0.2750
	L1D_total_cache_pending_hits = 3006
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1093
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 171
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36852
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 973
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 189, 75, 75, 75, 75, 75, 105, 105, 105, 105, 105, 105, 105, 105, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 370, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1093
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8053	W0_Idle:38331	W0_Scoreboard:47601	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8744 {8:1093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 336 {8:42,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148648 {136:1093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5712 {136:42,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 208 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11773 
mrq_lat_table:517 	41 	62 	59 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	687 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1325 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	724 	344 	38 	2 	0 	0 	0 	2 	9 	38 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991         0         0         0      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      1176         0         0         0      4194      3022         0      2706       904         0      1692       904      1774      1749      2338      3946 
dram[2]:         0      4838      4001      3069         0      2577         0      5116         0      4281       935       907      1738      2028      2147      3860 
dram[3]:      1316      3229      2296      5079         0      4679      2554      3174      4435      4213       944       904      1807      1799      2366      2469 
dram[4]:      3422      3872         0         0         0      5478      2804         0      4500      2775      1250      2561      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1429      3449      3504       913       916      1754      1785      5550      2076 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1051       126       160       128    none      none      none         126       176       124       401       425       446       411       262       263
dram[1]:          0    none      none      none         126       126    none         201       268    none         412       428       401       432       268       373
dram[2]:     none         125       126       160    none         176    none         125    none         152       402       437       421       413       411       268
dram[3]:        268       125       124       160    none         197       125       124       125       268       435       463       444       399       261       260
dram[4]:        126       197    none      none      none         160       124    none         182       131       695       369       409       418       296       309
dram[5]:        270       147       126       269       124       272       125       268       126       126       426       419       432       417       305       260
maximum mf latency per bank:
dram[0]:        282       252       251       256         0         0         0       252       268       251       294       283       321       301       268       268
dram[1]:          0         0         0         0       252       252         0       277       268         0       290       284       274       292       268       268
dram[2]:          0       251       252       252         0       268         0       251         0       277       277       282       313       288       268       268
dram[3]:        268       251       252       252         0       251       251       252       251       268       289       287       282       280       268       268
dram[4]:        252       252         0         0         0       252       251         0       274       262       281       285       317       319       268       268
dram[5]:        270       252       252       269       252       272       251       268       252       252       291       280       318       299       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02883
n_activity=1522 dram_eff=0.2943
bk0: 8a 15435i bk1: 2a 15512i bk2: 4a 15501i bk3: 2a 15515i bk4: 0a 15539i bk5: 0a 15543i bk6: 0a 15547i bk7: 2a 15524i bk8: 4a 15494i bk9: 4a 15504i bk10: 42a 15389i bk11: 46a 15334i bk12: 46a 15383i bk13: 44a 15366i bk14: 6a 15512i bk15: 4a 15515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0232304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15309 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.02754
n_activity=1310 dram_eff=0.3267
bk0: 4a 15516i bk1: 0a 15538i bk2: 0a 15539i bk3: 0a 15540i bk4: 2a 15518i bk5: 2a 15516i bk6: 0a 15542i bk7: 6a 15464i bk8: 2a 15524i bk9: 0a 15540i bk10: 42a 15396i bk11: 44a 15358i bk12: 50a 15406i bk13: 46a 15343i bk14: 2a 15521i bk15: 10a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0157658
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15298 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02806
n_activity=1535 dram_eff=0.284
bk0: 0a 15539i bk1: 2a 15518i bk2: 2a 15516i bk3: 4a 15501i bk4: 0a 15539i bk5: 4a 15489i bk6: 0a 15541i bk7: 2a 15521i bk8: 0a 15542i bk9: 12a 15412i bk10: 40a 15417i bk11: 44a 15364i bk12: 46a 15383i bk13: 46a 15314i bk14: 2a 15520i bk15: 2a 15521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0173102
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02934
n_activity=1509 dram_eff=0.3022
bk0: 2a 15520i bk1: 2a 15516i bk2: 4a 15503i bk3: 4a 15501i bk4: 0a 15539i bk5: 2a 15520i bk6: 2a 15519i bk7: 4a 15506i bk8: 2a 15520i bk9: 2a 15525i bk10: 42a 15398i bk11: 44a 15363i bk12: 46a 15420i bk13: 44a 15338i bk14: 8a 15505i bk15: 10a 15503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0175676
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f2be0512640 :  mf: uid= 60634, sid00:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11771), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15279 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03076
n_activity=1456 dram_eff=0.3283
bk0: 2a 15511i bk1: 2a 15514i bk2: 0a 15537i bk3: 0a 15537i bk4: 0a 15540i bk5: 4a 15506i bk6: 4a 15507i bk7: 0a 15545i bk8: 4a 15481i bk9: 2a 15508i bk10: 50a 15334i bk11: 48a 15311i bk12: 44a 15403i bk13: 46a 15337i bk14: 16a 15481i bk15: 6a 15511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0317889
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02921
n_activity=1418 dram_eff=0.3202
bk0: 2a 15519i bk1: 6a 15485i bk2: 2a 15515i bk3: 2a 15522i bk4: 4a 15500i bk5: 2a 15518i bk6: 2a 15519i bk7: 2a 15525i bk8: 2a 15519i bk9: 2a 15521i bk10: 46a 15390i bk11: 44a 15345i bk12: 44a 15405i bk13: 42a 15389i bk14: 8a 15460i bk15: 8a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.027027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 137, Miss = 55, Miss_rate = 0.401, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 100, Miss = 52, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 117, Miss = 51, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 107, Miss = 54, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 45, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111, Miss = 58, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 56, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 55, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98, Miss = 54, Miss_rate = 0.551, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1336
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4843
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5906
icnt_total_pkts_simt_to_mem=1522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.93378
	minimum = 6
	maximum = 32
Network latency average = 8.47095
	minimum = 6
	maximum = 27
Slowest packet = 1412
Flit latency average = 7.29571
	minimum = 6
	maximum = 23
Slowest flit = 4118
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Accepted packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Injected flit rate average = 0.0249858
	minimum = 0.00511073 (at node 8)
	maximum = 0.0521295 (at node 23)
Accepted flit rate average= 0.0249858
	minimum = 0.00834753 (at node 19)
	maximum = 0.0541738 (at node 5)
Injected packet length average = 2.67568
Accepted packet length average = 2.67568
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.83057 (2 samples)
	minimum = 6 (2 samples)
	maximum = 47 (2 samples)
Network latency average = 9.21911 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Flit latency average = 8.09422 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Accepted packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Injected flit rate average = 0.0233706 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.0551128 (2 samples)
Accepted flit rate average = 0.0233706 (2 samples)
	minimum = 0.00773068 (2 samples)
	maximum = 0.0494446 (2 samples)
Injected packet size average = 2.77961 (2 samples)
Accepted packet size average = 2.77961 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 204083 (inst/sec)
gpgpu_simulation_rate = 1308 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11774)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(83,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(63,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(48,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (377,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(378,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (391,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(392,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (392,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(393,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (395,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(396,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (397,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(398,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (410,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(411,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (411,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(412,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (413,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (413,11774), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(414,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(415,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (415,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(416,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (417,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(418,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(425,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(425,11774)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(109,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (428,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(429,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (429,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(430,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (433,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(434,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (437,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(438,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (442,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(443,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (449,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (449,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (449,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(450,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(450,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (450,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(451,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(451,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (453,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(454,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (455,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (455,11774), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(456,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(457,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (465,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(466,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (466,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(467,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (472,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(473,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (474,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(475,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (475,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(476,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (484,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(485,11774)
GPGPU-Sim uArch: cycles simulated: 12274  inst.: 2197008 (ipc=720.5) sim_rate=199728 (inst/sec) elapsed = 0:0:00:11 / Sun Mar  6 05:31:30 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (529,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (529,11774), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(530,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(531,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (535,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(536,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (541,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(542,11774)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(118,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (560,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (560,11774), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(561,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (561,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (561,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(562,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(562,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(563,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (571,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(572,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (573,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (573,11774), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(574,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (574,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (574,11774), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(575,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(575,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(576,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (576,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(577,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (577,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(578,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (591,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (591,11774), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(592,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(593,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (593,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(594,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (596,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(597,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (615,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(616,11774)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(119,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (702,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(703,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (726,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(727,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (742,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(743,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (743,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(744,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (744,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(745,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (758,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(759,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (766,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (766,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(767,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(767,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (771,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(772,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (780,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (780,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(781,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(781,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (785,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(786,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (791,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(792,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (792,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(793,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (804,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(805,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (812,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (812,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(813,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(813,11774)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(143,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (817,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(818,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (823,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(824,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (831,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(832,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (844,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(845,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (849,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(850,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (850,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(851,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (860,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(861,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (861,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(862,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (869,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(870,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (870,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(871,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (872,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (872,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(873,11774)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(873,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (882,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(883,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (885,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(886,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (886,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (886,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (886,11774), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(887,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(888,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(889,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (890,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(891,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (894,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(895,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (895,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(896,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (902,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(903,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (913,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(914,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (916,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(917,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (918,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(919,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (927,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (927,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(928,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(929,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (930,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(931,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (936,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(937,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (942,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(943,11774)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(191,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (951,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(952,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (956,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(957,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (957,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(958,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (959,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(960,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (976,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(977,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (978,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(979,11774)
GPGPU-Sim uArch: cycles simulated: 12774  inst.: 2550967 (ipc=714.2) sim_rate=212580 (inst/sec) elapsed = 0:0:00:12 / Sun Mar  6 05:31:31 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1009,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1010,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1017,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1018,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1020,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1021,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1027,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1028,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1030,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1031,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1036,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1037,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1039,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1040,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1043,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1044,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1050,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1051,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1055,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1056,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1059,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1060,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1066,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1067,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1074,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1075,11774)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(212,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1080,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1081,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1085,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1086,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1122,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1123,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1123,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1124,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1126,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1127,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1129,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1130,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1133,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1134,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1136,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1137,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1140,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1141,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1142,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1143,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1157,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1158,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1175,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1176,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1176,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1177,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1177,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1178,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1180,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1199,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1204,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1204,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1215,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1219,11774), 4 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(197,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1222,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1222,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1224,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1226,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1228,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1242,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1243,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1251,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1253,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1257,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1259,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1263,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1285,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1285,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1285,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1292,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1295,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1299,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1301,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1302,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1307,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1310,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1317,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1318,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1319,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1326,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1341,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1349,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1353,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1385,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1393,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1395,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1395,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1402,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1418,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1432,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1437,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1473,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1479,11774), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 13274  inst.: 2753523 (ipc=611.2) sim_rate=211809 (inst/sec) elapsed = 0:0:00:13 / Sun Mar  6 05:31:32 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2638,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2653,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2697,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3089,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3201,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3269,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3308,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (3447,11774), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 15274  inst.: 2759077 (ipc=263.5) sim_rate=197076 (inst/sec) elapsed = 0:0:00:14 / Sun Mar  6 05:31:33 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3550,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3628,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3634,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3773,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (3848,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3928,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3963,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4102,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4157,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4338,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4407,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4413,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4552,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4602,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4626,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4687,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4722,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4748,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4765,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4770,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4981,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5088,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5195,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5309,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5453,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5587,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5648,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5863,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5897,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5947,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6017,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6147,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6165,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6378,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6627,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6628
gpu_sim_insn = 926846
gpu_ipc =     139.8380
gpu_tot_sim_cycle = 18402
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     150.1792
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 888
gpu_total_sim_rate=197399

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 654, Miss = 224, Miss_rate = 0.343, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[1]: Access = 608, Miss = 197, Miss_rate = 0.324, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[2]: Access = 630, Miss = 216, Miss_rate = 0.343, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[3]: Access = 760, Miss = 279, Miss_rate = 0.367, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[4]: Access = 548, Miss = 161, Miss_rate = 0.294, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[5]: Access = 750, Miss = 278, Miss_rate = 0.371, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[6]: Access = 732, Miss = 268, Miss_rate = 0.366, Pending_hits = 291, Reservation_fails = 0
	L1D_cache_core[7]: Access = 630, Miss = 220, Miss_rate = 0.349, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[8]: Access = 640, Miss = 217, Miss_rate = 0.339, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[9]: Access = 602, Miss = 198, Miss_rate = 0.329, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[10]: Access = 522, Miss = 155, Miss_rate = 0.297, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[11]: Access = 634, Miss = 208, Miss_rate = 0.328, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[12]: Access = 554, Miss = 165, Miss_rate = 0.298, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[13]: Access = 548, Miss = 168, Miss_rate = 0.307, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[14]: Access = 484, Miss = 129, Miss_rate = 0.267, Pending_hits = 276, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3083
	L1D_total_cache_miss_rate = 0.3316
	L1D_total_cache_pending_hits = 4413
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2035
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1048
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60299
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 234, 120, 120, 120, 120, 120, 150, 150, 150, 150, 150, 150, 150, 150, 135, 135, 135, 135, 249, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 361, 135, 135, 135, 400, 90, 232, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2035
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8949	W0_Idle:76215	W0_Scoreboard:130582	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16280 {8:2035,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 276760 {136:2035,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 190 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18401 
mrq_lat_table:1231 	49 	85 	115 	49 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2229 	988 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3257 	17 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1478 	532 	38 	2 	0 	0 	0 	2 	9 	38 	944 	174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         2         0         1         1         4         0         1         2         0        22        22        22        23         9         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991      2216      2770      1513      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      2294      2726      1404      3501      4194      3022      2126      2706       953      3251      1692      2628      1774      1749      2338      3946 
dram[2]:      1116      4838      4001      3069      3022      2577      2641      5116      2334      4281      2783       907      1761      2028      2147      3860 
dram[3]:      1960      3229      2296      5079      1841      4679      2554      3174      4435      4213      2154       904      1807      1799      2366      2469 
dram[4]:      3422      3872      3104      1360      1047      5478      2804      1459      4500      2775      1250      4445      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1526      3449      3504      1161       916      1754      1785      5550      2076 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 16.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  8.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  4.000000  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 15.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1535/263 = 5.836502
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         9         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         4         6         7         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         6         6         9         1         0         0         0         0         0 
dram[4]:         8         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 329
min_bank_accesses = 0!
chip skew: 58/46 = 1.26
average mf latency per bank:
dram[0]:        410       149       168       183       124       139       158       184       156       174       528       547       660       617       360       327
dram[1]:        112       124       159       130       159       138       127       184       187       123       511       595       600       575       326       477
dram[2]:        148       159       148       173       177       178       124       172       135       195       510       681       606       619       311       343
dram[3]:        188       143       174       174       186       187       141       184       172       132       557       638       597       546       353       332
dram[4]:        142       188       126       155       155       168       152       137       195       156      2432       512       555       618       473       347
dram[5]:        153       197       168       183       177       142       167       143       134       174       578       645       516       587       416       314
maximum mf latency per bank:
dram[0]:        282       281       282       280       261       267       268       283       270       277       294       284       321       301       268       277
dram[1]:        277       253       271       261       275       252       264       278       277       251       294       284       288       292       268       281
dram[2]:        268       251       287       279       270       277       252       295       267       282       277       282       313       288       268       268
dram[3]:        280       260       277       279       270       279       251       277       283       268       289       287       282       280       268       268
dram[4]:        259       278       257       277       278       292       251       269       277       262       281       285       317       319       282       287
dram[5]:        270       277       282       277       279       272       253       277       256       277       291       280       318       299       277       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23760 n_act=41 n_pre=25 n_req=260 n_rd=404 n_write=58 bw_util=0.03804
n_activity=3642 dram_eff=0.2537
bk0: 18a 24063i bk1: 14a 24094i bk2: 16a 24071i bk3: 10a 24149i bk4: 12a 24138i bk5: 10a 24186i bk6: 10a 24186i bk7: 10a 24156i bk8: 14a 24137i bk9: 12a 24139i bk10: 46a 24107i bk11: 56a 23959i bk12: 54a 24108i bk13: 48a 24104i bk14: 34a 24206i bk15: 40a 24117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0303442
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23764 n_act=41 n_pre=25 n_req=257 n_rd=402 n_write=56 bw_util=0.03771
n_activity=3761 dram_eff=0.2436
bk0: 10a 24187i bk1: 6a 24228i bk2: 10a 24157i bk3: 2a 24251i bk4: 14a 24147i bk5: 10a 24206i bk6: 10a 24155i bk7: 32a 23920i bk8: 20a 24088i bk9: 14a 24167i bk10: 50a 24033i bk11: 50a 24005i bk12: 64a 24060i bk13: 56a 24017i bk14: 26a 24210i bk15: 28a 24168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.024333
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23780 n_act=42 n_pre=26 n_req=247 n_rd=386 n_write=54 bw_util=0.03623
n_activity=3702 dram_eff=0.2377
bk0: 8a 24205i bk1: 8a 24223i bk2: 14a 24138i bk3: 16a 24087i bk4: 4a 24236i bk5: 14a 24138i bk6: 6a 24233i bk7: 16a 24084i bk8: 12a 24138i bk9: 32a 23935i bk10: 44a 24109i bk11: 46a 24077i bk12: 56a 24060i bk13: 50a 24050i bk14: 28a 24210i bk15: 32a 24206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0205863
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23782 n_act=46 n_pre=30 n_req=238 n_rd=384 n_write=46 bw_util=0.03541
n_activity=3747 dram_eff=0.2295
bk0: 16a 24081i bk1: 8a 24194i bk2: 10a 24163i bk3: 10a 24170i bk4: 6a 24199i bk5: 6a 24202i bk6: 8a 24222i bk7: 12a 24151i bk8: 20a 24081i bk9: 20a 24095i bk10: 50a 24073i bk11: 50a 24023i bk12: 54a 24148i bk13: 60a 23982i bk14: 30a 24204i bk15: 24a 24228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0229331
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23723 n_act=50 n_pre=34 n_req=269 n_rd=424 n_write=57 bw_util=0.03961
n_activity=3976 dram_eff=0.242
bk0: 14a 24152i bk1: 12a 24095i bk2: 4a 24229i bk3: 16a 24133i bk4: 18a 24091i bk5: 20a 24012i bk6: 10a 24204i bk7: 14a 24139i bk8: 12a 24104i bk9: 10a 24157i bk10: 52a 24055i bk11: 52a 24002i bk12: 58a 24006i bk13: 54a 24018i bk14: 40a 24121i bk15: 38a 24133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0392787
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23748 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.0387
n_activity=3680 dram_eff=0.2554
bk0: 12a 24181i bk1: 20a 24055i bk2: 20a 24069i bk3: 14a 24137i bk4: 16a 24097i bk5: 10a 24176i bk6: 10a 24199i bk7: 18a 24086i bk8: 14a 24148i bk9: 10a 24176i bk10: 50a 24082i bk11: 44a 24091i bk12: 52a 24113i bk13: 50a 24071i bk14: 34a 24155i bk15: 38a 24145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0261034

========= L2 cache stats =========
L2_cache_bank[0]: Access = 287, Miss = 102, Miss_rate = 0.355, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[1]: Access = 242, Miss = 100, Miss_rate = 0.413, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 273, Miss = 102, Miss_rate = 0.374, Pending_hits = 6, Reservation_fails = 109
L2_cache_bank[3]: Access = 241, Miss = 99, Miss_rate = 0.411, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 202, Miss = 86, Miss_rate = 0.426, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 260, Miss = 107, Miss_rate = 0.412, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 227, Miss = 97, Miss_rate = 0.427, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 228, Miss = 95, Miss_rate = 0.417, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 606, Miss = 104, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 245, Miss = 108, Miss_rate = 0.441, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 237, Miss = 104, Miss_rate = 0.439, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 229, Miss = 102, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3277
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3680
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1145
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=11687
icnt_total_pkts_simt_to_mem=4444
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.97733
	minimum = 6
	maximum = 26
Network latency average = 7.75064
	minimum = 6
	maximum = 21
Slowest packet = 2883
Flit latency average = 6.74446
	minimum = 6
	maximum = 17
Slowest flit = 7923
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0216925
	minimum = 0.0102595 (at node 14)
	maximum = 0.0669885 (at node 23)
Accepted packet rate average = 0.0216925
	minimum = 0.0102595 (at node 14)
	maximum = 0.0669885 (at node 23)
Injected flit rate average = 0.0486321
	minimum = 0.0140314 (at node 14)
	maximum = 0.123114 (at node 23)
Accepted flit rate average= 0.0486321
	minimum = 0.0248944 (at node 19)
	maximum = 0.119946 (at node 23)
Injected packet length average = 2.24189
Accepted packet length average = 2.24189
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.21282 (3 samples)
	minimum = 6 (3 samples)
	maximum = 40 (3 samples)
Network latency average = 8.72962 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.3333 (3 samples)
Flit latency average = 7.6443 (3 samples)
	minimum = 6 (3 samples)
	maximum = 25.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0128361 (3 samples)
	minimum = 0.00709947 (3 samples)
	maximum = 0.0326962 (3 samples)
Accepted packet rate average = 0.0128361 (3 samples)
	minimum = 0.00709947 (3 samples)
	maximum = 0.0326962 (3 samples)
Injected flit rate average = 0.0317911 (3 samples)
	minimum = 0.00835677 (3 samples)
	maximum = 0.0777799 (3 samples)
Accepted flit rate average = 0.0317911 (3 samples)
	minimum = 0.0134519 (3 samples)
	maximum = 0.072945 (3 samples)
Injected packet size average = 2.4767 (3 samples)
Accepted packet size average = 2.4767 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 197399 (inst/sec)
gpgpu_simulation_rate = 1314 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18402)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(34,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(1,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(83,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (351,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(352,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (357,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (357,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(358,18402)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(358,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (358,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (358,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(359,18402)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(359,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (359,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (359,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(360,18402)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(360,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (360,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (360,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (360,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (360,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (360,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (360,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(361,18402)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(361,18402)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(361,18402)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(361,18402)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(361,18402)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(362,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (402,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(403,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (409,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(410,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (417,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (417,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(418,18402)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(418,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (421,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(422,18402)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(103,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (434,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(435,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (448,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(449,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (473,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(474,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (483,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (483,18402), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(484,18402)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(485,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (488,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(489,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (493,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(494,18402)
GPGPU-Sim uArch: cycles simulated: 18902  inst.: 3115106 (ipc=703.0) sim_rate=194694 (inst/sec) elapsed = 0:0:00:16 / Sun Mar  6 05:31:35 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (505,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(506,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (507,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(508,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (510,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(511,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (519,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (519,18402), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(520,18402)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(521,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (541,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(542,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (593,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(594,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (595,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(596,18402)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(115,0,0) tid=(211,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (627,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(628,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (677,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(678,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (686,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(687,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (692,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(693,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (696,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(697,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (702,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(703,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (714,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(715,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (768,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(769,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (787,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(788,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (792,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(793,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (801,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(802,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (859,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(860,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (946,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(947,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (975,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(976,18402)
GPGPU-Sim uArch: cycles simulated: 19402  inst.: 3244093 (ipc=480.5) sim_rate=190829 (inst/sec) elapsed = 0:0:00:17 / Sun Mar  6 05:31:36 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1037,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1038,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1045,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1046,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2019,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2020,18402)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(30,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2327,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2328,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2442,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2443,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2477,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(2478,18402)
GPGPU-Sim uArch: cycles simulated: 20902  inst.: 3278816 (ipc=206.1) sim_rate=182156 (inst/sec) elapsed = 0:0:00:18 / Sun Mar  6 05:31:37 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2732,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(2733,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2756,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2757,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2936,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(2937,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2938,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2939,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2979,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2980,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2980,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2981,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3034,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3035,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3108,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3109,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3163,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(3164,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3201,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3202,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3203,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3204,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3231,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(3232,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3334,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3335,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3374,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3375,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3392,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3393,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3419,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3420,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3441,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3442,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3489,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(3490,18402)
GPGPU-Sim uArch: cycles simulated: 21902  inst.: 3346888 (ipc=166.7) sim_rate=176152 (inst/sec) elapsed = 0:0:00:19 / Sun Mar  6 05:31:38 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3570,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3571,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3576,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3577,18402)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(162,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3730,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3731,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3741,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(3742,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (3797,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(3798,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3852,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(3853,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3860,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3861,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3878,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3879,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3961,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3962,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4002,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4003,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4045,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4046,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4049,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4050,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4053,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4054,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4102,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4103,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4192,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4193,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4239,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(4240,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4267,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4268,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4318,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4319,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4340,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4341,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4418,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4419,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4436,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4437,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4451,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4452,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4456,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4457,18402)
GPGPU-Sim uArch: cycles simulated: 22902  inst.: 3435794 (ipc=149.4) sim_rate=171789 (inst/sec) elapsed = 0:0:00:20 / Sun Mar  6 05:31:39 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4582,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4583,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4638,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4639,18402)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(122,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4826,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4827,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4829,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4830,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4858,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4859,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4878,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4879,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (4905,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(4906,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (4907,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(4908,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5131,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5132,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5161,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(5162,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5237,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5238,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5240,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5241,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5325,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5326,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5343,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5344,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5377,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5378,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5414,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5415,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5418,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5419,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5441,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(5442,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5444,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5445,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5464,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5465,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5486,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5487,18402)
GPGPU-Sim uArch: cycles simulated: 23902  inst.: 3509866 (ipc=135.7) sim_rate=167136 (inst/sec) elapsed = 0:0:00:21 / Sun Mar  6 05:31:40 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5509,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5510,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5532,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5533,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5533,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5534,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5539,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5540,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5672,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5673,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5674,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5675,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5682,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5683,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5728,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5729,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5774,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5775,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5808,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5809,18402)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(204,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5842,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5843,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5872,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5873,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6245,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6246,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6263,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6264,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6275,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6276,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6281,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6282,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (6297,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6298,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6411,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6412,18402)
GPGPU-Sim uArch: cycles simulated: 24902  inst.: 3590630 (ipc=127.2) sim_rate=163210 (inst/sec) elapsed = 0:0:00:22 / Sun Mar  6 05:31:41 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6565,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6566,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6756,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(6757,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6970,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(6971,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (6987,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(6988,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7419,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7420,18402)
GPGPU-Sim uArch: cycles simulated: 25902  inst.: 3620469 (ipc=114.2) sim_rate=157411 (inst/sec) elapsed = 0:0:00:23 / Sun Mar  6 05:31:42 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (7549,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(7550,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7572,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7573,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7607,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(7608,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7766,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(7767,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7800,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(7801,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7869,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(7870,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (7957,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(7958,18402)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(192,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 26402  inst.: 3640881 (ipc=109.7) sim_rate=151703 (inst/sec) elapsed = 0:0:00:24 / Sun Mar  6 05:31:43 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (8053,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(8054,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8226,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8227,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8346,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(8347,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (8539,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(8540,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8773,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8774,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (8817,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(8818,18402)
GPGPU-Sim uArch: cycles simulated: 27402  inst.: 3675648 (ipc=101.3) sim_rate=147025 (inst/sec) elapsed = 0:0:00:25 / Sun Mar  6 05:31:44 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9086,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(9087,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (9135,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(9136,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9169,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9170,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9216,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(9217,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9442,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9443,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (9892,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(9893,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9935,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9936,18402)
GPGPU-Sim uArch: cycles simulated: 28402  inst.: 3711103 (ipc=94.8) sim_rate=142734 (inst/sec) elapsed = 0:0:00:26 / Sun Mar  6 05:31:45 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10001,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(10002,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (10126,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(10127,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10449,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10450,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (10888,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(10889,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10894,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(10895,18402)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(252,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 29402  inst.: 3736701 (ipc=88.5) sim_rate=138396 (inst/sec) elapsed = 0:0:00:27 / Sun Mar  6 05:31:46 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (11002,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(11003,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (11315,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(11316,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11472,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11473,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11482,18402), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 30402  inst.: 3755467 (ipc=82.7) sim_rate=134123 (inst/sec) elapsed = 0:0:00:28 / Sun Mar  6 05:31:47 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12034,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12071,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12114,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (12304,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (12466,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (12551,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12591,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12776,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (12805,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (12974,18402), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 31402  inst.: 3772172 (ipc=77.6) sim_rate=130074 (inst/sec) elapsed = 0:0:00:29 / Sun Mar  6 05:31:48 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (13045,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13145,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13167,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13272,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13296,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (13363,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13573,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13645,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (13701,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (13713,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13723,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13837,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (14045,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14160,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14198,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (14233,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14449,18402), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 32902  inst.: 3791075 (ipc=70.9) sim_rate=126369 (inst/sec) elapsed = 0:0:00:30 / Sun Mar  6 05:31:49 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14568,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (14793,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14844,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (14947,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (15016,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (15280,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15292,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (15440,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (15445,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (15486,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (15489,18402), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 33902  inst.: 3802148 (ipc=67.0) sim_rate=122649 (inst/sec) elapsed = 0:0:00:31 / Sun Mar  6 05:31:50 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (15511,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (15549,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15596,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (15659,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15737,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15865,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15870,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16004,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (16053,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16149,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16151,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16170,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (16172,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (16335,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (16357,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (16436,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16438,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16603,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16632,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (16921,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17109,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (17284,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (17452,18402), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 35902  inst.: 3824674 (ipc=60.6) sim_rate=119521 (inst/sec) elapsed = 0:0:00:32 / Sun Mar  6 05:31:51 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17522,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (17587,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17640,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17812,18402), 2 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(225,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (18085,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (18264,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18320,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (18377,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18471,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18528,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (18747,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (18783,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (18862,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (18891,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (18915,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18928,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19086,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19169,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (19175,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (19284,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19296,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19308,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (19907,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (19997,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (20341,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20396,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (20556,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21002,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 12.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 21003
gpu_sim_insn = 1076234
gpu_ipc =      51.2419
gpu_tot_sim_cycle = 39405
gpu_tot_sim_insn = 3839832
gpu_tot_ipc =      97.4453
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 2641
gpu_stall_icnt2sh    = 9199
gpu_total_sim_rate=116358

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 147786
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0068
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 4042, Miss = 1857, Miss_rate = 0.459, Pending_hits = 351, Reservation_fails = 7375
	L1D_cache_core[1]: Access = 3899, Miss = 1782, Miss_rate = 0.457, Pending_hits = 347, Reservation_fails = 7319
	L1D_cache_core[2]: Access = 3652, Miss = 1649, Miss_rate = 0.452, Pending_hits = 365, Reservation_fails = 7517
	L1D_cache_core[3]: Access = 3173, Miss = 1435, Miss_rate = 0.452, Pending_hits = 360, Reservation_fails = 4741
	L1D_cache_core[4]: Access = 2857, Miss = 1264, Miss_rate = 0.442, Pending_hits = 352, Reservation_fails = 6620
	L1D_cache_core[5]: Access = 3463, Miss = 1595, Miss_rate = 0.461, Pending_hits = 338, Reservation_fails = 6994
	L1D_cache_core[6]: Access = 3758, Miss = 1742, Miss_rate = 0.464, Pending_hits = 367, Reservation_fails = 6714
	L1D_cache_core[7]: Access = 3275, Miss = 1502, Miss_rate = 0.459, Pending_hits = 347, Reservation_fails = 8168
	L1D_cache_core[8]: Access = 2908, Miss = 1341, Miss_rate = 0.461, Pending_hits = 336, Reservation_fails = 6873
	L1D_cache_core[9]: Access = 3145, Miss = 1426, Miss_rate = 0.453, Pending_hits = 341, Reservation_fails = 6080
	L1D_cache_core[10]: Access = 2827, Miss = 1270, Miss_rate = 0.449, Pending_hits = 345, Reservation_fails = 5486
	L1D_cache_core[11]: Access = 3819, Miss = 1690, Miss_rate = 0.443, Pending_hits = 392, Reservation_fails = 6228
	L1D_cache_core[12]: Access = 4567, Miss = 2143, Miss_rate = 0.469, Pending_hits = 366, Reservation_fails = 8356
	L1D_cache_core[13]: Access = 3573, Miss = 1640, Miss_rate = 0.459, Pending_hits = 384, Reservation_fails = 7203
	L1D_cache_core[14]: Access = 3589, Miss = 1634, Miss_rate = 0.455, Pending_hits = 318, Reservation_fails = 7129
	L1D_total_cache_accesses = 52547
	L1D_total_cache_misses = 23970
	L1D_total_cache_miss_rate = 0.4562
	L1D_total_cache_pending_hits = 5309
	L1D_total_cache_reservation_fails = 102803
	L1D_cache_data_port_util = 0.053
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 27061
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5301
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8573
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 48020
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26581
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15397
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 54783
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 146788
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
402, 352, 533, 464, 419, 477, 871, 447, 180, 395, 490, 434, 180, 490, 180, 180, 380, 492, 380, 210, 821, 509, 210, 210, 350, 761, 378, 464, 406, 180, 406, 535, 180, 180, 406, 434, 886, 462, 406, 180, 574, 150, 630, 150, 150, 462, 150, 574, 
gpgpu_n_tot_thrd_icount = 8435616
gpgpu_n_tot_w_icount = 263613
gpgpu_n_stall_shd_mem = 111675
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8573
gpgpu_n_mem_write_global = 16429
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292700
gpgpu_n_store_insn = 17932
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537726
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 108518
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:181822	W0_Idle:100032	W0_Scoreboard:331251	W1:111358	W2:23348	W3:4469	W4:1381	W5:177	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68584 {8:8573,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 657256 {40:16428,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1165928 {136:8573,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 131432 {8:16429,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 81 
maxdqlatency = 0 
maxmflatency = 770 
averagemflatency = 293 
max_icnt2mem_latency = 527 
max_icnt2sh_latency = 39404 
mrq_lat_table:5047 	159 	237 	572 	475 	91 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8948 	15257 	812 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6692 	1060 	1503 	3595 	9324 	2900 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4719 	3116 	732 	21 	0 	0 	0 	2 	9 	38 	944 	11054 	4382 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        16        18        22        18        18        28        26        24        20        22        27        24        17        17 
dram[1]:        14        12        24        16        22        10        22        14        16        20        20        22        25        23        16        13 
dram[2]:        14        20        20        16        18        16        22        15        23        20        20        22        22        22        14        16 
dram[3]:        28        16        16        18        18        22        24        18        26        18        20        22        27        20        15        12 
dram[4]:        15        14        15        20        16        16        10        15        24        27        22        22        22        23        12        14 
dram[5]:        16        10        12        22        18        22        14        18        16        18        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991      3016      3259      3874      4312      6437      3601      4780      5250      4354      5033      2276      5240 
dram[1]:      2294      3378      3993      3501      4194      3022      3322      6204      3287      3824      6237      3613      2878      5156      5302      3946 
dram[2]:      2069      4838      4001      4292      3022      2577      3815      5116      3450      4791      4152      3093      5707      3497      3930      5137 
dram[3]:      2515      3229      3152      5079      2873      4679      3813      3431      4435      4213      5202      3953      2856      2112      2764      2469 
dram[4]:      3422      5606      3104      4416      4393      5478      3096      3763      4500      3770      3691      4445      2325      2902      3138      2703 
dram[5]:      4094      2397      2962      4081      3196      2959      3638      3564      4096      3504      3764      4385      2481      2063      5550      2759 
average row accesses per activate:
dram[0]:  7.777778  4.062500  4.470588  3.695652  4.000000  3.952381  3.952381  3.608696  3.681818  4.050000  4.700000  3.933333  6.285714  4.400000  3.250000  3.615385 
dram[1]:  4.500000  4.466667  5.769231  4.470588  5.437500  3.000000  4.368421  2.906250  3.750000  4.263158  4.000000  3.333333  5.428571  5.285714  4.666667  4.600000 
dram[2]:  5.066667  7.000000  3.500000  4.100000  4.529412  2.892857  4.315790  4.421052  3.423077  3.826087  5.700000  3.714286  3.000000  4.700000  5.000000  6.000000 
dram[3]:  4.764706  3.550000  3.222222  3.107143  8.250000  3.583333  4.823529  4.095238  3.913043  3.535714  3.625000  4.307693  5.285714  3.142857  3.750000  4.100000 
dram[4]:  4.411765  3.269231  4.733333  3.772727  3.583333  4.529412  3.346154  3.304348  3.444444  4.142857  4.400000  4.000000  3.214286  3.384615  4.555555  3.700000 
dram[5]:  3.842105  3.038461  4.190476  4.105263  4.000000  4.941176  3.481482  4.200000  3.869565  3.423077  4.000000  5.000000  4.333333  4.300000  5.500000  3.666667 
average row locality = 6584/1646 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        38        47        56        51        53        52        55        52        51        38        51        44        44        39        47 
dram[1]:        42        39        44        46        55        53        51        61        58        55        48        49        38        37        42        46 
dram[2]:        43        35        49        51        46        51        49        53        55        57        45        46        45        46        45        42 
dram[3]:        48        40        55        55        37        54        51        54        60        69        47        47        37        44        45        41 
dram[4]:        43        54        41        53        56        47        58        44        62        57        55        42        45        44        41        37 
dram[5]:        45        51        54        49        47        52        64        53        59        61        52        42        39        43        44        44 
total reads: 4642
bank skew: 69/35 = 1.97
chip skew: 799/758 = 1.05
number of total write accesses:
dram[0]:        30        27        29        29        29        30        31        28        29        30         9         8         0         0         0         0 
dram[1]:        30        28        31        30        32        31        32        32        32        26        12        11         0         0         0         0 
dram[2]:        33        28        28        31        31        30        33        31        34        31        12         6         0         1         0         0 
dram[3]:        33        31        32        32        29        32        31        32        30        30        11         9         0         0         0         0 
dram[4]:        32        31        30        30        30        30        29        32        31        30        11        10         0         0         0         0 
dram[5]:        28        28        34        29        29        32        30        31        30        28        12         8         0         0         0         0 
total reads: 1942
min_bank_accesses = 0!
chip skew: 332/309 = 1.07
average mf latency per bank:
dram[0]:        443       429       442       422       457       450       414       475       529       545      1666      1683      2656      2685      2654      1972
dram[1]:        412       397       429       397       432       400       448       423       495       548      1449      1549      3433      3088      2061      2084
dram[2]:        462       500       480       416       366       410       497       432       488       489      1596      1653      2743      2850      1899      2466
dram[3]:        435       404       451       429       390       400       476       434       513       456      1407      1652      3090      2406      2145      2172
dram[4]:        506       439       529       480       495       421       557       483       559       480     23265      1576      3264      2478      2791      2461
dram[5]:        429       435       388       401       426       418       557       444       546       477      1381      1843      2783      2806      2216      2092
maximum mf latency per bank:
dram[0]:        603       632       649       673       583       571       640       603       587       555       538       627       597       602       606       517
dram[1]:        600       557       602       656       592       625       515       621       600       692       604       587       614       670       606       566
dram[2]:        601       564       682       554       592       561       662       770       649       559       529       667       612       602       602       590
dram[3]:        640       630       637       596       557       651       597       593       597       641       560       558       631       510       588       585
dram[4]:        633       597       682       640       688       606       757       597       768       743       686       699       639       624       666       531
dram[5]:        578       656       656       532       573       718       546       619       651       598       597       564       524       529       573       602

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52011 n_nop=49684 n_act=259 n_pre=243 n_req=1067 n_rd=1516 n_write=309 bw_util=0.07018
n_activity=15663 dram_eff=0.233
bk0: 80a 51072i bk1: 76a 51131i bk2: 94a 50972i bk3: 112a 50794i bk4: 102a 50836i bk5: 106a 50830i bk6: 104a 50758i bk7: 110a 50690i bk8: 104a 50780i bk9: 102a 50770i bk10: 76a 51427i bk11: 102a 51221i bk12: 88a 51540i bk13: 88a 51474i bk14: 78a 51520i bk15: 94a 51412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0776951
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52011 n_nop=49641 n_act=265 n_pre=249 n_req=1091 n_rd=1528 n_write=328 bw_util=0.07137
n_activity=15815 dram_eff=0.2347
bk0: 84a 51013i bk1: 78a 51028i bk2: 88a 50981i bk3: 92a 50905i bk4: 110a 50866i bk5: 106a 50564i bk6: 102a 50738i bk7: 122a 50553i bk8: 116a 50676i bk9: 110a 50871i bk10: 96a 51191i bk11: 98a 51066i bk12: 76a 51606i bk13: 74a 51584i bk14: 84a 51554i bk15: 92a 51515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0916729
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52011 n_nop=49656 n_act=263 n_pre=247 n_req=1087 n_rd=1516 n_write=329 bw_util=0.07095
n_activity=15957 dram_eff=0.2312
bk0: 86a 50832i bk1: 70a 51282i bk2: 98a 50727i bk3: 102a 50730i bk4: 92a 50891i bk5: 102a 50576i bk6: 98a 50688i bk7: 106a 50758i bk8: 110a 50527i bk9: 114a 50710i bk10: 90a 51289i bk11: 92a 51271i bk12: 90a 51362i bk13: 92a 51460i bk14: 90a 51499i bk15: 84a 51589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0902501
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52011 n_nop=49557 n_act=285 n_pre=269 n_req=1116 n_rd=1568 n_write=332 bw_util=0.07306
n_activity=16647 dram_eff=0.2283
bk0: 96a 50901i bk1: 80a 50826i bk2: 110a 50587i bk3: 110a 50539i bk4: 74a 51028i bk5: 108a 50614i bk6: 102a 50866i bk7: 108a 50695i bk8: 120a 50735i bk9: 138a 50536i bk10: 94a 51250i bk11: 94a 51196i bk12: 74a 51659i bk13: 88a 51434i bk14: 90a 51497i bk15: 82a 51563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.105689
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52011 n_nop=49559 n_act=292 n_pre=276 n_req=1105 n_rd=1558 n_write=326 bw_util=0.07245
n_activity=16749 dram_eff=0.225
bk0: 86a 51065i bk1: 108a 50630i bk2: 82a 51063i bk3: 106a 50680i bk4: 112a 50695i bk5: 94a 50871i bk6: 116a 50617i bk7: 88a 50797i bk8: 124a 50542i bk9: 114a 50612i bk10: 110a 51074i bk11: 84a 51263i bk12: 90a 51441i bk13: 88a 51399i bk14: 82a 51586i bk15: 74a 51589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0938071
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52011 n_nop=49546 n_act=282 n_pre=266 n_req=1118 n_rd=1598 n_write=319 bw_util=0.07372
n_activity=16074 dram_eff=0.2385
bk0: 90a 50971i bk1: 102a 50772i bk2: 108a 50775i bk3: 98a 50799i bk4: 94a 50830i bk5: 104a 50853i bk6: 128a 50445i bk7: 106a 50697i bk8: 118a 50759i bk9: 122a 50682i bk10: 104a 51209i bk11: 84a 51280i bk12: 78a 51574i bk13: 86a 51495i bk14: 88a 51603i bk15: 88a 51513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.10392

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1736, Miss = 363, Miss_rate = 0.209, Pending_hits = 12, Reservation_fails = 224
L2_cache_bank[1]: Access = 1770, Miss = 395, Miss_rate = 0.223, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 1756, Miss = 378, Miss_rate = 0.215, Pending_hits = 10, Reservation_fails = 109
L2_cache_bank[3]: Access = 1680, Miss = 386, Miss_rate = 0.230, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 1725, Miss = 377, Miss_rate = 0.219, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 1765, Miss = 381, Miss_rate = 0.216, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[6]: Access = 1691, Miss = 380, Miss_rate = 0.225, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1678, Miss = 404, Miss_rate = 0.241, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 6135, Miss = 401, Miss_rate = 0.065, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 1697, Miss = 378, Miss_rate = 0.223, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 1731, Miss = 404, Miss_rate = 0.233, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 1713, Miss = 395, Miss_rate = 0.231, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 25077
L2_total_cache_misses = 4642
L2_total_cache_miss_rate = 0.1851
L2_total_cache_pending_hits = 75
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5812
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2738
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14487
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1899
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=59639
icnt_total_pkts_simt_to_mem=41509
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.3491
	minimum = 6
	maximum = 445
Network latency average = 30.6885
	minimum = 6
	maximum = 305
Slowest packet = 9473
Flit latency average = 26.5539
	minimum = 6
	maximum = 304
Slowest flit = 46919
Fragmentation average = 0.0152982
	minimum = 0
	maximum = 169
Injected packet rate average = 0.076885
	minimum = 0.0550874 (at node 4)
	maximum = 0.263248 (at node 23)
Accepted packet rate average = 0.076885
	minimum = 0.0550874 (at node 4)
	maximum = 0.263248 (at node 23)
Injected flit rate average = 0.14992
	minimum = 0.0929391 (at node 4)
	maximum = 0.3659 (at node 23)
Accepted flit rate average= 0.14992
	minimum = 0.111079 (at node 18)
	maximum = 0.500833 (at node 23)
Injected packet length average = 1.94993
Accepted packet length average = 1.94993
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.9969 (4 samples)
	minimum = 6 (4 samples)
	maximum = 141.25 (4 samples)
Network latency average = 14.2193 (4 samples)
	minimum = 6 (4 samples)
	maximum = 98.25 (4 samples)
Flit latency average = 12.3717 (4 samples)
	minimum = 6 (4 samples)
	maximum = 95 (4 samples)
Fragmentation average = 0.00382454 (4 samples)
	minimum = 0 (4 samples)
	maximum = 42.25 (4 samples)
Injected packet rate average = 0.0288483 (4 samples)
	minimum = 0.0190964 (4 samples)
	maximum = 0.0903341 (4 samples)
Accepted packet rate average = 0.0288483 (4 samples)
	minimum = 0.0190964 (4 samples)
	maximum = 0.0903341 (4 samples)
Injected flit rate average = 0.0613234 (4 samples)
	minimum = 0.0295024 (4 samples)
	maximum = 0.14981 (4 samples)
Accepted flit rate average = 0.0613234 (4 samples)
	minimum = 0.0378588 (4 samples)
	maximum = 0.179917 (4 samples)
Injected packet size average = 2.12572 (4 samples)
Accepted packet size average = 2.12572 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 33 sec (33 sec)
gpgpu_simulation_rate = 116358 (inst/sec)
gpgpu_simulation_rate = 1194 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,39405)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,39405)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,39405)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,39405)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,39405)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,39405)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,39405)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,39405)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,39405)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,39405)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,39405)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,39405)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,39405)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,39405)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,39405)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,39405)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,39405)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,39405)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,39405)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,39405)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,39405)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,39405)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,39405)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,39405)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,39405)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,39405)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,39405)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,39405)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,39405)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,39405)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,39405)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,39405)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,39405)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,39405)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,39405)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,39405)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,39405)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,39405)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,39405)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,39405)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,39405)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,39405)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,39405)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,39405)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,39405)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,39405)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,39405)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,39405)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,39405)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,39405)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,39405)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,39405)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,39405)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,39405)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,39405)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,39405)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,39405)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,39405)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,39405)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,39405)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,39405)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,39405)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,39405)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,39405)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,39405)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,39405)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,39405)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,39405)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,39405)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,39405)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,39405)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,39405)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,39405)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,39405)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,39405)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,39405)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,39405)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,39405)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,39405)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,39405)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,39405)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,39405)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,39405)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,39405)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,39405)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,39405)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,39405)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,39405)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,39405)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,39405)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(41,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(42,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(25,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 39905  inst.: 4142765 (ipc=605.9) sim_rate=121846 (inst/sec) elapsed = 0:0:00:34 / Sun Mar  6 05:31:53 2016
GPGPU-Sim uArch: cycles simulated: 40405  inst.: 4153761 (ipc=313.9) sim_rate=118678 (inst/sec) elapsed = 0:0:00:35 / Sun Mar  6 05:31:54 2016
GPGPU-Sim uArch: cycles simulated: 40905  inst.: 4159449 (ipc=213.1) sim_rate=115540 (inst/sec) elapsed = 0:0:00:36 / Sun Mar  6 05:31:55 2016
GPGPU-Sim uArch: cycles simulated: 41905  inst.: 4171261 (ipc=132.6) sim_rate=112736 (inst/sec) elapsed = 0:0:00:37 / Sun Mar  6 05:31:56 2016
GPGPU-Sim uArch: cycles simulated: 42905  inst.: 4182568 (ipc=97.9) sim_rate=110067 (inst/sec) elapsed = 0:0:00:38 / Sun Mar  6 05:31:57 2016
GPGPU-Sim uArch: cycles simulated: 43405  inst.: 4188188 (ipc=87.1) sim_rate=107389 (inst/sec) elapsed = 0:0:00:39 / Sun Mar  6 05:31:58 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(8,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 44405  inst.: 4202111 (ipc=72.5) sim_rate=105052 (inst/sec) elapsed = 0:0:00:40 / Sun Mar  6 05:31:59 2016
GPGPU-Sim uArch: cycles simulated: 45405  inst.: 4215798 (ipc=62.7) sim_rate=102824 (inst/sec) elapsed = 0:0:00:41 / Sun Mar  6 05:32:00 2016
GPGPU-Sim uArch: cycles simulated: 46405  inst.: 4229427 (ipc=55.7) sim_rate=100700 (inst/sec) elapsed = 0:0:00:42 / Sun Mar  6 05:32:01 2016
GPGPU-Sim uArch: cycles simulated: 46905  inst.: 4236642 (ipc=52.9) sim_rate=98526 (inst/sec) elapsed = 0:0:00:43 / Sun Mar  6 05:32:02 2016
GPGPU-Sim uArch: cycles simulated: 47905  inst.: 4249212 (ipc=48.2) sim_rate=96573 (inst/sec) elapsed = 0:0:00:44 / Sun Mar  6 05:32:03 2016
GPGPU-Sim uArch: cycles simulated: 48905  inst.: 4263516 (ipc=44.6) sim_rate=94744 (inst/sec) elapsed = 0:0:00:45 / Sun Mar  6 05:32:04 2016
GPGPU-Sim uArch: cycles simulated: 49905  inst.: 4275282 (ipc=41.5) sim_rate=92940 (inst/sec) elapsed = 0:0:00:46 / Sun Mar  6 05:32:05 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10541,39405), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10542,39405)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10902,39405), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10903,39405)
GPGPU-Sim uArch: cycles simulated: 50405  inst.: 4284037 (ipc=40.4) sim_rate=91149 (inst/sec) elapsed = 0:0:00:47 / Sun Mar  6 05:32:06 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11372,39405), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11373,39405)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11579,39405), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11580,39405)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(58,0,0) tid=(158,0,0)
GPGPU-Sim uArch: cycles simulated: 51405  inst.: 4299538 (ipc=38.3) sim_rate=89573 (inst/sec) elapsed = 0:0:00:48 / Sun Mar  6 05:32:07 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12072,39405), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(12073,39405)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12247,39405), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12248,39405)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (12336,39405), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(12337,39405)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12374,39405), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(12375,39405)
GPGPU-Sim uArch: cycles simulated: 51905  inst.: 4309946 (ipc=37.6) sim_rate=87958 (inst/sec) elapsed = 0:0:00:49 / Sun Mar  6 05:32:08 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12502,39405), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12503,39405)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13281,39405), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13282,39405)
GPGPU-Sim uArch: cycles simulated: 52905  inst.: 4328361 (ipc=36.2) sim_rate=86567 (inst/sec) elapsed = 0:0:00:50 / Sun Mar  6 05:32:09 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13727,39405), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13728,39405)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13746,39405), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13747,39405)
GPGPU-Sim uArch: cycles simulated: 53405  inst.: 4339443 (ipc=35.7) sim_rate=85087 (inst/sec) elapsed = 0:0:00:51 / Sun Mar  6 05:32:10 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (14321,39405), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(14322,39405)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14547,39405), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14548,39405)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14586,39405), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14587,39405)
GPGPU-Sim uArch: cycles simulated: 54405  inst.: 4357318 (ipc=34.5) sim_rate=83794 (inst/sec) elapsed = 0:0:00:52 / Sun Mar  6 05:32:11 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15519,39405), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(15520,39405)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15709,39405), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(15710,39405)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15920,39405), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15921,39405)
GPGPU-Sim uArch: cycles simulated: 55405  inst.: 4378213 (ipc=33.6) sim_rate=82607 (inst/sec) elapsed = 0:0:00:53 / Sun Mar  6 05:32:12 2016
GPGPU-Sim uArch: cycles simulated: 55905  inst.: 4384958 (ipc=33.0) sim_rate=81202 (inst/sec) elapsed = 0:0:00:54 / Sun Mar  6 05:32:13 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16693,39405), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(16694,39405)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16706,39405), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16707,39405)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(48,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 56905  inst.: 4404909 (ipc=32.3) sim_rate=80089 (inst/sec) elapsed = 0:0:00:55 / Sun Mar  6 05:32:14 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17601,39405), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17602,39405)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17748,39405), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(17749,39405)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (18144,39405), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(18145,39405)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18152,39405), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(18153,39405)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (18164,39405), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(18165,39405)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18239,39405), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(18240,39405)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (18492,39405), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(18493,39405)
GPGPU-Sim uArch: cycles simulated: 57905  inst.: 4428873 (ipc=31.8) sim_rate=79087 (inst/sec) elapsed = 0:0:00:56 / Sun Mar  6 05:32:15 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18628,39405), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(18629,39405)
GPGPU-Sim uArch: cycles simulated: 58405  inst.: 4441710 (ipc=31.7) sim_rate=77924 (inst/sec) elapsed = 0:0:00:57 / Sun Mar  6 05:32:16 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (19103,39405), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(19104,39405)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19785,39405), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(19786,39405)
GPGPU-Sim uArch: cycles simulated: 59405  inst.: 4462548 (ipc=31.1) sim_rate=76940 (inst/sec) elapsed = 0:0:00:58 / Sun Mar  6 05:32:17 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (20223,39405), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(20224,39405)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (20397,39405), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(20398,39405)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20510,39405), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(20511,39405)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (20517,39405), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(20518,39405)
GPGPU-Sim uArch: cycles simulated: 60405  inst.: 4487782 (ipc=30.9) sim_rate=76064 (inst/sec) elapsed = 0:0:00:59 / Sun Mar  6 05:32:18 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(51,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21165,39405), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(21166,39405)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (21780,39405), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(21781,39405)
GPGPU-Sim uArch: cycles simulated: 61405  inst.: 4506563 (ipc=30.3) sim_rate=75109 (inst/sec) elapsed = 0:0:01:00 / Sun Mar  6 05:32:19 2016
GPGPU-Sim uArch: cycles simulated: 61905  inst.: 4518394 (ipc=30.2) sim_rate=74072 (inst/sec) elapsed = 0:0:01:01 / Sun Mar  6 05:32:20 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (23148,39405), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(23149,39405)
GPGPU-Sim uArch: cycles simulated: 62905  inst.: 4536084 (ipc=29.6) sim_rate=73162 (inst/sec) elapsed = 0:0:01:02 / Sun Mar  6 05:32:21 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (23796,39405), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(23797,39405)
GPGPU-Sim uArch: cycles simulated: 63905  inst.: 4554154 (ipc=29.2) sim_rate=72288 (inst/sec) elapsed = 0:0:01:03 / Sun Mar  6 05:32:22 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (25029,39405), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(25030,39405)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25076,39405), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(25077,39405)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (25086,39405), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(25087,39405)
GPGPU-Sim uArch: cycles simulated: 64905  inst.: 4576152 (ipc=28.9) sim_rate=71502 (inst/sec) elapsed = 0:0:01:04 / Sun Mar  6 05:32:23 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (25500,39405), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(25501,39405)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (25725,39405), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(25726,39405)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(94,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 65905  inst.: 4598535 (ipc=28.6) sim_rate=70746 (inst/sec) elapsed = 0:0:01:05 / Sun Mar  6 05:32:24 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (26988,39405), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(26989,39405)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (27289,39405), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(27290,39405)
GPGPU-Sim uArch: cycles simulated: 66905  inst.: 4619492 (ipc=28.4) sim_rate=69992 (inst/sec) elapsed = 0:0:01:06 / Sun Mar  6 05:32:25 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (27672,39405), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(27673,39405)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (27820,39405), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(27821,39405)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (27965,39405), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(27966,39405)
GPGPU-Sim uArch: cycles simulated: 67405  inst.: 4632536 (ipc=28.3) sim_rate=69142 (inst/sec) elapsed = 0:0:01:07 / Sun Mar  6 05:32:26 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (28200,39405), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(28201,39405)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (28422,39405), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(28423,39405)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (28484,39405), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(28485,39405)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (28746,39405), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(28747,39405)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (28911,39405), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(28912,39405)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (28993,39405), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(28994,39405)
GPGPU-Sim uArch: cycles simulated: 68405  inst.: 4670088 (ipc=28.6) sim_rate=68677 (inst/sec) elapsed = 0:0:01:08 / Sun Mar  6 05:32:27 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(138,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 68905  inst.: 4681542 (ipc=28.5) sim_rate=67848 (inst/sec) elapsed = 0:0:01:09 / Sun Mar  6 05:32:28 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (30220,39405), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(30221,39405)
GPGPU-Sim uArch: cycles simulated: 69905  inst.: 4709621 (ipc=28.5) sim_rate=67280 (inst/sec) elapsed = 0:0:01:10 / Sun Mar  6 05:32:29 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (31205,39405), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(31206,39405)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (31370,39405), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(31371,39405)
GPGPU-Sim uArch: cycles simulated: 70905  inst.: 4730579 (ipc=28.3) sim_rate=66627 (inst/sec) elapsed = 0:0:01:11 / Sun Mar  6 05:32:30 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (32315,39405), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(32316,39405)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (32341,39405), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(32342,39405)
GPGPU-Sim uArch: cycles simulated: 71905  inst.: 4755853 (ipc=28.2) sim_rate=66053 (inst/sec) elapsed = 0:0:01:12 / Sun Mar  6 05:32:31 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (32969,39405), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(32970,39405)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(109,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (33309,39405), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(33310,39405)
GPGPU-Sim uArch: cycles simulated: 72905  inst.: 4779761 (ipc=28.1) sim_rate=65476 (inst/sec) elapsed = 0:0:01:13 / Sun Mar  6 05:32:32 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (33940,39405), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(33941,39405)
GPGPU-Sim uArch: cycles simulated: 73905  inst.: 4803090 (ipc=27.9) sim_rate=64906 (inst/sec) elapsed = 0:0:01:14 / Sun Mar  6 05:32:33 2016
GPGPU-Sim uArch: cycles simulated: 74405  inst.: 4811439 (ipc=27.8) sim_rate=64152 (inst/sec) elapsed = 0:0:01:15 / Sun Mar  6 05:32:34 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (35260,39405), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(35261,39405)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (35286,39405), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(35287,39405)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (35808,39405), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(35809,39405)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (35850,39405), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(35851,39405)
GPGPU-Sim uArch: cycles simulated: 75405  inst.: 4836668 (ipc=27.7) sim_rate=63640 (inst/sec) elapsed = 0:0:01:16 / Sun Mar  6 05:32:35 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (36818,39405), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(36819,39405)
GPGPU-Sim uArch: cycles simulated: 76405  inst.: 4860285 (ipc=27.6) sim_rate=63120 (inst/sec) elapsed = 0:0:01:17 / Sun Mar  6 05:32:36 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(81,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (37372,39405), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(37373,39405)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (37573,39405), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(37574,39405)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (37971,39405), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(37972,39405)
GPGPU-Sim uArch: cycles simulated: 77405  inst.: 4881482 (ipc=27.4) sim_rate=62583 (inst/sec) elapsed = 0:0:01:18 / Sun Mar  6 05:32:37 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (38219,39405), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(38220,39405)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (38352,39405), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(38353,39405)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (38909,39405), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(38910,39405)
GPGPU-Sim uArch: cycles simulated: 78405  inst.: 4908914 (ipc=27.4) sim_rate=62138 (inst/sec) elapsed = 0:0:01:19 / Sun Mar  6 05:32:38 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (39524,39405), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(39525,39405)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (39927,39405), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(39928,39405)
GPGPU-Sim uArch: cycles simulated: 79405  inst.: 4935785 (ipc=27.4) sim_rate=61697 (inst/sec) elapsed = 0:0:01:20 / Sun Mar  6 05:32:39 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (40118,39405), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(40119,39405)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (40430,39405), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(40431,39405)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (40615,39405), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(40616,39405)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(109,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 80405  inst.: 4961406 (ipc=27.4) sim_rate=61251 (inst/sec) elapsed = 0:0:01:21 / Sun Mar  6 05:32:40 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (41430,39405), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(41431,39405)
GPGPU-Sim uArch: cycles simulated: 81405  inst.: 4987980 (ipc=27.3) sim_rate=60829 (inst/sec) elapsed = 0:0:01:22 / Sun Mar  6 05:32:41 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (42737,39405), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(42738,39405)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (42867,39405), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(42868,39405)
GPGPU-Sim uArch: cycles simulated: 82405  inst.: 5012760 (ipc=27.3) sim_rate=60394 (inst/sec) elapsed = 0:0:01:23 / Sun Mar  6 05:32:42 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (43623,39405), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(43624,39405)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (44077,39405), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(44078,39405)
GPGPU-Sim uArch: cycles simulated: 83905  inst.: 5043623 (ipc=27.1) sim_rate=60043 (inst/sec) elapsed = 0:0:01:24 / Sun Mar  6 05:32:43 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (44505,39405), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(44506,39405)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (44611,39405), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(44612,39405)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(160,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (45246,39405), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(45247,39405)
GPGPU-Sim uArch: cycles simulated: 84905  inst.: 5073952 (ipc=27.1) sim_rate=59693 (inst/sec) elapsed = 0:0:01:25 / Sun Mar  6 05:32:44 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (45686,39405), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(45687,39405)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (46038,39405), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(46039,39405)
GPGPU-Sim uArch: cycles simulated: 85905  inst.: 5100532 (ipc=27.1) sim_rate=59308 (inst/sec) elapsed = 0:0:01:26 / Sun Mar  6 05:32:45 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (47185,39405), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(47186,39405)
GPGPU-Sim uArch: cycles simulated: 86905  inst.: 5122890 (ipc=27.0) sim_rate=58883 (inst/sec) elapsed = 0:0:01:27 / Sun Mar  6 05:32:46 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (48450,39405), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(48451,39405)
GPGPU-Sim uArch: cycles simulated: 87905  inst.: 5145002 (ipc=26.9) sim_rate=58465 (inst/sec) elapsed = 0:0:01:28 / Sun Mar  6 05:32:47 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(95,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 88905  inst.: 5165665 (ipc=26.8) sim_rate=58041 (inst/sec) elapsed = 0:0:01:29 / Sun Mar  6 05:32:48 2016
GPGPU-Sim uArch: cycles simulated: 89905  inst.: 5184454 (ipc=26.6) sim_rate=57605 (inst/sec) elapsed = 0:0:01:30 / Sun Mar  6 05:32:49 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (51358,39405), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(51359,39405)
GPGPU-Sim uArch: cycles simulated: 90905  inst.: 5203375 (ipc=26.5) sim_rate=57179 (inst/sec) elapsed = 0:0:01:31 / Sun Mar  6 05:32:50 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (52162,39405), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(52163,39405)
GPGPU-Sim uArch: cycles simulated: 91905  inst.: 5228541 (ipc=26.5) sim_rate=56831 (inst/sec) elapsed = 0:0:01:32 / Sun Mar  6 05:32:51 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (52527,39405), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(52528,39405)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (53049,39405), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(53050,39405)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(138,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 92905  inst.: 5249156 (ipc=26.3) sim_rate=56442 (inst/sec) elapsed = 0:0:01:33 / Sun Mar  6 05:32:52 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (53833,39405), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(53834,39405)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (54339,39405), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(54340,39405)
GPGPU-Sim uArch: cycles simulated: 93905  inst.: 5274763 (ipc=26.3) sim_rate=56114 (inst/sec) elapsed = 0:0:01:34 / Sun Mar  6 05:32:53 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (54509,39405), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(54510,39405)
GPGPU-Sim uArch: cycles simulated: 94905  inst.: 5302300 (ipc=26.4) sim_rate=55813 (inst/sec) elapsed = 0:0:01:35 / Sun Mar  6 05:32:54 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (55719,39405), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(55720,39405)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (55854,39405), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(55855,39405)
GPGPU-Sim uArch: cycles simulated: 95905  inst.: 5328840 (ipc=26.4) sim_rate=55508 (inst/sec) elapsed = 0:0:01:36 / Sun Mar  6 05:32:55 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (56545,39405), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(56546,39405)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(103,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (57117,39405), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(57118,39405)
GPGPU-Sim uArch: cycles simulated: 96905  inst.: 5357546 (ipc=26.4) sim_rate=55232 (inst/sec) elapsed = 0:0:01:37 / Sun Mar  6 05:32:56 2016
GPGPU-Sim uArch: cycles simulated: 97905  inst.: 5374946 (ipc=26.2) sim_rate=54846 (inst/sec) elapsed = 0:0:01:38 / Sun Mar  6 05:32:57 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (58758,39405), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(58759,39405)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (59258,39405), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(59259,39405)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (59618,39405), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(59619,39405)
GPGPU-Sim uArch: cycles simulated: 99405  inst.: 5410474 (ipc=26.2) sim_rate=54651 (inst/sec) elapsed = 0:0:01:39 / Sun Mar  6 05:32:58 2016
GPGPU-Sim uArch: cycles simulated: 100405  inst.: 5433209 (ipc=26.1) sim_rate=54332 (inst/sec) elapsed = 0:0:01:40 / Sun Mar  6 05:32:59 2016
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(100,0,0) tid=(161,0,0)
GPGPU-Sim uArch: cycles simulated: 101405  inst.: 5450345 (ipc=26.0) sim_rate=53963 (inst/sec) elapsed = 0:0:01:41 / Sun Mar  6 05:33:00 2016
GPGPU-Sim uArch: cycles simulated: 102405  inst.: 5473064 (ipc=25.9) sim_rate=53657 (inst/sec) elapsed = 0:0:01:42 / Sun Mar  6 05:33:01 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (64393,39405), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(64394,39405)
GPGPU-Sim uArch: cycles simulated: 103905  inst.: 5508609 (ipc=25.9) sim_rate=53481 (inst/sec) elapsed = 0:0:01:43 / Sun Mar  6 05:33:02 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(184,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 104905  inst.: 5531844 (ipc=25.8) sim_rate=53190 (inst/sec) elapsed = 0:0:01:44 / Sun Mar  6 05:33:03 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (65699,39405), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(65700,39405)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (66061,39405), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(66062,39405)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (66067,39405), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(66068,39405)
GPGPU-Sim uArch: cycles simulated: 105905  inst.: 5559011 (ipc=25.9) sim_rate=52942 (inst/sec) elapsed = 0:0:01:45 / Sun Mar  6 05:33:04 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (66708,39405), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(66709,39405)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (67121,39405), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(67122,39405)
GPGPU-Sim uArch: cycles simulated: 106905  inst.: 5591064 (ipc=25.9) sim_rate=52745 (inst/sec) elapsed = 0:0:01:46 / Sun Mar  6 05:33:05 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (68069,39405), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(68070,39405)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (68482,39405), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(68483,39405)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(191,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 108405  inst.: 5633107 (ipc=26.0) sim_rate=52645 (inst/sec) elapsed = 0:0:01:47 / Sun Mar  6 05:33:06 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (69594,39405), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(69595,39405)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (69977,39405), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(69978,39405)
GPGPU-Sim uArch: cycles simulated: 109405  inst.: 5657913 (ipc=26.0) sim_rate=52388 (inst/sec) elapsed = 0:0:01:48 / Sun Mar  6 05:33:07 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (70872,39405), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(70873,39405)
GPGPU-Sim uArch: cycles simulated: 110405  inst.: 5682935 (ipc=26.0) sim_rate=52137 (inst/sec) elapsed = 0:0:01:49 / Sun Mar  6 05:33:08 2016
GPGPU-Sim uArch: cycles simulated: 111405  inst.: 5706840 (ipc=25.9) sim_rate=51880 (inst/sec) elapsed = 0:0:01:50 / Sun Mar  6 05:33:09 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(127,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 112905  inst.: 5740174 (ipc=25.9) sim_rate=51713 (inst/sec) elapsed = 0:0:01:51 / Sun Mar  6 05:33:10 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (74233,39405), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(74234,39405)
GPGPU-Sim uArch: cycles simulated: 113905  inst.: 5767375 (ipc=25.9) sim_rate=51494 (inst/sec) elapsed = 0:0:01:52 / Sun Mar  6 05:33:11 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (74570,39405), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(74571,39405)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (75257,39405), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(75258,39405)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (75429,39405), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(75430,39405)
GPGPU-Sim uArch: cycles simulated: 114905  inst.: 5796406 (ipc=25.9) sim_rate=51295 (inst/sec) elapsed = 0:0:01:53 / Sun Mar  6 05:33:12 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (75893,39405), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(75894,39405)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(196,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 116405  inst.: 5837364 (ipc=25.9) sim_rate=51204 (inst/sec) elapsed = 0:0:01:54 / Sun Mar  6 05:33:13 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (77366,39405), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(77367,39405)
GPGPU-Sim uArch: cycles simulated: 117405  inst.: 5862811 (ipc=25.9) sim_rate=50980 (inst/sec) elapsed = 0:0:01:55 / Sun Mar  6 05:33:14 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (78276,39405), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(78277,39405)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (78775,39405), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(78776,39405)
GPGPU-Sim uArch: cycles simulated: 118405  inst.: 5889984 (ipc=26.0) sim_rate=50775 (inst/sec) elapsed = 0:0:01:56 / Sun Mar  6 05:33:15 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (79552,39405), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(79553,39405)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (79768,39405), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(79769,39405)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(201,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 119405  inst.: 5915917 (ipc=26.0) sim_rate=50563 (inst/sec) elapsed = 0:0:01:57 / Sun Mar  6 05:33:16 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (80658,39405), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(80659,39405)
GPGPU-Sim uArch: cycles simulated: 120905  inst.: 5959832 (ipc=26.0) sim_rate=50507 (inst/sec) elapsed = 0:0:01:58 / Sun Mar  6 05:33:17 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (82346,39405), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(82347,39405)
GPGPU-Sim uArch: cycles simulated: 121905  inst.: 5983435 (ipc=26.0) sim_rate=50280 (inst/sec) elapsed = 0:0:01:59 / Sun Mar  6 05:33:18 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (82752,39405), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(82753,39405)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (83049,39405), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(83050,39405)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (83057,39405), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(83058,39405)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(214,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 122905  inst.: 6011960 (ipc=26.0) sim_rate=50099 (inst/sec) elapsed = 0:0:02:00 / Sun Mar  6 05:33:19 2016
GPGPU-Sim uArch: cycles simulated: 123905  inst.: 6034954 (ipc=26.0) sim_rate=49875 (inst/sec) elapsed = 0:0:02:01 / Sun Mar  6 05:33:20 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (84868,39405), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(84869,39405)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (85188,39405), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(85189,39405)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (85470,39405), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(85471,39405)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (85565,39405), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(85566,39405)
GPGPU-Sim uArch: cycles simulated: 125405  inst.: 6080251 (ipc=26.1) sim_rate=49838 (inst/sec) elapsed = 0:0:02:02 / Sun Mar  6 05:33:21 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(216,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (87159,39405), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(87160,39405)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (87464,39405), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(87465,39405)
GPGPU-Sim uArch: cycles simulated: 126905  inst.: 6123337 (ipc=26.1) sim_rate=49783 (inst/sec) elapsed = 0:0:02:03 / Sun Mar  6 05:33:22 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (87835,39405), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(87836,39405)
GPGPU-Sim uArch: cycles simulated: 128405  inst.: 6163369 (ipc=26.1) sim_rate=49704 (inst/sec) elapsed = 0:0:02:04 / Sun Mar  6 05:33:23 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (89577,39405), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(89578,39405)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(227,0,0) tid=(206,0,0)
GPGPU-Sim uArch: cycles simulated: 129905  inst.: 6205460 (ipc=26.1) sim_rate=49643 (inst/sec) elapsed = 0:0:02:05 / Sun Mar  6 05:33:24 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (90716,39405), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(90717,39405)
GPGPU-Sim uArch: cycles simulated: 131405  inst.: 6240396 (ipc=26.1) sim_rate=49526 (inst/sec) elapsed = 0:0:02:06 / Sun Mar  6 05:33:25 2016
GPGPU-Sim uArch: cycles simulated: 132905  inst.: 6277711 (ipc=26.1) sim_rate=49430 (inst/sec) elapsed = 0:0:02:07 / Sun Mar  6 05:33:26 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(173,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (94461,39405), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(94462,39405)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (94852,39405), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(94853,39405)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (94944,39405), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(94945,39405)
GPGPU-Sim uArch: cycles simulated: 134405  inst.: 6317995 (ipc=26.1) sim_rate=49359 (inst/sec) elapsed = 0:0:02:08 / Sun Mar  6 05:33:27 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (95038,39405), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(95039,39405)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (95383,39405), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(95384,39405)
GPGPU-Sim uArch: cycles simulated: 135905  inst.: 6367700 (ipc=26.2) sim_rate=49362 (inst/sec) elapsed = 0:0:02:09 / Sun Mar  6 05:33:28 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (96914,39405), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(96915,39405)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(234,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (97417,39405), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(97418,39405)
GPGPU-Sim uArch: cycles simulated: 137405  inst.: 6410662 (ipc=26.2) sim_rate=49312 (inst/sec) elapsed = 0:0:02:10 / Sun Mar  6 05:33:29 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (99340,39405), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(99341,39405)
GPGPU-Sim uArch: cycles simulated: 138905  inst.: 6448832 (ipc=26.2) sim_rate=49227 (inst/sec) elapsed = 0:0:02:11 / Sun Mar  6 05:33:30 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(219,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (100812,39405), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(100813,39405)
GPGPU-Sim uArch: cycles simulated: 140405  inst.: 6487607 (ipc=26.2) sim_rate=49148 (inst/sec) elapsed = 0:0:02:12 / Sun Mar  6 05:33:31 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (102259,39405), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(102260,39405)
GPGPU-Sim uArch: cycles simulated: 141905  inst.: 6531271 (ipc=26.3) sim_rate=49107 (inst/sec) elapsed = 0:0:02:13 / Sun Mar  6 05:33:32 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (102864,39405), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(102865,39405)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (103239,39405), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(103240,39405)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (103619,39405), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(103620,39405)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(200,0,0) tid=(229,0,0)
GPGPU-Sim uArch: cycles simulated: 143405  inst.: 6577694 (ipc=26.3) sim_rate=49087 (inst/sec) elapsed = 0:0:02:14 / Sun Mar  6 05:33:33 2016
GPGPU-Sim uArch: cycles simulated: 144905  inst.: 6619220 (ipc=26.3) sim_rate=49031 (inst/sec) elapsed = 0:0:02:15 / Sun Mar  6 05:33:34 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (105877,39405), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(105878,39405)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (105879,39405), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(105880,39405)
GPGPU-Sim uArch: cycles simulated: 146405  inst.: 6662295 (ipc=26.4) sim_rate=48987 (inst/sec) elapsed = 0:0:02:16 / Sun Mar  6 05:33:35 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(158,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 147905  inst.: 6702436 (ipc=26.4) sim_rate=48922 (inst/sec) elapsed = 0:0:02:17 / Sun Mar  6 05:33:36 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (108762,39405), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(108763,39405)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (109005,39405), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(109006,39405)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (109975,39405), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(109976,39405)
GPGPU-Sim uArch: cycles simulated: 149405  inst.: 6747988 (ipc=26.4) sim_rate=48898 (inst/sec) elapsed = 0:0:02:18 / Sun Mar  6 05:33:37 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (110394,39405), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(110395,39405)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(214,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (110553,39405), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(110554,39405)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (110608,39405), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(110609,39405)
GPGPU-Sim uArch: cycles simulated: 150905  inst.: 6802352 (ipc=26.6) sim_rate=48937 (inst/sec) elapsed = 0:0:02:19 / Sun Mar  6 05:33:38 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (111739,39405), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(111740,39405)
GPGPU-Sim uArch: cycles simulated: 152405  inst.: 6842906 (ipc=26.6) sim_rate=48877 (inst/sec) elapsed = 0:0:02:20 / Sun Mar  6 05:33:39 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (113615,39405), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(113616,39405)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(193,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (113867,39405), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(113868,39405)
GPGPU-Sim uArch: cycles simulated: 153905  inst.: 6881515 (ipc=26.6) sim_rate=48805 (inst/sec) elapsed = 0:0:02:21 / Sun Mar  6 05:33:40 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (115808,39405), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(115809,39405)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (115811,39405), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(115812,39405)
GPGPU-Sim uArch: cycles simulated: 155405  inst.: 6923328 (ipc=26.6) sim_rate=48755 (inst/sec) elapsed = 0:0:02:22 / Sun Mar  6 05:33:41 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (116434,39405), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(116435,39405)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(247,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (117383,39405), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 156905  inst.: 6964735 (ipc=26.6) sim_rate=48704 (inst/sec) elapsed = 0:0:02:23 / Sun Mar  6 05:33:42 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (118031,39405), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (118867,39405), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (118878,39405), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 158405  inst.: 7004642 (ipc=26.6) sim_rate=48643 (inst/sec) elapsed = 0:0:02:24 / Sun Mar  6 05:33:43 2016
GPGPU-Sim uArch: cycles simulated: 159905  inst.: 7050548 (ipc=26.6) sim_rate=48624 (inst/sec) elapsed = 0:0:02:25 / Sun Mar  6 05:33:44 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(241,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (121465,39405), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 161905  inst.: 7102834 (ipc=26.6) sim_rate=48649 (inst/sec) elapsed = 0:0:02:26 / Sun Mar  6 05:33:45 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (123537,39405), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 163405  inst.: 7143597 (ipc=26.6) sim_rate=48595 (inst/sec) elapsed = 0:0:02:27 / Sun Mar  6 05:33:46 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(248,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (124261,39405), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (124319,39405), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (124829,39405), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (125468,39405), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 164905  inst.: 7185604 (ipc=26.7) sim_rate=48551 (inst/sec) elapsed = 0:0:02:28 / Sun Mar  6 05:33:47 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (126420,39405), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (126781,39405), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 166405  inst.: 7224943 (ipc=26.7) sim_rate=48489 (inst/sec) elapsed = 0:0:02:29 / Sun Mar  6 05:33:48 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (127300,39405), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (127462,39405), 5 CTAs running
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(252,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (127575,39405), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 168405  inst.: 7291322 (ipc=26.8) sim_rate=48608 (inst/sec) elapsed = 0:0:02:30 / Sun Mar  6 05:33:49 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (129480,39405), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 169905  inst.: 7335567 (ipc=26.8) sim_rate=48579 (inst/sec) elapsed = 0:0:02:31 / Sun Mar  6 05:33:50 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(225,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (131821,39405), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (131891,39405), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (132284,39405), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (132306,39405), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 171905  inst.: 7390935 (ipc=26.8) sim_rate=48624 (inst/sec) elapsed = 0:0:02:32 / Sun Mar  6 05:33:51 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (132596,39405), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (132860,39405), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (133014,39405), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (133683,39405), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 173405  inst.: 7429931 (ipc=26.8) sim_rate=48561 (inst/sec) elapsed = 0:0:02:33 / Sun Mar  6 05:33:52 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(243,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (134616,39405), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (134879,39405), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (135320,39405), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (135582,39405), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 175405  inst.: 7488503 (ipc=26.8) sim_rate=48626 (inst/sec) elapsed = 0:0:02:34 / Sun Mar  6 05:33:53 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (137120,39405), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (137200,39405), 3 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(203,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 176905  inst.: 7530570 (ipc=26.8) sim_rate=48584 (inst/sec) elapsed = 0:0:02:35 / Sun Mar  6 05:33:54 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (138052,39405), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 177905  inst.: 7557914 (ipc=26.8) sim_rate=48448 (inst/sec) elapsed = 0:0:02:36 / Sun Mar  6 05:33:55 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (139262,39405), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 179405  inst.: 7599516 (ipc=26.9) sim_rate=48404 (inst/sec) elapsed = 0:0:02:37 / Sun Mar  6 05:33:56 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (140225,39405), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (140644,39405), 4 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(231,0,0) tid=(114,0,0)
GPGPU-Sim uArch: cycles simulated: 180905  inst.: 7638556 (ipc=26.8) sim_rate=48345 (inst/sec) elapsed = 0:0:02:38 / Sun Mar  6 05:33:57 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (142008,39405), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (142200,39405), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (142322,39405), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (142465,39405), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (142575,39405), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (142873,39405), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 182405  inst.: 7680158 (ipc=26.9) sim_rate=48302 (inst/sec) elapsed = 0:0:02:39 / Sun Mar  6 05:33:58 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (143057,39405), 3 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(228,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 184405  inst.: 7737020 (ipc=26.9) sim_rate=48356 (inst/sec) elapsed = 0:0:02:40 / Sun Mar  6 05:33:59 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (145588,39405), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (145736,39405), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (145796,39405), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 185905  inst.: 7777933 (ipc=26.9) sim_rate=48310 (inst/sec) elapsed = 0:0:02:41 / Sun Mar  6 05:34:00 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (146727,39405), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (146733,39405), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (147318,39405), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (147548,39405), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (147629,39405), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (147666,39405), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (147874,39405), 3 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(232,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (148310,39405), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (148499,39405), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 187905  inst.: 7831213 (ipc=26.9) sim_rate=48340 (inst/sec) elapsed = 0:0:02:42 / Sun Mar  6 05:34:01 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (148689,39405), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (148943,39405), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (149169,39405), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (149470,39405), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (149677,39405), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (150410,39405), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 190405  inst.: 7898311 (ipc=26.9) sim_rate=48455 (inst/sec) elapsed = 0:0:02:43 / Sun Mar  6 05:34:02 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (151113,39405), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (151239,39405), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (151304,39405), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (151381,39405), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (151427,39405), 2 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(239,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (151849,39405), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (152036,39405), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (152443,39405), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (152542,39405), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (152607,39405), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (152851,39405), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (152992,39405), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 192405  inst.: 7939476 (ipc=26.8) sim_rate=48411 (inst/sec) elapsed = 0:0:02:44 / Sun Mar  6 05:34:03 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (153114,39405), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (153412,39405), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (153747,39405), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (153813,39405), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (153992,39405), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (154178,39405), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (154686,39405), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (154794,39405), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (155375,39405), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (155542,39405), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (155670,39405), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (156597,39405), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (156781,39405), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (156864,39405), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 196405  inst.: 7997354 (ipc=26.5) sim_rate=48468 (inst/sec) elapsed = 0:0:02:45 / Sun Mar  6 05:34:04 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (157160,39405), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (157390,39405), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (157555,39405), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (158137,39405), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (160049,39405), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 7.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 160050
gpu_sim_insn = 4160669
gpu_ipc =      25.9961
gpu_tot_sim_cycle = 199455
gpu_tot_sim_insn = 8000501
gpu_tot_ipc =      40.1118
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 81125
gpu_stall_icnt2sh    = 335683
gpu_total_sim_rate=48487

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 476827
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 36793, Miss = 19443, Miss_rate = 0.528, Pending_hits = 578, Reservation_fails = 117700
	L1D_cache_core[1]: Access = 37720, Miss = 19929, Miss_rate = 0.528, Pending_hits = 625, Reservation_fails = 121276
	L1D_cache_core[2]: Access = 37906, Miss = 20334, Miss_rate = 0.536, Pending_hits = 637, Reservation_fails = 122805
	L1D_cache_core[3]: Access = 38316, Miss = 20430, Miss_rate = 0.533, Pending_hits = 696, Reservation_fails = 120624
	L1D_cache_core[4]: Access = 36287, Miss = 19235, Miss_rate = 0.530, Pending_hits = 627, Reservation_fails = 119768
	L1D_cache_core[5]: Access = 35493, Miss = 18827, Miss_rate = 0.530, Pending_hits = 627, Reservation_fails = 117342
	L1D_cache_core[6]: Access = 36746, Miss = 19448, Miss_rate = 0.529, Pending_hits = 633, Reservation_fails = 119186
	L1D_cache_core[7]: Access = 38140, Miss = 20516, Miss_rate = 0.538, Pending_hits = 692, Reservation_fails = 125178
	L1D_cache_core[8]: Access = 36164, Miss = 19181, Miss_rate = 0.530, Pending_hits = 618, Reservation_fails = 119423
	L1D_cache_core[9]: Access = 35734, Miss = 19074, Miss_rate = 0.534, Pending_hits = 679, Reservation_fails = 120128
	L1D_cache_core[10]: Access = 37726, Miss = 20100, Miss_rate = 0.533, Pending_hits = 603, Reservation_fails = 120970
	L1D_cache_core[11]: Access = 38014, Miss = 19993, Miss_rate = 0.526, Pending_hits = 701, Reservation_fails = 119942
	L1D_cache_core[12]: Access = 39167, Miss = 20762, Miss_rate = 0.530, Pending_hits = 629, Reservation_fails = 123817
	L1D_cache_core[13]: Access = 36498, Miss = 19464, Miss_rate = 0.533, Pending_hits = 641, Reservation_fails = 121012
	L1D_cache_core[14]: Access = 34970, Miss = 18585, Miss_rate = 0.531, Pending_hits = 592, Reservation_fails = 115638
	L1D_total_cache_accesses = 555674
	L1D_total_cache_misses = 295321
	L1D_total_cache_miss_rate = 0.5315
	L1D_total_cache_pending_hits = 9578
	L1D_total_cache_reservation_fails = 1804809
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 75623
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 247581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 70563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 542463
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75143
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 87
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 224758
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1262346
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 475829
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1056, 1118, 1514, 1557, 1249, 1075, 1785, 1506, 1038, 1387, 1499, 1219, 1038, 1370, 1021, 1049, 1305, 1241, 1215, 1096, 2009, 1226, 797, 1140, 892, 1516, 1426, 1266, 1230, 1161, 1135, 1544, 1200, 1094, 1572, 1376, 1783, 1219, 1144, 1323, 1185, 722, 1146, 666, 716, 1045, 649, 1269, 
gpgpu_n_tot_thrd_icount = 28272576
gpgpu_n_tot_w_icount = 883518
gpgpu_n_stall_shd_mem = 2150510
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 70563
gpgpu_n_mem_write_global = 228039
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 938764
gpgpu_n_store_insn = 339982
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 915978
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2147353
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3534196	W0_Idle:464537	W0_Scoreboard:624237	W1:251582	W2:110760	W3:67806	W4:45719	W5:32779	W6:27742	W7:25255	W8:22052	W9:20023	W10:17923	W11:15622	W12:14670	W13:13809	W14:11172	W15:9497	W16:7980	W17:6546	W18:5542	W19:5077	W20:3932	W21:3702	W22:3426	W23:2547	W24:1845	W25:1602	W26:684	W27:208	W28:230	W29:52	W30:134	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 564504 {8:70563,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9130744 {40:227920,72:35,136:84,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9596568 {136:70563,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1824312 {8:228039,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 286 
maxdqlatency = 0 
maxmflatency = 1042 
averagemflatency = 310 
max_icnt2mem_latency = 616 
max_icnt2sh_latency = 199454 
mrq_lat_table:15349 	1549 	451 	1040 	1507 	239 	128 	36 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	99670 	190078 	8868 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	9443 	2877 	17673 	142106 	86751 	39779 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17517 	28407 	22960 	1693 	1 	0 	0 	2 	9 	38 	944 	11054 	30175 	85397 	100420 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	71 	329 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        26        22        22        32        32        23        28        26        24        33        24        27        28        26        28 
dram[1]:        26        32        24        31        22        16        22        26        31        33        30        27        25        23        16        15 
dram[2]:        26        25        30        16        26        18        32        32        23        23        23        22        25        22        20        25 
dram[3]:        28        16        22        18        32        22        29        26        26        25        20        22        27        23        24        19 
dram[4]:        32        29        21        21        26        28        21        20        32        32        22        22        24        25        25        23 
dram[5]:        16        11        18        22        25        22        27        24        27        26        22        22        25        21        25        19 
maximum service time to same row:
dram[0]:     40529     43572     30130     30239     29573     24407     13478     20318     30875     31811     53435     44815     39481     39584     45590     45411 
dram[1]:     28047     37081     19326     16874     14858     27069     43493     46427     27950     62205     39040     50655     33453     28044     26060     32669 
dram[2]:     33800     37391     30665     35301     21145     20652     25584     26865     32769     26169     43877     44282     39182     36334     42222     48504 
dram[3]:     26242     27122     20622     21784     25839     27240     26450     27766     26939     56338     30251     33269     33928     29512     24306     31965 
dram[4]:     24576     36946     31322     39088     24543     25002     16854     24445     32375     25003     35785     26397     36299     37909     38640     22410 
dram[5]:     27352     10153     24443     38797     30327     24332     51763     20653     23103     24282     38577     28793     28903     27352     40555     39129 
average row accesses per activate:
dram[0]:  5.676471  4.555555  5.159091  3.966667  5.878049  6.714286  4.483333  3.867647  4.535714  4.678571  5.625000  5.454545  6.120000  5.482759  7.190476  7.272727 
dram[1]:  7.555555  8.000000  4.557693  4.541667  4.339286  3.545455  4.625000  3.828571  4.818182  6.400000  4.604651  4.317073  4.194445  5.000000  6.111111  5.666667 
dram[2]:  5.250000  5.473684  3.593750  4.113207  5.111111  4.301887  4.678571  5.928571  4.327869  3.942029  5.210526  4.512195  4.848485  4.583333  4.527778  6.500000 
dram[3]:  4.950000  4.400000  4.448979  3.964286  7.103448  4.320755  6.421052  5.122449  4.618182  4.909091  3.611111  3.700000  7.100000  4.966667  4.818182  4.676471 
dram[4]:  5.775000  5.589744  4.914894  3.892857  4.897959  6.742857  3.911765  4.584906  6.046512  6.238095  4.857143  4.609756  4.342857  4.189189  6.148148  5.592593 
dram[5]:  4.458333  3.468750  4.791667  4.420000  5.666667  5.041667  5.276596  4.543859  5.132075  4.491526  4.347826  4.888889  4.875000  4.617647  5.225806  4.289474 
average row locality = 20305/4198 = 4.836827
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       159       169       191       195       201       195       228       219       211       217       168       170       153       157       151       160 
dram[1]:       169       179       190       182       205       200       220       225       222       218       179       164       151       150       165       170 
dram[2]:       171       172       191       176       190       190       213       208       222       229       182       173       160       162       162       155 
dram[3]:       161       164       184       187       170       187       210       211       222       234       183       173       142       149       159       159 
dram[4]:       185       181       188       183       201       196       224       204       221       225       191       172       150       153       166       151 
dram[5]:       180       181       194       189       197       204       212       218       234       227       184       166       156       157       162       163 
total reads: 17799
bank skew: 234/142 = 1.65
chip skew: 3024/2895 = 1.04
number of total write accesses:
dram[0]:        34        36        36        43        40        40        41        44        43        45        12        10         0         2         0         0 
dram[1]:        35        37        47        36        38        34        39        43        43        38        19        13         0         0         0         0 
dram[2]:        39        36        39        42        40        38        49        41        42        43        16        12         0         3         1         1 
dram[3]:        37        34        34        35        36        42        34        40        32        36        12        12         0         0         0         0 
dram[4]:        46        37        43        35        39        40        42        39        39        37        13        17         2         2         0         0 
dram[5]:        34        41        36        32        41        38        36        41        38        38        16        10         0         0         0         0 
total reads: 2506
min_bank_accesses = 0!
chip skew: 442/384 = 1.15
average mf latency per bank:
dram[0]:       3006      2863      2736      2475      2331      2280      1916      2006      2063      2034      8320      8631      9677      9411      6067      5594
dram[1]:       2870      2745      2532      2868      2298      2514      2138      2064      2037      2158      7588      9007      9984     10065      5776      5714
dram[2]:       2811      2884      2563      2733      2353      2391      1943      2112      2046      2017      7555      8509      9398      8822      5520      5793
dram[3]:       2937      2992      2888      2813      2648      2372      2228      2054      2156      2033      7904      8646     10837      9882      6219      6198
dram[4]:       3291      2697      3277      2802      3020      2343      2582      2159      2545      1976     53125      8406     12891      9493      7126      6013
dram[5]:       2784      2753      2643      2789      2401      2423      2115      2082      2010      2081      8123      9065     10070      9567      5984      5970
maximum mf latency per bank:
dram[0]:        722       776       722       706       639       663       700       730       630       708       737       771       663       752       738       672
dram[1]:        650       658       742       672       720       655       720       671       709       692       777       698       711       715       761       732
dram[2]:        659       602       756       686       695       774       668       770       649       714       722       779       707       969       728       790
dram[3]:        725       680       684       743       644       687       725       656       707       675       711       722       687       721       736       761
dram[4]:        781       628       731       640       734       723       777       710       798       743       927       822       834      1042       762       676
dram[5]:        745       704       697       696       664       768       648       731       679       712       648       743       710       717       679       743

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=263276 n_nop=255619 n_act=661 n_pre=645 n_req=3370 n_rd=5888 n_write=463 bw_util=0.04825
n_activity=48721 dram_eff=0.2607
bk0: 318a 261113i bk1: 338a 260931i bk2: 382a 260716i bk3: 390a 260087i bk4: 402a 260709i bk5: 390a 260837i bk6: 456a 260040i bk7: 438a 259604i bk8: 422a 260212i bk9: 434a 260066i bk10: 336a 261222i bk11: 340a 261222i bk12: 306a 261546i bk13: 314a 261364i bk14: 302a 261745i bk15: 320a 261632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0690036
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=263276 n_nop=255452 n_act=704 n_pre=688 n_req=3411 n_rd=5978 n_write=454 bw_util=0.04886
n_activity=51052 dram_eff=0.252
bk0: 338a 261380i bk1: 358a 261167i bk2: 380a 260357i bk3: 364a 260631i bk4: 410a 260384i bk5: 400a 260093i bk6: 440a 260075i bk7: 450a 259740i bk8: 444a 260121i bk9: 436a 260632i bk10: 358a 260900i bk11: 328a 261129i bk12: 302a 261389i bk13: 300a 261538i bk14: 330a 261578i bk15: 340a 261399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0523063
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=263276 n_nop=255436 n_act=729 n_pre=713 n_req=3398 n_rd=5912 n_write=486 bw_util=0.0486
n_activity=50451 dram_eff=0.2536
bk0: 342a 260808i bk1: 344a 261084i bk2: 382a 260043i bk3: 352a 260308i bk4: 380a 260399i bk5: 380a 260147i bk6: 426a 259602i bk7: 416a 260190i bk8: 444a 259911i bk9: 458a 259713i bk10: 364a 260981i bk11: 346a 260850i bk12: 320a 261259i bk13: 324a 261102i bk14: 324a 261359i bk15: 310a 261575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0873
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=263276 n_nop=255724 n_act=690 n_pre=674 n_req=3279 n_rd=5790 n_write=398 bw_util=0.04701
n_activity=50373 dram_eff=0.2457
bk0: 322a 260973i bk1: 328a 260821i bk2: 368a 260679i bk3: 374a 260419i bk4: 340a 261034i bk5: 374a 260382i bk6: 420a 260767i bk7: 422a 260293i bk8: 444a 260379i bk9: 468a 260230i bk10: 366a 260835i bk11: 346a 260816i bk12: 284a 261995i bk13: 298a 261746i bk14: 318a 261607i bk15: 318a 261556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0468862
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=263276 n_nop=255485 n_act=681 n_pre=665 n_req=3422 n_rd=5982 n_write=463 bw_util=0.04896
n_activity=51915 dram_eff=0.2483
bk0: 370a 260896i bk1: 362a 260789i bk2: 376a 260787i bk3: 366a 260464i bk4: 402a 260551i bk5: 392a 260792i bk6: 448a 259694i bk7: 408a 260148i bk8: 442a 260568i bk9: 450a 260354i bk10: 382a 260739i bk11: 344a 260775i bk12: 300a 261300i bk13: 306a 261109i bk14: 332a 261682i bk15: 302a 261588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0786361
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=263276 n_nop=255351 n_act=733 n_pre=717 n_req=3425 n_rd=6048 n_write=427 bw_util=0.04919
n_activity=51452 dram_eff=0.2517
bk0: 360a 260765i bk1: 362a 260314i bk2: 388a 260629i bk3: 378a 260581i bk4: 394a 260618i bk5: 408a 260453i bk6: 424a 260348i bk7: 436a 259946i bk8: 468a 260344i bk9: 454a 260158i bk10: 368a 260954i bk11: 332a 261207i bk12: 312a 261615i bk13: 314a 261403i bk14: 324a 261585i bk15: 326a 261374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0520784

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22659, Miss = 1462, Miss_rate = 0.065, Pending_hits = 13, Reservation_fails = 275
L2_cache_bank[1]: Access = 22872, Miss = 1482, Miss_rate = 0.065, Pending_hits = 5, Reservation_fails = 14
L2_cache_bank[2]: Access = 22791, Miss = 1501, Miss_rate = 0.066, Pending_hits = 10, Reservation_fails = 109
L2_cache_bank[3]: Access = 23303, Miss = 1488, Miss_rate = 0.064, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 22383, Miss = 1491, Miss_rate = 0.067, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[5]: Access = 22733, Miss = 1465, Miss_rate = 0.064, Pending_hits = 7, Reservation_fails = 169
L2_cache_bank[6]: Access = 23115, Miss = 1431, Miss_rate = 0.062, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 23086, Miss = 1464, Miss_rate = 0.063, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 46400, Miss = 1526, Miss_rate = 0.033, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 22801, Miss = 1465, Miss_rate = 0.064, Pending_hits = 11, Reservation_fails = 77
L2_cache_bank[10]: Access = 23376, Miss = 1519, Miss_rate = 0.065, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 23158, Miss = 1505, Miss_rate = 0.065, Pending_hits = 6, Reservation_fails = 0
L2_total_cache_accesses = 298677
L2_total_cache_misses = 17799
L2_total_cache_miss_rate = 0.0596
L2_total_cache_pending_hits = 91
L2_total_cache_reservation_fails = 644
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55009
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 306
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 225717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2266
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.187
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=581199
icnt_total_pkts_simt_to_mem=527003
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.9755
	minimum = 6
	maximum = 493
Network latency average = 29.4278
	minimum = 6
	maximum = 374
Slowest packet = 52586
Flit latency average = 27.2143
	minimum = 6
	maximum = 374
Slowest flit = 246063
Fragmentation average = 0.0314839
	minimum = 0
	maximum = 258
Injected packet rate average = 0.126627
	minimum = 0.106748 (at node 14)
	maximum = 0.251578 (at node 23)
Accepted packet rate average = 0.126627
	minimum = 0.106748 (at node 14)
	maximum = 0.251578 (at node 23)
Injected flit rate average = 0.233042
	minimum = 0.18891 (at node 14)
	maximum = 0.374939 (at node 23)
Accepted flit rate average= 0.233042
	minimum = 0.205642 (at node 14)
	maximum = 0.472471 (at node 23)
Injected packet length average = 1.84038
Accepted packet length average = 1.84038
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.3926 (5 samples)
	minimum = 6 (5 samples)
	maximum = 211.6 (5 samples)
Network latency average = 17.261 (5 samples)
	minimum = 6 (5 samples)
	maximum = 153.4 (5 samples)
Flit latency average = 15.3402 (5 samples)
	minimum = 6 (5 samples)
	maximum = 150.8 (5 samples)
Fragmentation average = 0.00935642 (5 samples)
	minimum = 0 (5 samples)
	maximum = 85.4 (5 samples)
Injected packet rate average = 0.0484041 (5 samples)
	minimum = 0.0366267 (5 samples)
	maximum = 0.122583 (5 samples)
Accepted packet rate average = 0.0484041 (5 samples)
	minimum = 0.0366267 (5 samples)
	maximum = 0.122583 (5 samples)
Injected flit rate average = 0.0956671 (5 samples)
	minimum = 0.0613838 (5 samples)
	maximum = 0.194836 (5 samples)
Accepted flit rate average = 0.0956671 (5 samples)
	minimum = 0.0714154 (5 samples)
	maximum = 0.238428 (5 samples)
Injected packet size average = 1.97643 (5 samples)
Accepted packet size average = 1.97643 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 45 sec (165 sec)
gpgpu_simulation_rate = 48487 (inst/sec)
gpgpu_simulation_rate = 1208 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,199455)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,199455)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,199455)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,199455)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,199455)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,199455)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,199455)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,199455)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,199455)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,199455)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,199455)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,199455)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,199455)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,199455)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,199455)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,199455)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,199455)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,199455)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,199455)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,199455)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,199455)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,199455)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,199455)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,199455)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,199455)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,199455)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,199455)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,199455)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,199455)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,199455)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,199455)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,199455)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,199455)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,199455)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,199455)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,199455)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,199455)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,199455)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,199455)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,199455)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,199455)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,199455)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,199455)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,199455)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,199455)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,199455)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,199455)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,199455)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,199455)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,199455)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,199455)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,199455)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,199455)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,199455)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,199455)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,199455)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,199455)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,199455)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,199455)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,199455)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,199455)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,199455)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,199455)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,199455)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,199455)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,199455)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,199455)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,199455)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,199455)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,199455)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,199455)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,199455)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,199455)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,199455)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,199455)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,199455)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,199455)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,199455)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,199455)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,199455)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,199455)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,199455)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,199455)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,199455)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,199455)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,199455)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,199455)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,199455)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,199455)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,199455)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(23,0,0) tid=(222,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(10,0,0) tid=(190,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(75,0,0) tid=(222,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(25,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 199955  inst.: 8336741 (ipc=672.5) sim_rate=50221 (inst/sec) elapsed = 0:0:02:46 / Sun Mar  6 05:34:05 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(2,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 200455  inst.: 8393397 (ipc=392.9) sim_rate=50259 (inst/sec) elapsed = 0:0:02:47 / Sun Mar  6 05:34:06 2016
GPGPU-Sim uArch: cycles simulated: 201455  inst.: 8445345 (ipc=222.4) sim_rate=50269 (inst/sec) elapsed = 0:0:02:48 / Sun Mar  6 05:34:07 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(10,0,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 202455  inst.: 8463167 (ipc=154.2) sim_rate=50077 (inst/sec) elapsed = 0:0:02:49 / Sun Mar  6 05:34:08 2016
GPGPU-Sim uArch: cycles simulated: 203455  inst.: 8489566 (ipc=122.3) sim_rate=49938 (inst/sec) elapsed = 0:0:02:50 / Sun Mar  6 05:34:09 2016
GPGPU-Sim uArch: cycles simulated: 204455  inst.: 8512432 (ipc=102.4) sim_rate=49780 (inst/sec) elapsed = 0:0:02:51 / Sun Mar  6 05:34:10 2016
GPGPU-Sim uArch: cycles simulated: 205455  inst.: 8534062 (ipc=88.9) sim_rate=49616 (inst/sec) elapsed = 0:0:02:52 / Sun Mar  6 05:34:11 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(9,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 206455  inst.: 8558702 (ipc=79.7) sim_rate=49472 (inst/sec) elapsed = 0:0:02:53 / Sun Mar  6 05:34:12 2016
GPGPU-Sim uArch: cycles simulated: 207455  inst.: 8582919 (ipc=72.8) sim_rate=49327 (inst/sec) elapsed = 0:0:02:54 / Sun Mar  6 05:34:13 2016
GPGPU-Sim uArch: cycles simulated: 208455  inst.: 8608965 (ipc=67.6) sim_rate=49194 (inst/sec) elapsed = 0:0:02:55 / Sun Mar  6 05:34:14 2016
GPGPU-Sim uArch: cycles simulated: 209955  inst.: 8648156 (ipc=61.7) sim_rate=49137 (inst/sec) elapsed = 0:0:02:56 / Sun Mar  6 05:34:15 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(8,0,0) tid=(86,0,0)
GPGPU-Sim uArch: cycles simulated: 210955  inst.: 8672608 (ipc=58.4) sim_rate=48997 (inst/sec) elapsed = 0:0:02:57 / Sun Mar  6 05:34:16 2016
GPGPU-Sim uArch: cycles simulated: 211955  inst.: 8700557 (ipc=56.0) sim_rate=48879 (inst/sec) elapsed = 0:0:02:58 / Sun Mar  6 05:34:17 2016
GPGPU-Sim uArch: cycles simulated: 212955  inst.: 8729027 (ipc=54.0) sim_rate=48765 (inst/sec) elapsed = 0:0:02:59 / Sun Mar  6 05:34:18 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(25,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 213955  inst.: 8754747 (ipc=52.0) sim_rate=48637 (inst/sec) elapsed = 0:0:03:00 / Sun Mar  6 05:34:19 2016
GPGPU-Sim uArch: cycles simulated: 214955  inst.: 8781492 (ipc=50.4) sim_rate=48516 (inst/sec) elapsed = 0:0:03:01 / Sun Mar  6 05:34:20 2016
GPGPU-Sim uArch: cycles simulated: 216455  inst.: 8821518 (ipc=48.3) sim_rate=48469 (inst/sec) elapsed = 0:0:03:02 / Sun Mar  6 05:34:21 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(25,0,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 217955  inst.: 8859816 (ipc=46.4) sim_rate=48414 (inst/sec) elapsed = 0:0:03:03 / Sun Mar  6 05:34:22 2016
GPGPU-Sim uArch: cycles simulated: 219455  inst.: 8896721 (ipc=44.8) sim_rate=48351 (inst/sec) elapsed = 0:0:03:04 / Sun Mar  6 05:34:23 2016
GPGPU-Sim uArch: cycles simulated: 220955  inst.: 8930604 (ipc=43.3) sim_rate=48273 (inst/sec) elapsed = 0:0:03:05 / Sun Mar  6 05:34:24 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(29,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 221955  inst.: 8952210 (ipc=42.3) sim_rate=48130 (inst/sec) elapsed = 0:0:03:06 / Sun Mar  6 05:34:25 2016
GPGPU-Sim uArch: cycles simulated: 223455  inst.: 8992037 (ipc=41.3) sim_rate=48085 (inst/sec) elapsed = 0:0:03:07 / Sun Mar  6 05:34:26 2016
GPGPU-Sim uArch: cycles simulated: 224955  inst.: 9025270 (ipc=40.2) sim_rate=48006 (inst/sec) elapsed = 0:0:03:08 / Sun Mar  6 05:34:27 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(33,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 226455  inst.: 9059558 (ipc=39.2) sim_rate=47934 (inst/sec) elapsed = 0:0:03:09 / Sun Mar  6 05:34:28 2016
GPGPU-Sim uArch: cycles simulated: 227455  inst.: 9082568 (ipc=38.6) sim_rate=47802 (inst/sec) elapsed = 0:0:03:10 / Sun Mar  6 05:34:29 2016
GPGPU-Sim uArch: cycles simulated: 228955  inst.: 9117549 (ipc=37.9) sim_rate=47735 (inst/sec) elapsed = 0:0:03:11 / Sun Mar  6 05:34:30 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(38,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 230455  inst.: 9151986 (ipc=37.1) sim_rate=47666 (inst/sec) elapsed = 0:0:03:12 / Sun Mar  6 05:34:31 2016
GPGPU-Sim uArch: cycles simulated: 231455  inst.: 9178685 (ipc=36.8) sim_rate=47557 (inst/sec) elapsed = 0:0:03:13 / Sun Mar  6 05:34:32 2016
GPGPU-Sim uArch: cycles simulated: 232955  inst.: 9213294 (ipc=36.2) sim_rate=47491 (inst/sec) elapsed = 0:0:03:14 / Sun Mar  6 05:34:33 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(56,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 233955  inst.: 9238924 (ipc=35.9) sim_rate=47379 (inst/sec) elapsed = 0:0:03:15 / Sun Mar  6 05:34:34 2016
GPGPU-Sim uArch: cycles simulated: 235455  inst.: 9272399 (ipc=35.3) sim_rate=47308 (inst/sec) elapsed = 0:0:03:16 / Sun Mar  6 05:34:35 2016
GPGPU-Sim uArch: cycles simulated: 236455  inst.: 9295685 (ipc=35.0) sim_rate=47186 (inst/sec) elapsed = 0:0:03:17 / Sun Mar  6 05:34:36 2016
GPGPU-Sim uArch: cycles simulated: 237455  inst.: 9321768 (ipc=34.8) sim_rate=47079 (inst/sec) elapsed = 0:0:03:18 / Sun Mar  6 05:34:37 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(27,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 238955  inst.: 9359458 (ipc=34.4) sim_rate=47032 (inst/sec) elapsed = 0:0:03:19 / Sun Mar  6 05:34:38 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (39745,199455), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(39746,199455)
GPGPU-Sim uArch: cycles simulated: 239955  inst.: 9387909 (ipc=34.3) sim_rate=46939 (inst/sec) elapsed = 0:0:03:20 / Sun Mar  6 05:34:39 2016
GPGPU-Sim uArch: cycles simulated: 240955  inst.: 9413049 (ipc=34.0) sim_rate=46831 (inst/sec) elapsed = 0:0:03:21 / Sun Mar  6 05:34:40 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(74,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 241955  inst.: 9438313 (ipc=33.8) sim_rate=46724 (inst/sec) elapsed = 0:0:03:22 / Sun Mar  6 05:34:41 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (42635,199455), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(42636,199455)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (42892,199455), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(42893,199455)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (42918,199455), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(42919,199455)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (43204,199455), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(43205,199455)
GPGPU-Sim uArch: cycles simulated: 242955  inst.: 9468430 (ipc=33.7) sim_rate=46642 (inst/sec) elapsed = 0:0:03:23 / Sun Mar  6 05:34:42 2016
GPGPU-Sim uArch: cycles simulated: 243955  inst.: 9493609 (ipc=33.6) sim_rate=46537 (inst/sec) elapsed = 0:0:03:24 / Sun Mar  6 05:34:43 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (45193,199455), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(45194,199455)
GPGPU-Sim uArch: cycles simulated: 244955  inst.: 9517411 (ipc=33.3) sim_rate=46426 (inst/sec) elapsed = 0:0:03:25 / Sun Mar  6 05:34:44 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(69,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (45679,199455), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(45680,199455)
GPGPU-Sim uArch: cycles simulated: 245955  inst.: 9548113 (ipc=33.3) sim_rate=46350 (inst/sec) elapsed = 0:0:03:26 / Sun Mar  6 05:34:45 2016
GPGPU-Sim uArch: cycles simulated: 246955  inst.: 9572775 (ipc=33.1) sim_rate=46245 (inst/sec) elapsed = 0:0:03:27 / Sun Mar  6 05:34:46 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (48037,199455), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(48038,199455)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (48058,199455), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(48059,199455)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (48187,199455), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(48188,199455)
GPGPU-Sim uArch: cycles simulated: 247955  inst.: 9599663 (ipc=33.0) sim_rate=46152 (inst/sec) elapsed = 0:0:03:28 / Sun Mar  6 05:34:47 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (49002,199455), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(49003,199455)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(62,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 248955  inst.: 9626932 (ipc=32.9) sim_rate=46061 (inst/sec) elapsed = 0:0:03:29 / Sun Mar  6 05:34:48 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (49795,199455), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(49796,199455)
GPGPU-Sim uArch: cycles simulated: 249455  inst.: 9639067 (ipc=32.8) sim_rate=45900 (inst/sec) elapsed = 0:0:03:30 / Sun Mar  6 05:34:49 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (50816,199455), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(50817,199455)
GPGPU-Sim uArch: cycles simulated: 250455  inst.: 9667296 (ipc=32.7) sim_rate=45816 (inst/sec) elapsed = 0:0:03:31 / Sun Mar  6 05:34:50 2016
GPGPU-Sim uArch: cycles simulated: 251455  inst.: 9690022 (ipc=32.5) sim_rate=45707 (inst/sec) elapsed = 0:0:03:32 / Sun Mar  6 05:34:51 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (52065,199455), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(52066,199455)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (52080,199455), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(52081,199455)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(42,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 252455  inst.: 9716115 (ipc=32.4) sim_rate=45615 (inst/sec) elapsed = 0:0:03:33 / Sun Mar  6 05:34:52 2016
GPGPU-Sim uArch: cycles simulated: 253455  inst.: 9741894 (ipc=32.2) sim_rate=45522 (inst/sec) elapsed = 0:0:03:34 / Sun Mar  6 05:34:53 2016
GPGPU-Sim uArch: cycles simulated: 254455  inst.: 9766932 (ipc=32.1) sim_rate=45427 (inst/sec) elapsed = 0:0:03:35 / Sun Mar  6 05:34:54 2016
GPGPU-Sim uArch: cycles simulated: 255455  inst.: 9793434 (ipc=32.0) sim_rate=45339 (inst/sec) elapsed = 0:0:03:36 / Sun Mar  6 05:34:55 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(94,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 256955  inst.: 9837632 (ipc=32.0) sim_rate=45334 (inst/sec) elapsed = 0:0:03:37 / Sun Mar  6 05:34:56 2016
GPGPU-Sim uArch: cycles simulated: 257955  inst.: 9862500 (ipc=31.8) sim_rate=45240 (inst/sec) elapsed = 0:0:03:38 / Sun Mar  6 05:34:57 2016
GPGPU-Sim uArch: cycles simulated: 258955  inst.: 9887724 (ipc=31.7) sim_rate=45149 (inst/sec) elapsed = 0:0:03:39 / Sun Mar  6 05:34:58 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(37,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 259955  inst.: 9916762 (ipc=31.7) sim_rate=45076 (inst/sec) elapsed = 0:0:03:40 / Sun Mar  6 05:34:59 2016
GPGPU-Sim uArch: cycles simulated: 260955  inst.: 9942016 (ipc=31.6) sim_rate=44986 (inst/sec) elapsed = 0:0:03:41 / Sun Mar  6 05:35:00 2016
GPGPU-Sim uArch: cycles simulated: 262455  inst.: 9981385 (ipc=31.4) sim_rate=44961 (inst/sec) elapsed = 0:0:03:42 / Sun Mar  6 05:35:01 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(64,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 263455  inst.: 10003457 (ipc=31.3) sim_rate=44858 (inst/sec) elapsed = 0:0:03:43 / Sun Mar  6 05:35:02 2016
GPGPU-Sim uArch: cycles simulated: 264955  inst.: 10042389 (ipc=31.2) sim_rate=44832 (inst/sec) elapsed = 0:0:03:44 / Sun Mar  6 05:35:03 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (66620,199455), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(66621,199455)
GPGPU-Sim uArch: cycles simulated: 266455  inst.: 10076997 (ipc=31.0) sim_rate=44786 (inst/sec) elapsed = 0:0:03:45 / Sun Mar  6 05:35:04 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (67614,199455), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(67615,199455)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(104,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (68123,199455), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(68124,199455)
GPGPU-Sim uArch: cycles simulated: 267955  inst.: 10117036 (ipc=30.9) sim_rate=44765 (inst/sec) elapsed = 0:0:03:46 / Sun Mar  6 05:35:05 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (69039,199455), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(69040,199455)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (69779,199455), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(69780,199455)
GPGPU-Sim uArch: cycles simulated: 269455  inst.: 10160729 (ipc=30.9) sim_rate=44760 (inst/sec) elapsed = 0:0:03:47 / Sun Mar  6 05:35:06 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(50,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (71305,199455), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(71306,199455)
GPGPU-Sim uArch: cycles simulated: 270955  inst.: 10203307 (ipc=30.8) sim_rate=44751 (inst/sec) elapsed = 0:0:03:48 / Sun Mar  6 05:35:07 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (72170,199455), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(72171,199455)
GPGPU-Sim uArch: cycles simulated: 271955  inst.: 10230696 (ipc=30.8) sim_rate=44675 (inst/sec) elapsed = 0:0:03:49 / Sun Mar  6 05:35:08 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (72697,199455), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(72698,199455)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (72747,199455), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(72748,199455)
GPGPU-Sim uArch: cycles simulated: 273455  inst.: 10278400 (ipc=30.8) sim_rate=44688 (inst/sec) elapsed = 0:0:03:50 / Sun Mar  6 05:35:09 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(98,0,0) tid=(133,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (74867,199455), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(74868,199455)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (75439,199455), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(75440,199455)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (75449,199455), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(75450,199455)
GPGPU-Sim uArch: cycles simulated: 274955  inst.: 10324389 (ipc=30.8) sim_rate=44694 (inst/sec) elapsed = 0:0:03:51 / Sun Mar  6 05:35:10 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (75595,199455), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(75596,199455)
GPGPU-Sim uArch: cycles simulated: 276455  inst.: 10372187 (ipc=30.8) sim_rate=44707 (inst/sec) elapsed = 0:0:03:52 / Sun Mar  6 05:35:11 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(54,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 277955  inst.: 10408152 (ipc=30.7) sim_rate=44670 (inst/sec) elapsed = 0:0:03:53 / Sun Mar  6 05:35:12 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (78957,199455), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(78958,199455)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (79143,199455), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(79144,199455)
GPGPU-Sim uArch: cycles simulated: 279455  inst.: 10449248 (ipc=30.6) sim_rate=44654 (inst/sec) elapsed = 0:0:03:54 / Sun Mar  6 05:35:13 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(108,0,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 280955  inst.: 10488953 (ipc=30.5) sim_rate=44633 (inst/sec) elapsed = 0:0:03:55 / Sun Mar  6 05:35:14 2016
GPGPU-Sim uArch: cycles simulated: 282455  inst.: 10524560 (ipc=30.4) sim_rate=44595 (inst/sec) elapsed = 0:0:03:56 / Sun Mar  6 05:35:15 2016
GPGPU-Sim uArch: cycles simulated: 283955  inst.: 10563442 (ipc=30.3) sim_rate=44571 (inst/sec) elapsed = 0:0:03:57 / Sun Mar  6 05:35:16 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(69,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (85990,199455), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(85991,199455)
GPGPU-Sim uArch: cycles simulated: 285955  inst.: 10616315 (ipc=30.2) sim_rate=44606 (inst/sec) elapsed = 0:0:03:58 / Sun Mar  6 05:35:17 2016
GPGPU-Sim uArch: cycles simulated: 287455  inst.: 10662934 (ipc=30.3) sim_rate=44614 (inst/sec) elapsed = 0:0:03:59 / Sun Mar  6 05:35:18 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (88257,199455), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(88258,199455)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (88408,199455), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(88409,199455)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(113,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (88786,199455), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(88787,199455)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (89327,199455), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(89328,199455)
GPGPU-Sim uArch: cycles simulated: 288955  inst.: 10715237 (ipc=30.3) sim_rate=44646 (inst/sec) elapsed = 0:0:04:00 / Sun Mar  6 05:35:19 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (90088,199455), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(90089,199455)
GPGPU-Sim uArch: cycles simulated: 290455  inst.: 10763590 (ipc=30.4) sim_rate=44662 (inst/sec) elapsed = 0:0:04:01 / Sun Mar  6 05:35:20 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(54,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (91262,199455), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(91263,199455)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (91458,199455), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(91459,199455)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (91996,199455), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(91997,199455)
GPGPU-Sim uArch: cycles simulated: 291955  inst.: 10815552 (ipc=30.4) sim_rate=44692 (inst/sec) elapsed = 0:0:04:02 / Sun Mar  6 05:35:21 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (92994,199455), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(92995,199455)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (93017,199455), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(93018,199455)
GPGPU-Sim uArch: cycles simulated: 293455  inst.: 10862555 (ipc=30.4) sim_rate=44701 (inst/sec) elapsed = 0:0:04:03 / Sun Mar  6 05:35:22 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(72,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (94272,199455), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(94273,199455)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (94618,199455), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(94619,199455)
GPGPU-Sim uArch: cycles simulated: 294955  inst.: 10902978 (ipc=30.4) sim_rate=44684 (inst/sec) elapsed = 0:0:04:04 / Sun Mar  6 05:35:23 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (96081,199455), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(96082,199455)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (96970,199455), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(96971,199455)
GPGPU-Sim uArch: cycles simulated: 296455  inst.: 10942664 (ipc=30.3) sim_rate=44663 (inst/sec) elapsed = 0:0:04:05 / Sun Mar  6 05:35:24 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(49,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 297955  inst.: 10988010 (ipc=30.3) sim_rate=44666 (inst/sec) elapsed = 0:0:04:06 / Sun Mar  6 05:35:25 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (99418,199455), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(99419,199455)
GPGPU-Sim uArch: cycles simulated: 299455  inst.: 11032135 (ipc=30.3) sim_rate=44664 (inst/sec) elapsed = 0:0:04:07 / Sun Mar  6 05:35:26 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (100026,199455), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(100027,199455)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(126,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (101027,199455), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(101028,199455)
GPGPU-Sim uArch: cycles simulated: 300955  inst.: 11084856 (ipc=30.4) sim_rate=44697 (inst/sec) elapsed = 0:0:04:08 / Sun Mar  6 05:35:27 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (101663,199455), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(101664,199455)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (101770,199455), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(101771,199455)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (101831,199455), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(101832,199455)
GPGPU-Sim uArch: cycles simulated: 301955  inst.: 11124465 (ipc=30.5) sim_rate=44676 (inst/sec) elapsed = 0:0:04:09 / Sun Mar  6 05:35:28 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (102562,199455), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(102563,199455)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (102586,199455), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(102587,199455)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(89,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (103367,199455), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(103368,199455)
GPGPU-Sim uArch: cycles simulated: 303455  inst.: 11181703 (ipc=30.6) sim_rate=44726 (inst/sec) elapsed = 0:0:04:10 / Sun Mar  6 05:35:29 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (104392,199455), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(104393,199455)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (104466,199455), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(104467,199455)
GPGPU-Sim uArch: cycles simulated: 304955  inst.: 11229536 (ipc=30.6) sim_rate=44739 (inst/sec) elapsed = 0:0:04:11 / Sun Mar  6 05:35:30 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(78,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (106598,199455), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(106599,199455)
GPGPU-Sim uArch: cycles simulated: 306455  inst.: 11274371 (ipc=30.6) sim_rate=44739 (inst/sec) elapsed = 0:0:04:12 / Sun Mar  6 05:35:31 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (107524,199455), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(107525,199455)
GPGPU-Sim uArch: cycles simulated: 307955  inst.: 11322805 (ipc=30.6) sim_rate=44754 (inst/sec) elapsed = 0:0:04:13 / Sun Mar  6 05:35:32 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (108955,199455), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(108956,199455)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (109047,199455), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(109048,199455)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(64,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 309455  inst.: 11367929 (ipc=30.6) sim_rate=44755 (inst/sec) elapsed = 0:0:04:14 / Sun Mar  6 05:35:33 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (111388,199455), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(111389,199455)
GPGPU-Sim uArch: cycles simulated: 310955  inst.: 11410400 (ipc=30.6) sim_rate=44746 (inst/sec) elapsed = 0:0:04:15 / Sun Mar  6 05:35:34 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(80,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (112396,199455), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(112397,199455)
GPGPU-Sim uArch: cycles simulated: 312455  inst.: 11459443 (ipc=30.6) sim_rate=44763 (inst/sec) elapsed = 0:0:04:16 / Sun Mar  6 05:35:35 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (113233,199455), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(113234,199455)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (113292,199455), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(113293,199455)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (113809,199455), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(113810,199455)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (114273,199455), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(114274,199455)
GPGPU-Sim uArch: cycles simulated: 313955  inst.: 11508254 (ipc=30.6) sim_rate=44779 (inst/sec) elapsed = 0:0:04:17 / Sun Mar  6 05:35:36 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(111,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (115482,199455), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(115483,199455)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (115485,199455), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(115486,199455)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (115492,199455), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(115493,199455)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (115663,199455), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(115664,199455)
GPGPU-Sim uArch: cycles simulated: 315455  inst.: 11554510 (ipc=30.6) sim_rate=44784 (inst/sec) elapsed = 0:0:04:18 / Sun Mar  6 05:35:37 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (116111,199455), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (116111,199455), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(116112,199455)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(116112,199455)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (116968,199455), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(116969,199455)
GPGPU-Sim uArch: cycles simulated: 316955  inst.: 11609306 (ipc=30.7) sim_rate=44823 (inst/sec) elapsed = 0:0:04:19 / Sun Mar  6 05:35:38 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (117821,199455), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(117822,199455)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(162,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 318455  inst.: 11657664 (ipc=30.7) sim_rate=44837 (inst/sec) elapsed = 0:0:04:20 / Sun Mar  6 05:35:39 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (119178,199455), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(119179,199455)
GPGPU-Sim uArch: cycles simulated: 319955  inst.: 11706336 (ipc=30.8) sim_rate=44851 (inst/sec) elapsed = 0:0:04:21 / Sun Mar  6 05:35:40 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(159,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (121179,199455), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(121180,199455)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (121706,199455), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(121707,199455)
GPGPU-Sim uArch: cycles simulated: 321455  inst.: 11752463 (ipc=30.8) sim_rate=44856 (inst/sec) elapsed = 0:0:04:22 / Sun Mar  6 05:35:41 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (123343,199455), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(123344,199455)
GPGPU-Sim uArch: cycles simulated: 322955  inst.: 11798090 (ipc=30.7) sim_rate=44859 (inst/sec) elapsed = 0:0:04:23 / Sun Mar  6 05:35:42 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(114,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 324455  inst.: 11835908 (ipc=30.7) sim_rate=44832 (inst/sec) elapsed = 0:0:04:24 / Sun Mar  6 05:35:43 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (125109,199455), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(125110,199455)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (125122,199455), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(125123,199455)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (125356,199455), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(125357,199455)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (125439,199455), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(125440,199455)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (126330,199455), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(126331,199455)
GPGPU-Sim uArch: cycles simulated: 325955  inst.: 11887759 (ipc=30.7) sim_rate=44859 (inst/sec) elapsed = 0:0:04:25 / Sun Mar  6 05:35:44 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (126782,199455), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(126783,199455)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (126946,199455), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(126947,199455)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (127019,199455), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(127020,199455)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(101,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 326955  inst.: 11923906 (ipc=30.8) sim_rate=44826 (inst/sec) elapsed = 0:0:04:26 / Sun Mar  6 05:35:45 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (127809,199455), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(127810,199455)
GPGPU-Sim uArch: cycles simulated: 328455  inst.: 11970746 (ipc=30.8) sim_rate=44834 (inst/sec) elapsed = 0:0:04:27 / Sun Mar  6 05:35:46 2016
GPGPU-Sim uArch: cycles simulated: 329955  inst.: 12001355 (ipc=30.7) sim_rate=44781 (inst/sec) elapsed = 0:0:04:28 / Sun Mar  6 05:35:47 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (130510,199455), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(130511,199455)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(144,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (130964,199455), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(130965,199455)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (131107,199455), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(131108,199455)
GPGPU-Sim uArch: cycles simulated: 331455  inst.: 12051060 (ipc=30.7) sim_rate=44799 (inst/sec) elapsed = 0:0:04:29 / Sun Mar  6 05:35:48 2016
GPGPU-Sim uArch: cycles simulated: 332955  inst.: 12091396 (ipc=30.6) sim_rate=44782 (inst/sec) elapsed = 0:0:04:30 / Sun Mar  6 05:35:49 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (133981,199455), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(133982,199455)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(140,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (134581,199455), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(134582,199455)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (134796,199455), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(134797,199455)
GPGPU-Sim uArch: cycles simulated: 334455  inst.: 12130193 (ipc=30.6) sim_rate=44760 (inst/sec) elapsed = 0:0:04:31 / Sun Mar  6 05:35:50 2016
GPGPU-Sim uArch: cycles simulated: 335955  inst.: 12172255 (ipc=30.6) sim_rate=44750 (inst/sec) elapsed = 0:0:04:32 / Sun Mar  6 05:35:51 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (136532,199455), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(136533,199455)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (136716,199455), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(136717,199455)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (136817,199455), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(136818,199455)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(184,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (137806,199455), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(137807,199455)
GPGPU-Sim uArch: cycles simulated: 337455  inst.: 12219072 (ipc=30.6) sim_rate=44758 (inst/sec) elapsed = 0:0:04:33 / Sun Mar  6 05:35:52 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (138025,199455), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(138026,199455)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (139308,199455), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(139309,199455)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (139375,199455), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(139376,199455)
GPGPU-Sim uArch: cycles simulated: 338955  inst.: 12258297 (ipc=30.5) sim_rate=44738 (inst/sec) elapsed = 0:0:04:34 / Sun Mar  6 05:35:53 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (140428,199455), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(140429,199455)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (140806,199455), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(140807,199455)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(125,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 340455  inst.: 12300275 (ipc=30.5) sim_rate=44728 (inst/sec) elapsed = 0:0:04:35 / Sun Mar  6 05:35:54 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (142255,199455), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(142256,199455)
GPGPU-Sim uArch: cycles simulated: 341955  inst.: 12334765 (ipc=30.4) sim_rate=44691 (inst/sec) elapsed = 0:0:04:36 / Sun Mar  6 05:35:55 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (143366,199455), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(143367,199455)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (143505,199455), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(143506,199455)
GPGPU-Sim uArch: cycles simulated: 343455  inst.: 12376020 (ipc=30.4) sim_rate=44678 (inst/sec) elapsed = 0:0:04:37 / Sun Mar  6 05:35:56 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(180,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (145161,199455), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(145162,199455)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (145298,199455), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(145299,199455)
GPGPU-Sim uArch: cycles simulated: 345455  inst.: 12435339 (ipc=30.4) sim_rate=44731 (inst/sec) elapsed = 0:0:04:38 / Sun Mar  6 05:35:57 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (147097,199455), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(147098,199455)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (147434,199455), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(147435,199455)
GPGPU-Sim uArch: cycles simulated: 346955  inst.: 12476888 (ipc=30.3) sim_rate=44720 (inst/sec) elapsed = 0:0:04:39 / Sun Mar  6 05:35:58 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(135,0,0) tid=(250,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (148797,199455), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(148798,199455)
GPGPU-Sim uArch: cycles simulated: 348455  inst.: 12514143 (ipc=30.3) sim_rate=44693 (inst/sec) elapsed = 0:0:04:40 / Sun Mar  6 05:35:59 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (149161,199455), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(149162,199455)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (149244,199455), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(149245,199455)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (149329,199455), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(149330,199455)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (149553,199455), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(149554,199455)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (150038,199455), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(150039,199455)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (150349,199455), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(150350,199455)
GPGPU-Sim uArch: cycles simulated: 349955  inst.: 12564664 (ipc=30.3) sim_rate=44714 (inst/sec) elapsed = 0:0:04:41 / Sun Mar  6 05:36:00 2016
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(169,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (151655,199455), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(151656,199455)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (151764,199455), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(151765,199455)
GPGPU-Sim uArch: cycles simulated: 351455  inst.: 12602334 (ipc=30.3) sim_rate=44689 (inst/sec) elapsed = 0:0:04:42 / Sun Mar  6 05:36:01 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (152196,199455), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(152197,199455)
GPGPU-Sim uArch: cycles simulated: 352955  inst.: 12649679 (ipc=30.3) sim_rate=44698 (inst/sec) elapsed = 0:0:04:43 / Sun Mar  6 05:36:02 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (153654,199455), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(153655,199455)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (153940,199455), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(153941,199455)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(130,0,0) tid=(238,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (154665,199455), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(154666,199455)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (154988,199455), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(154989,199455)
GPGPU-Sim uArch: cycles simulated: 354455  inst.: 12694573 (ipc=30.3) sim_rate=44699 (inst/sec) elapsed = 0:0:04:44 / Sun Mar  6 05:36:03 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (155208,199455), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(155209,199455)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (155517,199455), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(155518,199455)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (155522,199455), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(155523,199455)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (155913,199455), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(155914,199455)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (156254,199455), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(156255,199455)
GPGPU-Sim uArch: cycles simulated: 355955  inst.: 12746806 (ipc=30.3) sim_rate=44725 (inst/sec) elapsed = 0:0:04:45 / Sun Mar  6 05:36:04 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (156781,199455), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(156782,199455)
GPGPU-Sim uArch: cycles simulated: 356955  inst.: 12773187 (ipc=30.3) sim_rate=44661 (inst/sec) elapsed = 0:0:04:46 / Sun Mar  6 05:36:05 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (157593,199455), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(157594,199455)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(219,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (157809,199455), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(157810,199455)
GPGPU-Sim uArch: cycles simulated: 358455  inst.: 12815212 (ipc=30.3) sim_rate=44652 (inst/sec) elapsed = 0:0:04:47 / Sun Mar  6 05:36:06 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (159533,199455), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(159534,199455)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (159639,199455), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(159640,199455)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (160211,199455), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(160212,199455)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (160394,199455), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(160395,199455)
GPGPU-Sim uArch: cycles simulated: 359955  inst.: 12856871 (ipc=30.3) sim_rate=44641 (inst/sec) elapsed = 0:0:04:48 / Sun Mar  6 05:36:07 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (160847,199455), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(160848,199455)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(218,0,0) tid=(80,0,0)
GPGPU-Sim uArch: cycles simulated: 361455  inst.: 12894607 (ipc=30.2) sim_rate=44618 (inst/sec) elapsed = 0:0:04:49 / Sun Mar  6 05:36:08 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (162951,199455), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(162952,199455)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (163144,199455), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(163145,199455)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (163269,199455), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(163270,199455)
GPGPU-Sim uArch: cycles simulated: 362955  inst.: 12936636 (ipc=30.2) sim_rate=44609 (inst/sec) elapsed = 0:0:04:50 / Sun Mar  6 05:36:09 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (163884,199455), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(163885,199455)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (164052,199455), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(164053,199455)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (164238,199455), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(164239,199455)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(190,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (164582,199455), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(164583,199455)
GPGPU-Sim uArch: cycles simulated: 364455  inst.: 12986650 (ipc=30.2) sim_rate=44627 (inst/sec) elapsed = 0:0:04:51 / Sun Mar  6 05:36:10 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (165024,199455), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(165025,199455)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (165780,199455), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(165781,199455)
GPGPU-Sim uArch: cycles simulated: 365955  inst.: 13032124 (ipc=30.2) sim_rate=44630 (inst/sec) elapsed = 0:0:04:52 / Sun Mar  6 05:36:11 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (167183,199455), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(167184,199455)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(219,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (167863,199455), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(167864,199455)
GPGPU-Sim uArch: cycles simulated: 367455  inst.: 13071144 (ipc=30.2) sim_rate=44611 (inst/sec) elapsed = 0:0:04:53 / Sun Mar  6 05:36:12 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (168182,199455), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(168183,199455)
GPGPU-Sim uArch: cycles simulated: 368955  inst.: 13118617 (ipc=30.2) sim_rate=44621 (inst/sec) elapsed = 0:0:04:54 / Sun Mar  6 05:36:13 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (169707,199455), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(169708,199455)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (169853,199455), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(169854,199455)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (169899,199455), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(169900,199455)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(236,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (170874,199455), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(170875,199455)
GPGPU-Sim uArch: cycles simulated: 370455  inst.: 13169395 (ipc=30.2) sim_rate=44642 (inst/sec) elapsed = 0:0:04:55 / Sun Mar  6 05:36:14 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (171074,199455), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(171075,199455)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (171473,199455), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(171474,199455)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (171641,199455), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(171642,199455)
GPGPU-Sim uArch: cycles simulated: 371455  inst.: 13212533 (ipc=30.3) sim_rate=44636 (inst/sec) elapsed = 0:0:04:56 / Sun Mar  6 05:36:15 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (172712,199455), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(172713,199455)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (172759,199455), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(172760,199455)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(198,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 372955  inst.: 13253838 (ipc=30.3) sim_rate=44625 (inst/sec) elapsed = 0:0:04:57 / Sun Mar  6 05:36:16 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (174006,199455), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(174007,199455)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (174034,199455), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(174035,199455)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (174260,199455), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(174261,199455)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (174302,199455), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(174303,199455)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (174321,199455), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(174322,199455)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (174352,199455), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(174353,199455)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (174395,199455), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(174396,199455)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (174481,199455), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(174482,199455)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (174535,199455), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(174536,199455)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (174951,199455), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (174979,199455), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 374455  inst.: 13310151 (ipc=30.3) sim_rate=44664 (inst/sec) elapsed = 0:0:04:58 / Sun Mar  6 05:36:17 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (175419,199455), 5 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(186,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (176478,199455), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 375955  inst.: 13351124 (ipc=30.3) sim_rate=44652 (inst/sec) elapsed = 0:0:04:59 / Sun Mar  6 05:36:18 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (176641,199455), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (176860,199455), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (177532,199455), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (177755,199455), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (177833,199455), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (177917,199455), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 377455  inst.: 13388385 (ipc=30.3) sim_rate=44627 (inst/sec) elapsed = 0:0:05:00 / Sun Mar  6 05:36:19 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (178090,199455), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (179447,199455), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 378955  inst.: 13425844 (ipc=30.2) sim_rate=44604 (inst/sec) elapsed = 0:0:05:01 / Sun Mar  6 05:36:20 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (179770,199455), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (180093,199455), 5 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(245,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (180217,199455), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (180255,199455), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (180478,199455), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (180614,199455), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (180690,199455), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (180787,199455), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (180869,199455), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (181031,199455), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (181061,199455), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (181437,199455), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 380955  inst.: 13471820 (ipc=30.1) sim_rate=44608 (inst/sec) elapsed = 0:0:05:02 / Sun Mar  6 05:36:21 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (181550,199455), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (181606,199455), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (181631,199455), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (181887,199455), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (182620,199455), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (182671,199455), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (182758,199455), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (182998,199455), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (183293,199455), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (183301,199455), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (183427,199455), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (183430,199455), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (183499,199455), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 382955  inst.: 13514218 (ipc=30.0) sim_rate=44601 (inst/sec) elapsed = 0:0:05:03 / Sun Mar  6 05:36:22 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (183840,199455), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (183857,199455), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (183930,199455), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (183970,199455), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (183980,199455), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (184041,199455), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (184173,199455), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (184175,199455), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (184184,199455), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (184386,199455), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (184441,199455), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (184442,199455), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (184599,199455), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (184658,199455), 3 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(247,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (184776,199455), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (184824,199455), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (184889,199455), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (184922,199455), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (185014,199455), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (185192,199455), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (185273,199455), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (185381,199455), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (185467,199455), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (185526,199455), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (185663,199455), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (185748,199455), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (185898,199455), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (185902,199455), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (185928,199455), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (185945,199455), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (185948,199455), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (185980,199455), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (186000,199455), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (186069,199455), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (186141,199455), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (186179,199455), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (186200,199455), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (186265,199455), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (186315,199455), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (186317,199455), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (186357,199455), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (186405,199455), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (186430,199455), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (186591,199455), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (186596,199455), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (186698,199455), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (186809,199455), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 386455  inst.: 13566053 (ipc=29.8) sim_rate=44625 (inst/sec) elapsed = 0:0:05:04 / Sun Mar  6 05:36:23 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (187166,199455), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (187321,199455), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (187431,199455), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (187645,199455), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (187782,199455), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (187892,199455), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 12.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 187893
gpu_sim_insn = 5566576
gpu_ipc =      29.6263
gpu_tot_sim_cycle = 387348
gpu_tot_sim_insn = 13567077
gpu_tot_ipc =      35.0256
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 312000
gpu_stall_icnt2sh    = 1174694
gpu_total_sim_rate=44628

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 789683
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 77775, Miss = 39199, Miss_rate = 0.504, Pending_hits = 1283, Reservation_fails = 257695
	L1D_cache_core[1]: Access = 77126, Miss = 38895, Miss_rate = 0.504, Pending_hits = 1314, Reservation_fails = 258401
	L1D_cache_core[2]: Access = 78112, Miss = 39728, Miss_rate = 0.509, Pending_hits = 1376, Reservation_fails = 262810
	L1D_cache_core[3]: Access = 78598, Miss = 40036, Miss_rate = 0.509, Pending_hits = 1474, Reservation_fails = 260237
	L1D_cache_core[4]: Access = 76756, Miss = 38755, Miss_rate = 0.505, Pending_hits = 1336, Reservation_fails = 258311
	L1D_cache_core[5]: Access = 74744, Miss = 38008, Miss_rate = 0.509, Pending_hits = 1395, Reservation_fails = 256801
	L1D_cache_core[6]: Access = 77074, Miss = 39002, Miss_rate = 0.506, Pending_hits = 1359, Reservation_fails = 259385
	L1D_cache_core[7]: Access = 78516, Miss = 40133, Miss_rate = 0.511, Pending_hits = 1462, Reservation_fails = 262271
	L1D_cache_core[8]: Access = 77132, Miss = 38904, Miss_rate = 0.504, Pending_hits = 1448, Reservation_fails = 259378
	L1D_cache_core[9]: Access = 75199, Miss = 38389, Miss_rate = 0.510, Pending_hits = 1476, Reservation_fails = 260151
	L1D_cache_core[10]: Access = 79268, Miss = 40065, Miss_rate = 0.505, Pending_hits = 1400, Reservation_fails = 259992
	L1D_cache_core[11]: Access = 78517, Miss = 39233, Miss_rate = 0.500, Pending_hits = 1396, Reservation_fails = 256072
	L1D_cache_core[12]: Access = 79936, Miss = 40280, Miss_rate = 0.504, Pending_hits = 1374, Reservation_fails = 265067
	L1D_cache_core[13]: Access = 76917, Miss = 38709, Miss_rate = 0.503, Pending_hits = 1319, Reservation_fails = 260344
	L1D_cache_core[14]: Access = 74595, Miss = 37735, Miss_rate = 0.506, Pending_hits = 1271, Reservation_fails = 251242
	L1D_total_cache_accesses = 1160265
	L1D_total_cache_misses = 587071
	L1D_total_cache_miss_rate = 0.5060
	L1D_total_cache_pending_hits = 20683
	L1D_total_cache_reservation_fails = 3888157
	L1D_cache_data_port_util = 0.100
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 117629
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 547656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 183545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1533687
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117149
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 403526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2354470
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 788685
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1902, 1924, 2433, 2324, 2062, 1977, 2849, 2569, 1923, 2299, 2406, 2097, 1928, 2030, 1805, 1811, 1994, 2041, 2088, 1974, 3023, 2026, 1615, 1962, 1815, 2388, 2294, 2038, 2119, 1978, 2154, 2299, 2078, 1855, 2523, 2181, 2639, 1991, 2067, 2094, 1817, 1281, 1740, 1309, 1220, 1683, 1349, 1851, 
gpgpu_n_tot_thrd_icount = 46828128
gpgpu_n_tot_w_icount = 1463379
gpgpu_n_stall_shd_mem = 4689235
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 183545
gpgpu_n_mem_write_global = 408560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1819004
gpgpu_n_store_insn = 664734
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1333028
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4686078
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8041620	W0_Idle:503426	W0_Scoreboard:1077881	W1:352373	W2:166811	W3:107842	W4:78465	W5:60711	W6:51993	W7:48054	W8:43431	W9:40608	W10:37669	W11:33135	W12:30486	W13:26985	W14:23140	W15:19694	W16:16699	W17:14341	W18:13312	W19:12555	W20:11901	W21:12523	W22:13742	W23:13891	W24:13037	W25:12403	W26:9820	W27:7073	W28:3718	W29:1843	W30:670	W31:82	W32:184372
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1468360 {8:183545,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16361600 {40:408306,72:81,136:173,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24962120 {136:183545,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3268480 {8:408560,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 599 
maxdqlatency = 0 
maxmflatency = 1142 
averagemflatency = 336 
max_icnt2mem_latency = 805 
max_icnt2sh_latency = 387100 
mrq_lat_table:30020 	3467 	957 	2169 	3690 	667 	375 	163 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	155729 	394415 	41969 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	15753 	5096 	35513 	274329 	150254 	110593 	642 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	28535 	75276 	73511 	6226 	12 	0 	0 	2 	9 	38 	944 	11054 	30175 	85397 	178297 	102644 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	699 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        26        22        30        34        35        32        32        30        30        33        34        33        32        34        34 
dram[1]:        34        37        31        31        22        28        30        28        32        33        31        29        32        32        40        39 
dram[2]:        26        25        40        32        32        31        32        32        31        30        28        23        33        35        40        40 
dram[3]:        32        32        23        27        32        34        29        26        26        28        23        22        32        33        31        43 
dram[4]:        32        32        31        31        31        32        32        32        32        33        28        26        32        35        32        33 
dram[5]:        33        31        31        29        32        30        31        28        27        30        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     40529     43572     30130     40232     57393     42335     27824     26069     30947     31811     53435     50692     47336     48411     47947     48287 
dram[1]:     28549     39087     52811     52681     33129     59744     43493     46427     34492     62205     39040     50655     47654     53188     45672     65010 
dram[2]:     33800     37391     31880     35301     57342     42385     27822     32122     43038     30836     43877     44282     46241     46438     60437     69831 
dram[3]:     39179     27122     35000     28105     32079     59800     51275     27766     26939     56338     36940     33269     50269     42303     47888     58459 
dram[4]:     36884     37921     54485     41476     54303     52706     41983     55459     39578     33564     35785     26397     47134     46385     38655     47878 
dram[5]:     39631     39038     55856     57443     66438     62794     51763     52884     23103     24282     38577     31082     51046     44632     65118     58497 
average row accesses per activate:
dram[0]:  4.376237  3.774194  4.594059  3.716535  4.804124  4.386793  4.126984  3.753731  5.010638  4.333333  4.564706  5.136986  6.129630  6.576923  8.861111  9.138889 
dram[1]:  4.643564  5.662921  4.440367  4.225225  3.687023  3.366906  4.389380  3.721429  4.148760  4.132231  4.987342  4.827160  5.566667  5.123077  6.519231  7.837209 
dram[2]:  4.017857  3.983333  4.283186  4.777778  4.194445  4.094828  4.610620  5.136842  4.193277  3.968504  4.198020  4.147368  6.442307  6.423077  6.568627  8.487180 
dram[3]:  4.034188  3.434783  4.271930  3.844262  4.944445  4.134454  4.764151  4.324562  4.109244  4.557522  3.530435  3.685185  5.851852  5.586207  6.181818  7.020833 
dram[4]:  4.616162  6.084507  4.327273  4.135135  4.043478  5.063158  4.058333  4.225225  5.450550  6.060241  5.567567  4.625000  5.551724  6.074074  7.674418  8.914286 
dram[5]:  4.201835  3.676923  3.555556  3.714286  4.495146  4.133929  4.818182  4.767677  4.407080  3.951613  5.230769  4.879518  5.532258  5.090909  7.363636  6.111111 
average row locality = 41516/9005 = 4.610328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       353       369       379       390       382       381       438       427       413       423       358       354       319       327       319       329 
dram[1]:       367       385       384       376       393       389       428       449       438       428       364       357       325       323       339       337 
dram[2]:       364       374       388       373       373       390       435       419       434       440       380       364       332       329       334       330 
dram[3]:       366       368       385       379       359       389       432       425       425       444       371       360       310       319       339       337 
dram[4]:       367       359       380       371       382       387       420       406       429       435       377       360       315       320       329       312 
dram[5]:       367       374       387       371       380       384       410       409       437       427       375       365       331       330       324       330 
total reads: 36060
bank skew: 449/310 = 1.45
chip skew: 6082/5949 = 1.02
number of total write accesses:
dram[0]:        89        99        85        82        84        84        82        76        58        71        30        21        12        15         0         0 
dram[1]:       102       119       100        93        90        79        68        72        64        72        30        34         9        10         0         0 
dram[2]:        86       104        96       100        80        85        86        69        65        64        44        30         3         5         1         1 
dram[3]:       106       106       102        90        86       103        73        68        64        71        35        38         6         5         1         0 
dram[4]:        90        73        96        88        83        94        67        63        67        68        35        47         7         8         1         0 
dram[5]:        91       104        93        71        83        79        67        63        61        63        33        40        12         6         0         0 
total reads: 5456
min_bank_accesses = 0!
chip skew: 954/866 = 1.10
average mf latency per bank:
dram[0]:       2230      2159      2544      2581      2590      2532      2392      2455      2379      2253      6947      7486     10389      9937      8192      7897
dram[1]:       2193      2053      2561      2683      2595      2674      2641      2560      2294      2351      6889      7453     10267     10399      8157      8152
dram[2]:       2263      2041      2464      2422      2674      2505      2392      2495      2367      2339      6483      7360     10316     10036      7839      7927
dram[3]:       2247      2148      2529      2625      2765      2438      2530      2547      2353      2242      6835      7244     11347     10553      8261      8323
dram[4]:       2891      2353      3190      2656      3349      2527      3338      2695      3031      2230     48521      7072     14501     10590     10670      8552
dram[5]:       2193      2214      2478      2881      2640      2724      2575      2759      2272      2398      6964      7198     10374     10479      8410      8615
maximum mf latency per bank:
dram[0]:        823       784       751       809       770       878       839       901       841       829       813       817       747       904       846       779
dram[1]:        815       815       796       801       844       864       845       811       903       822       780       876       898       846       819       838
dram[2]:        921       805       790       739       838       832       848      1064       875       876       843       827       854       969       867       815
dram[3]:        912       750       787       942       854       891       824       889       862       889       839       839       965       849       827       814
dram[4]:       1045       901      1048       904       955       854       997       791       988       864      1001       822       990      1042       909       919
dram[5]:        807       931       815       896       858       853       805       845      1142       810       750       909       824       922       788       839

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=511294 n_nop=495254 n_act=1460 n_pre=1444 n_req=6849 n_rd=11922 n_write=1214 bw_util=0.05138
n_activity=99313 dram_eff=0.2645
bk0: 706a 505850i bk1: 738a 505008i bk2: 758a 505654i bk3: 780a 504758i bk4: 764a 505639i bk5: 762a 505409i bk6: 876a 504362i bk7: 854a 503795i bk8: 826a 505956i bk9: 846a 505214i bk10: 716a 506478i bk11: 708a 506736i bk12: 638a 507463i bk13: 654a 507197i bk14: 638a 508281i bk15: 658a 507979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.100261
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=511294 n_nop=494748 n_act=1555 n_pre=1539 n_req=7024 n_rd=12164 n_write=1288 bw_util=0.05262
n_activity=103852 dram_eff=0.2591
bk0: 734a 505930i bk1: 770a 505389i bk2: 768a 505113i bk3: 752a 505166i bk4: 786a 504747i bk5: 778a 504428i bk6: 856a 504845i bk7: 898a 504188i bk8: 876a 504985i bk9: 856a 504871i bk10: 728a 506824i bk11: 714a 506604i bk12: 650a 507658i bk13: 646a 507467i bk14: 678a 507887i bk15: 674a 508169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0679472
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=511294 n_nop=494919 n_act=1512 n_pre=1496 n_req=6978 n_rd=12118 n_write=1249 bw_util=0.05229
n_activity=102253 dram_eff=0.2614
bk0: 728a 505364i bk1: 748a 505321i bk2: 776a 504885i bk3: 746a 505277i bk4: 746a 505266i bk5: 780a 504652i bk6: 870a 504332i bk7: 838a 504970i bk8: 868a 504987i bk9: 880a 504553i bk10: 760a 505861i bk11: 728a 505926i bk12: 664a 507494i bk13: 658a 507484i bk14: 668a 507897i bk15: 660a 508179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.100287
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=511294 n_nop=494803 n_act=1590 n_pre=1574 n_req=6962 n_rd=12016 n_write=1311 bw_util=0.05213
n_activity=104471 dram_eff=0.2551
bk0: 732a 505208i bk1: 736a 504525i bk2: 770a 504886i bk3: 758a 504866i bk4: 718a 505988i bk5: 778a 504645i bk6: 864a 505366i bk7: 850a 504769i bk8: 850a 504550i bk9: 888a 505112i bk10: 742a 505940i bk11: 720a 505912i bk12: 620a 507859i bk13: 638a 507629i bk14: 678a 507551i bk15: 674a 507952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0778456
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=511294 n_nop=495503 n_act=1358 n_pre=1342 n_req=6836 n_rd=11898 n_write=1193 bw_util=0.05121
n_activity=102533 dram_eff=0.2554
bk0: 734a 506141i bk1: 718a 506614i bk2: 760a 505711i bk3: 742a 505450i bk4: 764a 505335i bk5: 774a 505464i bk6: 840a 504905i bk7: 812a 504970i bk8: 858a 505826i bk9: 870a 505706i bk10: 754a 506523i bk11: 720a 506169i bk12: 630a 507398i bk13: 640a 507459i bk14: 658a 508367i bk15: 624a 508444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0941278
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=511294 n_nop=495066 n_act=1530 n_pre=1514 n_req=6867 n_rd=12002 n_write=1182 bw_util=0.05157
n_activity=100681 dram_eff=0.2619
bk0: 734a 505676i bk1: 748a 504863i bk2: 774a 504659i bk3: 742a 505335i bk4: 760a 505610i bk5: 768a 505087i bk6: 820a 505275i bk7: 818a 505306i bk8: 874a 504399i bk9: 854a 504995i bk10: 750a 506746i bk11: 730a 506417i bk12: 662a 507518i bk13: 660a 507245i bk14: 648a 507888i bk15: 660a 507621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0819607

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45435, Miss = 2961, Miss_rate = 0.065, Pending_hits = 14, Reservation_fails = 287
L2_cache_bank[1]: Access = 45732, Miss = 3000, Miss_rate = 0.066, Pending_hits = 7, Reservation_fails = 499
L2_cache_bank[2]: Access = 46038, Miss = 3038, Miss_rate = 0.066, Pending_hits = 11, Reservation_fails = 109
L2_cache_bank[3]: Access = 46915, Miss = 3044, Miss_rate = 0.065, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 45388, Miss = 3040, Miss_rate = 0.067, Pending_hits = 11, Reservation_fails = 32
L2_cache_bank[5]: Access = 45357, Miss = 3019, Miss_rate = 0.067, Pending_hits = 7, Reservation_fails = 456
L2_cache_bank[6]: Access = 46565, Miss = 2987, Miss_rate = 0.064, Pending_hits = 6, Reservation_fails = 10
L2_cache_bank[7]: Access = 46292, Miss = 3021, Miss_rate = 0.065, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[8]: Access = 85226, Miss = 2999, Miss_rate = 0.035, Pending_hits = 7, Reservation_fails = 304
L2_cache_bank[9]: Access = 46004, Miss = 2950, Miss_rate = 0.064, Pending_hits = 14, Reservation_fails = 391
L2_cache_bank[10]: Access = 46400, Miss = 3011, Miss_rate = 0.065, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 46828, Miss = 2990, Miss_rate = 0.064, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 592180
L2_total_cache_misses = 36060
L2_total_cache_miss_rate = 0.0609
L2_total_cache_pending_hits = 112
L2_total_cache_reservation_fails = 2088
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 150863
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32654
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1749
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405084
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 75
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3401
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.219
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=1326630
icnt_total_pkts_simt_to_mem=1001340
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.8237
	minimum = 6
	maximum = 696
Network latency average = 35.6727
	minimum = 6
	maximum = 457
Slowest packet = 603820
Flit latency average = 29.4116
	minimum = 6
	maximum = 457
Slowest flit = 1124260
Fragmentation average = 0.0648085
	minimum = 0
	maximum = 347
Injected packet rate average = 0.115709
	minimum = 0.101537 (at node 1)
	maximum = 0.206639 (at node 23)
Accepted packet rate average = 0.115709
	minimum = 0.101537 (at node 1)
	maximum = 0.206639 (at node 23)
Injected flit rate average = 0.240438
	minimum = 0.164721 (at node 1)
	maximum = 0.395832 (at node 23)
Accepted flit rate average= 0.240438
	minimum = 0.191141 (at node 20)
	maximum = 0.366102 (at node 23)
Injected packet length average = 2.07795
Accepted packet length average = 2.07795
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.6311 (6 samples)
	minimum = 6 (6 samples)
	maximum = 292.333 (6 samples)
Network latency average = 20.3296 (6 samples)
	minimum = 6 (6 samples)
	maximum = 204 (6 samples)
Flit latency average = 17.6855 (6 samples)
	minimum = 6 (6 samples)
	maximum = 201.833 (6 samples)
Fragmentation average = 0.0185984 (6 samples)
	minimum = 0 (6 samples)
	maximum = 129 (6 samples)
Injected packet rate average = 0.0596216 (6 samples)
	minimum = 0.047445 (6 samples)
	maximum = 0.136592 (6 samples)
Accepted packet rate average = 0.0596216 (6 samples)
	minimum = 0.047445 (6 samples)
	maximum = 0.136592 (6 samples)
Injected flit rate average = 0.119796 (6 samples)
	minimum = 0.0786068 (6 samples)
	maximum = 0.228335 (6 samples)
Accepted flit rate average = 0.119796 (6 samples)
	minimum = 0.0913696 (6 samples)
	maximum = 0.259707 (6 samples)
Injected packet size average = 2.00926 (6 samples)
Accepted packet size average = 2.00926 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 4 sec (304 sec)
gpgpu_simulation_rate = 44628 (inst/sec)
gpgpu_simulation_rate = 1274 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,387348)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,387348)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,387348)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,387348)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,387348)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,387348)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,387348)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,387348)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,387348)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,387348)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,387348)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,387348)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,387348)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,387348)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,387348)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,387348)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,387348)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,387348)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,387348)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,387348)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,387348)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,387348)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,387348)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,387348)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,387348)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,387348)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,387348)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,387348)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,387348)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,387348)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,387348)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,387348)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,387348)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,387348)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,387348)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,387348)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,387348)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,387348)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,387348)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,387348)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,387348)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,387348)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,387348)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,387348)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,387348)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,387348)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,387348)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,387348)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,387348)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,387348)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,387348)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,387348)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,387348)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,387348)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,387348)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,387348)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,387348)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,387348)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,387348)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,387348)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,387348)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,387348)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,387348)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,387348)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,387348)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,387348)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,387348)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,387348)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,387348)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,387348)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,387348)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,387348)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,387348)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,387348)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,387348)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,387348)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,387348)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,387348)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,387348)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,387348)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,387348)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,387348)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,387348)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,387348)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,387348)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,387348)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,387348)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,387348)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,387348)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,387348)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(79,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(13,0,0) tid=(192,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(86,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 387848  inst.: 13872702 (ipc=611.2) sim_rate=45484 (inst/sec) elapsed = 0:0:05:05 / Sun Mar  6 05:36:24 2016
GPGPU-Sim uArch: cycles simulated: 389348  inst.: 13905454 (ipc=169.2) sim_rate=45442 (inst/sec) elapsed = 0:0:05:06 / Sun Mar  6 05:36:25 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(4,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 390848  inst.: 13941166 (ipc=106.9) sim_rate=45410 (inst/sec) elapsed = 0:0:05:07 / Sun Mar  6 05:36:26 2016
GPGPU-Sim uArch: cycles simulated: 391848  inst.: 13971252 (ipc=89.8) sim_rate=45361 (inst/sec) elapsed = 0:0:05:08 / Sun Mar  6 05:36:27 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(81,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 393348  inst.: 14007844 (ipc=73.5) sim_rate=45332 (inst/sec) elapsed = 0:0:05:09 / Sun Mar  6 05:36:28 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6858,387348), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6859,387348)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7381,387348), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7382,387348)
GPGPU-Sim uArch: cycles simulated: 394848  inst.: 14050140 (ipc=64.4) sim_rate=45323 (inst/sec) elapsed = 0:0:05:10 / Sun Mar  6 05:36:29 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7746,387348), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7747,387348)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7838,387348), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7839,387348)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8333,387348), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8334,387348)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8478,387348), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8479,387348)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8516,387348), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8517,387348)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8604,387348), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8605,387348)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8607,387348), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8608,387348)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(96,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 396348  inst.: 14109306 (ipc=60.2) sim_rate=45367 (inst/sec) elapsed = 0:0:05:11 / Sun Mar  6 05:36:30 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9058,387348), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9059,387348)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9129,387348), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9130,387348)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9156,387348), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9157,387348)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9158,387348), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9159,387348)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9171,387348), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9172,387348)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9237,387348), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9238,387348)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9238,387348), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9239,387348)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9247,387348), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9248,387348)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9355,387348), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9356,387348)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9672,387348), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9673,387348)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9830,387348), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9831,387348)
GPGPU-Sim uArch: cycles simulated: 397348  inst.: 14164389 (ipc=59.7) sim_rate=45398 (inst/sec) elapsed = 0:0:05:12 / Sun Mar  6 05:36:31 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10284,387348), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10285,387348)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10538,387348), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(10539,387348)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10596,387348), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(10597,387348)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10601,387348), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(10602,387348)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(107,0,0) tid=(238,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10990,387348), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(10991,387348)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (11169,387348), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(11170,387348)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (11194,387348), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(11195,387348)
GPGPU-Sim uArch: cycles simulated: 398848  inst.: 14241301 (ipc=58.6) sim_rate=45499 (inst/sec) elapsed = 0:0:05:13 / Sun Mar  6 05:36:32 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11757,387348), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(11758,387348)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11792,387348), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(11793,387348)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12169,387348), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(12170,387348)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12367,387348), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(12368,387348)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(61,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (12668,387348), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(12669,387348)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (12740,387348), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(12741,387348)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (12746,387348), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(12747,387348)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (12747,387348), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(12748,387348)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12851,387348), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(12852,387348)
GPGPU-Sim uArch: cycles simulated: 400348  inst.: 14327254 (ipc=58.5) sim_rate=45628 (inst/sec) elapsed = 0:0:05:14 / Sun Mar  6 05:36:33 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13107,387348), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(13108,387348)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13208,387348), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(13209,387348)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (13565,387348), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(13566,387348)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13773,387348), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13774,387348)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13927,387348), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(13928,387348)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13940,387348), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13941,387348)
GPGPU-Sim uArch: cycles simulated: 401348  inst.: 14383196 (ipc=58.3) sim_rate=45660 (inst/sec) elapsed = 0:0:05:15 / Sun Mar  6 05:36:34 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14048,387348), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14049,387348)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (14057,387348), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(14058,387348)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (14077,387348), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(14078,387348)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(133,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (14141,387348), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(14142,387348)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (14239,387348), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(14240,387348)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (14311,387348), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(14312,387348)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14441,387348), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(14442,387348)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14455,387348), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(14456,387348)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14493,387348), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(14494,387348)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14510,387348), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(14511,387348)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14722,387348), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14723,387348)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (14725,387348), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14725,387348), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(14726,387348)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(14726,387348)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14751,387348), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(14752,387348)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (14769,387348), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(14770,387348)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (14875,387348), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(14876,387348)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (14912,387348), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(14913,387348)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15017,387348), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15018,387348)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (15031,387348), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(15032,387348)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15052,387348), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(15053,387348)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(141,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15142,387348), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(15143,387348)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15156,387348), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(15157,387348)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15173,387348), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(15174,387348)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (15187,387348), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(15188,387348)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (15204,387348), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(15205,387348)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15293,387348), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(15294,387348)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (15315,387348), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(15316,387348)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15323,387348), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(15324,387348)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15325,387348), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(15326,387348)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (15352,387348), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(15353,387348)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15367,387348), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(15368,387348)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15412,387348), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(15413,387348)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (15420,387348), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(15421,387348)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15427,387348), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(15428,387348)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (15481,387348), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(15482,387348)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15489,387348), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(15490,387348)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (15494,387348), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(15495,387348)
GPGPU-Sim uArch: cycles simulated: 402848  inst.: 14537586 (ipc=62.6) sim_rate=46005 (inst/sec) elapsed = 0:0:05:16 / Sun Mar  6 05:36:35 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (15522,387348), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(15523,387348)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (15534,387348), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(15535,387348)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15563,387348), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15564,387348)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15604,387348), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(15605,387348)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (15657,387348), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(15658,387348)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (15716,387348), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(15717,387348)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(174,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15820,387348), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(15821,387348)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15831,387348), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(15832,387348)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15843,387348), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15844,387348)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (15938,387348), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(15939,387348)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (15975,387348), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(15976,387348)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16011,387348), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(16012,387348)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16059,387348), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16060,387348)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16081,387348), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(16082,387348)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16085,387348), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(16086,387348)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16181,387348), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(16182,387348)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16205,387348), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(16206,387348)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16278,387348), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(16279,387348)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16329,387348), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(16330,387348)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16430,387348), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(16431,387348)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16446,387348), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16447,387348)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16447,387348), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16448,387348)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16459,387348), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(16460,387348)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (16481,387348), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(16482,387348)
GPGPU-Sim uArch: cycles simulated: 403848  inst.: 14654891 (ipc=65.9) sim_rate=46229 (inst/sec) elapsed = 0:0:05:17 / Sun Mar  6 05:36:36 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (16602,387348), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(16603,387348)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (16631,387348), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(16632,387348)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(194,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16663,387348), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(16664,387348)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (16678,387348), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(16679,387348)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16814,387348), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(16815,387348)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16821,387348), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16822,387348)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16891,387348), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16892,387348)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16927,387348), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(16928,387348)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (17058,387348), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(17059,387348)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17142,387348), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(17143,387348)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17157,387348), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(17158,387348)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17208,387348), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(17209,387348)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (17222,387348), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(17223,387348)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17245,387348), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17246,387348)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (17248,387348), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(17249,387348)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17282,387348), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(17283,387348)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (17341,387348), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(17342,387348)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17420,387348), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17421,387348)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17450,387348), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(17451,387348)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (17482,387348), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(17483,387348)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17493,387348), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(17494,387348)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17548,387348), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(17549,387348)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(212,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17648,387348), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(17649,387348)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (17698,387348), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(17699,387348)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (17738,387348), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(17739,387348)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (17757,387348), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(17758,387348)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17806,387348), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17807,387348)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (17814,387348), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(17815,387348)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17874,387348), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(17875,387348)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17963,387348), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(17964,387348)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (17970,387348), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(17971,387348)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (17985,387348), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(17986,387348)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (17987,387348), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(17988,387348)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17998,387348), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17999,387348)
GPGPU-Sim uArch: cycles simulated: 405348  inst.: 14807452 (ipc=68.9) sim_rate=46564 (inst/sec) elapsed = 0:0:05:18 / Sun Mar  6 05:36:37 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (18006,387348), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(18007,387348)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18012,387348), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(18013,387348)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18038,387348), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(18039,387348)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (18096,387348), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(18097,387348)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18131,387348), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(18132,387348)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (18133,387348), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(18134,387348)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (18164,387348), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(18165,387348)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (18166,387348), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(18167,387348)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (18181,387348), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(18182,387348)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18257,387348), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(18258,387348)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (18262,387348), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(18263,387348)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (18272,387348), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(18273,387348)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(237,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (18299,387348), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(18300,387348)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18305,387348), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18306,387348)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18338,387348), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(18339,387348)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (18363,387348), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(18364,387348)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (18368,387348), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(18369,387348)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18434,387348), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(18435,387348)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18437,387348), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(18438,387348)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (18443,387348), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(18444,387348)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18456,387348), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18457,387348)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18458,387348), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(18459,387348)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (18507,387348), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(18508,387348)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (18516,387348), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(18517,387348)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (18546,387348), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(18547,387348)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (18585,387348), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(18586,387348)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (18591,387348), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(18592,387348)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (18607,387348), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(18608,387348)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18682,387348), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(18683,387348)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (18688,387348), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18700,387348), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18748,387348), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (18748,387348), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (18754,387348), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18771,387348), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (18827,387348), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18834,387348), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18836,387348), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18853,387348), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (18869,387348), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18876,387348), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (18931,387348), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (18939,387348), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18948,387348), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (18959,387348), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (18969,387348), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (18975,387348), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (18976,387348), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18982,387348), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 406348  inst.: 14950107 (ipc=72.8) sim_rate=46865 (inst/sec) elapsed = 0:0:05:19 / Sun Mar  6 05:36:38 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (19051,387348), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (19074,387348), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19116,387348), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19119,387348), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (19177,387348), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (19194,387348), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19208,387348), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (19222,387348), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (19231,387348), 4 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(220,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19310,387348), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19322,387348), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (19331,387348), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (19334,387348), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (19339,387348), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (19364,387348), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (19409,387348), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19420,387348), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19487,387348), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (19495,387348), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19499,387348), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19521,387348), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (19576,387348), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (19612,387348), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (19646,387348), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (19665,387348), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19715,387348), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19749,387348), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19763,387348), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (19858,387348), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (19872,387348), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (19874,387348), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19898,387348), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (19939,387348), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19993,387348), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (19997,387348), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (20009,387348), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (20012,387348), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20039,387348), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (20045,387348), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (20079,387348), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (20123,387348), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (20146,387348), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (20170,387348), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (20192,387348), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (20197,387348), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20199,387348), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (20212,387348), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (20238,387348), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20253,387348), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20261,387348), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20277,387348), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20281,387348), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20297,387348), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (20309,387348), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20312,387348), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (20319,387348), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (20320,387348), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (20366,387348), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (20498,387348), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20508,387348), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20522,387348), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (20550,387348), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (20552,387348), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (20608,387348), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (20625,387348), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (20652,387348), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (20674,387348), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (20700,387348), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (21075,387348), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21085,387348), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 21086
gpu_sim_insn = 1400854
gpu_ipc =      66.4353
gpu_tot_sim_cycle = 408434
gpu_tot_sim_insn = 14967931
gpu_tot_ipc =      36.6471
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 355565
gpu_stall_icnt2sh    = 1301070
gpu_total_sim_rate=46921

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 899259
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 82198, Miss = 40710, Miss_rate = 0.495, Pending_hits = 1456, Reservation_fails = 265049
	L1D_cache_core[1]: Access = 81729, Miss = 40507, Miss_rate = 0.496, Pending_hits = 1496, Reservation_fails = 266692
	L1D_cache_core[2]: Access = 82523, Miss = 41246, Miss_rate = 0.500, Pending_hits = 1555, Reservation_fails = 272435
	L1D_cache_core[3]: Access = 83519, Miss = 41650, Miss_rate = 0.499, Pending_hits = 1665, Reservation_fails = 270243
	L1D_cache_core[4]: Access = 81376, Miss = 40290, Miss_rate = 0.495, Pending_hits = 1495, Reservation_fails = 269043
	L1D_cache_core[5]: Access = 79554, Miss = 39658, Miss_rate = 0.499, Pending_hits = 1572, Reservation_fails = 266949
	L1D_cache_core[6]: Access = 81944, Miss = 40595, Miss_rate = 0.495, Pending_hits = 1537, Reservation_fails = 268333
	L1D_cache_core[7]: Access = 83397, Miss = 41719, Miss_rate = 0.500, Pending_hits = 1635, Reservation_fails = 271661
	L1D_cache_core[8]: Access = 82214, Miss = 40533, Miss_rate = 0.493, Pending_hits = 1642, Reservation_fails = 269526
	L1D_cache_core[9]: Access = 79956, Miss = 40004, Miss_rate = 0.500, Pending_hits = 1656, Reservation_fails = 269497
	L1D_cache_core[10]: Access = 84231, Miss = 41663, Miss_rate = 0.495, Pending_hits = 1587, Reservation_fails = 268993
	L1D_cache_core[11]: Access = 83195, Miss = 40804, Miss_rate = 0.490, Pending_hits = 1566, Reservation_fails = 265211
	L1D_cache_core[12]: Access = 84488, Miss = 41825, Miss_rate = 0.495, Pending_hits = 1540, Reservation_fails = 275103
	L1D_cache_core[13]: Access = 81908, Miss = 40270, Miss_rate = 0.492, Pending_hits = 1494, Reservation_fails = 270352
	L1D_cache_core[14]: Access = 79408, Miss = 39290, Miss_rate = 0.495, Pending_hits = 1456, Reservation_fails = 261611
	L1D_total_cache_accesses = 1231640
	L1D_total_cache_misses = 610764
	L1D_total_cache_miss_rate = 0.4959
	L1D_total_cache_pending_hits = 23352
	L1D_total_cache_reservation_fails = 4030698
	L1D_cache_data_port_util = 0.102
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 127199
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 591767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 203750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1673725
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126719
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 407014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2356973
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 898261
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2257, 2134, 2682, 2550, 2214, 2276, 3155, 2886, 2206, 2793, 2740, 2287, 2180, 2312, 2261, 2234, 2438, 2204, 2416, 2256, 3235, 2321, 1847, 2295, 2116, 2647, 2548, 2229, 2334, 2265, 2323, 2698, 2321, 2166, 2766, 2363, 2780, 2228, 2291, 2375, 2076, 1735, 1966, 1557, 1556, 1791, 1490, 2099, 
gpgpu_n_tot_thrd_icount = 52777280
gpgpu_n_tot_w_icount = 1649290
gpgpu_n_stall_shd_mem = 4870789
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 203750
gpgpu_n_mem_write_global = 412989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1966552
gpgpu_n_store_insn = 679126
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1484533
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4867632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8321147	W0_Idle:511260	W0_Scoreboard:1218617	W1:416031	W2:193273	W3:125393	W4:89487	W5:70646	W6:59728	W7:53183	W8:46942	W9:42773	W10:39397	W11:34532	W12:31346	W13:27654	W14:23598	W15:20455	W16:17173	W17:14582	W18:13556	W19:12870	W20:12156	W21:12821	W22:13868	W23:13995	W24:13037	W25:12455	W26:9861	W27:7073	W28:3718	W29:1843	W30:670	W31:82	W32:215092
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1630000 {8:203750,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16538760 {40:412735,72:81,136:173,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27710000 {136:203750,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3303912 {8:412989,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 599 
maxdqlatency = 0 
maxmflatency = 1226 
averagemflatency = 337 
max_icnt2mem_latency = 805 
max_icnt2sh_latency = 406559 
mrq_lat_table:35824 	3888 	1275 	2701 	4688 	1221 	702 	304 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	162540 	407625 	46570 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	25375 	6494 	37552 	278752 	154584 	113312 	745 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30467 	86249 	80559 	6478 	12 	0 	0 	2 	9 	38 	944 	11054 	30175 	85397 	178297 	107073 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	86 	733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        26        22        30        34        35        32        32        30        30        33        34        33        32        34        34 
dram[1]:        34        37        31        31        22        28        30        28        32        33        31        29        32        32        40        39 
dram[2]:        26        25        40        32        32        31        32        32        31        30        28        23        33        35        40        40 
dram[3]:        32        32        23        27        32        34        29        26        26        28        23        22        32        33        31        43 
dram[4]:        32        32        31        31        31        32        32        32        32        33        28        26        32        35        32        33 
dram[5]:        33        31        31        29        32        30        31        28        27        30        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     40529     43572     30130     40232     57393     42335     27824     26069     30947     31811     53435     50692     47336     48411     47947     48287 
dram[1]:     28549     39087     52811     52681     33129     59744     43493     46427     34492     62205     39040     50655     47654     53188     45672     65010 
dram[2]:     33800     37391     31880     35301     57342     42385     27822     32122     43038     30836     43877     44282     46241     46438     60437     69831 
dram[3]:     39179     27122     35000     28105     32079     59800     51275     27766     26939     56338     36940     33269     50269     42303     47888     58459 
dram[4]:     36884     37921     54485     41476     54303     52706     41983     55459     39578     33564     35785     26397     47134     46385     38655     47878 
dram[5]:     39631     39038     55856     57443     66438     62794     51763     52884     23103     24282     38577     31082     51046     44632     65118     58497 
average row accesses per activate:
dram[0]:  3.890511  3.636364  4.029412  3.692811  4.641026  4.291338  4.125000  3.805032  4.598425  4.234043  4.040984  4.075000  4.450000  4.693878  8.375000  8.911111 
dram[1]:  4.170371  5.191304  4.042857  4.110294  3.584416  3.437500  4.388060  3.785276  3.771605  3.754717  4.039062  4.184874  4.500000  4.008929  6.073529  7.961538 
dram[2]:  3.753521  3.681818  4.218978  4.412214  4.299145  4.094203  4.390071  5.196429  4.096552  3.798742  3.735714  3.661870  4.670103  4.642105  5.956522  8.100000 
dram[3]:  3.890411  3.432927  4.020979  3.484663  4.208000  4.091549  4.656250  4.257353  3.886667  4.079470  3.175000  3.368421  4.150943  4.760870  6.318182  7.137931 
dram[4]:  4.253846  5.494624  3.831081  3.874126  4.107692  4.764706  3.986301  4.295455  4.887097  5.307017  4.469565  3.746377  4.119266  5.022727  8.562500  8.840909 
dram[5]:  4.000000  3.473054  3.279070  3.366460  4.398374  3.942446  4.503937  4.369231  4.040268  3.715190  4.162601  4.039062  4.550000  4.233645  7.647059  6.606557 
average row locality = 50620/11871 = 4.264173
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       424       437       443       457       448       452       531       515       500       505       444       446       417       429       402       401 
dram[1]:       439       460       444       442       451       466       509       535       525       501       460       445       416       421       412       414 
dram[2]:       433       442       459       451       417       468       515       500       506       514       461       455       433       421       410       403 
dram[3]:       441       441       451       457       426       464       510       498       498       523       449       452       416       417       416       414 
dram[4]:       442       423       446       441       449       458       496       485       510       508       459       448       422       417       410       389 
dram[5]:       432       453       450       449       448       458       492       488       517       498       460       456       428       428       390       403 
total reads: 43605
bank skew: 535/389 = 1.38
chip skew: 7340/7203 = 1.02
number of total write accesses:
dram[0]:       109       123       105       108        95        93        96        90        84        92        49        43        28        31         0         0 
dram[1]:       124       137       122       117       101        84        79        82        86        96        57        53        25        28         1         0 
dram[2]:       100       125       119       127        86        97       104        82        88        90        62        54        20        20         1         2 
dram[3]:       127       122       124       111       100       117        86        81        85        93        59        60        24        21         1         0 
dram[4]:       111        88       121       113        85       109        86        82        96        97        55        69        27        25         1         0 
dram[5]:       108       127       114        93        93        90        80        80        85        89        52        61        27        25         0         0 
total reads: 7015
min_bank_accesses = 0!
chip skew: 1211/1124 = 1.08
average mf latency per bank:
dram[0]:       1922      1866      2228      2231      2278      2219      2049      2111      1994      1941      5655      5922      8042      7692      7226      7176
dram[1]:       1903      1804      2258      2315      2319      2335      2295      2225      1956      2034      5418      6027      8115      8020      7485      7337
dram[2]:       1973      1781      2127      2055      2448      2174      2075      2159      2051      2015      5415      5885      7927      7970      7029      7207
dram[3]:       1941      1868      2229      2236      2411      2132      2210      2223      2033      1927      5629      5779      8504      8127      7540      7407
dram[4]:       2476      2072      2765      2266      2982      2211      2866      2297      2554      1920     39547      5753     10789      8215      9427      7598
dram[5]:       1922      1898      2181      2445      2317      2360      2211      2361      1950      2066      5712      5813      8103      8125      7674      7813
maximum mf latency per bank:
dram[0]:        823      1037       781       859       770       878       839       901       841       859       844       951       802       904       846       779
dram[1]:        815       815       796       801       844       864       845       811       903       822       868       876       898       846       883       838
dram[2]:        921       805       813       857       838       832       848      1064       875       876      1024       827       854       969       888       880
dram[3]:        946       822       988       942      1063       891      1126       889      1226       889       905       839      1091       894      1096       814
dram[4]:       1045       901      1048       904       955       902       997       791       988       864      1136       916      1004      1042       909       987
dram[5]:        807       931       815       896       858       853       805       847      1142       810       808       918       824       940       788       873

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=539127 n_nop=519073 n_act=1936 n_pre=1920 n_req=8397 n_rd=14502 n_write=1696 bw_util=0.06009
n_activity=116408 dram_eff=0.2783
bk0: 848a 531330i bk1: 874a 530160i bk2: 886a 531404i bk3: 914a 529580i bk4: 896a 532252i bk5: 904a 531579i bk6: 1062a 529923i bk7: 1030a 529084i bk8: 1000a 531094i bk9: 1010a 530609i bk10: 888a 531999i bk11: 892a 532230i bk12: 834a 532653i bk13: 858a 532311i bk14: 804a 534839i bk15: 802a 534638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.155828
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=539127 n_nop=518642 n_act=2035 n_pre=2019 n_req=8532 n_rd=14680 n_write=1751 bw_util=0.06095
n_activity=120947 dram_eff=0.2717
bk0: 878a 531788i bk1: 920a 531440i bk2: 888a 531061i bk3: 884a 531170i bk4: 902a 531277i bk5: 932a 531069i bk6: 1018a 531011i bk7: 1070a 530196i bk8: 1050a 530532i bk9: 1002a 530323i bk10: 920a 531685i bk11: 890a 532211i bk12: 832a 533503i bk13: 842a 532512i bk14: 824a 534607i bk15: 828a 534995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0918114
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=539127 n_nop=518895 n_act=1966 n_pre=1950 n_req=8465 n_rd=14576 n_write=1740 bw_util=0.06053
n_activity=119610 dram_eff=0.2728
bk0: 866a 531714i bk1: 884a 531470i bk2: 918a 530913i bk3: 902a 530841i bk4: 834a 532444i bk5: 936a 530997i bk6: 1030a 530262i bk7: 1000a 531161i bk8: 1012a 530845i bk9: 1028a 530138i bk10: 922a 531405i bk11: 910a 531277i bk12: 866a 532720i bk13: 842a 532956i bk14: 820a 534542i bk15: 806a 534876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.142555
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=539127 n_nop=518653 n_act=2082 n_pre=2066 n_req=8484 n_rd=14546 n_write=1780 bw_util=0.06056
n_activity=121490 dram_eff=0.2688
bk0: 882a 531111i bk1: 882a 530807i bk2: 902a 530971i bk3: 914a 530456i bk4: 852a 531962i bk5: 928a 530716i bk6: 1020a 531601i bk7: 996a 531009i bk8: 996a 530291i bk9: 1046a 530745i bk10: 898a 531572i bk11: 904a 531417i bk12: 832a 533030i bk13: 834a 533195i bk14: 832a 534351i bk15: 828a 534831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.102851
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=539127 n_nop=519382 n_act=1821 n_pre=1805 n_req=8368 n_rd=14406 n_write=1713 bw_util=0.0598
n_activity=119824 dram_eff=0.269
bk0: 884a 531798i bk1: 846a 532922i bk2: 892a 531166i bk3: 882a 530779i bk4: 898a 532230i bk5: 916a 531327i bk6: 992a 530266i bk7: 970a 530742i bk8: 1020a 530987i bk9: 1016a 531244i bk10: 918a 532036i bk11: 896a 531293i bk12: 844a 532102i bk13: 834a 532636i bk14: 820a 535185i bk15: 778a 535074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.159228
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=539127 n_nop=518919 n_act=2031 n_pre=2015 n_req=8374 n_rd=14500 n_write=1662 bw_util=0.05996
n_activity=118380 dram_eff=0.2731
bk0: 864a 531927i bk1: 906a 530602i bk2: 900a 530454i bk3: 898a 531020i bk4: 896a 532133i bk5: 916a 531383i bk6: 984a 531083i bk7: 976a 531177i bk8: 1034a 529928i bk9: 996a 530551i bk10: 920a 532370i bk11: 912a 531870i bk12: 856a 533216i bk13: 856a 532657i bk14: 780a 534787i bk15: 806a 534445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.109399

========= L2 cache stats =========
L2_cache_bank[0]: Access = 47445, Miss = 3609, Miss_rate = 0.076, Pending_hits = 14, Reservation_fails = 411
L2_cache_bank[1]: Access = 47766, Miss = 3642, Miss_rate = 0.076, Pending_hits = 7, Reservation_fails = 718
L2_cache_bank[2]: Access = 48038, Miss = 3656, Miss_rate = 0.076, Pending_hits = 13, Reservation_fails = 109
L2_cache_bank[3]: Access = 48921, Miss = 3684, Miss_rate = 0.075, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 47302, Miss = 3634, Miss_rate = 0.077, Pending_hits = 11, Reservation_fails = 109
L2_cache_bank[5]: Access = 47471, Miss = 3654, Miss_rate = 0.077, Pending_hits = 7, Reservation_fails = 528
L2_cache_bank[6]: Access = 48585, Miss = 3607, Miss_rate = 0.074, Pending_hits = 8, Reservation_fails = 10
L2_cache_bank[7]: Access = 48312, Miss = 3666, Miss_rate = 0.076, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[8]: Access = 87667, Miss = 3634, Miss_rate = 0.041, Pending_hits = 7, Reservation_fails = 834
L2_cache_bank[9]: Access = 48022, Miss = 3569, Miss_rate = 0.074, Pending_hits = 15, Reservation_fails = 680
L2_cache_bank[10]: Access = 48376, Miss = 3617, Miss_rate = 0.075, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 48909, Miss = 3633, Miss_rate = 0.074, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 616814
L2_total_cache_misses = 43605
L2_total_cache_miss_rate = 0.0707
L2_total_cache_pending_hits = 117
L2_total_cache_reservation_fails = 3399
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 163731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39988
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3058
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409300
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3612
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.220
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=1432084
icnt_total_pkts_simt_to_mem=1030403
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 46.8327
	minimum = 6
	maximum = 562
Network latency average = 30.888
	minimum = 6
	maximum = 562
Slowest packet = 1212675
Flit latency average = 20.7646
	minimum = 6
	maximum = 562
Slowest flit = 2403865
Fragmentation average = 0.0825688
	minimum = 0
	maximum = 415
Injected packet rate average = 0.086538
	minimum = 0.0746467 (at node 0)
	maximum = 0.115764 (at node 23)
Accepted packet rate average = 0.086538
	minimum = 0.0746467 (at node 0)
	maximum = 0.115764 (at node 23)
Injected flit rate average = 0.236276
	minimum = 0.0891587 (at node 2)
	maximum = 0.435787 (at node 23)
Accepted flit rate average= 0.236276
	minimum = 0.105663 (at node 19)
	maximum = 0.350422 (at node 5)
Injected packet length average = 2.73031
Accepted packet length average = 2.73031
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.6599 (7 samples)
	minimum = 6 (7 samples)
	maximum = 330.857 (7 samples)
Network latency average = 21.838 (7 samples)
	minimum = 6 (7 samples)
	maximum = 255.143 (7 samples)
Flit latency average = 18.1253 (7 samples)
	minimum = 6 (7 samples)
	maximum = 253.286 (7 samples)
Fragmentation average = 0.0277371 (7 samples)
	minimum = 0 (7 samples)
	maximum = 169.857 (7 samples)
Injected packet rate average = 0.0634668 (7 samples)
	minimum = 0.051331 (7 samples)
	maximum = 0.133617 (7 samples)
Accepted packet rate average = 0.0634668 (7 samples)
	minimum = 0.051331 (7 samples)
	maximum = 0.133617 (7 samples)
Injected flit rate average = 0.136436 (7 samples)
	minimum = 0.0801142 (7 samples)
	maximum = 0.257971 (7 samples)
Accepted flit rate average = 0.136436 (7 samples)
	minimum = 0.0934115 (7 samples)
	maximum = 0.272666 (7 samples)
Injected packet size average = 2.14972 (7 samples)
Accepted packet size average = 2.14972 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 19 sec (319 sec)
gpgpu_simulation_rate = 46921 (inst/sec)
gpgpu_simulation_rate = 1280 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,408434)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,408434)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,408434)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,408434)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,408434)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,408434)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,408434)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,408434)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,408434)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,408434)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,408434)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,408434)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,408434)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,408434)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,408434)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,408434)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,408434)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,408434)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,408434)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,408434)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,408434)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,408434)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,408434)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,408434)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,408434)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,408434)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,408434)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,408434)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,408434)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,408434)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,408434)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,408434)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,408434)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,408434)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,408434)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,408434)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,408434)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,408434)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,408434)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,408434)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,408434)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,408434)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,408434)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,408434)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,408434)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,408434)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,408434)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,408434)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,408434)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,408434)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,408434)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,408434)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,408434)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,408434)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,408434)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,408434)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,408434)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,408434)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,408434)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,408434)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,408434)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,408434)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,408434)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,408434)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,408434)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,408434)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,408434)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,408434)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,408434)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,408434)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,408434)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,408434)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,408434)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,408434)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,408434)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,408434)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,408434)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,408434)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,408434)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,408434)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,408434)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,408434)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,408434)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,408434)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,408434)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,408434)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,408434)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,408434)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,408434)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,408434)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(26,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(17,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (395,408434), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(396,408434)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(90,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (482,408434), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(483,408434)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (497,408434), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(498,408434)
GPGPU-Sim uArch: cycles simulated: 408934  inst.: 15244608 (ipc=553.4) sim_rate=47639 (inst/sec) elapsed = 0:0:05:20 / Sun Mar  6 05:36:39 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (505,408434), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(506,408434)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (509,408434), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(510,408434)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (517,408434), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(518,408434)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (518,408434), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(519,408434)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (519,408434), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(520,408434)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (524,408434), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(525,408434)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (527,408434), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(528,408434)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (529,408434), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(530,408434)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (535,408434), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(536,408434)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (538,408434), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(539,408434)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (540,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (540,408434), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(541,408434)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(541,408434)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (542,408434), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(543,408434)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (551,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (551,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (551,408434), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(552,408434)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(552,408434)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(553,408434)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (557,408434), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(558,408434)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (561,408434), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(562,408434)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (568,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (568,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (568,408434), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(569,408434)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(569,408434)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(569,408434)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (572,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (572,408434), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(573,408434)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(574,408434)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (579,408434), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(580,408434)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (581,408434), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(582,408434)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (583,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (583,408434), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(584,408434)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(584,408434)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (590,408434), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(591,408434)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (592,408434), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(593,408434)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (595,408434), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(596,408434)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (602,408434), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(603,408434)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (605,408434), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(606,408434)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (608,408434), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(609,408434)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(115,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (643,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (643,408434), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(644,408434)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(645,408434)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (671,408434), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(672,408434)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (686,408434), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(687,408434)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (778,408434), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(779,408434)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (779,408434), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(780,408434)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (796,408434), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(797,408434)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (801,408434), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(802,408434)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (808,408434), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(809,408434)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (825,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (825,408434), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(826,408434)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(826,408434)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (830,408434), 5 CTAs running
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(101,0,0) tid=(221,0,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(831,408434)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (836,408434), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(837,408434)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (853,408434), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(854,408434)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (865,408434), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(866,408434)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (866,408434), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(867,408434)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (868,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (868,408434), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(869,408434)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(869,408434)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (875,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (875,408434), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(876,408434)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(876,408434)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (877,408434), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(878,408434)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (882,408434), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(883,408434)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (886,408434), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(887,408434)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (893,408434), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(894,408434)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (895,408434), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(896,408434)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (923,408434), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(924,408434)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (928,408434), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(929,408434)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (970,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (970,408434), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(971,408434)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(972,408434)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (973,408434), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(974,408434)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (976,408434), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(977,408434)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (993,408434), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(994,408434)
GPGPU-Sim uArch: cycles simulated: 409434  inst.: 15489926 (ipc=522.0) sim_rate=48255 (inst/sec) elapsed = 0:0:05:21 / Sun Mar  6 05:36:40 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1003,408434), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1004,408434)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1042,408434), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1043,408434)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1051,408434), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1052,408434)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1055,408434), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1056,408434)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1057,408434), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1058,408434)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(159,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1068,408434), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1069,408434)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1075,408434), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1076,408434)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1086,408434), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1087,408434)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1092,408434), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1093,408434)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1105,408434), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1106,408434)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1127,408434), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1128,408434)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1133,408434), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1134,408434)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1141,408434), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1142,408434)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1145,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1145,408434), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1146,408434)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1146,408434)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1151,408434), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1152,408434)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1153,408434), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1154,408434)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1161,408434), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1162,408434)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1167,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1167,408434), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1168,408434)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1168,408434)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1172,408434), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1173,408434)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1179,408434), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1180,408434)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1199,408434), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1200,408434)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1211,408434), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1212,408434)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1225,408434), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1226,408434)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1250,408434), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1251,408434)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1253,408434), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1254,408434)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1259,408434), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1260,408434)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1267,408434), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1268,408434)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1273,408434), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1274,408434)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1277,408434), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1278,408434)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1279,408434), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1280,408434)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(188,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1288,408434), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1289,408434)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1296,408434), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1297,408434)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1303,408434), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1304,408434)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1306,408434), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1307,408434)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1311,408434), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1312,408434)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1316,408434), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1317,408434)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1322,408434), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1323,408434)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1325,408434), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1326,408434)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1330,408434), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1331,408434)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1350,408434), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1351,408434)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1357,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1357,408434), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1358,408434)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1358,408434)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1361,408434), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1362,408434)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1362,408434), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1363,408434)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1390,408434), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1391,408434)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1391,408434), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1392,408434)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1399,408434), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1400,408434)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1412,408434), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1413,408434)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1420,408434), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1421,408434)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1425,408434), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1426,408434)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1426,408434), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1427,408434)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1427,408434), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1428,408434)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1428,408434), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1429,408434)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1431,408434), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1432,408434)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1436,408434), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1437,408434)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1440,408434), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1441,408434)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1447,408434), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1448,408434)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1459,408434), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1460,408434)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(211,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1477,408434), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1478,408434)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1479,408434), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1480,408434)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1490,408434), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1491,408434)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1491,408434), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1492,408434)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1494,408434), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1495,408434)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1500,408434), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1501,408434)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1501,408434), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1502,408434)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1504,408434), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1505,408434)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1507,408434), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1508,408434)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1510,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1510,408434), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1511,408434)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1511,408434)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1517,408434), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1518,408434)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1528,408434), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1529,408434)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1541,408434), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1542,408434)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1551,408434), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1552,408434)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1555,408434), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1556,408434)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1556,408434), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1557,408434)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1561,408434), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1562,408434)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1568,408434), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1569,408434)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1570,408434), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1571,408434)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1574,408434), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1575,408434)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1578,408434), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1579,408434)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1579,408434), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1580,408434)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1581,408434), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1582,408434)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1591,408434), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1592,408434)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1592,408434), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1593,408434)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1607,408434), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1608,408434)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1614,408434), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1615,408434)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1618,408434), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1619,408434)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(228,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1635,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1635,408434), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1636,408434)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1636,408434)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1637,408434), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1638,408434)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1641,408434), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1642,408434)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1650,408434), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1651,408434)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1652,408434), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1653,408434)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1653,408434), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1654,408434)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1657,408434), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1658,408434)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1660,408434), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1661,408434)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1679,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1681,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1681,408434), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1682,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1683,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1689,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1690,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1690,408434), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1691,408434), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1698,408434), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1707,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1709,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1714,408434), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1714,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1725,408434), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1731,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1738,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1744,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1747,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1749,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1753,408434), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1768,408434), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1773,408434), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1774,408434), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1775,408434), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1776,408434), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1778,408434), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1779,408434), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1779,408434), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1780,408434), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1786,408434), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1786,408434), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1789,408434), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1790,408434), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1795,408434), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1797,408434), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1802,408434), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1812,408434), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1812,408434), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1818,408434), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1828,408434), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1835,408434), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1838,408434), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1844,408434), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1847,408434), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1855,408434), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1858,408434), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1868,408434), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1876,408434), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1876,408434), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1880,408434), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1891,408434), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1894,408434), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1895,408434), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1896,408434), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1900,408434), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1902,408434), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1905,408434), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1906,408434), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1907,408434), 1 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(250,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1922,408434), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1923,408434), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1924,408434), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1928,408434), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1930,408434), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1933,408434), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1934,408434), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1936,408434), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1940,408434), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1946,408434), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1948,408434), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1955,408434), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1959,408434), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1965,408434), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1978,408434), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1994,408434), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 410434  inst.: 15893182 (ipc=462.6) sim_rate=49357 (inst/sec) elapsed = 0:0:05:22 / Sun Mar  6 05:36:41 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2006,408434), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2038,408434), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2054,408434), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2064,408434), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2140,408434), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2144,408434), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2166,408434), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2174,408434), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2361,408434), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2420,408434), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2435,408434), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2560,408434), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2569,408434), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2843,408434), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 11.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2844
gpu_sim_insn = 926413
gpu_ipc =     325.7430
gpu_tot_sim_cycle = 411278
gpu_tot_sim_insn = 15894344
gpu_tot_ipc =      38.6462
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 355565
gpu_stall_icnt2sh    = 1301397
gpu_total_sim_rate=49361

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 922205
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 82434, Miss = 40788, Miss_rate = 0.495, Pending_hits = 1558, Reservation_fails = 265049
	L1D_cache_core[1]: Access = 81957, Miss = 40575, Miss_rate = 0.495, Pending_hits = 1580, Reservation_fails = 266692
	L1D_cache_core[2]: Access = 82771, Miss = 41326, Miss_rate = 0.499, Pending_hits = 1646, Reservation_fails = 272435
	L1D_cache_core[3]: Access = 83747, Miss = 41713, Miss_rate = 0.498, Pending_hits = 1785, Reservation_fails = 270243
	L1D_cache_core[4]: Access = 81659, Miss = 40375, Miss_rate = 0.494, Pending_hits = 1585, Reservation_fails = 269043
	L1D_cache_core[5]: Access = 79758, Miss = 39708, Miss_rate = 0.498, Pending_hits = 1692, Reservation_fails = 266949
	L1D_cache_core[6]: Access = 82164, Miss = 40649, Miss_rate = 0.495, Pending_hits = 1639, Reservation_fails = 268333
	L1D_cache_core[7]: Access = 83629, Miss = 41786, Miss_rate = 0.500, Pending_hits = 1737, Reservation_fails = 271661
	L1D_cache_core[8]: Access = 82498, Miss = 40616, Miss_rate = 0.492, Pending_hits = 1740, Reservation_fails = 269526
	L1D_cache_core[9]: Access = 80174, Miss = 40063, Miss_rate = 0.500, Pending_hits = 1764, Reservation_fails = 269497
	L1D_cache_core[10]: Access = 84496, Miss = 41738, Miss_rate = 0.494, Pending_hits = 1678, Reservation_fails = 268993
	L1D_cache_core[11]: Access = 83493, Miss = 40894, Miss_rate = 0.490, Pending_hits = 1674, Reservation_fails = 265211
	L1D_cache_core[12]: Access = 84796, Miss = 41923, Miss_rate = 0.494, Pending_hits = 1631, Reservation_fails = 275103
	L1D_cache_core[13]: Access = 82150, Miss = 40334, Miss_rate = 0.491, Pending_hits = 1593, Reservation_fails = 270352
	L1D_cache_core[14]: Access = 79636, Miss = 39352, Miss_rate = 0.494, Pending_hits = 1588, Reservation_fails = 261611
	L1D_total_cache_accesses = 1235362
	L1D_total_cache_misses = 611840
	L1D_total_cache_miss_rate = 0.4953
	L1D_total_cache_pending_hits = 24890
	L1D_total_cache_reservation_fails = 4030698
	L1D_cache_data_port_util = 0.102
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 131630
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 592751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 204725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1673725
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131150
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 407115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2356973
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 921207
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2347, 2224, 2772, 2640, 2304, 2366, 3245, 2976, 2281, 2868, 2815, 2362, 2255, 2387, 2336, 2309, 2453, 2219, 2431, 2271, 3250, 2410, 1862, 2310, 2161, 2692, 2593, 2274, 2409, 2351, 2368, 2743, 2336, 2181, 2811, 2441, 2795, 2243, 2306, 2464, 2091, 1879, 1981, 1572, 1571, 1806, 1505, 2177, 
gpgpu_n_tot_thrd_icount = 54010336
gpgpu_n_tot_w_icount = 1687823
gpgpu_n_stall_shd_mem = 4870979
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 204725
gpgpu_n_mem_write_global = 413214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2033587
gpgpu_n_store_insn = 679395
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1616006
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4867822
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8321960	W0_Idle:515167	W0_Scoreboard:1241578	W1:422622	W2:194221	W3:125667	W4:89487	W5:70646	W6:59728	W7:53183	W8:46942	W9:42773	W10:39397	W11:34532	W12:31346	W13:27654	W14:23598	W15:20455	W16:17173	W17:14582	W18:13556	W19:12870	W20:12156	W21:12821	W22:13868	W23:13995	W24:13037	W25:12455	W26:9861	W27:7073	W28:3718	W29:1843	W30:670	W31:82	W32:245812
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1637800 {8:204725,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16547760 {40:412960,72:81,136:173,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27842600 {136:204725,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3305712 {8:413214,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 599 
maxdqlatency = 0 
maxmflatency = 1226 
averagemflatency = 337 
max_icnt2mem_latency = 805 
max_icnt2sh_latency = 410446 
mrq_lat_table:35909 	3897 	1283 	2705 	4711 	1259 	708 	304 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	163576 	407789 	46570 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	26555 	6514 	37552 	278752 	154584 	113312 	745 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	31143 	86537 	80570 	6478 	12 	0 	0 	2 	9 	38 	944 	11054 	30175 	85397 	178297 	107298 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	92 	733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        26        22        30        34        35        32        32        30        30        33        34        33        32        34        34 
dram[1]:        34        37        31        31        22        28        30        28        32        33        31        29        32        32        40        39 
dram[2]:        26        25        40        32        32        31        32        32        31        30        28        23        33        35        40        40 
dram[3]:        32        32        23        27        32        34        29        26        26        28        23        22        32        33        31        43 
dram[4]:        32        32        31        31        31        32        32        32        32        33        28        26        32        35        32        33 
dram[5]:        33        31        31        29        32        30        31        28        27        30        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     40529     43572     30130     40232     57393     42335     27824     26069     30947     31811     53435     50692     47336     48411     47947     48287 
dram[1]:     28549     39087     52811     52681     33129     59744     43493     46427     34492     62205     39040     50655     47654     53188     45672     65010 
dram[2]:     33800     37391     31880     35301     57342     42385     27822     32122     43038     30836     43877     44282     46241     46438     60437     69831 
dram[3]:     39179     27122     35000     28105     32079     59800     51275     27766     26939     56338     36940     33269     50269     42303     47888     58459 
dram[4]:     36884     37921     54485     41476     54303     52706     41983     55459     39578     33564     35785     26397     47134     46385     38655     47878 
dram[5]:     39631     39038     55856     57443     66438     62794     51763     52884     23103     24282     38577     31082     51046     44632     65118     58497 
average row accesses per activate:
dram[0]:  3.890511  3.642857  4.007299  3.692811  4.641026  4.248062  4.125000  3.770186  4.570312  4.218310  4.065041  4.081301  4.415842  4.656566  8.375000  8.739130 
dram[1]:  4.170371  5.191304  4.021276  4.110294  3.584416  3.437500  4.362963  3.768293  3.771605  3.732919  4.093023  4.241667  4.500000  4.008929  6.073529  7.961538 
dram[2]:  3.753521  3.664516  4.218978  4.412214  4.299145  4.094203  4.366197  5.196429  4.075343  3.763975  3.732394  3.692857  4.670103  4.604167  5.956522  7.960784 
dram[3]:  3.890411  3.432927  4.020979  3.445783  4.208000  4.091549  4.627907  4.217391  3.867550  4.079470  3.217391  3.389610  4.121495  4.760870  6.268657  7.033898 
dram[4]:  4.253846  5.494624  3.831081  3.854167  4.107692  4.733333  3.986301  4.295455  4.856000  5.307017  4.508621  3.776978  4.109091  5.022727  8.408163  8.688889 
dram[5]:  3.977941  3.473054  3.271676  3.358025  4.398374  3.942446  4.476562  4.318182  4.040268  3.698113  4.201613  4.077519  4.550000  4.233645  7.647059  6.532258 
average row locality = 50793/11933 = 4.256516
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       424       437       444       457       448       455       531       517       501       506       451       458       418       430       402       402 
dram[1]:       439       460       444       442       451       466       510       536       525       505       471       456       416       421       412       414 
dram[2]:       433       443       459       451       417       468       516       500       507       516       468       463       433       422       410       404 
dram[3]:       441       441       451       459       426       464       511       501       499       523       459       462       417       417       419       415 
dram[4]:       442       423       446       442       449       459       496       485       511       508       468       456       425       417       411       391 
dram[5]:       433       453       451       449       448       458       493       490       517       499       469       465       428       428       390       405 
total reads: 43769
bank skew: 536/390 = 1.37
chip skew: 7368/7229 = 1.02
number of total write accesses:
dram[0]:       109       124       105       108        95        93        96        90        84        93        49        44        28        31         0         0 
dram[1]:       124       137       123       117       101        84        79        82        86        96        57        53        25        28         1         0 
dram[2]:       100       125       119       127        86        97       104        82        88        90        62        54        20        20         1         2 
dram[3]:       127       122       124       113       100       117        86        81        85        93        59        60        24        21         1         0 
dram[4]:       111        88       121       113        85       109        86        82        96        97        55        69        27        25         1         0 
dram[5]:       108       127       115        95        93        90        80        80        85        89        52        61        27        25         0         0 
total reads: 7024
min_bank_accesses = 0!
chip skew: 1213/1127 = 1.08
average mf latency per bank:
dram[0]:       1923      1863      2225      2231      2278      2208      2050      2105      1992      1935      5587      5784      8037      7690      7234      7165
dram[1]:       1903      1805      2254      2315      2319      2335      2292      2222      1957      2023      5317      5911      8125      8032      7494      7342
dram[2]:       1974      1779      2127      2056      2448      2174      2072      2159      2049      2010      5354      5806      7940      7964      7037      7196
dram[3]:       1942      1868      2229      2222      2412      2132      2207      2213      2032      1928      5532      5683      8499      8139      7493      7396
dram[4]:       2476      2073      2765      2263      2982      2207      2867      2297      2550      1920     38878      5678     10730      8226      9410      7568
dram[5]:       1919      1898      2174      2436      2317      2360      2208      2354      1951      2063      5626      5727      8114      8137      7681      7780
maximum mf latency per bank:
dram[0]:        823      1037       781       859       770       878       839       901       841       859       844       951       802       904       846       779
dram[1]:        815       815       796       801       844       864       845       811       903       822       868       876       898       846       883       838
dram[2]:        921       805       813       857       838       832       848      1064       875       876      1024       827       854       969       888       880
dram[3]:        946       822       988       942      1063       891      1126       889      1226       889       905       839      1091       894      1096       814
dram[4]:       1045       901      1048       904       955       902       997       791       988       864      1136       916      1004      1042       909       987
dram[5]:        807       931       815       896       858       853       805       847      1142       810       808       918       824       940       788       873

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542880 n_nop=522733 n_act=1950 n_pre=1934 n_req=8430 n_rd=14562 n_write=1701 bw_util=0.05991
n_activity=116897 dram_eff=0.2782
bk0: 848a 535084i bk1: 874a 533911i bk2: 888a 535128i bk3: 914a 533334i bk4: 896a 536009i bk5: 910a 535269i bk6: 1062a 533675i bk7: 1034a 532767i bk8: 1002a 534807i bk9: 1012a 534327i bk10: 902a 535688i bk11: 916a 535805i bk12: 836a 536372i bk13: 860a 536031i bk14: 804a 538589i bk15: 804a 538360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.155454
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542880 n_nop=522323 n_act=2042 n_pre=2026 n_req=8561 n_rd=14736 n_write=1753 bw_util=0.06075
n_activity=121424 dram_eff=0.2716
bk0: 878a 535542i bk1: 920a 535195i bk2: 888a 534732i bk3: 884a 534922i bk4: 902a 535029i bk5: 932a 534823i bk6: 1020a 534737i bk7: 1072a 533921i bk8: 1050a 534285i bk9: 1010a 534010i bk10: 942a 535353i bk11: 912a 535827i bk12: 832a 537253i bk13: 842a 536264i bk14: 824a 538360i bk15: 828a 538749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.091849
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542880 n_nop=522584 n_act=1976 n_pre=1960 n_req=8487 n_rd=14620 n_write=1740 bw_util=0.06027
n_activity=120097 dram_eff=0.2724
bk0: 866a 535466i bk1: 886a 535194i bk2: 918a 534664i bk3: 902a 534595i bk4: 834a 536198i bk5: 936a 534752i bk6: 1032a 533988i bk7: 1000a 534914i bk8: 1014a 534572i bk9: 1032a 533836i bk10: 936a 535068i bk11: 926a 534922i bk12: 866a 536469i bk13: 844a 536679i bk14: 820a 538293i bk15: 808a 538599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.142606
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542880 n_nop=522312 n_act=2095 n_pre=2079 n_req=8518 n_rd=14610 n_write=1784 bw_util=0.0604
n_activity=122045 dram_eff=0.2687
bk0: 882a 534863i bk1: 882a 534560i bk2: 902a 534727i bk3: 918a 534008i bk4: 852a 535712i bk5: 928a 534468i bk6: 1022a 535325i bk7: 1002a 534699i bk8: 998a 534013i bk9: 1046a 534497i bk10: 918a 535241i bk11: 924a 535019i bk12: 834a 536752i bk13: 834a 536948i bk14: 838a 538068i bk15: 830a 538552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.103953
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542880 n_nop=523067 n_act=1829 n_pre=1813 n_req=8394 n_rd=14458 n_write=1713 bw_util=0.05957
n_activity=120283 dram_eff=0.2689
bk0: 884a 535550i bk1: 846a 536674i bk2: 892a 534921i bk3: 884a 534505i bk4: 898a 535983i bk5: 918a 535052i bk6: 992a 534019i bk7: 970a 534495i bk8: 1022a 534712i bk9: 1016a 534997i bk10: 936a 535710i bk11: 912a 534929i bk12: 850a 535814i bk13: 834a 536388i bk14: 822a 538908i bk15: 782a 538791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.159378
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542880 n_nop=522594 n_act=2041 n_pre=2025 n_req=8403 n_rd=14552 n_write=1668 bw_util=0.05976
n_activity=118866 dram_eff=0.2729
bk0: 866a 535651i bk1: 906a 534354i bk2: 902a 534076i bk3: 898a 534677i bk4: 896a 535884i bk5: 916a 535135i bk6: 986a 534807i bk7: 980a 534861i bk8: 1034a 533679i bk9: 998a 534276i bk10: 938a 536048i bk11: 930a 535501i bk12: 856a 536969i bk13: 856a 536412i bk14: 780a 538542i bk15: 810a 538165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.109529

========= L2 cache stats =========
L2_cache_bank[0]: Access = 47551, Miss = 3619, Miss_rate = 0.076, Pending_hits = 14, Reservation_fails = 411
L2_cache_bank[1]: Access = 47881, Miss = 3662, Miss_rate = 0.076, Pending_hits = 7, Reservation_fails = 718
L2_cache_bank[2]: Access = 48133, Miss = 3668, Miss_rate = 0.076, Pending_hits = 13, Reservation_fails = 109
L2_cache_bank[3]: Access = 49020, Miss = 3700, Miss_rate = 0.075, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 47401, Miss = 3643, Miss_rate = 0.077, Pending_hits = 11, Reservation_fails = 109
L2_cache_bank[5]: Access = 47564, Miss = 3667, Miss_rate = 0.077, Pending_hits = 7, Reservation_fails = 528
L2_cache_bank[6]: Access = 48688, Miss = 3623, Miss_rate = 0.074, Pending_hits = 8, Reservation_fails = 10
L2_cache_bank[7]: Access = 48413, Miss = 3682, Miss_rate = 0.076, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[8]: Access = 87759, Miss = 3648, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 834
L2_cache_bank[9]: Access = 48121, Miss = 3581, Miss_rate = 0.074, Pending_hits = 15, Reservation_fails = 680
L2_cache_bank[10]: Access = 48481, Miss = 3629, Miss_rate = 0.075, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 49002, Miss = 3647, Miss_rate = 0.074, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 618014
L2_total_cache_misses = 43769
L2_total_cache_miss_rate = 0.0708
L2_total_cache_pending_hits = 117
L2_total_cache_reservation_fails = 3399
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 164543
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40151
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3058
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409524
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3613
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.219
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=1437184
icnt_total_pkts_simt_to_mem=1031828
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.49042
	minimum = 6
	maximum = 39
Network latency average = 9.03
	minimum = 6
	maximum = 32
Slowest packet = 1234016
Flit latency average = 7.70682
	minimum = 6
	maximum = 28
Slowest flit = 2463392
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0312549
	minimum = 0.019339 (at node 5)
	maximum = 0.040436 (at node 16)
Accepted packet rate average = 0.0312549
	minimum = 0.019339 (at node 5)
	maximum = 0.040436 (at node 16)
Injected flit rate average = 0.0849742
	minimum = 0.0214487 (at node 5)
	maximum = 0.171238 (at node 16)
Accepted flit rate average= 0.0849742
	minimum = 0.0386779 (at node 26)
	maximum = 0.157876 (at node 12)
Injected packet length average = 2.71875
Accepted packet length average = 2.71875
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.5137 (8 samples)
	minimum = 6 (8 samples)
	maximum = 294.375 (8 samples)
Network latency average = 20.237 (8 samples)
	minimum = 6 (8 samples)
	maximum = 227.25 (8 samples)
Flit latency average = 16.823 (8 samples)
	minimum = 6 (8 samples)
	maximum = 225.125 (8 samples)
Fragmentation average = 0.0242699 (8 samples)
	minimum = 0 (8 samples)
	maximum = 148.625 (8 samples)
Injected packet rate average = 0.0594403 (8 samples)
	minimum = 0.047332 (8 samples)
	maximum = 0.121969 (8 samples)
Accepted packet rate average = 0.0594403 (8 samples)
	minimum = 0.047332 (8 samples)
	maximum = 0.121969 (8 samples)
Injected flit rate average = 0.130003 (8 samples)
	minimum = 0.072781 (8 samples)
	maximum = 0.247129 (8 samples)
Accepted flit rate average = 0.130003 (8 samples)
	minimum = 0.0865698 (8 samples)
	maximum = 0.258317 (8 samples)
Injected packet size average = 2.18712 (8 samples)
Accepted packet size average = 2.18712 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 22 sec (322 sec)
gpgpu_simulation_rate = 49361 (inst/sec)
gpgpu_simulation_rate = 1277 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,411278)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,411278)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,411278)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,411278)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,411278)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,411278)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,411278)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,411278)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,411278)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,411278)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,411278)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,411278)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,411278)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,411278)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,411278)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,411278)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,411278)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,411278)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,411278)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,411278)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,411278)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,411278)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,411278)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,411278)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,411278)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,411278)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,411278)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,411278)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,411278)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,411278)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,411278)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,411278)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,411278)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,411278)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,411278)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,411278)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,411278)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,411278)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,411278)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,411278)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,411278)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,411278)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,411278)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,411278)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,411278)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,411278)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,411278)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,411278)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,411278)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,411278)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,411278)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,411278)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,411278)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,411278)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,411278)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,411278)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,411278)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,411278)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,411278)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,411278)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,411278)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,411278)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,411278)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,411278)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,411278)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,411278)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,411278)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,411278)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,411278)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,411278)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,411278)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,411278)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,411278)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,411278)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,411278)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,411278)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,411278)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,411278)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,411278)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,411278)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,411278)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,411278)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,411278)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,411278)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,411278)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,411278)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,411278)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,411278)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,411278)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,411278)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(38,0,0) tid=(234,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(58,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (372,411278), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(373,411278)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (373,411278), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(374,411278)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (374,411278), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(375,411278)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(27,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (376,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (376,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (376,411278), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(377,411278)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(377,411278)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(377,411278)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,411278)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (378,411278), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(379,411278)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (384,411278), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(385,411278)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (385,411278), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(386,411278)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (390,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (390,411278), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(391,411278)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(391,411278)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,411278)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (391,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (391,411278), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(392,411278)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(392,411278)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (393,411278), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(394,411278)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (399,411278), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(400,411278)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (400,411278), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(401,411278)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (403,411278), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(404,411278)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (404,411278), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(405,411278)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (407,411278), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(408,411278)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (409,411278), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(410,411278)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (410,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (410,411278), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(411,411278)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(411,411278)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (413,411278), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(414,411278)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (417,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (417,411278), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(418,411278)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(419,411278)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (422,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (422,411278), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(423,411278)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(423,411278)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (437,411278), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(438,411278)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (438,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (438,411278), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(439,411278)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(440,411278)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (440,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (440,411278), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(441,411278)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(442,411278)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (442,411278), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(443,411278)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (448,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (448,411278), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(449,411278)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (449,411278), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(450,411278)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(450,411278)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (457,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (457,411278), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(458,411278)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(459,411278)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (459,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (459,411278), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(460,411278)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(461,411278)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (463,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (463,411278), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (463,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (463,411278), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(464,411278)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(464,411278)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(465,411278)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(465,411278)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (465,411278), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(466,411278)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (467,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (467,411278), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(468,411278)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(469,411278)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (469,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (469,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (469,411278), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(470,411278)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(470,411278)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (470,411278), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(471,411278)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(471,411278)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (471,411278), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(472,411278)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (472,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (472,411278), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(473,411278)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(473,411278)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (474,411278), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(475,411278)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (475,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (475,411278), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(476,411278)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(477,411278)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (480,411278), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(481,411278)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(62,0,0) tid=(74,0,0)
GPGPU-Sim uArch: cycles simulated: 411778  inst.: 16255944 (ipc=723.2) sim_rate=50328 (inst/sec) elapsed = 0:0:05:23 / Sun Mar  6 05:36:42 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (550,411278), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(551,411278)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (553,411278), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(554,411278)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (555,411278), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(556,411278)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (562,411278), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(563,411278)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (565,411278), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(566,411278)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (566,411278), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(567,411278)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (572,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (572,411278), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(573,411278)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(574,411278)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (577,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (577,411278), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (577,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (577,411278), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(578,411278)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(578,411278)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(579,411278)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(579,411278)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (583,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (583,411278), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(584,411278)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (584,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (584,411278), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(585,411278)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(585,411278)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(586,411278)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (588,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (588,411278), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(589,411278)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (589,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (589,411278), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(590,411278)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(590,411278)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (590,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (590,411278), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(591,411278)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(591,411278)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(592,411278)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (592,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (592,411278), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(593,411278)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(594,411278)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (596,411278), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(597,411278)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (598,411278), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(599,411278)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (599,411278), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(600,411278)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (603,411278), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(604,411278)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (604,411278), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(605,411278)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (606,411278), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(607,411278)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(162,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (732,411278), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(733,411278)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(107,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (752,411278), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(753,411278)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (757,411278), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(758,411278)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (765,411278), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(766,411278)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (767,411278), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(768,411278)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (768,411278), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(769,411278)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (779,411278), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(780,411278)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (782,411278), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(783,411278)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (784,411278), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(785,411278)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (787,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (787,411278), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(788,411278)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(788,411278)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (792,411278), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(793,411278)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (793,411278), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(794,411278)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (809,411278), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(810,411278)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (816,411278), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(817,411278)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (817,411278), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(818,411278)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (820,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (820,411278), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (820,411278), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(821,411278)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(822,411278)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(823,411278)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (824,411278), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(825,411278)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (828,411278), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(829,411278)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (832,411278), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(833,411278)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (836,411278), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(837,411278)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (837,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (837,411278), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(838,411278)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(838,411278)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (838,411278), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(839,411278)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (847,411278), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(848,411278)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (850,411278), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(851,411278)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (860,411278), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(861,411278)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (863,411278), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(864,411278)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (866,411278), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(867,411278)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (874,411278), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(875,411278)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(137,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (875,411278), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(876,411278)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (877,411278), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(878,411278)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (882,411278), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(883,411278)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (891,411278), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(892,411278)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (895,411278), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(896,411278)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (899,411278), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(900,411278)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (905,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (905,411278), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(906,411278)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(907,411278)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (912,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (912,411278), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(913,411278)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (913,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (913,411278), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(914,411278)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(914,411278)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (914,411278), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(915,411278)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(915,411278)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (918,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (918,411278), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(919,411278)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(920,411278)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (920,411278), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(921,411278)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (923,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (923,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (923,411278), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(924,411278)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(924,411278)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(925,411278)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (925,411278), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(926,411278)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (932,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (932,411278), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(933,411278)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(933,411278)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (940,411278), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(941,411278)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (941,411278), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(942,411278)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (943,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (943,411278), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(944,411278)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(944,411278)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (945,411278), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(946,411278)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (949,411278), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(950,411278)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (951,411278), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(952,411278)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(176,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 412278  inst.: 16628712 (ipc=734.4) sim_rate=51323 (inst/sec) elapsed = 0:0:05:24 / Sun Mar  6 05:36:43 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1012,411278), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1013,411278)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1016,411278), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1017,411278)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1019,411278), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1020,411278)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1023,411278), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1024,411278)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1025,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1025,411278), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1026,411278)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1026,411278)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1028,411278), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1029,411278)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1030,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1030,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1030,411278), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1031,411278)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1031,411278)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1031,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1031,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1031,411278), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1032,411278)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1032,411278)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1032,411278)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1032,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1032,411278), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1033,411278)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1033,411278)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1034,411278)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1037,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1037,411278), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1044,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1044,411278), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1050,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1052,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1061,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1061,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1061,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1064,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1067,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1069,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1071,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1095,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1120,411278), 4 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(243,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1123,411278), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1128,411278), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1133,411278), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1139,411278), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1146,411278), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1148,411278), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1148,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1150,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1157,411278), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1157,411278), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1162,411278), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1165,411278), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1166,411278), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1181,411278), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1181,411278), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1190,411278), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1196,411278), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1197,411278), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1197,411278), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1201,411278), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1202,411278), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1205,411278), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1206,411278), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1206,411278), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1209,411278), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1209,411278), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1219,411278), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1219,411278), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1220,411278), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1222,411278), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1229,411278), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1230,411278), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1232,411278), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1251,411278), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1251,411278), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1255,411278), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1259,411278), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1268,411278), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1270,411278), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1272,411278), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1276,411278), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1277,411278), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1281,411278), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1286,411278), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1287,411278), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1294,411278), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1296,411278), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1299,411278), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1301,411278), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1301,411278), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1303,411278), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1307,411278), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1307,411278), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1307,411278), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1311,411278), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1312,411278), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1317,411278), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1318,411278), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1323,411278), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1331,411278), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1335,411278), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1351,411278), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1352,411278), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1354,411278), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1357,411278), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1359,411278), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1361,411278), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1368,411278), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1368,411278), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1396,411278), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1397,411278), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1399,411278), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1407,411278), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1412,411278), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1416,411278), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 1417
gpu_sim_insn = 917504
gpu_ipc =     647.4976
gpu_tot_sim_cycle = 412695
gpu_tot_sim_insn = 16811848
gpu_tot_ipc =      40.7367
gpu_tot_issued_cta = 2304
gpu_stall_dramfull = 355565
gpu_stall_icnt2sh    = 1301651
gpu_total_sim_rate=51728

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 940637
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 82570, Miss = 40820, Miss_rate = 0.494, Pending_hits = 1654, Reservation_fails = 265049
	L1D_cache_core[1]: Access = 82093, Miss = 40609, Miss_rate = 0.495, Pending_hits = 1682, Reservation_fails = 266692
	L1D_cache_core[2]: Access = 82907, Miss = 41358, Miss_rate = 0.499, Pending_hits = 1742, Reservation_fails = 272435
	L1D_cache_core[3]: Access = 83883, Miss = 41745, Miss_rate = 0.498, Pending_hits = 1881, Reservation_fails = 270243
	L1D_cache_core[4]: Access = 81803, Miss = 40411, Miss_rate = 0.494, Pending_hits = 1693, Reservation_fails = 269043
	L1D_cache_core[5]: Access = 79886, Miss = 39740, Miss_rate = 0.497, Pending_hits = 1788, Reservation_fails = 266949
	L1D_cache_core[6]: Access = 82292, Miss = 40681, Miss_rate = 0.494, Pending_hits = 1735, Reservation_fails = 268333
	L1D_cache_core[7]: Access = 83765, Miss = 41820, Miss_rate = 0.499, Pending_hits = 1839, Reservation_fails = 271661
	L1D_cache_core[8]: Access = 82642, Miss = 40650, Miss_rate = 0.492, Pending_hits = 1842, Reservation_fails = 269526
	L1D_cache_core[9]: Access = 80310, Miss = 40093, Miss_rate = 0.499, Pending_hits = 1854, Reservation_fails = 269497
	L1D_cache_core[10]: Access = 84632, Miss = 41770, Miss_rate = 0.494, Pending_hits = 1774, Reservation_fails = 268993
	L1D_cache_core[11]: Access = 83637, Miss = 40930, Miss_rate = 0.489, Pending_hits = 1782, Reservation_fails = 265211
	L1D_cache_core[12]: Access = 84932, Miss = 41955, Miss_rate = 0.494, Pending_hits = 1727, Reservation_fails = 275103
	L1D_cache_core[13]: Access = 82286, Miss = 40367, Miss_rate = 0.491, Pending_hits = 1692, Reservation_fails = 270352
	L1D_cache_core[14]: Access = 79772, Miss = 39382, Miss_rate = 0.494, Pending_hits = 1678, Reservation_fails = 261611
	L1D_total_cache_accesses = 1237410
	L1D_total_cache_misses = 612331
	L1D_total_cache_miss_rate = 0.4948
	L1D_total_cache_pending_hits = 26363
	L1D_total_cache_reservation_fails = 4030698
	L1D_cache_data_port_util = 0.101
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 135726
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 592835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 205216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1673725
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135246
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 407115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2356973
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 939639
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2392, 2269, 2817, 2685, 2349, 2411, 3290, 3021, 2326, 2913, 2860, 2407, 2300, 2432, 2381, 2354, 2498, 2264, 2476, 2316, 3295, 2455, 1907, 2355, 2206, 2737, 2638, 2319, 2454, 2396, 2413, 2788, 2381, 2226, 2856, 2486, 2840, 2288, 2351, 2509, 2121, 1909, 2011, 1602, 1601, 1836, 1535, 2207, 
gpgpu_n_tot_thrd_icount = 54993376
gpgpu_n_tot_w_icount = 1718543
gpgpu_n_stall_shd_mem = 4870979
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 205216
gpgpu_n_mem_write_global = 413214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2099123
gpgpu_n_store_insn = 679395
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1747078
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4867822
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8322818	W0_Idle:515655	W0_Scoreboard:1250082	W1:422622	W2:194221	W3:125667	W4:89487	W5:70646	W6:59728	W7:53183	W8:46942	W9:42773	W10:39397	W11:34532	W12:31346	W13:27654	W14:23598	W15:20455	W16:17173	W17:14582	W18:13556	W19:12870	W20:12156	W21:12821	W22:13868	W23:13995	W24:13037	W25:12455	W26:9861	W27:7073	W28:3718	W29:1843	W30:670	W31:82	W32:276532
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1641728 {8:205216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16547760 {40:412960,72:81,136:173,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27909376 {136:205216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3305712 {8:413214,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 599 
maxdqlatency = 0 
maxmflatency = 1226 
averagemflatency = 337 
max_icnt2mem_latency = 805 
max_icnt2sh_latency = 410446 
mrq_lat_table:35909 	3897 	1283 	2705 	4711 	1259 	708 	304 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	164067 	407789 	46570 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	27046 	6514 	37552 	278752 	154584 	113312 	745 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	31471 	86697 	80573 	6478 	12 	0 	0 	2 	9 	38 	944 	11054 	30175 	85397 	178297 	107298 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	95 	733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        26        22        30        34        35        32        32        30        30        33        34        33        32        34        34 
dram[1]:        34        37        31        31        22        28        30        28        32        33        31        29        32        32        40        39 
dram[2]:        26        25        40        32        32        31        32        32        31        30        28        23        33        35        40        40 
dram[3]:        32        32        23        27        32        34        29        26        26        28        23        22        32        33        31        43 
dram[4]:        32        32        31        31        31        32        32        32        32        33        28        26        32        35        32        33 
dram[5]:        33        31        31        29        32        30        31        28        27        30        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     40529     43572     30130     40232     57393     42335     27824     26069     30947     31811     53435     50692     47336     48411     47947     48287 
dram[1]:     28549     39087     52811     52681     33129     59744     43493     46427     34492     62205     39040     50655     47654     53188     45672     65010 
dram[2]:     33800     37391     31880     35301     57342     42385     27822     32122     43038     30836     43877     44282     46241     46438     60437     69831 
dram[3]:     39179     27122     35000     28105     32079     59800     51275     27766     26939     56338     36940     33269     50269     42303     47888     58459 
dram[4]:     36884     37921     54485     41476     54303     52706     41983     55459     39578     33564     35785     26397     47134     46385     38655     47878 
dram[5]:     39631     39038     55856     57443     66438     62794     51763     52884     23103     24282     38577     31082     51046     44632     65118     58497 
average row accesses per activate:
dram[0]:  3.890511  3.642857  4.007299  3.692811  4.641026  4.248062  4.125000  3.770186  4.570312  4.218310  4.065041  4.081301  4.415842  4.656566  8.375000  8.739130 
dram[1]:  4.170371  5.191304  4.021276  4.110294  3.584416  3.437500  4.362963  3.768293  3.771605  3.732919  4.093023  4.241667  4.500000  4.008929  6.073529  7.961538 
dram[2]:  3.753521  3.664516  4.218978  4.412214  4.299145  4.094203  4.366197  5.196429  4.075343  3.763975  3.732394  3.692857  4.670103  4.604167  5.956522  7.960784 
dram[3]:  3.890411  3.432927  4.020979  3.445783  4.208000  4.091549  4.627907  4.217391  3.867550  4.079470  3.217391  3.389610  4.121495  4.760870  6.268657  7.033898 
dram[4]:  4.253846  5.494624  3.831081  3.854167  4.107692  4.733333  3.986301  4.295455  4.856000  5.307017  4.508621  3.776978  4.109091  5.022727  8.408163  8.688889 
dram[5]:  3.977941  3.473054  3.271676  3.358025  4.398374  3.942446  4.476562  4.318182  4.040268  3.698113  4.201613  4.077519  4.550000  4.233645  7.647059  6.532258 
average row locality = 50793/11933 = 4.256516
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       424       437       444       457       448       455       531       517       501       506       451       458       418       430       402       402 
dram[1]:       439       460       444       442       451       466       510       536       525       505       471       456       416       421       412       414 
dram[2]:       433       443       459       451       417       468       516       500       507       516       468       463       433       422       410       404 
dram[3]:       441       441       451       459       426       464       511       501       499       523       459       462       417       417       419       415 
dram[4]:       442       423       446       442       449       459       496       485       511       508       468       456       425       417       411       391 
dram[5]:       433       453       451       449       448       458       493       490       517       499       469       465       428       428       390       405 
total reads: 43769
bank skew: 536/390 = 1.37
chip skew: 7368/7229 = 1.02
number of total write accesses:
dram[0]:       109       124       105       108        95        93        96        90        84        93        49        44        28        31         0         0 
dram[1]:       124       137       123       117       101        84        79        82        86        96        57        53        25        28         1         0 
dram[2]:       100       125       119       127        86        97       104        82        88        90        62        54        20        20         1         2 
dram[3]:       127       122       124       113       100       117        86        81        85        93        59        60        24        21         1         0 
dram[4]:       111        88       121       113        85       109        86        82        96        97        55        69        27        25         1         0 
dram[5]:       108       127       115        95        93        90        80        80        85        89        52        61        27        25         0         0 
total reads: 7024
min_bank_accesses = 0!
chip skew: 1213/1127 = 1.08
average mf latency per bank:
dram[0]:       1923      1863      2225      2231      2278      2208      2050      2105      1992      1935      5593      5790      8042      7697      7234      7165
dram[1]:       1903      1805      2254      2315      2319      2335      2292      2222      1957      2023      5322      5917      8131      8038      7494      7342
dram[2]:       1974      1779      2127      2056      2448      2174      2072      2159      2049      2010      5359      5813      7946      7971      7037      7196
dram[3]:       1942      1868      2229      2222      2412      2132      2207      2213      2032      1928      5538      5689      8506      8145      7493      7396
dram[4]:       2476      2073      2765      2263      2982      2207      2867      2297      2550      1920     38885      5685     10737      8232      9410      7568
dram[5]:       1919      1898      2174      2436      2317      2360      2208      2354      1951      2063      5633      5733      8121      8143      7681      7780
maximum mf latency per bank:
dram[0]:        823      1037       781       859       770       878       839       901       841       859       844       951       802       904       846       779
dram[1]:        815       815       796       801       844       864       845       811       903       822       868       876       898       846       883       838
dram[2]:        921       805       813       857       838       832       848      1064       875       876      1024       827       854       969       888       880
dram[3]:        946       822       988       942      1063       891      1126       889      1226       889       905       839      1091       894      1096       814
dram[4]:       1045       901      1048       904       955       902       997       791       988       864      1136       916      1004      1042       909       987
dram[5]:        807       931       815       896       858       853       805       847      1142       810       808       918       824       940       788       873

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544750 n_nop=524603 n_act=1950 n_pre=1934 n_req=8430 n_rd=14562 n_write=1701 bw_util=0.05971
n_activity=116897 dram_eff=0.2782
bk0: 848a 536954i bk1: 874a 535781i bk2: 888a 536998i bk3: 914a 535204i bk4: 896a 537879i bk5: 910a 537139i bk6: 1062a 535545i bk7: 1034a 534637i bk8: 1002a 536677i bk9: 1012a 536197i bk10: 902a 537558i bk11: 916a 537675i bk12: 836a 538242i bk13: 860a 537901i bk14: 804a 540459i bk15: 804a 540230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.154921
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544750 n_nop=524193 n_act=2042 n_pre=2026 n_req=8561 n_rd=14736 n_write=1753 bw_util=0.06054
n_activity=121424 dram_eff=0.2716
bk0: 878a 537412i bk1: 920a 537065i bk2: 888a 536602i bk3: 884a 536792i bk4: 902a 536899i bk5: 932a 536693i bk6: 1020a 536607i bk7: 1072a 535791i bk8: 1050a 536155i bk9: 1010a 535880i bk10: 942a 537223i bk11: 912a 537697i bk12: 832a 539123i bk13: 842a 538134i bk14: 824a 540230i bk15: 828a 540619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0915337
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544750 n_nop=524454 n_act=1976 n_pre=1960 n_req=8487 n_rd=14620 n_write=1740 bw_util=0.06006
n_activity=120097 dram_eff=0.2724
bk0: 866a 537336i bk1: 886a 537064i bk2: 918a 536534i bk3: 902a 536465i bk4: 834a 538068i bk5: 936a 536622i bk6: 1032a 535858i bk7: 1000a 536784i bk8: 1014a 536442i bk9: 1032a 535706i bk10: 936a 536938i bk11: 926a 536792i bk12: 866a 538339i bk13: 844a 538549i bk14: 820a 540163i bk15: 808a 540469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.142117
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544750 n_nop=524182 n_act=2095 n_pre=2079 n_req=8518 n_rd=14610 n_write=1784 bw_util=0.06019
n_activity=122045 dram_eff=0.2687
bk0: 882a 536733i bk1: 882a 536430i bk2: 902a 536597i bk3: 918a 535878i bk4: 852a 537582i bk5: 928a 536338i bk6: 1022a 537195i bk7: 1002a 536569i bk8: 998a 535883i bk9: 1046a 536367i bk10: 918a 537111i bk11: 924a 536889i bk12: 834a 538622i bk13: 834a 538818i bk14: 838a 539938i bk15: 830a 540422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.103596
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544750 n_nop=524937 n_act=1829 n_pre=1813 n_req=8394 n_rd=14458 n_write=1713 bw_util=0.05937
n_activity=120283 dram_eff=0.2689
bk0: 884a 537420i bk1: 846a 538544i bk2: 892a 536791i bk3: 884a 536375i bk4: 898a 537853i bk5: 918a 536922i bk6: 992a 535889i bk7: 970a 536365i bk8: 1022a 536582i bk9: 1016a 536867i bk10: 936a 537580i bk11: 912a 536799i bk12: 850a 537684i bk13: 834a 538258i bk14: 822a 540778i bk15: 782a 540661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.158831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544750 n_nop=524464 n_act=2041 n_pre=2025 n_req=8403 n_rd=14552 n_write=1668 bw_util=0.05955
n_activity=118866 dram_eff=0.2729
bk0: 866a 537521i bk1: 906a 536224i bk2: 902a 535946i bk3: 898a 536547i bk4: 896a 537754i bk5: 916a 537005i bk6: 986a 536677i bk7: 980a 536731i bk8: 1034a 535549i bk9: 998a 536146i bk10: 938a 537918i bk11: 930a 537371i bk12: 856a 538839i bk13: 856a 538282i bk14: 780a 540412i bk15: 810a 540035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.109153

========= L2 cache stats =========
L2_cache_bank[0]: Access = 47589, Miss = 3619, Miss_rate = 0.076, Pending_hits = 14, Reservation_fails = 411
L2_cache_bank[1]: Access = 47924, Miss = 3662, Miss_rate = 0.076, Pending_hits = 7, Reservation_fails = 718
L2_cache_bank[2]: Access = 48172, Miss = 3668, Miss_rate = 0.076, Pending_hits = 13, Reservation_fails = 109
L2_cache_bank[3]: Access = 49062, Miss = 3700, Miss_rate = 0.075, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 47439, Miss = 3643, Miss_rate = 0.077, Pending_hits = 11, Reservation_fails = 109
L2_cache_bank[5]: Access = 47606, Miss = 3667, Miss_rate = 0.077, Pending_hits = 7, Reservation_fails = 528
L2_cache_bank[6]: Access = 48730, Miss = 3623, Miss_rate = 0.074, Pending_hits = 8, Reservation_fails = 10
L2_cache_bank[7]: Access = 48454, Miss = 3682, Miss_rate = 0.076, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[8]: Access = 87801, Miss = 3648, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 834
L2_cache_bank[9]: Access = 48161, Miss = 3581, Miss_rate = 0.074, Pending_hits = 15, Reservation_fails = 680
L2_cache_bank[10]: Access = 48525, Miss = 3629, Miss_rate = 0.075, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 49042, Miss = 3647, Miss_rate = 0.074, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 618505
L2_total_cache_misses = 43769
L2_total_cache_miss_rate = 0.0708
L2_total_cache_pending_hits = 117
L2_total_cache_reservation_fails = 3399
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 165034
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40151
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3058
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409524
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3613
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.219
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=1439639
icnt_total_pkts_simt_to_mem=1032319
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.74949
	minimum = 6
	maximum = 32
Network latency average = 9.10489
	minimum = 6
	maximum = 21
Slowest packet = 1236238
Flit latency average = 7.63238
	minimum = 6
	maximum = 17
Slowest flit = 2469487
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0256672
	minimum = 0.0211715 (at node 9)
	maximum = 0.0310515 (at node 25)
Accepted packet rate average = 0.0256672
	minimum = 0.0211715 (at node 9)
	maximum = 0.0310515 (at node 25)
Injected flit rate average = 0.0770015
	minimum = 0.0211715 (at node 9)
	maximum = 0.155258 (at node 25)
Accepted flit rate average= 0.0770015
	minimum = 0.0268172 (at node 15)
	maximum = 0.127029 (at node 4)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.0955 (9 samples)
	minimum = 6 (9 samples)
	maximum = 265.222 (9 samples)
Network latency average = 19.0001 (9 samples)
	minimum = 6 (9 samples)
	maximum = 204.333 (9 samples)
Flit latency average = 15.8018 (9 samples)
	minimum = 6 (9 samples)
	maximum = 202 (9 samples)
Fragmentation average = 0.0215733 (9 samples)
	minimum = 0 (9 samples)
	maximum = 132.111 (9 samples)
Injected packet rate average = 0.0556877 (9 samples)
	minimum = 0.0444253 (9 samples)
	maximum = 0.111867 (9 samples)
Accepted packet rate average = 0.0556877 (9 samples)
	minimum = 0.0444253 (9 samples)
	maximum = 0.111867 (9 samples)
Injected flit rate average = 0.124114 (9 samples)
	minimum = 0.0670466 (9 samples)
	maximum = 0.236921 (9 samples)
Accepted flit rate average = 0.124114 (9 samples)
	minimum = 0.0799306 (9 samples)
	maximum = 0.24373 (9 samples)
Injected packet size average = 2.22875 (9 samples)
Accepted packet size average = 2.22875 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 25 sec (325 sec)
gpgpu_simulation_rate = 51728 (inst/sec)
gpgpu_simulation_rate = 1269 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 323543.406250 (ms)
Result stored in result.txt
