#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Nov 15 12:56:29 2024
# Process ID: 4137
# Current directory: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl
# Command line: vivado -log vivado.log -applog -messageDb vivado.pb -mode batch -source vpl.tcl -notrace
# Log file: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/vivado.log
# Journal file: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/vivado.jou
#-----------------------------------------------------------
source vpl.tcl -notrace
INFO: Dispatch client connection id - 36079
WARNING: failed to connect to dispatch server - client already initialized
[12:56:49] Run vpl: Step create_project: Started
INFO: [OCL_UTIL] current step: vpl.create_project
Creating Vivado project.
INFO: [OCL_UTIL] set ::origin_dir_loc .local/hw_platform/prj
INFO: [OCL_UTIL] set ::user_project_name prj
INFO: [OCL_UTIL] internal step: source .local/hw_platform/prj/rebuild.tcl to create prj project
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2387.539 ; gain = 0.000 ; free physical = 668 ; free virtual = 4870
WARNING: [Vivado 12-9135] Ignoring repo path (/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/bdf) because it contains no board files
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/.local/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2387.539 ; gain = 0.000 ; free physical = 607 ; free virtual = 4834
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'u96v2_sbc_base.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
u96v2_sbc_base_PWM_w_Int_1_0
u96v2_sbc_base_PWM_w_Int_0_0

WARNING: [IP_Flow 19-2162] IP 'u96v2_sbc_base_PWM_w_Int_0_0' is locked:
* IP definition 'PWM_w_Int (1.0)' for IP 'u96v2_sbc_base_PWM_w_Int_0_0' (customized with software release 2020.2.2) was not found in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'u96v2_sbc_base_PWM_w_Int_1_0' is locked:
* IP definition 'PWM_w_Int (1.0)' for IP 'u96v2_sbc_base_PWM_w_Int_1_0' (customized with software release 2020.2.2) was not found in the IP Catalog.
import_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 2387.539 ; gain = 0.000 ; free physical = 453 ; free virtual = 4789
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'u96v2_sbc_base.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
u96v2_sbc_base_PWM_w_Int_1_0
u96v2_sbc_base_PWM_w_Int_0_0

INFO: Project created:prj
[12:57:40] Run vpl: Step create_project: Completed
[12:57:40] Run vpl: Step create_bd: Started
INFO: [OCL_UTIL] current step: vpl.create_bd
INFO: [OCL_UTIL] setting ip_repo_paths: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/xo/ip_repo/xilinx_com_hls_lzw_fpga_1_0 .local/hw_platform/iprepo /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/cache/xilinx .local/hw_platform/ipcache /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/ip
INFO: [OCL_UTIL] internal step: update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/xo/ip_repo/xilinx_com_hls_lzw_fpga_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2387.539 ; gain = 0.000 ; free physical = 384 ; free virtual = 4764
INFO: [OCL_UTIL] internal step: config_ip_cache -use_cache_location /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/.ipcache
INFO: [OCL_UTIL] internal step: open_bd_design -auto_upgrade [get_files u96v2_sbc_base.bd]
Reading block design file </mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/u96v2_sbc_base/u96v2_sbc_base.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- avnet.com:ip:PWM_w_Int:1.0 - PWM_w_Int_0
Adding component instance block -- avnet.com:ip:PWM_w_Int:1.0 - PWM_w_Int_1
Adding component instance block -- xilinx.com:ip:system_management_wiz:1.3 - system_management_wiz_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_7
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_8
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_9
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_3
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_4
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_5
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_6
Successfully read diagram <u96v2_sbc_base> from block design file </mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/u96v2_sbc_base/u96v2_sbc_base.bd>
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3420] Updated u96v2_sbc_base_axi_interconnect_0_0 to use current project options
Wrote  : </mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/u96v2_sbc_base/u96v2_sbc_base.bd> 
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2451.719 ; gain = 21.145 ; free physical = 338 ; free virtual = 4707
INFO: [OCL_UTIL] internal step: report locked IPs
INFO: [OCL_UTIL] internal step: source .local/dr.bd.tcl
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [BD 41-1753] The name 'axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'axi_intc_0_intr_1_interrupt_concat' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/u96v2_sbc_base/u96v2_sbc_base.bd> 
[12:58:15] Run vpl: Step create_bd: Completed
[12:58:15] Run vpl: Step update_bd: Started
INFO: [OCL_UTIL] current step: vpl.update_bd
INFO: [OCL_UTIL] internal step: inserting profiling and debug cores
--- DPA: insert_chipscope_debug: No chipscope_debugs dict name - nothing to insert
INFO: Platform is not decorated with AXI-Lite and trace masters
INFO: Platform does not require extraction of debug/profile metadata.
--- DPA: -----------------------------------------------------------
--- DPA: Automation Dictionary:
--- DPA: -----------------------------------------------------------
WARNING: No monitor points found for BD automation.
--- DPA: Step 1 - Add debug/profile monitors...
--- DPA: Step 2 - No trace added
--- DPA: Step 3 - Add AI engine support...
--- DPA: Step 4 - Add AXI-Lite control...
--- DPA: Step 5 - Group IP into System_DPA...
INFO: [OCL_UTIL] internal step: assign_bd_address
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/lzw_fpga_1/Data_m_axi_gmem' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM' is being assigned into address space '/lzw_fpga_1/Data_m_axi_gmem' at <0xFF00_0000 [ 16M ]>.
INFO: [BD 41-1051] The usage register of slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM does not match the usage memory of address space /lzw_fpga_1/Data_m_axi_gmem and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /lzw_fpga_1/Data_m_axi_gmem.
Slave segment '/lzw_fpga_1/s_axi_control/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xB000_0000 [ 64K ]>.
INFO: [OCL_UTIL] bd::util_cmd set_bd_source Vitis [current_bd_design]
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/u96v2_sbc_base/u96v2_sbc_base.bd> 
INFO: [OCL_UTIL] internal step: writing address_map.xml
[12:58:15] Run vpl: Step update_bd: Completed
[12:58:15] Run vpl: Step generate_target: Started
INFO: [OCL_UTIL] current step: vpl.generate_target
INFO: [OCL_UTIL] internal step: generate_target all [get_files u96v2_sbc_base.bd]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 31 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 30 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 29 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 28 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 27 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 26 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 25 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 24 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 23 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 22 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 21 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 20 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 19 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 18 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 17 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 16 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 15 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 14 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 13 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 12 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 11 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 10 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 9 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 8 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 7 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 6 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 5 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(0) and /ps8_0_axi_periph/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(0) and /ps8_0_axi_periph/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m01_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m01_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m02_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m02_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m03_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M03_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m03_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M03_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m04_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M04_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m04_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M04_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m05_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M05_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m05_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M05_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m06_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M06_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m06_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M06_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m07_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M07_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m07_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M07_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m08_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M08_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m08_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M08_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m09_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M09_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m09_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M09_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-927] Following properties on pin /lzw_fpga_1/ap_clk have been updated from connected ip, but BD cell '/lzw_fpga_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </lzw_fpga_1> to completely resolve these warnings.
Wrote  : </mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/u96v2_sbc_base/u96v2_sbc_base.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(14) - Only lower order bits will be connected.
VHDL Output written to : /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(14) - Only lower order bits will be connected.
VHDL Output written to : /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/sim/u96v2_sbc_base.vhd
VHDL Output written to : /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/hdl/u96v2_sbc_base_wrapper.vhd
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] u96v2_sbc_base_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM1_FPD'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lzw_fpga_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0_intr_1_interrupt_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block irq_const_tieoff .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_0/u96v2_sbc_base_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_0/u96v2_sbc_base_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_1/u96v2_sbc_base_auto_ds_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_1/u96v2_sbc_base_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_2/u96v2_sbc_base_auto_ds_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_2/u96v2_sbc_base_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_3/u96v2_sbc_base_auto_ds_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m04_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_3/u96v2_sbc_base_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_4/u96v2_sbc_base_auto_ds_4_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m05_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_4/u96v2_sbc_base_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_5/u96v2_sbc_base_auto_ds_5_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m06_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_5/u96v2_sbc_base_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_6/u96v2_sbc_base_auto_ds_6_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m07_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_6/u96v2_sbc_base_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m07_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_7/u96v2_sbc_base_auto_ds_7_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m08_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_7/u96v2_sbc_base_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m08_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_8/u96v2_sbc_base_auto_ds_8_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m09_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_8/u96v2_sbc_base_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m09_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_9/u96v2_sbc_base_auto_ds_9_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_9/u96v2_sbc_base_auto_pc_9_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_0/u96v2_sbc_base_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us .
Exporting to file /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/hw_handoff/u96v2_sbc_base.hwh
Generated Block Design Tcl file /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/hw_handoff/u96v2_sbc_base_bd.tcl
Generated Hardware Definition File /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.hwdef
generate_target: Time (s): cpu = 00:00:42 ; elapsed = 00:01:10 . Memory (MB): peak = 2451.719 ; gain = 0.000 ; free physical = 212 ; free virtual = 4411
INFO: [OCL_UTIL] internal step: config_ip_cache -export [get_ips -all -of_object [get_files u96v2_sbc_base.bd]]
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_axi_interconnect_0_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_irq_const_tieoff_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlconcat_0_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_0_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_1_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_2_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_3_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_4_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_5_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_6_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_7_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_8_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_9_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_PWM_w_Int_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_PWM_w_Int_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_9
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_9
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_gpio_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_gpio_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_gpio_2_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_intc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_uart16550_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_uart16550_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_blk_mem_gen_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_lzw_fpga_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_2_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_3_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_4_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_5_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_6_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_system_management_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_zynq_ultra_ps_e_0_0
config_ip_cache: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2529.758 ; gain = 78.039 ; free physical = 195 ; free virtual = 4413
INFO: [OCL_UTIL] internal step: write_hwdef -force -file /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/system.hdf
WARNING: [Vivado_Tcl 4-1264] 'write_hwdef' with HDF extension is deprecated, please use 'write_hw_platform'
write_hwdef: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2993.984 ; gain = 464.227 ; free physical = 250 ; free virtual = 4422
INFO: [OCL_UTIL] internal step: writing user synth clock constraints in output/u96v2_sbc_base_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files output/u96v2_sbc_base_ooc_copy.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property used_in synthesis implementation out_of_context /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/output/u96v2_sbc_base_ooc_copy.xdc
INFO: [OCL_UTIL] set_property processing_order early /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/output/u96v2_sbc_base_ooc_copy.xdc
[12:59:46] Run vpl: Step generate_target: Completed
[12:59:46] Run vpl: Step config_hw_runs: Started
INFO: [OCL_UTIL] current step: vpl.config_hw_runs
INFO: [OCL_UTIL] internal step: creating vpl tcl hooks for implementation run
INFO: [OCL_UTIL] internal step: source scripts/_vivado_report_commands.tcl
INFO: [Project 1-957] Report "impl_1_place_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_drc_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_methodology_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_power_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_timing_summary_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "synth_1_synth_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: source scripts/_vivado_synth_props.tcl
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_9
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_9
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_intc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_lzw_fpga_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_zynq_ultra_ps_e_0_0
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3154.062 ; gain = 160.078 ; free physical = 282 ; free virtual = 4409
INFO: [OCL_UTIL] internal step: source scripts/_vivado_impl_props.tcl
[12:59:56] Run vpl: Step config_hw_runs: Completed
[12:59:56] Run vpl: Step synth: Started
INFO: [OCL_UTIL] current step: vpl.synth
INFO: [OCL_UTIL] internal step: launch_runs synth_1 -jobs 4  
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_9
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_9
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_intc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_zynq_ultra_ps_e_0_0
[Fri Nov 15 13:00:02 2024] Launched u96v2_sbc_base_zynq_ultra_ps_e_0_0_synth_1, u96v2_sbc_base_axi_intc_0_0_synth_1, u96v2_sbc_base_xbar_0_synth_1, u96v2_sbc_base_lzw_fpga_1_0_synth_1, u96v2_sbc_base_auto_pc_3_synth_1, u96v2_sbc_base_auto_ds_4_synth_1, u96v2_sbc_base_auto_pc_4_synth_1, u96v2_sbc_base_auto_ds_5_synth_1, u96v2_sbc_base_auto_pc_5_synth_1, u96v2_sbc_base_auto_ds_6_synth_1, u96v2_sbc_base_auto_pc_6_synth_1, u96v2_sbc_base_auto_ds_7_synth_1, u96v2_sbc_base_auto_pc_7_synth_1, u96v2_sbc_base_auto_ds_8_synth_1, u96v2_sbc_base_auto_pc_8_synth_1, u96v2_sbc_base_auto_ds_9_synth_1, u96v2_sbc_base_auto_pc_9_synth_1, u96v2_sbc_base_auto_us_0_synth_1, u96v2_sbc_base_auto_ds_3_synth_1, u96v2_sbc_base_auto_pc_2_synth_1, u96v2_sbc_base_auto_ds_2_synth_1, u96v2_sbc_base_auto_pc_1_synth_1, u96v2_sbc_base_auto_ds_1_synth_1, u96v2_sbc_base_auto_pc_0_synth_1, u96v2_sbc_base_auto_ds_0_synth_1...
Run output will be captured here:
u96v2_sbc_base_zynq_ultra_ps_e_0_0_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_zynq_ultra_ps_e_0_0_synth_1/runme.log
u96v2_sbc_base_axi_intc_0_0_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_axi_intc_0_0_synth_1/runme.log
u96v2_sbc_base_xbar_0_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_xbar_0_synth_1/runme.log
u96v2_sbc_base_lzw_fpga_1_0_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_lzw_fpga_1_0_synth_1/runme.log
u96v2_sbc_base_auto_pc_3_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_3_synth_1/runme.log
u96v2_sbc_base_auto_ds_4_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_4_synth_1/runme.log
u96v2_sbc_base_auto_pc_4_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_4_synth_1/runme.log
u96v2_sbc_base_auto_ds_5_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_5_synth_1/runme.log
u96v2_sbc_base_auto_pc_5_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_5_synth_1/runme.log
u96v2_sbc_base_auto_ds_6_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_6_synth_1/runme.log
u96v2_sbc_base_auto_pc_6_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_6_synth_1/runme.log
u96v2_sbc_base_auto_ds_7_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_7_synth_1/runme.log
u96v2_sbc_base_auto_pc_7_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_7_synth_1/runme.log
u96v2_sbc_base_auto_ds_8_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_8_synth_1/runme.log
u96v2_sbc_base_auto_pc_8_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_8_synth_1/runme.log
u96v2_sbc_base_auto_ds_9_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_9_synth_1/runme.log
u96v2_sbc_base_auto_pc_9_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_9_synth_1/runme.log
u96v2_sbc_base_auto_us_0_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_us_0_synth_1/runme.log
u96v2_sbc_base_auto_ds_3_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_3_synth_1/runme.log
u96v2_sbc_base_auto_pc_2_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_2_synth_1/runme.log
u96v2_sbc_base_auto_ds_2_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_2_synth_1/runme.log
u96v2_sbc_base_auto_pc_1_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_1_synth_1/runme.log
u96v2_sbc_base_auto_ds_1_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_1_synth_1/runme.log
u96v2_sbc_base_auto_pc_0_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_0_synth_1/runme.log
u96v2_sbc_base_auto_ds_0_synth_1: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_0_synth_1/runme.log
[Fri Nov 15 13:00:02 2024] Launched synth_1...
Run output will be captured here: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3154.062 ; gain = 0.000 ; free physical = 247 ; free virtual = 4388
[Fri Nov 15 13:00:02 2024] Waiting for synth_1 to finish...
