// SPDX-License-Identifier: GPL-2.0-only
/*
 * Unisoc Sharkl5Pro platform DTS file
 *
 * Copyright (C) 2020, Unisoc Inc.
 */

#include <dt-bindings/soc/sprd,sharkl5pro-regs.h>
#include <dt-bindings/soc/sprd,sharkl5pro-mask.h>
#include <dt-bindings/clock/sprd,ums512-clk.h>
#include <dt-bindings/debug/busmonitor/busmonitor.h>

/ {
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &aon_i2c0;
		spi0 = &spi0;
		spi1 = &spi1;
		spi2 = &spi2;
		spi3 = &spi3;
		spi4 = &adi_bus;
	};

	soc: soc {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		ap_ahb_regs: syscon@20100000 {
			compatible = "sprd,ums512-glbregs", "syscon";
			reg = <0 0x20100000 0 0x4000>;
		};

		pub_apb_regs: syscon@31050000 {
			compatible = "sprd,ums512-glbregs", "syscon";
			reg = <0 0x31050000 0 0x9000>;
		};

		top_dvfs_apb_regs: syscon@322a0000 {
			compatible = "sprd,ums512-glbregs", "syscon";
			reg = <0 0x322a0000 0 0x8000>;
		};

		ap_intc0_regs: syscon@32310000 {
			compatible = "sprd,ums512-glbregs", "syscon";
			reg = <0 0x32310000 0 0x1000>;
		};

		ap_intc1_regs: syscon@32320000 {
			compatible = "sprd,ums512-glbregs", "syscon";
			reg = <0 0x32320000 0 0x1000>;
		};

		ap_intc2_regs: syscon@32330000 {
			compatible = "sprd,ums512-glbregs", "syscon";
			reg = <0 0x32330000 0 0x1000>;
		};

		ap_intc3_regs: syscon@32340000 {
			compatible = "sprd,ums512-glbregs", "syscon";
			reg = <0 0x32340000 0 0x1000>;
		};

		ap_intc4_regs: syscon@32350000 {
			compatible = "sprd,ums512-glbregs", "syscon";
			reg = <0 0x32350000 0 0x1000>;
		};

		ap_intc5_regs: syscon@32360000 {
			compatible = "sprd,ums512-glbregs", "syscon";
			reg = <0 0x32360000 0 0x1000>;
		};

		anlg_phy_g0_regs: syscon@32390000 {
			compatible = "sprd,ums512-glbregs", "syscon";
			reg = <0 0x32390000 0 0x3000>;
		};

		anlg_phy_g2_regs: syscon@323b0000 {
			compatible = "sprd,ums512-glbregs", "syscon";
			reg = <0 0x323b0000 0 0x3000>;
		};

		anlg_phy_g3_regs: syscon@323c0000 {
			compatible = "sprd,ums512-glbregs", "syscon";
			reg = <0 0x323c0000 0 0x3000>;
		};

		anlg_phy_gc_regs: syscon@323e0000 {
			compatible = "sprd,ums512-glbregs", "syscon";
			reg = <0 0x323e0000 0 0x3000>;
		};

		anlg_phy_g10_regs: syscon@323f0000 {
			compatible = "sprd,ums512-glbregs", "syscon";
			reg = <0 0x323f0000 0 0x3000>;
		};

		aon_apb_regs: syscon@327d0000 {
			compatible = "sprd,ums512-glbregs", "syscon";
			reg = <0 0x327d0000 0 0x3000>;
		};

		pmu_apb_regs: syscon@327e0000 {
			compatible = "sprd,ums512-glbregs", "syscon";
			reg = <0 0x327e0000 0 0x3000>;
		};

		vsp_pd: vsp-power-domain {
			compatible = "sprd,vsp-pd";
			pmu-vsp-force-shutdown-syscon = <&pmu_apb_regs
				REG_PMU_APB_RF_PD_AP_VSP_CFG
				MASK_PMU_APB_RF_PD_AP_VSP_FORCE_SHUTDOWN>;
			pmu-vsp-auto-shutdown-syscon = <&pmu_apb_regs
				REG_PMU_APB_RF_PD_AP_VSP_CFG
				MASK_PMU_APB_RF_PD_AP_VSP_AUTO_SHUTDOWN_EN>;
			pmu-pwr-status-syscon = <&pmu_apb_regs
				REG_PMU_APB_RF_PWR_STATUS0_DBG
				MASK_PMU_APB_RF_PD_AP_VSP_STATE>;
			#power-domain-cells = <0>;
			status = "disabled";
		};

		audcp_apb_regs: syscon@3350d000 {
			compatible = "sprd,ums512-glbregs", "syscon";
			reg = <0 0x3350d000 0 0x1000>;
		};

		audcp_ahb_regs: syscon@335e0000 {
			compatible = "sprd,ums512-glbregs", "syscon";
			reg = <0 0x335e0000 0 0x1000>;
		};

		gpu_apb_regs: syscon@60100000 {
			compatible = "sprd,ums512-glbregs", "syscon";
			reg = <0 0x60100000 0 0x3000>;
		};

		gpu_dvfs_apb_regs: syscon@60110000 {
			compatible = "sprd,ums512-glbregs", "syscon";
			reg = <0 0x60110000 0 0x3000>;
		};

		mm_ahb_regs: syscon@62200000 {
			compatible = "sprd,ums512-glbregs", "syscon";
			reg = <0 0x62200000 0 0x3000>;
		};

		apb@70000000 {
			compatible = "simple-bus";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0 0x0 0x70000000 0x10000000>;

			uart0: serial@0 {
				compatible = "sprd,ums512-uart",
					     "sprd,sc9836-uart";
				reg = <0x0 0x100>;
				interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&ext_26m>;
				status = "disabled";
			};

			uart1: serial@100000 {
				compatible = "sprd,ums512-uart",
					     "sprd,sc9836-uart";
				reg = <0x100000 0x100>;
				interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&ext_26m>;
				status = "disabled";
			};

			i2c0: i2c@300000 {
				compatible = "sprd,ums512-i2c", "sprd,sc9860-i2c";
				reg = <0x300000 0x100>;
				interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
				clock-frequency = <400000>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};

			i2c1: i2c@400000 {
				compatible = "sprd,ums512-i2c", "sprd,sc9860-i2c";
				reg = <0x400000 0x100>;
				interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
				clock-frequency = <400000>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};

			i2c2: i2c@500000 {
				compatible = "sprd,ums512-i2c", "sprd,sc9860-i2c";
				reg = <0x500000 0x100>;
				interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
				clock-frequency = <400000>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};

			i2c3: i2c@600000 {
				compatible = "sprd,ums512-i2c", "sprd,sc9860-i2c";
				reg = <0x600000 0x100>;
				interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
				clock-frequency = <400000>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};

			i2c4: i2c@700000 {
				compatible = "sprd,ums512-i2c", "sprd,sc9860-i2c";
				reg = <0x700000 0x100>;
				interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
				clock-frequency = <400000>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};

			spi0: spi@800000{
				compatible = "sprd,ums512-spi",
					     "sprd,sc9860-spi";
				reg = <0x800000 0x1000>;
				interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};

			spi1: spi@900000{
				compatible = "sprd,ums512-spi",
					     "sprd,sc9860-spi";
				reg = <0x900000 0x1000>;
				interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};

			spi2: spi@a00000{
				compatible = "sprd,ums512-spi",
					     "sprd,sc9860-spi";
				reg = <0xa00000 0x1000>;
				interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};

			spi3: spi@b00000{
				compatible = "sprd,ums512-spi",
					     "sprd,sc9860-spi";
				reg = <0xb00000 0x1000>;
				interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};
		};

		ap_apb_regs: syscon@71000000 {
			compatible = "sprd,ums512-glbregs", "syscon";
			reg = <0 0x71000000 0 0x3000>;
		};

		ap-ahb {
			compatible = "simple-bus";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			ap_dma: dma-controller@20000000 {
				compatible = "sprd,sharkl5pro-dma", "sprd,sc9860-dma";
				reg = <0 0x20000000 0 0x4000>;
				interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
				#dma-cells = <1>;
				#dma-channels = <28>;
				clock-names = "enable";
				clocks = <&apahb_gate CLK_DMA_PUB_EB>;
			};
		};

		mm {
			compatible = "simple-bus";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			mm_domain: power-domain@327e0024 {
				compatible = "sprd,camsys-domain";
				force-shutdown = <&pmu_apb_regs
					REG_PMU_APB_RF_PD_MM_TOP_CFG
					MASK_PMU_APB_RF_PD_MM_TOP_FORCE_SHUTDOWN>;
				shutdown-en = <&pmu_apb_regs
					REG_PMU_APB_RF_PD_MM_TOP_CFG
					MASK_PMU_APB_RF_PD_MM_TOP_AUTO_SHUTDOWN_EN>;
				power-state = <&pmu_apb_regs
					REG_PMU_APB_RF_PWR_STATUS3_DBG
					MASK_PMU_APB_RF_PD_MM_TOP_STATE>;
				qos-ar = <&mm_ahb_regs
					REG_MM_AHB_RF_MM_QOS
					MASK_MM_AHB_RF_AR_QOS_THRESHOLD_MM>;
				qos-aw = <&mm_ahb_regs
					REG_MM_AHB_RF_MM_QOS
					MASK_MM_AHB_RF_AW_QOS_THRESHOLD_MM>;
				clock-names = "clk_mm_eb",
					"clk_mm_ahb_eb",
					"clk_mm_ahb",
					"clk_mm_ahb_parent",
					"clk_mm_mtx",
					"clk_mm_mtx_parent",
					"clk_isppll";
				clocks = <&aonapb_gate CLK_MM_EB>,
					<&mm_gate CLK_MM_CKG_EB>,
					<&mm_clk CLK_MM_AHB>,
					<&pll2 CLK_TWPLL_153M6>,
					<&mm_clk CLK_MM_MTX>,
					<&pll2 CLK_TWPLL_512M>,
					<&pll2 CLK_ISPPLL_468M>;
				mm_qos_threshold = <&mm_qos_threshold>;
				#power-domain-cells = <0>;
				status = "disabled";
			};

			mipi_csi_phy0: mipi-csi-phy0 {
				compatible = "sprd,mipi-csi-phy";
				sprd,phyid = <0>;
				sprd,phyname = "4lane";
				status = "disabled";
			};

			mipi_csi_phy1: mipi-csi-phy1 {
				compatible = "sprd,mipi-csi-phy";
				sprd,phyid = <1>;
				sprd,phyname = "2p2";
				status = "disabled";
			};

			mipi_csi_phy1_m: mipi-csi-phy1-m {
				compatible = "sprd,mipi-csi-phy";
				sprd,phyid = <3>;
				sprd,phyname = "2p2_m";
				status = "disabled";
			};

			mipi_csi_phy1_s: mipi-csi-phy1-s {
				compatible = "sprd,mipi-csi-phy";
				sprd,phyid = <4>;
				sprd,phyname = "2p2_s";
				status = "disabled";
			};

			mipi_csi_phy2: mipi-csi-phy2 {
				compatible = "sprd,mipi-csi-phy";
				sprd,phyid = <2>;
				sprd,phyname = "2lane";
				status = "disabled";
			};

			gpu: gpu@60000000 {
				compatible = "sprd,mali-gondul";
				reg = <0x0 0x60000000 0x0 0x100000>;
				gpu-supply = <&vddgpu>;
				system-coherency = <31>;
				top_force_shutdown = <&pmu_apb_regs
					REG_PMU_APB_RF_PD_GPU_TOP_CFG0
					MASK_PMU_APB_RF_PD_GPU_TOP_FORCE_SHUTDOWN>;
				gpu_qos_sel = <&gpu_apb_regs
					REG_GPU_APB_RF_GPU_NIC400_QOS
					MASK_GPU_APB_RF_GPU_QOS_SEL>;
				gpu_qos = <&gpu_apb_regs
					REG_GPU_APB_RF_GPU_NIC400_QOS
					(MASK_GPU_APB_RF_AWQOS_THRESHOLD_GPU |
					MASK_GPU_APB_RF_ARQOS_THRESHOLD_GPU |
					MASK_GPU_APB_RF_AWQOS_GPU |
					MASK_GPU_APB_RF_ARQOS_GPU)>;
				dvfs_index_cfg = <&gpu_dvfs_apb_regs
					REG_GPU_DVFS_APB_RF_GPU_DVFS_INDEX_CFG
					MASK_GPU_DVFS_APB_RF_GPU_DVFS_INDEX>;
				sw_dvfs_ctrl = <&gpu_dvfs_apb_regs
					REG_GPU_DVFS_APB_RF_GPU_SW_DVFS_CTRL
					(MASK_GPU_DVFS_APB_RF_GPU_DVFS_ACK |
					MASK_GPU_DVFS_APB_RF_GPU_DVFS_VOLTAGE_SW |
					MASK_GPU_DVFS_APB_RF_GPU_DVFS_REQ_SW)>;
				freq_upd_cfg = <&gpu_dvfs_apb_regs
					REG_GPU_DVFS_APB_RF_GPU_FREQ_UPD_TYPE_CFG
					(MASK_GPU_DVFS_APB_RF_GPU_CORE_FREQ_UPD_HDSK_EN |
					 MASK_GPU_DVFS_APB_RF_GPU_CORE_FREQ_UPD_DELAY_EN)>;
				core_index0_map = <&gpu_dvfs_apb_regs
					REG_GPU_DVFS_APB_RF_GPU_CORE_INDEX0_MAP
					MASK_GPU_DVFS_APB_RF_GPU_CORE_VOL_INDEX0>;
				core_index1_map = <&gpu_dvfs_apb_regs
					REG_GPU_DVFS_APB_RF_GPU_CORE_INDEX1_MAP
					MASK_GPU_DVFS_APB_RF_GPU_CORE_VOL_INDEX1>;
				core_index2_map = <&gpu_dvfs_apb_regs
					REG_GPU_DVFS_APB_RF_GPU_CORE_INDEX2_MAP
					MASK_GPU_DVFS_APB_RF_GPU_CORE_VOL_INDEX2>;
				core_index3_map = <&gpu_dvfs_apb_regs
					REG_GPU_DVFS_APB_RF_GPU_CORE_INDEX3_MAP
					MASK_GPU_DVFS_APB_RF_GPU_CORE_VOL_INDEX3>;
				core_index4_map = <&gpu_dvfs_apb_regs
					REG_GPU_DVFS_APB_RF_GPU_CORE_INDEX4_MAP
					MASK_GPU_DVFS_APB_RF_GPU_CORE_VOL_INDEX4>;
				core_index5_map = <&gpu_dvfs_apb_regs
					REG_GPU_DVFS_APB_RF_GPU_CORE_INDEX5_MAP
					MASK_GPU_DVFS_APB_RF_GPU_CORE_VOL_INDEX5>;
				core_index6_map = <&gpu_dvfs_apb_regs
					REG_GPU_DVFS_APB_RF_GPU_CORE_INDEX6_MAP
					MASK_GPU_DVFS_APB_RF_GPU_CORE_VOL_INDEX6>;
				core_index7_map = <&gpu_dvfs_apb_regs
					REG_GPU_DVFS_APB_RF_GPU_CORE_INDEX7_MAP
					MASK_GPU_DVFS_APB_RF_GPU_CORE_VOL_INDEX7>;

				interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-names = "JOB",
					"MMU",
					"GPU";

				/*nvmem-cells = <&gpu_bin>;
				nvmem-cell-names = "gpu_bin";*/

				operating-points = <
					/* kHz    uV */
					384000    700000
					512000    750000
					614400    750000
					768000    800000
					850000    800000
					>;

				sprd,dvfs-lists = <
					/* kHz   uV      idx div */
					384000  700000    4    1
					512000  750000    5    1
					614400  750000    6    1
					768000  800000    7    1
					850000  800000    8    1
					>;

				sprd,dvfs-default = <0>;
				/*sprd,qos = <&gpu_qos>;*/
				sprd,dvfs-scene-extreme = <3>;
				sprd,dvfs-scene-high = <2>;
				sprd,dvfs-scene-medium = <1>;
				sprd,dvfs-scene-low = <0>;
				sprd,dvfs-range-max = <4>;
				sprd,dvfs-range-min = <0>;
			};

			isp: isp@62000000 {
				compatible = "sprd,isp";
				reg = <0 0x62000000 0 0x100000>;
				interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
				interrupts_name = "ispch0", "ispch1";
				clock-names = "isp_eb",
					"isp_axi_eb", /* no need read, TBC */
					"isp_clk",
					"isp_clk_256m",
					"isp_clk_307m2",
					"isp_clk_384m",
					"isp_clk_468m",
					"isp_clk_512m",
					"isp_clk_parent";
				clocks = <&mm_gate CLK_MM_ISP_EB>,
					<&mm_gate CLK_ISP_AHB_EB>,
					<&mm_clk CLK_ISP>,
					<&pll2 CLK_TWPLL_256M>,
					<&pll2 CLK_TWPLL_307M2>,
					<&pll2 CLK_TWPLL_384M>,
					<&pll2 CLK_ISPPLL_468M>,
					<&pll2 CLK_TWPLL_512M>,
					<&pll2 CLK_TWPLL_512M>;
				reset = <&mm_ahb_regs
					REG_MM_AHB_RF_AHB_RST
					MASK_MM_AHB_RF_ISP_SOFT_RST>;
				isp_ahb_reset = <&mm_ahb_regs
					REG_MM_AHB_RF_AHB_RST
					MASK_MM_AHB_RF_ISP_AHB_SOFT_RST>;
				isp_vau_reset = <&mm_ahb_regs
					REG_MM_AHB_RF_AHB_RST
					MASK_MM_AHB_RF_ISP_VAU_SOFT_RST>;
				isp_enable = <&mm_ahb_regs
					REG_MM_AHB_RF_AHB_EB
					MASK_MM_AHB_RF_ISP_EB>;
				sprd,cam-ahb-syscon = <&mm_ahb_regs>;
				sprd,isp-count = <1>;
				iommus = <&iommu_isp>;
				isp_qos = <&isp_qos>;
				status = "disabled";
			};

			iommu_isp: iommu@62000000 {
				compatible = "sprd,iommuvaul5p-isp";
				reg = <0x0 0x62000000 0x0 0xff000>,
				      <0x0 0x620ff000 0x0 0x80>;
				iova-base = <0x40000000>;
				iova-size = <0x20000000>;
				reg_name = "mmu_interrupt_reg","mmu_reg";
				status = "disabled";
				#iommu-cells = <0>;
			};

			csi0: csi00@62300000 {
				compatible = "sprd,csi-controller";
				reg = <0 0x62300000 0 0x1000>;
				interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
				clock-names = "clk_mipi_csi_gate_eb",
					"clk_csi_eb",
					"mipi_csi_src_eb";
				clocks = <&mm_gate CLK_MM_MIPI_CSI0_EB>,
					<&mm_gate CLK_MM_CSI0_EB>,
					<&mm_clk CLK_MIPI_CSI0>;
				sprd,aon-apb-syscon = <&aon_apb_regs>;
				sprd,cam-ahb-syscon = <&mm_ahb_regs>;
				sprd,anlg_phy_g10_controller =
					<&anlg_phy_g10_regs>;
				sprd,csi-id = <0>;
				sprd,dcam-id = <0>;
				sprd,ip-version = <0x200>;
				status = "disabled";
			};

			csi1: csi01@62400000 {
				compatible = "sprd,csi-controller";
				reg = <0 0x62400000 0 0x1000>;
				interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>;
				clock-names = "clk_mipi_csi_gate_eb",
					"clk_csi_eb",
					"mipi_csi_src_eb";
				clocks = <&mm_gate CLK_MM_MIPI_CSI1_EB>,
					<&mm_gate CLK_MM_CSI1_EB>,
					<&mm_clk CLK_MIPI_CSI1>;
				sprd,aon-apb-syscon = <&aon_apb_regs>;
				sprd,cam-ahb-syscon = <&mm_ahb_regs>;
				sprd,anlg_phy_g10_controller =
					<&anlg_phy_g10_regs>;
				sprd,csi-id = <1>;
				sprd,dcam-id = <1>;
				sprd,ip-version = <0x200>;
				status = "disabled";
			};

			csi2: csi02@62500000 {
				compatible = "sprd,csi-controller";
				reg = <0 0x62500000 0 0x1000>;
				interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
				clock-names = "clk_mipi_csi_gate_eb",
					"clk_csi_eb",
					"mipi_csi_src_eb";
				clocks = <&mm_gate CLK_MM_MIPI_CSI2_EB>,
					<&mm_gate CLK_MM_CSI2_EB>,
					<&mm_clk CLK_MIPI_CSI2>;
				sprd,aon-apb-syscon = <&aon_apb_regs>;
				sprd,cam-ahb-syscon = <&mm_ahb_regs>;
				sprd,anlg_phy_g10_controller =
					<&anlg_phy_g10_regs>;
				sprd,csi-id = <2>;
				sprd,dcam-id = <2>;
				sprd,ip-version = <0x200>;
				status = "disabled";
			};


			jpg: jpg-codec@62700000 {
				compatible = "sprd,sharkl5pro-jpg";
				reg = <0 0x62700000 0 0xc000>;
				interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
				reset-syscon = <&mm_ahb_regs
					REG_MM_AHB_RF_AHB_RST
					MASK_MM_AHB_RF_JPG_SOFT_RST>;
				aon-apb-eb-syscon = <&aon_apb_regs
					REG_AON_APB_RF_APB_EB0
					MASK_AON_APB_RF_MM_EB>;
				iommus = <&iommu_jpg>;
				power-domains = <&mm_domain>;
				/*sprd,qos = <&jpg_qos>;*/
				status = "disabled";
			};

			iommu_jpg: iommu@62700300 {
				compatible = "sprd,iommuvaul5p-jpg";
				reg = <0x0 0x62700300 0x0 0x80>,
					<0x0 0x62700300 0x0 0x80>;
				iova-base = <0x60000000>;
				iova-size = <0x10000000>;
				reg_name = "mmu_reg";
				status = "disabled";
				#iommu-cells = <0>;
			};

			cpp: cpp@62800000 {
				compatible = "sprd,cpp";
				reg = <0 0x62800000 0 0x1000>;
				interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
				clock-names = "cpp_eb",
					"cpp_axi_eb", /* no need read, TBC */
					"cpp_clk",
					"cpp_clk_parent";
				clocks = <&mm_gate CLK_MM_CPP_EB>,
					<&mm_gate CLK_MM_ISP_EB>,
					<&mm_clk CLK_CPP>,
					<&pll2 CLK_TWPLL_384M>;
				sprd,cam-ahb-syscon = <&mm_ahb_regs>;
				iommus = <&iommu_cpp>;
				cpp_qos = <&cpp_qos>;
				power-domains = <&mm_domain>;
				status = "disabled";
			};

			iommu_cpp: iommu@62800000 {
				compatible = "sprd,iommuvaul5p-cpp";
				reg = <0x0 0x62800000 0x0 0x200>,
				      <0x0 0x62800200 0x0 0x80>;
				iova-base = <0x40000000>;
				iova-size = <0x20000000>;
				reg_name = "mmu_interrupt_reg","mmu_reg";
				status = "disabled";
				#iommu-cells = <0>;
			};

			dcam: dcam@62900000 {
				compatible = "sprd,sharkl5pro-cam";
				reg = <0 0x62900000 0 0x1000>,
					<0 0x62901000 0 0x1000>,
					<0 0x62902000 0 0x1000>,
					<0 0x62903000 0 0x1000>;
				reg-names = "dcam0_reg",
						"dcam1_reg",
						"dcam2_reg",
						"axi_ctrl_reg";
				interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-names = "dcam0",
							"dcam1",
							"dcam2";
				clock-names = "dcam_eb",
					"dcam_clk",
					"dcam_clk_192m",
					"dcam_clk_256m",
					"dcam_clk_307m2",
					"dcam_clk_384m",
					"dcam_clk_468m",
					"dcam_clk_parent",
					"dcam_axi_eb",
					"dcam_axi_clk",
					"dcam_axi_clk_256m",
					"dcam_axi_clk_307m2",
					"dcam_axi_clk_384m",
					"dcam_axi_clk_468m",
					"dcam_axi_clk_parent";
				clocks = <&mm_gate CLK_MM_DCAM_EB>,
					<&mm_clk CLK_DCAM_IF>,
					<&pll2 CLK_TWPLL_192M>,
					<&pll2 CLK_TWPLL_256M>,
					<&pll2 CLK_TWPLL_307M2>,
					<&pll2 CLK_TWPLL_384M>,
					<&pll2 CLK_ISPPLL_468M>,
					<&pll2 CLK_ISPPLL_468M>,
					<&mm_gate CLK_DCAM_AXI_EB>,
					<&mm_clk CLK_DCAM_AXI>,
					<&pll2 CLK_TWPLL_256M>,
					<&pll2 CLK_TWPLL_307M2>,
					<&pll2 CLK_TWPLL_384M>,
					<&pll2 CLK_ISPPLL_468M>,
					<&pll2 CLK_ISPPLL_468M>;
				dcam_all_reset = <&mm_ahb_regs
					REG_MM_AHB_RF_AHB_RST
					MASK_MM_AHB_RF_DCAM_ALL_SOFT_RST>;
				dcam0_reset	= <&mm_ahb_regs
					REG_MM_AHB_RF_AHB_RST
					MASK_MM_AHB_RF_DCAM0_SOFT_RST>;
				dcam1_reset	= <&mm_ahb_regs
					REG_MM_AHB_RF_AHB_RST
					MASK_MM_AHB_RF_DCAM1_SOFT_RST>;
				dcam2_reset	= <&mm_ahb_regs
					REG_MM_AHB_RF_AHB_RST
					MASK_MM_AHB_RF_DCAM2_SOFT_RST>;
				sprd,cam-ahb-syscon = <&mm_ahb_regs>;
				sprd,isp = <&isp>;
				sprd,dcam-count = <3>;
				sprd,dcam-superzoom = <2>;
				sprd,project-id = <3>;
				iommus = <&iommu_dcam>;
				dcam_qos = <&dcam_qos>;
				power-domains = <&mm_domain>;
				status = "disabled";
			};

			iommu_dcam: iommu@62900000 {
				compatible = "sprd,iommuvaul5p-dcam";
				reg = <0x0 0x62900000 0x0 0xf000>,
				      <0x0 0x6290f000 0x0 0x80>;
				iova-base = <0x40000000>;
				iova-size = <0x40000000>;
				reg_name = "mmu_interrupt_reg","mmu_reg";
				status = "disabled";
				#iommu-cells = <0>;
			};

			fd: fd@62a00000 {
				compatible = "sprd,fd";
				reg = <0 0x62a00000 0 0x100000>;
				interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
				interrupts_name = "fdraw";
				clock-names = "fd_eb",
					"fd_axi_eb", /* no need read, TBC */
					"fd_clk",
					"fd_clk_parent";
				clocks = <&mm_gate CLK_MM_FD_EB>,
					<&mm_gate CLK_MM_ISP_EB>,
					<&mm_clk CLK_FD>,
					<&pll2 CLK_TWPLL_384M>;
				fd_eb = <&mm_ahb_regs
					REG_MM_AHB_RF_AHB_EB
					MASK_MM_AHB_RF_FD_EB>;
				fd_rst = <&mm_ahb_regs
					REG_MM_AHB_RF_AHB_RST
					MASK_MM_AHB_RF_FD_SOFT_RST>;
				fd_save_rst = <&mm_ahb_regs
					REG_MM_AHB_RF_AHB_RST
					MASK_MM_AHB_RF_FD_SOFT_RST_MASK>;
				fd_lpc = <&mm_ahb_regs
					REG_MM_AHB_RF_MM_LPC_CTRL_FD
					MASK_MM_AHB_RF_LP_EB_FD>;
				fd_dvfs_eb = <&mm_ahb_regs
					REG_MM_AHB_RF_AHB_EB
					MASK_MM_AHB_RF_DVFS_EB>;
				iommus = <&iommu_fd>;
				fd_qos = <&fd_qos>;
				power-domains = <&mm_domain>;
				status = "disabled";
			};

			iommu_fd: iommu@62a00000 {
				compatible = "sprd,iommuvaul5p-fd";
				reg = <0 0x62a00000 0 0x200>,
				      <0 0x62a00110 0 0x80>;
				iova-base = <0x10000000>;
				iova-size = <0x10000000>;
				reg_name = "mmu_interrupt_reg","mmu_reg";
				status = "disabled";
				#iommu-cells = <0>;
			};

			dpu: dpu@20300000 {
				compatible = "sprd,sharkl5pro-dpu";
				reg = <0x0 0x20300000 0x0 0x1000>;
				reset-syscon = <&ap_ahb_regs 0x0004 0x2>;
				interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
				status = "disabled";
				iommus = <&iommu_dispc>;

				dpu_port: port {
					dpu_out: endpoint {
						remote-endpoint = <&dsi_in>;
					};
				};
			};

			gsp_core0: gsp@20300000 {
				compatible = "sprd,gsp-core";
				reg = <0 0x20300000 0 0x2000>;
				core-id = <0>;
				kcfg-num = <16>;
				interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
				iommus = <&iommu_dispc>;
			};

			iommu_dispc: iommu@20300000 {
				compatible = "sprd,iommuvaul5p-dispc";
				reg = <0x0 0x20300000 0x0 0x800>,
				      <0x0 0x20300800 0x0 0x80>;
				iova-base = <0x30000000>;
				iova-size = <0x10000000>;
				reg_name = "mmu_interrupt_reg","mmu_reg";
				status = "disabled";
				#iommu-cells = <0>;
			};

			dsi: dsi@20400000 {
				compatible = "sprd,sharkl5pro-dsi-host";
				reg = <0x0 0x20400000 0x0 0x1000>;
				reset-syscon = <&ap_ahb_regs 0x0004 0x1>;
				interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
				status = "disabled";

				ports {
					#address-cells = <1>;
					#size-cells = <0>;

					port@0 {
						reg = <0>;
						dsi_out: endpoint {
							remote-endpoint = <&dphy_in>;
						};
					};

					port@1 {
						reg = <1>;
						dsi_in: endpoint {
							remote-endpoint = <&dpu_out>;
						};
					};
				};
			};

			dphy: dphy {
				compatible = "sprd,sharkl5pro-dsi-phy";
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0x0 0x20400000 0x0 0x1000>;
				enable-syscon = <&ap_ahb_regs 0x0040 (0x2 | 0x1)>;
				power-syscon = <&ap_ahb_regs 0x035c 0x8>;
				status = "disabled";

				/* output port */
				ports {
					#address-cells = <1>;
					#size-cells = <0>;

					port@0 {
						reg = <0>;
						dphy_out: endpoint {
							remote-endpoint = <&panel_in>;
						};
					};

					/* input port*/
					port@1 {
						reg = <1>;
						dphy_in: endpoint {
							remote-endpoint = <&dsi_out>;
						};
					};
				};
			};

			vsp: video-codec@20500000 {
				compatible = "sprd,sharkl5pro-vsp";
				reg = <0 0x20500000 0 0xc000>;
				interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
				reset-syscon = <&ap_ahb_regs
					REG_AP_AHB_RF_AHB_RST
					(MASK_AP_AHB_RF_VSP_SOFT_RST |
					MASK_AP_AHB_RF_VSP_GLOBAL_SOFT_RST)>;
				vsp-domain-eb-syscon = <&aon_apb_regs
					REG_AON_APB_RF_APB_EB1
					MASK_AON_APB_RF_AP_SYST_EB>;
				iommus = <&iommu_vsp>;
				power-domains = <&vsp_pd>;
				status = "disabled";
			};

			iommu_vsp: iommu@20500000 {
				compatible = "sprd,iommuvaul5p-vsp";
				reg = <0x0 0x20500000 0x0 0x80>,
				      <0x0 0x20500000 0x0 0x80>;
				iova-base = <0x20000000>;
				iova-size = <0x10000000>;
				reg_name = "mmu_interrupt_reg","mmu_reg";
				status = "disabled";
				#iommu-cells = <0>;
			};
		};

		aon {
			compatible = "simple-bus";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			eic_debounce: gpio@32000000 {
				compatible = "sprd,sharkl5pro-eic-debounce";
				reg = <0 0x32020000 0 0x80>,
				      <0 0x32030000 0 0x80>,
				      <0 0x32230000 0 0x80>,
				      <0 0x32270000 0 0x80>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <2>;
				interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
			};

			eic_latch: gpio@32000080 {
				compatible = "sprd,sharkl5pro-eic-latch";
				reg = <0 0x32020080 0 0x20>,
				      <0 0x32030080 0 0x20>,
				      <0 0x32230080 0 0x20>,
				      <0 0x32270080 0 0x20>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <2>;
				interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
			};

			eic_async: gpio@320000a0 {
				compatible = "sprd,sharkl5pro-eic-async";
				reg = <0 0x320200a0 0 0x20>,
				      <0 0x320300a0 0 0x20>,
				      <0 0x322300a0 0 0x20>,
				      <0 0x322700a0 0 0x20>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <2>;
				interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
			};

			eic_sync: gpio@320000c0 {
				compatible = "sprd,sharkl5pro-eic-sync";
				reg = <0 0x320200c0 0 0x20>,
				      <0 0x320300c0 0 0x20>,
				      <0 0x322300c0 0 0x20>,
				      <0 0x322700c0 0 0x20>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <2>;
				interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
			};

			timer@32050000 {
				compatible = "sprd,sharkl5Pro-timer",
						"sprd,sc9860-timer";
				reg = <0 0x32050000 0 0x20>;
				interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&ext_32k>;
			};

			timer@32050020 {
				compatible = "sprd,sharkl5Pro-suspend-timer",
						"sprd,sc9860-suspend-timer";
				reg = <0 0x32050020 0 0x20>;
				clocks = <&ext_32k>;
			};

			aon_i2c0: i2c@32060000 {
				compatible = "sprd,sharkl5pro-hw-i2c";
				reg = <0 0x32060000 0 0x1000>;
				interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
				clock-names = "source", "enable", "i2c",
						"clk_hw_i2c";
				clock-frequency = <400000>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};

			ap_gpio: gpio@32070000 {
				compatible = "sprd,sharkl5Pro-gpio", "sprd,sc9860-gpio";
				reg = <0 0x32070000 0 0x10000>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <2>;
				interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
			};

			mailbox: mailbox@320a0000 {
				compatible = "sprd,mailbox-r1p2";
				reg = <0 0x320a0000 0 0x8000>,
				      <0 0x320a8000 0 0x8000>;
				reg-names = "inbox", "outbox";
				clocks = <&aonapb_gate CLK_MBOX_EB>;
				clock-names = "enable";
				interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-names = "inbox0", "outbox0";
				#mbox-cells = <1>;
			};

			adi_bus: spi@32100000 {
				compatible = "sprd,sharkl5Pro-adi";
				reg = <0 0x32100000 0 0x100000>;
				#address-cells = <1>;
				#size-cells = <0>;
			};

			ap_thm0: thermal@32200000 {
				compatible = "sprd,ums512-thermal";
				reg = <0 0x32200000 0 0x10000>;
				#address-cells = <1>;
				#size-cells = <0>;
				clock-names = "enable";
				clocks = <&aonapb_gate CLK_THM0_EB>;
				#thermal-sensor-cells = <1>;
				nvmem-cells = <&thm0_sign>, <&thm0_ratio>;
				nvmem-cell-names = "thm_sign_cal", "thm_ratio_cal";

				sensor@0 {
					reg = <0>;
					nvmem-cells = <&thm0_sen0>;
					nvmem-cell-names = "sen_delta_cal";
				};

				sensor@1 {
					reg = <1>;
					nvmem-cells = <&thm0_sen1>;
					nvmem-cell-names = "sen_delta_cal";
				};

				sensor@2 {
					reg = <2>;
					nvmem-cells = <&thm0_sen2>;
					nvmem-cell-names = "sen_delta_cal";
				};

				sensor@3 {
					reg = <3>;
					nvmem-cells = <&thm0_sen3>;
					nvmem-cell-names = "sen_delta_cal";
				};

				sensor@4 {
					reg = <4>;
					nvmem-cells = <&thm0_sen4>;
					nvmem-cell-names = "sen_delta_cal";
				};
			};

			ap_thm1: thermal@32210000 {
				compatible = "sprd,ums512-thermal";
				reg = <0 0x32210000 0 0x10000>;
				#address-cells = <1>;
				#size-cells = <0>;
				clock-names = "enable";
				clocks = <&aonapb_gate CLK_THM1_EB>;
				#thermal-sensor-cells = <1>;
				nvmem-cells = <&thm1_sign>, <&thm1_ratio>;
				nvmem-cell-names = "thm_sign_cal", "thm_ratio_cal";

				sensor@0 {
					reg = <0>;
					nvmem-cells = <&thm1_sen0>;
					nvmem-cell-names = "sen_delta_cal";
				};

				sensor@1 {
					reg = <1>;
					nvmem-cells = <&thm1_sen1>;
					nvmem-cell-names = "sen_delta_cal";
				};

				sensor@2 {
					reg = <2>;
					nvmem-cells = <&thm1_sen2>;
					nvmem-cell-names = "sen_delta_cal";
				};

				sensor@3 {
					reg = <3>;
					nvmem-cells = <&thm1_sen3>;
					nvmem-cell-names = "sen_delta_cal";
				};

				sensor@4 {
					reg = <4>;
					nvmem-cells = <&thm1_sen4>;
					nvmem-cell-names = "sen_delta_cal";
				};

				sensor@5 {
					reg = <5>;
					nvmem-cells = <&thm1_sen5>;
					nvmem-cell-names = "sen_delta_cal";
				};
			};

			ap_thm2: thermal@32220000 {
				compatible = "sprd,ums512-thermal";
				reg = <0 0x32220000 0 0x10000>;
				#address-cells = <1>;
				#size-cells = <0>;
				clock-names = "enable";
				clocks = <&aonapb_gate CLK_THM2_EB>;
				#thermal-sensor-cells = <1>;
				nvmem-cells = <&thm2_sign>, <&thm2_ratio>;
				nvmem-cell-names = "thm_sign_cal", "thm_ratio_cal";

				sensor@0 {
					reg = <0>;
					nvmem-cells = <&thm2_sen0>;
					nvmem-cell-names = "sen_delta_cal";
				};
			};

			ap_efuse: efuse@32240000 {
				compatible = "sprd,ums312-efuse",
					     "sprd,ums512-efuse";
				reg = <0 0x32240000 0 0x10000>;
				#address-cells = <1>;
				#size-cells = <1>;
				clock-names = "enable";
				hwlocks = <&hwlock 8>;
				clocks = <&aonapb_gate CLK_EFUSE_EB>;
				thm0_sign: thm0-sign@38 {
					reg = <0x38 0x1>;
					bits = <0 1>;
				};

				thm0_ratio: thm0-ratio@38 {
					reg = <0x38 0x1>;
					bits = <1 7>;
				};

				thm0_sen0: thm0-sen0@39 {
					reg = <0x39 0x1>;
					bits = <0 8>;
				};

				thm0_sen1: thm0-sen1@41 {
					reg = <0x41 0x1>;
					bits = <0 8>;
				};

				thm0_sen2: thm0-sen2@40 {
					reg = <0x40 0x1>;
					bits = <0 8>;
				};

				thm0_sen3: thm0-sen3@43 {
					reg = <0x43 0x1>;
					bits = <0 8>;
				};

				thm0_sen4: thm0-sen4@42 {
					reg = <0x42 0x1>;
					bits = <0 8>;
				};

				thm1_sign: thm1-sign@3c {
					reg = <0x3c 0x1>;
					bits = <0 1>;
				};

				thm1_ratio: thm1-ratio@3c {
					reg = <0x3c 0x1>;
					bits = <1 7>;
				};

				thm1_sen0: thm1-sen0@3d {
					reg = <0x3d 0x1>;
					bits = <0 8>;
				};

				thm1_sen1: thm1-sen1@2f {
					reg = <0x2f 0x1>;
					bits = <0 8>;
				};

				thm1_sen2: thm1-sen2@2e {
					reg = <0x2e 0x1>;
					bits = <0 8>;
				};

				thm1_sen3: thm1-sen3@29 {
					reg = <0x29 0x1>;
					bits = <0 8>;
				};

				thm1_sen4: thm1-sen4@28 {
					reg = <0x28 0x1>;
					bits = <0 8>;
				};

				thm1_sen5: thm1-sen4@2b {
					reg = <0x2b 0x1>;
					bits = <0 8>;
				};

				thm2_sign: thm2-sign@3e {
					reg = <0x3e 0x1>;
					bits = <0 1>;
				};

				thm2_ratio: thm2-ratio@3e {
					reg = <0x3e 0x1>;
					bits = <1 7>;
				};

				thm2_sen0: thm2-sen0@3f {
					reg = <0x3f 0x1>;
					bits = <0 8>;
				};
			};

			pwms: pwm@32260000 {
				compatible = "sprd,ums512-pwm";
				reg = <0 0x32260000 0 0x10000>;
				clock-names = "pwm0", "enable0",
					      "pwm1", "enable1",
					      "pwm2", "enable2";
				clocks = <&aon_clk CLK_PWM0>, <&aonapb_gate CLK_PWM0_EB>,
					 <&aon_clk CLK_PWM1>, <&aonapb_gate CLK_PWM1_EB>,
					 <&aon_clk CLK_PWM2>, <&aonapb_gate CLK_PWM2_EB>;
				assigned-clocks = <&aon_clk CLK_PWM0>,
						  <&aon_clk CLK_PWM1>,
						  <&aon_clk CLK_PWM2>;
				assigned-clock-parents = <&ext_26m>,
							 <&ext_26m>,
							 <&ext_26m>;
				#pwm-cells = <2>;
			      };

			sprd_hardware_cpufreq: hardware-dvfs-platform {
				compatible = "sprd,hardware-cpufreq";
			};

			topdvfs_controller: topdvfsctrl@322a0000 {
				compatible = "sprd,sharkl5pro-topdvfs", "syscon";
				sprd,syscon-enable = <&aon_apb_regs>;
				module-enable-cfg = <0x4 7>;
				reg = <0 0x322a0000 0 0x8000>;
				sprd,topdvfs-sysctrl = <&top_dvfs_apb_regs>;
				cpu-dcdc-cells = <&dcdc_cpu0>, <&dcdc_cpu1>;
				device-dcdc-cells = <&dcdc_mm>, <&dcdc_modem>;
				dcdc_cpu0: dcdc-cpu0{
					dcdc-cpu-dvfs-cfg = <&dvfs_dcdc_cpu0_cfg>;
					dvfs-blk-sd-syscon = <&pmu_apb_regs
						REG_PMU_APB_RF_DVFS_BLOCK_SHUTDOWN_CFG
						MASK_PMU_APB_RF_DCDC_CPU0_DVFS_BLOCK_SHUTDOWN_EN>;
				};

				dcdc_cpu1: dcdc-cpu1{
					dcdc-cpu-dvfs-cfg = <&dvfs_dcdc_cpu1_cfg>;
					dvfs-blk-sd-syscon = <&pmu_apb_regs
						REG_PMU_APB_RF_DVFS_BLOCK_SHUTDOWN_CFG
						MASK_PMU_APB_RF_DCDC_CPU1_DVFS_BLOCK_SHUTDOWN_EN>;
				};

				dcdc_mm: dcdc-mm {
					dcdc-dvfs-enable = <0x18 20 1>;
					dcdc-judge-vol-sw = <0x18 1 0x7 2>;
					dcdc-subsys-cells = <&audcp_sys>,
							<&gpu_sys>,
							<&mm_sys>;
					audcp_sys: audcp-sys {
						dcdc-subsys-tune-enable = <0x150 5 1>;
					};
					gpu_sys: gpu-sys {
						dcdc-subsys-tune-enable = <0x150 1 1>;
					};
					mm_sys: mm-sys {
						dcdc-subsys-tune-enable = <0x150 2 1>;
					};
				};

				dcdc_modem: dcdc-modem {
					dcdc-dvfs-enable = <0x3c 20 1>;
					dcdc-judge-vol-sw = <0x3c 1 0x7 2>;
					dcdc-subsys-cells = <&pubcp_sys>,
							<&wtlcp_sys>,
							<&ap_sys>;
					pubcp_sys: pubcp-sys {
						dcdc-subsys-tune-enable = <0x150 4 0>;
					};
					wtlcp_sys: wtlcp-sys {
						dcdc-subsys-tune-enable = <0x150 3 0>;
					};
					ap_sys: ap-sys {
						dcdc-subsys-tune-enable = <0x150 0 1>;
					};
				};
			};

			cpudvfs_dev: cpudvfs-dev@322a8000 {
				compatible = "sprd,sharkl5pro-cpudvfs";
				reg = <0 0x322a8000 0 0x1000>;
				enable-syscon = <&aon_apb_regs REG_AON_APB_RF_APB_EB1 MASK_AON_APB_RF_DVFS_TOP_EB>;
				topdvfs-controller = <&topdvfs_controller>;
				host-cluster-cells = <&lit_core_cluster>,<&big_core_cluster>;
				slave-cluster-cells = <&scu_cluster>, <&periph_cluster>,<&gic_cluster>;
				mpll-cells = <&mpll_0>, <&mpll_1>, <&mpll_2>;
				lit_core_cluster: lit-core-cluster {
					belong-dcdc-cell = <0>;
					/*sel, div, vol, vote_scu, vote_peri, vote_gic, mpllx*/
					lit_core_cluster_tbl = <
						0 0 0 0 0 0 0
						1 1 0 1 1 1 0
						2 1 0 2 1 1 0
						3 0 0 2 1 1 0
						3 0 0 3 1 1 1
						1 0 1 4 1 1 0
						3 0 2 5 4 4 2
						2 0 3 6 4 4 0
						3 0 4 7 4 5 3
						3 0 5 8 4 5 4
						3 0 6 9 5 5 5
						>;
					lit_core_cluster_tbl_ff = <
						0 0 0 0 0 0 0
						1 1 0 1 1 1 0
						2 1 1 2 2 2 0
						3 0 1 3 2 3 0
						3 0 1 4 3 4 1
						1 0 1 5 4 4 0
						3 0 2 6 4 4 2
						2 0 2 7 4 4 0
						3 0 2 8 4 5 3
						3 0 2 9 5 5 4
						>;
					lit_core_cluster_tbl_ff_65 = <
						0 0 0 0 0 0 0
						1 1 0 1 1 1 0
						2 1 1 2 2 2 0
						3 0 1 3 2 3 0
						3 0 1 4 3 4 1
						1 0 1 5 4 4 0
						3 0 2 6 4 4 2
						2 0 2 7 4 4 0
						3 0 2 8 4 5 3
						3 0 2 9 5 5 4
						>;
					};

				big_core_cluster:big-core-cluster {
					belong-dcdc-cell = <1>;
					/*sel, div, vol, vote_scu, vote_peri, vote_gic, mpllx*/
					big_core_cluster_tbl = <
						0 0 0 0 0 0 0
						1 0 0 3 1 1 0
						3 0 1 5 4 4 0
						2 0 2 6 4 4 0
						3 0 3 7 4 5 1
						3 0 4 8 4 5 3
						3 0 5 9 5 5 4
						>;
					big_core_cluster_tbl_ff = <
						0 0 0 0 0 0 0
						1 0 0 3 3 4 0
						3 0 1 5 4 4 0
						2 0 2 6 4 4 0
						3 0 2 7 4 5 1
						3 0 2 8 4 5 2
						3 0 2 9 5 5 3
						>;
					big_core_cluster_tbl_ff_65 = <
						0 0 0 0 0 0 0
						1 0 0 3 3 4 0
						3 0 1 5 4 4 0
						2 0 2 6 4 4 0
						3 0 2 7 4 5 1
						3 0 2 8 4 5 2
						3 0 2 9 5 5 3
						>;
				};

				scu_cluster: scu-cluster {
					belong-dcdc-cell = <0>;
					/*sel div vol ace_div mpllx */
					scu_cluster_tbl = <
						0 0 0 0 0
						3 0 0 1 0
						3 0 0 1 1
						1 0 0 1 0
						3 0 1 1 2
						3 0 2 1 3
						3 0 3 1 4
						3 0 4 1 5
						3 0 5 1 6
						3 0 6 1 7
						>;
					scu_cluster_tbl_ff = <
						0 0 0 0 0
						3 0 0 1 0
						3 0 1 1 1
						1 0 1 1 0
						3 0 1 1 2
						3 0 1 1 3
						3 0 2 1 4
						3 0 2 1 5
						3 0 2 1 6
						3 0 2 1 7
						>;
					scu_cluster_tbl_ff_65 = <
						0 0 0 0 0
						3 0 0 1 0
						3 0 1 1 1
						1 0 1 1 0
						3 0 1 1 2
						3 0 1 1 3
						3 0 2 1 4
						3 0 2 1 5
						3 0 2 1 6
						3 0 2 1 7
						>;
				};

				periph_cluster:periph-cluster {
					belong-dcdc-cell = <0>;
					/*sel div vol*/
					periph_cluster_tbl = <
						0 0 0
						1 0 0
						2 1 2
						3 1 2
						2 0 2
						3 0 6
						>;
					periph_cluster_tbl_ff = <
						0 0 0
						1 0 0
						2 1 1
						3 1 1
						2 0 1
						3 0 2
						>;
					periph_cluster_tbl_ff_65 = <
						0 0 0
						1 0 0
						2 1 1
						3 1 1
						2 0 1
						3 0 2
						>;
				};

				gic_cluster: gic-cluster {
					belong-dcdc-cell = <0>;
					/*sel div vol*/
					gic_cluster_tbl = <
						0 0 0
						1 0 0
						2 1 2
						3 1 2
						2 0 2
						3 0 2
						>;
					gic_cluster_tbl_ff = <
						0 0 0
						1 0 0
						2 1 1
						3 1 1
						2 0 1
						3 0 1
						>;
					gic_cluster_tbl_ff_65 = <
						0 0 0
						1 0 0
						2 1 1
						3 1 1
						2 0 1
						3 0 1
						>;
				};

				mpll_0: mpll-ananke{
					mpll-sel-syscon = <&anlg_phy_g3_regs REG_ANLG_PHY_G3_RF_ANALOG_MPLL0_REG_SEL_CFG_0
						(MASK_ANLG_PHY_G3_RF_DBG_SEL_ANALOG_MPLL0_MPLL0_POSTDIV |
						MASK_ANLG_PHY_G3_RF_DBG_SEL_ANALOG_MPLL0_MPLL0_ICP |
						MASK_ANLG_PHY_G3_RF_DBG_SEL_ANALOG_MPLL0_MPLL0_N)>;
				};

				mpll_1: mpll-prometheus{
					mpll-sel-syscon = <&anlg_phy_g2_regs REG_ANLG_PHY_G2_RF_ANALOG_MPLL1_REG_SEL_CFG_0
						(MASK_ANLG_PHY_G2_RF_DBG_SEL_ANALOG_MPLL1_MPLL1_POSTDIV |
						MASK_ANLG_PHY_G2_RF_DBG_SEL_ANALOG_MPLL1_MPLL1_ICP |
						MASK_ANLG_PHY_G2_RF_DBG_SEL_ANALOG_MPLL1_MPLL1_N)>;
				};

				mpll_2: mpll-scu{
					mpll-sel-syscon = <&anlg_phy_g3_regs REG_ANLG_PHY_G3_RF_ANALOG_MPLL2_REG_SEL_CFG_0
						(MASK_ANLG_PHY_G3_RF_DBG_SEL_ANALOG_MPLL2_MPLL2_POSTDIV |
						MASK_ANLG_PHY_G3_RF_DBG_SEL_ANALOG_MPLL2_MPLL2_ICP |
						MASK_ANLG_PHY_G3_RF_DBG_SEL_ANALOG_MPLL2_MPLL2_N)>;
				};
			};

			hsphy: hsphy@323b0000 {
				compatible = "sprd,sharkl5-phy", "sprd,sharkl5pro-phy";
				sprd,syscon-enable = <&aon_apb_regs>;
				sprd,syscon-anag2 = <&anlg_phy_g2_regs>;
				sprd,vdd-voltage = <3300000>;
				#phy-cells = <0>;
			};

			pin_controller: pinctrl@32450000 {
				compatible = "sprd,sharkl5Pro-pinctrl";
				reg = <0 0x32450000 0 0x3000>;
			};

			djtag: djtag@324e0000 {
				compatible = "sprd,djtag";
				status = "okay";
				reg = <0 0x324e0000 0 0x1000>;
				syscon-names = "soft_rst";
				syscon = <&aon_apb_regs REG_AON_APB_RF_APB_RST3
					MASK_AON_APB_RF_DJTAG_SOFT_RST>;
				clock-names = "enable", "tck";
				clocks = <&aonapb_gate CLK_DJTAG_EB>,
					<&aonapb_gate CLK_DJTAG_TCK_EB>;
				hwlocks = <&hwlock 10>;
				hwlock-names = "djtag";

				#address-cells = <1>;
				#size-cells = <0>;
			};

			hwlock: hwspinlock@327f0000 {
				compatible = "sprd,hwspinlock-r3p0";
				reg = <0 0x327f0000 0 0x10000>;
				#hwlock-cells = <1>;
				clock-names = "enable";
				clocks = <&aonapb_gate CLK_SPLK_EB>;
			};

			usb: usb@5fff0000 {
				compatible = "sprd,sharkl5pro-musb", "sprd,sharkl3-musb";
				reg = <0 0x5fff0000 0 0x2000>;
				interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-names = "mc";
				clocks = <&aonapb_gate CLK_OTG_UTMI_EB>;
				clock-names = "core_clk";
				usb-phy = <&hsphy>;
				phy-names = "usb";
				dr-mode = "peripheral";
				multipoint = "true";
				wakeup-source;
			};
		};

		agcp {
			compatible = "simple-bus";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			agcp_dma: dma-controller@33580000 {
				compatible = "sprd,sharkl5pro-dma", "sprd,sc9860-dma";
				reg = <0 0x33580000 0 0x4000>;
				interrupts = <GIC_SPI 180 IRQ_TYPE_LEVEL_HIGH>;
				#dma-cells = <1>;
				#dma-channels = <32>;
				clock-names = "enable", "ashb_eb";
				clocks = <&audcpahb_gate CLK_AUDCP_DMA_AP_EB>,
					<&audcpahb_gate CLK_AUDCP_DMA_AP_ASHB_EB>;
			};
		};
	};

	ext_26m: ext-26m {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <26000000>;
		clock-output-names = "ext-26m";
	};

	ext_32k: ext-32k {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <32768>;
		clock-output-names = "ext-32k";
	};

	ext_4m: ext-4m {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <4000000>;
		clock-output-names = "ext-4m";
	};

	rco_100m: rco-100m {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <100000000>;
		clock-output-names = "rco-100m";
	};

	dphy_273m: dphy-273m {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <273000000>;
		clock-output-names = "dphy-273m";
	};

	dphy_204m8: dphy-204m8 {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <204800000>;
		clock-output-names = "dphy-204m8";
	};
};
