// Seed: 3482908654
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input  wor   id_0,
    output logic id_1,
    output logic id_2,
    input  wire  id_3,
    input  wand  id_4
);
  always @(posedge id_3 or posedge 1) begin : LABEL_0
    if (1) begin : LABEL_1
      id_1 = {1, ""};
      id_2 <= -1;
    end
  end
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  always @(posedge id_3) begin : LABEL_2
    id_1 <= (id_4 - -1 ? 1 : id_3);
  end
endmodule
