# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do asip_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/hazard_unit {C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/hazard_unit/hazard_unit_test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:41 on Jul 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/hazard_unit" C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/hazard_unit/hazard_unit_test.sv 
# -- Compiling module hazard_unit_test
# 
# Top level modules:
# 	hazard_unit_test
# End time: 22:38:41 on Jul 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/hazard_unit {C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/hazard_unit/hazard_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:41 on Jul 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/hazard_unit" C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/hazard_unit/hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 22:38:41 on Jul 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.hazard_unit_test
# vsim work.hazard_unit_test 
# Start time: 22:38:45 on Jul 17,2020
# Loading sv_std.std
# Loading work.hazard_unit_test
# Loading work.hazard_unit
add wave -position end  sim:/hazard_unit_test/ra_ex
add wave -position end  sim:/hazard_unit_test/rb_ex
add wave -position end  sim:/hazard_unit_test/rf_ex
add wave -position end  sim:/hazard_unit_test/rf_me
add wave -position end  sim:/hazard_unit_test/rf_wb
add wave -position end  sim:/hazard_unit_test/forward_RA
add wave -position end  sim:/hazard_unit_test/forward_RB
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: erick  Hostname: DESKTOP-4PN9CM5  ProcessID: 12636
#           Attempting to use alternate WLF file "./wlfth2kine".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth2kine
run 100
# ra_ex=010000, rb_ex=001000, rf_me=000001, rf_wb=000010, forward_RA=00, forward_RB=00
# 
# ra_ex=000100, rb_ex=000001, rf_me=000100, rf_wb=000010, forward_RA=01, forward_RB=00
# 
# ra_ex=010000, rb_ex=000001, rf_me=000010, rf_wb=010000, forward_RA=10, forward_RB=00
# 
# ra_ex=010000, rb_ex=000001, rf_me=010000, rf_wb=010000, forward_RA=01, forward_RB=00
# 
# ra_ex=000001, rb_ex=000010, rf_me=000010, rf_wb=000000, forward_RA=00, forward_RB=01
# 
# ra_ex=010000, rf_ex=000010, rf_me=000001, rf_wb=000010, forward_RA=00, forward_RB=10
# 
# ra_ex=010000, rf_ex=000010, rf_me=000010, rf_wb=000010, forward_RA=00, forward_RB=01
# 
# End time: 22:39:27 on Jul 17,2020, Elapsed time: 0:00:42
# Errors: 0, Warnings: 2
