# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do bit_counter_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying /media/ryan/Data_Drive/QuartusPrime/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/ryan/OneDrive/Fall_2024/Reconfigurable/Labs/Lab0/bit_counter.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 12:13:32 on Sep 16,2024
# vcom -reportprogress 300 -93 -work work /home/ryan/OneDrive/Fall_2024/Reconfigurable/Labs/Lab0/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture behavioral of bit_counter
# End time: 12:13:32 on Sep 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
cd /home/ryan/OneDrive/Fall_2024/Reconfigurable/Labs/Lab0
# reading /media/ryan/Data_Drive/QuartusPrime/questa_fse/linux_x86_64/../modelsim.ini
vsim -i -l msim_transcript work.bit_counter_tb -voptargs=+acc
# vsim -i -l msim_transcript work.bit_counter_tb -voptargs="+acc" 
# Start time: 12:14:04 on Sep 16,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bit_counter_tb(behavioral)#1
# Loading work.bit_counter(behavioral)#1
add wave -position end  sim:/bit_counter_tb/ADC_CLK_10
add wave -position end  sim:/bit_counter_tb/KEY
add wave -position end  sim:/bit_counter_tb/LEDR
run
quit -sim
# End time: 12:16:05 on Sep 16,2024, Elapsed time: 0:02:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ryan/OneDrive/Fall_2024/Reconfigurable/Labs/Lab0/bit_counter.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 12:16:11 on Sep 16,2024
# vcom -reportprogress 300 -work work /home/ryan/OneDrive/Fall_2024/Reconfigurable/Labs/Lab0/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture behavioral of bit_counter
# End time: 12:16:12 on Sep 16,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ryan/OneDrive/Fall_2024/Reconfigurable/Labs/Lab0/bit_counter_TB.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 12:16:12 on Sep 16,2024
# vcom -reportprogress 300 -work work /home/ryan/OneDrive/Fall_2024/Reconfigurable/Labs/Lab0/bit_counter_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter_TB
# -- Compiling architecture behavioral of bit_counter_TB
# End time: 12:16:12 on Sep 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -i -l msim_transcript -voptargs=+acc work.bit_counter_tb
# vsim -i -l msim_transcript -voptargs="+acc" work.bit_counter_tb 
# Start time: 12:16:20 on Sep 16,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bit_counter_tb(behavioral)#1
# Loading work.bit_counter(behavioral)#1
add wave -position end  sim:/bit_counter_tb/ADC_CLK_10
add wave -position end  sim:/bit_counter_tb/KEY
add wave -position end  sim:/bit_counter_tb/LEDR
run
quit -sim
# End time: 12:18:50 on Sep 16,2024, Elapsed time: 0:02:30
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/ryan/OneDrive/Fall_2024/Reconfigurable/Labs/Lab0/bit_counter.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 12:18:57 on Sep 16,2024
# vcom -reportprogress 300 -work work /home/ryan/OneDrive/Fall_2024/Reconfigurable/Labs/Lab0/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture behavioral of bit_counter
# End time: 12:18:57 on Sep 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ryan/OneDrive/Fall_2024/Reconfigurable/Labs/Lab0/bit_counter_TB.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 12:18:57 on Sep 16,2024
# vcom -reportprogress 300 -work work /home/ryan/OneDrive/Fall_2024/Reconfigurable/Labs/Lab0/bit_counter_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter_TB
# -- Compiling architecture behavioral of bit_counter_TB
# End time: 12:18:57 on Sep 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -i -l msim_transcript -voptargs=+acc work.bit_counter_tb
# vsim -i -l msim_transcript -voptargs="+acc" work.bit_counter_tb 
# Start time: 12:19:09 on Sep 16,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bit_counter_tb(behavioral)#1
# Loading work.bit_counter(behavioral)#1
add wave -position end  sim:/bit_counter_tb/ADC_CLK_10
add wave -position end  sim:/bit_counter_tb/KEY
add wave -position end  sim:/bit_counter_tb/LEDR
run
quit -sim
# End time: 12:19:50 on Sep 16,2024, Elapsed time: 0:00:41
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/ryan/OneDrive/Fall_2024/Reconfigurable/Labs/Lab0/bit_counter.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 12:19:56 on Sep 16,2024
# vcom -reportprogress 300 -work work /home/ryan/OneDrive/Fall_2024/Reconfigurable/Labs/Lab0/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture behavioral of bit_counter
# End time: 12:19:56 on Sep 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ryan/OneDrive/Fall_2024/Reconfigurable/Labs/Lab0/bit_counter_TB.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 12:19:56 on Sep 16,2024
# vcom -reportprogress 300 -work work /home/ryan/OneDrive/Fall_2024/Reconfigurable/Labs/Lab0/bit_counter_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter_TB
# -- Compiling architecture behavioral of bit_counter_TB
# End time: 12:19:56 on Sep 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -i -l msim_transcript -voptargs=+acc work.bit_counter_tb
# vsim -i -l msim_transcript -voptargs="+acc" work.bit_counter_tb 
# Start time: 12:20:06 on Sep 16,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bit_counter_tb(behavioral)#1
# Loading work.bit_counter(behavioral)#1
add wave -position end  sim:/bit_counter_tb/ADC_CLK_10
add wave -position end  sim:/bit_counter_tb/KEY
add wave -position end  sim:/bit_counter_tb/LEDR
run
# End time: 12:36:49 on Sep 16,2024, Elapsed time: 0:16:43
# Errors: 0, Warnings: 1
