verilog_sources:
  sim_ctrl:
    files: './sim_ctrl.sv'