module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  ); 
    assign out = c & (a&d | b&d) | ~(c|b) | ~(a|d);
endmodule

