<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>02. Hardware Architecture on The Arkr Manual</title>
    <link>https://manual.arkr.ca/02-hardware-architecture/index.html</link>
    <description>Recent content in 02. Hardware Architecture on The Arkr Manual</description>
    <generator>Hugo</generator>
    <language>en-us</language>
    <atom:link href="https://manual.arkr.ca/02-hardware-architecture/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>Clock</title>
      <link>https://manual.arkr.ca/clock.html</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      <guid>https://manual.arkr.ca/clock.html</guid>
      <description>&lt;p&gt;Oscillators, quartz crystals, frequency (Hz), clock cycles, overclocking.&lt;/p&gt;</description>
    </item>
    <item>
      <title>Memory Elements</title>
      <link>https://manual.arkr.ca/memory-elements.html</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      <guid>https://manual.arkr.ca/memory-elements.html</guid>
      <description>&lt;p&gt;Feedback loops, SR Latch, D Flip-Flop, storing a bit of state.&lt;/p&gt;</description>
    </item>
    <item>
      <title>Registers</title>
      <link>https://manual.arkr.ca/registers.html</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      <guid>https://manual.arkr.ca/registers.html</guid>
      <description>&lt;p&gt;Accumulators, Program Counter (PC), Instruction Register (IR), Stack Pointer.&lt;/p&gt;</description>
    </item>
    <item>
      <title>CPU</title>
      <link>https://manual.arkr.ca/cpu.html</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      <guid>https://manual.arkr.ca/cpu.html</guid>
      <description>&lt;p&gt;The Von Neumann architecture, Control Unit (CU), ALU, data paths.&lt;/p&gt;</description>
    </item>
    <item>
      <title>Instruction Cycle</title>
      <link>https://manual.arkr.ca/instruction-cycle.html</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      <guid>https://manual.arkr.ca/instruction-cycle.html</guid>
      <description>&lt;p&gt;Fetch, Decode, Execute, Store, the role of the clock.&lt;/p&gt;</description>
    </item>
    <item>
      <title>RAM</title>
      <link>https://manual.arkr.ca/ram.html</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      <guid>https://manual.arkr.ca/ram.html</guid>
      <description>&lt;p&gt;Static RAM (SRAM) vs. Dynamic RAM (DRAM), capacitors, refresh cycles, volatility.&lt;/p&gt;</description>
    </item>
    <item>
      <title>Memory Hierarchy</title>
      <link>https://manual.arkr.ca/memory-hierarchy.html</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      <guid>https://manual.arkr.ca/memory-hierarchy.html</guid>
      <description>&lt;p&gt;Registers vs. L1/L2/L3 Cache vs. RAM vs. Disk, latency numbers everyone should know.&lt;/p&gt;</description>
    </item>
    <item>
      <title>Bus</title>
      <link>https://manual.arkr.ca/bus.html</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      <guid>https://manual.arkr.ca/bus.html</guid>
      <description>&lt;p&gt;Address bus, Data bus, Control bus, bus width (32-bit vs 64-bit), bandwidth.&lt;/p&gt;</description>
    </item>
    <item>
      <title>HDD Storage</title>
      <link>https://manual.arkr.ca/hdd-storage.html</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      <guid>https://manual.arkr.ca/hdd-storage.html</guid>
      <description>&lt;p&gt;Magnetic platters, seek time, rotational latency, fragmentation.&lt;/p&gt;</description>
    </item>
    <item>
      <title>SSD Storage</title>
      <link>https://manual.arkr.ca/ssd-storage.html</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      <guid>https://manual.arkr.ca/ssd-storage.html</guid>
      <description>&lt;p&gt;NAND flash, floating gate transistors, wear leveling, NVMe vs. SATA.&lt;/p&gt;</description>
    </item>
    <item>
      <title>I/O Mechanisms</title>
      <link>https://manual.arkr.ca/io-mechanisms.html</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      <guid>https://manual.arkr.ca/io-mechanisms.html</guid>
      <description>&lt;p&gt;Polling vs. Interrupts, Direct Memory Access (DMA), memory-mapped I/O.&lt;/p&gt;</description>
    </item>
    <item>
      <title>GPU</title>
      <link>https://manual.arkr.ca/gpu.html</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      <guid>https://manual.arkr.ca/gpu.html</guid>
      <description>&lt;p&gt;SIMD architecture, cores vs. threads, shaders, the graphics pipeline, CUDA cores.&lt;/p&gt;</description>
    </item>
    <item>
      <title>Mooreâ€™s Law</title>
      <link>https://manual.arkr.ca/moores-law.html</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      <guid>https://manual.arkr.ca/moores-law.html</guid>
      <description>&lt;p&gt;Transistor density, Dennard scaling, thermal walls, the shift to multi-core.&lt;/p&gt;</description>
    </item>
    <item>
      <title>Data Centers</title>
      <link>https://manual.arkr.ca/data-centers.html</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      <guid>https://manual.arkr.ca/data-centers.html</guid>
      <description>&lt;p&gt;Rack architecture, cooling systems, power redundancy, the physical internet.&lt;/p&gt;</description>
    </item>
    <item>
      <title>Quantum Computing</title>
      <link>https://manual.arkr.ca/quantum-computing.html</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      <guid>https://manual.arkr.ca/quantum-computing.html</guid>
      <description>&lt;p&gt;Qubits, superposition, entanglement, quantum logic gates, potential vs. reality.&lt;/p&gt;</description>
    </item>
  </channel>
</rss>
