Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Aug 22 18:04:38 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file IIR1stOrder_test_control_sets_placed.rpt
| Design       : IIR1stOrder_test
| Device       : xc7k160t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    73 |
| Unused register locations in slices containing registers |   389 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             462 |          183 |
| No           | No                    | Yes                    |              98 |           42 |
| No           | Yes                   | No                     |             613 |          166 |
| Yes          | No                    | No                     |             639 |          201 |
| Yes          | No                    | Yes                    |              93 |           32 |
| Yes          | Yes                   | No                     |             442 |          138 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+-------------------------------------------+-------------------------------------------------------+------------------+----------------+
|                      Clock Signal                     |               Enable Signal               |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+-------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  DAC0/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0     |                                           | startup_reset/rst_in                                  |                1 |              1 |
|  ADC/LTC2195_SPI_inst/spi_clk                         |                                           | ADC/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0      |                1 |              1 |
|  DAC0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0   |                                           | DAC0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0    |                1 |              1 |
|  DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0 |                                           | DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0  |                1 |              1 |
|  DAC0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0 |                                           | DAC0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0  |                1 |              1 |
|  ADC/LTC2195_SPI_inst/spi_clk                         | ADC/LTC2195_SPI_inst/data_out[6]_i_1_n_0  | ADC/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0      |                1 |              1 |
|  DAC0/AD_9783_SPI_inst/spi_clk                        |                                           | DAC0/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0      |                1 |              1 |
|  ADC/LTC2195_SPI_inst/spi_clk                         | ADC/LTC2195_SPI_inst/data_out[6]_i_1_n_0  | ADC/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0      |                1 |              1 |
|  DAC0/AD_9783_SPI_inst/spi_clk                        |                                           | DAC0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0    |                1 |              1 |
|  DAC0/AD_9783_SPI_inst/spi_clk                        |                                           | DAC0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0  |                1 |              1 |
|  DAC0/AD_9783_SPI_inst/spi_clk                        |                                           | startup_reset/rst_in                                  |                1 |              1 |
|  ADC/LTC2195_SPI_inst/spi_clk                         |                                           | startup_reset/rst_in                                  |                1 |              1 |
|  DAC0/AD_9783_SPI_inst/spi_clk                        | DAC0/AD_9783_SPI_inst/spi_sdo_out2_out    |                                                       |                1 |              1 |
|  ADC/LTC2195_SPI_inst/spi_clk                         | ADC/LTC2195_SPI_inst/spi_sck_out3_out     |                                                       |                1 |              1 |
|  ADC/LTC2195_SPI_inst/spi_clk                         | ADC/LTC2195_SPI_inst/spi_sdo_out2_out     |                                                       |                1 |              1 |
|  ADC/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0      |                                           | startup_reset/rst_in                                  |                1 |              1 |
|  DAC0/AD_9783_SPI_inst/spi_clk                        | DAC0/AD_9783_SPI_inst/data_out[9]_i_1_n_0 | DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0    |                1 |              1 |
|  DAC0/AD_9783_SPI_inst/spi_clk                        | DAC0/AD_9783_SPI_inst/data_out[9]_i_1_n_0 | DAC0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0    |                1 |              1 |
|  clk_in                                               | DAC0/rst_out1_out                         |                                                       |                1 |              1 |
|  DAC1/AD_9783_SPI_inst/spi_clk                        |                                           | DAC1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0      |                1 |              1 |
|  DAC0/AD_9783_SPI_inst/spi_clk                        | DAC0/AD_9783_SPI_inst/data_out[9]_i_1_n_0 | DAC0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0  |                1 |              1 |
|  DAC0/AD_9783_SPI_inst/spi_clk                        | DAC0/AD_9783_SPI_inst/spi_sck_out3_out    |                                                       |                1 |              1 |
|  DAC0/AD_9783_SPI_inst/spi_clk                        | DAC0/AD_9783_SPI_inst/spi_scs_out4_out    |                                                       |                1 |              1 |
|  ADC/LTC2195_SPI_inst/spi_clk                         |                                           | ADC/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0       |                1 |              1 |
|  clk_in                                               | DAC1/rst_out1_out                         |                                                       |                1 |              1 |
|  ADC/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0     |                                           | ADC/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0      |                1 |              1 |
|  DAC1/AD_9783_SPI_inst/spi_clk                        |                                           | startup_reset/rst_in                                  |                1 |              1 |
|  ADC/LTC2195_SPI_inst/spi_clk                         |                                           | ADC/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0      |                1 |              1 |
|  DAC1/AD_9783_SPI_inst/spi_clk                        | DAC1/AD_9783_SPI_inst/spi_scs_out4_out    |                                                       |                1 |              1 |
|  DAC1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0     |                                           | startup_reset/rst_in                                  |                1 |              1 |
|  ADC/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0     |                                           | ADC/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0      |                1 |              1 |
|  ADC/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0     |                                           | ADC/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0      |                1 |              1 |
|  DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0   |                                           | DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0    |                1 |              2 |
|  DAC0/AD_9783_SPI_inst/spi_clk                        | DAC0/AD_9783_SPI_inst/data_out[9]_i_1_n_0 |                                                       |                2 |              2 |
|  ADC/LTC2195_SPI_inst/spi_clk                         |                                           | ADC/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0      |                1 |              2 |
|  ADC/LTC2195_SPI_inst/spi_clk                         | ADC/LTC2195_SPI_inst/spi_scs_out4_out     |                                                       |                1 |              2 |
|  deser[0].shift_reg_ff_i_1__0_n_0                     |                                           |                                                       |                1 |              2 |
|  ADC/LTC2195_SPI_inst/spi_clk                         | ADC/LTC2195_SPI_inst/data_out[6]_i_1_n_0  | ADC/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0      |                1 |              2 |
|  DAC0/AD_9783_SPI_inst/spi_clk                        |                                           | DAC0/AD_9783_SPI_inst/state_f[2]_i_2_n_0              |                2 |              3 |
|  DAC0/AD_9783_SPI_inst/spi_clk                        |                                           | DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0    |                2 |              3 |
|  DAC1/AD_9783_SPI_inst/spi_clk                        |                                           | DAC1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0           |                1 |              3 |
|  ADC/LTC2195_SPI_inst/spi_clk                         |                                           | ADC/LTC2195_SPI_inst/state_f[2]_i_2_n_0               |                1 |              3 |
|  DAC0/AD_9783_SPI_inst/spi_clk                        | DAC0/AD_9783_SPI_inst/data_out[9]_i_1_n_0 | DAC0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0    |                2 |              4 |
|  DAC0/AD_9783_SPI_inst/spi_clk                        | DAC0/AD_9783_SPI_inst/data_out[9]_i_1_n_0 | DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0  |                2 |              4 |
|  ADC/LTC2195_SPI_inst/spi_clk                         | ADC/LTC2195_SPI_inst/data_out[6]_i_1_n_0  |                                                       |                2 |              4 |
|  DAC0/AD_9783_SPI_inst/spi_clk                        | DAC0/AD_9783_SPI_inst/data_out[9]_i_1_n_0 | DAC0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0  |                1 |              4 |
|  clk_in                                               | DAC0/spi_data[15]_i_1_n_0                 |                                                       |                2 |              4 |
|  ADC/clk_div                                          |                                           | startup_reset/rst_in                                  |                1 |              4 |
|  DAC0/AD_9783_SPI_inst/spi_clk                        | DAC0/AD_9783_SPI_inst/data_out[9]_i_1_n_0 | DAC0/AD_9783_SPI_inst/state_f[2]_i_2_n_0              |                2 |              6 |
|  ADC/clk_div                                          | ADC/counter[1]_i_1_n_0                    | startup_reset/rst_in                                  |                4 |              6 |
|  clk_in                                               |                                           | new_param_deser1/deser_clk_origin/counter[8]_i_1_n_0  |                2 |              6 |
|  clk_in                                               | DAC1/counter_f                            | startup_reset/rst_in                                  |                2 |              8 |
|  ADC/LTC2195_SPI_inst/spi_clk                         | ADC/LTC2195_SPI_inst/data_out[6]_i_1_n_0  | ADC/LTC2195_SPI_inst/state_f[2]_i_2_n_0               |                3 |              8 |
|  clk_in                                               | ADC/counter_f                             | startup_reset/rst_in                                  |                2 |              8 |
|  clk_in                                               | DAC0/counter_f                            | startup_reset/rst_in                                  |                3 |              8 |
|  DAC0/AD_9783_SPI_inst/spi_clk                        | DAC0/AD_9783_SPI_inst/counter_f           | startup_reset/rst_in                                  |                3 |             12 |
|  ADC/LTC2195_SPI_inst/spi_clk                         | ADC/LTC2195_SPI_inst/counter_f            | startup_reset/rst_in                                  |                3 |             12 |
|  DAC1/AD_9783_SPI_inst/spi_clk                        | DAC1/AD_9783_SPI_inst/counter_f           | startup_reset/rst_in                                  |                3 |             12 |
|  clk_in                                               |                                           | new_param_deser1/deser_clk_origin/counter[26]_i_1_n_0 |                6 |             20 |
|  deser[0].shift_reg_ff_i_1__0_n_0                     |                                           | new_param_deser1/counter                              |                5 |             20 |
|  clk_in                                               | startup_reset/counter[0]_i_1__4_n_0       |                                                       |                8 |             30 |
|  DAC1/clkD                                            |                                           |                                                       |               18 |             32 |
|  DAC0/clkD                                            |                                           |                                                       |                8 |             32 |
|  clk_in                                               | relock2_on                                |                                                       |               12 |             43 |
|  clk_in                                               | relock1_on                                |                                                       |               13 |             50 |
|  clk_in                                               |                                           | startup_reset/rst_in                                  |               25 |             74 |
|  clk_in                                               |                                           |                                                       |               51 |            122 |
|  clk_in                                               | new_param_deser1/E[0]                     |                                                       |               72 |            241 |
| ~serial_trig_out_OBUF_BUFG                            | new_param_deser1/E[0]                     |                                                       |               83 |            258 |
| ~serial_trig_out_OBUF_BUFG                            |                                           |                                                       |              105 |            274 |
|  clk_in                                               |                                           | relock1_on                                            |               69 |            276 |
|  clk_in                                               |                                           | relock2_on                                            |               73 |            276 |
|  deser[0].shift_reg_ff_i_1__0_n_0                     | serial_trig_out_OBUF_BUFG                 | startup_reset/rst_in                                  |              134 |            436 |
+-------------------------------------------------------+-------------------------------------------+-------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    32 |
| 2      |                     6 |
| 3      |                     4 |
| 4      |                     6 |
| 6      |                     3 |
| 8      |                     4 |
| 12     |                     3 |
| 16+    |                    15 |
+--------+-----------------------+


