--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:30.1-77.10" *)
+(* top =  1  *)
 module simple_struct(a1, b1, c1, a2, b2, c2, a3, b3, c3, out1, out2, out3);
 (* src = "dut.sv:31.25-31.27" *)
 input [7:0] a1;
@@ -47,20 +47,14 @@
 (* src = "dut.sv:42.22-42.26" *)
 (* wiretype = "\\data_bus_16bit_t" *)
 wire [47:0] bus3;
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:60.20-63.6" *)
 submodule_8bit inst1 (
 .bus({ a1, b1, c1 }),
 .out(out1)
 );
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:66.20-69.6" *)
 submodule_8bit inst2 (
 .bus({ a2, b2, c2 }),
 .out(out2)
 );
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:72.21-75.6" *)
 submodule_16bit inst3 (
 .bus({ a3, b3, c3 }),
 .out(out3)
@@ -70,14 +64,13 @@
 assign bus1 = { a1, b1, c1 };
 endmodule
 (* src = "dut.sv:22.1-28.10" *)
-module submodule_16bit(out, bus);
-(* src = "dut.sv:24.25-24.28" *)
-output [15:0] out;
-wire [15:0] out;
+module submodule_16bit(bus, out);
 (* src = "dut.sv:23.29-23.32" *)
-(* wiretype = "\\data_bus_16bit_t" *)
 input [47:0] bus;
 wire [47:0] bus;
+(* src = "dut.sv:24.25-24.28" *)
+output [15:0] out;
+wire [15:0] out;
 wire _00_;
 wire _01_;
 wire _02_;
@@ -256,14 +249,13 @@
 );
 endmodule
 (* src = "dut.sv:14.1-20.10" *)
-module submodule_8bit(out, bus);
-(* src = "dut.sv:16.24-16.27" *)
-output [7:0] out;
-wire [7:0] out;
+module submodule_8bit(bus, out);
 (* src = "dut.sv:15.28-15.31" *)
-(* wiretype = "\\data_bus_8bit_t" *)
 input [23:0] bus;
 wire [23:0] bus;
+(* src = "dut.sv:16.24-16.27" *)
+output [7:0] out;
+wire [7:0] out;
 wire _00_;
 wire _01_;
 wire _02_;
