Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Nov 28 18:03:39 2019
| Host         : Lenovo-Ideapad running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file pwm_model_wrapper_timing_summary_routed.rpt -pb pwm_model_wrapper_timing_summary_routed.pb -rpx pwm_model_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_model_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.627        0.000                      0                   10        0.197        0.000                      0                   10        3.500        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.627        0.000                      0                   10        0.197        0.000                      0                   10        3.500        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 pwm_model_i/counter_10/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_model_i/counter_10/U0/count_sig_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.766ns (35.375%)  route 1.399ns (64.625%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 10.680 - 8.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          1.678     3.129    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.518     3.647 r  pwm_model_i/counter_10/U0/count_sig_reg[1]/Q
                         net (fo=8, routed)           0.817     4.464    pwm_model_i/counter_10/U0/out[1]
    SLICE_X113Y95        LUT6 (Prop_lut6_I2_O)        0.124     4.588 r  pwm_model_i/counter_10/U0/count_sig[9]_i_2/O
                         net (fo=4, routed)           0.582     5.170    pwm_model_i/counter_10/U0/count_sig[9]_i_2_n_0
    SLICE_X113Y95        LUT4 (Prop_lut4_I1_O)        0.124     5.294 r  pwm_model_i/counter_10/U0/count_sig[8]_i_1/O
                         net (fo=1, routed)           0.000     5.294    pwm_model_i/counter_10/U0/plusOp[8]
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          1.300    10.680    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[8]/C
                         clock pessimism              0.245    10.925    
                         clock uncertainty           -0.035    10.890    
    SLICE_X113Y95        FDRE (Setup_fdre_C_D)        0.031    10.921    pwm_model_i/counter_10/U0/count_sig_reg[8]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -5.294    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 pwm_model_i/counter_10/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_model_i/counter_10/U0/count_sig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.792ns (36.142%)  route 1.399ns (63.858%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 10.680 - 8.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          1.678     3.129    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.518     3.647 r  pwm_model_i/counter_10/U0/count_sig_reg[1]/Q
                         net (fo=8, routed)           0.817     4.464    pwm_model_i/counter_10/U0/out[1]
    SLICE_X113Y95        LUT6 (Prop_lut6_I2_O)        0.124     4.588 r  pwm_model_i/counter_10/U0/count_sig[9]_i_2/O
                         net (fo=4, routed)           0.582     5.170    pwm_model_i/counter_10/U0/count_sig[9]_i_2_n_0
    SLICE_X113Y95        LUT5 (Prop_lut5_I1_O)        0.150     5.320 r  pwm_model_i/counter_10/U0/count_sig[9]_i_1/O
                         net (fo=1, routed)           0.000     5.320    pwm_model_i/counter_10/U0/plusOp[9]
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          1.300    10.680    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[9]/C
                         clock pessimism              0.245    10.925    
                         clock uncertainty           -0.035    10.890    
    SLICE_X113Y95        FDRE (Setup_fdre_C_D)        0.075    10.965    pwm_model_i/counter_10/U0/count_sig_reg[9]
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                          -5.320    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 pwm_model_i/counter_10/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_model_i/counter_10/U0/count_sig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.766ns (38.389%)  route 1.229ns (61.611%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 10.680 - 8.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          1.678     3.129    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.518     3.647 r  pwm_model_i/counter_10/U0/count_sig_reg[1]/Q
                         net (fo=8, routed)           0.817     4.464    pwm_model_i/counter_10/U0/out[1]
    SLICE_X113Y95        LUT6 (Prop_lut6_I2_O)        0.124     4.588 r  pwm_model_i/counter_10/U0/count_sig[9]_i_2/O
                         net (fo=4, routed)           0.412     5.000    pwm_model_i/counter_10/U0/count_sig[9]_i_2_n_0
    SLICE_X113Y95        LUT2 (Prop_lut2_I0_O)        0.124     5.124 r  pwm_model_i/counter_10/U0/count_sig[6]_i_1/O
                         net (fo=1, routed)           0.000     5.124    pwm_model_i/counter_10/U0/plusOp[6]
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          1.300    10.680    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[6]/C
                         clock pessimism              0.245    10.925    
                         clock uncertainty           -0.035    10.890    
    SLICE_X113Y95        FDRE (Setup_fdre_C_D)        0.029    10.919    pwm_model_i/counter_10/U0/count_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         10.919    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 pwm_model_i/counter_10/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_model_i/counter_10/U0/count_sig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.760ns (38.203%)  route 1.229ns (61.797%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 10.680 - 8.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          1.678     3.129    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.518     3.647 r  pwm_model_i/counter_10/U0/count_sig_reg[1]/Q
                         net (fo=8, routed)           0.817     4.464    pwm_model_i/counter_10/U0/out[1]
    SLICE_X113Y95        LUT6 (Prop_lut6_I2_O)        0.124     4.588 r  pwm_model_i/counter_10/U0/count_sig[9]_i_2/O
                         net (fo=4, routed)           0.412     5.000    pwm_model_i/counter_10/U0/count_sig[9]_i_2_n_0
    SLICE_X113Y95        LUT3 (Prop_lut3_I0_O)        0.118     5.118 r  pwm_model_i/counter_10/U0/count_sig[7]_i_1/O
                         net (fo=1, routed)           0.000     5.118    pwm_model_i/counter_10/U0/plusOp[7]
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          1.300    10.680    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[7]/C
                         clock pessimism              0.245    10.925    
                         clock uncertainty           -0.035    10.890    
    SLICE_X113Y95        FDRE (Setup_fdre_C_D)        0.075    10.965    pwm_model_i/counter_10/U0/count_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                          -5.118    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 pwm_model_i/counter_10/U0/count_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_model_i/counter_10/U0/count_sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.799ns (42.068%)  route 1.100ns (57.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 10.815 - 8.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          1.678     3.129    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.478     3.607 r  pwm_model_i/counter_10/U0/count_sig_reg[2]/Q
                         net (fo=6, routed)           1.100     4.707    pwm_model_i/counter_10/U0/out[2]
    SLICE_X112Y94        LUT3 (Prop_lut3_I2_O)        0.321     5.028 r  pwm_model_i/counter_10/U0/count_sig[2]_i_1/O
                         net (fo=1, routed)           0.000     5.028    pwm_model_i/counter_10/U0/plusOp[2]
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          1.435    10.815    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[2]/C
                         clock pessimism              0.313    11.129    
                         clock uncertainty           -0.035    11.093    
    SLICE_X112Y94        FDRE (Setup_fdre_C_D)        0.118    11.211    pwm_model_i/counter_10/U0/count_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         11.211    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 pwm_model_i/counter_10/U0/count_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_model_i/counter_10/U0/count_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.773ns (46.642%)  route 0.884ns (53.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 10.815 - 8.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          1.678     3.129    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.478     3.607 r  pwm_model_i/counter_10/U0/count_sig_reg[2]/Q
                         net (fo=6, routed)           0.884     4.491    pwm_model_i/counter_10/U0/out[2]
    SLICE_X113Y94        LUT4 (Prop_lut4_I2_O)        0.295     4.786 r  pwm_model_i/counter_10/U0/count_sig[3]_i_1/O
                         net (fo=1, routed)           0.000     4.786    pwm_model_i/counter_10/U0/plusOp[3]
    SLICE_X113Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          1.435    10.815    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X113Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[3]/C
                         clock pessimism              0.291    11.107    
                         clock uncertainty           -0.035    11.071    
    SLICE_X113Y94        FDRE (Setup_fdre_C_D)        0.029    11.100    pwm_model_i/counter_10/U0/count_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         11.100    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 pwm_model_i/counter_10/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_model_i/counter_10/U0/count_sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.642ns (43.843%)  route 0.822ns (56.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 10.680 - 8.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          1.678     3.129    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.518     3.647 r  pwm_model_i/counter_10/U0/count_sig_reg[1]/Q
                         net (fo=8, routed)           0.822     4.469    pwm_model_i/counter_10/U0/out[1]
    SLICE_X113Y95        LUT6 (Prop_lut6_I1_O)        0.124     4.593 r  pwm_model_i/counter_10/U0/count_sig[5]_i_1/O
                         net (fo=1, routed)           0.000     4.593    pwm_model_i/counter_10/U0/plusOp[5]
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          1.300    10.680    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[5]/C
                         clock pessimism              0.245    10.925    
                         clock uncertainty           -0.035    10.890    
    SLICE_X113Y95        FDRE (Setup_fdre_C_D)        0.031    10.921    pwm_model_i/counter_10/U0/count_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 pwm_model_i/counter_10/U0/count_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_model_i/counter_10/U0/count_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.801ns (47.528%)  route 0.884ns (52.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 10.815 - 8.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          1.678     3.129    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.478     3.607 r  pwm_model_i/counter_10/U0/count_sig_reg[2]/Q
                         net (fo=6, routed)           0.884     4.491    pwm_model_i/counter_10/U0/out[2]
    SLICE_X113Y94        LUT5 (Prop_lut5_I0_O)        0.323     4.814 r  pwm_model_i/counter_10/U0/count_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     4.814    pwm_model_i/counter_10/U0/plusOp[4]
    SLICE_X113Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          1.435    10.815    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X113Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[4]/C
                         clock pessimism              0.291    11.107    
                         clock uncertainty           -0.035    11.071    
    SLICE_X113Y94        FDRE (Setup_fdre_C_D)        0.075    11.146    pwm_model_i/counter_10/U0/count_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         11.146    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 pwm_model_i/counter_10/U0/count_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_model_i/counter_10/U0/count_sig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.642ns (48.002%)  route 0.695ns (51.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 10.815 - 8.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          1.678     3.129    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.518     3.647 r  pwm_model_i/counter_10/U0/count_sig_reg[0]/Q
                         net (fo=9, routed)           0.695     4.342    pwm_model_i/counter_10/U0/out[0]
    SLICE_X112Y94        LUT2 (Prop_lut2_I0_O)        0.124     4.466 r  pwm_model_i/counter_10/U0/count_sig[1]_i_1/O
                         net (fo=1, routed)           0.000     4.466    pwm_model_i/counter_10/U0/plusOp[1]
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          1.435    10.815    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[1]/C
                         clock pessimism              0.313    11.129    
                         clock uncertainty           -0.035    11.093    
    SLICE_X112Y94        FDRE (Setup_fdre_C_D)        0.077    11.170    pwm_model_i/counter_10/U0/count_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 pwm_model_i/counter_10/U0/count_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_model_i/counter_10/U0/count_sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.642ns (48.291%)  route 0.687ns (51.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 10.815 - 8.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          1.678     3.129    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.518     3.647 f  pwm_model_i/counter_10/U0/count_sig_reg[0]/Q
                         net (fo=9, routed)           0.687     4.334    pwm_model_i/counter_10/U0/out[0]
    SLICE_X112Y94        LUT1 (Prop_lut1_I0_O)        0.124     4.458 r  pwm_model_i/counter_10/U0/count_sig[0]_i_1/O
                         net (fo=1, routed)           0.000     4.458    pwm_model_i/counter_10/U0/plusOp[0]
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          1.435    10.815    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[0]/C
                         clock pessimism              0.313    11.129    
                         clock uncertainty           -0.035    11.093    
    SLICE_X112Y94        FDRE (Setup_fdre_C_D)        0.081    11.174    pwm_model_i/counter_10/U0/count_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         11.174    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                  6.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 pwm_model_i/counter_10/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_model_i/counter_10/U0/count_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          0.700     0.919    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     1.083 r  pwm_model_i/counter_10/U0/count_sig_reg[1]/Q
                         net (fo=8, routed)           0.105     1.188    pwm_model_i/counter_10/U0/out[1]
    SLICE_X113Y94        LUT5 (Prop_lut5_I2_O)        0.048     1.236 r  pwm_model_i/counter_10/U0/count_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     1.236    pwm_model_i/counter_10/U0/plusOp[4]
    SLICE_X113Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          0.820     1.226    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X113Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[4]/C
                         clock pessimism             -0.295     0.932    
    SLICE_X113Y94        FDRE (Hold_fdre_C_D)         0.107     1.039    pwm_model_i/counter_10/U0/count_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 pwm_model_i/counter_10/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_model_i/counter_10/U0/count_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          0.700     0.919    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     1.083 r  pwm_model_i/counter_10/U0/count_sig_reg[1]/Q
                         net (fo=8, routed)           0.105     1.188    pwm_model_i/counter_10/U0/out[1]
    SLICE_X113Y94        LUT4 (Prop_lut4_I0_O)        0.045     1.233 r  pwm_model_i/counter_10/U0/count_sig[3]_i_1/O
                         net (fo=1, routed)           0.000     1.233    pwm_model_i/counter_10/U0/plusOp[3]
    SLICE_X113Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          0.820     1.226    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X113Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[3]/C
                         clock pessimism             -0.295     0.932    
    SLICE_X113Y94        FDRE (Hold_fdre_C_D)         0.091     1.023    pwm_model_i/counter_10/U0/count_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 pwm_model_i/counter_10/U0/count_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_model_i/counter_10/U0/count_sig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.847ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          0.629     0.847    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDRE (Prop_fdre_C_Q)         0.141     0.988 r  pwm_model_i/counter_10/U0/count_sig_reg[6]/Q
                         net (fo=5, routed)           0.178     1.167    pwm_model_i/counter_10/U0/out[6]
    SLICE_X113Y95        LUT3 (Prop_lut3_I1_O)        0.042     1.209 r  pwm_model_i/counter_10/U0/count_sig[7]_i_1/O
                         net (fo=1, routed)           0.000     1.209    pwm_model_i/counter_10/U0/plusOp[7]
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          0.739     1.145    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[7]/C
                         clock pessimism             -0.298     0.847    
    SLICE_X113Y95        FDRE (Hold_fdre_C_D)         0.107     0.954    pwm_model_i/counter_10/U0/count_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 pwm_model_i/counter_10/U0/count_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_model_i/counter_10/U0/count_sig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.506%)  route 0.180ns (49.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.847ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          0.629     0.847    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDRE (Prop_fdre_C_Q)         0.141     0.988 r  pwm_model_i/counter_10/U0/count_sig_reg[6]/Q
                         net (fo=5, routed)           0.180     1.169    pwm_model_i/counter_10/U0/out[6]
    SLICE_X113Y95        LUT5 (Prop_lut5_I2_O)        0.043     1.212 r  pwm_model_i/counter_10/U0/count_sig[9]_i_1/O
                         net (fo=1, routed)           0.000     1.212    pwm_model_i/counter_10/U0/plusOp[9]
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          0.739     1.145    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[9]/C
                         clock pessimism             -0.298     0.847    
    SLICE_X113Y95        FDRE (Hold_fdre_C_D)         0.107     0.954    pwm_model_i/counter_10/U0/count_sig_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pwm_model_i/counter_10/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_model_i/counter_10/U0/count_sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          0.700     0.919    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     1.083 r  pwm_model_i/counter_10/U0/count_sig_reg[1]/Q
                         net (fo=8, routed)           0.186     1.269    pwm_model_i/counter_10/U0/out[1]
    SLICE_X112Y94        LUT3 (Prop_lut3_I1_O)        0.043     1.312 r  pwm_model_i/counter_10/U0/count_sig[2]_i_1/O
                         net (fo=1, routed)           0.000     1.312    pwm_model_i/counter_10/U0/plusOp[2]
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          0.820     1.226    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[2]/C
                         clock pessimism             -0.308     0.919    
    SLICE_X112Y94        FDRE (Hold_fdre_C_D)         0.131     1.050    pwm_model_i/counter_10/U0/count_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 pwm_model_i/counter_10/U0/count_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_model_i/counter_10/U0/count_sig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.055%)  route 0.178ns (48.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.847ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          0.629     0.847    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDRE (Prop_fdre_C_Q)         0.141     0.988 r  pwm_model_i/counter_10/U0/count_sig_reg[6]/Q
                         net (fo=5, routed)           0.178     1.167    pwm_model_i/counter_10/U0/out[6]
    SLICE_X113Y95        LUT2 (Prop_lut2_I1_O)        0.045     1.212 r  pwm_model_i/counter_10/U0/count_sig[6]_i_1/O
                         net (fo=1, routed)           0.000     1.212    pwm_model_i/counter_10/U0/plusOp[6]
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          0.739     1.145    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[6]/C
                         clock pessimism             -0.298     0.847    
    SLICE_X113Y95        FDRE (Hold_fdre_C_D)         0.091     0.938    pwm_model_i/counter_10/U0/count_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 pwm_model_i/counter_10/U0/count_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_model_i/counter_10/U0/count_sig_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.776%)  route 0.180ns (49.224%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.847ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          0.629     0.847    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDRE (Prop_fdre_C_Q)         0.141     0.988 r  pwm_model_i/counter_10/U0/count_sig_reg[6]/Q
                         net (fo=5, routed)           0.180     1.169    pwm_model_i/counter_10/U0/out[6]
    SLICE_X113Y95        LUT4 (Prop_lut4_I0_O)        0.045     1.214 r  pwm_model_i/counter_10/U0/count_sig[8]_i_1/O
                         net (fo=1, routed)           0.000     1.214    pwm_model_i/counter_10/U0/plusOp[8]
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          0.739     1.145    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[8]/C
                         clock pessimism             -0.298     0.847    
    SLICE_X113Y95        FDRE (Hold_fdre_C_D)         0.092     0.939    pwm_model_i/counter_10/U0/count_sig_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 pwm_model_i/counter_10/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_model_i/counter_10/U0/count_sig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          0.700     0.919    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     1.083 r  pwm_model_i/counter_10/U0/count_sig_reg[1]/Q
                         net (fo=8, routed)           0.186     1.269    pwm_model_i/counter_10/U0/out[1]
    SLICE_X112Y94        LUT2 (Prop_lut2_I1_O)        0.045     1.314 r  pwm_model_i/counter_10/U0/count_sig[1]_i_1/O
                         net (fo=1, routed)           0.000     1.314    pwm_model_i/counter_10/U0/plusOp[1]
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          0.820     1.226    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[1]/C
                         clock pessimism             -0.308     0.919    
    SLICE_X112Y94        FDRE (Hold_fdre_C_D)         0.120     1.039    pwm_model_i/counter_10/U0/count_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 pwm_model_i/counter_10/U0/count_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_model_i/counter_10/U0/count_sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.246ns (65.487%)  route 0.130ns (34.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          0.700     0.919    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.148     1.067 r  pwm_model_i/counter_10/U0/count_sig_reg[2]/Q
                         net (fo=6, routed)           0.130     1.197    pwm_model_i/counter_10/U0/out[2]
    SLICE_X113Y95        LUT6 (Prop_lut6_I3_O)        0.098     1.295 r  pwm_model_i/counter_10/U0/count_sig[5]_i_1/O
                         net (fo=1, routed)           0.000     1.295    pwm_model_i/counter_10/U0/plusOp[5]
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          0.739     1.145    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X113Y95        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[5]/C
                         clock pessimism             -0.275     0.870    
    SLICE_X113Y95        FDRE (Hold_fdre_C_D)         0.092     0.962    pwm_model_i/counter_10/U0/count_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 pwm_model_i/counter_10/U0/count_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_model_i/counter_10/U0/count_sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.000%)  route 0.255ns (55.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          0.700     0.919    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     1.083 f  pwm_model_i/counter_10/U0/count_sig_reg[0]/Q
                         net (fo=9, routed)           0.255     1.338    pwm_model_i/counter_10/U0/out[0]
    SLICE_X112Y94        LUT1 (Prop_lut1_I0_O)        0.045     1.383 r  pwm_model_i/counter_10/U0/count_sig[0]_i_1/O
                         net (fo=1, routed)           0.000     1.383    pwm_model_i/counter_10/U0/plusOp[0]
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=10, routed)          0.820     1.226    pwm_model_i/counter_10/U0/sys_clk
    SLICE_X112Y94        FDRE                                         r  pwm_model_i/counter_10/U0/count_sig_reg[0]/C
                         clock pessimism             -0.308     0.919    
    SLICE_X112Y94        FDRE (Hold_fdre_C_D)         0.121     1.040    pwm_model_i/counter_10/U0/count_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y94  pwm_model_i/counter_10/U0/count_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y94  pwm_model_i/counter_10/U0/count_sig_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y94  pwm_model_i/counter_10/U0/count_sig_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y94  pwm_model_i/counter_10/U0/count_sig_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y94  pwm_model_i/counter_10/U0/count_sig_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y95  pwm_model_i/counter_10/U0/count_sig_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y95  pwm_model_i/counter_10/U0/count_sig_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y95  pwm_model_i/counter_10/U0/count_sig_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y95  pwm_model_i/counter_10/U0/count_sig_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y95  pwm_model_i/counter_10/U0/count_sig_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y94  pwm_model_i/counter_10/U0/count_sig_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y94  pwm_model_i/counter_10/U0/count_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y94  pwm_model_i/counter_10/U0/count_sig_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y94  pwm_model_i/counter_10/U0/count_sig_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y94  pwm_model_i/counter_10/U0/count_sig_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y94  pwm_model_i/counter_10/U0/count_sig_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y94  pwm_model_i/counter_10/U0/count_sig_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y94  pwm_model_i/counter_10/U0/count_sig_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y94  pwm_model_i/counter_10/U0/count_sig_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y94  pwm_model_i/counter_10/U0/count_sig_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y94  pwm_model_i/counter_10/U0/count_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y94  pwm_model_i/counter_10/U0/count_sig_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y94  pwm_model_i/counter_10/U0/count_sig_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y94  pwm_model_i/counter_10/U0/count_sig_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y94  pwm_model_i/counter_10/U0/count_sig_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y94  pwm_model_i/counter_10/U0/count_sig_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y94  pwm_model_i/counter_10/U0/count_sig_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y94  pwm_model_i/counter_10/U0/count_sig_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y94  pwm_model_i/counter_10/U0/count_sig_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y94  pwm_model_i/counter_10/U0/count_sig_reg[4]/C



