<stg><name>global_memory</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="18">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="3" to="4">
<condition id="20">
<or_exp><and_exp><literal name="mem_interfaces_req_V_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="3" to="7">
<condition id="21">
<or_exp><and_exp><literal name="mem_interfaces_req_V_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="4" to="5">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="5" to="6">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="6" to="7">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="7" to="2">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %mem_interfaces_request_address), !map !47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %mem_interfaces_request_data), !map !53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([2 x i2]* %mem_interfaces_request_op_V), !map !57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %mem_interfaces_result), !map !61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([2 x i1]* %mem_interfaces_ack_V), !map !65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([2 x i1]* %mem_interfaces_req_V), !map !69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @global_memory_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
:7  %global_memory_1 = alloca [1024 x i32], align 16

]]></Node>
<StgValue><ssdm name="global_memory_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %i = phi i2 [ 0, %0 ], [ %i_1, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %exitcond1 = icmp eq i2 %i, -2

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %i_1 = add i2 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %.preheader.preheader_ifconv, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="2">
<![CDATA[
:0  %tmp = zext i2 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %mem_interfaces_req_V_1 = getelementptr [2 x i1]* %mem_interfaces_req_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="mem_interfaces_req_V_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1">
<![CDATA[
:2  %mem_interfaces_req_V_2 = load i1* %mem_interfaces_req_V_1, align 1

]]></Node>
<StgValue><ssdm name="mem_interfaces_req_V_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0">
<![CDATA[
.preheader.preheader_ifconv:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1">
<![CDATA[
:2  %mem_interfaces_req_V_2 = load i1* %mem_interfaces_req_V_1, align 1

]]></Node>
<StgValue><ssdm name="mem_interfaces_req_V_2"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %mem_interfaces_req_V_2, label %_ifconv, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="mem_interfaces_req_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:0  %mem_interfaces_reque = getelementptr [2 x i32]* %mem_interfaces_request_address, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="mem_interfaces_reque"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="mem_interfaces_req_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:1  %request_address = load i32* %mem_interfaces_reque, align 4

]]></Node>
<StgValue><ssdm name="request_address"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:1  %request_address = load i32* %mem_interfaces_reque, align 4

]]></Node>
<StgValue><ssdm name="request_address"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2  %mem_interfaces_reque_1 = getelementptr [2 x i32]* %mem_interfaces_request_data, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="mem_interfaces_reque_1"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:3  %request_data = load i32* %mem_interfaces_reque_1, align 4

]]></Node>
<StgValue><ssdm name="request_data"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %mem_interfaces_reque_2 = getelementptr [2 x i2]* %mem_interfaces_request_op_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="mem_interfaces_reque_2"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:5  %request_op_V = load i2* %mem_interfaces_reque_2, align 1

]]></Node>
<StgValue><ssdm name="request_op_V"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:8  %tmp_1 = sext i32 %request_address to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9  %global_memory_addr = getelementptr inbounds [1024 x i32]* %global_memory_1, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="global_memory_addr"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:10  %result_7 = load i32* %global_memory_addr, align 4

]]></Node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="38" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:3  %request_data = load i32* %mem_interfaces_reque_1, align 4

]]></Node>
<StgValue><ssdm name="request_data"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:5  %request_op_V = load i2* %mem_interfaces_reque_2, align 1

]]></Node>
<StgValue><ssdm name="request_op_V"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:10  %result_7 = load i32* %global_memory_addr, align 4

]]></Node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_6 = icmp sgt i32 %result_7, %request_data

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:14  %result_2 = select i1 %tmp_6, i32 %result_7, i32 %request_data

]]></Node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:15  %sel_tmp = icmp eq i2 %request_op_V, -1

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:16  %result_4 = select i1 %sel_tmp, i32 %result_2, i32 %result_7

]]></Node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:17  %sel_tmp2 = icmp eq i2 %request_op_V, -2

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:19  %sel_tmp4 = icmp eq i2 %request_op_V, 1

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="47" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="sel_tmp4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %result = add nsw i32 %result_7, %request_data

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="sel_tmp2" val="1"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:13  %request_data_2 = select i1 %tmp_6, i32 %request_data, i32 %result_7

]]></Node>
<StgValue><ssdm name="request_data_2"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:18  %result_5 = select i1 %sel_tmp2, i32 %request_data_2, i32 %result_4

]]></Node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:20  %result_6 = select i1 %sel_tmp4, i32 %result, i32 %result_5

]]></Node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
_ifconv:21  store i32 %result_6, i32* %global_memory_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="mem_interfaces_req_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:6  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="mem_interfaces_req_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv:7  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="mem_interfaces_req_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:22  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="mem_interfaces_req_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:23  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="mem_interfaces_req_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv:24  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="mem_interfaces_req_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:25  %mem_interfaces_resul = getelementptr [2 x i32]* %mem_interfaces_result, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="mem_interfaces_resul"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="mem_interfaces_req_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
_ifconv:26  store i32 %result_6, i32* %mem_interfaces_resul, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="mem_interfaces_req_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:27  %mem_interfaces_ack_V_1 = getelementptr [2 x i1]* %mem_interfaces_ack_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="mem_interfaces_ack_V_1"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="mem_interfaces_req_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:28  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="mem_interfaces_req_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29  store i1 false, i1* %mem_interfaces_ack_V_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="mem_interfaces_req_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:30  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="mem_interfaces_req_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:31  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="75" name="mem_interfaces_request_address" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="mem_interfaces_request_address"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="mem_interfaces_request_data" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="mem_interfaces_request_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="mem_interfaces_request_op_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="mem_interfaces_request_op_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="mem_interfaces_result" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="mem_interfaces_result"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="mem_interfaces_ack_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="mem_interfaces_ack_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="mem_interfaces_req_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="mem_interfaces_req_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="82" from="_ssdm_op_SpecBitsMap" to="StgValue_8" fromId="81" toId="8">
</dataflow>
<dataflow id="83" from="mem_interfaces_request_address" to="StgValue_8" fromId="75" toId="8">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecBitsMap" to="StgValue_9" fromId="81" toId="9">
</dataflow>
<dataflow id="85" from="mem_interfaces_request_data" to="StgValue_9" fromId="76" toId="9">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecBitsMap" to="StgValue_10" fromId="81" toId="10">
</dataflow>
<dataflow id="87" from="mem_interfaces_request_op_V" to="StgValue_10" fromId="77" toId="10">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecBitsMap" to="StgValue_11" fromId="81" toId="11">
</dataflow>
<dataflow id="89" from="mem_interfaces_result" to="StgValue_11" fromId="78" toId="11">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecBitsMap" to="StgValue_12" fromId="81" toId="12">
</dataflow>
<dataflow id="91" from="mem_interfaces_ack_V" to="StgValue_12" fromId="79" toId="12">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecBitsMap" to="StgValue_13" fromId="81" toId="13">
</dataflow>
<dataflow id="93" from="mem_interfaces_req_V" to="StgValue_13" fromId="80" toId="13">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecTopModule" to="StgValue_14" fromId="94" toId="14">
</dataflow>
<dataflow id="97" from="global_memory_str" to="StgValue_14" fromId="96" toId="14">
</dataflow>
<dataflow id="99" from="StgValue_98" to="global_memory_1" fromId="98" toId="15">
</dataflow>
<dataflow id="101" from="StgValue_100" to="i" fromId="100" toId="17">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="102" from="StgValue_16" to="i" fromId="16" toId="17">
</dataflow>
<dataflow id="103" from="i_1" to="i" fromId="20" toId="17">
<BackEdge/>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="104" from="StgValue_64" to="i" fromId="64" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="105" from="i" to="exitcond1" fromId="17" toId="18">
</dataflow>
<dataflow id="107" from="StgValue_106" to="exitcond1" fromId="106" toId="18">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="108" toId="19">
</dataflow>
<dataflow id="111" from="StgValue_110" to="empty" fromId="110" toId="19">
</dataflow>
<dataflow id="112" from="StgValue_110" to="empty" fromId="110" toId="19">
</dataflow>
<dataflow id="113" from="StgValue_110" to="empty" fromId="110" toId="19">
</dataflow>
<dataflow id="114" from="i" to="i_1" fromId="17" toId="20">
</dataflow>
<dataflow id="116" from="StgValue_115" to="i_1" fromId="115" toId="20">
</dataflow>
<dataflow id="117" from="exitcond1" to="StgValue_21" fromId="18" toId="21">
</dataflow>
<dataflow id="118" from="i" to="tmp" fromId="17" toId="22">
</dataflow>
<dataflow id="119" from="mem_interfaces_req_V" to="mem_interfaces_req_V_1" fromId="80" toId="23">
</dataflow>
<dataflow id="121" from="StgValue_120" to="mem_interfaces_req_V_1" fromId="120" toId="23">
</dataflow>
<dataflow id="122" from="tmp" to="mem_interfaces_req_V_1" fromId="22" toId="23">
</dataflow>
<dataflow id="123" from="mem_interfaces_req_V_1" to="mem_interfaces_req_V_2" fromId="23" toId="24">
</dataflow>
<dataflow id="124" from="mem_interfaces_req_V_1" to="mem_interfaces_req_V_2" fromId="23" toId="26">
</dataflow>
<dataflow id="125" from="mem_interfaces_req_V_2" to="StgValue_27" fromId="26" toId="27">
</dataflow>
<dataflow id="126" from="mem_interfaces_request_address" to="mem_interfaces_reque" fromId="75" toId="28">
</dataflow>
<dataflow id="127" from="StgValue_120" to="mem_interfaces_reque" fromId="120" toId="28">
</dataflow>
<dataflow id="128" from="tmp" to="mem_interfaces_reque" fromId="22" toId="28">
</dataflow>
<dataflow id="129" from="mem_interfaces_reque" to="request_address" fromId="28" toId="29">
</dataflow>
<dataflow id="130" from="mem_interfaces_reque" to="request_address" fromId="28" toId="30">
</dataflow>
<dataflow id="131" from="mem_interfaces_request_data" to="mem_interfaces_reque_1" fromId="76" toId="31">
</dataflow>
<dataflow id="132" from="StgValue_120" to="mem_interfaces_reque_1" fromId="120" toId="31">
</dataflow>
<dataflow id="133" from="tmp" to="mem_interfaces_reque_1" fromId="22" toId="31">
</dataflow>
<dataflow id="134" from="mem_interfaces_reque_1" to="request_data" fromId="31" toId="32">
</dataflow>
<dataflow id="135" from="mem_interfaces_request_op_V" to="mem_interfaces_reque_2" fromId="77" toId="33">
</dataflow>
<dataflow id="136" from="StgValue_120" to="mem_interfaces_reque_2" fromId="120" toId="33">
</dataflow>
<dataflow id="137" from="tmp" to="mem_interfaces_reque_2" fromId="22" toId="33">
</dataflow>
<dataflow id="138" from="mem_interfaces_reque_2" to="request_op_V" fromId="33" toId="34">
</dataflow>
<dataflow id="139" from="request_address" to="tmp_1" fromId="30" toId="35">
</dataflow>
<dataflow id="140" from="global_memory_1" to="global_memory_addr" fromId="15" toId="36">
</dataflow>
<dataflow id="141" from="StgValue_120" to="global_memory_addr" fromId="120" toId="36">
</dataflow>
<dataflow id="142" from="tmp_1" to="global_memory_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="143" from="global_memory_addr" to="result_7" fromId="36" toId="37">
</dataflow>
<dataflow id="144" from="mem_interfaces_reque_1" to="request_data" fromId="31" toId="38">
</dataflow>
<dataflow id="145" from="mem_interfaces_reque_2" to="request_op_V" fromId="33" toId="39">
</dataflow>
<dataflow id="146" from="global_memory_addr" to="result_7" fromId="36" toId="40">
</dataflow>
<dataflow id="147" from="result_7" to="tmp_6" fromId="40" toId="41">
</dataflow>
<dataflow id="148" from="request_data" to="tmp_6" fromId="38" toId="41">
</dataflow>
<dataflow id="149" from="tmp_6" to="result_2" fromId="41" toId="42">
</dataflow>
<dataflow id="150" from="result_7" to="result_2" fromId="40" toId="42">
</dataflow>
<dataflow id="151" from="request_data" to="result_2" fromId="38" toId="42">
</dataflow>
<dataflow id="152" from="request_op_V" to="sel_tmp" fromId="39" toId="43">
</dataflow>
<dataflow id="154" from="StgValue_153" to="sel_tmp" fromId="153" toId="43">
</dataflow>
<dataflow id="155" from="sel_tmp" to="result_4" fromId="43" toId="44">
</dataflow>
<dataflow id="156" from="result_2" to="result_4" fromId="42" toId="44">
</dataflow>
<dataflow id="157" from="result_7" to="result_4" fromId="40" toId="44">
</dataflow>
<dataflow id="158" from="request_op_V" to="sel_tmp2" fromId="39" toId="45">
</dataflow>
<dataflow id="159" from="StgValue_106" to="sel_tmp2" fromId="106" toId="45">
</dataflow>
<dataflow id="160" from="request_op_V" to="sel_tmp4" fromId="39" toId="46">
</dataflow>
<dataflow id="161" from="StgValue_115" to="sel_tmp4" fromId="115" toId="46">
</dataflow>
<dataflow id="162" from="result_7" to="result" fromId="40" toId="47">
</dataflow>
<dataflow id="163" from="request_data" to="result" fromId="38" toId="47">
</dataflow>
<dataflow id="164" from="tmp_6" to="request_data_2" fromId="41" toId="48">
</dataflow>
<dataflow id="165" from="request_data" to="request_data_2" fromId="38" toId="48">
</dataflow>
<dataflow id="166" from="result_7" to="request_data_2" fromId="40" toId="48">
</dataflow>
<dataflow id="167" from="sel_tmp2" to="result_5" fromId="45" toId="49">
</dataflow>
<dataflow id="168" from="request_data_2" to="result_5" fromId="48" toId="49">
</dataflow>
<dataflow id="169" from="result_4" to="result_5" fromId="44" toId="49">
</dataflow>
<dataflow id="170" from="sel_tmp4" to="result_6" fromId="46" toId="50">
</dataflow>
<dataflow id="171" from="result" to="result_6" fromId="47" toId="50">
</dataflow>
<dataflow id="172" from="result_5" to="result_6" fromId="49" toId="50">
</dataflow>
<dataflow id="173" from="result_6" to="StgValue_51" fromId="50" toId="51">
</dataflow>
<dataflow id="174" from="global_memory_addr" to="StgValue_51" fromId="36" toId="51">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecRegionBegin" to="tmp_2" fromId="175" toId="52">
</dataflow>
<dataflow id="178" from="p_str6" to="tmp_2" fromId="177" toId="52">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecProtocol" to="StgValue_53" fromId="179" toId="53">
</dataflow>
<dataflow id="182" from="StgValue_181" to="StgValue_53" fromId="181" toId="53">
</dataflow>
<dataflow id="184" from="p_str7" to="StgValue_53" fromId="183" toId="53">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecRegionEnd" to="empty_3" fromId="185" toId="54">
</dataflow>
<dataflow id="187" from="p_str6" to="empty_3" fromId="177" toId="54">
</dataflow>
<dataflow id="188" from="tmp_2" to="empty_3" fromId="52" toId="54">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecRegionBegin" to="tmp_4" fromId="175" toId="55">
</dataflow>
<dataflow id="191" from="p_str11" to="tmp_4" fromId="190" toId="55">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecProtocol" to="StgValue_56" fromId="179" toId="56">
</dataflow>
<dataflow id="193" from="StgValue_181" to="StgValue_56" fromId="181" toId="56">
</dataflow>
<dataflow id="194" from="p_str7" to="StgValue_56" fromId="183" toId="56">
</dataflow>
<dataflow id="195" from="mem_interfaces_result" to="mem_interfaces_resul" fromId="78" toId="57">
</dataflow>
<dataflow id="196" from="StgValue_120" to="mem_interfaces_resul" fromId="120" toId="57">
</dataflow>
<dataflow id="197" from="tmp" to="mem_interfaces_resul" fromId="22" toId="57">
</dataflow>
<dataflow id="198" from="result_6" to="StgValue_58" fromId="50" toId="58">
</dataflow>
<dataflow id="199" from="mem_interfaces_resul" to="StgValue_58" fromId="57" toId="58">
</dataflow>
<dataflow id="200" from="mem_interfaces_ack_V" to="mem_interfaces_ack_V_1" fromId="79" toId="59">
</dataflow>
<dataflow id="201" from="StgValue_120" to="mem_interfaces_ack_V_1" fromId="120" toId="59">
</dataflow>
<dataflow id="202" from="tmp" to="mem_interfaces_ack_V_1" fromId="22" toId="59">
</dataflow>
<dataflow id="204" from="_ssdm_op_Wait" to="StgValue_60" fromId="203" toId="60">
</dataflow>
<dataflow id="205" from="StgValue_181" to="StgValue_60" fromId="181" toId="60">
</dataflow>
<dataflow id="207" from="StgValue_206" to="StgValue_61" fromId="206" toId="61">
</dataflow>
<dataflow id="208" from="mem_interfaces_ack_V_1" to="StgValue_61" fromId="59" toId="61">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecRegionEnd" to="empty_4" fromId="185" toId="62">
</dataflow>
<dataflow id="210" from="p_str11" to="empty_4" fromId="190" toId="62">
</dataflow>
<dataflow id="211" from="tmp_4" to="empty_4" fromId="55" toId="62">
</dataflow>
<dataflow id="212" from="exitcond1" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="213" from="mem_interfaces_req_V_2" to="StgValue_3" fromId="26" toId="3">
</dataflow>
<dataflow id="214" from="sel_tmp4" to="StgValue_6" fromId="46" toId="6">
</dataflow>
<dataflow id="215" from="sel_tmp2" to="StgValue_6" fromId="45" toId="6">
</dataflow>
<dataflow id="216" from="mem_interfaces_req_V_2" to="StgValue_7" fromId="26" toId="7">
</dataflow>
</dataflows>


</stg>
