ASIC_PIPE_DISABLE,VAR_0
ASIC_PIPE_ENABLE,VAR_1
ASIC_PIPE_INIT,VAR_2
BP_RESULT_OK,VAR_3
HW_REG_CRTC,FUNC_0
IS_FPGA_MAXIMUS_DC,FUNC_1
PIPE_GATING_CONTROL_ENABLE,VAR_4
PIPE_GATING_CONTROL_INIT,VAR_5
dce120_init_pte,FUNC_2
dm_write_reg,FUNC_3
mmCRTC0_CRTC_MASTER_UPDATE_MODE,VAR_6
stub1,FUNC_4
dce120_enable_display_power_gating,FUNC_5
dc,VAR_7
controller_id,VAR_8
dcb,VAR_9
power_gating,VAR_10
