.include "macros.inc"

.section .text, "ax"  # 0x800065A0 - 0x8010F860

.global ARRegisterDMACallback
ARRegisterDMACallback:
/* 800D322C 000CF14C  7C 08 02 A6 */	mflr r0
/* 800D3230 000CF150  90 01 00 04 */	stw r0, 4(r1)
/* 800D3234 000CF154  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 800D3238 000CF158  93 E1 00 14 */	stw r31, 0x14(r1)
/* 800D323C 000CF15C  93 C1 00 10 */	stw r30, 0x10(r1)
/* 800D3240 000CF160  7C 7E 1B 78 */	mr r30, r3
/* 800D3244 000CF164  83 ED A2 F8 */	lwz r31, __AR_Callback-_SDA_BASE_(r13)
/* 800D3248 000CF168  4B FF 2E 75 */	bl OSDisableInterrupts
/* 800D324C 000CF16C  93 CD A2 F8 */	stw r30, __AR_Callback-_SDA_BASE_(r13)
/* 800D3250 000CF170  4B FF 2E 95 */	bl OSRestoreInterrupts
/* 800D3254 000CF174  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 800D3258 000CF178  7F E3 FB 78 */	mr r3, r31
/* 800D325C 000CF17C  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 800D3260 000CF180  83 C1 00 10 */	lwz r30, 0x10(r1)
/* 800D3264 000CF184  7C 08 03 A6 */	mtlr r0
/* 800D3268 000CF188  38 21 00 18 */	addi r1, r1, 0x18
/* 800D326C 000CF18C  4E 80 00 20 */	blr

.global ARGetDMAStatus
ARGetDMAStatus:
/* 800D3270 000CF190  7C 08 02 A6 */	mflr r0
/* 800D3274 000CF194  90 01 00 04 */	stw r0, 4(r1)
/* 800D3278 000CF198  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800D327C 000CF19C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 800D3280 000CF1A0  4B FF 2E 3D */	bl OSDisableInterrupts
/* 800D3284 000CF1A4  3C 80 CC 00 */	lis r4, 0xCC00500A@ha
/* 800D3288 000CF1A8  A0 04 50 0A */	lhz r0, 0xCC00500A@l(r4)
/* 800D328C 000CF1AC  54 1F 05 AC */	rlwinm r31, r0, 0, 0x16, 0x16
/* 800D3290 000CF1B0  4B FF 2E 55 */	bl OSRestoreInterrupts
/* 800D3294 000CF1B4  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800D3298 000CF1B8  7F E3 FB 78 */	mr r3, r31
/* 800D329C 000CF1BC  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 800D32A0 000CF1C0  38 21 00 10 */	addi r1, r1, 0x10
/* 800D32A4 000CF1C4  7C 08 03 A6 */	mtlr r0
/* 800D32A8 000CF1C8  4E 80 00 20 */	blr

.global ARStartDMA
ARStartDMA:
/* 800D32AC 000CF1CC  7C 08 02 A6 */	mflr r0
/* 800D32B0 000CF1D0  90 01 00 04 */	stw r0, 4(r1)
/* 800D32B4 000CF1D4  94 21 FF D8 */	stwu r1, -0x28(r1)
/* 800D32B8 000CF1D8  93 E1 00 24 */	stw r31, 0x24(r1)
/* 800D32BC 000CF1DC  3B E6 00 00 */	addi r31, r6, 0
/* 800D32C0 000CF1E0  93 C1 00 20 */	stw r30, 0x20(r1)
/* 800D32C4 000CF1E4  3B C5 00 00 */	addi r30, r5, 0
/* 800D32C8 000CF1E8  93 A1 00 1C */	stw r29, 0x1c(r1)
/* 800D32CC 000CF1EC  3B A3 00 00 */	addi r29, r3, 0
/* 800D32D0 000CF1F0  93 81 00 18 */	stw r28, 0x18(r1)
/* 800D32D4 000CF1F4  3B 84 00 00 */	addi r28, r4, 0
/* 800D32D8 000CF1F8  4B FF 2D E5 */	bl OSDisableInterrupts
/* 800D32DC 000CF1FC  3C C0 CC 00 */	lis r6, 0xCC005020@ha
/* 800D32E0 000CF200  A0 06 50 20 */	lhz r0, 0xCC005020@l(r6)
/* 800D32E4 000CF204  39 06 50 00 */	addi r8, r6, 0x5000
/* 800D32E8 000CF208  39 26 50 00 */	addi r9, r6, 0x5000
/* 800D32EC 000CF20C  54 04 00 2A */	rlwinm r4, r0, 0, 0, 0x15
/* 800D32F0 000CF210  57 80 84 3E */	srwi r0, r28, 0x10
/* 800D32F4 000CF214  7C 80 03 78 */	or r0, r4, r0
/* 800D32F8 000CF218  B0 06 50 20 */	sth r0, 0x5020(r6)
/* 800D32FC 000CF21C  57 80 04 3E */	clrlwi r0, r28, 0x10
/* 800D3300 000CF220  38 86 50 00 */	addi r4, r6, 0x5000
/* 800D3304 000CF224  A0 A6 50 22 */	lhz r5, 0x5022(r6)
/* 800D3308 000CF228  54 A5 06 DE */	rlwinm r5, r5, 0, 0x1b, 0xf
/* 800D330C 000CF22C  7C A0 03 78 */	or r0, r5, r0
/* 800D3310 000CF230  B0 06 50 22 */	sth r0, 0x5022(r6)
/* 800D3314 000CF234  38 A6 50 00 */	addi r5, r6, 0x5000
/* 800D3318 000CF238  57 C0 84 3E */	srwi r0, r30, 0x10
/* 800D331C 000CF23C  A0 C6 50 24 */	lhz r6, 0x5024(r6)
/* 800D3320 000CF240  54 C6 00 2A */	rlwinm r6, r6, 0, 0, 0x15
/* 800D3324 000CF244  7C C0 03 78 */	or r0, r6, r0
/* 800D3328 000CF248  B0 08 00 24 */	sth r0, 0x24(r8)
/* 800D332C 000CF24C  57 C0 04 3E */	clrlwi r0, r30, 0x10
/* 800D3330 000CF250  A0 C9 00 26 */	lhz r6, 0x26(r9)
/* 800D3334 000CF254  54 C6 06 DE */	rlwinm r6, r6, 0, 0x1b, 0xf
/* 800D3338 000CF258  7C C0 03 78 */	or r0, r6, r0
/* 800D333C 000CF25C  B0 09 00 26 */	sth r0, 0x26(r9)
/* 800D3340 000CF260  57 E6 84 3E */	srwi r6, r31, 0x10
/* 800D3344 000CF264  57 E0 04 3E */	clrlwi r0, r31, 0x10
/* 800D3348 000CF268  A0 E4 00 28 */	lhz r7, 0x28(r4)
/* 800D334C 000CF26C  54 E7 04 5E */	rlwinm r7, r7, 0, 0x11, 0xf
/* 800D3350 000CF270  53 A7 78 20 */	rlwimi r7, r29, 0xf, 0, 0x10
/* 800D3354 000CF274  B0 E4 00 28 */	sth r7, 0x28(r4)
/* 800D3358 000CF278  A0 E4 00 28 */	lhz r7, 0x28(r4)
/* 800D335C 000CF27C  54 E7 00 2A */	rlwinm r7, r7, 0, 0, 0x15
/* 800D3360 000CF280  7C E6 33 78 */	or r6, r7, r6
/* 800D3364 000CF284  B0 C4 00 28 */	sth r6, 0x28(r4)
/* 800D3368 000CF288  A0 85 00 2A */	lhz r4, 0x2a(r5)
/* 800D336C 000CF28C  54 84 06 DE */	rlwinm r4, r4, 0, 0x1b, 0xf
/* 800D3370 000CF290  7C 80 03 78 */	or r0, r4, r0
/* 800D3374 000CF294  B0 05 00 2A */	sth r0, 0x2a(r5)
/* 800D3378 000CF298  4B FF 2D 6D */	bl OSRestoreInterrupts
/* 800D337C 000CF29C  80 01 00 2C */	lwz r0, 0x2c(r1)
/* 800D3380 000CF2A0  83 E1 00 24 */	lwz r31, 0x24(r1)
/* 800D3384 000CF2A4  83 C1 00 20 */	lwz r30, 0x20(r1)
/* 800D3388 000CF2A8  7C 08 03 A6 */	mtlr r0
/* 800D338C 000CF2AC  83 A1 00 1C */	lwz r29, 0x1c(r1)
/* 800D3390 000CF2B0  83 81 00 18 */	lwz r28, 0x18(r1)
/* 800D3394 000CF2B4  38 21 00 28 */	addi r1, r1, 0x28
/* 800D3398 000CF2B8  4E 80 00 20 */	blr

.global ARInit
ARInit:
/* 800D339C 000CF2BC  7C 08 02 A6 */	mflr r0
/* 800D33A0 000CF2C0  90 01 00 04 */	stw r0, 4(r1)
/* 800D33A4 000CF2C4  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 800D33A8 000CF2C8  93 E1 00 2C */	stw r31, 0x2c(r1)
/* 800D33AC 000CF2CC  93 C1 00 28 */	stw r30, 0x28(r1)
/* 800D33B0 000CF2D0  3B C4 00 00 */	addi r30, r4, 0
/* 800D33B4 000CF2D4  93 A1 00 24 */	stw r29, 0x24(r1)
/* 800D33B8 000CF2D8  3B A3 00 00 */	addi r29, r3, 0
/* 800D33BC 000CF2DC  80 0D A3 0C */	lwz r0, __AR_init_flag-_SDA_BASE_(r13)
/* 800D33C0 000CF2E0  2C 00 00 01 */	cmpwi r0, 1
/* 800D33C4 000CF2E4  40 82 00 0C */	bne lbl_800D33D0
/* 800D33C8 000CF2E8  38 60 40 00 */	li r3, 0x4000
/* 800D33CC 000CF2EC  48 00 00 A8 */	b lbl_800D3474
lbl_800D33D0:
/* 800D33D0 000CF2F0  4B FF 2C ED */	bl OSDisableInterrupts
/* 800D33D4 000CF2F4  38 00 00 00 */	li r0, 0
/* 800D33D8 000CF2F8  3C 80 80 0D */	lis r4, __ARHandler@ha
/* 800D33DC 000CF2FC  90 0D A2 F8 */	stw r0, __AR_Callback-_SDA_BASE_(r13)
/* 800D33E0 000CF300  3B E3 00 00 */	addi r31, r3, 0
/* 800D33E4 000CF304  38 84 34 A0 */	addi r4, r4, __ARHandler@l
/* 800D33E8 000CF308  38 60 00 06 */	li r3, 6
/* 800D33EC 000CF30C  4B FF 2D 1D */	bl __OSSetInterruptHandler
/* 800D33F0 000CF310  3C 60 02 00 */	lis r3, 0x200
/* 800D33F4 000CF314  4B FF 30 F1 */	bl __OSUnmaskInterrupts
/* 800D33F8 000CF318  3C 60 80 00 */	lis r3, 0x800000F8@ha
/* 800D33FC 000CF31C  C8 42 BF 68 */	lfd f2, lbl_802F6768-_SDA2_BASE_(r2)
/* 800D3400 000CF320  80 03 00 F8 */	lwz r0, 0x800000F8@l(r3)
/* 800D3404 000CF324  38 80 40 00 */	li r4, 0x4000
/* 800D3408 000CF328  3C 60 CC 00 */	lis r3, 0xCC005000@ha
/* 800D340C 000CF32C  C0 02 BF 64 */	lfs f0, lbl_802F6764-_SDA2_BASE_(r2)
/* 800D3410 000CF330  90 01 00 1C */	stw r0, 0x1c(r1)
/* 800D3414 000CF334  3C 00 43 30 */	lis r0, 0x4330
/* 800D3418 000CF338  C0 62 BF 60 */	lfs f3, lbl_802F6760-_SDA2_BASE_(r2)
/* 800D341C 000CF33C  90 01 00 18 */	stw r0, 0x18(r1)
/* 800D3420 000CF340  38 A3 50 00 */	addi r5, r3, 0xCC005000@l
/* 800D3424 000CF344  C8 21 00 18 */	lfd f1, 0x18(r1)
/* 800D3428 000CF348  90 8D A3 00 */	stw r4, __AR_StackPointer-_SDA_BASE_(r13)
/* 800D342C 000CF34C  EC 21 10 28 */	fsubs f1, f1, f2
/* 800D3430 000CF350  93 CD A3 04 */	stw r30, __AR_FreeBlocks-_SDA_BASE_(r13)
/* 800D3434 000CF354  EC 01 00 24 */	fdivs f0, f1, f0
/* 800D3438 000CF358  93 AD A3 08 */	stw r29, __AR_BlockLength-_SDA_BASE_(r13)
/* 800D343C 000CF35C  A0 63 50 1A */	lhz r3, 0x501a(r3)
/* 800D3440 000CF360  EC 03 00 32 */	fmuls f0, f3, f0
/* 800D3444 000CF364  FC 00 00 1E */	fctiwz f0, f0
/* 800D3448 000CF368  D8 01 00 10 */	stfd f0, 0x10(r1)
/* 800D344C 000CF36C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800D3450 000CF370  54 00 06 3E */	clrlwi r0, r0, 0x18
/* 800D3454 000CF374  50 60 04 2E */	rlwimi r0, r3, 0, 0x10, 0x17
/* 800D3458 000CF378  B0 05 00 1A */	sth r0, 0x1a(r5)
/* 800D345C 000CF37C  48 00 00 BD */	bl __ARChecksize
/* 800D3460 000CF380  38 00 00 01 */	li r0, 1
/* 800D3464 000CF384  90 0D A3 0C */	stw r0, __AR_init_flag-_SDA_BASE_(r13)
/* 800D3468 000CF388  7F E3 FB 78 */	mr r3, r31
/* 800D346C 000CF38C  4B FF 2C 79 */	bl OSRestoreInterrupts
/* 800D3470 000CF390  80 6D A3 00 */	lwz r3, __AR_StackPointer-_SDA_BASE_(r13)
lbl_800D3474:
/* 800D3474 000CF394  80 01 00 34 */	lwz r0, 0x34(r1)
/* 800D3478 000CF398  83 E1 00 2C */	lwz r31, 0x2c(r1)
/* 800D347C 000CF39C  83 C1 00 28 */	lwz r30, 0x28(r1)
/* 800D3480 000CF3A0  7C 08 03 A6 */	mtlr r0
/* 800D3484 000CF3A4  83 A1 00 24 */	lwz r29, 0x24(r1)
/* 800D3488 000CF3A8  38 21 00 30 */	addi r1, r1, 0x30
/* 800D348C 000CF3AC  4E 80 00 20 */	blr

.global ARGetBaseAddress
ARGetBaseAddress:
/* 800D3490 000CF3B0  38 60 40 00 */	li r3, 0x4000
/* 800D3494 000CF3B4  4E 80 00 20 */	blr

.global ARGetSize
ARGetSize:
/* 800D3498 000CF3B8  80 6D A2 FC */	lwz r3, __AR_Size-_SDA_BASE_(r13)
/* 800D349C 000CF3BC  4E 80 00 20 */	blr

.global __ARHandler
__ARHandler:
/* 800D34A0 000CF3C0  7C 08 02 A6 */	mflr r0
/* 800D34A4 000CF3C4  3C 60 CC 00 */	lis r3, 0xCC005000@ha
/* 800D34A8 000CF3C8  90 01 00 04 */	stw r0, 4(r1)
/* 800D34AC 000CF3CC  38 63 50 00 */	addi r3, r3, 0xCC005000@l
/* 800D34B0 000CF3D0  38 00 FF 77 */	li r0, -137
/* 800D34B4 000CF3D4  94 21 FD 20 */	stwu r1, -0x2e0(r1)
/* 800D34B8 000CF3D8  93 E1 02 DC */	stw r31, 0x2dc(r1)
/* 800D34BC 000CF3DC  3B E4 00 00 */	addi r31, r4, 0
/* 800D34C0 000CF3E0  A0 A3 00 0A */	lhz r5, 0xa(r3)
/* 800D34C4 000CF3E4  7C A0 00 38 */	and r0, r5, r0
/* 800D34C8 000CF3E8  60 00 00 20 */	ori r0, r0, 0x20
/* 800D34CC 000CF3EC  B0 03 00 0A */	sth r0, 0xa(r3)
/* 800D34D0 000CF3F0  38 61 00 10 */	addi r3, r1, 0x10
/* 800D34D4 000CF3F4  4B FF 03 B5 */	bl OSClearContext
/* 800D34D8 000CF3F8  38 61 00 10 */	addi r3, r1, 0x10
/* 800D34DC 000CF3FC  4B FF 01 E5 */	bl OSSetCurrentContext
/* 800D34E0 000CF400  81 8D A2 F8 */	lwz r12, __AR_Callback-_SDA_BASE_(r13)
/* 800D34E4 000CF404  28 0C 00 00 */	cmplwi r12, 0
/* 800D34E8 000CF408  41 82 00 0C */	beq lbl_800D34F4
/* 800D34EC 000CF40C  7D 88 03 A6 */	mtlr r12
/* 800D34F0 000CF410  4E 80 00 21 */	blrl
lbl_800D34F4:
/* 800D34F4 000CF414  38 61 00 10 */	addi r3, r1, 0x10
/* 800D34F8 000CF418  4B FF 03 91 */	bl OSClearContext
/* 800D34FC 000CF41C  7F E3 FB 78 */	mr r3, r31
/* 800D3500 000CF420  4B FF 01 C1 */	bl OSSetCurrentContext
/* 800D3504 000CF424  80 01 02 E4 */	lwz r0, 0x2e4(r1)
/* 800D3508 000CF428  83 E1 02 DC */	lwz r31, 0x2dc(r1)
/* 800D350C 000CF42C  38 21 02 E0 */	addi r1, r1, 0x2e0
/* 800D3510 000CF430  7C 08 03 A6 */	mtlr r0
/* 800D3514 000CF434  4E 80 00 20 */	blr

.global __ARChecksize
__ARChecksize:
/* 800D3518 000CF438  7C 08 02 A6 */	mflr r0
/* 800D351C 000CF43C  3C 60 DE AE */	lis r3, 0xDEADBEEF@ha
/* 800D3520 000CF440  90 01 00 04 */	stw r0, 4(r1)
/* 800D3524 000CF444  38 A3 BE EF */	addi r5, r3, 0xDEADBEEF@l
/* 800D3528 000CF448  3C 60 BA D1 */	lis r3, 0xBAD0BAD0@ha
/* 800D352C 000CF44C  94 21 FE C0 */	stwu r1, -0x140(r1)
/* 800D3530 000CF450  BD C1 00 F8 */	stmw r14, 0xf8(r1)
/* 800D3534 000CF454  38 01 00 B3 */	addi r0, r1, 0xb3
/* 800D3538 000CF458  54 17 00 34 */	rlwinm r23, r0, 0, 0, 0x1a
/* 800D353C 000CF45C  38 01 00 73 */	addi r0, r1, 0x73
/* 800D3540 000CF460  54 1F 00 34 */	rlwinm r31, r0, 0, 0, 0x1a
/* 800D3544 000CF464  38 03 BA D0 */	addi r0, r3, 0xBAD0BAD0@l
/* 800D3548 000CF468  38 81 00 33 */	addi r4, r1, 0x33
/* 800D354C 000CF46C  54 98 00 34 */	rlwinm r24, r4, 0, 0, 0x1a
/* 800D3550 000CF470  38 77 00 00 */	addi r3, r23, 0
/* 800D3554 000CF474  3A 20 00 00 */	li r17, 0
/* 800D3558 000CF478  3A C0 00 00 */	li r22, 0
/* 800D355C 000CF47C  38 80 00 20 */	li r4, 0x20
/* 800D3560 000CF480  90 B7 00 00 */	stw r5, 0(r23)
/* 800D3564 000CF484  90 1F 00 00 */	stw r0, 0(r31)
/* 800D3568 000CF488  90 B7 00 04 */	stw r5, 4(r23)
/* 800D356C 000CF48C  90 1F 00 04 */	stw r0, 4(r31)
/* 800D3570 000CF490  90 B7 00 08 */	stw r5, 8(r23)
/* 800D3574 000CF494  90 1F 00 08 */	stw r0, 8(r31)
/* 800D3578 000CF498  90 B7 00 0C */	stw r5, 0xc(r23)
/* 800D357C 000CF49C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 800D3580 000CF4A0  90 B7 00 10 */	stw r5, 0x10(r23)
/* 800D3584 000CF4A4  90 1F 00 10 */	stw r0, 0x10(r31)
/* 800D3588 000CF4A8  90 B7 00 14 */	stw r5, 0x14(r23)
/* 800D358C 000CF4AC  90 1F 00 14 */	stw r0, 0x14(r31)
/* 800D3590 000CF4B0  90 B7 00 18 */	stw r5, 0x18(r23)
/* 800D3594 000CF4B4  90 1F 00 18 */	stw r0, 0x18(r31)
/* 800D3598 000CF4B8  90 B7 00 1C */	stw r5, 0x1c(r23)
/* 800D359C 000CF4BC  90 1F 00 1C */	stw r0, 0x1c(r31)
/* 800D35A0 000CF4C0  4B FE F9 C1 */	bl DCFlushRange
/* 800D35A4 000CF4C4  38 7F 00 00 */	addi r3, r31, 0
/* 800D35A8 000CF4C8  38 80 00 20 */	li r4, 0x20
/* 800D35AC 000CF4CC  4B FE F9 B5 */	bl DCFlushRange
/* 800D35B0 000CF4D0  3C 60 CC 00 */	lis r3, 0xCC005000@ha
/* 800D35B4 000CF4D4  38 63 50 00 */	addi r3, r3, 0xCC005000@l
lbl_800D35B8:
/* 800D35B8 000CF4D8  A0 03 00 16 */	lhz r0, 0x16(r3)
/* 800D35BC 000CF4DC  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 800D35C0 000CF4E0  41 82 FF F8 */	beq lbl_800D35B8
/* 800D35C4 000CF4E4  3C 60 CC 00 */	lis r3, 0xCC005012@ha
/* 800D35C8 000CF4E8  A0 03 50 12 */	lhz r0, 0xCC005012@l(r3)
/* 800D35CC 000CF4EC  39 C3 50 00 */	addi r14, r3, 0x5000
/* 800D35D0 000CF4F0  57 F4 84 3E */	srwi r20, r31, 0x10
/* 800D35D4 000CF4F4  54 00 00 32 */	rlwinm r0, r0, 0, 0, 0x19
/* 800D35D8 000CF4F8  60 00 00 24 */	ori r0, r0, 0x24
/* 800D35DC 000CF4FC  B4 0E 00 12 */	sthu r0, 0x12(r14)
/* 800D35E0 000CF500  3B 23 50 00 */	addi r25, r3, 0x5000
/* 800D35E4 000CF504  57 F5 04 3E */	clrlwi r21, r31, 0x10
/* 800D35E8 000CF508  A0 03 50 20 */	lhz r0, 0x5020(r3)
/* 800D35EC 000CF50C  3B 43 50 00 */	addi r26, r3, 0x5000
/* 800D35F0 000CF510  3B 63 50 00 */	addi r27, r3, 0x5000
/* 800D35F4 000CF514  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D35F8 000CF518  7C 00 A3 78 */	or r0, r0, r20
/* 800D35FC 000CF51C  B4 19 00 20 */	sthu r0, 0x20(r25)
/* 800D3600 000CF520  3B 83 50 00 */	addi r28, r3, 0x5000
/* 800D3604 000CF524  3B C3 50 00 */	addi r30, r3, 0x5000
/* 800D3608 000CF528  A0 03 50 22 */	lhz r0, 0x5022(r3)
/* 800D360C 000CF52C  3B A3 50 00 */	addi r29, r3, 0x5000
/* 800D3610 000CF530  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3614 000CF534  7C 00 AB 78 */	or r0, r0, r21
/* 800D3618 000CF538  B4 1A 00 22 */	sthu r0, 0x22(r26)
/* 800D361C 000CF53C  A0 03 50 24 */	lhz r0, 0x5024(r3)
/* 800D3620 000CF540  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3624 000CF544  60 00 00 00 */	nop
/* 800D3628 000CF548  B4 1B 00 24 */	sthu r0, 0x24(r27)
/* 800D362C 000CF54C  A0 03 50 26 */	lhz r0, 0x5026(r3)
/* 800D3630 000CF550  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3634 000CF554  60 00 00 00 */	nop
/* 800D3638 000CF558  B4 1C 00 26 */	sthu r0, 0x26(r28)
/* 800D363C 000CF55C  A0 03 50 28 */	lhz r0, 0x5028(r3)
/* 800D3640 000CF560  54 00 04 5E */	rlwinm r0, r0, 0, 0x11, 0xf
/* 800D3644 000CF564  B0 03 50 28 */	sth r0, 0x5028(r3)
/* 800D3648 000CF568  A0 03 50 28 */	lhz r0, 0x5028(r3)
/* 800D364C 000CF56C  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3650 000CF570  60 00 00 00 */	nop
/* 800D3654 000CF574  B4 1E 00 28 */	sthu r0, 0x28(r30)
/* 800D3658 000CF578  A0 03 50 2A */	lhz r0, 0x502a(r3)
/* 800D365C 000CF57C  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3660 000CF580  60 00 00 20 */	ori r0, r0, 0x20
/* 800D3664 000CF584  B4 1D 00 2A */	sthu r0, 0x2a(r29)
lbl_800D3668:
/* 800D3668 000CF588  3B E3 50 00 */	addi r31, r3, 0x5000
/* 800D366C 000CF58C  A4 1F 00 0A */	lhzu r0, 0xa(r31)
/* 800D3670 000CF590  54 00 05 AD */	rlwinm. r0, r0, 0, 0x16, 0x16
/* 800D3674 000CF594  40 82 FF F4 */	bne lbl_800D3668
/* 800D3678 000CF598  A0 19 00 00 */	lhz r0, 0(r25)
/* 800D367C 000CF59C  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3680 000CF5A0  7C 00 A3 78 */	or r0, r0, r20
/* 800D3684 000CF5A4  B0 19 00 00 */	sth r0, 0(r25)
/* 800D3688 000CF5A8  A0 1A 00 00 */	lhz r0, 0(r26)
/* 800D368C 000CF5AC  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3690 000CF5B0  7C 00 AB 78 */	or r0, r0, r21
/* 800D3694 000CF5B4  B0 1A 00 00 */	sth r0, 0(r26)
/* 800D3698 000CF5B8  A0 1B 00 00 */	lhz r0, 0(r27)
/* 800D369C 000CF5BC  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D36A0 000CF5C0  60 00 00 20 */	ori r0, r0, 0x20
/* 800D36A4 000CF5C4  B0 1B 00 00 */	sth r0, 0(r27)
/* 800D36A8 000CF5C8  A0 1C 00 00 */	lhz r0, 0(r28)
/* 800D36AC 000CF5CC  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D36B0 000CF5D0  60 00 00 00 */	nop
/* 800D36B4 000CF5D4  B0 1C 00 00 */	sth r0, 0(r28)
/* 800D36B8 000CF5D8  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D36BC 000CF5DC  54 00 04 5E */	rlwinm r0, r0, 0, 0x11, 0xf
/* 800D36C0 000CF5E0  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D36C4 000CF5E4  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D36C8 000CF5E8  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D36CC 000CF5EC  60 00 00 00 */	nop
/* 800D36D0 000CF5F0  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D36D4 000CF5F4  A0 1D 00 00 */	lhz r0, 0(r29)
/* 800D36D8 000CF5F8  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D36DC 000CF5FC  60 00 00 20 */	ori r0, r0, 0x20
/* 800D36E0 000CF600  B0 1D 00 00 */	sth r0, 0(r29)
lbl_800D36E4:
/* 800D36E4 000CF604  A0 1F 00 00 */	lhz r0, 0(r31)
/* 800D36E8 000CF608  54 00 05 AD */	rlwinm. r0, r0, 0, 0x16, 0x16
/* 800D36EC 000CF60C  40 82 FF F8 */	bne lbl_800D36E4
/* 800D36F0 000CF610  A0 19 00 00 */	lhz r0, 0(r25)
/* 800D36F4 000CF614  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D36F8 000CF618  7C 00 A3 78 */	or r0, r0, r20
/* 800D36FC 000CF61C  B0 19 00 00 */	sth r0, 0(r25)
/* 800D3700 000CF620  A0 1A 00 00 */	lhz r0, 0(r26)
/* 800D3704 000CF624  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3708 000CF628  7C 00 AB 78 */	or r0, r0, r21
/* 800D370C 000CF62C  B0 1A 00 00 */	sth r0, 0(r26)
/* 800D3710 000CF630  A0 1B 00 00 */	lhz r0, 0(r27)
/* 800D3714 000CF634  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3718 000CF638  60 00 00 00 */	nop
/* 800D371C 000CF63C  B0 1B 00 00 */	sth r0, 0(r27)
/* 800D3720 000CF640  A0 1C 00 00 */	lhz r0, 0(r28)
/* 800D3724 000CF644  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3728 000CF648  60 00 02 00 */	ori r0, r0, 0x200
/* 800D372C 000CF64C  B0 1C 00 00 */	sth r0, 0(r28)
/* 800D3730 000CF650  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3734 000CF654  54 00 04 5E */	rlwinm r0, r0, 0, 0x11, 0xf
/* 800D3738 000CF658  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D373C 000CF65C  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3740 000CF660  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3744 000CF664  60 00 00 00 */	nop
/* 800D3748 000CF668  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D374C 000CF66C  A0 1D 00 00 */	lhz r0, 0(r29)
/* 800D3750 000CF670  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3754 000CF674  60 00 00 20 */	ori r0, r0, 0x20
/* 800D3758 000CF678  B0 1D 00 00 */	sth r0, 0(r29)
lbl_800D375C:
/* 800D375C 000CF67C  A0 1F 00 00 */	lhz r0, 0(r31)
/* 800D3760 000CF680  54 00 05 AD */	rlwinm. r0, r0, 0, 0x16, 0x16
/* 800D3764 000CF684  40 82 FF F8 */	bne lbl_800D375C
/* 800D3768 000CF688  A0 19 00 00 */	lhz r0, 0(r25)
/* 800D376C 000CF68C  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3770 000CF690  7C 00 A3 78 */	or r0, r0, r20
/* 800D3774 000CF694  B0 19 00 00 */	sth r0, 0(r25)
/* 800D3778 000CF698  A0 1A 00 00 */	lhz r0, 0(r26)
/* 800D377C 000CF69C  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3780 000CF6A0  7C 00 AB 78 */	or r0, r0, r21
/* 800D3784 000CF6A4  B0 1A 00 00 */	sth r0, 0(r26)
/* 800D3788 000CF6A8  A0 1B 00 00 */	lhz r0, 0(r27)
/* 800D378C 000CF6AC  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3790 000CF6B0  60 00 01 00 */	ori r0, r0, 0x100
/* 800D3794 000CF6B4  B0 1B 00 00 */	sth r0, 0(r27)
/* 800D3798 000CF6B8  A0 1C 00 00 */	lhz r0, 0(r28)
/* 800D379C 000CF6BC  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D37A0 000CF6C0  60 00 00 00 */	nop
/* 800D37A4 000CF6C4  B0 1C 00 00 */	sth r0, 0(r28)
/* 800D37A8 000CF6C8  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D37AC 000CF6CC  54 00 04 5E */	rlwinm r0, r0, 0, 0x11, 0xf
/* 800D37B0 000CF6D0  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D37B4 000CF6D4  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D37B8 000CF6D8  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D37BC 000CF6DC  60 00 00 00 */	nop
/* 800D37C0 000CF6E0  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D37C4 000CF6E4  A0 1D 00 00 */	lhz r0, 0(r29)
/* 800D37C8 000CF6E8  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D37CC 000CF6EC  60 00 00 20 */	ori r0, r0, 0x20
/* 800D37D0 000CF6F0  B0 1D 00 00 */	sth r0, 0(r29)
lbl_800D37D4:
/* 800D37D4 000CF6F4  A0 1F 00 00 */	lhz r0, 0(r31)
/* 800D37D8 000CF6F8  54 00 05 AD */	rlwinm. r0, r0, 0, 0x16, 0x16
/* 800D37DC 000CF6FC  40 82 FF F8 */	bne lbl_800D37D4
/* 800D37E0 000CF700  A0 19 00 00 */	lhz r0, 0(r25)
/* 800D37E4 000CF704  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D37E8 000CF708  7C 00 A3 78 */	or r0, r0, r20
/* 800D37EC 000CF70C  B0 19 00 00 */	sth r0, 0(r25)
/* 800D37F0 000CF710  A0 1A 00 00 */	lhz r0, 0(r26)
/* 800D37F4 000CF714  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D37F8 000CF718  7C 00 AB 78 */	or r0, r0, r21
/* 800D37FC 000CF71C  B0 1A 00 00 */	sth r0, 0(r26)
/* 800D3800 000CF720  A0 1B 00 00 */	lhz r0, 0(r27)
/* 800D3804 000CF724  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3808 000CF728  60 00 00 40 */	ori r0, r0, 0x40
/* 800D380C 000CF72C  B0 1B 00 00 */	sth r0, 0(r27)
/* 800D3810 000CF730  A0 1C 00 00 */	lhz r0, 0(r28)
/* 800D3814 000CF734  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3818 000CF738  60 00 00 00 */	nop
/* 800D381C 000CF73C  B0 1C 00 00 */	sth r0, 0(r28)
/* 800D3820 000CF740  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3824 000CF744  54 00 04 5E */	rlwinm r0, r0, 0, 0x11, 0xf
/* 800D3828 000CF748  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D382C 000CF74C  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3830 000CF750  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3834 000CF754  60 00 00 00 */	nop
/* 800D3838 000CF758  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D383C 000CF75C  A0 1D 00 00 */	lhz r0, 0(r29)
/* 800D3840 000CF760  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3844 000CF764  60 00 00 20 */	ori r0, r0, 0x20
/* 800D3848 000CF768  B0 1D 00 00 */	sth r0, 0(r29)
lbl_800D384C:
/* 800D384C 000CF76C  A0 1F 00 00 */	lhz r0, 0(r31)
/* 800D3850 000CF770  54 00 05 AD */	rlwinm. r0, r0, 0, 0x16, 0x16
/* 800D3854 000CF774  40 82 FF F8 */	bne lbl_800D384C
/* 800D3858 000CF778  38 78 00 00 */	addi r3, r24, 0
/* 800D385C 000CF77C  38 80 00 00 */	li r4, 0
/* 800D3860 000CF780  38 A0 00 20 */	li r5, 0x20
/* 800D3864 000CF784  4B F2 FA BD */	bl memset
/* 800D3868 000CF788  38 78 00 00 */	addi r3, r24, 0
/* 800D386C 000CF78C  38 80 00 20 */	li r4, 0x20
/* 800D3870 000CF790  4B FE F6 F1 */	bl DCFlushRange
/* 800D3874 000CF794  56 E0 84 3E */	srwi r0, r23, 0x10
/* 800D3878 000CF798  A0 79 00 00 */	lhz r3, 0(r25)
/* 800D387C 000CF79C  90 01 00 E4 */	stw r0, 0xe4(r1)
/* 800D3880 000CF7A0  54 63 00 2A */	rlwinm r3, r3, 0, 0, 0x15
/* 800D3884 000CF7A4  80 01 00 E4 */	lwz r0, 0xe4(r1)
/* 800D3888 000CF7A8  7C 60 03 78 */	or r0, r3, r0
/* 800D388C 000CF7AC  B0 19 00 00 */	sth r0, 0(r25)
/* 800D3890 000CF7B0  56 E0 04 3E */	clrlwi r0, r23, 0x10
/* 800D3894 000CF7B4  90 01 00 E8 */	stw r0, 0xe8(r1)
/* 800D3898 000CF7B8  A0 1A 00 00 */	lhz r0, 0(r26)
/* 800D389C 000CF7BC  54 03 06 DE */	rlwinm r3, r0, 0, 0x1b, 0xf
/* 800D38A0 000CF7C0  80 01 00 E8 */	lwz r0, 0xe8(r1)
/* 800D38A4 000CF7C4  7C 60 03 78 */	or r0, r3, r0
/* 800D38A8 000CF7C8  B0 1A 00 00 */	sth r0, 0(r26)
/* 800D38AC 000CF7CC  A0 1B 00 00 */	lhz r0, 0(r27)
/* 800D38B0 000CF7D0  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D38B4 000CF7D4  60 00 00 00 */	nop
/* 800D38B8 000CF7D8  B0 1B 00 00 */	sth r0, 0(r27)
/* 800D38BC 000CF7DC  A0 1C 00 00 */	lhz r0, 0(r28)
/* 800D38C0 000CF7E0  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D38C4 000CF7E4  60 00 00 00 */	nop
/* 800D38C8 000CF7E8  B0 1C 00 00 */	sth r0, 0(r28)
/* 800D38CC 000CF7EC  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D38D0 000CF7F0  54 00 04 5E */	rlwinm r0, r0, 0, 0x11, 0xf
/* 800D38D4 000CF7F4  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D38D8 000CF7F8  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D38DC 000CF7FC  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D38E0 000CF800  60 00 00 00 */	nop
/* 800D38E4 000CF804  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D38E8 000CF808  A0 1D 00 00 */	lhz r0, 0(r29)
/* 800D38EC 000CF80C  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D38F0 000CF810  60 00 00 20 */	ori r0, r0, 0x20
/* 800D38F4 000CF814  B0 1D 00 00 */	sth r0, 0(r29)
lbl_800D38F8:
/* 800D38F8 000CF818  A0 1F 00 00 */	lhz r0, 0(r31)
/* 800D38FC 000CF81C  54 00 05 AD */	rlwinm. r0, r0, 0, 0x16, 0x16
/* 800D3900 000CF820  40 82 FF F8 */	bne lbl_800D38F8
/* 800D3904 000CF824  A0 19 00 00 */	lhz r0, 0(r25)
/* 800D3908 000CF828  57 13 84 3E */	srwi r19, r24, 0x10
/* 800D390C 000CF82C  57 12 04 3E */	clrlwi r18, r24, 0x10
/* 800D3910 000CF830  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3914 000CF834  7C 00 9B 78 */	or r0, r0, r19
/* 800D3918 000CF838  B0 19 00 00 */	sth r0, 0(r25)
/* 800D391C 000CF83C  A0 1A 00 00 */	lhz r0, 0(r26)
/* 800D3920 000CF840  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3924 000CF844  7C 00 93 78 */	or r0, r0, r18
/* 800D3928 000CF848  B0 1A 00 00 */	sth r0, 0(r26)
/* 800D392C 000CF84C  A0 1B 00 00 */	lhz r0, 0(r27)
/* 800D3930 000CF850  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3934 000CF854  60 00 00 00 */	nop
/* 800D3938 000CF858  B0 1B 00 00 */	sth r0, 0(r27)
/* 800D393C 000CF85C  A0 1C 00 00 */	lhz r0, 0(r28)
/* 800D3940 000CF860  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3944 000CF864  60 00 00 00 */	nop
/* 800D3948 000CF868  B0 1C 00 00 */	sth r0, 0(r28)
/* 800D394C 000CF86C  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3950 000CF870  60 00 80 00 */	ori r0, r0, 0x8000
/* 800D3954 000CF874  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D3958 000CF878  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D395C 000CF87C  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3960 000CF880  60 00 00 00 */	nop
/* 800D3964 000CF884  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D3968 000CF888  A0 1D 00 00 */	lhz r0, 0(r29)
/* 800D396C 000CF88C  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3970 000CF890  60 00 00 20 */	ori r0, r0, 0x20
/* 800D3974 000CF894  B0 1D 00 00 */	sth r0, 0(r29)
lbl_800D3978:
/* 800D3978 000CF898  A0 1F 00 00 */	lhz r0, 0(r31)
/* 800D397C 000CF89C  54 00 05 AD */	rlwinm. r0, r0, 0, 0x16, 0x16
/* 800D3980 000CF8A0  40 82 FF F8 */	bne lbl_800D3978
/* 800D3984 000CF8A4  38 78 00 00 */	addi r3, r24, 0
/* 800D3988 000CF8A8  38 80 00 20 */	li r4, 0x20
/* 800D398C 000CF8AC  4B FE F5 A5 */	bl DCInvalidateRange
/* 800D3990 000CF8B0  80 18 00 00 */	lwz r0, 0(r24)
/* 800D3994 000CF8B4  80 77 00 00 */	lwz r3, 0(r23)
/* 800D3998 000CF8B8  7C 00 18 40 */	cmplw r0, r3
/* 800D399C 000CF8BC  40 82 02 FC */	bne lbl_800D3C98
/* 800D39A0 000CF8C0  38 78 00 00 */	addi r3, r24, 0
/* 800D39A4 000CF8C4  38 80 00 00 */	li r4, 0
/* 800D39A8 000CF8C8  38 A0 00 20 */	li r5, 0x20
/* 800D39AC 000CF8CC  4B F2 F9 75 */	bl memset
/* 800D39B0 000CF8D0  38 78 00 00 */	addi r3, r24, 0
/* 800D39B4 000CF8D4  38 80 00 20 */	li r4, 0x20
/* 800D39B8 000CF8D8  4B FE F5 A9 */	bl DCFlushRange
/* 800D39BC 000CF8DC  A0 19 00 00 */	lhz r0, 0(r25)
/* 800D39C0 000CF8E0  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D39C4 000CF8E4  7C 00 9B 78 */	or r0, r0, r19
/* 800D39C8 000CF8E8  B0 19 00 00 */	sth r0, 0(r25)
/* 800D39CC 000CF8EC  A0 1A 00 00 */	lhz r0, 0(r26)
/* 800D39D0 000CF8F0  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D39D4 000CF8F4  7C 00 93 78 */	or r0, r0, r18
/* 800D39D8 000CF8F8  B0 1A 00 00 */	sth r0, 0(r26)
/* 800D39DC 000CF8FC  A0 1B 00 00 */	lhz r0, 0(r27)
/* 800D39E0 000CF900  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D39E4 000CF904  60 00 00 20 */	ori r0, r0, 0x20
/* 800D39E8 000CF908  B0 1B 00 00 */	sth r0, 0(r27)
/* 800D39EC 000CF90C  A0 1C 00 00 */	lhz r0, 0(r28)
/* 800D39F0 000CF910  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D39F4 000CF914  60 00 00 00 */	nop
/* 800D39F8 000CF918  B0 1C 00 00 */	sth r0, 0(r28)
/* 800D39FC 000CF91C  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3A00 000CF920  60 00 80 00 */	ori r0, r0, 0x8000
/* 800D3A04 000CF924  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D3A08 000CF928  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3A0C 000CF92C  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3A10 000CF930  60 00 00 00 */	nop
/* 800D3A14 000CF934  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D3A18 000CF938  A0 1D 00 00 */	lhz r0, 0(r29)
/* 800D3A1C 000CF93C  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3A20 000CF940  60 00 00 20 */	ori r0, r0, 0x20
/* 800D3A24 000CF944  B0 1D 00 00 */	sth r0, 0(r29)
lbl_800D3A28:
/* 800D3A28 000CF948  A0 1F 00 00 */	lhz r0, 0(r31)
/* 800D3A2C 000CF94C  54 00 05 AD */	rlwinm. r0, r0, 0, 0x16, 0x16
/* 800D3A30 000CF950  40 82 FF F8 */	bne lbl_800D3A28
/* 800D3A34 000CF954  38 78 00 00 */	addi r3, r24, 0
/* 800D3A38 000CF958  38 80 00 20 */	li r4, 0x20
/* 800D3A3C 000CF95C  4B FE F4 F5 */	bl DCInvalidateRange
/* 800D3A40 000CF960  80 18 00 00 */	lwz r0, 0(r24)
/* 800D3A44 000CF964  80 77 00 00 */	lwz r3, 0(r23)
/* 800D3A48 000CF968  7C 00 18 40 */	cmplw r0, r3
/* 800D3A4C 000CF96C  40 82 00 10 */	bne lbl_800D3A5C
/* 800D3A50 000CF970  3A 20 00 00 */	li r17, 0
/* 800D3A54 000CF974  3E C0 00 20 */	lis r22, 0x20
/* 800D3A58 000CF978  48 00 02 40 */	b lbl_800D3C98
lbl_800D3A5C:
/* 800D3A5C 000CF97C  38 78 00 00 */	addi r3, r24, 0
/* 800D3A60 000CF980  38 80 00 00 */	li r4, 0
/* 800D3A64 000CF984  38 A0 00 20 */	li r5, 0x20
/* 800D3A68 000CF988  4B F2 F8 B9 */	bl memset
/* 800D3A6C 000CF98C  38 78 00 00 */	addi r3, r24, 0
/* 800D3A70 000CF990  38 80 00 20 */	li r4, 0x20
/* 800D3A74 000CF994  4B FE F4 ED */	bl DCFlushRange
/* 800D3A78 000CF998  A0 19 00 00 */	lhz r0, 0(r25)
/* 800D3A7C 000CF99C  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3A80 000CF9A0  7C 00 9B 78 */	or r0, r0, r19
/* 800D3A84 000CF9A4  B0 19 00 00 */	sth r0, 0(r25)
/* 800D3A88 000CF9A8  A0 1A 00 00 */	lhz r0, 0(r26)
/* 800D3A8C 000CF9AC  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3A90 000CF9B0  7C 00 93 78 */	or r0, r0, r18
/* 800D3A94 000CF9B4  B0 1A 00 00 */	sth r0, 0(r26)
/* 800D3A98 000CF9B8  A0 1B 00 00 */	lhz r0, 0(r27)
/* 800D3A9C 000CF9BC  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3AA0 000CF9C0  60 00 01 00 */	ori r0, r0, 0x100
/* 800D3AA4 000CF9C4  B0 1B 00 00 */	sth r0, 0(r27)
/* 800D3AA8 000CF9C8  A0 1C 00 00 */	lhz r0, 0(r28)
/* 800D3AAC 000CF9CC  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3AB0 000CF9D0  60 00 00 00 */	nop
/* 800D3AB4 000CF9D4  B0 1C 00 00 */	sth r0, 0(r28)
/* 800D3AB8 000CF9D8  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3ABC 000CF9DC  60 00 80 00 */	ori r0, r0, 0x8000
/* 800D3AC0 000CF9E0  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D3AC4 000CF9E4  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3AC8 000CF9E8  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3ACC 000CF9EC  60 00 00 00 */	nop
/* 800D3AD0 000CF9F0  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D3AD4 000CF9F4  A0 1D 00 00 */	lhz r0, 0(r29)
/* 800D3AD8 000CF9F8  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3ADC 000CF9FC  60 00 00 20 */	ori r0, r0, 0x20
/* 800D3AE0 000CFA00  B0 1D 00 00 */	sth r0, 0(r29)
lbl_800D3AE4:
/* 800D3AE4 000CFA04  A0 1F 00 00 */	lhz r0, 0(r31)
/* 800D3AE8 000CFA08  54 00 05 AD */	rlwinm. r0, r0, 0, 0x16, 0x16
/* 800D3AEC 000CFA0C  40 82 FF F8 */	bne lbl_800D3AE4
/* 800D3AF0 000CFA10  38 78 00 00 */	addi r3, r24, 0
/* 800D3AF4 000CFA14  38 80 00 20 */	li r4, 0x20
/* 800D3AF8 000CFA18  4B FE F4 39 */	bl DCInvalidateRange
/* 800D3AFC 000CFA1C  80 18 00 00 */	lwz r0, 0(r24)
/* 800D3B00 000CFA20  80 77 00 00 */	lwz r3, 0(r23)
/* 800D3B04 000CFA24  7C 00 18 40 */	cmplw r0, r3
/* 800D3B08 000CFA28  40 82 00 10 */	bne lbl_800D3B18
/* 800D3B0C 000CFA2C  3A 20 00 01 */	li r17, 1
/* 800D3B10 000CFA30  3E C0 00 40 */	lis r22, 0x40
/* 800D3B14 000CFA34  48 00 01 84 */	b lbl_800D3C98
lbl_800D3B18:
/* 800D3B18 000CFA38  38 78 00 00 */	addi r3, r24, 0
/* 800D3B1C 000CFA3C  38 80 00 00 */	li r4, 0
/* 800D3B20 000CFA40  38 A0 00 20 */	li r5, 0x20
/* 800D3B24 000CFA44  4B F2 F7 FD */	bl memset
/* 800D3B28 000CFA48  38 78 00 00 */	addi r3, r24, 0
/* 800D3B2C 000CFA4C  38 80 00 20 */	li r4, 0x20
/* 800D3B30 000CFA50  4B FE F4 31 */	bl DCFlushRange
/* 800D3B34 000CFA54  A0 19 00 00 */	lhz r0, 0(r25)
/* 800D3B38 000CFA58  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3B3C 000CFA5C  7C 00 9B 78 */	or r0, r0, r19
/* 800D3B40 000CFA60  B0 19 00 00 */	sth r0, 0(r25)
/* 800D3B44 000CFA64  A0 1A 00 00 */	lhz r0, 0(r26)
/* 800D3B48 000CFA68  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3B4C 000CFA6C  7C 00 93 78 */	or r0, r0, r18
/* 800D3B50 000CFA70  B0 1A 00 00 */	sth r0, 0(r26)
/* 800D3B54 000CFA74  A0 1B 00 00 */	lhz r0, 0(r27)
/* 800D3B58 000CFA78  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3B5C 000CFA7C  60 00 00 00 */	nop
/* 800D3B60 000CFA80  B0 1B 00 00 */	sth r0, 0(r27)
/* 800D3B64 000CFA84  A0 1C 00 00 */	lhz r0, 0(r28)
/* 800D3B68 000CFA88  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3B6C 000CFA8C  60 00 02 00 */	ori r0, r0, 0x200
/* 800D3B70 000CFA90  B0 1C 00 00 */	sth r0, 0(r28)
/* 800D3B74 000CFA94  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3B78 000CFA98  60 00 80 00 */	ori r0, r0, 0x8000
/* 800D3B7C 000CFA9C  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D3B80 000CFAA0  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3B84 000CFAA4  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3B88 000CFAA8  60 00 00 00 */	nop
/* 800D3B8C 000CFAAC  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D3B90 000CFAB0  A0 1D 00 00 */	lhz r0, 0(r29)
/* 800D3B94 000CFAB4  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3B98 000CFAB8  60 00 00 20 */	ori r0, r0, 0x20
/* 800D3B9C 000CFABC  B0 1D 00 00 */	sth r0, 0(r29)
lbl_800D3BA0:
/* 800D3BA0 000CFAC0  A0 1F 00 00 */	lhz r0, 0(r31)
/* 800D3BA4 000CFAC4  54 00 05 AD */	rlwinm. r0, r0, 0, 0x16, 0x16
/* 800D3BA8 000CFAC8  40 82 FF F8 */	bne lbl_800D3BA0
/* 800D3BAC 000CFACC  38 78 00 00 */	addi r3, r24, 0
/* 800D3BB0 000CFAD0  38 80 00 20 */	li r4, 0x20
/* 800D3BB4 000CFAD4  4B FE F3 7D */	bl DCInvalidateRange
/* 800D3BB8 000CFAD8  80 18 00 00 */	lwz r0, 0(r24)
/* 800D3BBC 000CFADC  80 77 00 00 */	lwz r3, 0(r23)
/* 800D3BC0 000CFAE0  7C 00 18 40 */	cmplw r0, r3
/* 800D3BC4 000CFAE4  40 82 00 10 */	bne lbl_800D3BD4
/* 800D3BC8 000CFAE8  3A 20 00 02 */	li r17, 2
/* 800D3BCC 000CFAEC  3E C0 00 80 */	lis r22, 0x80
/* 800D3BD0 000CFAF0  48 00 00 C8 */	b lbl_800D3C98
lbl_800D3BD4:
/* 800D3BD4 000CFAF4  38 78 00 00 */	addi r3, r24, 0
/* 800D3BD8 000CFAF8  38 80 00 00 */	li r4, 0
/* 800D3BDC 000CFAFC  38 A0 00 20 */	li r5, 0x20
/* 800D3BE0 000CFB00  4B F2 F7 41 */	bl memset
/* 800D3BE4 000CFB04  38 78 00 00 */	addi r3, r24, 0
/* 800D3BE8 000CFB08  38 80 00 20 */	li r4, 0x20
/* 800D3BEC 000CFB0C  4B FE F3 75 */	bl DCFlushRange
/* 800D3BF0 000CFB10  A0 19 00 00 */	lhz r0, 0(r25)
/* 800D3BF4 000CFB14  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3BF8 000CFB18  7C 00 9B 78 */	or r0, r0, r19
/* 800D3BFC 000CFB1C  B0 19 00 00 */	sth r0, 0(r25)
/* 800D3C00 000CFB20  A0 1A 00 00 */	lhz r0, 0(r26)
/* 800D3C04 000CFB24  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3C08 000CFB28  7C 00 93 78 */	or r0, r0, r18
/* 800D3C0C 000CFB2C  B0 1A 00 00 */	sth r0, 0(r26)
/* 800D3C10 000CFB30  A0 1B 00 00 */	lhz r0, 0(r27)
/* 800D3C14 000CFB34  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3C18 000CFB38  60 00 00 40 */	ori r0, r0, 0x40
/* 800D3C1C 000CFB3C  B0 1B 00 00 */	sth r0, 0(r27)
/* 800D3C20 000CFB40  A0 1C 00 00 */	lhz r0, 0(r28)
/* 800D3C24 000CFB44  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3C28 000CFB48  60 00 00 00 */	nop
/* 800D3C2C 000CFB4C  B0 1C 00 00 */	sth r0, 0(r28)
/* 800D3C30 000CFB50  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3C34 000CFB54  60 00 80 00 */	ori r0, r0, 0x8000
/* 800D3C38 000CFB58  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D3C3C 000CFB5C  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3C40 000CFB60  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3C44 000CFB64  60 00 00 00 */	nop
/* 800D3C48 000CFB68  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D3C4C 000CFB6C  A0 1D 00 00 */	lhz r0, 0(r29)
/* 800D3C50 000CFB70  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3C54 000CFB74  60 00 00 20 */	ori r0, r0, 0x20
/* 800D3C58 000CFB78  B0 1D 00 00 */	sth r0, 0(r29)
lbl_800D3C5C:
/* 800D3C5C 000CFB7C  A0 1F 00 00 */	lhz r0, 0(r31)
/* 800D3C60 000CFB80  54 00 05 AD */	rlwinm. r0, r0, 0, 0x16, 0x16
/* 800D3C64 000CFB84  40 82 FF F8 */	bne lbl_800D3C5C
/* 800D3C68 000CFB88  38 78 00 00 */	addi r3, r24, 0
/* 800D3C6C 000CFB8C  38 80 00 20 */	li r4, 0x20
/* 800D3C70 000CFB90  4B FE F2 C1 */	bl DCInvalidateRange
/* 800D3C74 000CFB94  80 18 00 00 */	lwz r0, 0(r24)
/* 800D3C78 000CFB98  80 77 00 00 */	lwz r3, 0(r23)
/* 800D3C7C 000CFB9C  7C 00 18 40 */	cmplw r0, r3
/* 800D3C80 000CFBA0  40 82 00 10 */	bne lbl_800D3C90
/* 800D3C84 000CFBA4  3A 20 00 03 */	li r17, 3
/* 800D3C88 000CFBA8  3E C0 01 00 */	lis r22, 0x100
/* 800D3C8C 000CFBAC  48 00 00 0C */	b lbl_800D3C98
lbl_800D3C90:
/* 800D3C90 000CFBB0  3A 20 00 04 */	li r17, 4
/* 800D3C94 000CFBB4  3E C0 02 00 */	lis r22, 0x200
lbl_800D3C98:
/* 800D3C98 000CFBB8  A0 0E 00 00 */	lhz r0, 0(r14)
/* 800D3C9C 000CFBBC  56 CF 84 3E */	srwi r15, r22, 0x10
/* 800D3CA0 000CFBC0  56 D0 04 3E */	clrlwi r16, r22, 0x10
/* 800D3CA4 000CFBC4  54 00 00 32 */	rlwinm r0, r0, 0, 0, 0x19
/* 800D3CA8 000CFBC8  60 00 00 20 */	ori r0, r0, 0x20
/* 800D3CAC 000CFBCC  7C 00 8B 78 */	or r0, r0, r17
/* 800D3CB0 000CFBD0  B0 0E 00 00 */	sth r0, 0(r14)
/* 800D3CB4 000CFBD4  A0 19 00 00 */	lhz r0, 0(r25)
/* 800D3CB8 000CFBD8  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3CBC 000CFBDC  7C 00 A3 78 */	or r0, r0, r20
/* 800D3CC0 000CFBE0  B0 19 00 00 */	sth r0, 0(r25)
/* 800D3CC4 000CFBE4  A0 1A 00 00 */	lhz r0, 0(r26)
/* 800D3CC8 000CFBE8  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3CCC 000CFBEC  7C 00 AB 78 */	or r0, r0, r21
/* 800D3CD0 000CFBF0  B0 1A 00 00 */	sth r0, 0(r26)
/* 800D3CD4 000CFBF4  A0 1B 00 00 */	lhz r0, 0(r27)
/* 800D3CD8 000CFBF8  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3CDC 000CFBFC  7C 00 7B 78 */	or r0, r0, r15
/* 800D3CE0 000CFC00  B0 1B 00 00 */	sth r0, 0(r27)
/* 800D3CE4 000CFC04  A0 1C 00 00 */	lhz r0, 0(r28)
/* 800D3CE8 000CFC08  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3CEC 000CFC0C  7C 00 83 78 */	or r0, r0, r16
/* 800D3CF0 000CFC10  B0 1C 00 00 */	sth r0, 0(r28)
/* 800D3CF4 000CFC14  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3CF8 000CFC18  54 00 04 5E */	rlwinm r0, r0, 0, 0x11, 0xf
/* 800D3CFC 000CFC1C  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D3D00 000CFC20  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3D04 000CFC24  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3D08 000CFC28  60 00 00 00 */	nop
/* 800D3D0C 000CFC2C  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D3D10 000CFC30  A0 1D 00 00 */	lhz r0, 0(r29)
/* 800D3D14 000CFC34  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3D18 000CFC38  60 00 00 20 */	ori r0, r0, 0x20
/* 800D3D1C 000CFC3C  B0 1D 00 00 */	sth r0, 0(r29)
lbl_800D3D20:
/* 800D3D20 000CFC40  A0 1F 00 00 */	lhz r0, 0(r31)
/* 800D3D24 000CFC44  54 00 05 AD */	rlwinm. r0, r0, 0, 0x16, 0x16
/* 800D3D28 000CFC48  40 82 FF F8 */	bne lbl_800D3D20
/* 800D3D2C 000CFC4C  3C 76 00 20 */	addis r3, r22, 0x20
/* 800D3D30 000CFC50  A0 99 00 00 */	lhz r4, 0(r25)
/* 800D3D34 000CFC54  54 60 84 3E */	srwi r0, r3, 0x10
/* 800D3D38 000CFC58  90 01 00 E0 */	stw r0, 0xe0(r1)
/* 800D3D3C 000CFC5C  54 80 00 2A */	rlwinm r0, r4, 0, 0, 0x15
/* 800D3D40 000CFC60  7C 00 A3 78 */	or r0, r0, r20
/* 800D3D44 000CFC64  B0 19 00 00 */	sth r0, 0(r25)
/* 800D3D48 000CFC68  54 60 04 3E */	clrlwi r0, r3, 0x10
/* 800D3D4C 000CFC6C  90 01 00 EC */	stw r0, 0xec(r1)
/* 800D3D50 000CFC70  A0 1A 00 00 */	lhz r0, 0(r26)
/* 800D3D54 000CFC74  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3D58 000CFC78  7C 00 AB 78 */	or r0, r0, r21
/* 800D3D5C 000CFC7C  B0 1A 00 00 */	sth r0, 0(r26)
/* 800D3D60 000CFC80  A0 1B 00 00 */	lhz r0, 0(r27)
/* 800D3D64 000CFC84  54 03 00 2A */	rlwinm r3, r0, 0, 0, 0x15
/* 800D3D68 000CFC88  80 01 00 E0 */	lwz r0, 0xe0(r1)
/* 800D3D6C 000CFC8C  7C 60 03 78 */	or r0, r3, r0
/* 800D3D70 000CFC90  B0 1B 00 00 */	sth r0, 0(r27)
/* 800D3D74 000CFC94  A0 1C 00 00 */	lhz r0, 0(r28)
/* 800D3D78 000CFC98  54 03 06 DE */	rlwinm r3, r0, 0, 0x1b, 0xf
/* 800D3D7C 000CFC9C  80 01 00 EC */	lwz r0, 0xec(r1)
/* 800D3D80 000CFCA0  7C 60 03 78 */	or r0, r3, r0
/* 800D3D84 000CFCA4  B0 1C 00 00 */	sth r0, 0(r28)
/* 800D3D88 000CFCA8  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3D8C 000CFCAC  54 00 04 5E */	rlwinm r0, r0, 0, 0x11, 0xf
/* 800D3D90 000CFCB0  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D3D94 000CFCB4  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3D98 000CFCB8  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3D9C 000CFCBC  60 00 00 00 */	nop
/* 800D3DA0 000CFCC0  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D3DA4 000CFCC4  A0 1D 00 00 */	lhz r0, 0(r29)
/* 800D3DA8 000CFCC8  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3DAC 000CFCCC  60 00 00 20 */	ori r0, r0, 0x20
/* 800D3DB0 000CFCD0  B0 1D 00 00 */	sth r0, 0(r29)
lbl_800D3DB4:
/* 800D3DB4 000CFCD4  A0 1F 00 00 */	lhz r0, 0(r31)
/* 800D3DB8 000CFCD8  54 00 05 AD */	rlwinm. r0, r0, 0, 0x16, 0x16
/* 800D3DBC 000CFCDC  40 82 FF F8 */	bne lbl_800D3DB4
/* 800D3DC0 000CFCE0  3C 76 01 00 */	addis r3, r22, 0x100
/* 800D3DC4 000CFCE4  A0 99 00 00 */	lhz r4, 0(r25)
/* 800D3DC8 000CFCE8  54 60 84 3E */	srwi r0, r3, 0x10
/* 800D3DCC 000CFCEC  90 01 00 DC */	stw r0, 0xdc(r1)
/* 800D3DD0 000CFCF0  54 80 00 2A */	rlwinm r0, r4, 0, 0, 0x15
/* 800D3DD4 000CFCF4  7C 00 A3 78 */	or r0, r0, r20
/* 800D3DD8 000CFCF8  B0 19 00 00 */	sth r0, 0(r25)
/* 800D3DDC 000CFCFC  54 60 04 3E */	clrlwi r0, r3, 0x10
/* 800D3DE0 000CFD00  90 01 00 F0 */	stw r0, 0xf0(r1)
/* 800D3DE4 000CFD04  A0 1A 00 00 */	lhz r0, 0(r26)
/* 800D3DE8 000CFD08  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3DEC 000CFD0C  7C 00 AB 78 */	or r0, r0, r21
/* 800D3DF0 000CFD10  B0 1A 00 00 */	sth r0, 0(r26)
/* 800D3DF4 000CFD14  A0 1B 00 00 */	lhz r0, 0(r27)
/* 800D3DF8 000CFD18  54 03 00 2A */	rlwinm r3, r0, 0, 0, 0x15
/* 800D3DFC 000CFD1C  80 01 00 DC */	lwz r0, 0xdc(r1)
/* 800D3E00 000CFD20  7C 60 03 78 */	or r0, r3, r0
/* 800D3E04 000CFD24  B0 1B 00 00 */	sth r0, 0(r27)
/* 800D3E08 000CFD28  A0 1C 00 00 */	lhz r0, 0(r28)
/* 800D3E0C 000CFD2C  54 03 06 DE */	rlwinm r3, r0, 0, 0x1b, 0xf
/* 800D3E10 000CFD30  80 01 00 F0 */	lwz r0, 0xf0(r1)
/* 800D3E14 000CFD34  7C 60 03 78 */	or r0, r3, r0
/* 800D3E18 000CFD38  B0 1C 00 00 */	sth r0, 0(r28)
/* 800D3E1C 000CFD3C  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3E20 000CFD40  54 00 04 5E */	rlwinm r0, r0, 0, 0x11, 0xf
/* 800D3E24 000CFD44  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D3E28 000CFD48  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3E2C 000CFD4C  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3E30 000CFD50  60 00 00 00 */	nop
/* 800D3E34 000CFD54  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D3E38 000CFD58  A0 1D 00 00 */	lhz r0, 0(r29)
/* 800D3E3C 000CFD5C  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3E40 000CFD60  60 00 00 20 */	ori r0, r0, 0x20
/* 800D3E44 000CFD64  B0 1D 00 00 */	sth r0, 0(r29)
lbl_800D3E48:
/* 800D3E48 000CFD68  A0 1F 00 00 */	lhz r0, 0(r31)
/* 800D3E4C 000CFD6C  54 00 05 AD */	rlwinm. r0, r0, 0, 0x16, 0x16
/* 800D3E50 000CFD70  40 82 FF F8 */	bne lbl_800D3E48
/* 800D3E54 000CFD74  38 76 02 00 */	addi r3, r22, 0x200
/* 800D3E58 000CFD78  A0 99 00 00 */	lhz r4, 0(r25)
/* 800D3E5C 000CFD7C  54 60 84 3E */	srwi r0, r3, 0x10
/* 800D3E60 000CFD80  90 01 00 D8 */	stw r0, 0xd8(r1)
/* 800D3E64 000CFD84  54 80 00 2A */	rlwinm r0, r4, 0, 0, 0x15
/* 800D3E68 000CFD88  7C 00 A3 78 */	or r0, r0, r20
/* 800D3E6C 000CFD8C  B0 19 00 00 */	sth r0, 0(r25)
/* 800D3E70 000CFD90  54 60 04 3E */	clrlwi r0, r3, 0x10
/* 800D3E74 000CFD94  90 01 00 F4 */	stw r0, 0xf4(r1)
/* 800D3E78 000CFD98  A0 1A 00 00 */	lhz r0, 0(r26)
/* 800D3E7C 000CFD9C  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3E80 000CFDA0  7C 00 AB 78 */	or r0, r0, r21
/* 800D3E84 000CFDA4  B0 1A 00 00 */	sth r0, 0(r26)
/* 800D3E88 000CFDA8  A0 1B 00 00 */	lhz r0, 0(r27)
/* 800D3E8C 000CFDAC  54 03 00 2A */	rlwinm r3, r0, 0, 0, 0x15
/* 800D3E90 000CFDB0  80 01 00 D8 */	lwz r0, 0xd8(r1)
/* 800D3E94 000CFDB4  7C 60 03 78 */	or r0, r3, r0
/* 800D3E98 000CFDB8  B0 1B 00 00 */	sth r0, 0(r27)
/* 800D3E9C 000CFDBC  A0 1C 00 00 */	lhz r0, 0(r28)
/* 800D3EA0 000CFDC0  54 03 06 DE */	rlwinm r3, r0, 0, 0x1b, 0xf
/* 800D3EA4 000CFDC4  80 01 00 F4 */	lwz r0, 0xf4(r1)
/* 800D3EA8 000CFDC8  7C 60 03 78 */	or r0, r3, r0
/* 800D3EAC 000CFDCC  B0 1C 00 00 */	sth r0, 0(r28)
/* 800D3EB0 000CFDD0  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3EB4 000CFDD4  54 00 04 5E */	rlwinm r0, r0, 0, 0x11, 0xf
/* 800D3EB8 000CFDD8  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D3EBC 000CFDDC  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3EC0 000CFDE0  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3EC4 000CFDE4  60 00 00 00 */	nop
/* 800D3EC8 000CFDE8  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D3ECC 000CFDEC  A0 1D 00 00 */	lhz r0, 0(r29)
/* 800D3ED0 000CFDF0  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3ED4 000CFDF4  60 00 00 20 */	ori r0, r0, 0x20
/* 800D3ED8 000CFDF8  B0 1D 00 00 */	sth r0, 0(r29)
lbl_800D3EDC:
/* 800D3EDC 000CFDFC  A0 1F 00 00 */	lhz r0, 0(r31)
/* 800D3EE0 000CFE00  54 00 05 AD */	rlwinm. r0, r0, 0, 0x16, 0x16
/* 800D3EE4 000CFE04  40 82 FF F8 */	bne lbl_800D3EDC
/* 800D3EE8 000CFE08  3C 76 00 40 */	addis r3, r22, 0x40
/* 800D3EEC 000CFE0C  A0 99 00 00 */	lhz r4, 0(r25)
/* 800D3EF0 000CFE10  54 60 84 3E */	srwi r0, r3, 0x10
/* 800D3EF4 000CFE14  90 01 00 D4 */	stw r0, 0xd4(r1)
/* 800D3EF8 000CFE18  54 80 00 2A */	rlwinm r0, r4, 0, 0, 0x15
/* 800D3EFC 000CFE1C  7C 00 A3 78 */	or r0, r0, r20
/* 800D3F00 000CFE20  B0 19 00 00 */	sth r0, 0(r25)
/* 800D3F04 000CFE24  54 74 04 3E */	clrlwi r20, r3, 0x10
/* 800D3F08 000CFE28  A0 1A 00 00 */	lhz r0, 0(r26)
/* 800D3F0C 000CFE2C  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3F10 000CFE30  7C 00 AB 78 */	or r0, r0, r21
/* 800D3F14 000CFE34  B0 1A 00 00 */	sth r0, 0(r26)
/* 800D3F18 000CFE38  A0 1B 00 00 */	lhz r0, 0(r27)
/* 800D3F1C 000CFE3C  54 03 00 2A */	rlwinm r3, r0, 0, 0, 0x15
/* 800D3F20 000CFE40  80 01 00 D4 */	lwz r0, 0xd4(r1)
/* 800D3F24 000CFE44  7C 60 03 78 */	or r0, r3, r0
/* 800D3F28 000CFE48  B0 1B 00 00 */	sth r0, 0(r27)
/* 800D3F2C 000CFE4C  A0 1C 00 00 */	lhz r0, 0(r28)
/* 800D3F30 000CFE50  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3F34 000CFE54  7C 00 A3 78 */	or r0, r0, r20
/* 800D3F38 000CFE58  B0 1C 00 00 */	sth r0, 0(r28)
/* 800D3F3C 000CFE5C  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3F40 000CFE60  54 00 04 5E */	rlwinm r0, r0, 0, 0x11, 0xf
/* 800D3F44 000CFE64  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D3F48 000CFE68  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3F4C 000CFE6C  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3F50 000CFE70  60 00 00 00 */	nop
/* 800D3F54 000CFE74  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D3F58 000CFE78  A0 1D 00 00 */	lhz r0, 0(r29)
/* 800D3F5C 000CFE7C  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3F60 000CFE80  60 00 00 20 */	ori r0, r0, 0x20
/* 800D3F64 000CFE84  B0 1D 00 00 */	sth r0, 0(r29)
lbl_800D3F68:
/* 800D3F68 000CFE88  A0 1F 00 00 */	lhz r0, 0(r31)
/* 800D3F6C 000CFE8C  54 00 05 AD */	rlwinm. r0, r0, 0, 0x16, 0x16
/* 800D3F70 000CFE90  40 82 FF F8 */	bne lbl_800D3F68
/* 800D3F74 000CFE94  38 78 00 00 */	addi r3, r24, 0
/* 800D3F78 000CFE98  38 80 00 00 */	li r4, 0
/* 800D3F7C 000CFE9C  38 A0 00 20 */	li r5, 0x20
/* 800D3F80 000CFEA0  4B F2 F3 A1 */	bl memset
/* 800D3F84 000CFEA4  38 78 00 00 */	addi r3, r24, 0
/* 800D3F88 000CFEA8  38 80 00 20 */	li r4, 0x20
/* 800D3F8C 000CFEAC  4B FE EF D5 */	bl DCFlushRange
/* 800D3F90 000CFEB0  A0 19 00 00 */	lhz r0, 0(r25)
/* 800D3F94 000CFEB4  54 03 00 2A */	rlwinm r3, r0, 0, 0, 0x15
/* 800D3F98 000CFEB8  80 01 00 E4 */	lwz r0, 0xe4(r1)
/* 800D3F9C 000CFEBC  7C 60 03 78 */	or r0, r3, r0
/* 800D3FA0 000CFEC0  B0 19 00 00 */	sth r0, 0(r25)
/* 800D3FA4 000CFEC4  A0 1A 00 00 */	lhz r0, 0(r26)
/* 800D3FA8 000CFEC8  54 03 06 DE */	rlwinm r3, r0, 0, 0x1b, 0xf
/* 800D3FAC 000CFECC  80 01 00 E8 */	lwz r0, 0xe8(r1)
/* 800D3FB0 000CFED0  7C 60 03 78 */	or r0, r3, r0
/* 800D3FB4 000CFED4  B0 1A 00 00 */	sth r0, 0(r26)
/* 800D3FB8 000CFED8  A0 1B 00 00 */	lhz r0, 0(r27)
/* 800D3FBC 000CFEDC  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3FC0 000CFEE0  7C 00 7B 78 */	or r0, r0, r15
/* 800D3FC4 000CFEE4  B0 1B 00 00 */	sth r0, 0(r27)
/* 800D3FC8 000CFEE8  A0 1C 00 00 */	lhz r0, 0(r28)
/* 800D3FCC 000CFEEC  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3FD0 000CFEF0  7C 00 83 78 */	or r0, r0, r16
/* 800D3FD4 000CFEF4  B0 1C 00 00 */	sth r0, 0(r28)
/* 800D3FD8 000CFEF8  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3FDC 000CFEFC  54 00 04 5E */	rlwinm r0, r0, 0, 0x11, 0xf
/* 800D3FE0 000CFF00  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D3FE4 000CFF04  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D3FE8 000CFF08  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D3FEC 000CFF0C  60 00 00 00 */	nop
/* 800D3FF0 000CFF10  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D3FF4 000CFF14  A0 1D 00 00 */	lhz r0, 0(r29)
/* 800D3FF8 000CFF18  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D3FFC 000CFF1C  60 00 00 20 */	ori r0, r0, 0x20
/* 800D4000 000CFF20  B0 1D 00 00 */	sth r0, 0(r29)
lbl_800D4004:
/* 800D4004 000CFF24  A0 1F 00 00 */	lhz r0, 0(r31)
/* 800D4008 000CFF28  54 00 05 AD */	rlwinm. r0, r0, 0, 0x16, 0x16
/* 800D400C 000CFF2C  40 82 FF F8 */	bne lbl_800D4004
/* 800D4010 000CFF30  A0 19 00 00 */	lhz r0, 0(r25)
/* 800D4014 000CFF34  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D4018 000CFF38  7C 00 9B 78 */	or r0, r0, r19
/* 800D401C 000CFF3C  B0 19 00 00 */	sth r0, 0(r25)
/* 800D4020 000CFF40  A0 1A 00 00 */	lhz r0, 0(r26)
/* 800D4024 000CFF44  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D4028 000CFF48  7C 00 93 78 */	or r0, r0, r18
/* 800D402C 000CFF4C  B0 1A 00 00 */	sth r0, 0(r26)
/* 800D4030 000CFF50  A0 1B 00 00 */	lhz r0, 0(r27)
/* 800D4034 000CFF54  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D4038 000CFF58  7C 00 7B 78 */	or r0, r0, r15
/* 800D403C 000CFF5C  B0 1B 00 00 */	sth r0, 0(r27)
/* 800D4040 000CFF60  A0 1C 00 00 */	lhz r0, 0(r28)
/* 800D4044 000CFF64  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D4048 000CFF68  7C 00 83 78 */	or r0, r0, r16
/* 800D404C 000CFF6C  B0 1C 00 00 */	sth r0, 0(r28)
/* 800D4050 000CFF70  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D4054 000CFF74  60 00 80 00 */	ori r0, r0, 0x8000
/* 800D4058 000CFF78  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D405C 000CFF7C  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D4060 000CFF80  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D4064 000CFF84  60 00 00 00 */	nop
/* 800D4068 000CFF88  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D406C 000CFF8C  A0 1D 00 00 */	lhz r0, 0(r29)
/* 800D4070 000CFF90  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D4074 000CFF94  60 00 00 20 */	ori r0, r0, 0x20
/* 800D4078 000CFF98  B0 1D 00 00 */	sth r0, 0(r29)
lbl_800D407C:
/* 800D407C 000CFF9C  A0 1F 00 00 */	lhz r0, 0(r31)
/* 800D4080 000CFFA0  54 00 05 AD */	rlwinm. r0, r0, 0, 0x16, 0x16
/* 800D4084 000CFFA4  40 82 FF F8 */	bne lbl_800D407C
/* 800D4088 000CFFA8  38 78 00 00 */	addi r3, r24, 0
/* 800D408C 000CFFAC  38 80 00 20 */	li r4, 0x20
/* 800D4090 000CFFB0  4B FE EE A1 */	bl DCInvalidateRange
/* 800D4094 000CFFB4  80 18 00 00 */	lwz r0, 0(r24)
/* 800D4098 000CFFB8  80 77 00 00 */	lwz r3, 0(r23)
/* 800D409C 000CFFBC  7C 00 18 40 */	cmplw r0, r3
/* 800D40A0 000CFFC0  40 82 03 24 */	bne lbl_800D43C4
/* 800D40A4 000CFFC4  38 78 00 00 */	addi r3, r24, 0
/* 800D40A8 000CFFC8  38 80 00 00 */	li r4, 0
/* 800D40AC 000CFFCC  38 A0 00 20 */	li r5, 0x20
/* 800D40B0 000CFFD0  4B F2 F2 71 */	bl memset
/* 800D40B4 000CFFD4  38 78 00 00 */	addi r3, r24, 0
/* 800D40B8 000CFFD8  38 80 00 20 */	li r4, 0x20
/* 800D40BC 000CFFDC  4B FE EE A5 */	bl DCFlushRange
/* 800D40C0 000CFFE0  A0 19 00 00 */	lhz r0, 0(r25)
/* 800D40C4 000CFFE4  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D40C8 000CFFE8  7C 00 9B 78 */	or r0, r0, r19
/* 800D40CC 000CFFEC  B0 19 00 00 */	sth r0, 0(r25)
/* 800D40D0 000CFFF0  A0 1A 00 00 */	lhz r0, 0(r26)
/* 800D40D4 000CFFF4  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D40D8 000CFFF8  7C 00 93 78 */	or r0, r0, r18
/* 800D40DC 000CFFFC  B0 1A 00 00 */	sth r0, 0(r26)
/* 800D40E0 000D0000  A0 1B 00 00 */	lhz r0, 0(r27)
/* 800D40E4 000D0004  54 03 00 2A */	rlwinm r3, r0, 0, 0, 0x15
/* 800D40E8 000D0008  80 01 00 E0 */	lwz r0, 0xe0(r1)
/* 800D40EC 000D000C  7C 60 03 78 */	or r0, r3, r0
/* 800D40F0 000D0010  B0 1B 00 00 */	sth r0, 0(r27)
/* 800D40F4 000D0014  A0 1C 00 00 */	lhz r0, 0(r28)
/* 800D40F8 000D0018  54 03 06 DE */	rlwinm r3, r0, 0, 0x1b, 0xf
/* 800D40FC 000D001C  80 01 00 EC */	lwz r0, 0xec(r1)
/* 800D4100 000D0020  7C 60 03 78 */	or r0, r3, r0
/* 800D4104 000D0024  B0 1C 00 00 */	sth r0, 0(r28)
/* 800D4108 000D0028  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D410C 000D002C  60 00 80 00 */	ori r0, r0, 0x8000
/* 800D4110 000D0030  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D4114 000D0034  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D4118 000D0038  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D411C 000D003C  60 00 00 00 */	nop
/* 800D4120 000D0040  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D4124 000D0044  A0 1D 00 00 */	lhz r0, 0(r29)
/* 800D4128 000D0048  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D412C 000D004C  60 00 00 20 */	ori r0, r0, 0x20
/* 800D4130 000D0050  B0 1D 00 00 */	sth r0, 0(r29)
lbl_800D4134:
/* 800D4134 000D0054  A0 1F 00 00 */	lhz r0, 0(r31)
/* 800D4138 000D0058  54 00 05 AD */	rlwinm. r0, r0, 0, 0x16, 0x16
/* 800D413C 000D005C  40 82 FF F8 */	bne lbl_800D4134
/* 800D4140 000D0060  38 78 00 00 */	addi r3, r24, 0
/* 800D4144 000D0064  38 80 00 20 */	li r4, 0x20
/* 800D4148 000D0068  4B FE ED E9 */	bl DCInvalidateRange
/* 800D414C 000D006C  80 18 00 00 */	lwz r0, 0(r24)
/* 800D4150 000D0070  80 77 00 00 */	lwz r3, 0(r23)
/* 800D4154 000D0074  7C 00 18 40 */	cmplw r0, r3
/* 800D4158 000D0078  40 82 00 0C */	bne lbl_800D4164
/* 800D415C 000D007C  3E D6 00 20 */	addis r22, r22, 0x20
/* 800D4160 000D0080  48 00 02 54 */	b lbl_800D43B4
lbl_800D4164:
/* 800D4164 000D0084  38 78 00 00 */	addi r3, r24, 0
/* 800D4168 000D0088  38 80 00 00 */	li r4, 0
/* 800D416C 000D008C  38 A0 00 20 */	li r5, 0x20
/* 800D4170 000D0090  4B F2 F1 B1 */	bl memset
/* 800D4174 000D0094  38 78 00 00 */	addi r3, r24, 0
/* 800D4178 000D0098  38 80 00 20 */	li r4, 0x20
/* 800D417C 000D009C  4B FE ED E5 */	bl DCFlushRange
/* 800D4180 000D00A0  A0 19 00 00 */	lhz r0, 0(r25)
/* 800D4184 000D00A4  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D4188 000D00A8  7C 00 9B 78 */	or r0, r0, r19
/* 800D418C 000D00AC  B0 19 00 00 */	sth r0, 0(r25)
/* 800D4190 000D00B0  A0 1A 00 00 */	lhz r0, 0(r26)
/* 800D4194 000D00B4  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D4198 000D00B8  7C 00 93 78 */	or r0, r0, r18
/* 800D419C 000D00BC  B0 1A 00 00 */	sth r0, 0(r26)
/* 800D41A0 000D00C0  A0 1B 00 00 */	lhz r0, 0(r27)
/* 800D41A4 000D00C4  54 03 00 2A */	rlwinm r3, r0, 0, 0, 0x15
/* 800D41A8 000D00C8  80 01 00 DC */	lwz r0, 0xdc(r1)
/* 800D41AC 000D00CC  7C 60 03 78 */	or r0, r3, r0
/* 800D41B0 000D00D0  B0 1B 00 00 */	sth r0, 0(r27)
/* 800D41B4 000D00D4  A0 1C 00 00 */	lhz r0, 0(r28)
/* 800D41B8 000D00D8  54 03 06 DE */	rlwinm r3, r0, 0, 0x1b, 0xf
/* 800D41BC 000D00DC  80 01 00 F0 */	lwz r0, 0xf0(r1)
/* 800D41C0 000D00E0  7C 60 03 78 */	or r0, r3, r0
/* 800D41C4 000D00E4  B0 1C 00 00 */	sth r0, 0(r28)
/* 800D41C8 000D00E8  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D41CC 000D00EC  60 00 80 00 */	ori r0, r0, 0x8000
/* 800D41D0 000D00F0  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D41D4 000D00F4  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D41D8 000D00F8  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D41DC 000D00FC  60 00 00 00 */	nop
/* 800D41E0 000D0100  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D41E4 000D0104  A0 1D 00 00 */	lhz r0, 0(r29)
/* 800D41E8 000D0108  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D41EC 000D010C  60 00 00 20 */	ori r0, r0, 0x20
/* 800D41F0 000D0110  B0 1D 00 00 */	sth r0, 0(r29)
lbl_800D41F4:
/* 800D41F4 000D0114  A0 1F 00 00 */	lhz r0, 0(r31)
/* 800D41F8 000D0118  54 00 05 AD */	rlwinm. r0, r0, 0, 0x16, 0x16
/* 800D41FC 000D011C  40 82 FF F8 */	bne lbl_800D41F4
/* 800D4200 000D0120  38 78 00 00 */	addi r3, r24, 0
/* 800D4204 000D0124  38 80 00 20 */	li r4, 0x20
/* 800D4208 000D0128  4B FE ED 29 */	bl DCInvalidateRange
/* 800D420C 000D012C  80 18 00 00 */	lwz r0, 0(r24)
/* 800D4210 000D0130  80 77 00 00 */	lwz r3, 0(r23)
/* 800D4214 000D0134  7C 00 18 40 */	cmplw r0, r3
/* 800D4218 000D0138  40 82 00 10 */	bne lbl_800D4228
/* 800D421C 000D013C  62 31 00 08 */	ori r17, r17, 8
/* 800D4220 000D0140  3E D6 00 40 */	addis r22, r22, 0x40
/* 800D4224 000D0144  48 00 01 90 */	b lbl_800D43B4
lbl_800D4228:
/* 800D4228 000D0148  38 78 00 00 */	addi r3, r24, 0
/* 800D422C 000D014C  38 80 00 00 */	li r4, 0
/* 800D4230 000D0150  38 A0 00 20 */	li r5, 0x20
/* 800D4234 000D0154  4B F2 F0 ED */	bl memset
/* 800D4238 000D0158  38 78 00 00 */	addi r3, r24, 0
/* 800D423C 000D015C  38 80 00 20 */	li r4, 0x20
/* 800D4240 000D0160  4B FE ED 21 */	bl DCFlushRange
/* 800D4244 000D0164  A0 19 00 00 */	lhz r0, 0(r25)
/* 800D4248 000D0168  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D424C 000D016C  7C 00 9B 78 */	or r0, r0, r19
/* 800D4250 000D0170  B0 19 00 00 */	sth r0, 0(r25)
/* 800D4254 000D0174  A0 1A 00 00 */	lhz r0, 0(r26)
/* 800D4258 000D0178  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D425C 000D017C  7C 00 93 78 */	or r0, r0, r18
/* 800D4260 000D0180  B0 1A 00 00 */	sth r0, 0(r26)
/* 800D4264 000D0184  A0 1B 00 00 */	lhz r0, 0(r27)
/* 800D4268 000D0188  54 03 00 2A */	rlwinm r3, r0, 0, 0, 0x15
/* 800D426C 000D018C  80 01 00 D8 */	lwz r0, 0xd8(r1)
/* 800D4270 000D0190  7C 60 03 78 */	or r0, r3, r0
/* 800D4274 000D0194  B0 1B 00 00 */	sth r0, 0(r27)
/* 800D4278 000D0198  A0 1C 00 00 */	lhz r0, 0(r28)
/* 800D427C 000D019C  54 03 06 DE */	rlwinm r3, r0, 0, 0x1b, 0xf
/* 800D4280 000D01A0  80 01 00 F4 */	lwz r0, 0xf4(r1)
/* 800D4284 000D01A4  7C 60 03 78 */	or r0, r3, r0
/* 800D4288 000D01A8  B0 1C 00 00 */	sth r0, 0(r28)
/* 800D428C 000D01AC  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D4290 000D01B0  60 00 80 00 */	ori r0, r0, 0x8000
/* 800D4294 000D01B4  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D4298 000D01B8  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D429C 000D01BC  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D42A0 000D01C0  60 00 00 00 */	nop
/* 800D42A4 000D01C4  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D42A8 000D01C8  A0 1D 00 00 */	lhz r0, 0(r29)
/* 800D42AC 000D01CC  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D42B0 000D01D0  60 00 00 20 */	ori r0, r0, 0x20
/* 800D42B4 000D01D4  B0 1D 00 00 */	sth r0, 0(r29)
lbl_800D42B8:
/* 800D42B8 000D01D8  A0 1F 00 00 */	lhz r0, 0(r31)
/* 800D42BC 000D01DC  54 00 05 AD */	rlwinm. r0, r0, 0, 0x16, 0x16
/* 800D42C0 000D01E0  40 82 FF F8 */	bne lbl_800D42B8
/* 800D42C4 000D01E4  38 78 00 00 */	addi r3, r24, 0
/* 800D42C8 000D01E8  38 80 00 20 */	li r4, 0x20
/* 800D42CC 000D01EC  4B FE EC 65 */	bl DCInvalidateRange
/* 800D42D0 000D01F0  80 18 00 00 */	lwz r0, 0(r24)
/* 800D42D4 000D01F4  80 77 00 00 */	lwz r3, 0(r23)
/* 800D42D8 000D01F8  7C 00 18 40 */	cmplw r0, r3
/* 800D42DC 000D01FC  40 82 00 10 */	bne lbl_800D42EC
/* 800D42E0 000D0200  62 31 00 10 */	ori r17, r17, 0x10
/* 800D42E4 000D0204  3E D6 00 80 */	addis r22, r22, 0x80
/* 800D42E8 000D0208  48 00 00 CC */	b lbl_800D43B4
lbl_800D42EC:
/* 800D42EC 000D020C  38 78 00 00 */	addi r3, r24, 0
/* 800D42F0 000D0210  38 80 00 00 */	li r4, 0
/* 800D42F4 000D0214  38 A0 00 20 */	li r5, 0x20
/* 800D42F8 000D0218  4B F2 F0 29 */	bl memset
/* 800D42FC 000D021C  38 78 00 00 */	addi r3, r24, 0
/* 800D4300 000D0220  38 80 00 20 */	li r4, 0x20
/* 800D4304 000D0224  4B FE EC 5D */	bl DCFlushRange
/* 800D4308 000D0228  A0 19 00 00 */	lhz r0, 0(r25)
/* 800D430C 000D022C  80 61 00 D4 */	lwz r3, 0xd4(r1)
/* 800D4310 000D0230  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D4314 000D0234  7C 00 9B 78 */	or r0, r0, r19
/* 800D4318 000D0238  B0 19 00 00 */	sth r0, 0(r25)
/* 800D431C 000D023C  A0 1A 00 00 */	lhz r0, 0(r26)
/* 800D4320 000D0240  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D4324 000D0244  7C 00 93 78 */	or r0, r0, r18
/* 800D4328 000D0248  B0 1A 00 00 */	sth r0, 0(r26)
/* 800D432C 000D024C  A0 1B 00 00 */	lhz r0, 0(r27)
/* 800D4330 000D0250  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D4334 000D0254  7C 00 1B 78 */	or r0, r0, r3
/* 800D4338 000D0258  B0 1B 00 00 */	sth r0, 0(r27)
/* 800D433C 000D025C  A0 1C 00 00 */	lhz r0, 0(r28)
/* 800D4340 000D0260  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D4344 000D0264  7C 00 A3 78 */	or r0, r0, r20
/* 800D4348 000D0268  B0 1C 00 00 */	sth r0, 0(r28)
/* 800D434C 000D026C  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D4350 000D0270  60 00 80 00 */	ori r0, r0, 0x8000
/* 800D4354 000D0274  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D4358 000D0278  A0 1E 00 00 */	lhz r0, 0(r30)
/* 800D435C 000D027C  54 00 00 2A */	rlwinm r0, r0, 0, 0, 0x15
/* 800D4360 000D0280  60 00 00 00 */	nop
/* 800D4364 000D0284  B0 1E 00 00 */	sth r0, 0(r30)
/* 800D4368 000D0288  A0 1D 00 00 */	lhz r0, 0(r29)
/* 800D436C 000D028C  54 00 06 DE */	rlwinm r0, r0, 0, 0x1b, 0xf
/* 800D4370 000D0290  60 00 00 20 */	ori r0, r0, 0x20
/* 800D4374 000D0294  B0 1D 00 00 */	sth r0, 0(r29)
lbl_800D4378:
/* 800D4378 000D0298  A0 1F 00 00 */	lhz r0, 0(r31)
/* 800D437C 000D029C  54 00 05 AD */	rlwinm. r0, r0, 0, 0x16, 0x16
/* 800D4380 000D02A0  40 82 FF F8 */	bne lbl_800D4378
/* 800D4384 000D02A4  38 78 00 00 */	addi r3, r24, 0
/* 800D4388 000D02A8  38 80 00 20 */	li r4, 0x20
/* 800D438C 000D02AC  4B FE EB A5 */	bl DCInvalidateRange
/* 800D4390 000D02B0  80 78 00 00 */	lwz r3, 0(r24)
/* 800D4394 000D02B4  80 17 00 00 */	lwz r0, 0(r23)
/* 800D4398 000D02B8  7C 03 00 40 */	cmplw r3, r0
/* 800D439C 000D02BC  40 82 00 10 */	bne lbl_800D43AC
/* 800D43A0 000D02C0  62 31 00 18 */	ori r17, r17, 0x18
/* 800D43A4 000D02C4  3E D6 01 00 */	addis r22, r22, 0x100
/* 800D43A8 000D02C8  48 00 00 0C */	b lbl_800D43B4
lbl_800D43AC:
/* 800D43AC 000D02CC  62 31 00 20 */	ori r17, r17, 0x20
/* 800D43B0 000D02D0  3E D6 02 00 */	addis r22, r22, 0x200
lbl_800D43B4:
/* 800D43B4 000D02D4  A0 0E 00 00 */	lhz r0, 0(r14)
/* 800D43B8 000D02D8  54 00 00 32 */	rlwinm r0, r0, 0, 0, 0x19
/* 800D43BC 000D02DC  7C 00 8B 78 */	or r0, r0, r17
/* 800D43C0 000D02E0  B0 0E 00 00 */	sth r0, 0(r14)
lbl_800D43C4:
/* 800D43C4 000D02E4  3C 60 C0 00 */	lis r3, 0xC00000D0@ha
/* 800D43C8 000D02E8  92 C3 00 D0 */	stw r22, 0xC00000D0@l(r3)
/* 800D43CC 000D02EC  92 CD A2 FC */	stw r22, __AR_Size-_SDA_BASE_(r13)
/* 800D43D0 000D02F0  80 01 01 44 */	lwz r0, 0x144(r1)
/* 800D43D4 000D02F4  B9 C1 00 F8 */	lmw r14, 0xf8(r1)
/* 800D43D8 000D02F8  38 21 01 40 */	addi r1, r1, 0x140
/* 800D43DC 000D02FC  7C 08 03 A6 */	mtlr r0
/* 800D43E0 000D0300  4E 80 00 20 */	blr

.section .sdata2

.global lbl_802F6760
lbl_802F6760:
	# ROM: 0x1F0180
	.byte 0x43, 0x44, 0x00, 0x00

.global lbl_802F6764
lbl_802F6764:
	# ROM: 0x1F0184
	.byte 0x4D, 0x41, 0x1E, 0x7A

.global lbl_802F6768
lbl_802F6768:
	# ROM: 0x1F0188
	.byte 0x43, 0x30, 0x00, 0x00
	.4byte 0
