{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646163167930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646163167930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 01 13:32:47 2022 " "Processing started: Tue Mar 01 13:32:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646163167930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1646163167930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Password -c Password --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Password -c Password --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1646163167930 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1646163168289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1646163168289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "password.v 1 1 " "Found 1 design units, including 1 entities, in source file password.v" { { "Info" "ISGN_ENTITY_NAME" "1 Password " "Found entity 1: Password" {  } { { "Password.v" "" { Text "C:/Practicas/Verilog_Labs/Password/Password.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646163176419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646163176419 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Password " "Elaborating entity \"Password\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1646163176449 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entryPassword Password.v(44) " "Verilog HDL Always Construct warning at Password.v(44): variable \"entryPassword\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "C:/Practicas/Verilog_Labs/Password/Password.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1646163176449 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "password Password.v(44) " "Verilog HDL Always Construct warning at Password.v(44): variable \"password\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "C:/Practicas/Verilog_Labs/Password/Password.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1646163176449 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entryPassword Password.v(56) " "Verilog HDL Always Construct warning at Password.v(56): variable \"entryPassword\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "C:/Practicas/Verilog_Labs/Password/Password.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1646163176449 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "password Password.v(56) " "Verilog HDL Always Construct warning at Password.v(56): variable \"password\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "C:/Practicas/Verilog_Labs/Password/Password.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1646163176449 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entryPassword Password.v(68) " "Verilog HDL Always Construct warning at Password.v(68): variable \"entryPassword\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "C:/Practicas/Verilog_Labs/Password/Password.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1646163176449 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "password Password.v(68) " "Verilog HDL Always Construct warning at Password.v(68): variable \"password\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "C:/Practicas/Verilog_Labs/Password/Password.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1646163176449 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entryPassword Password.v(80) " "Verilog HDL Always Construct warning at Password.v(80): variable \"entryPassword\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "C:/Practicas/Verilog_Labs/Password/Password.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1646163176449 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "password Password.v(80) " "Verilog HDL Always Construct warning at Password.v(80): variable \"password\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "C:/Practicas/Verilog_Labs/Password/Password.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1646163176449 "|Password"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state Password.v(33) " "Verilog HDL Always Construct warning at Password.v(33): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Password.v" "" { Text "C:/Practicas/Verilog_Labs/Password/Password.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1646163176449 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.k4 Password.v(33) " "Inferred latch for \"next_state.k4\" at Password.v(33)" {  } { { "Password.v" "" { Text "C:/Practicas/Verilog_Labs/Password/Password.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646163176449 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.k3 Password.v(33) " "Inferred latch for \"next_state.k3\" at Password.v(33)" {  } { { "Password.v" "" { Text "C:/Practicas/Verilog_Labs/Password/Password.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646163176449 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.k2 Password.v(33) " "Inferred latch for \"next_state.k2\" at Password.v(33)" {  } { { "Password.v" "" { Text "C:/Practicas/Verilog_Labs/Password/Password.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646163176449 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.k1 Password.v(33) " "Inferred latch for \"next_state.k1\" at Password.v(33)" {  } { { "Password.v" "" { Text "C:/Practicas/Verilog_Labs/Password/Password.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646163176449 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.idle Password.v(33) " "Inferred latch for \"next_state.idle\" at Password.v(33)" {  } { { "Password.v" "" { Text "C:/Practicas/Verilog_Labs/Password/Password.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646163176449 "|Password"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646163176509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 01 13:32:56 2022 " "Processing ended: Tue Mar 01 13:32:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646163176509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646163176509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646163176509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1646163176509 ""}
