
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/2022.1/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/2022.1/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jz2292' on host 'en-ec-brg-zhang-xcel.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Sun Dec 10 01:52:25 EST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2/Bert_layer_dataflow_region_2'
Sourcing Tcl script 'Bert_layer_dataflow_region_2.tcl'
INFO: [HLS 200-1510] Running: open_project Bert_layer_dataflow_region_2 
INFO: [HLS 200-10] Creating and opening project '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2/Bert_layer_dataflow_region_2/Bert_layer_dataflow_region_2'.
INFO: [HLS 200-1510] Running: set_top Bert_layer_dataflow_region_2 
INFO: [HLS 200-1510] Running: add_files /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp -cflags  -I /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L 
INFO: [HLS 200-10] Adding design file '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2/Bert_layer_dataflow_region_2/Bert_layer_dataflow_region_2/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection sim 
WARNING: [HLS 200-483] The 'config_export -deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname Bert_layer_dataflow_region_2 
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] Analyzing design file '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:51:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:92:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:134:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:192:29)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:192:61)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:184:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:240:29)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:240:61)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:232:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:350:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:392:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:407:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:441:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:623:28)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:623:35)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 15 issue(s) in file /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'head_id' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:165:9)
WARNING: [HLS 207-5292] unused parameter 'head_id' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:213:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 30.47 seconds. CPU system time: 2.47 seconds. Elapsed time: 35.62 seconds; current allocated memory: 464.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_1' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:140:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_144_2' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:144:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_330_2' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:330:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_98_1' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:98:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_2' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:102:21)
INFO: [HLS 214-291] Loop 'l_exp_sum_i6' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:279:16)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_1' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:57:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_2' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:61:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_313_3' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:313:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_366_6' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:366:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_355_3' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:355:20)
INFO: [HLS 214-186] Unrolling loop 'l_gemm' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:442:10) in function 'Linear_layer_ds0' completely with a factor of 2 (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:424:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_149_3' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:149:23) in function 'systolic_array_ds0' completely with a factor of 32 (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:140:21) in function 'systolic_array_ds0' completely with a factor of 32 (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_144_2' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:144:21) in function 'systolic_array_ds0' completely with a factor of 32 (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_330_2' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:330:20) in function 'head_merger' completely with a factor of 4 (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:323:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_393_1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:393:20) in function 'Self_attention' completely with a factor of 4 (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_3' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:107:23) in function 'systolic_array_cont' completely with a factor of 32 (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:98:20) in function 'systolic_array_cont' completely with a factor of 32 (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_2' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:102:21) in function 'systolic_array_cont' completely with a factor of 32 (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'l_exp_sum_i6' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:279:16) in function 'Softmax_layer' completely with a factor of 4 (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:260:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_3' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:66:20) in function 'systolic_array_attn' completely with a factor of 32 (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:57:20) in function 'systolic_array_attn' completely with a factor of 32 (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:61:20) in function 'systolic_array_attn' completely with a factor of 32 (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_313_3' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:313:20) in function 'head_spliter' completely with a factor of 4 (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:299:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_366_6' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:366:20) in function 'weight_sfa_loader' completely with a factor of 4 (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:349:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_355_3' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:355:20) in function 'weight_sfa_loader' completely with a factor of 4 (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:349:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'Softmax_layer' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:260:0)
INFO: [HLS 214-248] Applying array_partition to 'buf': Cyclic partitioning with factor 4 on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:300:15)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:48:13)
INFO: [HLS 214-248] Applying array_partition to 'buf': Cyclic partitioning with factor 4 on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:261:11)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'attn_outp': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:384:24)
INFO: [HLS 214-248] Applying array_partition to 'sfm_outp': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:387:25)
INFO: [HLS 214-248] Applying array_partition to 'buf': Cyclic partitioning with factor 4 on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:324:15)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:131:13)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:427:28)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:431:26)
INFO: [HLS 214-248] Applying array_partition to 'K': Cyclic partitioning with factor 4 on dimension 2. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:579:16)
INFO: [HLS 214-248] Applying array_partition to 'V': Cyclic partitioning with factor 4 on dimension 2. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:582:16)
INFO: [HLS 214-248] Applying array_partition to 'head_inp': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:586:25)
INFO: [HLS 214-248] Applying array_partition to 'head_outp': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:589:25)
INFO: [HLS 214-248] Applying array_partition to 'w_attn_loader': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:603:29)
INFO: [HLS 214-248] Applying array_partition to 'w_cont_loader': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:606:29)
INFO: [HLS 214-248] Applying array_partition to 'block_w_ds0_loader': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:609:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_16' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_17' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_18' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_19' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_20' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_21' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_22' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_23' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_24' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_25' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_26' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_27' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_28' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_29' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_30' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_31' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:41:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_16' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_17' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_18' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_19' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_20' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_21' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_22' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_23' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_24' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_25' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_26' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_27' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_28' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_29' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_30' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_31' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:42:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_16' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_17' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_18' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_19' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_20' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_21' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_22' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_23' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_24' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_25' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_26' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_27' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_28' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_29' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_30' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_31' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_16' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_17' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_18' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_19' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_20' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_21' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_22' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_23' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_24' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_25' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_26' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_27' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_28' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_29' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_30' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_31' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:83:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_16' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_17' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_18' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_19' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_20' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_21' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_22' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_23' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_24' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_25' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_26' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_27' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_28' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_29' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_30' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_31' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:124:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_16' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_17' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_18' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_19' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_20' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_21' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_22' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_23' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_24' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_25' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_26' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_27' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_28' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_29' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_30' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_31' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:125:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'head_inp_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:586:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'head_inp_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:586:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'head_inp_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:586:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'head_inp_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:586:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'head_outp_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:589:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'head_outp_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:589:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'head_outp_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:589:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'head_outp_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:589:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'w_attn_loader_0' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:603:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'w_attn_loader_1' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:603:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'w_attn_loader_2' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:603:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'w_attn_loader_3' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:603:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'w_cont_loader_0' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:606:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'w_cont_loader_1' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:606:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'w_cont_loader_2' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:606:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'w_cont_loader_3' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:606:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_w_ds0_loader_0' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:609:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_w_ds0_loader_1' with compact=bit mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:609:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'attn_outp_3' with compact=bit mode in 32-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:384:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'attn_outp_2' with compact=bit mode in 32-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:384:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'attn_outp_1' with compact=bit mode in 32-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:384:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'attn_outp_0' with compact=bit mode in 32-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:384:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'sfm_outp_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:387:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'sfm_outp_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:387:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'sfm_outp_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:387:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'sfm_outp_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:387:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:427:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:427:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 64-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:431:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 64-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:431:26)
INFO: [HLS 214-241] Aggregating maxi variable 'w_ds0_addr_1' with compact=none mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:569:0)
INFO: [HLS 214-241] Aggregating maxi variable 'w_ds0_addr_0' with compact=none mode in 512-bits (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:569:0)
INFO: [HLS 214-115] Multiple burst reads of length 131072 and bit width 512 in loop 'block_wk_load'(/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:408:17) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:408:21)
INFO: [HLS 214-115] Multiple burst reads of length 131072 and bit width 512 in loop 'block_wk_load'(/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:408:17) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:408:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<8>s.i8' into 'K_writer' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'K_writer' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<8>s.i8' into 'V_writer' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'V_writer' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'weight_sfa_loader.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<8>s.i8' into 'head_spliter.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'head_spliter.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'head_spliter.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_attn.235.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_attn.235.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'Attention_layer.95.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'Attention_layer.95.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Softmax_layer.96.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'Softmax_layer.96.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_cont.104.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_cont.104.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'Context_layer.97.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_attn.236.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_attn.236.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'Attention_layer.98.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'Attention_layer.98.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Softmax_layer.99.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'Softmax_layer.99.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_cont.105.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_cont.105.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'Context_layer.100.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_attn.237.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_attn.237.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'Attention_layer.101.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'Attention_layer.101.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Softmax_layer.102.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'Softmax_layer.102.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_cont.106.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_cont.106.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'Context_layer.103.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_attn.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_attn.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'Attention_layer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'Attention_layer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Softmax_layer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'Softmax_layer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_cont.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_cont.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'Context_layer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'head_merger.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'weight_ds0_loader.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'systolic_array_ds0.30.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_ds0.30.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_ds0.30.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'systolic_array_ds0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'systolic_array_ds0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_ds0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'Linear_layer_ds0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'Linear_layer_ds0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'Res_layer0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'Res_layer0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'Res_layer0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'Layer_norm0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'Layer_norm0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'Layer_norm0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 35.12 seconds. CPU system time: 8.73 seconds. Elapsed time: 50.37 seconds; current allocated memory: 464.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 464.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 10.91 seconds. CPU system time: 0.28 seconds. Elapsed time: 11.39 seconds; current allocated memory: 720.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 17.55 seconds. CPU system time: 0.34 seconds. Elapsed time: 18.01 seconds; current allocated memory: 1.110 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'Softmax_layer.99.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'Softmax_layer.96.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'Softmax_layer.102.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'Softmax_layer.1' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_block_w_attn_load_proc' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:352) to a process function for dataflow in function 'weight_sfa_loader.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_block_w_cont_load_proc' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:363) to a process function for dataflow in function 'weight_sfa_loader.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'systolic_array_attn.235.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'systolic_array_attn.235.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'systolic_array_cont.104.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'systolic_array_cont.104.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'systolic_array_attn.236.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'systolic_array_attn.236.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'systolic_array_cont.105.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'systolic_array_cont.105.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'systolic_array_attn.237.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'systolic_array_attn.237.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'systolic_array_cont.106.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'systolic_array_cont.106.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'systolic_array_attn.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'systolic_array_attn.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'systolic_array_cont.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'systolic_array_cont.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_block_wk_load_proc' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:409) to a process function for dataflow in function 'weight_ds0_loader.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) to a process function for dataflow in function 'systolic_array_ds0.30.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) to a process function for dataflow in function 'systolic_array_ds0.30.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) to a process function for dataflow in function 'systolic_array_ds0.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) to a process function for dataflow in function 'systolic_array_ds0.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop l_multi_head (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:393)  of function 'Self_attention.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:189)  to a process function for dataflow in function 'Attention_layer.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale_j' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0)  to a process function for dataflow in function 'Attention_layer.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:187)  of function 'Attention_layer.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:189)  to a process function for dataflow in function 'Attention_layer.101.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale_j' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0)  to a process function for dataflow in function 'Attention_layer.101.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:187)  of function 'Attention_layer.101.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:189)  to a process function for dataflow in function 'Attention_layer.95.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale_j' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0)  to a process function for dataflow in function 'Attention_layer.95.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:187)  of function 'Attention_layer.95.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:189)  to a process function for dataflow in function 'Attention_layer.98.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale_j' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0)  to a process function for dataflow in function 'Attention_layer.98.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:187)  of function 'Attention_layer.98.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:237)  to a process function for dataflow in function 'Context_layer.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0)  to a process function for dataflow in function 'Context_layer.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:235)  of function 'Context_layer.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:237)  to a process function for dataflow in function 'Context_layer.100.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0)  to a process function for dataflow in function 'Context_layer.100.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:235)  of function 'Context_layer.100.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:237)  to a process function for dataflow in function 'Context_layer.103.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0)  to a process function for dataflow in function 'Context_layer.103.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:235)  of function 'Context_layer.103.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:237)  to a process function for dataflow in function 'Context_layer.97.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0)  to a process function for dataflow in function 'Context_layer.97.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:235)  of function 'Context_layer.97.1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_444_1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:444)  to a process function for dataflow in function 'Linear_layer_ds0.1'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_444_1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:444)  to a process function for dataflow in function 'Linear_layer_ds0.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:452)  to a process function for dataflow in function 'Linear_layer_ds0.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:442)  of function 'Linear_layer_ds0.1'.
INFO: [HLS 200-778] Automatically marking array 'A.V' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'A.V' to function 'VITIS_LOOP_444_1_proc' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:174:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'A.V' to function 'VITIS_LOOP_444_1_proc53' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:174:20) 
INFO: [XFORM 203-712] Applying dataflow to function 'weight_sfa_loader.1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:350:1), detected/extracted 2 process function(s): 
	 'weight_sfa_loader.1_Loop_block_w_attn_load_proc20'
	 'weight_sfa_loader.1_Loop_block_w_cont_load_proc21'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_attn.235.1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:43:1), detected/extracted 66 process function(s): 
	 'systolic_array_attn.235.1_Block_entry2_proc'
	 'systolic_array_attn.235.1_Loop_data_load_AB_proc22'
	 'PE_int8_int16_r2.238.1'
	 'PE_int8_int16_r2.239.1'
	 'PE_int8_int16_r2.240.1'
	 'PE_int8_int16_r2.241.1'
	 'PE_int8_int16_r2.242.1'
	 'PE_int8_int16_r2.243.1'
	 'PE_int8_int16_r2.244.1'
	 'PE_int8_int16_r2.245.1'
	 'PE_int8_int16_r2.246.1'
	 'PE_int8_int16_r2.247.1'
	 'PE_int8_int16_r2.248.1'
	 'PE_int8_int16_r2.249.1'
	 'PE_int8_int16_r2.250.1'
	 'PE_int8_int16_r2.251.1'
	 'PE_int8_int16_r2.252.1'
	 'PE_int8_int16_r2.253.1'
	 'PE_int8_int16_r2.254.1'
	 'PE_int8_int16_r2.255.1'
	 'PE_int8_int16_r2.256.1'
	 'PE_int8_int16_r2.257.1'
	 'PE_int8_int16_r2.258.1'
	 'PE_int8_int16_r2.259.1'
	 'PE_int8_int16_r2.260.1'
	 'PE_int8_int16_r2.261.1'
	 'PE_int8_int16_r2.262.1'
	 'PE_int8_int16_r2.263.1'
	 'PE_int8_int16_r2.264.1'
	 'PE_int8_int16_r2.265.1'
	 'PE_int8_int16_r2.266.1'
	 'PE_int8_int16_r2.267.1'
	 'PE_int8_int16_r2.268.1'
	 'PE_int8_int16_r2.269.1'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit34_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit35_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit36_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit37_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit38_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit39_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit40_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit41_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit42_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit43_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit44_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit45_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit46_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit47_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit48_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit49_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit50_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit51_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit52_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit53_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit54_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit55_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit56_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit57_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit58_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit59_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit60_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit61_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit62_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit63_proc'
	 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit64_proc'
	 'systolic_array_attn.235.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm38' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:169:9), detected/extracted 3 process function(s): 
	 'init_block_AB_proc36'
	 'systolic_array_attn.235.1'
	 'l_bias_scale_j_proc37'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_cont.104.1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:84:1), detected/extracted 66 process function(s): 
	 'systolic_array_cont.104.1_Block_entry2_proc'
	 'systolic_array_cont.104.1_Loop_data_load_AB_proc23'
	 'PE_int8_int16_r2.107.1'
	 'PE_int8_int16_r2.108.1'
	 'PE_int8_int16_r2.109.1'
	 'PE_int8_int16_r2.110.1'
	 'PE_int8_int16_r2.111.1'
	 'PE_int8_int16_r2.112.1'
	 'PE_int8_int16_r2.113.1'
	 'PE_int8_int16_r2.114.1'
	 'PE_int8_int16_r2.115.1'
	 'PE_int8_int16_r2.116.1'
	 'PE_int8_int16_r2.117.1'
	 'PE_int8_int16_r2.118.1'
	 'PE_int8_int16_r2.119.1'
	 'PE_int8_int16_r2.120.1'
	 'PE_int8_int16_r2.121.1'
	 'PE_int8_int16_r2.122.1'
	 'PE_int8_int16_r2.123.1'
	 'PE_int8_int16_r2.124.1'
	 'PE_int8_int16_r2.125.1'
	 'PE_int8_int16_r2.126.1'
	 'PE_int8_int16_r2.127.1'
	 'PE_int8_int16_r2.128.1'
	 'PE_int8_int16_r2.129.1'
	 'PE_int8_int16_r2.130.1'
	 'PE_int8_int16_r2.131.1'
	 'PE_int8_int16_r2.132.1'
	 'PE_int8_int16_r2.133.1'
	 'PE_int8_int16_r2.134.1'
	 'PE_int8_int16_r2.135.1'
	 'PE_int8_int16_r2.136.1'
	 'PE_int8_int16_r2.137.1'
	 'PE_int8_int16_r2.138.1'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit34_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit35_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit36_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit37_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit38_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit39_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit40_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit41_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit42_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit43_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit44_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit45_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit46_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit47_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit48_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit49_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit50_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit51_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit52_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit53_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit54_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit55_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit56_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit57_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit58_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit59_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit60_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit61_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit62_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit63_proc'
	 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit64_proc'
	 'systolic_array_cont.104.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm52' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:217:9), detected/extracted 3 process function(s): 
	 'init_block_AB_proc50'
	 'systolic_array_cont.104.1'
	 'l_bias_scale_proc51'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_attn.236.1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:43:1), detected/extracted 66 process function(s): 
	 'systolic_array_attn.236.1_Block_entry2_proc'
	 'systolic_array_attn.236.1_Loop_data_load_AB_proc24'
	 'PE_int8_int16_r2.270.1'
	 'PE_int8_int16_r2.271.1'
	 'PE_int8_int16_r2.272.1'
	 'PE_int8_int16_r2.273.1'
	 'PE_int8_int16_r2.274.1'
	 'PE_int8_int16_r2.275.1'
	 'PE_int8_int16_r2.276.1'
	 'PE_int8_int16_r2.277.1'
	 'PE_int8_int16_r2.278.1'
	 'PE_int8_int16_r2.279.1'
	 'PE_int8_int16_r2.280.1'
	 'PE_int8_int16_r2.281.1'
	 'PE_int8_int16_r2.282.1'
	 'PE_int8_int16_r2.283.1'
	 'PE_int8_int16_r2.284.1'
	 'PE_int8_int16_r2.285.1'
	 'PE_int8_int16_r2.286.1'
	 'PE_int8_int16_r2.287.1'
	 'PE_int8_int16_r2.288.1'
	 'PE_int8_int16_r2.289.1'
	 'PE_int8_int16_r2.290.1'
	 'PE_int8_int16_r2.291.1'
	 'PE_int8_int16_r2.292.1'
	 'PE_int8_int16_r2.293.1'
	 'PE_int8_int16_r2.294.1'
	 'PE_int8_int16_r2.295.1'
	 'PE_int8_int16_r2.296.1'
	 'PE_int8_int16_r2.297.1'
	 'PE_int8_int16_r2.298.1'
	 'PE_int8_int16_r2.299.1'
	 'PE_int8_int16_r2.300.1'
	 'PE_int8_int16_r2.301.1'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit34_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit35_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit36_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit37_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit38_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit39_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit40_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit41_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit42_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit43_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit44_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit45_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit46_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit47_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit48_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit49_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit50_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit51_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit52_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit53_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit54_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit55_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit56_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit57_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit58_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit59_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit60_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit61_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit62_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit63_proc'
	 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit64_proc'
	 'systolic_array_attn.236.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm41' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:169:9), detected/extracted 3 process function(s): 
	 'init_block_AB_proc39'
	 'systolic_array_attn.236.1'
	 'l_bias_scale_j_proc40'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_cont.105.1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:84:1), detected/extracted 66 process function(s): 
	 'systolic_array_cont.105.1_Block_entry2_proc'
	 'systolic_array_cont.105.1_Loop_data_load_AB_proc25'
	 'PE_int8_int16_r2.139.1'
	 'PE_int8_int16_r2.140.1'
	 'PE_int8_int16_r2.141.1'
	 'PE_int8_int16_r2.142.1'
	 'PE_int8_int16_r2.143.1'
	 'PE_int8_int16_r2.144.1'
	 'PE_int8_int16_r2.145.1'
	 'PE_int8_int16_r2.146.1'
	 'PE_int8_int16_r2.147.1'
	 'PE_int8_int16_r2.148.1'
	 'PE_int8_int16_r2.149.1'
	 'PE_int8_int16_r2.150.1'
	 'PE_int8_int16_r2.151.1'
	 'PE_int8_int16_r2.152.1'
	 'PE_int8_int16_r2.153.1'
	 'PE_int8_int16_r2.154.1'
	 'PE_int8_int16_r2.155.1'
	 'PE_int8_int16_r2.156.1'
	 'PE_int8_int16_r2.157.1'
	 'PE_int8_int16_r2.158.1'
	 'PE_int8_int16_r2.159.1'
	 'PE_int8_int16_r2.160.1'
	 'PE_int8_int16_r2.161.1'
	 'PE_int8_int16_r2.162.1'
	 'PE_int8_int16_r2.163.1'
	 'PE_int8_int16_r2.164.1'
	 'PE_int8_int16_r2.165.1'
	 'PE_int8_int16_r2.166.1'
	 'PE_int8_int16_r2.167.1'
	 'PE_int8_int16_r2.168.1'
	 'PE_int8_int16_r2.169.1'
	 'PE_int8_int16_r2.170.1'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit34_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit35_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit36_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit37_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit38_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit39_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit40_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit41_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit42_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit43_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit44_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit45_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit46_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit47_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit48_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit49_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit50_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit51_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit52_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit53_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit54_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit55_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit56_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit57_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit58_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit59_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit60_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit61_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit62_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit63_proc'
	 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit64_proc'
	 'systolic_array_cont.105.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm46' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:217:9), detected/extracted 3 process function(s): 
	 'init_block_AB_proc44'
	 'systolic_array_cont.105.1'
	 'l_bias_scale_proc45'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_attn.237.1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:43:1), detected/extracted 66 process function(s): 
	 'systolic_array_attn.237.1_Block_entry2_proc'
	 'systolic_array_attn.237.1_Loop_data_load_AB_proc26'
	 'PE_int8_int16_r2.302.1'
	 'PE_int8_int16_r2.303.1'
	 'PE_int8_int16_r2.304.1'
	 'PE_int8_int16_r2.305.1'
	 'PE_int8_int16_r2.306.1'
	 'PE_int8_int16_r2.307.1'
	 'PE_int8_int16_r2.308.1'
	 'PE_int8_int16_r2.309.1'
	 'PE_int8_int16_r2.310.1'
	 'PE_int8_int16_r2.311.1'
	 'PE_int8_int16_r2.312.1'
	 'PE_int8_int16_r2.313.1'
	 'PE_int8_int16_r2.314.1'
	 'PE_int8_int16_r2.315.1'
	 'PE_int8_int16_r2.316.1'
	 'PE_int8_int16_r2.317.1'
	 'PE_int8_int16_r2.318.1'
	 'PE_int8_int16_r2.319.1'
	 'PE_int8_int16_r2.320.1'
	 'PE_int8_int16_r2.321.1'
	 'PE_int8_int16_r2.322.1'
	 'PE_int8_int16_r2.323.1'
	 'PE_int8_int16_r2.324.1'
	 'PE_int8_int16_r2.325.1'
	 'PE_int8_int16_r2.326.1'
	 'PE_int8_int16_r2.327.1'
	 'PE_int8_int16_r2.328.1'
	 'PE_int8_int16_r2.329.1'
	 'PE_int8_int16_r2.330.1'
	 'PE_int8_int16_r2.331.1'
	 'PE_int8_int16_r2.332.1'
	 'PE_int8_int16_r2.333.1'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit34_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit35_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit36_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit37_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit38_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit39_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit40_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit41_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit42_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit43_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit44_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit45_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit46_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit47_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit48_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit49_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit50_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit51_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit52_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit53_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit54_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit55_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit56_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit57_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit58_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit59_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit60_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit61_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit62_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit63_proc'
	 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit64_proc'
	 'systolic_array_attn.237.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm35' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:169:9), detected/extracted 3 process function(s): 
	 'init_block_AB_proc33'
	 'systolic_array_attn.237.1'
	 'l_bias_scale_j_proc34'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_cont.106.1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:84:1), detected/extracted 66 process function(s): 
	 'systolic_array_cont.106.1_Block_entry2_proc'
	 'systolic_array_cont.106.1_Loop_data_load_AB_proc27'
	 'PE_int8_int16_r2.171.1'
	 'PE_int8_int16_r2.172.1'
	 'PE_int8_int16_r2.173.1'
	 'PE_int8_int16_r2.174.1'
	 'PE_int8_int16_r2.175.1'
	 'PE_int8_int16_r2.176.1'
	 'PE_int8_int16_r2.177.1'
	 'PE_int8_int16_r2.178.1'
	 'PE_int8_int16_r2.179.1'
	 'PE_int8_int16_r2.180.1'
	 'PE_int8_int16_r2.181.1'
	 'PE_int8_int16_r2.182.1'
	 'PE_int8_int16_r2.183.1'
	 'PE_int8_int16_r2.184.1'
	 'PE_int8_int16_r2.185.1'
	 'PE_int8_int16_r2.186.1'
	 'PE_int8_int16_r2.187.1'
	 'PE_int8_int16_r2.188.1'
	 'PE_int8_int16_r2.189.1'
	 'PE_int8_int16_r2.190.1'
	 'PE_int8_int16_r2.191.1'
	 'PE_int8_int16_r2.192.1'
	 'PE_int8_int16_r2.193.1'
	 'PE_int8_int16_r2.194.1'
	 'PE_int8_int16_r2.195.1'
	 'PE_int8_int16_r2.196.1'
	 'PE_int8_int16_r2.197.1'
	 'PE_int8_int16_r2.198.1'
	 'PE_int8_int16_r2.199.1'
	 'PE_int8_int16_r2.200.1'
	 'PE_int8_int16_r2.201.1'
	 'PE_int8_int16_r2.202.1'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit34_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit35_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit36_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit37_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit38_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit39_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit40_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit41_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit42_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit43_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit44_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit45_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit46_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit47_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit48_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit49_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit50_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit51_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit52_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit53_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit54_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit55_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit56_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit57_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit58_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit59_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit60_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit61_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit62_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit63_proc'
	 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit64_proc'
	 'systolic_array_cont.106.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm49' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:217:9), detected/extracted 3 process function(s): 
	 'init_block_AB_proc47'
	 'systolic_array_cont.106.1'
	 'l_bias_scale_proc48'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_attn.1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:43:1), detected/extracted 66 process function(s): 
	 'systolic_array_attn.1_Block_entry2_proc'
	 'systolic_array_attn.1_Loop_data_load_AB_proc28'
	 'PE_int8_int16_r2.334.1'
	 'PE_int8_int16_r2.335.1'
	 'PE_int8_int16_r2.336.1'
	 'PE_int8_int16_r2.337.1'
	 'PE_int8_int16_r2.338.1'
	 'PE_int8_int16_r2.339.1'
	 'PE_int8_int16_r2.340.1'
	 'PE_int8_int16_r2.341.1'
	 'PE_int8_int16_r2.342.1'
	 'PE_int8_int16_r2.343.1'
	 'PE_int8_int16_r2.344.1'
	 'PE_int8_int16_r2.345.1'
	 'PE_int8_int16_r2.346.1'
	 'PE_int8_int16_r2.347.1'
	 'PE_int8_int16_r2.348.1'
	 'PE_int8_int16_r2.349.1'
	 'PE_int8_int16_r2.350.1'
	 'PE_int8_int16_r2.351.1'
	 'PE_int8_int16_r2.352.1'
	 'PE_int8_int16_r2.353.1'
	 'PE_int8_int16_r2.354.1'
	 'PE_int8_int16_r2.355.1'
	 'PE_int8_int16_r2.356.1'
	 'PE_int8_int16_r2.357.1'
	 'PE_int8_int16_r2.358.1'
	 'PE_int8_int16_r2.359.1'
	 'PE_int8_int16_r2.360.1'
	 'PE_int8_int16_r2.361.1'
	 'PE_int8_int16_r2.362.1'
	 'PE_int8_int16_r2.363.1'
	 'PE_int8_int16_r2.364.1'
	 'PE_int8_int16_r2.1'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit34_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit35_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit36_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit37_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit38_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit39_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit40_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit41_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit42_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit43_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit44_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit45_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit46_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit47_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit48_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit49_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit50_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit51_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit52_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit53_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit54_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit55_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit56_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit57_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit58_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit59_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit60_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit61_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit62_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit63_proc'
	 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit64_proc'
	 'systolic_array_attn.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:169:9), detected/extracted 3 process function(s): 
	 'init_block_AB_proc'
	 'systolic_array_attn.1'
	 'l_bias_scale_j_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_cont.1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:84:1), detected/extracted 66 process function(s): 
	 'systolic_array_cont.1_Block_entry2_proc'
	 'systolic_array_cont.1_Loop_data_load_AB_proc29'
	 'PE_int8_int16_r2.203.1'
	 'PE_int8_int16_r2.204.1'
	 'PE_int8_int16_r2.205.1'
	 'PE_int8_int16_r2.206.1'
	 'PE_int8_int16_r2.207.1'
	 'PE_int8_int16_r2.208.1'
	 'PE_int8_int16_r2.209.1'
	 'PE_int8_int16_r2.210.1'
	 'PE_int8_int16_r2.211.1'
	 'PE_int8_int16_r2.212.1'
	 'PE_int8_int16_r2.213.1'
	 'PE_int8_int16_r2.214.1'
	 'PE_int8_int16_r2.215.1'
	 'PE_int8_int16_r2.216.1'
	 'PE_int8_int16_r2.217.1'
	 'PE_int8_int16_r2.218.1'
	 'PE_int8_int16_r2.219.1'
	 'PE_int8_int16_r2.220.1'
	 'PE_int8_int16_r2.221.1'
	 'PE_int8_int16_r2.222.1'
	 'PE_int8_int16_r2.223.1'
	 'PE_int8_int16_r2.224.1'
	 'PE_int8_int16_r2.225.1'
	 'PE_int8_int16_r2.226.1'
	 'PE_int8_int16_r2.227.1'
	 'PE_int8_int16_r2.228.1'
	 'PE_int8_int16_r2.229.1'
	 'PE_int8_int16_r2.230.1'
	 'PE_int8_int16_r2.231.1'
	 'PE_int8_int16_r2.232.1'
	 'PE_int8_int16_r2.233.1'
	 'PE_int8_int16_r2.234.1'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit34_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit35_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit36_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit37_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit38_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit39_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit40_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit41_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit42_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit43_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit44_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit45_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit46_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit47_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit48_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit49_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit50_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit51_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit52_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit53_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit54_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit55_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit56_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit57_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit58_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit59_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit60_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit61_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit62_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit63_proc'
	 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit64_proc'
	 'systolic_array_cont.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm43' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:217:9), detected/extracted 3 process function(s): 
	 'init_block_AB_proc42'
	 'systolic_array_cont.1'
	 'l_bias_scale_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_l_multi_head' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:385:13), detected/extracted 13 process function(s): 
	 'entry_proc'
	 'Attention_layer.95.1'
	 'Softmax_layer.96.1'
	 'Context_layer.97.1'
	 'Attention_layer.98.1'
	 'Softmax_layer.99.1'
	 'Context_layer.100.1'
	 'Attention_layer.101.1'
	 'Softmax_layer.102.1'
	 'Context_layer.103.1'
	 'Attention_layer.1'
	 'Softmax_layer.1'
	 'Context_layer.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'Self_attention.1.wrapper' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:618:5), detected/extracted 2 process function(s): 
	 'entry_proc74'
	 'Self_attention.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'weight_ds0_loader.1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:407:1), detected/extracted 1 process function(s): 
	 'weight_ds0_loader.1_Loop_block_wk_load_proc30'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_ds0.30.1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:126:1), detected/extracted 66 process function(s): 
	 'systolic_array_ds0.30.1_Block_entry2_proc'
	 'systolic_array_ds0.30.1_Loop_data_load_AB_proc31'
	 'PE_int8_int16_r2.31.1'
	 'PE_int8_int16_r2.32.1'
	 'PE_int8_int16_r2.33.1'
	 'PE_int8_int16_r2.34.1'
	 'PE_int8_int16_r2.35.1'
	 'PE_int8_int16_r2.36.1'
	 'PE_int8_int16_r2.37.1'
	 'PE_int8_int16_r2.38.1'
	 'PE_int8_int16_r2.39.1'
	 'PE_int8_int16_r2.40.1'
	 'PE_int8_int16_r2.41.1'
	 'PE_int8_int16_r2.42.1'
	 'PE_int8_int16_r2.43.1'
	 'PE_int8_int16_r2.44.1'
	 'PE_int8_int16_r2.45.1'
	 'PE_int8_int16_r2.46.1'
	 'PE_int8_int16_r2.47.1'
	 'PE_int8_int16_r2.48.1'
	 'PE_int8_int16_r2.49.1'
	 'PE_int8_int16_r2.50.1'
	 'PE_int8_int16_r2.51.1'
	 'PE_int8_int16_r2.52.1'
	 'PE_int8_int16_r2.53.1'
	 'PE_int8_int16_r2.54.1'
	 'PE_int8_int16_r2.55.1'
	 'PE_int8_int16_r2.56.1'
	 'PE_int8_int16_r2.57.1'
	 'PE_int8_int16_r2.58.1'
	 'PE_int8_int16_r2.59.1'
	 'PE_int8_int16_r2.60.1'
	 'PE_int8_int16_r2.61.1'
	 'PE_int8_int16_r2.62.1'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit34_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit35_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit36_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit37_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit38_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit39_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit40_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit41_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit42_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit43_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit44_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit45_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit46_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit47_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit48_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit49_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit50_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit51_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit52_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit53_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit54_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit55_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit56_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit57_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit58_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit59_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit60_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit61_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit62_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit63_proc'
	 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit64_proc'
	 'systolic_array_ds0.30.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_ds0.1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:126:1), detected/extracted 66 process function(s): 
	 'systolic_array_ds0.1_Block_entry2_proc'
	 'systolic_array_ds0.1_Loop_data_load_AB_proc32'
	 'PE_int8_int16_r2.63.1'
	 'PE_int8_int16_r2.64.1'
	 'PE_int8_int16_r2.65.1'
	 'PE_int8_int16_r2.66.1'
	 'PE_int8_int16_r2.67.1'
	 'PE_int8_int16_r2.68.1'
	 'PE_int8_int16_r2.69.1'
	 'PE_int8_int16_r2.70.1'
	 'PE_int8_int16_r2.71.1'
	 'PE_int8_int16_r2.72.1'
	 'PE_int8_int16_r2.73.1'
	 'PE_int8_int16_r2.74.1'
	 'PE_int8_int16_r2.75.1'
	 'PE_int8_int16_r2.76.1'
	 'PE_int8_int16_r2.77.1'
	 'PE_int8_int16_r2.78.1'
	 'PE_int8_int16_r2.79.1'
	 'PE_int8_int16_r2.80.1'
	 'PE_int8_int16_r2.81.1'
	 'PE_int8_int16_r2.82.1'
	 'PE_int8_int16_r2.83.1'
	 'PE_int8_int16_r2.84.1'
	 'PE_int8_int16_r2.85.1'
	 'PE_int8_int16_r2.86.1'
	 'PE_int8_int16_r2.87.1'
	 'PE_int8_int16_r2.88.1'
	 'PE_int8_int16_r2.89.1'
	 'PE_int8_int16_r2.90.1'
	 'PE_int8_int16_r2.91.1'
	 'PE_int8_int16_r2.92.1'
	 'PE_int8_int16_r2.93.1'
	 'PE_int8_int16_r2.94.1'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit34_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit35_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit36_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit37_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit38_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit39_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit40_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit41_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit42_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit43_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit44_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit45_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit46_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit47_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit48_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit49_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit50_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit51_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit52_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit53_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit54_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit55_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit56_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit57_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit58_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit59_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit60_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit61_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit62_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit63_proc'
	 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit64_proc'
	 'systolic_array_ds0.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm55' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:428:9), detected/extracted 5 process function(s): 
	 'VITIS_LOOP_444_1_proc'
	 'systolic_array_ds0.30.1'
	 'VITIS_LOOP_444_1_proc53'
	 'systolic_array_ds0.1'
	 'l_bias_scale_proc54'.
INFO: [XFORM 203-712] Applying dataflow to function 'Bert_layer_dataflow_region_2' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:560:1), detected/extracted 10 process function(s): 
	 'K_writer'
	 'V_writer'
	 'weight_sfa_loader.1'
	 'head_spliter.1'
	 'Self_attention.1.wrapper'
	 'head_merger.1'
	 'weight_ds0_loader.1'
	 'Linear_layer_ds0.1'
	 'Res_layer0.1'
	 'Layer_norm0.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:243:9) to (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:242:23) in function 'l_bias_scale_proc51'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:243:9) to (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:242:23) in function 'l_bias_scale_proc48'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:243:9) to (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:242:23) in function 'l_bias_scale_proc45'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:243:9) to (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:242:23) in function 'l_bias_scale_proc'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:290:9) to (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:289:11) in function 'Softmax_layer.99.1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:290:9) to (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:289:11) in function 'Softmax_layer.96.1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:290:9) to (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:289:11) in function 'Softmax_layer.102.1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:290:9) to (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:289:11) in function 'Softmax_layer.1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:543:9) to (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:542:12) in function 'Layer_norm0.1'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 39.37 seconds. CPU system time: 3.62 seconds. Elapsed time: 45.82 seconds; current allocated memory: 1.517 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_363_4' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:363:35) in function 'weight_sfa_loader.1_Loop_block_w_cont_load_proc21'.
INFO: [XFORM 203-541] Flattening a loop nest 'block_w_cont_load' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:363:35) in function 'weight_sfa_loader.1_Loop_block_w_cont_load_proc21'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_352_1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:352:35) in function 'weight_sfa_loader.1_Loop_block_w_attn_load_proc20'.
INFO: [XFORM 203-541] Flattening a loop nest 'block_w_attn_load' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:352:35) in function 'weight_sfa_loader.1_Loop_block_w_attn_load_proc20'.
INFO: [XFORM 203-541] Flattening a loop nest 'block_wk_load' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:409:35) in function 'weight_ds0_loader.1_Loop_block_wk_load_proc30'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_scale' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:452:40) in function 'l_bias_scale_proc54'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_write' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:303:20) in function 'head_spliter.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_split' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:310:22) in function 'head_spliter.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_buf' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:327:17) in function 'head_merger.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_merge' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:336:23) in function 'head_merger.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_487_1' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:485:19) in function 'V_writer' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'l_write' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:485:19) in function 'V_writer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_write_j' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:471:25) in function 'K_writer'.
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:306:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:331:35)
INFO: [HLS 200-472] Inferring partial write operation for 'V_0' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:493:28)
INFO: [HLS 200-472] Inferring partial write operation for 'partial_sum' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:272:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:274:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:282:30)
INFO: [HLS 200-472] Inferring partial write operation for 'partial_sum' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281:29)
INFO: [HLS 200-472] Inferring partial write operation for 'partial_sum' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:272:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:274:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:282:30)
INFO: [HLS 200-472] Inferring partial write operation for 'partial_sum' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281:29)
INFO: [HLS 200-472] Inferring partial write operation for 'partial_sum' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:272:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:274:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:282:30)
INFO: [HLS 200-472] Inferring partial write operation for 'partial_sum' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281:29)
INFO: [HLS 200-472] Inferring partial write operation for 'partial_sum' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:272:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:274:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:282:30)
INFO: [HLS 200-472] Inferring partial write operation for 'partial_sum' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281:29)
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:437:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:534:18)
INFO: [HLS 200-472] Inferring partial write operation for 'K_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:227:7)
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:227:7)
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:227:7)
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:227:7)
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:179:7)
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:179:7)
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:179:7)
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:179:7)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_attn.235.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_cont.104.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_attn.236.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_cont.105.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_attn.237.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_cont.106.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_attn.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_cont.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process Context_layer.97.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process Context_layer.100.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process Context_layer.103.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process Context_layer.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process Self_attention.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-634] Sharing array A_V among processes VITIS_LOOP_444_1_proc and VITIS_LOOP_444_1_proc53
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_ds0.30.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_ds0.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process Res_layer0.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 27.55 seconds. CPU system time: 3.34 seconds. Elapsed time: 34.33 seconds; current allocated memory: 9.579 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Bert_layer_dataflow_region_2' ...
WARNING: [SYN 201-103] Legalizing function name 'weight_sfa_loader.1_Loop_block_w_attn_load_proc20' to 'weight_sfa_loader_1_Loop_block_w_attn_load_proc20'.
WARNING: [SYN 201-103] Legalizing function name 'weight_sfa_loader.1_Loop_block_w_cont_load_proc21' to 'weight_sfa_loader_1_Loop_block_w_cont_load_proc21'.
WARNING: [SYN 201-103] Legalizing function name 'weight_sfa_loader.1' to 'weight_sfa_loader_1'.
WARNING: [SYN 201-103] Legalizing function name 'head_spliter.1_Pipeline_l_write_VITIS_LOOP_304_1' to 'head_spliter_1_Pipeline_l_write_VITIS_LOOP_304_1'.
WARNING: [SYN 201-103] Legalizing function name 'head_spliter.1_Pipeline_l_split_VITIS_LOOP_311_2' to 'head_spliter_1_Pipeline_l_split_VITIS_LOOP_311_2'.
WARNING: [SYN 201-103] Legalizing function name 'head_spliter.1' to 'head_spliter_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Loop_data_load_AB_proc22' to 'systolic_array_attn_235_1_Loop_data_load_AB_proc22'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.238.1' to 'PE_int8_int16_r2_238_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.239.1' to 'PE_int8_int16_r2_239_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.240.1' to 'PE_int8_int16_r2_240_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.241.1' to 'PE_int8_int16_r2_241_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.242.1' to 'PE_int8_int16_r2_242_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.243.1' to 'PE_int8_int16_r2_243_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.244.1' to 'PE_int8_int16_r2_244_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.245.1' to 'PE_int8_int16_r2_245_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.246.1' to 'PE_int8_int16_r2_246_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.247.1' to 'PE_int8_int16_r2_247_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.248.1' to 'PE_int8_int16_r2_248_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.249.1' to 'PE_int8_int16_r2_249_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.250.1' to 'PE_int8_int16_r2_250_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.251.1' to 'PE_int8_int16_r2_251_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.252.1' to 'PE_int8_int16_r2_252_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.253.1' to 'PE_int8_int16_r2_253_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.254.1' to 'PE_int8_int16_r2_254_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.255.1' to 'PE_int8_int16_r2_255_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.256.1' to 'PE_int8_int16_r2_256_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.257.1' to 'PE_int8_int16_r2_257_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.258.1' to 'PE_int8_int16_r2_258_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.259.1' to 'PE_int8_int16_r2_259_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.260.1' to 'PE_int8_int16_r2_260_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.261.1' to 'PE_int8_int16_r2_261_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.262.1' to 'PE_int8_int16_r2_262_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.263.1' to 'PE_int8_int16_r2_263_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.264.1' to 'PE_int8_int16_r2_264_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.265.1' to 'PE_int8_int16_r2_265_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.266.1' to 'PE_int8_int16_r2_266_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.267.1' to 'PE_int8_int16_r2_267_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.268.1' to 'PE_int8_int16_r2_268_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.269.1' to 'PE_int8_int16_r2_269_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit34_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit35_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit36_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit37_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit38_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit39_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit40_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit41_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit42_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit43_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit44_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit45_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit46_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit47_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit48_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit49_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit50_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit51_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit52_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit53_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit54_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit55_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit56_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit57_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit58_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit59_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit60_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit61_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit62_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit63_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Block_systolic_array_attn.235.1_for.cond.i.exit64_proc' to 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1_Loop_data_drain_C_proc' to 'systolic_array_attn_235_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.235.1' to 'systolic_array_attn_235_1'.
WARNING: [SYN 201-103] Legalizing function name 'Attention_layer.95.1' to 'Attention_layer_95_1'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.96.1_Pipeline_1' to 'Softmax_layer_96_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.96.1_Pipeline_l_buf' to 'Softmax_layer_96_1_Pipeline_l_buf'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.96.1_Pipeline_l_exp_sum_j6' to 'Softmax_layer_96_1_Pipeline_l_exp_sum_j6'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.96.1_Pipeline_l_j7' to 'Softmax_layer_96_1_Pipeline_l_j7'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.96.1' to 'Softmax_layer_96_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Loop_data_load_AB_proc23' to 'systolic_array_cont_104_1_Loop_data_load_AB_proc23'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.107.1' to 'PE_int8_int16_r2_107_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.108.1' to 'PE_int8_int16_r2_108_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.109.1' to 'PE_int8_int16_r2_109_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.110.1' to 'PE_int8_int16_r2_110_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.111.1' to 'PE_int8_int16_r2_111_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.112.1' to 'PE_int8_int16_r2_112_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.113.1' to 'PE_int8_int16_r2_113_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.114.1' to 'PE_int8_int16_r2_114_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.115.1' to 'PE_int8_int16_r2_115_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.116.1' to 'PE_int8_int16_r2_116_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.117.1' to 'PE_int8_int16_r2_117_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.118.1' to 'PE_int8_int16_r2_118_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.119.1' to 'PE_int8_int16_r2_119_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.120.1' to 'PE_int8_int16_r2_120_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.121.1' to 'PE_int8_int16_r2_121_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.122.1' to 'PE_int8_int16_r2_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.123.1' to 'PE_int8_int16_r2_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.124.1' to 'PE_int8_int16_r2_124_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.125.1' to 'PE_int8_int16_r2_125_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.126.1' to 'PE_int8_int16_r2_126_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.127.1' to 'PE_int8_int16_r2_127_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.128.1' to 'PE_int8_int16_r2_128_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.129.1' to 'PE_int8_int16_r2_129_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.130.1' to 'PE_int8_int16_r2_130_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.131.1' to 'PE_int8_int16_r2_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.132.1' to 'PE_int8_int16_r2_132_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.133.1' to 'PE_int8_int16_r2_133_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.134.1' to 'PE_int8_int16_r2_134_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.135.1' to 'PE_int8_int16_r2_135_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.136.1' to 'PE_int8_int16_r2_136_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.137.1' to 'PE_int8_int16_r2_137_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.138.1' to 'PE_int8_int16_r2_138_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit34_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit35_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit36_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit37_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit38_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit39_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit40_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit41_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit42_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit43_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit44_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit45_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit46_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit47_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit48_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit49_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit50_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit51_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit52_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit53_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit54_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit55_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit56_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit57_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit58_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit59_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit60_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit61_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit62_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit63_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Block_systolic_array_cont.104.1_for.cond.i.exit64_proc' to 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1_Loop_data_drain_C_proc' to 'systolic_array_cont_104_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.104.1' to 'systolic_array_cont_104_1'.
WARNING: [SYN 201-103] Legalizing function name 'Context_layer.97.1' to 'Context_layer_97_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Loop_data_load_AB_proc24' to 'systolic_array_attn_236_1_Loop_data_load_AB_proc24'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.270.1' to 'PE_int8_int16_r2_270_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.271.1' to 'PE_int8_int16_r2_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.272.1' to 'PE_int8_int16_r2_272_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.273.1' to 'PE_int8_int16_r2_273_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.274.1' to 'PE_int8_int16_r2_274_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.275.1' to 'PE_int8_int16_r2_275_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.276.1' to 'PE_int8_int16_r2_276_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.277.1' to 'PE_int8_int16_r2_277_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.278.1' to 'PE_int8_int16_r2_278_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.279.1' to 'PE_int8_int16_r2_279_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.280.1' to 'PE_int8_int16_r2_280_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.281.1' to 'PE_int8_int16_r2_281_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.282.1' to 'PE_int8_int16_r2_282_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.283.1' to 'PE_int8_int16_r2_283_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.284.1' to 'PE_int8_int16_r2_284_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.285.1' to 'PE_int8_int16_r2_285_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.286.1' to 'PE_int8_int16_r2_286_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.287.1' to 'PE_int8_int16_r2_287_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.288.1' to 'PE_int8_int16_r2_288_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.289.1' to 'PE_int8_int16_r2_289_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.290.1' to 'PE_int8_int16_r2_290_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.291.1' to 'PE_int8_int16_r2_291_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.292.1' to 'PE_int8_int16_r2_292_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.293.1' to 'PE_int8_int16_r2_293_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.294.1' to 'PE_int8_int16_r2_294_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.295.1' to 'PE_int8_int16_r2_295_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.296.1' to 'PE_int8_int16_r2_296_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.297.1' to 'PE_int8_int16_r2_297_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.298.1' to 'PE_int8_int16_r2_298_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.299.1' to 'PE_int8_int16_r2_299_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.300.1' to 'PE_int8_int16_r2_300_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.301.1' to 'PE_int8_int16_r2_301_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit34_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit35_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit36_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit37_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit38_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit39_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit40_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit41_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit42_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit43_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit44_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit45_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit46_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit47_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit48_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit49_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit50_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit51_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit52_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit53_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit54_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit55_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit56_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit57_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit58_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit59_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit60_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit61_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit62_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit63_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Block_systolic_array_attn.236.1_for.cond.i.exit64_proc' to 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1_Loop_data_drain_C_proc' to 'systolic_array_attn_236_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.236.1' to 'systolic_array_attn_236_1'.
WARNING: [SYN 201-103] Legalizing function name 'Attention_layer.98.1' to 'Attention_layer_98_1'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.99.1_Pipeline_1' to 'Softmax_layer_99_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.99.1_Pipeline_l_buf' to 'Softmax_layer_99_1_Pipeline_l_buf'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.99.1_Pipeline_l_exp_sum_j6' to 'Softmax_layer_99_1_Pipeline_l_exp_sum_j6'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.99.1_Pipeline_l_j7' to 'Softmax_layer_99_1_Pipeline_l_j7'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.99.1' to 'Softmax_layer_99_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Loop_data_load_AB_proc25' to 'systolic_array_cont_105_1_Loop_data_load_AB_proc25'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.139.1' to 'PE_int8_int16_r2_139_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.140.1' to 'PE_int8_int16_r2_140_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.141.1' to 'PE_int8_int16_r2_141_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.142.1' to 'PE_int8_int16_r2_142_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.143.1' to 'PE_int8_int16_r2_143_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.144.1' to 'PE_int8_int16_r2_144_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.145.1' to 'PE_int8_int16_r2_145_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.146.1' to 'PE_int8_int16_r2_146_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.147.1' to 'PE_int8_int16_r2_147_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.148.1' to 'PE_int8_int16_r2_148_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.149.1' to 'PE_int8_int16_r2_149_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.150.1' to 'PE_int8_int16_r2_150_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.151.1' to 'PE_int8_int16_r2_151_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.152.1' to 'PE_int8_int16_r2_152_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.153.1' to 'PE_int8_int16_r2_153_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.154.1' to 'PE_int8_int16_r2_154_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.155.1' to 'PE_int8_int16_r2_155_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.156.1' to 'PE_int8_int16_r2_156_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.157.1' to 'PE_int8_int16_r2_157_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.158.1' to 'PE_int8_int16_r2_158_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.159.1' to 'PE_int8_int16_r2_159_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.160.1' to 'PE_int8_int16_r2_160_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.161.1' to 'PE_int8_int16_r2_161_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.162.1' to 'PE_int8_int16_r2_162_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.163.1' to 'PE_int8_int16_r2_163_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.164.1' to 'PE_int8_int16_r2_164_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.165.1' to 'PE_int8_int16_r2_165_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.166.1' to 'PE_int8_int16_r2_166_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.167.1' to 'PE_int8_int16_r2_167_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.168.1' to 'PE_int8_int16_r2_168_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.169.1' to 'PE_int8_int16_r2_169_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.170.1' to 'PE_int8_int16_r2_170_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit34_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit35_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit36_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit37_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit38_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit39_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit40_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit41_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit42_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit43_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit44_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit45_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit46_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit47_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit48_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit49_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit50_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit51_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit52_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit53_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit54_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit55_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit56_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit57_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit58_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit59_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit60_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit61_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit62_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit63_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Block_systolic_array_cont.105.1_for.cond.i.exit64_proc' to 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1_Loop_data_drain_C_proc' to 'systolic_array_cont_105_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.105.1' to 'systolic_array_cont_105_1'.
WARNING: [SYN 201-103] Legalizing function name 'Context_layer.100.1' to 'Context_layer_100_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Loop_data_load_AB_proc26' to 'systolic_array_attn_237_1_Loop_data_load_AB_proc26'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.302.1' to 'PE_int8_int16_r2_302_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.303.1' to 'PE_int8_int16_r2_303_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.304.1' to 'PE_int8_int16_r2_304_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.305.1' to 'PE_int8_int16_r2_305_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.306.1' to 'PE_int8_int16_r2_306_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.307.1' to 'PE_int8_int16_r2_307_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.308.1' to 'PE_int8_int16_r2_308_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.309.1' to 'PE_int8_int16_r2_309_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.310.1' to 'PE_int8_int16_r2_310_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.311.1' to 'PE_int8_int16_r2_311_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.312.1' to 'PE_int8_int16_r2_312_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.313.1' to 'PE_int8_int16_r2_313_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.314.1' to 'PE_int8_int16_r2_314_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.315.1' to 'PE_int8_int16_r2_315_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.316.1' to 'PE_int8_int16_r2_316_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.317.1' to 'PE_int8_int16_r2_317_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.318.1' to 'PE_int8_int16_r2_318_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.319.1' to 'PE_int8_int16_r2_319_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.320.1' to 'PE_int8_int16_r2_320_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.321.1' to 'PE_int8_int16_r2_321_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.322.1' to 'PE_int8_int16_r2_322_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.323.1' to 'PE_int8_int16_r2_323_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.324.1' to 'PE_int8_int16_r2_324_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.325.1' to 'PE_int8_int16_r2_325_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.326.1' to 'PE_int8_int16_r2_326_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.327.1' to 'PE_int8_int16_r2_327_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.328.1' to 'PE_int8_int16_r2_328_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.329.1' to 'PE_int8_int16_r2_329_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.330.1' to 'PE_int8_int16_r2_330_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.331.1' to 'PE_int8_int16_r2_331_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.332.1' to 'PE_int8_int16_r2_332_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.333.1' to 'PE_int8_int16_r2_333_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit34_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit35_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit36_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit37_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit38_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit39_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit40_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit41_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit42_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit43_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit44_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit45_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit46_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit47_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit48_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit49_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit50_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit51_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit52_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit53_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit54_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit55_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit56_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit57_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit58_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit59_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit60_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit61_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit62_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit63_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Block_systolic_array_attn.237.1_for.cond.i.exit64_proc' to 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1_Loop_data_drain_C_proc' to 'systolic_array_attn_237_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.237.1' to 'systolic_array_attn_237_1'.
WARNING: [SYN 201-103] Legalizing function name 'Attention_layer.101.1' to 'Attention_layer_101_1'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.102.1_Pipeline_1' to 'Softmax_layer_102_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.102.1_Pipeline_l_buf' to 'Softmax_layer_102_1_Pipeline_l_buf'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.102.1_Pipeline_l_exp_sum_j6' to 'Softmax_layer_102_1_Pipeline_l_exp_sum_j6'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.102.1_Pipeline_l_j7' to 'Softmax_layer_102_1_Pipeline_l_j7'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.102.1' to 'Softmax_layer_102_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Loop_data_load_AB_proc27' to 'systolic_array_cont_106_1_Loop_data_load_AB_proc27'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.171.1' to 'PE_int8_int16_r2_171_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.172.1' to 'PE_int8_int16_r2_172_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.173.1' to 'PE_int8_int16_r2_173_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.174.1' to 'PE_int8_int16_r2_174_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.175.1' to 'PE_int8_int16_r2_175_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.176.1' to 'PE_int8_int16_r2_176_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.177.1' to 'PE_int8_int16_r2_177_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.178.1' to 'PE_int8_int16_r2_178_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.179.1' to 'PE_int8_int16_r2_179_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.180.1' to 'PE_int8_int16_r2_180_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.181.1' to 'PE_int8_int16_r2_181_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.182.1' to 'PE_int8_int16_r2_182_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.183.1' to 'PE_int8_int16_r2_183_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.184.1' to 'PE_int8_int16_r2_184_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.185.1' to 'PE_int8_int16_r2_185_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.186.1' to 'PE_int8_int16_r2_186_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.187.1' to 'PE_int8_int16_r2_187_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.188.1' to 'PE_int8_int16_r2_188_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.189.1' to 'PE_int8_int16_r2_189_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.190.1' to 'PE_int8_int16_r2_190_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.191.1' to 'PE_int8_int16_r2_191_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.192.1' to 'PE_int8_int16_r2_192_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.193.1' to 'PE_int8_int16_r2_193_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.194.1' to 'PE_int8_int16_r2_194_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.195.1' to 'PE_int8_int16_r2_195_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.196.1' to 'PE_int8_int16_r2_196_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.197.1' to 'PE_int8_int16_r2_197_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.198.1' to 'PE_int8_int16_r2_198_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.199.1' to 'PE_int8_int16_r2_199_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.200.1' to 'PE_int8_int16_r2_200_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.201.1' to 'PE_int8_int16_r2_201_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.202.1' to 'PE_int8_int16_r2_202_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit34_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit35_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit36_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit37_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit38_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit39_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit40_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit41_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit42_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit43_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit44_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit45_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit46_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit47_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit48_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit49_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit50_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit51_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit52_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit53_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit54_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit55_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit56_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit57_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit58_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit59_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit60_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit61_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit62_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit63_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Block_systolic_array_cont.106.1_for.cond.i.exit64_proc' to 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1_Loop_data_drain_C_proc' to 'systolic_array_cont_106_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.106.1' to 'systolic_array_cont_106_1'.
WARNING: [SYN 201-103] Legalizing function name 'Context_layer.103.1' to 'Context_layer_103_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Loop_data_load_AB_proc28' to 'systolic_array_attn_1_Loop_data_load_AB_proc28'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.334.1' to 'PE_int8_int16_r2_334_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.335.1' to 'PE_int8_int16_r2_335_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.336.1' to 'PE_int8_int16_r2_336_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.337.1' to 'PE_int8_int16_r2_337_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.338.1' to 'PE_int8_int16_r2_338_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.339.1' to 'PE_int8_int16_r2_339_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.340.1' to 'PE_int8_int16_r2_340_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.341.1' to 'PE_int8_int16_r2_341_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.342.1' to 'PE_int8_int16_r2_342_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.343.1' to 'PE_int8_int16_r2_343_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.344.1' to 'PE_int8_int16_r2_344_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.345.1' to 'PE_int8_int16_r2_345_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.346.1' to 'PE_int8_int16_r2_346_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.347.1' to 'PE_int8_int16_r2_347_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.348.1' to 'PE_int8_int16_r2_348_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.349.1' to 'PE_int8_int16_r2_349_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.350.1' to 'PE_int8_int16_r2_350_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.351.1' to 'PE_int8_int16_r2_351_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.352.1' to 'PE_int8_int16_r2_352_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.353.1' to 'PE_int8_int16_r2_353_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.354.1' to 'PE_int8_int16_r2_354_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.355.1' to 'PE_int8_int16_r2_355_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.356.1' to 'PE_int8_int16_r2_356_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.357.1' to 'PE_int8_int16_r2_357_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.358.1' to 'PE_int8_int16_r2_358_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.359.1' to 'PE_int8_int16_r2_359_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.360.1' to 'PE_int8_int16_r2_360_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.361.1' to 'PE_int8_int16_r2_361_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.362.1' to 'PE_int8_int16_r2_362_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.363.1' to 'PE_int8_int16_r2_363_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.364.1' to 'PE_int8_int16_r2_364_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.1' to 'PE_int8_int16_r2_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit34_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit35_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit36_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit37_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit38_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit39_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit40_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit41_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit42_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit43_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit44_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit45_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit46_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit47_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit48_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit49_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit50_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit51_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit52_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit53_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit54_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit55_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit56_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit57_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit58_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit59_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit60_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit61_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit62_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit63_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_systolic_array_attn.1_for.cond.i.exit64_proc' to 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Loop_data_drain_C_proc' to 'systolic_array_attn_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1' to 'systolic_array_attn_1'.
WARNING: [SYN 201-103] Legalizing function name 'Attention_layer.1' to 'Attention_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.1_Pipeline_1' to 'Softmax_layer_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.1_Pipeline_l_buf' to 'Softmax_layer_1_Pipeline_l_buf'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.1_Pipeline_l_exp_sum_j6' to 'Softmax_layer_1_Pipeline_l_exp_sum_j6'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.1_Pipeline_l_j7' to 'Softmax_layer_1_Pipeline_l_j7'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.1' to 'Softmax_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Loop_data_load_AB_proc29' to 'systolic_array_cont_1_Loop_data_load_AB_proc29'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.203.1' to 'PE_int8_int16_r2_203_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.204.1' to 'PE_int8_int16_r2_204_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.205.1' to 'PE_int8_int16_r2_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.206.1' to 'PE_int8_int16_r2_206_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.207.1' to 'PE_int8_int16_r2_207_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.208.1' to 'PE_int8_int16_r2_208_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.209.1' to 'PE_int8_int16_r2_209_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.210.1' to 'PE_int8_int16_r2_210_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.211.1' to 'PE_int8_int16_r2_211_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.212.1' to 'PE_int8_int16_r2_212_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.213.1' to 'PE_int8_int16_r2_213_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.214.1' to 'PE_int8_int16_r2_214_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.215.1' to 'PE_int8_int16_r2_215_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.216.1' to 'PE_int8_int16_r2_216_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.217.1' to 'PE_int8_int16_r2_217_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.218.1' to 'PE_int8_int16_r2_218_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.219.1' to 'PE_int8_int16_r2_219_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.220.1' to 'PE_int8_int16_r2_220_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.221.1' to 'PE_int8_int16_r2_221_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.222.1' to 'PE_int8_int16_r2_222_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.223.1' to 'PE_int8_int16_r2_223_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.224.1' to 'PE_int8_int16_r2_224_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.225.1' to 'PE_int8_int16_r2_225_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.226.1' to 'PE_int8_int16_r2_226_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.227.1' to 'PE_int8_int16_r2_227_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.228.1' to 'PE_int8_int16_r2_228_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.229.1' to 'PE_int8_int16_r2_229_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.230.1' to 'PE_int8_int16_r2_230_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.231.1' to 'PE_int8_int16_r2_231_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.232.1' to 'PE_int8_int16_r2_232_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.233.1' to 'PE_int8_int16_r2_233_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.234.1' to 'PE_int8_int16_r2_234_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit34_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit35_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit36_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit37_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit38_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit39_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit40_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit41_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit42_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit43_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit44_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit45_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit46_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit47_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit48_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit49_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit50_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit51_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit52_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit53_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit54_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit55_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit56_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit57_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit58_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit59_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit60_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit61_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit62_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit63_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_systolic_array_cont.1_for.cond.i.exit64_proc' to 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Loop_data_drain_C_proc' to 'systolic_array_cont_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1' to 'systolic_array_cont_1'.
WARNING: [SYN 201-103] Legalizing function name 'Context_layer.1' to 'Context_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'Self_attention.1' to 'Self_attention_1'.
WARNING: [SYN 201-103] Legalizing function name 'Self_attention.1.wrapper' to 'Self_attention_1_wrapper'.
WARNING: [SYN 201-103] Legalizing function name 'head_merger.1_Pipeline_l_buf_VITIS_LOOP_328_1' to 'head_merger_1_Pipeline_l_buf_VITIS_LOOP_328_1'.
WARNING: [SYN 201-103] Legalizing function name 'head_merger.1_Pipeline_l_merge_VITIS_LOOP_337_3' to 'head_merger_1_Pipeline_l_merge_VITIS_LOOP_337_3'.
WARNING: [SYN 201-103] Legalizing function name 'head_merger.1' to 'head_merger_1'.
WARNING: [SYN 201-103] Legalizing function name 'weight_ds0_loader.1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_' to 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s'.
WARNING: [SYN 201-103] Legalizing function name 'weight_ds0_loader.1_Loop_block_wk_load_proc30' to 'weight_ds0_loader_1_Loop_block_wk_load_proc30'.
WARNING: [SYN 201-103] Legalizing function name 'weight_ds0_loader.1' to 'weight_ds0_loader_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Loop_data_load_AB_proc31' to 'systolic_array_ds0_30_1_Loop_data_load_AB_proc31'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.31.1' to 'PE_int8_int16_r2_31_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.32.1' to 'PE_int8_int16_r2_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.33.1' to 'PE_int8_int16_r2_33_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.34.1' to 'PE_int8_int16_r2_34_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.35.1' to 'PE_int8_int16_r2_35_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.36.1' to 'PE_int8_int16_r2_36_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.37.1' to 'PE_int8_int16_r2_37_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.38.1' to 'PE_int8_int16_r2_38_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.39.1' to 'PE_int8_int16_r2_39_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.40.1' to 'PE_int8_int16_r2_40_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.41.1' to 'PE_int8_int16_r2_41_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.42.1' to 'PE_int8_int16_r2_42_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.43.1' to 'PE_int8_int16_r2_43_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.44.1' to 'PE_int8_int16_r2_44_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.45.1' to 'PE_int8_int16_r2_45_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.46.1' to 'PE_int8_int16_r2_46_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.47.1' to 'PE_int8_int16_r2_47_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.48.1' to 'PE_int8_int16_r2_48_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.49.1' to 'PE_int8_int16_r2_49_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.50.1' to 'PE_int8_int16_r2_50_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.51.1' to 'PE_int8_int16_r2_51_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.52.1' to 'PE_int8_int16_r2_52_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.53.1' to 'PE_int8_int16_r2_53_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.54.1' to 'PE_int8_int16_r2_54_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.55.1' to 'PE_int8_int16_r2_55_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.56.1' to 'PE_int8_int16_r2_56_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.57.1' to 'PE_int8_int16_r2_57_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.58.1' to 'PE_int8_int16_r2_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.59.1' to 'PE_int8_int16_r2_59_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.60.1' to 'PE_int8_int16_r2_60_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.61.1' to 'PE_int8_int16_r2_61_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.62.1' to 'PE_int8_int16_r2_62_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit34_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit35_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit36_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit37_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit38_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit39_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit40_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit41_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit42_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit43_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit44_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit45_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit46_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit47_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit48_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit49_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit50_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit51_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit52_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit53_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit54_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit55_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit56_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit57_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit58_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit59_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit60_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit61_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit62_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit63_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Block_systolic_array_ds0.30.1_for.cond.i.exit64_proc' to 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1_Loop_data_drain_C_proc' to 'systolic_array_ds0_30_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.30.1' to 'systolic_array_ds0_30_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Loop_data_load_AB_proc32' to 'systolic_array_ds0_1_Loop_data_load_AB_proc32'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.63.1' to 'PE_int8_int16_r2_63_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.64.1' to 'PE_int8_int16_r2_64_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.65.1' to 'PE_int8_int16_r2_65_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.66.1' to 'PE_int8_int16_r2_66_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.67.1' to 'PE_int8_int16_r2_67_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.68.1' to 'PE_int8_int16_r2_68_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.69.1' to 'PE_int8_int16_r2_69_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.70.1' to 'PE_int8_int16_r2_70_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.71.1' to 'PE_int8_int16_r2_71_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.72.1' to 'PE_int8_int16_r2_72_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.73.1' to 'PE_int8_int16_r2_73_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.74.1' to 'PE_int8_int16_r2_74_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.75.1' to 'PE_int8_int16_r2_75_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.76.1' to 'PE_int8_int16_r2_76_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.77.1' to 'PE_int8_int16_r2_77_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.78.1' to 'PE_int8_int16_r2_78_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.79.1' to 'PE_int8_int16_r2_79_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.80.1' to 'PE_int8_int16_r2_80_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.81.1' to 'PE_int8_int16_r2_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.82.1' to 'PE_int8_int16_r2_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.83.1' to 'PE_int8_int16_r2_83_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.84.1' to 'PE_int8_int16_r2_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.85.1' to 'PE_int8_int16_r2_85_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.86.1' to 'PE_int8_int16_r2_86_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.87.1' to 'PE_int8_int16_r2_87_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.88.1' to 'PE_int8_int16_r2_88_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.89.1' to 'PE_int8_int16_r2_89_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.90.1' to 'PE_int8_int16_r2_90_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.91.1' to 'PE_int8_int16_r2_91_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.92.1' to 'PE_int8_int16_r2_92_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.93.1' to 'PE_int8_int16_r2_93_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.94.1' to 'PE_int8_int16_r2_94_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit34_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit34_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit35_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit36_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit36_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit37_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit38_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit38_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit39_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit39_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit40_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit40_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit41_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit41_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit42_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit42_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit43_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit43_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit44_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit44_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit45_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit45_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit46_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit47_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit48_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit48_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit49_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit49_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit50_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit50_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit51_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit51_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit52_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit52_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit53_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit53_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit54_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit54_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit55_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit55_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit56_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit56_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit57_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit57_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit58_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit58_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit59_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit59_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit60_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit60_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit61_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit61_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit62_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit62_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit63_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit63_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_systolic_array_ds0.1_for.cond.i.exit64_proc' to 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit64_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Loop_data_drain_C_proc' to 'systolic_array_ds0_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1' to 'systolic_array_ds0_1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_ds0.1' to 'Linear_layer_ds0_1'.
WARNING: [SYN 201-103] Legalizing function name 'Res_layer0.1' to 'Res_layer0_1'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm0.1_Pipeline_l_mean_var_j14' to 'Layer_norm0_1_Pipeline_l_mean_var_j14'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm0.1_Pipeline_l_j16' to 'Layer_norm0_1_Pipeline_l_j16'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm0.1' to 'Layer_norm0_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'K_writer_Pipeline_l_write_j_VITIS_LOOP_472_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_j_VITIS_LOOP_472_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'l_write_j_VITIS_LOOP_472_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15.26 seconds. CPU system time: 1.32 seconds. Elapsed time: 47.16 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'K_writer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'V_writer_Pipeline_VITIS_LOOP_488_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_488_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_488_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'V_writer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_sfa_loader_1_Loop_block_w_attn_load_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'block_w_attn_load_VITIS_LOOP_352_1_VITIS_LOOP_353_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'block_w_attn_load_VITIS_LOOP_352_1_VITIS_LOOP_353_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_sfa_loader_1_Loop_block_w_cont_load_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'block_w_cont_load_VITIS_LOOP_363_4_VITIS_LOOP_364_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'block_w_cont_load_VITIS_LOOP_363_4_VITIS_LOOP_364_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_sfa_loader_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'head_spliter_1_Pipeline_l_write_VITIS_LOOP_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_VITIS_LOOP_304_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_write_VITIS_LOOP_304_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'head_spliter_1_Pipeline_l_split_VITIS_LOOP_311_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_split_VITIS_LOOP_311_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_split_VITIS_LOOP_311_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'head_spliter_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Loop_data_load_AB_proc22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 1.79 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_238_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_239_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_240_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_242_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_244_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_246_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_251_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_253_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_257_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_259_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_260_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_261_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_262_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_263_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_265_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_267_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_270 (from PE_int8_int16_r2_269_1_U0 to systolic_array_attn_235_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 50, loop 'l_bias_scale_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.23 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_inp_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_inp_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_96_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_96_1_Pipeline_l_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_96_1_Pipeline_l_exp_sum_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_exp_sum_j6'.
WARNING: [HLS 200-880] The II Violation in module 'Softmax_layer_96_1_Pipeline_l_exp_sum_j6' (loop 'l_exp_sum_j6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add1711_write_ln277', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:277) of variable 'add6', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281 on local variable 'add1711' and 'load' operation ('add1711_load', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281) on local variable 'add1711'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Softmax_layer_96_1_Pipeline_l_exp_sum_j6' (loop 'l_exp_sum_j6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add1711_write_ln277', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:277) of variable 'add6', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281 on local variable 'add1711' and 'load' operation ('add1711_load', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281) on local variable 'add1711'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Softmax_layer_96_1_Pipeline_l_exp_sum_j6' (loop 'l_exp_sum_j6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add1711_write_ln277', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:277) of variable 'add6', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281 on local variable 'add1711' and 'load' operation ('add1711_load', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281) on local variable 'add1711'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 24, loop 'l_exp_sum_j6'
WARNING: [HLS 200-871] Estimated clock period (2.47ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.89991ns, effective delay budget: 2.43309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Softmax_layer_96_1_Pipeline_l_exp_sum_j6' consists of the following:	'fadd' operation ('add6', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281) [45]  (2.08 ns)
	'store' operation ('add1711_write_ln277', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:277) of variable 'add6', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281 on local variable 'add1711' [66]  (0.387 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_96_1_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'l_j7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Loop_data_load_AB_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_107_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_113_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_115_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_117_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_118_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_119_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_120_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_121_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_126_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_127_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_130_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_132_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_134_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_136_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_137_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_150 (from PE_int8_int16_r2_138_1_U0 to systolic_array_cont_104_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_proc51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 15, loop 'l_bias_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer_97_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_inp_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_inp_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Loop_data_load_AB_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_270_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_272_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_273_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_274_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_277_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_278_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_279_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_280_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_281_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_283_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_284_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_285_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_286_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_287_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_288_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_289_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.99 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_291_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_292_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_293_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_294_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_295_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_296_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_297_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_298_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_299_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_300_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_301_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_236_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_240 (from PE_int8_int16_r2_301_1_U0 to systolic_array_attn_236_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 50, loop 'l_bias_scale_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer_98_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_inp_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_inp_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_99_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_99_1_Pipeline_l_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_99_1_Pipeline_l_exp_sum_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_exp_sum_j6'.
WARNING: [HLS 200-880] The II Violation in module 'Softmax_layer_99_1_Pipeline_l_exp_sum_j6' (loop 'l_exp_sum_j6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add1711_write_ln277', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:277) of variable 'add3', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281 on local variable 'add1711' and 'load' operation ('add1711_load', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281) on local variable 'add1711'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Softmax_layer_99_1_Pipeline_l_exp_sum_j6' (loop 'l_exp_sum_j6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add1711_write_ln277', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:277) of variable 'add3', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281 on local variable 'add1711' and 'load' operation ('add1711_load', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281) on local variable 'add1711'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Softmax_layer_99_1_Pipeline_l_exp_sum_j6' (loop 'l_exp_sum_j6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add1711_write_ln277', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:277) of variable 'add3', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281 on local variable 'add1711' and 'load' operation ('add1711_load', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281) on local variable 'add1711'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 24, loop 'l_exp_sum_j6'
WARNING: [HLS 200-871] Estimated clock period (2.47ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.89991ns, effective delay budget: 2.43309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Softmax_layer_99_1_Pipeline_l_exp_sum_j6' consists of the following:	'fadd' operation ('add3', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281) [45]  (2.08 ns)
	'store' operation ('add1711_write_ln277', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:277) of variable 'add3', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281 on local variable 'add1711' [66]  (0.387 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_99_1_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'l_j7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_99_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Loop_data_load_AB_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_139_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_140_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_141_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_143_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_144_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_146_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_147_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_149_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_150_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_151_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_152_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_156_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_158_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_159_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_162_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_163_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_166_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.88 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_170_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.81 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.58 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.86 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.17 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.28 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.04 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_105_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_120 (from PE_int8_int16_r2_170_1_U0 to systolic_array_cont_105_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_proc45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 15, loop 'l_bias_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer_100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_inp_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_inp_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.39 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Loop_data_load_AB_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_302_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.83 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_303_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_305_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_306_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_307_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_309_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_310_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_311_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_312_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_313_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_314_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_315_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_316_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_317_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_318_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_319_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_320_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_321_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_322_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_323_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_324_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_325_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_326_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_327_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_328_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_329_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_330_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_331_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_332_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_333_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.12 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.75 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_237_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_210 (from PE_int8_int16_r2_333_1_U0 to systolic_array_attn_237_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 50, loop 'l_bias_scale_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.63 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_inp_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_inp_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_102_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_102_1_Pipeline_l_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_102_1_Pipeline_l_exp_sum_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_exp_sum_j6'.
WARNING: [HLS 200-880] The II Violation in module 'Softmax_layer_102_1_Pipeline_l_exp_sum_j6' (loop 'l_exp_sum_j6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add1711_write_ln277', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:277) of variable 'add9', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281 on local variable 'add1711' and 'load' operation ('add1711_load', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281) on local variable 'add1711'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Softmax_layer_102_1_Pipeline_l_exp_sum_j6' (loop 'l_exp_sum_j6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add1711_write_ln277', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:277) of variable 'add9', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281 on local variable 'add1711' and 'load' operation ('add1711_load', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281) on local variable 'add1711'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Softmax_layer_102_1_Pipeline_l_exp_sum_j6' (loop 'l_exp_sum_j6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add1711_write_ln277', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:277) of variable 'add9', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281 on local variable 'add1711' and 'load' operation ('add1711_load', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281) on local variable 'add1711'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 24, loop 'l_exp_sum_j6'
WARNING: [HLS 200-871] Estimated clock period (2.47ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.89991ns, effective delay budget: 2.43309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Softmax_layer_102_1_Pipeline_l_exp_sum_j6' consists of the following:	'fadd' operation ('add9', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281) [45]  (2.08 ns)
	'store' operation ('add1711_write_ln277', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:277) of variable 'add9', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281 on local variable 'add1711' [66]  (0.387 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 9.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_102_1_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'l_j7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 9.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_102_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 9.707 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Loop_data_load_AB_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.89 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_172_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_173_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.08 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_174_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.9 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.84 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.77 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_179_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_182_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_184_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.76 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_186_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_194_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.98 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_198_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.82 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_199_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.03 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_200_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_201_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_202_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_90 (from PE_int8_int16_r2_202_1_U0 to systolic_array_cont_106_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_proc48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 15, loop 'l_bias_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_inp_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_inp_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.48 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.56 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Loop_data_load_AB_proc28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_334_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_335_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_336_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_337_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.01 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_338_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_339_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_340_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.83 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_341_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_342_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_343_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_344_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_345_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_346_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_347_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_348_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_349_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_350_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_351_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_352_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_353_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_354_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_355_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_356_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.83 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_357_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_358_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_359_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_360_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_361_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_362_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_363_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_364_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.78 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_300 (from PE_int8_int16_r2_1_U0 to systolic_array_attn_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 50, loop 'l_bias_scale_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.32 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_inp_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_inp_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_1_Pipeline_l_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_1_Pipeline_l_exp_sum_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_exp_sum_j6'.
WARNING: [HLS 200-880] The II Violation in module 'Softmax_layer_1_Pipeline_l_exp_sum_j6' (loop 'l_exp_sum_j6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add1711_write_ln277', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:277) of variable 'add2', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281 on local variable 'add1711' and 'load' operation ('add1711_load', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281) on local variable 'add1711'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Softmax_layer_1_Pipeline_l_exp_sum_j6' (loop 'l_exp_sum_j6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add1711_write_ln277', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:277) of variable 'add2', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281 on local variable 'add1711' and 'load' operation ('add1711_load', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281) on local variable 'add1711'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Softmax_layer_1_Pipeline_l_exp_sum_j6' (loop 'l_exp_sum_j6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add1711_write_ln277', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:277) of variable 'add2', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281 on local variable 'add1711' and 'load' operation ('add1711_load', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281) on local variable 'add1711'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 24, loop 'l_exp_sum_j6'
WARNING: [HLS 200-871] Estimated clock period (2.47ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.89991ns, effective delay budget: 2.43309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Softmax_layer_1_Pipeline_l_exp_sum_j6' consists of the following:	'fadd' operation ('add2', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281) [45]  (2.08 ns)
	'store' operation ('add1711_write_ln277', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:277) of variable 'add2', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:281 on local variable 'add1711' [66]  (0.387 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.42 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_1_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'l_j7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Loop_data_load_AB_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_204_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_207_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_211_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.68 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.99 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.88 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.88 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_220_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_221_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_222_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.89 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_224_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_226_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.88 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_228_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_229_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.91 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_231_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_232_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_233_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_234_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.99 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.75 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.07 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.86 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.78 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.94 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_180 (from PE_int8_int16_r2_234_1_U0 to systolic_array_cont_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 15, loop 'l_bias_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.42 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_inp_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_inp_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.4 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_multi_head' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.32 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.36 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.83 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.39 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_1_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.84 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.61 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'head_merger_1_Pipeline_l_buf_VITIS_LOOP_328_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_buf_VITIS_LOOP_328_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_buf_VITIS_LOOP_328_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.04 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'head_merger_1_Pipeline_l_merge_VITIS_LOOP_337_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_merge_VITIS_LOOP_337_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'l_merge_VITIS_LOOP_337_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'head_merger_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'block_wk_load_VITIS_LOOP_409_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'block_wk_load_VITIS_LOOP_409_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_ds0_loader_1_Loop_block_wk_load_proc30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_ds0_loader_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_444_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_444_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_444_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Loop_data_load_AB_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_35_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.92 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.99 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.99 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.98 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_55_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_56_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_57_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.21 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_59_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.07 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_60_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_61_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_62_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.76 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.01 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.5 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.01 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.65 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.81 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.72 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.14 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_30 (from PE_int8_int16_r2_62_1_U0 to systolic_array_ds0_30_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_444_1_proc53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_444_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_444_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Loop_data_load_AB_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_63_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_65_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_66_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_67_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_74_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_76_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_77_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_78_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.4 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_80_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.05 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_83_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.08 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_90_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.07 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.08 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.08 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_94_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_60 (from PE_int8_int16_r2_94_1_U0 to systolic_array_ds0_1_Loop_data_drain_C_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_proc54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale_VITIS_LOOP_452_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'l_bias_scale_VITIS_LOOP_452_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.63 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.66 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_inp_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'init_inp_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.92 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Res_layer0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'l_j13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.05 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm0_1_Pipeline_l_mean_var_j14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mean_var_j14'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm0_1_Pipeline_l_mean_var_j14' (loop 'l_mean_var_j14'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('mean_write_ln531', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:531) of variable 'mean', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:535 on local variable 'mean' and 'load' operation ('mean_load_1', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:535) on local variable 'mean'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm0_1_Pipeline_l_mean_var_j14' (loop 'l_mean_var_j14'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('mean_write_ln531', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:531) of variable 'mean', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:535 on local variable 'mean' and 'load' operation ('mean_load_1', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:535) on local variable 'mean'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm0_1_Pipeline_l_mean_var_j14' (loop 'l_mean_var_j14'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('mean_write_ln531', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:531) of variable 'mean', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:535 on local variable 'mean' and 'load' operation ('mean_load_1', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:535) on local variable 'mean'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 12, loop 'l_mean_var_j14'
WARNING: [HLS 200-871] Estimated clock period (2.47ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.89991ns, effective delay budget: 2.43309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Layer_norm0_1_Pipeline_l_mean_var_j14' consists of the following:	'fadd' operation ('mean', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:535) [30]  (2.08 ns)
	'store' operation ('mean_write_ln531', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:531) of variable 'mean', /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp:535 on local variable 'mean' [35]  (0.387 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.88 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm0_1_Pipeline_l_j16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 57, loop 'l_j16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_dataflow_region_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO block_w_ds0_loader_0 (from weight_ds0_loader_1_U0 to Linear_layer_ds0_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO block_w_ds0_loader_1 (from weight_ds0_loader_1_U0 to Linear_layer_ds0_1_U0) to 5 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.49 seconds; current allocated memory: 9.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.15 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'K_writer_Pipeline_l_write_j_VITIS_LOOP_472_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'K_writer_Pipeline_l_write_j_VITIS_LOOP_472_1' pipeline 'l_write_j_VITIS_LOOP_472_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_512_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'K_writer_Pipeline_l_write_j_VITIS_LOOP_472_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.82 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.58 seconds; current allocated memory: 9.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'K_writer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'K_writer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'V_writer_Pipeline_VITIS_LOOP_488_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'V_writer_Pipeline_VITIS_LOOP_488_2' pipeline 'VITIS_LOOP_488_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'V_writer_Pipeline_VITIS_LOOP_488_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'V_writer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'V_writer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_sfa_loader_1_Loop_block_w_attn_load_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'weight_sfa_loader_1_Loop_block_w_attn_load_proc20' pipeline 'block_w_attn_load_VITIS_LOOP_352_1_VITIS_LOOP_353_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_sfa_loader_1_Loop_block_w_attn_load_proc20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_sfa_loader_1_Loop_block_w_cont_load_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'weight_sfa_loader_1_Loop_block_w_cont_load_proc21' pipeline 'block_w_cont_load_VITIS_LOOP_363_4_VITIS_LOOP_364_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_sfa_loader_1_Loop_block_w_cont_load_proc21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_sfa_loader_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_sfa_loader_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'head_spliter_1_Pipeline_l_write_VITIS_LOOP_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'head_spliter_1_Pipeline_l_write_VITIS_LOOP_304_1' pipeline 'l_write_VITIS_LOOP_304_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'head_spliter_1_Pipeline_l_write_VITIS_LOOP_304_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'head_spliter_1_Pipeline_l_split_VITIS_LOOP_311_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'head_spliter_1_Pipeline_l_split_VITIS_LOOP_311_2' pipeline 'l_split_VITIS_LOOP_311_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'head_spliter_1_Pipeline_l_split_VITIS_LOOP_311_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'head_spliter_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'head_spliter_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc74'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc36' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Loop_data_load_AB_proc22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_attn_235_1_Loop_data_load_AB_proc22' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Loop_data_load_AB_proc22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_238_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_238_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_238_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_239_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_239_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_239_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_240_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_240_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_240_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_241_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_241_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_242_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_242_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_242_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_243_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_243_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_244_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_244_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_244_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_245_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_245_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_246_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_246_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_246_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_247_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_247_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.94 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_248_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_248_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_249_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_249_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_250_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_250_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_251_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_251_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_251_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_252_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_252_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.95 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_253_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_253_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_253_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_254_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_254_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 9.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_255_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_255_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 9.895 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_256_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_256_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 9.895 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_257_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_257_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_257_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 9.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_258_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_258_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_259_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_259_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_259_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_260_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_260_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_260_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_261_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_261_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_261_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_262_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_262_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_262_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_263_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_263_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_263_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_264_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_264_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_265_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_265_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_265_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_266_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_266_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_267_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_267_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_267_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_268_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_269_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_269_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.85 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Block_systolic_array_attn_235_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_attn_235_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 9.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_235_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_j_proc37' pipeline 'l_bias_scale_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.52 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.99 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc61'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.22 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer_95_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_96_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_96_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.3 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_96_1_Pipeline_l_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Softmax_layer_96_1_Pipeline_l_buf' pipeline 'l_buf' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_96_1_Pipeline_l_buf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.8 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_96_1_Pipeline_l_exp_sum_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Softmax_layer_96_1_Pipeline_l_exp_sum_j6' pipeline 'l_exp_sum_j6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_14_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_96_1_Pipeline_l_exp_sum_j6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_96_1_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Softmax_layer_96_1_Pipeline_l_j7' pipeline 'l_j7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_96_1_Pipeline_l_j7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.53 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc50' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc50'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Loop_data_load_AB_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_cont_104_1_Loop_data_load_AB_proc23' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Loop_data_load_AB_proc23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_107_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_107_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_107_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_108_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_108_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_109_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_109_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_110_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_110_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_111_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_111_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_112_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_113_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_113_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_113_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_114_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_114_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_115_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_115_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_115_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_116_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_117_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_117_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_117_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 1 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_118_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_118_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_118_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_119_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_119_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_119_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_120_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_120_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_120_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_121_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_121_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_121_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_122_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_122_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_123_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 10.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_124_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_124_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_125_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_125_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_126_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_126_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_126_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 1 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_127_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_127_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_127_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_128_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_128_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_129_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_129_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.3 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_130_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_130_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_130_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_131_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_132_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_132_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_132_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_133_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_134_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_134_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_134_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_135_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_135_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_136_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_136_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_136_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_137_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_137_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_137_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_138_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_138_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Block_systolic_array_cont_104_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_cont_104_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 10.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_S' is changed to 'fifo_w16_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_104_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.35 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_proc51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_proc51' pipeline 'l_bias_scale' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_proc51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.21 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm52'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.45 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc56'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer_97_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer_97_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.31 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc39' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.67 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Loop_data_load_AB_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_attn_236_1_Loop_data_load_AB_proc24' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Loop_data_load_AB_proc24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_270_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_270_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_270_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.13 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_271_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_272_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_272_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_272_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_273_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_273_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_273_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_274_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_274_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_274_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_275_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_275_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_276_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_276_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_277_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_277_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_277_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_278_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_278_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_278_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_279_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_279_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_279_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_280_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_280_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_280_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_281_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_281_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_281_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_282_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_282_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_283_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_283_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_283_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_284_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_284_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_284_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_285_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_285_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_285_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_286_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_286_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_286_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.06 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_287_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_287_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_287_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_288_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_288_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_288_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 10.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_289_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_289_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_289_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_290_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.17 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_291_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_291_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_291_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_292_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_292_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_292_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_293_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_293_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_293_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_294_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_294_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_294_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_295_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_295_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_295_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_296_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_296_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_296_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_297_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_297_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_297_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_298_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_298_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_298_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_299_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_299_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_299_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_300_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_300_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_300_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_301_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_301_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_301_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Block_systolic_array_attn_236_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_attn_236_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 10.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_236_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_S' is changed to 'fifo_w16_d4_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_236_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.42 seconds; current allocated memory: 10.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_j_proc40' pipeline 'l_bias_scale_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc40'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.44 seconds; current allocated memory: 10.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm41'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 10.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc60'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.15 seconds; current allocated memory: 10.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer_98_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer_98_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 10.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_99_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_99_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 10.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_99_1_Pipeline_l_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Softmax_layer_99_1_Pipeline_l_buf' pipeline 'l_buf' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_99_1_Pipeline_l_buf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 10.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_99_1_Pipeline_l_exp_sum_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Softmax_layer_99_1_Pipeline_l_exp_sum_j6' pipeline 'l_exp_sum_j6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_14_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_99_1_Pipeline_l_exp_sum_j6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 10.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_99_1_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Softmax_layer_99_1_Pipeline_l_j7' pipeline 'l_j7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_99_1_Pipeline_l_j7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.54 seconds; current allocated memory: 10.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_99_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_99_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 10.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc44' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc44'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 10.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Loop_data_load_AB_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_cont_105_1_Loop_data_load_AB_proc25' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Loop_data_load_AB_proc25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 10.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_139_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_139_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_139_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 10.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_140_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_140_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_140_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 10.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_141_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_141_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_141_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 10.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_142_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_142_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 10.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_143_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_143_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_143_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 10.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_144_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_144_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_144_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 10.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_145_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_145_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.26 seconds; current allocated memory: 10.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_146_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_146_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_146_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 10.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_147_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_147_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_147_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 10.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_148_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_148_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_149_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_149_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_149_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_150_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_150_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_150_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_151_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_151_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_151_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.09 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_152_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_152_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_152_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_153_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_153_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.08 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_154_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_154_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_155_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_155_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_156_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_156_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_156_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_157_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_157_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_158_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_158_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_158_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_159_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_159_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_159_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_160_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_160_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.08 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_161_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_161_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_162_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_162_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_162_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_163_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_163_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_163_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_164_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_164_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.08 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_165_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_165_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_166_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_166_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_166_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_167_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_168_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_168_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.08 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_169_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_170_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_170_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_170_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.71 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 10.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Block_systolic_array_cont_105_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_cont_105_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_105_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x4' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_S' is changed to 'fifo_w16_d4_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_105_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.73 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_proc45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_proc45' pipeline 'l_bias_scale' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_proc45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.28 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x5' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm46'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.56 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc58'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer_100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer_100_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc33' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.61 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Loop_data_load_AB_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_attn_237_1_Loop_data_load_AB_proc26' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Loop_data_load_AB_proc26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_302_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_302_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_302_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.21 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_303_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_303_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_303_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_304_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_304_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 10.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_305_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_305_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_305_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_306_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_306_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_306_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_307_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_307_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_307_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_308_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_308_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_309_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_309_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_309_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.13 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_310_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_310_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_310_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_311_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_311_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_311_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_312_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_312_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_312_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_313_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_313_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_313_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_314_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_314_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_314_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_315_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_315_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_315_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_316_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_316_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_316_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_317_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_317_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_317_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_318_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_318_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_318_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_319_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_319_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_319_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_320_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_320_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_320_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_321_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_321_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_321_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_322_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_322_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_322_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_323_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_323_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_323_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_324_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_324_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_324_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_325_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_325_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_325_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_326_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_326_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_326_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_327_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_327_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_327_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_328_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_328_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_328_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_329_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_329_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_329_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_330_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_330_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_330_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_331_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_331_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_331_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_332_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_332_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_332_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.2 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_333_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_333_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_333_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.03 seconds; current allocated memory: 10.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.8 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.74 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Block_systolic_array_attn_237_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_attn_237_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_237_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x6' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_S' is changed to 'fifo_w16_d4_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x2' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_237_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.82 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_j_proc34' pipeline 'l_bias_scale_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.6 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x7' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x2' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc62'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 10.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer_101_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_102_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_102_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.27 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_102_1_Pipeline_l_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Softmax_layer_102_1_Pipeline_l_buf' pipeline 'l_buf' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_102_1_Pipeline_l_buf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_102_1_Pipeline_l_exp_sum_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Softmax_layer_102_1_Pipeline_l_exp_sum_j6' pipeline 'l_exp_sum_j6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_14_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_102_1_Pipeline_l_exp_sum_j6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.32 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_102_1_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Softmax_layer_102_1_Pipeline_l_j7' pipeline 'l_j7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_102_1_Pipeline_l_j7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.67 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_102_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_102_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.43 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc47' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc47'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.62 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Loop_data_load_AB_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_cont_106_1_Loop_data_load_AB_proc27' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Loop_data_load_AB_proc27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_171_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_171_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.23 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_172_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_172_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_172_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_173_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_173_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_173_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.15 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_174_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_174_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_174_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_175_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_175_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_176_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_176_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_177_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_177_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_178_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_178_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_179_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_179_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_179_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_180_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_180_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_181_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_181_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_182_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_182_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_182_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_183_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_183_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.3 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_184_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_184_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_184_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.42 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_185_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.29 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_186_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_186_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_186_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_187_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.42 seconds; current allocated memory: 10.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_188_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_188_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_189_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_189_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_190_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_190_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.21 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_191_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_191_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.23 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_192_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_192_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.17 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_193_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_193_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_194_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_194_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_194_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_195_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_195_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_196_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_197_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_197_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_198_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_198_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_198_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_199_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_199_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_199_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_200_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_200_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_200_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_201_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_201_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_201_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_202_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_202_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_202_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.84 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.77 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.77 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 10.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.77 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Block_systolic_array_cont_106_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_cont_106_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.31 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x8' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_S' is changed to 'fifo_w16_d4_S_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x3' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_106_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.79 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_proc48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_proc48' pipeline 'l_bias_scale' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_proc48'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.38 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x9' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x3' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm49'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.62 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc57'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.88 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer_103_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.59 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.67 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Loop_data_load_AB_proc28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_attn_1_Loop_data_load_AB_proc28' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Loop_data_load_AB_proc28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.03 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_334_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_334_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_334_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.28 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_335_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_335_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_335_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_336_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_336_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_336_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_337_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_337_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_337_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_338_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_338_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_338_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.18 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_339_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_339_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_339_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 10.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_340_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_340_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_340_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_341_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_341_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_341_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.27 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_342_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_342_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_342_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.22 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_343_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_343_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_343_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.41 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_344_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_344_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_344_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.21 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_345_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_345_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_345_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_346_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_346_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_346_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_347_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_347_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_347_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_348_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_348_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_348_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_349_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_349_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_349_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_350_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_350_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_350_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_351_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_351_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_351_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.19 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_352_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_352_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_352_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_353_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_353_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_353_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_354_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_354_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_354_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_355_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_355_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_355_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.22 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_356_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_356_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_356_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_357_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_357_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_357_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_358_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_358_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_358_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_359_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_359_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_359_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.37 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_360_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_360_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_360_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_361_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_361_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_361_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_362_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_362_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_362_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.24 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_363_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_363_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_363_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_364_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_364_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_364_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.21 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 10.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.79 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.81 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.82 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_systolic_array_attn_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.8 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_attn_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x10' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_S' is changed to 'fifo_w16_d4_S_x4' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x4' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x4' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.61 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_j_proc' pipeline 'l_bias_scale_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.74 seconds; current allocated memory: 10.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x11' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x4' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.37 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc63'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.7 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_1_Pipeline_l_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Softmax_layer_1_Pipeline_l_buf' pipeline 'l_buf' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_1_Pipeline_l_buf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_1_Pipeline_l_exp_sum_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Softmax_layer_1_Pipeline_l_exp_sum_j6' pipeline 'l_exp_sum_j6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_14_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_1_Pipeline_l_exp_sum_j6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.41 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_1_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Softmax_layer_1_Pipeline_l_j7' pipeline 'l_j7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_1_Pipeline_l_j7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.73 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.34 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc42' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.54 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Loop_data_load_AB_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_cont_1_Loop_data_load_AB_proc29' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Loop_data_load_AB_proc29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_203_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_203_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.43 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_204_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_204_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_204_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.45 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_205_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_206_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_206_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.75 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_207_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_207_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_207_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.36 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_208_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_208_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_209_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_209_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.27 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_210_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_211_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_211_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_211_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_212_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_212_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_213_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_213_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_214_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_214_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.12 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_215_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_215_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.24 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_216_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_216_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 10.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_217_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_217_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_218_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_218_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.42 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_219_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_219_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_220_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_220_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_220_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.45 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_221_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_221_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_221_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_222_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_222_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_222_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.54 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_223_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_224_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_224_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_224_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.37 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_225_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_225_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_226_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_226_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_226_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_227_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_227_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_228_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_228_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_228_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_229_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_229_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_229_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_230_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_230_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.28 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_231_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_231_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_231_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_232_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_232_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_232_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.37 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_233_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_233_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_233_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_234_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_234_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_234_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.91 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.83 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.83 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.83 seconds; current allocated memory: 10.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.83 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.9 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_systolic_array_cont_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_cont_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x12' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_S' is changed to 'fifo_w16_d4_S_x5' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x5' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x5' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.78 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_proc' pipeline 'l_bias_scale' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.45 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x13' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x5' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm43'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.76 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc59'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.57 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.5 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_multi_head' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x14' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_multi_head'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.76 seconds; current allocated memory: 11.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.59 seconds; current allocated memory: 11.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_1_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_1_wrapper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.33 seconds; current allocated memory: 11.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'head_merger_1_Pipeline_l_buf_VITIS_LOOP_328_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'head_merger_1_Pipeline_l_buf_VITIS_LOOP_328_1' pipeline 'l_buf_VITIS_LOOP_328_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'head_merger_1_Pipeline_l_buf_VITIS_LOOP_328_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.25 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.51 seconds; current allocated memory: 11.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'head_merger_1_Pipeline_l_merge_VITIS_LOOP_337_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'head_merger_1_Pipeline_l_merge_VITIS_LOOP_337_3' pipeline 'l_merge_VITIS_LOOP_337_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'head_merger_1_Pipeline_l_merge_VITIS_LOOP_337_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.5 seconds; current allocated memory: 11.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'head_merger_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'head_merger_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 11.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s' pipeline 'block_wk_load_VITIS_LOOP_409_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.55 seconds. CPU system time: 0.19 seconds. Elapsed time: 5.57 seconds; current allocated memory: 11.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_ds0_loader_1_Loop_block_wk_load_proc30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_ds0_loader_1_Loop_block_wk_load_proc30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 11.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_ds0_loader_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_ds0_loader_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.77 seconds. CPU system time: 0.22 seconds. Elapsed time: 8.46 seconds; current allocated memory: 11.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_444_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_444_1_proc' pipeline 'VITIS_LOOP_444_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_444_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.29 seconds; current allocated memory: 11.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Loop_data_load_AB_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds0_30_1_Loop_data_load_AB_proc31' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Loop_data_load_AB_proc31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 11.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_31_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_31_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.37 seconds; current allocated memory: 11.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_32_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.29 seconds; current allocated memory: 11.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_33_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.22 seconds; current allocated memory: 11.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_34_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_34_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.3 seconds; current allocated memory: 11.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_35_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_35_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_35_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.3 seconds; current allocated memory: 11.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_36_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.31 seconds; current allocated memory: 11.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_37_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.29 seconds; current allocated memory: 11.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_38_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.46 seconds; current allocated memory: 11.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_39_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.55 seconds; current allocated memory: 11.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_40_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 11.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_41_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 11.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_42_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_42_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 11.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_43_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 11.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_44_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_44_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.29 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_45_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_45_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.49 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_46_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_46_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.74 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_47_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_48_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.3 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_49_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.41 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_50_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_50_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.31 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_51_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_51_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.56 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_52_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_52_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.58 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_53_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_54_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_54_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_55_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_55_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_55_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.43 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_56_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_56_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_56_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.42 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_57_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_57_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_57_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.56 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_58_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_59_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_59_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_59_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.33 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_60_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_60_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_60_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_61_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_61_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_61_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.62 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_62_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_62_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_62_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 11.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.87 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.95 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.88 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.28 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.96 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Block_systolic_array_ds0_30_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds0_30_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x15' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_S' is changed to 'fifo_w16_d4_S_x6' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x6' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x6' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_444_1_proc53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_444_1_proc53' pipeline 'VITIS_LOOP_444_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_444_1_proc53'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.19 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Loop_data_load_AB_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds0_1_Loop_data_load_AB_proc32' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Loop_data_load_AB_proc32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 11.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_63_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_63_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_63_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.42 seconds; current allocated memory: 11.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_64_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_64_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.49 seconds; current allocated memory: 11.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_65_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_65_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_65_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 11.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_66_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_66_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_66_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 11.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_67_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_67_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_67_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 11.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_68_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_68_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.38 seconds; current allocated memory: 11.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_69_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_69_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 11.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_70_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_70_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.7 seconds; current allocated memory: 11.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_71_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.59 seconds; current allocated memory: 11.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_72_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.32 seconds; current allocated memory: 11.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_73_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_73_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.49 seconds; current allocated memory: 11.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_74_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_74_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_74_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.6 seconds; current allocated memory: 11.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_75_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.89 seconds; current allocated memory: 11.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_76_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_76_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_76_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 11.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_77_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_77_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_77_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 11.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_78_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_78_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_78_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 11.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_79_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_79_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 11.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_80_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_80_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_80_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 11.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_81_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.35 seconds; current allocated memory: 11.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_82_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 11.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_83_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_83_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_83_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 11.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_84_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.51 seconds; current allocated memory: 11.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_85_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_85_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 11.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_86_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_86_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.36 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_87_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_87_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.36 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_88_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_88_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_89_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_89_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.36 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_90_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_90_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_90_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_91_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_91_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_92_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_92_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_93_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_93_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.55 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_94_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_94_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_94_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.82 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit34_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit34_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit36_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit36_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit38_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit38_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.39 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit39_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit39_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit40_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit40_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.88 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit41_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit41_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit42_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit42_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit43_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit43_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit44_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit44_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit45_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit45_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit48_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit48_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit49_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit49_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit50_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit50_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit51_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit51_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit52_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit52_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit53_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit53_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.89 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit54_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit54_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 11.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit55_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit55_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 11.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit56_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit56_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 11.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit57_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit57_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.89 seconds; current allocated memory: 11.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit58_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit58_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 11.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit59_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit59_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 11.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit60_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit60_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.06 seconds; current allocated memory: 11.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit61_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit61_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 11.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit62_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit62_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 11.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit63_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit63_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 11.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_systolic_array_ds0_1_for_cond_i_exit64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 11.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds0_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 11.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x16' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_S' is changed to 'fifo_w16_d4_S_x7' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x7' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x7' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.76 seconds; current allocated memory: 11.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_proc54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_proc54' pipeline 'l_bias_scale_VITIS_LOOP_452_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_proc54'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.57 seconds; current allocated memory: 11.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x17' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x6' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm55'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.43 seconds; current allocated memory: 11.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.96 seconds; current allocated memory: 11.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.95 seconds; current allocated memory: 11.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Res_layer0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Res_layer0_1' pipeline 'l_j13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Res_layer0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.71 seconds; current allocated memory: 11.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm0_1_Pipeline_l_mean_var_j14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm0_1_Pipeline_l_mean_var_j14' pipeline 'l_mean_var_j14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm0_1_Pipeline_l_mean_var_j14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.55 seconds; current allocated memory: 11.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm0_1_Pipeline_l_j16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm0_1_Pipeline_l_j16' pipeline 'l_j16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm0_1_Pipeline_l_j16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.35 seconds; current allocated memory: 11.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_30_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.54 seconds; current allocated memory: 11.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_dataflow_region_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/w_ds0_addr_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/w_ds0_addr_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_k_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_k_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_k_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_k_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_v_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_v_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_v_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_v_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_q_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_q_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_q_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_q_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_inp_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_inp_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_inp_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_inp_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_ln0_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_ln0_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_ln0_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_ln0_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/seq_id' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Bert_layer_dataflow_region_2' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'w_ds0_addr_0', 'w_ds0_addr_1', 'seq_id' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d4_S' is changed to 'fifo_w8_d4_S_x18' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d4_S' is changed to 'fifo_w32_d4_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_dataflow_region_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.2 seconds. CPU system time: 0.31 seconds. Elapsed time: 7.58 seconds; current allocated memory: 11.459 GB.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_head_spliter_1_buf_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_241_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_242_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_243_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_244_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_245_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_246_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_247_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_248_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_249_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_250_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_251_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_252_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_253_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_254_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_255_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_256_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_257_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_258_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_259_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_260_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_261_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_262_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_263_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_264_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_265_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_266_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_267_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_268_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_269_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_270_U(Bert_layer_dataflow_region_2_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_249_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_250_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_251_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_252_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_253_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_254_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_255_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_256_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_257_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_258_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_259_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_260_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_261_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_262_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_263_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_264_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_265_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_266_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_267_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_268_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_269_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_270_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_271_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_272_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_273_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_274_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_275_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_276_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_277_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_278_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_238_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_238_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_239_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_239_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_240_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_240_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_241_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_241_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_242_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_242_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_243_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_243_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_244_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_244_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_245_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_245_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_246_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_246_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_247_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_247_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_248_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_248_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_249_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_249_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_250_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_250_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_251_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_251_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_252_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_252_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_253_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_253_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_254_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_254_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_255_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_255_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_256_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_256_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_257_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_257_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_258_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_258_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_259_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_259_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_260_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_260_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_261_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_261_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_262_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_262_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_263_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_263_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_264_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_264_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_265_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_265_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_266_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_266_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_267_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_267_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_268_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_268_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_269_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_269_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_U(Bert_layer_dataflow_region_2_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_attn_235_1_U0_U(Bert_layer_dataflow_region_2_start_for_systolic_array_attn_235_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_l_bias_scale_j_proc37_U0_U(Bert_layer_dataflow_region_2_start_for_l_bias_scale_j_proc37_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_Attention_layer_95_1_A_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_Softmax_layer_96_1_buf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_Softmax_layer_96_1_buf_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_Softmax_layer_96_1_partial_sum_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_121_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_122_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_123_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_124_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_125_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_126_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_127_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_128_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_129_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_130_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_131_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_132_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_133_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_134_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_135_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_136_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_137_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_138_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_139_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_140_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_141_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_142_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_143_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_144_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_145_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_146_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_147_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_148_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_149_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_150_U(Bert_layer_dataflow_region_2_fifo_w64_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_125_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_126_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_127_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_128_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_129_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_130_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_131_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_132_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_133_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_134_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_135_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_136_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_137_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_138_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_139_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_140_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_141_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_142_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_143_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_144_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_145_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_146_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_147_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_148_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_149_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_150_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_151_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_152_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_153_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_154_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_107_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_107_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_108_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_108_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_109_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_109_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_110_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_110_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_111_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_111_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_112_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_112_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_113_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_113_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_114_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_114_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_115_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_115_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_116_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_116_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_117_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_117_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_118_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_118_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_119_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_119_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_120_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_120_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_121_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_121_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_122_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_122_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_123_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_123_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_124_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_124_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_125_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_125_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_126_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_126_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_127_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_127_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_128_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_128_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_129_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_129_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_130_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_130_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_131_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_131_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_132_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_132_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_133_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_133_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_134_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_134_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_135_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_135_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_136_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_136_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_137_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_137_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_138_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_138_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_U(Bert_layer_dataflow_region_2_fifo_w64_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_cont_104_1_U0_U(Bert_layer_dataflow_region_2_start_for_systolic_array_cont_104_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_l_bias_scale_proc51_U0_U(Bert_layer_dataflow_region_2_start_for_l_bias_scale_proc51_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_Context_layer_97_1_A_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_211_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_212_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_213_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_214_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_215_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_216_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_217_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_218_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_219_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_220_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_221_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_222_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_223_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_224_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_225_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_226_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_227_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_228_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_229_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_230_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_231_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_232_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_233_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_234_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_235_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_236_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_237_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_238_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_239_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_240_U(Bert_layer_dataflow_region_2_fifo_w64_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_218_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_219_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_220_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_221_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_222_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_223_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_224_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_225_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_226_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_227_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_228_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_229_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_230_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_231_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_232_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_233_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_234_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_235_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_236_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_237_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_238_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_239_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_240_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_241_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_242_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_243_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_244_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_245_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_246_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_247_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_270_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_270_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_271_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_271_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_272_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_272_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_273_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_273_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_274_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_274_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_275_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_275_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_276_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_276_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_277_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_277_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_278_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_278_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_279_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_279_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_280_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_280_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_281_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_281_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_282_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_282_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_283_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_283_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_284_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_284_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_285_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_285_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_286_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_286_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_287_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_287_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_288_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_288_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_289_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_289_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_290_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_290_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_291_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_291_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_292_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_292_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_293_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_293_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_294_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_294_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_295_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_295_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_296_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_296_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_297_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_297_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_298_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_298_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_299_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_299_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_300_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_300_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_301_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_301_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_U(Bert_layer_dataflow_region_2_fifo_w64_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_attn_236_1_U0_U(Bert_layer_dataflow_region_2_start_for_systolic_array_attn_236_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_l_bias_scale_j_proc40_U0_U(Bert_layer_dataflow_region_2_start_for_l_bias_scale_j_proc40_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_Softmax_layer_99_1_buf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_Softmax_layer_99_1_buf_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_91_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_92_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_93_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_94_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_95_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_96_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_97_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_98_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_99_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_100_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_101_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_102_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_103_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_104_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_105_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_106_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_107_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_108_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_109_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_110_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_111_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_112_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_113_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_114_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_115_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_116_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_117_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_118_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_119_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_120_U(Bert_layer_dataflow_region_2_fifo_w64_d3_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_94_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_95_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_96_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_97_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_98_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_99_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_100_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_101_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_102_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_103_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_104_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_105_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_106_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_107_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_108_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_109_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_110_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_111_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_112_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_113_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_114_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_115_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_116_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_117_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_118_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_119_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_120_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_121_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_122_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_123_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_139_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_139_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_140_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_140_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_141_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_141_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_142_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_142_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_143_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_143_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_144_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_144_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_145_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_145_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_146_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_146_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_147_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_147_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_148_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_148_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_149_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_149_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_150_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_150_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_151_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_151_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_152_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_152_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_153_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_153_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_154_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_154_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_155_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_155_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_156_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_156_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_157_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_157_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_158_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_158_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_159_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_159_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_160_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_160_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_161_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_161_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_162_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_162_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_163_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_163_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_164_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_164_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_165_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_165_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_166_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_166_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_167_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_167_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_168_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_168_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_169_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_169_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_170_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_170_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_U(Bert_layer_dataflow_region_2_fifo_w64_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_cont_105_1_U0_U(Bert_layer_dataflow_region_2_start_for_systolic_array_cont_105_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_l_bias_scale_proc45_U0_U(Bert_layer_dataflow_region_2_start_for_l_bias_scale_proc45_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_181_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_182_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_183_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_184_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_185_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_186_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_187_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_188_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_189_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_190_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_191_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_192_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_193_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_194_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_195_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_196_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_197_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_198_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_199_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_200_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_201_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_202_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_203_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_204_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_205_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_206_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_207_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_208_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_209_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_210_U(Bert_layer_dataflow_region_2_fifo_w64_d3_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_187_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_188_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_189_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_190_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_191_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_192_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_193_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_194_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_195_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_196_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_197_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_198_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_199_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_200_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_201_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_202_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_203_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_204_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_205_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_206_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_207_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_208_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_209_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_210_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_211_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_212_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_213_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_214_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_215_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_216_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_302_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_302_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_303_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_303_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_304_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_304_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_305_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_305_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_306_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_306_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_307_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_307_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_308_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_308_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_309_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_309_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_310_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_310_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_311_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_311_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_312_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_312_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_313_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_313_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_314_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_314_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_315_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_315_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_316_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_316_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_317_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_317_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_318_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_318_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_319_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_319_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_320_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_320_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_321_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_321_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_322_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_322_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_323_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_323_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_324_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_324_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_325_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_325_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_326_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_326_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_327_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_327_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_328_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_328_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_329_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_329_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_330_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_330_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_331_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_331_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_332_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_332_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_333_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_333_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_U(Bert_layer_dataflow_region_2_fifo_w64_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_attn_237_1_U0_U(Bert_layer_dataflow_region_2_start_for_systolic_array_attn_237_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_l_bias_scale_j_proc34_U0_U(Bert_layer_dataflow_region_2_start_for_l_bias_scale_j_proc34_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_Softmax_layer_102_1_buf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_Softmax_layer_102_1_buf_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_61_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_62_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_63_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_64_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_65_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_66_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_67_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_68_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_69_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_70_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_71_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_72_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_73_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_74_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_75_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_76_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_77_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_78_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_79_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_80_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_81_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_82_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_83_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_84_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_85_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_86_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_87_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_88_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_89_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_90_U(Bert_layer_dataflow_region_2_fifo_w64_d3_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_63_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_64_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_65_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_66_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_67_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_68_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_69_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_70_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_71_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_72_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_73_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_74_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_75_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_76_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_77_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_78_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_79_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_80_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_81_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_82_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_83_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_84_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_85_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_86_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_87_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_88_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_89_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_90_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_91_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_92_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_171_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_171_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_172_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_172_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_173_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_173_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_174_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_174_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_175_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_175_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_176_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_176_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_177_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_177_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_178_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_178_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_179_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_179_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_180_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_180_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_181_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_181_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_182_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_182_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_183_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_183_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_184_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_184_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_185_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_185_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_186_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_186_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_187_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_187_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_188_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_188_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_189_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_189_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_190_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_190_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_191_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_191_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_192_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_192_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_193_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_193_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_194_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_194_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_195_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_195_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_196_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_196_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_197_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_197_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_198_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_198_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_199_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_199_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_200_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_200_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_201_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_201_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_202_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_202_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_U(Bert_layer_dataflow_region_2_fifo_w64_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_cont_106_1_U0_U(Bert_layer_dataflow_region_2_start_for_systolic_array_cont_106_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_l_bias_scale_proc48_U0_U(Bert_layer_dataflow_region_2_start_for_l_bias_scale_proc48_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_271_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_272_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_273_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_274_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_275_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_276_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_277_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_278_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_279_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_280_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_281_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_282_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_283_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_284_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_285_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_286_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_287_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_288_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_289_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_290_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_291_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_292_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_293_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_294_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_295_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_296_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_297_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_298_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_299_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_300_U(Bert_layer_dataflow_region_2_fifo_w64_d3_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_280_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_281_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_282_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_283_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_284_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_285_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_286_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_287_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_288_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_289_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_290_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_291_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_292_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_293_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_294_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_295_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_296_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_297_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_298_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_299_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_300_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_301_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_302_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_303_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_304_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_305_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_306_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_307_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_308_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_309_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_334_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_334_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_335_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_335_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_336_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_336_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_337_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_337_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_338_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_338_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_339_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_339_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_340_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_340_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_341_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_341_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_342_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_342_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_343_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_343_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_344_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_344_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_345_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_345_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_346_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_346_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_347_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_347_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_348_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_348_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_349_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_349_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_350_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_350_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_351_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_351_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_352_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_352_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_353_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_353_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_354_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_354_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_355_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_355_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_356_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_356_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_357_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_357_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_358_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_358_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_359_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_359_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_360_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_360_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_361_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_361_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_362_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_362_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_363_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_363_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_364_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_364_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x11)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_U(Bert_layer_dataflow_region_2_fifo_w64_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_attn_1_U0_U(Bert_layer_dataflow_region_2_start_for_systolic_array_attn_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_l_bias_scale_j_proc_U0_U(Bert_layer_dataflow_region_2_start_for_l_bias_scale_j_proc_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_Softmax_layer_1_buf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_Softmax_layer_1_buf_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_151_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_152_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_153_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_154_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_155_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_156_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_157_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_158_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_159_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_160_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_161_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_162_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_163_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_164_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_165_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_166_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_167_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_168_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_169_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_170_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_171_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_172_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_173_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_174_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_175_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_176_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_177_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_178_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_179_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_180_U(Bert_layer_dataflow_region_2_fifo_w64_d3_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_156_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_157_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_158_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_159_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_160_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_161_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_162_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_163_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_164_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_165_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_166_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_167_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_168_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_169_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_170_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_171_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_172_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_173_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_174_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_175_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_176_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_177_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_178_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_179_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_180_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_181_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_182_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_183_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_184_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_185_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_203_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_203_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_204_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_204_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_205_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_205_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_206_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_206_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_207_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_207_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_208_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_208_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_209_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_209_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_210_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_210_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_211_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_211_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_212_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_212_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_213_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_213_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_214_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_214_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_215_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_215_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_216_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_216_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_217_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_217_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_218_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_218_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_219_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_219_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_220_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_220_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_221_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_221_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_222_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_222_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_223_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_223_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_224_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_224_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_225_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_225_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_226_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_226_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_227_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_227_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_228_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_228_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_229_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_229_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_230_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_230_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_231_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_231_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_232_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_232_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_233_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_233_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_234_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_234_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_U(Bert_layer_dataflow_region_2_fifo_w64_d4_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_cont_1_U0_U(Bert_layer_dataflow_region_2_start_for_systolic_array_cont_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_l_bias_scale_proc_U0_U(Bert_layer_dataflow_region_2_start_for_l_bias_scale_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'seq_id_c_U(Bert_layer_dataflow_region_2_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'seq_id_c1_U(Bert_layer_dataflow_region_2_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'seq_id_c2_U(Bert_layer_dataflow_region_2_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'seq_id_c3_U(Bert_layer_dataflow_region_2_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'attn_outp_01_U(Bert_layer_dataflow_region_2_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sfm_outp_02_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x14)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'attn_outp_13_U(Bert_layer_dataflow_region_2_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sfm_outp_14_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x14)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'attn_outp_25_U(Bert_layer_dataflow_region_2_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sfm_outp_26_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x14)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'attn_outp_37_U(Bert_layer_dataflow_region_2_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sfm_outp_38_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x14)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Softmax_layer_96_1_U0_U(Bert_layer_dataflow_region_2_start_for_Softmax_layer_96_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Softmax_layer_99_1_U0_U(Bert_layer_dataflow_region_2_start_for_Softmax_layer_99_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Softmax_layer_102_1_U0_U(Bert_layer_dataflow_region_2_start_for_Softmax_layer_102_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Softmax_layer_1_U0_U(Bert_layer_dataflow_region_2_start_for_Softmax_layer_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Context_layer_97_1_U0_U(Bert_layer_dataflow_region_2_start_for_Context_layer_97_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Context_layer_100_1_U0_U(Bert_layer_dataflow_region_2_start_for_Context_layer_100_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Context_layer_103_1_U0_U(Bert_layer_dataflow_region_2_start_for_Context_layer_103_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Context_layer_1_U0_U(Bert_layer_dataflow_region_2_start_for_Context_layer_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(Bert_layer_dataflow_region_2_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_head_merger_1_buf_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x15)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_1_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_2_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_3_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_4_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_5_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_6_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_7_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_8_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_9_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_10_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_11_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_12_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_13_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_14_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_15_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_16_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_17_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_18_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_19_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_20_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_21_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_22_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_23_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_24_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_25_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_26_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_27_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_28_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_29_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_30_U(Bert_layer_dataflow_region_2_fifo_w64_d3_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_1_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_2_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_3_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_4_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_5_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_6_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_7_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_8_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_9_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_10_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_11_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_12_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_13_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_14_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_15_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_16_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_17_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_18_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_19_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_20_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_21_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_22_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_23_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_24_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_25_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_26_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_27_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_28_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_29_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_30_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_31_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_31_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_32_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_32_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_33_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_33_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_34_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_34_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_35_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_35_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_36_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_36_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_37_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_37_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_38_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_38_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_39_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_39_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_40_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_40_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_41_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_41_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_42_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_42_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_43_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_43_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_44_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_44_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_45_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_45_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_46_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_46_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_47_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_47_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_48_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_48_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_49_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_49_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_50_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_50_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_51_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_51_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_52_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_52_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_53_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_53_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_54_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_54_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_55_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_55_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_56_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_56_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_57_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_57_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_58_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_58_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_59_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_59_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_60_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_60_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_61_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_61_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_62_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_62_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_16_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_17_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_18_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_19_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_20_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_21_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_22_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_23_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_24_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_25_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_26_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_27_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_28_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_29_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_30_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_31_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x16)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_16_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_17_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_18_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_19_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_20_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_21_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_22_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_23_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_24_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_25_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_26_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_27_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_28_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_29_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_30_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_31_U(Bert_layer_dataflow_region_2_fifo_w16_d4_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_31_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_32_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_33_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_34_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_35_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_36_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_37_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_38_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_39_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_40_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_41_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_42_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_43_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_44_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_45_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_46_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_47_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_48_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_49_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_50_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_51_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_52_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_53_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_54_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_55_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_56_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_57_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_58_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_59_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_60_U(Bert_layer_dataflow_region_2_fifo_w64_d3_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_32_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_33_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_34_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_35_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_36_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_37_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_38_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_39_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_40_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_41_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_42_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_43_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_44_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_45_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_46_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_47_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_48_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_49_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_50_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_51_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_52_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_53_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_54_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_55_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_56_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_57_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_58_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_59_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_60_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_61_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_63_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_63_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_64_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_64_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_65_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_65_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_66_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_66_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_67_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_67_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_68_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_68_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_69_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_69_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_70_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_70_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_71_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_71_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_72_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_72_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_73_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_73_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_74_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_74_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_75_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_75_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_76_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_76_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_77_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_77_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_78_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_78_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_79_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_79_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_80_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_80_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_81_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_81_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_82_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_82_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_83_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_83_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_84_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_84_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_85_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_85_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_86_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_86_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_87_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_87_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_88_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_88_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_89_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_89_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_90_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_90_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_91_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_91_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_92_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_92_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_93_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_93_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_94_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_94_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x17)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_02_U(Bert_layer_dataflow_region_2_fifo_w64_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_13_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x17)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_14_U(Bert_layer_dataflow_region_2_fifo_w64_d4_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_ds0_30_1_U0_U(Bert_layer_dataflow_region_2_start_for_systolic_array_ds0_30_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_l_bias_scale_proc54_U0_U(Bert_layer_dataflow_region_2_start_for_l_bias_scale_proc54_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_ds0_1_U0_U(Bert_layer_dataflow_region_2_start_for_systolic_array_ds0_1_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_Linear_layer_ds0_1_A_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16_buf13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16_buf14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_Layer_norm0_1_buf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_ram (RAM)' using ultra RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'seq_id_c_U(Bert_layer_dataflow_region_2_fifo_w32_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_attn_loader_0_U(Bert_layer_dataflow_region_2_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_attn_loader_1_U(Bert_layer_dataflow_region_2_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_attn_loader_2_U(Bert_layer_dataflow_region_2_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_attn_loader_3_U(Bert_layer_dataflow_region_2_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_cont_loader_0_U(Bert_layer_dataflow_region_2_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_cont_loader_1_U(Bert_layer_dataflow_region_2_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_cont_loader_2_U(Bert_layer_dataflow_region_2_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_cont_loader_3_U(Bert_layer_dataflow_region_2_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'head_inp_0_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x18)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'head_inp_1_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x18)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'head_inp_2_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x18)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'head_inp_3_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x18)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'head_outp_0_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x18)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'head_outp_1_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x18)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'head_outp_2_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x18)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'head_outp_3_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x18)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outp_sfa_U(Bert_layer_dataflow_region_2_fifo_w8_d4_S_x18)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_w_ds0_loader_0_U(Bert_layer_dataflow_region_2_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_w_ds0_loader_1_U(Bert_layer_dataflow_region_2_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outp_ds0_U(Bert_layer_dataflow_region_2_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outp_res0_U(Bert_layer_dataflow_region_2_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Self_attention_1_wrapper_U0_U(Bert_layer_dataflow_region_2_start_for_Self_attention_1_wrapper_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_head_merger_1_U0_U(Bert_layer_dataflow_region_2_start_for_head_merger_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Linear_layer_ds0_1_U0_U(Bert_layer_dataflow_region_2_start_for_Linear_layer_ds0_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Res_layer0_1_U0_U(Bert_layer_dataflow_region_2_start_for_Res_layer0_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Layer_norm0_1_U0_U(Bert_layer_dataflow_region_2_start_for_Layer_norm0_1_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 493.86 seconds. CPU system time: 18.51 seconds. Elapsed time: 646.15 seconds; current allocated memory: 11.459 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 128.11 seconds. CPU system time: 1.49 seconds. Elapsed time: 165.29 seconds; current allocated memory: 11.584 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Bert_layer_dataflow_region_2.
INFO: [VLOG 209-307] Generating Verilog RTL for Bert_layer_dataflow_region_2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 404.86 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2429.25 seconds. CPU system time: 102.53 seconds. Elapsed time: 3214.23 seconds; current allocated memory: 10.129 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3018.703 ; gain = 2.023 ; free physical = 80870 ; free virtual = 192434
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_fpext_32ns_64_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
ipx::update_checksums: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3056.688 ; gain = 0.000 ; free physical = 80739 ; free virtual = 192346
ipx::archive_core: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3056.691 ; gain = 0.004 ; free physical = 80729 ; free virtual = 192343
Running package_xo -xo_path /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2/Bert_layer_dataflow_region_2/Bert_layer_dataflow_region_2/solution/impl/export.xo -kernel_name Bert_layer_dataflow_region_2 -kernel_xml /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2/Bert_layer_dataflow_region_2/Bert_layer_dataflow_region_2/solution/impl/ip/../kernel/kernel.xml -kernel_files /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/bert_region_2.cpp -ip_directory /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2/Bert_layer_dataflow_region_2/Bert_layer_dataflow_region_2/solution/impl/ip/ip_unzip_dir -design_xml /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2/Bert_layer_dataflow_region_2/Bert_layer_dataflow_region_2/solution/.autopilot/db/Bert_layer_dataflow_region_2.design.xml -debug_directory /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2/Bert_layer_dataflow_region_2/Bert_layer_dataflow_region_2/solution/.debug -hls_directory /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2/Bert_layer_dataflow_region_2/Bert_layer_dataflow_region_2/solution/impl/ip/hls_files
package_xo: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3056.695 ; gain = 0.004 ; free physical = 80661 ; free virtual = 192333
INFO: [Common 17-206] Exiting Vivado at Sun Dec 10 03:14:44 2023...
INFO: [HLS 200-802] Generated output file Bert_layer_dataflow_region_2/solution/impl/export.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1380.66 seconds. CPU system time: 246.04 seconds. Elapsed time: 1729.9 seconds; current allocated memory: 67.965 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 3817.97 seconds. Total CPU system time: 351.2 seconds. Total elapsed time: 4952.3 seconds; peak allocated memory: 11.651 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sun Dec 10 03:14:57 2023...
