Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto c08e0bfea532472787824da243d15e7b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <ENABLE_IN> does not exist in entity <uart_tx>.  Please compare the definition of block <uart_tx> to its component declaration and its instantion to detect the mismatch. [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sim_1/imports/new/top_tb.vhd:90]
ERROR: [VRFC 10-718] formal port <RESET> does not exist in entity <uart_tx>.  Please compare the definition of block <uart_tx> to its component declaration and its instantion to detect the mismatch. [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sim_1/imports/new/top_tb.vhd:96]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_tb in library work failed.
