// Seed: 1845878976
module module_0;
  wire id_2;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input wand id_2,
    input tri id_3
);
  wire id_5;
  xnor (id_0, id_1, id_2, id_3, id_5);
  module_0();
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input wire id_4
    , id_13,
    output supply1 id_5,
    input wire id_6,
    input tri id_7,
    output wand id_8,
    input uwire id_9,
    output supply0 module_2,
    input tri0 id_11
);
  wire id_14;
  module_0();
  tri0 id_15;
  assign id_15 = 1;
  wire id_16, id_17 = 1;
endmodule
