// Seed: 2910772079
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = -1'b0;
  logic id_10;
  ;
  wire id_11;
  id_12(
      -1, -1'b0
  );
  assign id_1 = (id_11);
  wor id_13 = -1;
  assign id_12 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd15
) (
    output wor   id_0,
    output uwire id_1,
    input  wor   _id_2,
    output uwire id_3
);
  wire [( "" ) : id_2] id_5;
  wire id_6;
  localparam id_7 = 1;
  id_8 :
  assert property (@(posedge 1 or posedge id_2) 1)
  else;
  assign id_8 = id_2;
  wire \id_9 ;
  or primCall (id_3, id_7, id_8, \id_9 , id_5, id_6);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      \id_9 ,
      id_7,
      id_5,
      id_6,
      id_7,
      id_7
  );
  logic id_10;
  ;
  wire id_11;
endmodule
