INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minht/Downloads/A/BCD_stopwatch/BCD_stopwatch.srcs/sources_1/new/bcd_stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_stopwatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minht/Downloads/A/BCD_stopwatch/BCD_stopwatch.srcs/sim_1/new/tb_bcd_stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bcd_stopwatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minht/Downloads/A/BCD_stopwatch/BCD_stopwatch.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
