Fitter report for Ob
Mon Nov 20 09:51:41 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Interconnect Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing
 35. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+------------------------------------+----------------------------------------------+
; Fitter Status                      ; Successful - Mon Nov 20 09:51:41 2017        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; Ob                                           ;
; Top-level Entity Name              ; Ob                                           ;
; Family                             ; Cyclone III                                  ;
; Device                             ; EP3C5F256C6                                  ;
; Timing Models                      ; Final                                        ;
; Total logic elements               ; 390 / 5,136 ( 8 % )                          ;
;     Total combinational functions  ; 361 / 5,136 ( 7 % )                          ;
;     Dedicated logic registers      ; 196 / 5,136 ( 4 % )                          ;
; Total registers                    ; 196                                          ;
; Total pins                         ; 114 / 183 ( 62 % )                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0 / 423,936 ( 0 % )                          ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                               ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                ;
+------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C5F256C6                           ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Use TimeQuest Timing Analyzer                                              ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; On                                    ; On                                    ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Stop After Congestion Map Generation                                       ; Off                                   ; Off                                   ;
; Save Intermediate Fitting Results                                          ; Off                                   ; Off                                   ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Use Best Effort Settings for Compilation                                   ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------+
; I/O Assignment Warnings                    ;
+------------+-------------------------------+
; Pin Name   ; Reason                        ;
+------------+-------------------------------+
; SF         ; Incomplete set of assignments ;
; P[10]      ; Incomplete set of assignments ;
; P[9]       ; Incomplete set of assignments ;
; P[8]       ; Incomplete set of assignments ;
; P[7]       ; Incomplete set of assignments ;
; P[6]       ; Incomplete set of assignments ;
; P[5]       ; Incomplete set of assignments ;
; P[4]       ; Incomplete set of assignments ;
; P[3]       ; Incomplete set of assignments ;
; P[2]       ; Incomplete set of assignments ;
; P[1]       ; Incomplete set of assignments ;
; P[0]       ; Incomplete set of assignments ;
; M[0]       ; Incomplete set of assignments ;
; ZF         ; Incomplete set of assignments ;
; PRS        ; Incomplete set of assignments ;
; CF         ; Incomplete set of assignments ;
; RDY        ; Incomplete set of assignments ;
; Result[31] ; Incomplete set of assignments ;
; Result[30] ; Incomplete set of assignments ;
; Result[29] ; Incomplete set of assignments ;
; Result[28] ; Incomplete set of assignments ;
; Result[27] ; Incomplete set of assignments ;
; Result[26] ; Incomplete set of assignments ;
; Result[25] ; Incomplete set of assignments ;
; Result[24] ; Incomplete set of assignments ;
; Result[23] ; Incomplete set of assignments ;
; Result[22] ; Incomplete set of assignments ;
; Result[21] ; Incomplete set of assignments ;
; Result[20] ; Incomplete set of assignments ;
; Result[19] ; Incomplete set of assignments ;
; Result[18] ; Incomplete set of assignments ;
; Result[17] ; Incomplete set of assignments ;
; Result[16] ; Incomplete set of assignments ;
; Result[15] ; Incomplete set of assignments ;
; Result[14] ; Incomplete set of assignments ;
; Result[13] ; Incomplete set of assignments ;
; Result[12] ; Incomplete set of assignments ;
; Result[11] ; Incomplete set of assignments ;
; Result[10] ; Incomplete set of assignments ;
; Result[9]  ; Incomplete set of assignments ;
; Result[8]  ; Incomplete set of assignments ;
; Result[7]  ; Incomplete set of assignments ;
; Result[6]  ; Incomplete set of assignments ;
; Result[5]  ; Incomplete set of assignments ;
; Result[4]  ; Incomplete set of assignments ;
; Result[3]  ; Incomplete set of assignments ;
; Result[2]  ; Incomplete set of assignments ;
; Result[1]  ; Incomplete set of assignments ;
; Result[0]  ; Incomplete set of assignments ;
; XX         ; Incomplete set of assignments ;
; Reset      ; Incomplete set of assignments ;
; Z          ; Incomplete set of assignments ;
; y[11]      ; Incomplete set of assignments ;
; y[10]      ; Incomplete set of assignments ;
; y[9]       ; Incomplete set of assignments ;
; y[27]      ; Incomplete set of assignments ;
; y[26]      ; Incomplete set of assignments ;
; y[0]       ; Incomplete set of assignments ;
; X[31]      ; Incomplete set of assignments ;
; y[22]      ; Incomplete set of assignments ;
; clk        ; Incomplete set of assignments ;
; y[23]      ; Incomplete set of assignments ;
; X[22]      ; Incomplete set of assignments ;
; X[21]      ; Incomplete set of assignments ;
; X[20]      ; Incomplete set of assignments ;
; X[19]      ; Incomplete set of assignments ;
; X[18]      ; Incomplete set of assignments ;
; X[17]      ; Incomplete set of assignments ;
; X[16]      ; Incomplete set of assignments ;
; X[15]      ; Incomplete set of assignments ;
; X[14]      ; Incomplete set of assignments ;
; X[13]      ; Incomplete set of assignments ;
; X[12]      ; Incomplete set of assignments ;
; X[11]      ; Incomplete set of assignments ;
; X[10]      ; Incomplete set of assignments ;
; X[9]       ; Incomplete set of assignments ;
; X[8]       ; Incomplete set of assignments ;
; X[7]       ; Incomplete set of assignments ;
; X[6]       ; Incomplete set of assignments ;
; X[5]       ; Incomplete set of assignments ;
; X[4]       ; Incomplete set of assignments ;
; X[3]       ; Incomplete set of assignments ;
; X[2]       ; Incomplete set of assignments ;
; X[1]       ; Incomplete set of assignments ;
; X[0]       ; Incomplete set of assignments ;
; y[18]      ; Incomplete set of assignments ;
; y[21]      ; Incomplete set of assignments ;
; y[20]      ; Incomplete set of assignments ;
; y[19]      ; Incomplete set of assignments ;
; y[6]       ; Incomplete set of assignments ;
; y[5]       ; Incomplete set of assignments ;
; y[8]       ; Incomplete set of assignments ;
; y[7]       ; Incomplete set of assignments ;
; M[1]       ; Incomplete set of assignments ;
; y[17]      ; Incomplete set of assignments ;
; y[16]      ; Incomplete set of assignments ;
; y[13]      ; Incomplete set of assignments ;
; y[12]      ; Incomplete set of assignments ;
; y[25]      ; Incomplete set of assignments ;
; y[14]      ; Incomplete set of assignments ;
; y[15]      ; Incomplete set of assignments ;
; y[24]      ; Incomplete set of assignments ;
; y[4]       ; Incomplete set of assignments ;
; y[2]       ; Incomplete set of assignments ;
; X[30]      ; Incomplete set of assignments ;
; y[1]       ; Incomplete set of assignments ;
; y[3]       ; Incomplete set of assignments ;
; X[29]      ; Incomplete set of assignments ;
; X[28]      ; Incomplete set of assignments ;
; X[27]      ; Incomplete set of assignments ;
; X[26]      ; Incomplete set of assignments ;
; X[25]      ; Incomplete set of assignments ;
; X[24]      ; Incomplete set of assignments ;
; X[23]      ; Incomplete set of assignments ;
+------------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+-------------------------+--------------------+
; Type                    ; Value              ;
+-------------------------+--------------------+
; Netlist                 ;                    ;
;     -- Requested        ; 0 / 0 ( 0.00 % )   ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )   ;
;                         ;                    ;
; Placement               ;                    ;
;     -- Requested        ; 0 / 799 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 799 ( 0.00 % ) ;
;                         ;                    ;
; Routing (by Connection) ;                    ;
;     -- Requested        ; 0 / 0 ( 0.00 % )   ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )   ;
+-------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 799     ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/altera/ALU/ALU/Ob.pin.


+-------------------------------------------------------------------+
; Fitter Resource Usage Summary                                     ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Total logic elements                        ; 390 / 5,136 ( 8 % ) ;
;     -- Combinational with no register       ; 194                 ;
;     -- Register only                        ; 29                  ;
;     -- Combinational with a register        ; 167                 ;
;                                             ;                     ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 82                  ;
;     -- 3 input functions                    ; 188                 ;
;     -- <=2 input functions                  ; 91                  ;
;     -- Register only                        ; 29                  ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 289                 ;
;     -- arithmetic mode                      ; 72                  ;
;                                             ;                     ;
; Total registers*                            ; 196 / 6,000 ( 3 % ) ;
;     -- Dedicated logic registers            ; 196 / 5,136 ( 4 % ) ;
;     -- I/O registers                        ; 0 / 864 ( 0 % )     ;
;                                             ;                     ;
; Total LABs:  partially or completely used   ; 32 / 321 ( 10 % )   ;
; User inserted logic elements                ; 0                   ;
; Virtual pins                                ; 0                   ;
; I/O pins                                    ; 114 / 183 ( 62 % )  ;
;     -- Clock pins                           ; 4 / 4 ( 100 % )     ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )       ;
; Global signals                              ; 3                   ;
; M9Ks                                        ; 0 / 46 ( 0 % )      ;
; Total block memory bits                     ; 0 / 423,936 ( 0 % ) ;
; Total block memory implementation bits      ; 0 / 423,936 ( 0 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )      ;
; PLLs                                        ; 0 / 2 ( 0 % )       ;
; Global clocks                               ; 3 / 10 ( 30 % )     ;
; JTAGs                                       ; 0 / 1 ( 0 % )       ;
; CRC blocks                                  ; 0 / 1 ( 0 % )       ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )       ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )       ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%        ;
; Peak interconnect usage (total/H/V)         ; 3% / 3% / 4%        ;
; Maximum fan-out node                        ; clk~inputclkctrl    ;
; Maximum fan-out                             ; 192                 ;
; Highest non-global fan-out signal           ; y[18]~input         ;
; Highest non-global fan-out                  ; 95                  ;
; Total fan-out                               ; 1981                ;
; Average fan-out                             ; 2.48                ;
+---------------------------------------------+---------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                 ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; M[0]  ; E5    ; 1        ; 0            ; 23           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; M[1]  ; J11   ; 5        ; 34           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Reset ; E9    ; 7        ; 18           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; XX    ; B9    ; 7        ; 16           ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[0]  ; L15   ; 5        ; 34           ; 8            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[10] ; A10   ; 7        ; 21           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[11] ; T15   ; 4        ; 30           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[12] ; P11   ; 4        ; 28           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[13] ; K15   ; 5        ; 34           ; 9            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[14] ; L6    ; 2        ; 0            ; 9            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[15] ; T14   ; 4        ; 30           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[16] ; N11   ; 4        ; 30           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[17] ; B11   ; 7        ; 25           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[18] ; C9    ; 7        ; 18           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[19] ; K11   ; 5        ; 34           ; 6            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[1]  ; N16   ; 5        ; 34           ; 7            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[20] ; R9    ; 4        ; 18           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[21] ; L3    ; 2        ; 0            ; 7            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[22] ; A14   ; 7        ; 28           ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[23] ; D9    ; 7        ; 18           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[24] ; T8    ; 3        ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[25] ; B10   ; 7        ; 21           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[26] ; T9    ; 4        ; 18           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[27] ; B16   ; 6        ; 34           ; 18           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[28] ; M11   ; 4        ; 32           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[29] ; T10   ; 4        ; 21           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[2]  ; E10   ; 7        ; 28           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[30] ; G2    ; 1        ; 0            ; 18           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[31] ; P14   ; 4        ; 32           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[3]  ; L16   ; 5        ; 34           ; 8            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[4]  ; D16   ; 6        ; 34           ; 19           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[5]  ; D12   ; 7        ; 30           ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[6]  ; R16   ; 5        ; 34           ; 5            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[7]  ; N15   ; 5        ; 34           ; 7            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[8]  ; B14   ; 7        ; 28           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[9]  ; R14   ; 4        ; 30           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Z     ; F14   ; 6        ; 34           ; 19           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; clk   ; E2    ; 1        ; 0            ; 11           ; 0            ; 192                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[0]  ; M2    ; 2        ; 0            ; 11           ; 14           ; 57                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[10] ; P6    ; 3        ; 7            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[11] ; C8    ; 8        ; 13           ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[12] ; M10   ; 4        ; 28           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[13] ; T13   ; 4        ; 28           ; 0            ; 7            ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[14] ; M16   ; 5        ; 34           ; 12           ; 21           ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[15] ; M15   ; 5        ; 34           ; 12           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[16] ; F13   ; 6        ; 34           ; 17           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[17] ; N13   ; 5        ; 34           ; 2            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[18] ; H16   ; 6        ; 34           ; 16           ; 7            ; 95                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[19] ; J14   ; 5        ; 34           ; 10           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[1]  ; H15   ; 6        ; 34           ; 16           ; 0            ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[20] ; R13   ; 4        ; 28           ; 0            ; 14           ; 94                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[21] ; J15   ; 5        ; 34           ; 10           ; 7            ; 55                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[22] ; T6    ; 3        ; 11           ; 0            ; 14           ; 25                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[23] ; R7    ; 3        ; 11           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[24] ; K16   ; 5        ; 34           ; 9            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[25] ; N9    ; 4        ; 21           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[26] ; E1    ; 1        ; 0            ; 11           ; 7            ; 2                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[27] ; R8    ; 3        ; 16           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[2]  ; E15   ; 6        ; 34           ; 12           ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[3]  ; A11   ; 7        ; 25           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[4]  ; E16   ; 6        ; 34           ; 12           ; 7            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[5]  ; G16   ; 6        ; 34           ; 17           ; 21           ; 11                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[6]  ; D15   ; 6        ; 34           ; 19           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[7]  ; B8    ; 8        ; 16           ; 24           ; 21           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[8]  ; G15   ; 6        ; 34           ; 17           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; y[9]  ; R6    ; 3        ; 11           ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; CF         ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; PRS        ; L9    ; 4        ; 18           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; P[0]       ; B13   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; P[10]      ; L10   ; 4        ; 25           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; P[1]       ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; P[2]       ; L13   ; 5        ; 34           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; P[3]       ; L7    ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; P[4]       ; R5    ; 3        ; 9            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; P[5]       ; J1    ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; P[6]       ; A8    ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; P[7]       ; N5    ; 3        ; 7            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; P[8]       ; N12   ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; P[9]       ; K9    ; 4        ; 18           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; RDY        ; N8    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[0]  ; T12   ; 4        ; 25           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[10] ; M9    ; 4        ; 21           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[11] ; P9    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[12] ; J6    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[13] ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[14] ; K10   ; 4        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[15] ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[16] ; C11   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[17] ; K6    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[18] ; R11   ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[19] ; P8    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[1]  ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[20] ; P16   ; 5        ; 34           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[21] ; T11   ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[22] ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[23] ; A9    ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[24] ; L8    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[25] ; D8    ; 8        ; 13           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[26] ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[27] ; L14   ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[28] ; M8    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[29] ; A7    ; 8        ; 11           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[2]  ; J2    ; 2        ; 0            ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[30] ; T7    ; 3        ; 13           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[31] ; R12   ; 4        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[3]  ; N6    ; 3        ; 7            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[4]  ; F10   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[5]  ; R10   ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[6]  ; A13   ; 7        ; 30           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[7]  ; L11   ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[8]  ; B12   ; 7        ; 25           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Result[9]  ; A12   ; 7        ; 25           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; SF         ; F9    ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; ZF         ; J16   ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                          ;
+----------+-----------------------------+---------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As               ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+---------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated       ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated       ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                         ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground  ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated       ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                         ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                         ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE          ; Use as general purpose IO ; ZF                      ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn        ; Use as general purpose IO ; y[21]                   ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                         ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                         ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                         ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                         ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                         ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE       ; Use as general purpose IO ; y[5]                    ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R4p, CRC_ERROR       ; Use as general purpose IO ; y[8]                    ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin    ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR          ; Use as general purpose IO ; Result[1]               ; Dual Purpose Pin          ;
+----------+-----------------------------+---------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 8 / 18 ( 44 % )   ; 2.5V          ; --           ;
; 2        ; 7 / 19 ( 37 % )   ; 2.5V          ; --           ;
; 3        ; 15 / 26 ( 58 % )  ; 2.5V          ; --           ;
; 4        ; 27 / 27 ( 100 % ) ; 2.5V          ; --           ;
; 5        ; 20 / 25 ( 80 % )  ; 2.5V          ; --           ;
; 6        ; 14 / 16 ( 88 % )  ; 2.5V          ; --           ;
; 7        ; 23 / 26 ( 88 % )  ; 2.5V          ; --           ;
; 8        ; 5 / 26 ( 19 % )   ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; Result[29]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 177        ; 8        ; P[6]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 175        ; 7        ; Result[23]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 168        ; 7        ; X[10]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 161        ; 7        ; y[3]                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 159        ; 7        ; Result[9]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 153        ; 7        ; Result[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 155        ; 7        ; X[22]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 167        ; 7        ; Result[26]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; y[7]                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 176        ; 7        ; XX                                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 169        ; 7        ; X[25]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 162        ; 7        ; X[17]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 160        ; 7        ; Result[8]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 154        ; 7        ; P[0]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 156        ; 7        ; X[8]                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; X[27]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; y[11]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 172        ; 7        ; X[18]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; Result[16]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; Result[13]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; Result[25]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 173        ; 7        ; X[23]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; X[5]                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; y[6]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D16      ; 143        ; 6        ; X[4]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 24         ; 1        ; y[26]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ; 23         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; M[0]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; Reset                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 158        ; 7        ; X[2]                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 157        ; 7        ; P[1]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; y[2]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E16      ; 127        ; 6        ; y[4]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; SF                                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 164        ; 7        ; Result[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ; 166        ; 7        ; CF                                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; y[16]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F14      ; 142        ; 6        ; Z                                                         ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F15      ; 140        ; 6        ; Result[1]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; X[30]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; y[8]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 136        ; 6        ; y[5]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 135        ; 6        ; y[1]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H16      ; 134        ; 6        ; y[18]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ; 28         ; 2        ; P[5]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 27         ; 2        ; Result[2]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; Result[12]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; M[1]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J12      ; 123        ; 5        ; Result[22]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J13      ; 124        ; 5        ; Result[15]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 122        ; 5        ; y[19]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J15      ; 121        ; 5        ; y[21]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 120        ; 5        ; ZF                                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; Result[17]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; P[9]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K10      ; 87         ; 4        ; Result[14]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K11      ; 110        ; 5        ; X[19]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; X[13]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 118        ; 5        ; y[24]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; X[21]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; X[14]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L7       ; 65         ; 3        ; P[3]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L8       ; 68         ; 3        ; Result[24]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L9       ; 77         ; 4        ; PRS                                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L10      ; 88         ; 4        ; P[10]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L11      ; 99         ; 4        ; Result[7]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; P[2]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L14      ; 113        ; 5        ; Result[27]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 116        ; 5        ; X[0]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 115        ; 5        ; X[3]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; y[0]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; Result[28]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M9       ; 78         ; 4        ; Result[10]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M10      ; 93         ; 4        ; y[12]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M11      ; 100        ; 4        ; X[28]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; y[15]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M16      ; 125        ; 5        ; y[14]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; P[7]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N6       ; 56         ; 3        ; Result[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RDY                                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 79         ; 4        ; y[25]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; X[16]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ; 101        ; 4        ; P[8]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N13      ; 102        ; 5        ; y[17]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; X[7]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 111        ; 5        ; X[1]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; y[10]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; Result[19]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 89         ; 4        ; Result[11]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; X[12]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; X[31]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; Result[20]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; P[4]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R6       ; 63         ; 3        ; y[9]                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 66         ; 3        ; y[23]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R8       ; 72         ; 3        ; y[27]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R9       ; 74         ; 4        ; X[20]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 80         ; 4        ; Result[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 83         ; 4        ; Result[18]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 85         ; 4        ; Result[31]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 91         ; 4        ; y[20]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 97         ; 4        ; X[9]                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; X[6]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; y[22]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T7       ; 67         ; 3        ; Result[30]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T8       ; 73         ; 3        ; X[24]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T9       ; 75         ; 4        ; X[26]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 81         ; 4        ; X[29]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 84         ; 4        ; Result[21]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 86         ; 4        ; Result[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ; 92         ; 4        ; y[13]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 95         ; 4        ; X[15]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 96         ; 4        ; X[11]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; Not Available                      ;
; 3.0-V PCI-X                      ; 10 pF ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                               ; Library Name ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------+--------------+
; |Ob                                         ; 390 (18)    ; 196 (4)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 114  ; 0            ; 194 (15)     ; 29 (1)            ; 167 (5)          ; |Ob                                                                               ; work         ;
;    |CT1:inst28|                             ; 18 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 8 (0)            ; |Ob|CT1:inst28                                                                    ; work         ;
;       |lpm_counter:lpm_counter_component|   ; 18 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 8 (0)            ; |Ob|CT1:inst28|lpm_counter:lpm_counter_component                                  ; work         ;
;          |cntr_8ii:auto_generated|          ; 18 (18)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 8 (8)            ; |Ob|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated          ; work         ;
;    |CT2:inst33|                             ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |Ob|CT2:inst33                                                                    ; work         ;
;       |lpm_counter:lpm_counter_component|   ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |Ob|CT2:inst33|lpm_counter:lpm_counter_component                                  ; work         ;
;          |cntr_9ii:auto_generated|          ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |Ob|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated          ; work         ;
;    |KC3:inst22|                             ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 6 (0)            ; |Ob|KC3:inst22                                                                    ; work         ;
;       |lpm_or:lpm_or_component|             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |Ob|KC3:inst22|lpm_or:lpm_or_component                                            ; work         ;
;    |KOP:inst62|                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |Ob|KOP:inst62                                                                    ; work         ;
;       |lpm_ff:lpm_ff_component|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Ob|KOP:inst62|lpm_ff:lpm_ff_component                                            ; work         ;
;    |KS1:inst30|                             ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 2 (0)            ; |Ob|KS1:inst30                                                                    ; work         ;
;       |lpm_xor:lpm_xor_component|           ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 2 (2)            ; |Ob|KS1:inst30|lpm_xor:lpm_xor_component                                          ; work         ;
;    |KS2:inst8|                              ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 0 (0)             ; 10 (0)           ; |Ob|KS2:inst8                                                                     ; work         ;
;       |lpm_xor:lpm_xor_component|           ; 46 (46)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 10 (10)          ; |Ob|KS2:inst8|lpm_xor:lpm_xor_component                                           ; work         ;
;    |KS5:inst24|                             ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |Ob|KS5:inst24                                                                    ; work         ;
;       |lpm_or:lpm_or_component|             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |Ob|KS5:inst24|lpm_or:lpm_or_component                                            ; work         ;
;    |My:inst11|                              ; 95 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 0 (0)             ; 47 (0)           ; |Ob|My:inst11                                                                     ; work         ;
;       |lpm_mux:lpm_mux_component|           ; 95 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 0 (0)             ; 47 (0)           ; |Ob|My:inst11|lpm_mux:lpm_mux_component                                           ; work         ;
;          |mux_orc:auto_generated|           ; 95 (95)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 47 (47)          ; |Ob|My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated                    ; work         ;
;    |RG1:inst2|                              ; 48 (0)      ; 47 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 47 (0)           ; |Ob|RG1:inst2                                                                     ; work         ;
;       |lpm_shiftreg:lpm_shiftreg_component| ; 48 (48)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 47 (47)          ; |Ob|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component                                 ; work         ;
;    |RG2:inst23|                             ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |Ob|RG2:inst23                                                                    ; work         ;
;       |lpm_shiftreg:lpm_shiftreg_component| ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |Ob|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component                                ; work         ;
;    |RG3:inst13|                             ; 47 (0)      ; 47 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 47 (0)           ; |Ob|RG3:inst13                                                                    ; work         ;
;       |lpm_ff:lpm_ff_component|             ; 47 (47)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 47 (47)          ; |Ob|RG3:inst13|lpm_ff:lpm_ff_component                                            ; work         ;
;    |RG3:inst14|                             ; 47 (0)      ; 47 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 28 (0)            ; 19 (0)           ; |Ob|RG3:inst14                                                                    ;              ;
;       |lpm_ff:lpm_ff_component|             ; 47 (47)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 28 (28)           ; 19 (19)          ; |Ob|RG3:inst14|lpm_ff:lpm_ff_component                                            ; work         ;
;    |SM1:inst9|                              ; 49 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (0)       ; 0 (0)             ; 4 (0)            ; |Ob|SM1:inst9                                                                     ; work         ;
;       |lpm_add_sub:lpm_add_sub_component|   ; 49 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (0)       ; 0 (0)             ; 4 (0)            ; |Ob|SM1:inst9|lpm_add_sub:lpm_add_sub_component                                   ; work         ;
;          |add_sub_tii:auto_generated|       ; 49 (49)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 0 (0)             ; 4 (4)            ; |Ob|SM1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_tii:auto_generated        ; work         ;
;    |SM2:inst31|                             ; 19 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 6 (0)            ; |Ob|SM2:inst31                                                                    ; work         ;
;       |lpm_add_sub:lpm_add_sub_component|   ; 19 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 6 (0)            ; |Ob|SM2:inst31|lpm_add_sub:lpm_add_sub_component                                  ; work         ;
;          |add_sub_ahi:auto_generated|       ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 6 (6)            ; |Ob|SM2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_ahi:auto_generated       ; work         ;
;    |gon:inst37|                             ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |Ob|gon:inst37                                                                    ; work         ;
;       |lpm_ff:lpm_ff_component|             ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |Ob|gon:inst37|lpm_ff:lpm_ff_component                                            ; work         ;
;    |lpm_compare0:inst46|                    ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 1 (0)            ; |Ob|lpm_compare0:inst46                                                           ; work         ;
;       |lpm_compare:lpm_compare_component|   ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 1 (0)            ; |Ob|lpm_compare0:inst46|lpm_compare:lpm_compare_component                         ; work         ;
;          |cmpr_0vg:auto_generated|          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 1 (1)            ; |Ob|lpm_compare0:inst46|lpm_compare:lpm_compare_component|cmpr_0vg:auto_generated ; work         ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; SF         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P[10]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P[9]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P[8]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[0]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ZF         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PRS        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CF         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RDY        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[31] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[30] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[29] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[28] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[27] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[26] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[25] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Result[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; XX         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Reset      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Z          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; y[11]      ; Input    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; y[10]      ; Input    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; y[9]       ; Input    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; y[27]      ; Input    ; --            ; (6) 2224 ps   ; --                    ; --  ; --   ;
; y[26]      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; y[0]       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; X[31]      ; Input    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; y[22]      ; Input    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; clk        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; y[23]      ; Input    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; X[22]      ; Input    ; --            ; (6) 2224 ps   ; --                    ; --  ; --   ;
; X[21]      ; Input    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; X[20]      ; Input    ; --            ; (6) 2224 ps   ; --                    ; --  ; --   ;
; X[19]      ; Input    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; X[18]      ; Input    ; --            ; (6) 2224 ps   ; --                    ; --  ; --   ;
; X[17]      ; Input    ; --            ; (6) 2224 ps   ; --                    ; --  ; --   ;
; X[16]      ; Input    ; --            ; (6) 2224 ps   ; --                    ; --  ; --   ;
; X[15]      ; Input    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; X[14]      ; Input    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; X[13]      ; Input    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; X[12]      ; Input    ; --            ; (6) 2224 ps   ; --                    ; --  ; --   ;
; X[11]      ; Input    ; --            ; (6) 2224 ps   ; --                    ; --  ; --   ;
; X[10]      ; Input    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; X[9]       ; Input    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; X[8]       ; Input    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; X[7]       ; Input    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; X[6]       ; Input    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; X[5]       ; Input    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; X[4]       ; Input    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; X[3]       ; Input    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; X[2]       ; Input    ; --            ; (6) 2224 ps   ; --                    ; --  ; --   ;
; X[1]       ; Input    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; X[0]       ; Input    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; y[18]      ; Input    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; y[21]      ; Input    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; y[20]      ; Input    ; --            ; (6) 2224 ps   ; --                    ; --  ; --   ;
; y[19]      ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; y[6]       ; Input    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; y[5]       ; Input    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; y[8]       ; Input    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; y[7]       ; Input    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; M[1]       ; Input    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; y[17]      ; Input    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; y[16]      ; Input    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; y[13]      ; Input    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; y[12]      ; Input    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; y[25]      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; y[14]      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; y[15]      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; y[24]      ; Input    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; y[4]       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; y[2]       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; X[30]      ; Input    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; y[1]       ; Input    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; y[3]       ; Input    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; X[29]      ; Input    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; X[28]      ; Input    ; --            ; (6) 2224 ps   ; --                    ; --  ; --   ;
; X[27]      ; Input    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; X[26]      ; Input    ; --            ; (6) 2224 ps   ; --                    ; --  ; --   ;
; X[25]      ; Input    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; X[24]      ; Input    ; --            ; (6) 2224 ps   ; --                    ; --  ; --   ;
; X[23]      ; Input    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
+------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                 ;
+--------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                              ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------+-------------------+---------+
; M[0]                                                                                             ;                   ;         ;
; XX                                                                                               ;                   ;         ;
; Reset                                                                                            ;                   ;         ;
; Z                                                                                                ;                   ;         ;
; y[11]                                                                                            ;                   ;         ;
;      - lpm_compare0:inst46|lpm_compare:lpm_compare_component|cmpr_0vg:auto_generated|_~0         ; 0                 ; 6       ;
;      - lpm_compare0:inst46|lpm_compare:lpm_compare_component|cmpr_0vg:auto_generated|op_1~0      ; 0                 ; 6       ;
; y[10]                                                                                            ;                   ;         ;
;      - lpm_compare0:inst46|lpm_compare:lpm_compare_component|cmpr_0vg:auto_generated|aeb_int~0   ; 0                 ; 6       ;
;      - lpm_compare0:inst46|lpm_compare:lpm_compare_component|cmpr_0vg:auto_generated|op_1~2      ; 0                 ; 6       ;
; y[9]                                                                                             ;                   ;         ;
;      - lpm_compare0:inst46|lpm_compare:lpm_compare_component|cmpr_0vg:auto_generated|aeb_int~1   ; 0                 ; 6       ;
;      - lpm_compare0:inst46|lpm_compare:lpm_compare_component|cmpr_0vg:auto_generated|aeb_int~2   ; 0                 ; 6       ;
;      - lpm_compare0:inst46|lpm_compare:lpm_compare_component|cmpr_0vg:auto_generated|op_1~2      ; 0                 ; 6       ;
;      - lpm_compare0:inst46|lpm_compare:lpm_compare_component|cmpr_0vg:auto_generated|op_1~4      ; 0                 ; 6       ;
; y[27]                                                                                            ;                   ;         ;
;      - inst15                                                                                    ; 1                 ; 6       ;
; y[26]                                                                                            ;                   ;         ;
; y[0]                                                                                             ;                   ;         ;
; X[31]                                                                                            ;                   ;         ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                    ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~0                                        ; 0                 ; 6       ;
; y[22]                                                                                            ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~0                                        ; 0                 ; 6       ;
;      - inst27                                                                                    ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~1                                        ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~2                                        ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~3                                        ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~4                                        ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~5                                        ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~6                                        ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~7                                        ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~8                                        ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~9                                        ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~10                                       ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~11                                       ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~12                                       ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~13                                       ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~14                                       ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~15                                       ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~16                                       ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~17                                       ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~18                                       ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~19                                       ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~20                                       ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~21                                       ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~22                                       ; 0                 ; 6       ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~23                                       ; 0                 ; 6       ;
; clk                                                                                              ;                   ;         ;
; y[23]                                                                                            ;                   ;         ;
;      - inst27                                                                                    ; 0                 ; 6       ;
; X[22]                                                                                            ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~1                                        ; 1                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~0                                         ; 1                 ; 6       ;
; X[21]                                                                                            ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~2                                        ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~1                                         ; 0                 ; 6       ;
; X[20]                                                                                            ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~3                                        ; 1                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~2                                         ; 1                 ; 6       ;
; X[19]                                                                                            ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~4                                        ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~3                                         ; 0                 ; 6       ;
; X[18]                                                                                            ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~5                                        ; 1                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~4                                         ; 1                 ; 6       ;
; X[17]                                                                                            ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~6                                        ; 1                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~5                                         ; 1                 ; 6       ;
; X[16]                                                                                            ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~7                                        ; 1                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~6                                         ; 1                 ; 6       ;
; X[15]                                                                                            ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~8                                        ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~7                                         ; 0                 ; 6       ;
; X[14]                                                                                            ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~9                                        ; 1                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~8                                         ; 1                 ; 6       ;
; X[13]                                                                                            ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~10                                       ; 1                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~9                                         ; 1                 ; 6       ;
; X[12]                                                                                            ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~11                                       ; 1                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~10                                        ; 1                 ; 6       ;
; X[11]                                                                                            ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~12                                       ; 1                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~11                                        ; 1                 ; 6       ;
; X[10]                                                                                            ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~13                                       ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~12                                        ; 0                 ; 6       ;
; X[9]                                                                                             ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~14                                       ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~13                                        ; 0                 ; 6       ;
; X[8]                                                                                             ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~15                                       ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~14                                        ; 0                 ; 6       ;
; X[7]                                                                                             ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~16                                       ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~15                                        ; 0                 ; 6       ;
; X[6]                                                                                             ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~17                                       ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~16                                        ; 0                 ; 6       ;
; X[5]                                                                                             ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~18                                       ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~17                                        ; 0                 ; 6       ;
; X[4]                                                                                             ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~19                                       ; 1                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~18                                        ; 1                 ; 6       ;
; X[3]                                                                                             ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~20                                       ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~19                                        ; 0                 ; 6       ;
; X[2]                                                                                             ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~21                                       ; 1                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~20                                        ; 1                 ; 6       ;
; X[1]                                                                                             ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~22                                       ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~21                                        ; 0                 ; 6       ;
; X[0]                                                                                             ;                   ;         ;
;      - RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|_~23                                       ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~22                                        ; 0                 ; 6       ;
; y[18]                                                                                            ;                   ;         ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[23]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[22]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[21]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[20]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[19]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[18]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[17]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[16]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[15]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[14]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[13]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[12]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[11]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[10]                                               ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[9]                                                ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[8]                                                ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[7]                                                ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                ; 1                 ; 6       ;
;      - RG3:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[46]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[45]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[44]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[43]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[42]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[41]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[40]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[39]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[38]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[37]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[36]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[35]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[34]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[33]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[32]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[31]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[30]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[29]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[28]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[27]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[26]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[25]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[24]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[23]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[22]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[21]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[20]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[19]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[18]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[17]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[16]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[15]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[14]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[13]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[12]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[11]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[10]                                               ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[9]                                                ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[8]                                                ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[7]                                                ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[6]                                                ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[5]                                                ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[4]                                                ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[3]                                                ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[2]                                                ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[1]                                                ; 1                 ; 6       ;
;      - RG3:inst14|lpm_ff:lpm_ff_component|dffs[0]                                                ; 1                 ; 6       ;
;      - inst17~0                                                                                  ; 1                 ; 6       ;
; y[21]                                                                                            ;                   ;         ;
;      - inst17~0                                                                                  ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[45]~13             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[45]~14             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[44]~16             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[43]~17             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[42]~18             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[41]~19             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[40]~20             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[39]~21             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[38]~22             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[37]~24             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[36]~26             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[35]~28             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[34]~30             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[33]~32             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[32]~34             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[31]~36             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[30]~38             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[29]~40             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[28]~42             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[27]~44             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[26]~46             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[25]~48             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[24]~50             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[23]~52             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[46]~54             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[22]~56             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[21]~58             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[20]~60             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[19]~62             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[18]~64             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[17]~66             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[16]~68             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[15]~70             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[14]~72             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[13]~74             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[12]~76             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[11]~78             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[10]~80             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[9]~82              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[8]~84              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[7]~86              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[6]~88              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[5]~90              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[4]~92              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[3]~94              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[2]~96              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[1]~98              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[0]~100             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[44]~101            ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[43]~102            ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[42]~103            ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[41]~104            ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[40]~105            ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[39]~106            ; 1                 ; 6       ;
; y[20]                                                                                            ;                   ;         ;
;      - inst17~0                                                                                  ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[45]~12             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[45]~13             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[45]~14             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[44]~16             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[43]~17             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[42]~18             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[41]~19             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[40]~20             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[39]~21             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[38]~22             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[38]~23             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[37]~24             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[37]~25             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[36]~26             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[36]~27             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[35]~28             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[35]~29             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[34]~30             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[34]~31             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[33]~32             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[33]~33             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[32]~34             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[32]~35             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[31]~36             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[31]~37             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[30]~38             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[30]~39             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[29]~40             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[29]~41             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[28]~42             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[28]~43             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[27]~44             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[27]~45             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[26]~46             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[26]~47             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[25]~48             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[25]~49             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[24]~50             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[24]~51             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[23]~52             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[23]~53             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[46]~54             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[22]~56             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[22]~57             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[21]~58             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[21]~59             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[20]~60             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[20]~61             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[19]~62             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[19]~63             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[18]~64             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[18]~65             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[17]~66             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[17]~67             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[16]~68             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[16]~69             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[15]~70             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[15]~71             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[14]~72             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[14]~73             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[13]~74             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[13]~75             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[12]~76             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[12]~77             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[11]~78             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[11]~79             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[10]~80             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[10]~81             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[9]~82              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[9]~83              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[8]~84              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[8]~85              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[7]~86              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[7]~87              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[6]~88              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[6]~89              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[5]~90              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[5]~91              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[4]~92              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[4]~93              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[3]~94              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[3]~95              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[2]~96              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[2]~97              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[1]~98              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[1]~99              ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[0]~100             ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[44]~101            ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[43]~102            ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[42]~103            ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[41]~104            ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[40]~105            ; 1                 ; 6       ;
;      - My:inst11|lpm_mux:lpm_mux_component|mux_orc:auto_generated|result_node[39]~106            ; 1                 ; 6       ;
; y[19]                                                                                            ;                   ;         ;
;      - inst50                                                                                    ; 1                 ; 0       ;
;      - inst17~0                                                                                  ; 1                 ; 0       ;
; y[6]                                                                                             ;                   ;         ;
;      - inst54~0                                                                                  ; 0                 ; 6       ;
;      - inst54~1                                                                                  ; 0                 ; 6       ;
; y[5]                                                                                             ;                   ;         ;
;      - inst54~0                                                                                  ; 1                 ; 6       ;
;      - SM2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_ahi:auto_generated|op_1~0            ; 1                 ; 6       ;
;      - inst54~1                                                                                  ; 1                 ; 6       ;
;      - SM2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_ahi:auto_generated|op_1~1            ; 1                 ; 6       ;
;      - SM2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_ahi:auto_generated|op_1~2            ; 1                 ; 6       ;
;      - SM2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_ahi:auto_generated|op_1~3            ; 1                 ; 6       ;
;      - SM2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_ahi:auto_generated|op_1~4            ; 1                 ; 6       ;
;      - SM2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_ahi:auto_generated|op_1~5            ; 1                 ; 6       ;
;      - SM2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_ahi:auto_generated|op_1~6            ; 1                 ; 6       ;
;      - SM2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_ahi:auto_generated|op_1~7            ; 1                 ; 6       ;
;      - SM2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_ahi:auto_generated|op_1~8            ; 1                 ; 6       ;
; y[8]                                                                                             ;                   ;         ;
;      - inst54~0                                                                                  ; 0                 ; 6       ;
; y[7]                                                                                             ;                   ;         ;
;      - CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_comb_bita0   ; 0                 ; 6       ;
;      - CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_comb_bita1   ; 0                 ; 6       ;
;      - CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_comb_bita2   ; 0                 ; 6       ;
;      - CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_comb_bita3   ; 0                 ; 6       ;
;      - CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_comb_bita4   ; 0                 ; 6       ;
;      - CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_comb_bita5   ; 0                 ; 6       ;
;      - CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_comb_bita6   ; 0                 ; 6       ;
;      - CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_comb_bita7   ; 0                 ; 6       ;
;      - inst54~0                                                                                  ; 0                 ; 6       ;
; M[1]                                                                                             ;                   ;         ;
;      - KOP:inst62|lpm_ff:lpm_ff_component|dffs[1]                                                ; 1                 ; 6       ;
; y[17]                                                                                            ;                   ;         ;
;      - inst6                                                                                     ; 1                 ; 6       ;
; y[16]                                                                                            ;                   ;         ;
;      - inst6                                                                                     ; 1                 ; 6       ;
; y[13]                                                                                            ;                   ;         ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                    ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                    ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                    ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                    ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                    ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                    ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                    ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                    ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                    ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                    ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                    ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                    ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                    ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                    ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                    ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                    ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                    ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                    ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                    ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                    ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                    ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                    ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                    ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                    ; 0                 ; 6       ;
;      - inst7                                                                                     ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22]~0                                  ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21]~1                                  ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20]~2                                  ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19]~3                                  ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18]~4                                  ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17]~5                                  ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16]~6                                  ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15]~7                                  ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14]~8                                  ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13]~9                                  ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12]~10                                 ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11]~11                                 ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10]~12                                 ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~13                                  ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]~14                                  ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]~15                                  ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~16                                  ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]~17                                  ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~18                                  ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]~19                                  ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~20                                  ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~21                                  ; 0                 ; 6       ;
;      - RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~22                                  ; 0                 ; 6       ;
; y[12]                                                                                            ;                   ;         ;
;      - inst7                                                                                     ; 0                 ; 6       ;
; y[25]                                                                                            ;                   ;         ;
;      - inst49                                                                                    ; 0                 ; 0       ;
; y[14]                                                                                            ;                   ;         ;
; y[15]                                                                                            ;                   ;         ;
; y[24]                                                                                            ;                   ;         ;
;      - inst43~head_lut                                                                           ; 0                 ; 6       ;
;      - inst43~latch                                                                              ; 0                 ; 6       ;
; y[4]                                                                                             ;                   ;         ;
; y[2]                                                                                             ;                   ;         ;
; X[30]                                                                                            ;                   ;         ;
;      - CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7]~0 ; 0                 ; 6       ;
; y[1]                                                                                             ;                   ;         ;
;      - CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7]~0 ; 0                 ; 6       ;
;      - CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|_~0                  ; 0                 ; 6       ;
;      - CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|_~1                  ; 0                 ; 6       ;
;      - CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6]~1 ; 0                 ; 6       ;
;      - CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5]~2 ; 0                 ; 6       ;
;      - CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4]~3 ; 0                 ; 6       ;
;      - CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]~4 ; 0                 ; 6       ;
;      - CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]~5 ; 0                 ; 6       ;
;      - CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1]~6 ; 0                 ; 6       ;
;      - CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0]~7 ; 0                 ; 6       ;
; y[3]                                                                                             ;                   ;         ;
;      - CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|_~1                  ; 0                 ; 6       ;
; X[29]                                                                                            ;                   ;         ;
;      - CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6]~1 ; 0                 ; 6       ;
; X[28]                                                                                            ;                   ;         ;
;      - CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5]~2 ; 1                 ; 6       ;
; X[27]                                                                                            ;                   ;         ;
;      - CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4]~3 ; 0                 ; 6       ;
; X[26]                                                                                            ;                   ;         ;
;      - CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]~4 ; 1                 ; 6       ;
; X[25]                                                                                            ;                   ;         ;
;      - CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]~5 ; 0                 ; 6       ;
; X[24]                                                                                            ;                   ;         ;
;      - CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1]~6 ; 1                 ; 6       ;
; X[23]                                                                                            ;                   ;         ;
;      - CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0]~7 ; 0                 ; 6       ;
+--------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------+--------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                     ; Location           ; Fan-Out ; Usage                    ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------+--------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+
; CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|_~0 ; LCCOMB_X21_Y13_N28 ; 8       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|_~1 ; LCCOMB_X21_Y13_N30 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; clk                                                                      ; PIN_E2             ; 192     ; Clock                    ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; inst17~0                                                                 ; LCCOMB_X24_Y13_N22 ; 94      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; inst27                                                                   ; LCCOMB_X12_Y4_N8   ; 24      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; inst54~0                                                                 ; LCCOMB_X23_Y13_N24 ; 18      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; inst54~1                                                                 ; LCCOMB_X23_Y13_N2  ; 9       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; inst7                                                                    ; LCCOMB_X29_Y11_N0  ; 47      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; y[0]                                                                     ; PIN_M2             ; 54      ; Clock enable, Sync. load ; no     ; --                   ; --               ; --                        ;
; y[0]                                                                     ; PIN_M2             ; 4       ; Async. clear             ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; y[13]                                                                    ; PIN_T13            ; 48      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; y[18]                                                                    ; PIN_H16            ; 95      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; y[19]                                                                    ; PIN_J14            ; 2       ; Clock                    ; no     ; --                   ; --               ; --                        ;
; y[25]                                                                    ; PIN_N9             ; 1       ; Clock                    ; no     ; --                   ; --               ; --                        ;
; y[26]                                                                    ; PIN_E1             ; 2       ; Clock                    ; yes    ; Global Clock         ; GCLK2            ; --                        ;
+--------------------------------------------------------------------------+--------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                             ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name  ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk   ; PIN_E2   ; 192     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; y[0]  ; PIN_M2   ; 4       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; y[26] ; PIN_E1   ; 2       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                    ;
+--------------------------------------------------------------------------+---------+
; Name                                                                     ; Fan-Out ;
+--------------------------------------------------------------------------+---------+
; y[18]~input                                                              ; 95      ;
; y[20]~input                                                              ; 94      ;
; inst17~0                                                                 ; 94      ;
; y[21]~input                                                              ; 55      ;
; y[0]~input                                                               ; 53      ;
; y[14]~input                                                              ; 48      ;
; y[13]~input                                                              ; 48      ;
; inst7                                                                    ; 47      ;
; y[22]~input                                                              ; 25      ;
; inst27                                                                   ; 24      ;
; inst54~0                                                                 ; 18      ;
; y[5]~input                                                               ; 11      ;
; y[1]~input                                                               ; 10      ;
; y[4]~input                                                               ; 9       ;
; y[7]~input                                                               ; 9       ;
; inst54~1                                                                 ; 9       ;
; y[2]~input                                                               ; 8       ;
; CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|_~1 ; 8       ;
; CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|_~0 ; 8       ;
; gon:inst37|lpm_ff:lpm_ff_component|dffs[6]                               ; 7       ;
; RG3:inst14|lpm_ff:lpm_ff_component|dffs[46]                              ; 7       ;
; gon:inst37|lpm_ff:lpm_ff_component|dffs[3]                               ; 6       ;
; gon:inst37|lpm_ff:lpm_ff_component|dffs[4]                               ; 6       ;
; gon:inst37|lpm_ff:lpm_ff_component|dffs[5]                               ; 6       ;
; gon:inst37|lpm_ff:lpm_ff_component|dffs[7]                               ; 6       ;
; RG3:inst14|lpm_ff:lpm_ff_component|dffs[45]                              ; 6       ;
; gon:inst37|lpm_ff:lpm_ff_component|dffs[1]                               ; 5       ;
; gon:inst37|lpm_ff:lpm_ff_component|dffs[2]                               ; 5       ;
; RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                   ; 5       ;
; RG3:inst14|lpm_ff:lpm_ff_component|dffs[23]                              ; 5       ;
; RG3:inst14|lpm_ff:lpm_ff_component|dffs[24]                              ; 5       ;
; RG3:inst14|lpm_ff:lpm_ff_component|dffs[25]                              ; 5       ;
; RG3:inst14|lpm_ff:lpm_ff_component|dffs[26]                              ; 5       ;
; RG3:inst14|lpm_ff:lpm_ff_component|dffs[27]                              ; 5       ;
; RG3:inst14|lpm_ff:lpm_ff_component|dffs[28]                              ; 5       ;
; RG3:inst14|lpm_ff:lpm_ff_component|dffs[29]                              ; 5       ;
; RG3:inst14|lpm_ff:lpm_ff_component|dffs[30]                              ; 5       ;
; RG3:inst14|lpm_ff:lpm_ff_component|dffs[31]                              ; 5       ;
; RG3:inst14|lpm_ff:lpm_ff_component|dffs[32]                              ; 5       ;
; RG3:inst14|lpm_ff:lpm_ff_component|dffs[33]                              ; 5       ;
; RG3:inst14|lpm_ff:lpm_ff_component|dffs[34]                              ; 5       ;
; RG3:inst14|lpm_ff:lpm_ff_component|dffs[35]                              ; 5       ;
; RG3:inst14|lpm_ff:lpm_ff_component|dffs[36]                              ; 5       ;
; RG3:inst14|lpm_ff:lpm_ff_component|dffs[37]                              ; 5       ;
; RG3:inst14|lpm_ff:lpm_ff_component|dffs[38]                              ; 5       ;
; RG3:inst14|lpm_ff:lpm_ff_component|dffs[39]                              ; 5       ;
; RG3:inst14|lpm_ff:lpm_ff_component|dffs[40]                              ; 5       ;
; RG3:inst14|lpm_ff:lpm_ff_component|dffs[41]                              ; 5       ;
; RG3:inst14|lpm_ff:lpm_ff_component|dffs[42]                              ; 5       ;
; RG3:inst14|lpm_ff:lpm_ff_component|dffs[43]                              ; 5       ;
+--------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 564 / 32,401 ( 2 % )   ;
; C16 interconnects          ; 47 / 1,326 ( 4 % )     ;
; C4 interconnects           ; 331 / 21,816 ( 2 % )   ;
; Direct links               ; 108 / 32,401 ( < 1 % ) ;
; Global clocks              ; 3 / 10 ( 30 % )        ;
; Local interconnects        ; 182 / 10,320 ( 2 % )   ;
; R24 interconnects          ; 42 / 1,289 ( 3 % )     ;
; R4 interconnects           ; 339 / 28,186 ( 1 % )   ;
+----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.19) ; Number of LABs  (Total = 32) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 5                            ;
; 2                                           ; 1                            ;
; 3                                           ; 0                            ;
; 4                                           ; 2                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 0                            ;
; 13                                          ; 0                            ;
; 14                                          ; 0                            ;
; 15                                          ; 1                            ;
; 16                                          ; 22                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.84) ; Number of LABs  (Total = 32) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 3                            ;
; 1 Clock                            ; 20                           ;
; 1 Clock enable                     ; 19                           ;
; 1 Sync. clear                      ; 14                           ;
; 2 Clocks                           ; 3                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 17.38) ; Number of LABs  (Total = 32) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 5                            ;
; 2                                            ; 1                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 3                            ;
; 17                                           ; 1                            ;
; 18                                           ; 0                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 0                            ;
; 22                                           ; 1                            ;
; 23                                           ; 3                            ;
; 24                                           ; 9                            ;
; 25                                           ; 2                            ;
; 26                                           ; 2                            ;
; 27                                           ; 0                            ;
; 28                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.50) ; Number of LABs  (Total = 32) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 5                            ;
; 2                                               ; 1                            ;
; 3                                               ; 0                            ;
; 4                                               ; 2                            ;
; 5                                               ; 3                            ;
; 6                                               ; 0                            ;
; 7                                               ; 1                            ;
; 8                                               ; 8                            ;
; 9                                               ; 1                            ;
; 10                                              ; 3                            ;
; 11                                              ; 1                            ;
; 12                                              ; 0                            ;
; 13                                              ; 0                            ;
; 14                                              ; 0                            ;
; 15                                              ; 1                            ;
; 16                                              ; 4                            ;
; 17                                              ; 0                            ;
; 18                                              ; 0                            ;
; 19                                              ; 0                            ;
; 20                                              ; 1                            ;
; 21                                              ; 0                            ;
; 22                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 15.47) ; Number of LABs  (Total = 32) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 4                            ;
; 3                                            ; 2                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 2                            ;
; 7                                            ; 1                            ;
; 8                                            ; 0                            ;
; 9                                            ; 2                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 2                            ;
; 15                                           ; 0                            ;
; 16                                           ; 2                            ;
; 17                                           ; 1                            ;
; 18                                           ; 0                            ;
; 19                                           ; 3                            ;
; 20                                           ; 1                            ;
; 21                                           ; 0                            ;
; 22                                           ; 4                            ;
; 23                                           ; 3                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
; 32                                           ; 0                            ;
; 33                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 114       ; 0            ; 0            ; 114       ; 114       ; 0            ; 48           ; 0            ; 0            ; 66           ; 0            ; 48           ; 66           ; 0            ; 0            ; 0            ; 48           ; 0            ; 0            ; 0            ; 0            ; 0            ; 114       ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 114          ; 114          ; 114          ; 114          ; 114          ; 0         ; 114          ; 114          ; 0         ; 0         ; 114          ; 66           ; 114          ; 114          ; 48           ; 114          ; 66           ; 48           ; 114          ; 114          ; 114          ; 66           ; 114          ; 114          ; 114          ; 114          ; 114          ; 0         ; 114          ; 114          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; SF                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P[10]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P[9]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P[8]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ZF                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PRS                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CF                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RDY                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[31]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[30]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[29]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[28]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[27]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[26]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[25]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[24]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[23]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[22]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[21]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[20]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[19]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[18]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[17]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[16]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Result[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; XX                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Reset              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Z                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[11]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[10]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[9]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[27]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[26]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[31]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[22]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[23]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[22]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[21]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[20]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[19]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[18]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[17]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[16]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[15]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[14]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[13]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[12]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[11]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[10]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[9]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[8]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[18]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[21]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[20]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[19]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[8]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[17]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[16]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[13]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[12]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[25]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[14]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[15]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[24]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[30]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[29]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[28]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[27]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[26]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[25]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[24]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[23]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; Enable Open Drain on CRC Error pin           ; Off                      ;
; Configuration Voltage Level                  ; Auto                     ;
; Force Configuration Voltage Level            ; Off                      ;
; nCEO                                         ; As output driving ground ;
; Data[0]                                      ; As input tri-stated      ;
; Data[1]/ASDO                                 ; As input tri-stated      ;
; Data[7..2]                                   ; Unreserved               ;
; FLASH_nCE/nCSO                               ; As input tri-stated      ;
; Other Active Parallel pins                   ; Unreserved               ;
; DCLK                                         ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Nov 20 09:51:36 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Ob -c Ob
Info: Selected device EP3C5F256C6 for design "Ob"
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature.
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP3C10F256C6 is compatible
    Info: Device EP3C16F256C6 is compatible
    Info: Device EP3C25F256C6 is compatible
Info: Fitter converted 5 user pins into dedicated programming pins
    Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info: Pin ~ALTERA_DCLK~ is reserved at location H1
    Info: Pin ~ALTERA_DATA0~ is reserved at location H2
    Info: Pin ~ALTERA_nCEO~ is reserved at location F16
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning: No exact pin location assignment(s) for 114 pins of 114 total pins
    Info: Pin SF not assigned to an exact location on the device
    Info: Pin P[10] not assigned to an exact location on the device
    Info: Pin P[9] not assigned to an exact location on the device
    Info: Pin P[8] not assigned to an exact location on the device
    Info: Pin P[7] not assigned to an exact location on the device
    Info: Pin P[6] not assigned to an exact location on the device
    Info: Pin P[5] not assigned to an exact location on the device
    Info: Pin P[4] not assigned to an exact location on the device
    Info: Pin P[3] not assigned to an exact location on the device
    Info: Pin P[2] not assigned to an exact location on the device
    Info: Pin P[1] not assigned to an exact location on the device
    Info: Pin P[0] not assigned to an exact location on the device
    Info: Pin M[0] not assigned to an exact location on the device
    Info: Pin ZF not assigned to an exact location on the device
    Info: Pin PRS not assigned to an exact location on the device
    Info: Pin CF not assigned to an exact location on the device
    Info: Pin RDY not assigned to an exact location on the device
    Info: Pin Result[31] not assigned to an exact location on the device
    Info: Pin Result[30] not assigned to an exact location on the device
    Info: Pin Result[29] not assigned to an exact location on the device
    Info: Pin Result[28] not assigned to an exact location on the device
    Info: Pin Result[27] not assigned to an exact location on the device
    Info: Pin Result[26] not assigned to an exact location on the device
    Info: Pin Result[25] not assigned to an exact location on the device
    Info: Pin Result[24] not assigned to an exact location on the device
    Info: Pin Result[23] not assigned to an exact location on the device
    Info: Pin Result[22] not assigned to an exact location on the device
    Info: Pin Result[21] not assigned to an exact location on the device
    Info: Pin Result[20] not assigned to an exact location on the device
    Info: Pin Result[19] not assigned to an exact location on the device
    Info: Pin Result[18] not assigned to an exact location on the device
    Info: Pin Result[17] not assigned to an exact location on the device
    Info: Pin Result[16] not assigned to an exact location on the device
    Info: Pin Result[15] not assigned to an exact location on the device
    Info: Pin Result[14] not assigned to an exact location on the device
    Info: Pin Result[13] not assigned to an exact location on the device
    Info: Pin Result[12] not assigned to an exact location on the device
    Info: Pin Result[11] not assigned to an exact location on the device
    Info: Pin Result[10] not assigned to an exact location on the device
    Info: Pin Result[9] not assigned to an exact location on the device
    Info: Pin Result[8] not assigned to an exact location on the device
    Info: Pin Result[7] not assigned to an exact location on the device
    Info: Pin Result[6] not assigned to an exact location on the device
    Info: Pin Result[5] not assigned to an exact location on the device
    Info: Pin Result[4] not assigned to an exact location on the device
    Info: Pin Result[3] not assigned to an exact location on the device
    Info: Pin Result[2] not assigned to an exact location on the device
    Info: Pin Result[1] not assigned to an exact location on the device
    Info: Pin Result[0] not assigned to an exact location on the device
    Info: Pin XX not assigned to an exact location on the device
    Info: Pin Reset not assigned to an exact location on the device
    Info: Pin Z not assigned to an exact location on the device
    Info: Pin y[11] not assigned to an exact location on the device
    Info: Pin y[10] not assigned to an exact location on the device
    Info: Pin y[9] not assigned to an exact location on the device
    Info: Pin y[27] not assigned to an exact location on the device
    Info: Pin y[26] not assigned to an exact location on the device
    Info: Pin y[0] not assigned to an exact location on the device
    Info: Pin X[31] not assigned to an exact location on the device
    Info: Pin y[22] not assigned to an exact location on the device
    Info: Pin clk not assigned to an exact location on the device
    Info: Pin y[23] not assigned to an exact location on the device
    Info: Pin X[22] not assigned to an exact location on the device
    Info: Pin X[21] not assigned to an exact location on the device
    Info: Pin X[20] not assigned to an exact location on the device
    Info: Pin X[19] not assigned to an exact location on the device
    Info: Pin X[18] not assigned to an exact location on the device
    Info: Pin X[17] not assigned to an exact location on the device
    Info: Pin X[16] not assigned to an exact location on the device
    Info: Pin X[15] not assigned to an exact location on the device
    Info: Pin X[14] not assigned to an exact location on the device
    Info: Pin X[13] not assigned to an exact location on the device
    Info: Pin X[12] not assigned to an exact location on the device
    Info: Pin X[11] not assigned to an exact location on the device
    Info: Pin X[10] not assigned to an exact location on the device
    Info: Pin X[9] not assigned to an exact location on the device
    Info: Pin X[8] not assigned to an exact location on the device
    Info: Pin X[7] not assigned to an exact location on the device
    Info: Pin X[6] not assigned to an exact location on the device
    Info: Pin X[5] not assigned to an exact location on the device
    Info: Pin X[4] not assigned to an exact location on the device
    Info: Pin X[3] not assigned to an exact location on the device
    Info: Pin X[2] not assigned to an exact location on the device
    Info: Pin X[1] not assigned to an exact location on the device
    Info: Pin X[0] not assigned to an exact location on the device
    Info: Pin y[18] not assigned to an exact location on the device
    Info: Pin y[21] not assigned to an exact location on the device
    Info: Pin y[20] not assigned to an exact location on the device
    Info: Pin y[19] not assigned to an exact location on the device
    Info: Pin y[6] not assigned to an exact location on the device
    Info: Pin y[5] not assigned to an exact location on the device
    Info: Pin y[8] not assigned to an exact location on the device
    Info: Pin y[7] not assigned to an exact location on the device
    Info: Pin M[1] not assigned to an exact location on the device
    Info: Pin y[17] not assigned to an exact location on the device
    Info: Pin y[16] not assigned to an exact location on the device
    Info: Pin y[13] not assigned to an exact location on the device
    Info: Pin y[12] not assigned to an exact location on the device
    Info: Pin y[25] not assigned to an exact location on the device
    Info: Pin y[14] not assigned to an exact location on the device
    Info: Pin y[15] not assigned to an exact location on the device
    Info: Pin y[24] not assigned to an exact location on the device
    Info: Pin y[4] not assigned to an exact location on the device
    Info: Pin y[2] not assigned to an exact location on the device
    Info: Pin X[30] not assigned to an exact location on the device
    Info: Pin y[1] not assigned to an exact location on the device
    Info: Pin y[3] not assigned to an exact location on the device
    Info: Pin X[29] not assigned to an exact location on the device
    Info: Pin X[28] not assigned to an exact location on the device
    Info: Pin X[27] not assigned to an exact location on the device
    Info: Pin X[26] not assigned to an exact location on the device
    Info: Pin X[25] not assigned to an exact location on the device
    Info: Pin X[24] not assigned to an exact location on the device
    Info: Pin X[23] not assigned to an exact location on the device
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst43~latch|combout" is a latch
Critical Warning: Synopsys Design Constraints File file not found: 'Ob.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {y[19]}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {y[19]}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {y[19]}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {y[19]}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {y[19]}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {y[19]}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {y[19]}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {y[19]}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {y[26]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {y[26]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {y[26]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {y[26]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {y[26]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {y[26]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {y[26]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {y[26]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {y[25]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {y[25]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {y[25]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {y[25]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {y[25]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {y[25]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {y[25]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {y[25]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {y[19]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {y[19]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {y[19]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {y[19]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {y[19]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {y[19]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {y[19]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {y[19]}] -hold 0.030
Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info: Automatically promoted node clk~input (placed in PIN E2 (CLK0, DIFFCLK_0p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info: Automatically promoted node y[26]~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info: Automatically promoted node y[0]~input (placed in PIN M2 (CLK2, DIFFCLK_1p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node KOP:inst62|lpm_ff:lpm_ff_component|dffs[1]
        Info: Destination node RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46]
        Info: Destination node inst7
        Info: Destination node RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~0
        Info: Destination node inst43~head_lut
        Info: Destination node RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~1
        Info: Destination node RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~2
        Info: Destination node RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~3
        Info: Destination node RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~4
        Info: Destination node RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|_~5
        Info: Non-global destination nodes limited to 10 nodes
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 111 (unused VREF, 2.5V VCCIO, 63 input, 48 output, 0 bidirectional)
        Info: I/O standards used: 2.5 V.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  12 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Fitter routing operations beginning
Info: Average interconnect usage is 1% of the available device resources
    Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11
Info: Fitter routing operations ending: elapsed time is 00:00:00
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Quartus II Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 255 megabytes
    Info: Processing ended: Mon Nov 20 09:51:42 2017
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


