
Starting:    C:\eda\Microsemi\Libero\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\eda\Microsemi\Libero\SynplifyPro
Hostname:    WEA20305
Date:        Tue Jun 28 16:51:34 2022
Version:     L-2016.09M-2

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log Kart_Board_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel from server actellm.hevs.ch 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


Implementation not found: synthesis

log file: "C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr"

Running: synthesis in foreground



Running Kart_Board_syn|synthesis


Running: compile (Compile) on Kart_Board_syn|synthesis
# Tue Jun 28 16:51:34 2022


Running: compile_flow (Compile Process) on Kart_Board_syn|synthesis
# Tue Jun 28 16:51:34 2022


Running: compiler (Compile Input) on Kart_Board_syn|synthesis
# Tue Jun 28 16:51:34 2022

Copied C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\synwork\Kart_Board_comp.srs to C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srs


compiler completed
# Tue Jun 28 16:51:36 2022

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on Kart_Board_syn|synthesis
# Tue Jun 28 16:51:36 2022


multi_srs_gen completed
# Tue Jun 28 16:51:36 2022

Return Code: 0
Run Time:00h:00m:00s

Copied C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\synwork\Kart_Board_mult.srs to C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srs

Complete: Compile Process on Kart_Board_syn|synthesis


Running: premap (Pre-mapping) on Kart_Board_syn|synthesis
# Tue Jun 28 16:51:36 2022


premap completed with warnings
# Tue Jun 28 16:51:37 2022

Return Code: 1
Run Time:00h:00m:01s

Complete: Compile on Kart_Board_syn|synthesis


Running: map (Map) on Kart_Board_syn|synthesis
# Tue Jun 28 16:51:37 2022

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on Kart_Board_syn|synthesis
# Tue Jun 28 16:51:37 2022

Copied C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\synwork\Kart_Board_m.srm to C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srm


fpga_mapper completed with warnings
# Tue Jun 28 16:51:46 2022

Return Code: 1
Run Time:00h:00m:09s

Complete: Map on Kart_Board_syn|synthesis

Complete: Logic Synthesis on Kart_Board_syn|synthesis

Copied C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srr to C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\backup\Kart_Board.srr

TCL script complete: "Kart_Board_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

