
<html><head><title>Port Connections through Real-to-Logic Connect Modules</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668944" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Port Connections through Real-to-Logic Connect Modules" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="Real Number Modeling, Real Number Modeling," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668944" />
<meta name="NextFile" content="Inherited_Connections_in_R2L_L2R_Connect_Modules.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="L2R_and_R2L_Connect_Modules.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Port Connections through Real-to-Logic Connect Modules" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="L2R_and_R2L_Connect_Modules.html" title="L2R_and_R2L_Connect_Modules">L2R_and_R2L_Connect_Modules</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Inherited_Connections_in_R2L_L2R_Connect_Modules.html" title="Inherited_Connections_in_R2L_L2R_Connect_Modules">Inherited_Connections_in_R2L_L ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Port Connections through Real-to-Logic Connect Modules</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="PortConnectionsthroughRealtoLogicConnectModules-portconnection"></span>The following types of port connections can be made through Real-to-Logic (R2L) connect modules:</p>
<ul><li>A wreal upper connection to SystemVerilog (<a href="Glossary.html#Glossary-1034860"> SV </a>) logic output ports</li></ul><ul><li>An SV logic variable or expression upper connection to wreal input ports</li></ul><ul><li>SV real variables or expressions to Verilog-compatible logic nets</li></ul>
<p>Note that this feature does not support the following scenarios:</p>
<ul><li>A wreal upper connection to an SV logic input port</li></ul><ul><li>An SV logic variable upper connection to a wreal output port</li></ul>
<p>You can insert R2L connect modules in SV scopes, when the upper or lower connection is a variable or expression, and the other is a net. For example, you can connect an&#160;<a href="Glossary.html#Glossary-1034860">SV</a>&#160;real variable to a Verilog net input port with logic data type by inserting an R2L connect module. This converts the value of the real variables to a Verilog 4-state logic value, and drives that value onto the net. When you insert an R2L connect module, the mixed-signal elaborator connects the ports.</p>

<p>This feature supports the following port connection scenarios:</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>The term &quot;variable&quot; refers to a variable identifier such as a scalar, whole array, constant bit select, and constant part select. The term &quot;expression&quot; represents other possible expressions including constants, concatenations, and mutable selects.</p>
</div>
</div>
<ul><li>An SV scalar real variable or expression upper connection connected to an SV or Verilog-AMS (VAMS) scalar logic net lower connection port</li></ul><ul><ul><li>If the lower connection port is:<br /><span style=""><strong>input</strong>: Inserts R2L connect module<br /></span><strong>output</strong>: I<span style="">nserts L2R connect module</span></li></ul></ul><ul><ul><li>If the upper connection is not an lvalue expression (can be on the left-hand side of a continuous assignment), it is an error<br /><span style=""><strong>inout</strong>: Displays an&#160;error</span></li></ul></ul><ul><li>An SV scalar logic variable or expression upper connection connected to a VAMS scalar wreal net lower connection port</li></ul><ul><ul><li>If the lower connection port is:<br /><span style=""><strong>input:</strong>insert L2R connect module<br /></span><span style=""><strong>output:</strong></span>error<br /><span style=""><strong>inout:</strong>error</span></li></ul></ul><ul><li>A VAMS scalar wreal net upper connection connected to an SV scalar logic variable lower connection port</li></ul><ul><ul><li>If the lower connection port is:<br /><span style=""><strong>input:&#160;</strong>error<br /></span><span style=""><strong>output:&#160;</strong></span>insert L2R connect module<br /><span style=""><strong>inout:&#160;</strong>error</span></li></ul></ul><ul><li>An SV or VAMS scalar logic net upper connection connected to an SV scalar real variable lower connection port</li></ul><ul><ul><li>If the lower connection port is:<span style=""><strong><br />input:&#160;</strong>insert L2R connect module<br /></span><span style=""><strong>output:&#160;</strong></span>insert R2L connect module<br /><span style=""><strong>inout:</strong>error</span></li></ul></ul><ul><li>An SV unpacked real variable array or real array expression upper connection connected to an SV or VAMS packed vector logic net lower connection port</li></ul><ul><ul><li>If the lower connection port is:<br /><span style=""><strong>input:</strong>insert R2L connect modules for each element (the lower and upper connection expressions must be of the same size)<br /></span><strong>output:</strong><span style="">insert L2R connect modules for each element (the lower and upper connection expressions must be of the same size)</span></li></ul></ul><ul><ul><li>If the upper connection is not an lvalue expression (can be on the left-hand side of a continuous assignment), it is an error<br /><span style=""><strong>inout:</strong>error</span></li></ul></ul><ul><li>An&#160;<a href="Glossary.html#Glossary-1034860">SV</a>&#160;packed logic variable array or packed logic expression upper connection connected to a VAMS unpacked wreal array net lower connection port</li></ul><ul><ul><li>If the lower connection port is:<br /><span style=""><strong>input:</strong>insert R2L connect modules for each element (the lower and upper connection expressions must be of the same size)<br /></span><span style=""><strong>output:</strong></span>error<br /><span style=""><strong>inout:</strong>error</span></li></ul></ul><ul><li>A VAMS unpacked wreal array net upper connection connected to an SV packed logic variable array lower connection port</li></ul><ul><ul><li>If the lower connection port is:<br /><span style=""><strong>input:</strong>error<br /></span><span style=""><strong>output:</strong></span>insert L2R connect modules for each element (the lower and upper connection expressions must be of the same size)<br /><span style=""><strong>inout:</strong>error</span></li></ul></ul><ul><li>An SV or VAMS packed logic array net upper connection connected to an SV unpacked real variable array lower connection port</li></ul><ul><ul><li>If the lower connection port is:<br /><span style=""><strong>input:</strong>insert L2R connect modules for each element (the lower and upper connection expressions must be of the same size)<br /></span><span style=""><strong>output:</strong></span>insert R2L connect modules for each element (the lower and upper connection expressions must be of the same size)<br /><span style=""><strong>inout:</strong>error</span></li></ul></ul>
<p>Other scenarios involving real connections to logic that are not supported in the SV LRM explicitly, results in an error. Cases where an R2L is required to drive a logic variable also result in an error.</p>
<h5 id="PortConnectionsthroughRealtoLogicConnectModules-RelatedTopics">Related Topics</h5><ul><li><a href="L2R_and_R2L_Connect_Modules.html">L2R and R2L Connect Modules</a></li><li><a href="L2R_R2L_Insertion_in_Multiple-Supply_Designs.html">L2R/R2L Insertion in Multiple-Supply Designs</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="L2R_and_R2L_Connect_Modules.html" id="prev" title="L2R_and_R2L_Connect_Modules">L2R_and_R2L_Connect_Modules</a></em></b><b><em><a href="Inherited_Connections_in_R2L_L2R_Connect_Modules.html" id="nex" title="Inherited_Connections_in_R2L_L2R_Connect_Modules">Inherited_Connections_in_R2L_L ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>