
output/boot.or32:     file format elf32-or32
output/boot.or32
architecture: or32, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x04001100

Program Header:
    LOAD off    0x00002000 vaddr 0x04000000 paddr 0x04000000 align 2**13
         filesz 0x00002808 memsz 0x00002808 flags r-x
    LOAD off    0x00004808 vaddr 0x04002808 paddr 0x04002820 align 2**13
         filesz 0x00000000 memsz 0x00000018 flags rw-
    LOAD off    0x00004820 vaddr 0x04002820 paddr 0x04002840 align 2**13
         filesz 0x00000054 memsz 0x00000108 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00000fa0  04000000  04000000  00002000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       00000160  04000fa0  04000fa0  00002fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00001708  04001100  04001100  00003100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .ispm_text    00000018  04002808  04002820  00004808  2**0
                  ALLOC
  4 .data         00000054  04002820  04002840  00004820  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          000000b4  04002874  04002894  00004874  2**2
                  ALLOC
  6 .comment      00000051  00000000  00000000  00004874  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000020  00000000  00000000  000048c5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 0000008c  00000000  00000000  000048e5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00000266  00000000  00000000  00004971  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000158  00000000  00000000  00004bd7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00000258  00000000  00000000  00004d2f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000514  00000000  00000000  00004f88  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000000f3  00000000  00000000  0000549c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000024f  00000000  00000000  0000558f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_pubtypes 0000001b  00000000  00000000  000057de  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000018  00000000  00000000  000057f9  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
04000000 l    d  .reset	00000000 .reset
04000fa0 l    d  .rodata	00000000 .rodata
04001100 l    d  .text	00000000 .text
04002808 l    d  .ispm_text	00000000 .ispm_text
04002820 l    d  .data	00000000 .data
04002874 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_pubtypes	00000000 .debug_pubtypes
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 main.c
04000100 l       .reset	00000000 _reset
040012d0 l       .text	00000000 _init_hw
04000200 l       .reset	00000000 _buserr_vector
04000300 l       .reset	00000000 _dpfault_vector
04000400 l       .reset	00000000 _ipfault_vector
04000500 l       .reset	00000000 _lpint_vector
04000600 l       .reset	00000000 _align_vector
04000700 l       .reset	00000000 _illinsn_vector
04000800 l       .reset	00000000 _hpint_vector
04000900 l       .reset	00000000 _dtlbmiss_vector
04000a00 l       .reset	00000000 _itlbmiss_vector
04000b00 l       .reset	00000000 _float_vector
04000c00 l       .reset	00000000 _syscall_vector
04000d00 l       .reset	00000000 _break_vector
04000e00 l       .reset	00000000 _trap_vector
04000f60 l       .reset	00000000 _reset_dummy_code
040027c8 l       .text	00000000 _text_dummy_code
040013b8 l       .text	00000000 _enable_icache_end
04001378 l       .text	00000000 _ic_loop
04001468 l       .text	00000000 _enable_dcache_end
0400144c l       .text	00000000 _dc_loop
00000000 l    df *ABS*	00000000 cpu.c
00000000 l    df *ABS*	00000000 dma.c
00000000 l    df *ABS*	00000000 isr.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 string.c
040020a0 g     F .text	00000080 Uart_Dec
04000fa0 g       .rodata	00000000 __rodata_s
04001200 g     F .text	00000038 proc
04000034 g       .reset	00000000 _data_lma_e
04001844 g     F .text	0000003c IntAdd
040024a4 g     F .text	00000048 printf
0400256c g     F .text	00000038 strlen_
0400002c g       .reset	00000000 _rodata_lma_e
04001a50 g     F .text	00000008 XsrTrap
04000044 g       .reset	00000000 _text_e
04000024 g       .reset	00000000 _ispm_data_lma_e
04002840 g       *ABS*	00000000 __ispm_text_lma_e
00000100 g       *ABS*	00000000 heap_size
04002820 g       .ispm_text	00000000 __ispm_text_e
0400287c g     O .bss	00000004 gnIsrTick
0400245c g     F .text	00000020 snprintf
04001a60 g     F .text	00000008 XsrIpFault
04000e70 g       .reset	00000000 _save_gpr
04002120 g     F .text	00000070 Uart_Printf
04000014 g       .reset	00000000 _text_lma_e
04002840 g       *ABS*	00000000 __ispm_data_lma_e
04000000 g       *ABS*	00000000 __reset_lma_s
040024ec g     F .text	00000080 strcpy_
04000fa0 g       *ABS*	00000000 __reset_lma_e
04002860 g     O .data	00000011 gNumcode
04001634 g     F .text	00000034 MemCpy
04001a28 g     F .text	00000008 XsrAlign
04007800 g       *ABS*	00000000 __except_stack_e
04002820 g     O .data	00000020 A
04001668 g     F .text	00000020 call
04008000 g       *ABS*	00000000 __isr_stack_s
040015b4 g     F .text	00000080 WaitXms
00000400 g       *ABS*	00000000 except_stack_size
04002190 g     F .text	000002cc vsnprintf
0400006c g       .reset	00000000 _bss_e
040025a4 g     F .text	00000078 strrev
0400003c g       .reset	00000000 _reset_e
04001100 g       .text	00000000 __text_s
0400261c g     F .text	000000dc itoa
04001138 g     F .text	000000a4 syscall_A
04007ffc g       *ABS*	00000000 __isr_stack
0400004c g       .reset	00000000 _ispm_text_e
04000074 g       .reset	00000000 _stack_e
04000020 g       .reset	00000000 _ispm_data_lma_s
04000fa0 g       .reset	00000000 __reset_e
04000ee8 g       .reset	00000000 _rest_gpr
040014c8 g     F .text	00000054 _BssSectInit
04000030 g       .reset	00000000 _data_lma_s
04000010 g       .reset	00000000 _text_lma_s
0400001c g       .reset	00000000 _ispm_text_lma_e
04000060 g       .reset	00000000 _data_s
04001700 g     F .text	0000007c DmaMemSet
04002840 g       *ABS*	00000000 __ispm_data_lma_s
04002820 g       .ispm_text	00000000 __ispm_data_s
04001a30 g     F .text	00000008 XsrIllInsn
04002880 g     O .bss	000000a8 tIntHandlers
04002874 g       .data	00000000 __data_e
04002840 g     O .data	00000020 B
04007c00 g       *ABS*	00000000 __except_stack_s
04000054 g       .reset	00000000 _ispm_data_e
000028a0 g       *ABS*	00000000 __lma_size
04002894 g       *ABS*	00000000 __data_lma_e
04002928 g       .bss	00000000 __bss_e
04001b80 g     F .text	00000034 Uart_Tx
04001a20 g     F .text	00000008 XsrBusErr
04001100 g       *ABS*	00000000 __text_lma_s
04001a40 g     F .text	00000008 XsrSyscall
04001528 g     F .text	0000000c mfspr
04000058 g       .reset	00000000 _rodata_s
0400177c g     F .text	00000088 DmaChkSum
04001a70 g     F .text	00000008 XsrItlbMiss
04000000 g       .reset	00000000 _lma_size
00000400 g       *ABS*	00000000 isr_stack_size
0400111c g     F .text	0000001c disable_jtag_ctrl_exception
00000000 g       *ABS*	00000000 __lma_start
04001688 g     F .text	00000078 DmaMemCpy
04001d00 g     F .text	000002f4 Uart_Num
04001a48 g     F .text	00000008 XsrBreak
0400191c g     F .text	00000104 XsrInt
00000400 g       *ABS*	00000000 stack_size
0400000c g       .reset	00000000 _reset_lma_e
040011dc g     F .text	00000024 trapcall_A
04000050 g       .reset	00000000 _ispm_data_s
04002878 g     O .bss	00000004 xsr_tick_on
04002840 g       *ABS*	00000000 __data_lma_s
04001238 g     F .text	00000098 main
0400148c g     F .text	0000003c _DataSectInit
04001ff4 g     F .text	0000002c Uart_Byte
0400151c g     F .text	0000000c mtspr
0400005c g       .reset	00000000 _rodata_e
04000040 g       .reset	00000000 _text_s
04002874 g     O .bss	00000004 gnIrgTest_Cnt
04001bb4 g     F .text	00000084 Uart_Str
04001b00 g     F .text	00000080 Uart_Init
04001a58 g     F .text	00000008 XsrDpFault
0400247c g     F .text	00000028 sprintf
04000004 g       .reset	00000000 _lma_start
04000fa0 g       *ABS*	00000000 __rodata_lma_s
04000064 g       .reset	00000000 _data_e
04001c38 g     F .text	000000a0 Uart_Strn
04007800 g       *ABS*	00000000 __stack_s
04001880 g     F .text	00000050 IrqDisable
04002020 g     F .text	00000080 Uart_Hex
04000038 g       .reset	00000000 _reset_s
04001a68 g     F .text	00000008 XsrDtlbMiss
04000000 g       .reset	00000000 __reset_s
04001cd8 g     F .text	00000028 Uart_Rx
040077fc g       *ABS*	00000000 __stack
04000018 g       .reset	00000000 _ispm_text_lma_s
04001a38 g     F .text	00000008 XsrFloatPoint
04000068 g       .reset	00000000 _bss_s
04002820 g       *ABS*	00000000 __ispm_text_lma_s
04001308 g       .text	00000000 _enable_icache
04001100 g       *ABS*	00000000 __rodata_lma_e
04000048 g       .reset	00000000 _ispm_text_s
04001804 g     F .text	00000040 IntInit
040026f8 g     F .text	000000d0 uitoan
04002820 g       .ispm_text	00000000 __ispm_text_s
04001534 g     F .text	00000080 WaitXus
04001a78 g     F .text	00000088 xsr_tick
04001100 g     F .text	0000001c enable_jtag_ctrl_exception
040018d0 g     F .text	0000004c IrqEnable
04000070 g       .reset	00000000 _stack_s
04000008 g       .reset	00000000 _reset_lma_s
04000028 g       .reset	00000000 _rodata_lma_s
04002874 g       .bss	00000000 __bss_s
04007400 g       *ABS*	00000000 __stack_e
04007c00 g       *ABS*	00000000 __isr_stack_e
04001100 g       .rodata	00000000 __rodata_e
04007bfc g       *ABS*	00000000 __except_stack
040013dc g       .text	00000000 _enable_dcache
04002808 g       .text	00000000 __text_e
04002808 g       *ABS*	00000000 __text_lma_e
04002820 g       .data	00000000 __data_s
04002820 g       .ispm_text	00000000 __ispm_data_e



Disassembly of section .reset:

04000000 <__reset_s>:
 4000000:	00 00 28 a0 	l.j 400a280 <__isr_stack_s+0x2280>

04000004 <_lma_start>:
 4000004:	00 00 00 00 	l.j 4000004 <_lma_start>

04000008 <_reset_lma_s>:
 4000008:	04 00 00 00 	l.jal 4000008 <_reset_lma_s>

0400000c <_reset_lma_e>:
 400000c:	04 00 0f a0 	l.jal 4003e8c <__bss_e+0x1564>

04000010 <_text_lma_s>:
 4000010:	04 00 11 00 	l.jal 4004410 <__bss_e+0x1ae8>

04000014 <_text_lma_e>:
 4000014:	04 00 28 08 	l.jal 400a034 <__isr_stack_s+0x2034>

04000018 <_ispm_text_lma_s>:
 4000018:	04 00 28 20 	l.jal 400a098 <__isr_stack_s+0x2098>

0400001c <_ispm_text_lma_e>:
 400001c:	04 00 28 40 	l.jal 400a11c <__isr_stack_s+0x211c>

04000020 <_ispm_data_lma_s>:
 4000020:	04 00 28 40 	l.jal 400a120 <__isr_stack_s+0x2120>

04000024 <_ispm_data_lma_e>:
 4000024:	04 00 28 40 	l.jal 400a124 <__isr_stack_s+0x2124>

04000028 <_rodata_lma_s>:
 4000028:	04 00 0f a0 	l.jal 4003ea8 <__bss_e+0x1580>

0400002c <_rodata_lma_e>:
 400002c:	04 00 11 00 	l.jal 400442c <__bss_e+0x1b04>

04000030 <_data_lma_s>:
 4000030:	04 00 28 40 	l.jal 400a130 <__isr_stack_s+0x2130>

04000034 <_data_lma_e>:
 4000034:	04 00 28 94 	l.jal 400a284 <__isr_stack_s+0x2284>

04000038 <_reset_s>:
 4000038:	04 00 00 00 	l.jal 4000038 <_reset_s>

0400003c <_reset_e>:
 400003c:	04 00 0f a0 	l.jal 4003ebc <__bss_e+0x1594>

04000040 <_text_s>:
 4000040:	04 00 11 00 	l.jal 4004440 <__bss_e+0x1b18>

04000044 <_text_e>:
 4000044:	04 00 28 08 	l.jal 400a064 <__isr_stack_s+0x2064>

04000048 <_ispm_text_s>:
 4000048:	04 00 28 20 	l.jal 400a0c8 <__isr_stack_s+0x20c8>

0400004c <_ispm_text_e>:
 400004c:	04 00 28 20 	l.jal 400a0cc <__isr_stack_s+0x20cc>

04000050 <_ispm_data_s>:
 4000050:	04 00 28 20 	l.jal 400a0d0 <__isr_stack_s+0x20d0>

04000054 <_ispm_data_e>:
 4000054:	04 00 28 20 	l.jal 400a0d4 <__isr_stack_s+0x20d4>

04000058 <_rodata_s>:
 4000058:	04 00 0f a0 	l.jal 4003ed8 <__bss_e+0x15b0>

0400005c <_rodata_e>:
 400005c:	04 00 11 00 	l.jal 400445c <__bss_e+0x1b34>

04000060 <_data_s>:
 4000060:	04 00 28 20 	l.jal 400a0e0 <__isr_stack_s+0x20e0>

04000064 <_data_e>:
 4000064:	04 00 28 74 	l.jal 400a234 <__isr_stack_s+0x2234>

04000068 <_bss_s>:
 4000068:	04 00 28 74 	l.jal 400a238 <__isr_stack_s+0x2238>

0400006c <_bss_e>:
 400006c:	04 00 29 28 	l.jal 400a50c <__isr_stack_s+0x250c>

04000070 <_stack_s>:
 4000070:	04 00 78 00 	l.jal 401e070 <__isr_stack_s+0x16070>

04000074 <_stack_e>:
 4000074:	04 00 74 00 	l.jal 401d074 <__isr_stack_s+0x15074>
	...

04000100 <_reset>:
 4000100:	15 00 00 00 	l.nop 0x0
 4000104:	a4 00 00 00 	l.andi r0,r0,0x0
 4000108:	a4 20 00 00 	l.andi r1,r0,0x0
 400010c:	a4 40 00 00 	l.andi r2,r0,0x0
 4000110:	a4 60 00 00 	l.andi r3,r0,0x0
 4000114:	a4 80 00 00 	l.andi r4,r0,0x0
 4000118:	a4 a0 00 00 	l.andi r5,r0,0x0
 400011c:	a4 c0 00 00 	l.andi r6,r0,0x0
 4000120:	a4 e0 00 00 	l.andi r7,r0,0x0
 4000124:	a5 00 00 00 	l.andi r8,r0,0x0
 4000128:	a5 20 00 00 	l.andi r9,r0,0x0
 400012c:	a5 40 00 00 	l.andi r10,r0,0x0
 4000130:	a5 60 00 00 	l.andi r11,r0,0x0
 4000134:	a5 80 00 00 	l.andi r12,r0,0x0
 4000138:	a5 a0 00 00 	l.andi r13,r0,0x0
 400013c:	a5 c0 00 00 	l.andi r14,r0,0x0
 4000140:	a5 e0 00 00 	l.andi r15,r0,0x0
 4000144:	a6 00 00 00 	l.andi r16,r0,0x0
 4000148:	a6 20 00 00 	l.andi r17,r0,0x0
 400014c:	a6 40 00 00 	l.andi r18,r0,0x0
 4000150:	a6 60 00 00 	l.andi r19,r0,0x0
 4000154:	a6 80 00 00 	l.andi r20,r0,0x0
 4000158:	a6 a0 00 00 	l.andi r21,r0,0x0
 400015c:	a6 c0 00 00 	l.andi r22,r0,0x0
 4000160:	a6 e0 00 00 	l.andi r23,r0,0x0
 4000164:	a7 00 00 00 	l.andi r24,r0,0x0
 4000168:	a7 20 00 00 	l.andi r25,r0,0x0
 400016c:	a7 40 00 00 	l.andi r26,r0,0x0
 4000170:	a7 60 00 00 	l.andi r27,r0,0x0
 4000174:	a7 80 00 00 	l.andi r28,r0,0x0
 4000178:	a7 a0 00 00 	l.andi r29,r0,0x0
 400017c:	a7 c0 00 00 	l.andi r30,r0,0x0
 4000180:	a7 e0 00 00 	l.andi r31,r0,0x0
 4000184:	18 60 04 00 	l.movhi r3,0x400
 4000188:	a8 63 12 d0 	l.ori r3,r3,0x12d0
 400018c:	44 00 18 00 	l.jr r3
 4000190:	15 00 00 00 	l.nop 0x0
	...

04000200 <_buserr_vector>:
 4000200:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000204:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000208:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400020c:	18 60 04 00 	l.movhi r3,0x400
 4000210:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000214:	48 00 18 00 	l.jalr r3
 4000218:	15 00 00 00 	l.nop 0x0
 400021c:	18 60 04 00 	l.movhi r3,0x400
 4000220:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000224:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000228:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400022c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000230:	18 60 04 00 	l.movhi r3,0x400
 4000234:	a8 63 1a 20 	l.ori r3,r3,0x1a20
 4000238:	48 00 18 00 	l.jalr r3
 400023c:	15 00 00 00 	l.nop 0x0
 4000240:	18 60 04 00 	l.movhi r3,0x400
 4000244:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000248:	84 23 00 00 	l.lwz r1,0x0(r3)
 400024c:	18 60 04 00 	l.movhi r3,0x400
 4000250:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000254:	48 00 18 00 	l.jalr r3
 4000258:	15 00 00 00 	l.nop 0x0
 400025c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000260:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000264:	9c 21 01 00 	l.addi r1,r1,0x100
 4000268:	24 00 00 00 	l.rfe 
 400026c:	15 00 00 00 	l.nop 0x0
	...

04000300 <_dpfault_vector>:
 4000300:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000304:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000308:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400030c:	18 60 04 00 	l.movhi r3,0x400
 4000310:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000314:	48 00 18 00 	l.jalr r3
 4000318:	15 00 00 00 	l.nop 0x0
 400031c:	18 60 04 00 	l.movhi r3,0x400
 4000320:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000324:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000328:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400032c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000330:	18 60 04 00 	l.movhi r3,0x400
 4000334:	a8 63 1a 58 	l.ori r3,r3,0x1a58
 4000338:	48 00 18 00 	l.jalr r3
 400033c:	15 00 00 00 	l.nop 0x0
 4000340:	18 60 04 00 	l.movhi r3,0x400
 4000344:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000348:	84 23 00 00 	l.lwz r1,0x0(r3)
 400034c:	18 60 04 00 	l.movhi r3,0x400
 4000350:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000354:	48 00 18 00 	l.jalr r3
 4000358:	15 00 00 00 	l.nop 0x0
 400035c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000360:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000364:	9c 21 01 00 	l.addi r1,r1,0x100
 4000368:	24 00 00 00 	l.rfe 
 400036c:	15 00 00 00 	l.nop 0x0
	...

04000400 <_ipfault_vector>:
 4000400:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000404:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000408:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400040c:	18 60 04 00 	l.movhi r3,0x400
 4000410:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000414:	48 00 18 00 	l.jalr r3
 4000418:	15 00 00 00 	l.nop 0x0
 400041c:	18 60 04 00 	l.movhi r3,0x400
 4000420:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000424:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000428:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400042c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000430:	18 60 04 00 	l.movhi r3,0x400
 4000434:	a8 63 1a 60 	l.ori r3,r3,0x1a60
 4000438:	48 00 18 00 	l.jalr r3
 400043c:	15 00 00 00 	l.nop 0x0
 4000440:	18 60 04 00 	l.movhi r3,0x400
 4000444:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000448:	84 23 00 00 	l.lwz r1,0x0(r3)
 400044c:	18 60 04 00 	l.movhi r3,0x400
 4000450:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000454:	48 00 18 00 	l.jalr r3
 4000458:	15 00 00 00 	l.nop 0x0
 400045c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000460:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000464:	9c 21 01 00 	l.addi r1,r1,0x100
 4000468:	24 00 00 00 	l.rfe 
 400046c:	15 00 00 00 	l.nop 0x0
	...

04000500 <_lpint_vector>:
 4000500:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000504:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000508:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400050c:	18 60 04 00 	l.movhi r3,0x400
 4000510:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000514:	48 00 18 00 	l.jalr r3
 4000518:	15 00 00 00 	l.nop 0x0
 400051c:	18 60 04 00 	l.movhi r3,0x400
 4000520:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000524:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000528:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400052c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000530:	18 60 04 00 	l.movhi r3,0x400
 4000534:	a8 63 1a 78 	l.ori r3,r3,0x1a78
 4000538:	48 00 18 00 	l.jalr r3
 400053c:	15 00 00 00 	l.nop 0x0
 4000540:	18 60 04 00 	l.movhi r3,0x400
 4000544:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000548:	84 23 00 00 	l.lwz r1,0x0(r3)
 400054c:	18 60 04 00 	l.movhi r3,0x400
 4000550:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000554:	48 00 18 00 	l.jalr r3
 4000558:	15 00 00 00 	l.nop 0x0
 400055c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000560:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000564:	9c 21 01 00 	l.addi r1,r1,0x100
 4000568:	24 00 00 00 	l.rfe 
 400056c:	15 00 00 00 	l.nop 0x0
	...

04000600 <_align_vector>:
 4000600:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000604:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000608:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400060c:	18 60 04 00 	l.movhi r3,0x400
 4000610:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000614:	48 00 18 00 	l.jalr r3
 4000618:	15 00 00 00 	l.nop 0x0
 400061c:	18 60 04 00 	l.movhi r3,0x400
 4000620:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000624:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000628:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400062c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000630:	18 60 04 00 	l.movhi r3,0x400
 4000634:	a8 63 1a 28 	l.ori r3,r3,0x1a28
 4000638:	48 00 18 00 	l.jalr r3
 400063c:	15 00 00 00 	l.nop 0x0
 4000640:	18 60 04 00 	l.movhi r3,0x400
 4000644:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000648:	84 23 00 00 	l.lwz r1,0x0(r3)
 400064c:	18 60 04 00 	l.movhi r3,0x400
 4000650:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000654:	48 00 18 00 	l.jalr r3
 4000658:	15 00 00 00 	l.nop 0x0
 400065c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000660:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000664:	9c 21 01 00 	l.addi r1,r1,0x100
 4000668:	24 00 00 00 	l.rfe 
 400066c:	15 00 00 00 	l.nop 0x0
	...

04000700 <_illinsn_vector>:
 4000700:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000704:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000708:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400070c:	18 60 04 00 	l.movhi r3,0x400
 4000710:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000714:	48 00 18 00 	l.jalr r3
 4000718:	15 00 00 00 	l.nop 0x0
 400071c:	18 60 04 00 	l.movhi r3,0x400
 4000720:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000724:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000728:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400072c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000730:	18 60 04 00 	l.movhi r3,0x400
 4000734:	a8 63 1a 30 	l.ori r3,r3,0x1a30
 4000738:	48 00 18 00 	l.jalr r3
 400073c:	15 00 00 00 	l.nop 0x0
 4000740:	18 60 04 00 	l.movhi r3,0x400
 4000744:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000748:	84 23 00 00 	l.lwz r1,0x0(r3)
 400074c:	18 60 04 00 	l.movhi r3,0x400
 4000750:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000754:	48 00 18 00 	l.jalr r3
 4000758:	15 00 00 00 	l.nop 0x0
 400075c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000760:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000764:	9c 21 01 00 	l.addi r1,r1,0x100
 4000768:	24 00 00 00 	l.rfe 
 400076c:	15 00 00 00 	l.nop 0x0
	...

04000800 <_hpint_vector>:
 4000800:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000804:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000808:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400080c:	18 60 04 00 	l.movhi r3,0x400
 4000810:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000814:	48 00 18 00 	l.jalr r3
 4000818:	15 00 00 00 	l.nop 0x0
 400081c:	18 60 04 00 	l.movhi r3,0x400
 4000820:	a8 63 7f fc 	l.ori r3,r3,0x7ffc
 4000824:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000828:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400082c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000830:	18 60 04 00 	l.movhi r3,0x400
 4000834:	a8 63 19 1c 	l.ori r3,r3,0x191c
 4000838:	48 00 18 00 	l.jalr r3
 400083c:	15 00 00 00 	l.nop 0x0
 4000840:	18 60 04 00 	l.movhi r3,0x400
 4000844:	a8 63 7f fc 	l.ori r3,r3,0x7ffc
 4000848:	84 23 00 00 	l.lwz r1,0x0(r3)
 400084c:	18 60 04 00 	l.movhi r3,0x400
 4000850:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000854:	48 00 18 00 	l.jalr r3
 4000858:	15 00 00 00 	l.nop 0x0
 400085c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000860:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000864:	9c 21 01 00 	l.addi r1,r1,0x100
 4000868:	24 00 00 00 	l.rfe 
 400086c:	15 00 00 00 	l.nop 0x0
	...

04000900 <_dtlbmiss_vector>:
 4000900:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000904:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000908:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400090c:	18 60 04 00 	l.movhi r3,0x400
 4000910:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000914:	48 00 18 00 	l.jalr r3
 4000918:	15 00 00 00 	l.nop 0x0
 400091c:	18 60 04 00 	l.movhi r3,0x400
 4000920:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000924:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000928:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400092c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000930:	18 60 04 00 	l.movhi r3,0x400
 4000934:	a8 63 1a 68 	l.ori r3,r3,0x1a68
 4000938:	48 00 18 00 	l.jalr r3
 400093c:	15 00 00 00 	l.nop 0x0
 4000940:	18 60 04 00 	l.movhi r3,0x400
 4000944:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000948:	84 23 00 00 	l.lwz r1,0x0(r3)
 400094c:	18 60 04 00 	l.movhi r3,0x400
 4000950:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000954:	48 00 18 00 	l.jalr r3
 4000958:	15 00 00 00 	l.nop 0x0
 400095c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000960:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000964:	9c 21 01 00 	l.addi r1,r1,0x100
 4000968:	24 00 00 00 	l.rfe 
 400096c:	15 00 00 00 	l.nop 0x0
	...

04000a00 <_itlbmiss_vector>:
 4000a00:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000a04:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000a08:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 4000a0c:	18 60 04 00 	l.movhi r3,0x400
 4000a10:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000a14:	48 00 18 00 	l.jalr r3
 4000a18:	15 00 00 00 	l.nop 0x0
 4000a1c:	18 60 04 00 	l.movhi r3,0x400
 4000a20:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000a24:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000a28:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 4000a2c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000a30:	18 60 04 00 	l.movhi r3,0x400
 4000a34:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000a38:	84 23 00 00 	l.lwz r1,0x0(r3)
 4000a3c:	18 60 04 00 	l.movhi r3,0x400
 4000a40:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000a44:	48 00 18 00 	l.jalr r3
 4000a48:	15 00 00 00 	l.nop 0x0
 4000a4c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000a50:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000a54:	9c 21 01 00 	l.addi r1,r1,0x100
 4000a58:	24 00 00 00 	l.rfe 
 4000a5c:	15 00 00 00 	l.nop 0x0
	...

04000b00 <_float_vector>:
 4000b00:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000b04:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000b08:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 4000b0c:	18 60 04 00 	l.movhi r3,0x400
 4000b10:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000b14:	48 00 18 00 	l.jalr r3
 4000b18:	15 00 00 00 	l.nop 0x0
 4000b1c:	18 60 04 00 	l.movhi r3,0x400
 4000b20:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000b24:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000b28:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 4000b2c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000b30:	18 60 04 00 	l.movhi r3,0x400
 4000b34:	a8 63 1a 38 	l.ori r3,r3,0x1a38
 4000b38:	48 00 18 00 	l.jalr r3
 4000b3c:	15 00 00 00 	l.nop 0x0
 4000b40:	18 60 04 00 	l.movhi r3,0x400
 4000b44:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000b48:	84 23 00 00 	l.lwz r1,0x0(r3)
 4000b4c:	18 60 04 00 	l.movhi r3,0x400
 4000b50:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000b54:	48 00 18 00 	l.jalr r3
 4000b58:	15 00 00 00 	l.nop 0x0
 4000b5c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000b60:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000b64:	9c 21 01 00 	l.addi r1,r1,0x100
 4000b68:	24 00 00 00 	l.rfe 
 4000b6c:	15 00 00 00 	l.nop 0x0
	...

04000c00 <_syscall_vector>:
 4000c00:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000c04:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000c08:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 4000c0c:	18 60 04 00 	l.movhi r3,0x400
 4000c10:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000c14:	48 00 18 00 	l.jalr r3
 4000c18:	15 00 00 00 	l.nop 0x0
 4000c1c:	18 60 04 00 	l.movhi r3,0x400
 4000c20:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000c24:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000c28:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 4000c2c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000c30:	18 60 04 00 	l.movhi r3,0x400
 4000c34:	a8 63 11 38 	l.ori r3,r3,0x1138
 4000c38:	48 00 18 00 	l.jalr r3
 4000c3c:	15 00 00 00 	l.nop 0x0
 4000c40:	18 60 04 00 	l.movhi r3,0x400
 4000c44:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000c48:	84 23 00 00 	l.lwz r1,0x0(r3)
 4000c4c:	18 60 04 00 	l.movhi r3,0x400
 4000c50:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000c54:	48 00 18 00 	l.jalr r3
 4000c58:	15 00 00 00 	l.nop 0x0
 4000c5c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000c60:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000c64:	9c 21 01 00 	l.addi r1,r1,0x100
 4000c68:	24 00 00 00 	l.rfe 
 4000c6c:	15 00 00 00 	l.nop 0x0
	...

04000d00 <_break_vector>:
 4000d00:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000d04:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000d08:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 4000d0c:	18 60 04 00 	l.movhi r3,0x400
 4000d10:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000d14:	48 00 18 00 	l.jalr r3
 4000d18:	15 00 00 00 	l.nop 0x0
 4000d1c:	18 60 04 00 	l.movhi r3,0x400
 4000d20:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000d24:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000d28:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 4000d2c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000d30:	18 60 04 00 	l.movhi r3,0x400
 4000d34:	a8 63 1a 48 	l.ori r3,r3,0x1a48
 4000d38:	48 00 18 00 	l.jalr r3
 4000d3c:	15 00 00 00 	l.nop 0x0
 4000d40:	18 60 04 00 	l.movhi r3,0x400
 4000d44:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000d48:	84 23 00 00 	l.lwz r1,0x0(r3)
 4000d4c:	18 60 04 00 	l.movhi r3,0x400
 4000d50:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000d54:	48 00 18 00 	l.jalr r3
 4000d58:	15 00 00 00 	l.nop 0x0
 4000d5c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000d60:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000d64:	9c 21 01 00 	l.addi r1,r1,0x100
 4000d68:	24 00 00 00 	l.rfe 
 4000d6c:	15 00 00 00 	l.nop 0x0
	...

04000e00 <_trap_vector>:
 4000e00:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000e04:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000e08:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 4000e0c:	18 60 04 00 	l.movhi r3,0x400
 4000e10:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000e14:	48 00 18 00 	l.jalr r3
 4000e18:	15 00 00 00 	l.nop 0x0
 4000e1c:	18 60 04 00 	l.movhi r3,0x400
 4000e20:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000e24:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000e28:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 4000e2c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000e30:	18 60 04 00 	l.movhi r3,0x400
 4000e34:	a8 63 11 dc 	l.ori r3,r3,0x11dc
 4000e38:	48 00 18 00 	l.jalr r3
 4000e3c:	15 00 00 00 	l.nop 0x0
 4000e40:	18 60 04 00 	l.movhi r3,0x400
 4000e44:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000e48:	84 23 00 00 	l.lwz r1,0x0(r3)
 4000e4c:	18 60 04 00 	l.movhi r3,0x400
 4000e50:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000e54:	48 00 18 00 	l.jalr r3
 4000e58:	15 00 00 00 	l.nop 0x0
 4000e5c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000e60:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000e64:	9c 21 01 00 	l.addi r1,r1,0x100
 4000e68:	24 00 00 00 	l.rfe 
 4000e6c:	15 00 00 00 	l.nop 0x0

04000e70 <_save_gpr>:
 4000e70:	d4 01 10 00 	l.sw 0x0(r1),r2
 4000e74:	d4 01 20 08 	l.sw 0x8(r1),r4
 4000e78:	d4 01 28 0c 	l.sw 0xc(r1),r5
 4000e7c:	d4 01 30 10 	l.sw 0x10(r1),r6
 4000e80:	d4 01 38 14 	l.sw 0x14(r1),r7
 4000e84:	d4 01 40 18 	l.sw 0x18(r1),r8
 4000e88:	d4 01 50 20 	l.sw 0x20(r1),r10
 4000e8c:	d4 01 58 24 	l.sw 0x24(r1),r11
 4000e90:	d4 01 60 28 	l.sw 0x28(r1),r12
 4000e94:	d4 01 68 2c 	l.sw 0x2c(r1),r13
 4000e98:	d4 01 70 30 	l.sw 0x30(r1),r14
 4000e9c:	d4 01 78 34 	l.sw 0x34(r1),r15
 4000ea0:	d4 01 80 38 	l.sw 0x38(r1),r16
 4000ea4:	d4 01 88 3c 	l.sw 0x3c(r1),r17
 4000ea8:	d4 01 90 40 	l.sw 0x40(r1),r18
 4000eac:	d4 01 98 44 	l.sw 0x44(r1),r19
 4000eb0:	d4 01 a0 48 	l.sw 0x48(r1),r20
 4000eb4:	d4 01 a8 4c 	l.sw 0x4c(r1),r21
 4000eb8:	d4 01 b0 50 	l.sw 0x50(r1),r22
 4000ebc:	d4 01 b8 54 	l.sw 0x54(r1),r23
 4000ec0:	d4 01 c0 58 	l.sw 0x58(r1),r24
 4000ec4:	d4 01 c8 5c 	l.sw 0x5c(r1),r25
 4000ec8:	d4 01 d0 60 	l.sw 0x60(r1),r26
 4000ecc:	d4 01 d8 64 	l.sw 0x64(r1),r27
 4000ed0:	d4 01 e0 68 	l.sw 0x68(r1),r28
 4000ed4:	d4 01 e8 6c 	l.sw 0x6c(r1),r29
 4000ed8:	d4 01 f0 70 	l.sw 0x70(r1),r30
 4000edc:	d4 01 f8 74 	l.sw 0x74(r1),r31
 4000ee0:	44 00 48 00 	l.jr r9
 4000ee4:	15 00 00 00 	l.nop 0x0

04000ee8 <_rest_gpr>:
 4000ee8:	87 e1 00 74 	l.lwz r31,0x74(r1)
 4000eec:	87 c1 00 70 	l.lwz r30,0x70(r1)
 4000ef0:	87 a1 00 6c 	l.lwz r29,0x6c(r1)
 4000ef4:	87 81 00 68 	l.lwz r28,0x68(r1)
 4000ef8:	87 61 00 64 	l.lwz r27,0x64(r1)
 4000efc:	87 41 00 60 	l.lwz r26,0x60(r1)
 4000f00:	87 21 00 5c 	l.lwz r25,0x5c(r1)
 4000f04:	87 01 00 58 	l.lwz r24,0x58(r1)
 4000f08:	86 e1 00 54 	l.lwz r23,0x54(r1)
 4000f0c:	86 c1 00 50 	l.lwz r22,0x50(r1)
 4000f10:	86 a1 00 4c 	l.lwz r21,0x4c(r1)
 4000f14:	86 81 00 48 	l.lwz r20,0x48(r1)
 4000f18:	86 61 00 44 	l.lwz r19,0x44(r1)
 4000f1c:	86 41 00 40 	l.lwz r18,0x40(r1)
 4000f20:	86 21 00 3c 	l.lwz r17,0x3c(r1)
 4000f24:	86 01 00 38 	l.lwz r16,0x38(r1)
 4000f28:	85 e1 00 34 	l.lwz r15,0x34(r1)
 4000f2c:	85 c1 00 30 	l.lwz r14,0x30(r1)
 4000f30:	85 a1 00 2c 	l.lwz r13,0x2c(r1)
 4000f34:	85 81 00 28 	l.lwz r12,0x28(r1)
 4000f38:	85 61 00 24 	l.lwz r11,0x24(r1)
 4000f3c:	85 41 00 20 	l.lwz r10,0x20(r1)
 4000f40:	85 01 00 18 	l.lwz r8,0x18(r1)
 4000f44:	84 e1 00 14 	l.lwz r7,0x14(r1)
 4000f48:	84 c1 00 10 	l.lwz r6,0x10(r1)
 4000f4c:	84 a1 00 0c 	l.lwz r5,0xc(r1)
 4000f50:	84 81 00 08 	l.lwz r4,0x8(r1)
 4000f54:	84 41 00 00 	l.lwz r2,0x0(r1)
 4000f58:	44 00 48 00 	l.jr r9
 4000f5c:	15 00 00 00 	l.nop 0x0

04000f60 <_reset_dummy_code>:
 4000f60:	15 00 00 00 	l.nop 0x0
 4000f64:	15 00 00 00 	l.nop 0x0
 4000f68:	15 00 00 00 	l.nop 0x0
 4000f6c:	15 00 00 00 	l.nop 0x0
 4000f70:	15 00 00 00 	l.nop 0x0
 4000f74:	15 00 00 00 	l.nop 0x0
 4000f78:	15 00 00 00 	l.nop 0x0
 4000f7c:	15 00 00 00 	l.nop 0x0
 4000f80:	15 00 00 00 	l.nop 0x0
 4000f84:	15 00 00 00 	l.nop 0x0
 4000f88:	15 00 00 00 	l.nop 0x0
 4000f8c:	15 00 00 00 	l.nop 0x0
 4000f90:	15 00 00 00 	l.nop 0x0
 4000f94:	15 00 00 00 	l.nop 0x0
 4000f98:	15 00 00 00 	l.nop 0x0
 4000f9c:	15 00 00 00 	l.nop 0x0

Disassembly of section .rodata:

04000fa0 <__rodata_s>:
 4000fa0:	04 00 1d 8c 	l.jal 40085d0 <__isr_stack_s+0x5d0>
 4000fa4:	04 00 1d b8 	l.jal 4008684 <__isr_stack_s+0x684>
 4000fa8:	04 00 1d e4 	l.jal 4008738 <__isr_stack_s+0x738>
 4000fac:	04 00 1e 10 	l.jal 40087ec <__isr_stack_s+0x7ec>
 4000fb0:	04 00 1e 3c 	l.jal 40088a0 <__isr_stack_s+0x8a0>
 4000fb4:	04 00 1e 68 	l.jal 4008954 <__isr_stack_s+0x954>
 4000fb8:	04 00 1e 94 	l.jal 4008a08 <__isr_stack_s+0xa08>
 4000fbc:	04 00 1e c0 	l.jal 4008abc <__isr_stack_s+0xabc>
 4000fc0:	04 00 1e ec 	l.jal 4008b70 <__isr_stack_s+0xb70>
 4000fc4:	04 00 1f 18 	l.jal 4008c24 <__isr_stack_s+0xc24>
 4000fc8:	04 00 1f 44 	l.jal 4008cd8 <__isr_stack_s+0xcd8>
 4000fcc:	04 00 1f 70 	l.jal 4008d8c <__isr_stack_s+0xd8c>
 4000fd0:	04 00 1f 9c 	l.jal 4008e40 <__isr_stack_s+0xe40>
 4000fd4:	04 00 1f c8 	l.jal 4008ef4 <__isr_stack_s+0xef4>
 4000fd8:	04 00 1d 60 	l.jal 4008558 <__isr_stack_s+0x558>
 4000fdc:	04 00 1d 30 	l.jal 400849c <__isr_stack_s+0x49c>
 4000fe0:	04 00 23 48 	l.jal 4009d00 <__isr_stack_s+0x1d00>
 4000fe4:	04 00 22 04 	l.jal 40097f4 <__isr_stack_s+0x17f4>
 4000fe8:	04 00 22 04 	l.jal 40097f8 <__isr_stack_s+0x17f8>
 4000fec:	04 00 22 04 	l.jal 40097fc <__isr_stack_s+0x17fc>
 4000ff0:	04 00 22 04 	l.jal 4009800 <__isr_stack_s+0x1800>
 4000ff4:	04 00 22 04 	l.jal 4009804 <__isr_stack_s+0x1804>
 4000ff8:	04 00 22 04 	l.jal 4009808 <__isr_stack_s+0x1808>
 4000ffc:	04 00 22 04 	l.jal 400980c <__isr_stack_s+0x180c>
 4001000:	04 00 22 04 	l.jal 4009810 <__isr_stack_s+0x1810>
 4001004:	04 00 22 04 	l.jal 4009814 <__isr_stack_s+0x1814>
 4001008:	04 00 22 04 	l.jal 4009818 <__isr_stack_s+0x1818>
 400100c:	04 00 23 34 	l.jal 4009cdc <__isr_stack_s+0x1cdc>
 4001010:	04 00 23 48 	l.jal 4009d30 <__isr_stack_s+0x1d30>
 4001014:	04 00 22 04 	l.jal 4009824 <__isr_stack_s+0x1824>
 4001018:	04 00 22 04 	l.jal 4009828 <__isr_stack_s+0x1828>
 400101c:	04 00 22 04 	l.jal 400982c <__isr_stack_s+0x182c>
 4001020:	04 00 22 04 	l.jal 4009830 <__isr_stack_s+0x1830>
 4001024:	04 00 22 04 	l.jal 4009834 <__isr_stack_s+0x1834>
 4001028:	04 00 22 04 	l.jal 4009838 <__isr_stack_s+0x1838>
 400102c:	04 00 22 04 	l.jal 400983c <__isr_stack_s+0x183c>
 4001030:	04 00 22 04 	l.jal 4009840 <__isr_stack_s+0x1840>
 4001034:	04 00 22 04 	l.jal 4009844 <__isr_stack_s+0x1844>
 4001038:	04 00 22 04 	l.jal 4009848 <__isr_stack_s+0x1848>
 400103c:	04 00 22 04 	l.jal 400984c <__isr_stack_s+0x184c>
 4001040:	04 00 22 04 	l.jal 4009850 <__isr_stack_s+0x1850>
 4001044:	04 00 22 04 	l.jal 4009854 <__isr_stack_s+0x1854>
 4001048:	04 00 22 04 	l.jal 4009858 <__isr_stack_s+0x1858>
 400104c:	04 00 22 dc 	l.jal 4009bbc <__isr_stack_s+0x1bbc>
 4001050:	04 00 22 04 	l.jal 4009860 <__isr_stack_s+0x1860>
 4001054:	04 00 23 48 	l.jal 4009d74 <__isr_stack_s+0x1d74>
 4001058:	04 00 22 04 	l.jal 4009868 <__isr_stack_s+0x1868>
 400105c:	04 00 22 04 	l.jal 400986c <__isr_stack_s+0x186c>
 4001060:	04 00 23 48 	l.jal 4009d80 <__isr_stack_s+0x1d80>
 4001064:	53 79 73 63 	.word 0x53797363
 4001068:	61 6c 6c 20 	.word 0x616c6c20
 400106c:	3a 20 30 78 	.word 0x3a203078
 4001070:	30 31 0a 00 	.word 0x30310a00
 4001074:	53 79 73 63 	.word 0x53797363
 4001078:	61 6c 6c 20 	.word 0x616c6c20
 400107c:	3a 20 30 78 	.word 0x3a203078
 4001080:	30 32 0a 00 	.word 0x30320a00
 4001084:	53 79 73 63 	.word 0x53797363
 4001088:	61 6c 6c 20 	.word 0x616c6c20
 400108c:	3a 20 30 78 	.word 0x3a203078
 4001090:	30 33 0a 00 	.word 0x30330a00
 4001094:	53 79 73 63 	.word 0x53797363
 4001098:	61 6c 6c 20 	.word 0x616c6c20
 400109c:	3a 20 30 78 	.word 0x3a203078
 40010a0:	30 34 0a 00 	.word 0x30340a00
 40010a4:	53 79 73 63 	.word 0x53797363
 40010a8:	61 6c 6c 20 	.word 0x616c6c20
 40010ac:	3a 20 61 6e 	.word 0x3a20616e
 40010b0:	79 74 68 69 	l.cust3 
 40010b4:	6e 67 20 65 	.word 0x6e672065
 40010b8:	6c 73 65 0a 	.word 0x6c73650a
 40010bc:	00 0a 43 50 	l.j 4291dfc <__isr_stack_s+0x289dfc>
 40010c0:	55 20 53 54 	.word 0x55205354
 40010c4:	41 52 54 0a 	.word 0x4152540a
 40010c8:	00 53 63 61 	l.j 54d9e4c <__isr_stack_s+0x14d1e4c>
 40010cc:	6c 61 72 20 	.word 0x6c617220
 40010d0:	50 72 6f 64 	.word 0x50726f64
 40010d4:	75 63 74 20 	l.cust2 
 40010d8:	53 75 6d 20 	.word 0x53756d20
 40010dc:	3d 20 25 64 	.word 0x3d202564
 40010e0:	0a 00 00 00 	.word 0x0a000000
	...

Disassembly of section .text:

04001100 <enable_jtag_ctrl_exception>:
#define sys_call(v) asm volatile("l.sys\t%0": : "n"(v));
	
// exception stops the core and turn over control to JTAG
#define _NOINS
_NOINS void enable_jtag_ctrl_exception(void)
{
 4001100:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4001104:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
  	mtspr(EXR1K_DSR,	 EXR1K_DSR_RSTE	 	// [0] Reset exception                
 4001108:	9c 60 30 14 	l.addi r3,r0,0x3014
						|EXR1K_DSR_FPE   	// [12] Floating Point Exception      
					//	|EXR1K_DSR_TE	  	// [13] Trap exception  				
					);	  	

	//TRACE("DSR: %x \r\n",mfspr(EXR1K_DSR));
}
 400110c:	9c 21 00 04 	l.addi r1,r1,0x4
 4001110:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
	
// exception stops the core and turn over control to JTAG
#define _NOINS
_NOINS void enable_jtag_ctrl_exception(void)
{
  	mtspr(EXR1K_DSR,	 EXR1K_DSR_RSTE	 	// [0] Reset exception                
 4001114:	00 00 01 02 	l.j 400151c <mtspr>
 4001118:	9c 80 13 6d 	l.addi r4,r0,0x136d

0400111c <disable_jtag_ctrl_exception>:

	//TRACE("DSR: %x \r\n",mfspr(EXR1K_DSR));
}

_NOINS void disable_jtag_ctrl_exception(void)
{
 400111c:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4001120:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
	mtspr(EXR1K_DSR,0);
 4001124:	9c 60 30 14 	l.addi r3,r0,0x3014
}
 4001128:	9c 21 00 04 	l.addi r1,r1,0x4
 400112c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
	//TRACE("DSR: %x \r\n",mfspr(EXR1K_DSR));
}

_NOINS void disable_jtag_ctrl_exception(void)
{
	mtspr(EXR1K_DSR,0);
 4001130:	00 00 00 fb 	l.j 400151c <mtspr>
 4001134:	9c 80 00 00 	l.addi r4,r0,0x0

04001138 <syscall_A>:
}

void syscall_A(void)
{
 4001138:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
	UINT *epcr = (UINT *) mfspr(SPR_EPCR_BASE);
 400113c:	9c 60 00 20 	l.addi r3,r0,0x20
 4001140:	04 00 00 fa 	l.jal 4001528 <mfspr>
 4001144:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
 4001148:	94 6b ff fe 	l.lhz r3,0xfffffffe(r11)
 400114c:	bc 03 00 02 	l.sfeqi r3,0x2
 4001150:	10 00 00 19 	l.bf 40011b4 <syscall_A+0x7c>
 4001154:	bc 43 00 02 	l.sfgtui r3,0x2
 4001158:	0c 00 00 0c 	l.bnf 4001188 <syscall_A+0x50>
 400115c:	bc 03 00 01 	l.sfeqi r3,0x1
 4001160:	bc 03 00 03 	l.sfeqi r3,0x3
 4001164:	10 00 00 0f 	l.bf 40011a0 <syscall_A+0x68>
 4001168:	bc 03 00 04 	l.sfeqi r3,0x4
 400116c:	0c 00 00 09 	l.bnf 4001190 <syscall_A+0x58>
 4001170:	18 60 04 00 	l.movhi r3,0x400
		case 0x01	:	printf("Syscall : 0x01\n"); break;
		case 0x02	:	printf("Syscall : 0x02\n"); break;
		case 0x03	:	printf("Syscall : 0x03\n"); break;
		case 0x04	:	printf("Syscall : 0x04\n"); break;
 4001174:	18 60 04 00 	l.movhi r3,0x400
		default		:	printf("Syscall : anything else\n"); break;
	}
}
 4001178:	9c 21 00 04 	l.addi r1,r1,0x4
 400117c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
		case 0x02	:	printf("Syscall : 0x02\n"); break;
		case 0x03	:	printf("Syscall : 0x03\n"); break;
		case 0x04	:	printf("Syscall : 0x04\n"); break;
 4001180:	00 00 04 c9 	l.j 40024a4 <printf>
 4001184:	a8 63 10 94 	l.ori r3,r3,0x1094
void syscall_A(void)
{
	UINT *epcr = (UINT *) mfspr(SPR_EPCR_BASE);
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
 4001188:	10 00 00 10 	l.bf 40011c8 <syscall_A+0x90>
 400118c:	18 60 04 00 	l.movhi r3,0x400
		case 0x02	:	printf("Syscall : 0x02\n"); break;
		case 0x03	:	printf("Syscall : 0x03\n"); break;
		case 0x04	:	printf("Syscall : 0x04\n"); break;
		default		:	printf("Syscall : anything else\n"); break;
	}
}
 4001190:	9c 21 00 04 	l.addi r1,r1,0x4
 4001194:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
		case 0x02	:	printf("Syscall : 0x02\n"); break;
		case 0x03	:	printf("Syscall : 0x03\n"); break;
		case 0x04	:	printf("Syscall : 0x04\n"); break;
		default		:	printf("Syscall : anything else\n"); break;
 4001198:	00 00 04 c3 	l.j 40024a4 <printf>
 400119c:	a8 63 10 a4 	l.ori r3,r3,0x10a4
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
		case 0x02	:	printf("Syscall : 0x02\n"); break;
		case 0x03	:	printf("Syscall : 0x03\n"); break;
 40011a0:	18 60 04 00 	l.movhi r3,0x400
		case 0x04	:	printf("Syscall : 0x04\n"); break;
		default		:	printf("Syscall : anything else\n"); break;
	}
}
 40011a4:	9c 21 00 04 	l.addi r1,r1,0x4
 40011a8:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
		case 0x02	:	printf("Syscall : 0x02\n"); break;
		case 0x03	:	printf("Syscall : 0x03\n"); break;
 40011ac:	00 00 04 be 	l.j 40024a4 <printf>
 40011b0:	a8 63 10 84 	l.ori r3,r3,0x1084
	UINT *epcr = (UINT *) mfspr(SPR_EPCR_BASE);
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
		case 0x02	:	printf("Syscall : 0x02\n"); break;
 40011b4:	18 60 04 00 	l.movhi r3,0x400
		case 0x03	:	printf("Syscall : 0x03\n"); break;
		case 0x04	:	printf("Syscall : 0x04\n"); break;
		default		:	printf("Syscall : anything else\n"); break;
	}
}
 40011b8:	9c 21 00 04 	l.addi r1,r1,0x4
 40011bc:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
	UINT *epcr = (UINT *) mfspr(SPR_EPCR_BASE);
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
		case 0x02	:	printf("Syscall : 0x02\n"); break;
 40011c0:	00 00 04 b9 	l.j 40024a4 <printf>
 40011c4:	a8 63 10 74 	l.ori r3,r3,0x1074
{
	UINT *epcr = (UINT *) mfspr(SPR_EPCR_BASE);
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
 40011c8:	18 60 04 00 	l.movhi r3,0x400
		case 0x02	:	printf("Syscall : 0x02\n"); break;
		case 0x03	:	printf("Syscall : 0x03\n"); break;
		case 0x04	:	printf("Syscall : 0x04\n"); break;
		default		:	printf("Syscall : anything else\n"); break;
	}
}
 40011cc:	9c 21 00 04 	l.addi r1,r1,0x4
 40011d0:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
{
	UINT *epcr = (UINT *) mfspr(SPR_EPCR_BASE);
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
 40011d4:	00 00 04 b4 	l.j 40024a4 <printf>
 40011d8:	a8 63 10 64 	l.ori r3,r3,0x1064

040011dc <trapcall_A>:
		default		:	printf("Syscall : anything else\n"); break;
	}
}

void trapcall_A(void)
{
 40011dc:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
	UINT *epcr = (UINT *) mfspr(SPR_EPCR_BASE);
 40011e0:	9c 60 00 20 	l.addi r3,r0,0x20
 40011e4:	04 00 00 d1 	l.jal 4001528 <mfspr>
 40011e8:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
	
	mtspr(SPR_EPCR_BASE, ++epcr);
}
 40011ec:	9c 21 00 04 	l.addi r1,r1,0x4

void trapcall_A(void)
{
	UINT *epcr = (UINT *) mfspr(SPR_EPCR_BASE);
	
	mtspr(SPR_EPCR_BASE, ++epcr);
 40011f0:	9c 60 00 20 	l.addi r3,r0,0x20
}
 40011f4:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)

void trapcall_A(void)
{
	UINT *epcr = (UINT *) mfspr(SPR_EPCR_BASE);
	
	mtspr(SPR_EPCR_BASE, ++epcr);
 40011f8:	00 00 00 c9 	l.j 400151c <mtspr>
 40011fc:	9c 8b 00 04 	l.addi r4,r11,0x4

04001200 <proc>:

int A[] = {0, 1, 2, 3, 4, 5, 6, 7};
int B[] = {10, 11, 12, 13, 14, 15, 16, 17};

int proc(int *a, int *b){
	TRAP
 4001200:	21 00 00 00 	l.trap 0x0
 4001204:	9c a0 00 00 	l.addi r5,r0,0x0
	int sum = 0;
 4001208:	a9 65 00 00 	l.ori r11,r5,0x0
}

int A[] = {0, 1, 2, 3, 4, 5, 6, 7};
int B[] = {10, 11, 12, 13, 14, 15, 16, 17};

int proc(int *a, int *b){
 400120c:	e0 e4 28 00 	l.add r7,r4,r5
 4001210:	e0 c3 28 00 	l.add r6,r3,r5
	int sum = 0;
	int i;
	for(i=0; i<8; i++){
		int val_a = *a;
		int val_b = *b;
		sum += val_a * val_b;
 4001214:	84 e7 00 00 	l.lwz r7,0x0(r7)
 4001218:	84 c6 00 00 	l.lwz r6,0x0(r6)
 400121c:	9c a5 00 04 	l.addi r5,r5,0x4
 4001220:	e0 c7 33 06 	l.mul r6,r7,r6

int proc(int *a, int *b){
	TRAP
	int sum = 0;
	int i;
	for(i=0; i<8; i++){
 4001224:	bc 25 00 20 	l.sfnei r5,0x20
 4001228:	13 ff ff f9 	l.bf 400120c <__isr_stack_s+0xffff920c>
 400122c:	e1 6b 30 00 	l.add r11,r11,r6
		int val_b = *b;
		sum += val_a * val_b;
		a++; b++;
	}
	return sum;
}
 4001230:	44 00 48 00 	l.jr r9
 4001234:	15 00 00 00 	l.nop 0x0

04001238 <main>:

int main(void)
{
 4001238:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
	
	mtspr(EXR1K_HTBCR,	 EXR1K_HTBCR_EN 	// HTB enable
 400123c:	9c 80 00 07 	l.addi r4,r0,0x7
 4001240:	9c 60 77 00 	l.addi r3,r0,0x7700
	}
	return sum;
}

int main(void)
{
 4001244:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
	
	mtspr(EXR1K_HTBCR,	 EXR1K_HTBCR_EN 	// HTB enable
 4001248:	04 00 00 b5 	l.jal 400151c <mtspr>
 400124c:	9c 21 ff f4 	l.addi r1,r1,0xfffffff4
						|EXR1K_HTBCR_NE							// NOP enable
						|EXR1K_HTBCR_TE	);					// Timestamp enable: Enable Free running counter
	enable_jtag_ctrl_exception();
 4001250:	07 ff ff ac 	l.jal 4001100 <__isr_stack_s+0xffff9100>
 4001254:	15 00 00 00 	l.nop 0x0
	Uart_Init();
 4001258:	04 00 02 2a 	l.jal 4001b00 <Uart_Init>
 400125c:	15 00 00 00 	l.nop 0x0
	
	printf("\nCPU START\n");
 4001260:	18 60 04 00 	l.movhi r3,0x400
 4001264:	04 00 04 90 	l.jal 40024a4 <printf>
 4001268:	a8 63 10 bd 	l.ori r3,r3,0x10bd

int A[] = {0, 1, 2, 3, 4, 5, 6, 7};
int B[] = {10, 11, 12, 13, 14, 15, 16, 17};

int proc(int *a, int *b){
	TRAP
 400126c:	21 00 00 00 	l.trap 0x0
 4001270:	9c 60 00 00 	l.addi r3,r0,0x0
	int sum = 0;
 4001274:	a8 83 00 00 	l.ori r4,r3,0x0
		a++; b++;
	}
	return sum;
}

int main(void)
 4001278:	18 40 04 00 	l.movhi r2,0x400
 400127c:	a8 42 28 40 	l.ori r2,r2,0x2840
 4001280:	e0 c3 10 00 	l.add r6,r3,r2
 4001284:	18 40 04 00 	l.movhi r2,0x400
	int sum = 0;
	int i;
	for(i=0; i<8; i++){
		int val_a = *a;
		int val_b = *b;
		sum += val_a * val_b;
 4001288:	84 c6 00 00 	l.lwz r6,0x0(r6)
		a++; b++;
	}
	return sum;
}

int main(void)
 400128c:	a8 42 28 20 	l.ori r2,r2,0x2820
 4001290:	e0 a3 10 00 	l.add r5,r3,r2
	int sum = 0;
	int i;
	for(i=0; i<8; i++){
		int val_a = *a;
		int val_b = *b;
		sum += val_a * val_b;
 4001294:	9c 63 00 04 	l.addi r3,r3,0x4
 4001298:	84 a5 00 00 	l.lwz r5,0x0(r5)

int proc(int *a, int *b){
	TRAP
	int sum = 0;
	int i;
	for(i=0; i<8; i++){
 400129c:	bc 23 00 20 	l.sfnei r3,0x20
		int val_a = *a;
		int val_b = *b;
		sum += val_a * val_b;
 40012a0:	e0 a6 2b 06 	l.mul r5,r6,r5

int proc(int *a, int *b){
	TRAP
	int sum = 0;
	int i;
	for(i=0; i<8; i++){
 40012a4:	13 ff ff f5 	l.bf 4001278 <__isr_stack_s+0xffff9278>
 40012a8:	e0 84 28 00 	l.add r4,r4,r5
	enable_jtag_ctrl_exception();
	Uart_Init();
	
	printf("\nCPU START\n");

	printf("Scalar Product Sum = %d\n", proc(A, B));
 40012ac:	18 60 04 00 	l.movhi r3,0x400
 40012b0:	d4 01 20 00 	l.sw 0x0(r1),r4
 40012b4:	04 00 04 7c 	l.jal 40024a4 <printf>
 40012b8:	a8 63 10 c9 	l.ori r3,r3,0x10c9
	
	return 0;
 40012bc:	9c 21 00 0c 	l.addi r1,r1,0xc
 40012c0:	9d 60 00 00 	l.addi r11,r0,0x0
 40012c4:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40012c8:	44 00 48 00 	l.jr r9
 40012cc:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

040012d0 <_init_hw>:
 40012d0:	18 20 04 00 	l.movhi r1,0x400
 40012d4:	a8 21 77 fc 	l.ori r1,r1,0x77fc
 40012d8:	9d 40 40 01 	l.addi r10,r0,0x4001
 40012dc:	c0 00 50 11 	l.mtspr r0,r10,0x11
 40012e0:	15 00 00 00 	l.nop 0x0
 40012e4:	15 00 00 00 	l.nop 0x0
 40012e8:	18 60 04 00 	l.movhi r3,0x400
 40012ec:	a8 63 14 c8 	l.ori r3,r3,0x14c8
 40012f0:	48 00 18 00 	l.jalr r3
 40012f4:	15 00 00 00 	l.nop 0x0
 40012f8:	18 40 04 00 	l.movhi r2,0x400
 40012fc:	a8 42 12 38 	l.ori r2,r2,0x1238
 4001300:	44 00 10 00 	l.jr r2
 4001304:	9c 40 00 00 	l.addi r2,r0,0x0

04001308 <_enable_icache>:
 4001308:	9c 21 ff e8 	l.addi r1,r1,0xffffffe8
 400130c:	d4 01 18 00 	l.sw 0x0(r1),r3
 4001310:	d4 01 20 04 	l.sw 0x4(r1),r4
 4001314:	d4 01 28 08 	l.sw 0x8(r1),r5
 4001318:	d4 01 30 0c 	l.sw 0xc(r1),r6
 400131c:	d4 01 38 10 	l.sw 0x10(r1),r7
 4001320:	d4 01 70 14 	l.sw 0x14(r1),r14
 4001324:	b4 60 00 01 	l.mfspr r3,r0,0x1
 4001328:	a4 83 00 04 	l.andi r4,r3,0x4
 400132c:	e4 04 00 00 	l.sfeq r4,r0
 4001330:	10 00 00 22 	l.bf 40013b8 <_enable_icache_end>
 4001334:	15 00 00 00 	l.nop 0x0
 4001338:	b4 c0 00 11 	l.mfspr r6,r0,0x11
 400133c:	9c a0 ff ff 	l.addi r5,r0,0xffffffff
 4001340:	ac a5 00 10 	l.xori r5,r5,0x10
 4001344:	e0 a6 28 03 	l.and r5,r6,r5
 4001348:	c0 00 28 11 	l.mtspr r0,r5,0x11
 400134c:	b4 60 00 06 	l.mfspr r3,r0,0x6
 4001350:	a4 83 00 80 	l.andi r4,r3,0x80
 4001354:	b8 a4 00 47 	l.srli r5,r4,0x7
 4001358:	a8 c0 00 10 	l.ori r6,r0,0x10
 400135c:	e1 c6 28 08 	l.sll r14,r6,r5
 4001360:	a4 83 00 78 	l.andi r4,r3,0x78
 4001364:	b8 a4 00 43 	l.srli r5,r4,0x3
 4001368:	a8 c0 00 01 	l.ori r6,r0,0x1
 400136c:	e0 e6 28 08 	l.sll r7,r6,r5
 4001370:	9c c0 00 00 	l.addi r6,r0,0x0
 4001374:	e0 ae 28 08 	l.sll r5,r14,r5

04001378 <_ic_loop>:
 4001378:	c0 80 30 02 	l.mtspr r0,r6,0x2002
 400137c:	e4 26 28 00 	l.sfne r6,r5
 4001380:	13 ff ff fe 	l.bf 4001378 <__isr_stack_s+0xffff9378>
 4001384:	e0 c6 70 00 	l.add r6,r6,r14
 4001388:	b4 c0 00 11 	l.mfspr r6,r0,0x11
 400138c:	a8 c6 00 10 	l.ori r6,r6,0x10
 4001390:	c0 00 30 11 	l.mtspr r0,r6,0x11
 4001394:	15 00 00 00 	l.nop 0x0
 4001398:	15 00 00 00 	l.nop 0x0
 400139c:	15 00 00 00 	l.nop 0x0
 40013a0:	15 00 00 00 	l.nop 0x0
 40013a4:	15 00 00 00 	l.nop 0x0
 40013a8:	15 00 00 00 	l.nop 0x0
 40013ac:	15 00 00 00 	l.nop 0x0
 40013b0:	15 00 00 00 	l.nop 0x0
 40013b4:	15 00 00 00 	l.nop 0x0

040013b8 <_enable_icache_end>:
 40013b8:	85 c1 00 14 	l.lwz r14,0x14(r1)
 40013bc:	84 e1 00 10 	l.lwz r7,0x10(r1)
 40013c0:	84 c1 00 0c 	l.lwz r6,0xc(r1)
 40013c4:	84 a1 00 08 	l.lwz r5,0x8(r1)
 40013c8:	84 81 00 04 	l.lwz r4,0x4(r1)
 40013cc:	84 61 00 00 	l.lwz r3,0x0(r1)
 40013d0:	9c 21 00 18 	l.addi r1,r1,0x18
 40013d4:	44 00 48 00 	l.jr r9
 40013d8:	15 00 00 00 	l.nop 0x0

040013dc <_enable_dcache>:
 40013dc:	9c 21 ff e8 	l.addi r1,r1,0xffffffe8
 40013e0:	d4 01 18 00 	l.sw 0x0(r1),r3
 40013e4:	d4 01 20 04 	l.sw 0x4(r1),r4
 40013e8:	d4 01 28 08 	l.sw 0x8(r1),r5
 40013ec:	d4 01 30 0c 	l.sw 0xc(r1),r6
 40013f0:	d4 01 38 10 	l.sw 0x10(r1),r7
 40013f4:	d4 01 70 14 	l.sw 0x14(r1),r14
 40013f8:	b4 60 00 01 	l.mfspr r3,r0,0x1
 40013fc:	a4 83 00 02 	l.andi r4,r3,0x2
 4001400:	e4 04 00 00 	l.sfeq r4,r0
 4001404:	10 00 00 19 	l.bf 4001468 <_enable_dcache_end>
 4001408:	15 00 00 00 	l.nop 0x0
 400140c:	b4 c0 00 11 	l.mfspr r6,r0,0x11
 4001410:	9c a0 ff ff 	l.addi r5,r0,0xffffffff
 4001414:	ac a5 00 08 	l.xori r5,r5,0x8
 4001418:	e0 a6 28 03 	l.and r5,r6,r5
 400141c:	c0 00 28 11 	l.mtspr r0,r5,0x11
 4001420:	b4 60 00 05 	l.mfspr r3,r0,0x5
 4001424:	a4 83 00 80 	l.andi r4,r3,0x80
 4001428:	b8 a4 00 47 	l.srli r5,r4,0x7
 400142c:	a8 c0 00 10 	l.ori r6,r0,0x10
 4001430:	e1 c6 28 08 	l.sll r14,r6,r5
 4001434:	a4 83 00 78 	l.andi r4,r3,0x78
 4001438:	b8 a4 00 43 	l.srli r5,r4,0x3
 400143c:	a8 c0 00 01 	l.ori r6,r0,0x1
 4001440:	e0 e6 28 08 	l.sll r7,r6,r5
 4001444:	9c c0 00 00 	l.addi r6,r0,0x0
 4001448:	e0 ae 28 08 	l.sll r5,r14,r5

0400144c <_dc_loop>:
 400144c:	c0 60 30 03 	l.mtspr r0,r6,0x1803
 4001450:	e4 26 28 00 	l.sfne r6,r5
 4001454:	13 ff ff fe 	l.bf 400144c <__isr_stack_s+0xffff944c>
 4001458:	e0 c6 70 00 	l.add r6,r6,r14
 400145c:	b4 c0 00 11 	l.mfspr r6,r0,0x11
 4001460:	a8 c6 00 08 	l.ori r6,r6,0x8
 4001464:	c0 00 30 11 	l.mtspr r0,r6,0x11

04001468 <_enable_dcache_end>:
 4001468:	85 c1 00 14 	l.lwz r14,0x14(r1)
 400146c:	84 e1 00 10 	l.lwz r7,0x10(r1)
 4001470:	84 c1 00 0c 	l.lwz r6,0xc(r1)
 4001474:	84 a1 00 08 	l.lwz r5,0x8(r1)
 4001478:	84 81 00 04 	l.lwz r4,0x4(r1)
 400147c:	84 61 00 00 	l.lwz r3,0x0(r1)
 4001480:	9c 21 00 18 	l.addi r1,r1,0x18
 4001484:	44 00 48 00 	l.jr r9
 4001488:	15 00 00 00 	l.nop 0x0

0400148c <_DataSectInit>:
 400148c:	18 80 04 00 	l.movhi r4,0x400
 4001490:	18 60 04 00 	l.movhi r3,0x400
 4001494:	a8 84 00 64 	l.ori r4,r4,0x64
 4001498:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 400149c:	84 a4 00 00 	l.lwz r5,0x0(r4)
 40014a0:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 40014a4:	a8 63 00 60 	l.ori r3,r3,0x60
 40014a8:	18 80 04 00 	l.movhi r4,0x400
 40014ac:	84 63 00 00 	l.lwz r3,0x0(r3)
 40014b0:	a8 84 00 30 	l.ori r4,r4,0x30
 40014b4:	9c 21 00 04 	l.addi r1,r1,0x4
 40014b8:	84 84 00 00 	l.lwz r4,0x0(r4)
 40014bc:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40014c0:	00 00 00 72 	l.j 4001688 <DmaMemCpy>
 40014c4:	e0 a5 18 02 	l.sub r5,r5,r3

040014c8 <_BssSectInit>:
 40014c8:	18 60 04 00 	l.movhi r3,0x400
 40014cc:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 40014d0:	a8 63 00 68 	l.ori r3,r3,0x68
 40014d4:	84 c3 00 00 	l.lwz r6,0x0(r3)
 40014d8:	18 60 04 00 	l.movhi r3,0x400
 40014dc:	a8 63 00 6c 	l.ori r3,r3,0x6c
 40014e0:	84 a3 00 00 	l.lwz r5,0x0(r3)
 40014e4:	e0 a5 30 02 	l.sub r5,r5,r6
 40014e8:	bc 05 00 00 	l.sfeqi r5,0x0
 40014ec:	10 00 00 09 	l.bf 4001510 <_BssSectInit+0x48>
 40014f0:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 40014f4:	9c 60 00 00 	l.addi r3,r0,0x0
 40014f8:	e0 83 30 00 	l.add r4,r3,r6
 40014fc:	9c 40 00 00 	l.addi r2,r0,0x0
 4001500:	9c 63 00 01 	l.addi r3,r3,0x1
 4001504:	e4 45 18 00 	l.sfgtu r5,r3
 4001508:	13 ff ff fc 	l.bf 40014f8 <__isr_stack_s+0xffff94f8>
 400150c:	d8 04 10 00 	l.sb 0x0(r4),r2
 4001510:	9c 21 00 04 	l.addi r1,r1,0x4
 4001514:	44 00 48 00 	l.jr r9
 4001518:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

0400151c <mtspr>:
 400151c:	c0 03 20 00 	l.mtspr r3,r4,0x0
 4001520:	44 00 48 00 	l.jr r9
 4001524:	15 00 00 00 	l.nop 0x0

04001528 <mfspr>:
 4001528:	b5 63 00 00 	l.mfspr r11,r3,0x0
 400152c:	44 00 48 00 	l.jr r9
 4001530:	15 00 00 00 	l.nop 0x0

04001534 <WaitXus>:
 4001534:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001538:	9c 21 ff f4 	l.addi r1,r1,0xfffffff4
 400153c:	9c 40 00 00 	l.addi r2,r0,0x0
 4001540:	d4 01 10 00 	l.sw 0x0(r1),r2
 4001544:	84 81 00 00 	l.lwz r4,0x0(r1)
 4001548:	e4 a3 20 00 	l.sfleu r3,r4
 400154c:	10 00 00 17 	l.bf 40015a8 <WaitXus+0x74>
 4001550:	15 00 00 00 	l.nop 0x0
 4001554:	9c 40 00 00 	l.addi r2,r0,0x0
 4001558:	d4 01 10 04 	l.sw 0x4(r1),r2
 400155c:	84 81 00 04 	l.lwz r4,0x4(r1)
 4001560:	bc 44 00 01 	l.sfgtui r4,0x1
 4001564:	10 00 00 0a 	l.bf 400158c <WaitXus+0x58>
 4001568:	15 00 00 00 	l.nop 0x0
 400156c:	15 00 00 00 	l.nop 0x0
 4001570:	84 81 00 04 	l.lwz r4,0x4(r1)
 4001574:	9c 84 00 01 	l.addi r4,r4,0x1
 4001578:	d4 01 20 04 	l.sw 0x4(r1),r4
 400157c:	84 81 00 04 	l.lwz r4,0x4(r1)
 4001580:	bc a4 00 01 	l.sfleui r4,0x1
 4001584:	13 ff ff fa 	l.bf 400156c <__isr_stack_s+0xffff956c>
 4001588:	15 00 00 00 	l.nop 0x0
 400158c:	84 81 00 00 	l.lwz r4,0x0(r1)
 4001590:	9c 84 00 01 	l.addi r4,r4,0x1
 4001594:	d4 01 20 00 	l.sw 0x0(r1),r4
 4001598:	84 81 00 00 	l.lwz r4,0x0(r1)
 400159c:	e4 84 18 00 	l.sfltu r4,r3
 40015a0:	13 ff ff ed 	l.bf 4001554 <__isr_stack_s+0xffff9554>
 40015a4:	15 00 00 00 	l.nop 0x0
 40015a8:	9c 21 00 0c 	l.addi r1,r1,0xc
 40015ac:	44 00 48 00 	l.jr r9
 40015b0:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

040015b4 <WaitXms>:
 40015b4:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 40015b8:	9c 21 ff f4 	l.addi r1,r1,0xfffffff4
 40015bc:	9c 40 00 00 	l.addi r2,r0,0x0
 40015c0:	d4 01 10 00 	l.sw 0x0(r1),r2
 40015c4:	84 81 00 00 	l.lwz r4,0x0(r1)
 40015c8:	e4 a3 20 00 	l.sfleu r3,r4
 40015cc:	10 00 00 17 	l.bf 4001628 <WaitXms+0x74>
 40015d0:	15 00 00 00 	l.nop 0x0
 40015d4:	9c 40 00 00 	l.addi r2,r0,0x0
 40015d8:	d4 01 10 04 	l.sw 0x4(r1),r2
 40015dc:	84 81 00 04 	l.lwz r4,0x4(r1)
 40015e0:	bc 44 07 cf 	l.sfgtui r4,0x7cf
 40015e4:	10 00 00 0a 	l.bf 400160c <WaitXms+0x58>
 40015e8:	15 00 00 00 	l.nop 0x0
 40015ec:	15 00 00 00 	l.nop 0x0
 40015f0:	84 81 00 04 	l.lwz r4,0x4(r1)
 40015f4:	9c 84 00 01 	l.addi r4,r4,0x1
 40015f8:	d4 01 20 04 	l.sw 0x4(r1),r4
 40015fc:	84 81 00 04 	l.lwz r4,0x4(r1)
 4001600:	bc a4 07 cf 	l.sfleui r4,0x7cf
 4001604:	13 ff ff fa 	l.bf 40015ec <__isr_stack_s+0xffff95ec>
 4001608:	15 00 00 00 	l.nop 0x0
 400160c:	84 81 00 00 	l.lwz r4,0x0(r1)
 4001610:	9c 84 00 01 	l.addi r4,r4,0x1
 4001614:	d4 01 20 00 	l.sw 0x0(r1),r4
 4001618:	84 81 00 00 	l.lwz r4,0x0(r1)
 400161c:	e4 84 18 00 	l.sfltu r4,r3
 4001620:	13 ff ff ed 	l.bf 40015d4 <__isr_stack_s+0xffff95d4>
 4001624:	15 00 00 00 	l.nop 0x0
 4001628:	9c 21 00 0c 	l.addi r1,r1,0xc
 400162c:	44 00 48 00 	l.jr r9
 4001630:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

04001634 <MemCpy>:
 4001634:	bc 05 00 00 	l.sfeqi r5,0x0
 4001638:	10 00 00 0a 	l.bf 4001660 <MemCpy+0x2c>
 400163c:	15 00 00 00 	l.nop 0x0
 4001640:	9c c0 00 00 	l.addi r6,r0,0x0
 4001644:	e1 04 30 00 	l.add r8,r4,r6
 4001648:	e0 e3 30 00 	l.add r7,r3,r6
 400164c:	8d 08 00 00 	l.lbz r8,0x0(r8)
 4001650:	9c c6 00 01 	l.addi r6,r6,0x1
 4001654:	e4 45 30 00 	l.sfgtu r5,r6
 4001658:	13 ff ff fb 	l.bf 4001644 <__isr_stack_s+0xffff9644>
 400165c:	d8 07 40 00 	l.sb 0x0(r7),r8
 4001660:	44 00 48 00 	l.jr r9
 4001664:	15 00 00 00 	l.nop 0x0

04001668 <call>:
 4001668:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 400166c:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001670:	48 00 18 00 	l.jalr r3
 4001674:	15 00 00 00 	l.nop 0x0
 4001678:	9c 21 00 04 	l.addi r1,r1,0x4
 400167c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4001680:	44 00 48 00 	l.jr r9
 4001684:	15 00 00 00 	l.nop 0x0

04001688 <DmaMemCpy>:
 4001688:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 400168c:	19 00 f1 00 	l.movhi r8,0xf100
 4001690:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001694:	84 e8 00 00 	l.lwz r7,0x0(r8)
 4001698:	a4 e7 00 01 	l.andi r7,r7,0x1
 400169c:	bc 27 00 00 	l.sfnei r7,0x0
 40016a0:	13 ff ff fd 	l.bf 4001694 <__isr_stack_s+0xffff9694>
 40016a4:	18 c0 f1 00 	l.movhi r6,0xf100
 40016a8:	a9 06 00 08 	l.ori r8,r6,0x8
 40016ac:	a8 e6 00 04 	l.ori r7,r6,0x4
 40016b0:	d4 08 18 00 	l.sw 0x0(r8),r3
 40016b4:	a8 66 00 0c 	l.ori r3,r6,0xc
 40016b8:	d4 07 20 00 	l.sw 0x0(r7),r4
 40016bc:	d4 03 28 00 	l.sw 0x0(r3),r5
 40016c0:	9c 40 ff cf 	l.addi r2,r0,0xffffffcf
 40016c4:	84 66 00 00 	l.lwz r3,0x0(r6)
 40016c8:	a8 86 00 00 	l.ori r4,r6,0x0
 40016cc:	e0 63 10 03 	l.and r3,r3,r2
 40016d0:	d4 06 18 00 	l.sw 0x0(r6),r3
 40016d4:	84 66 00 00 	l.lwz r3,0x0(r6)
 40016d8:	a8 63 00 01 	l.ori r3,r3,0x1
 40016dc:	d4 06 18 00 	l.sw 0x0(r6),r3
 40016e0:	84 64 00 00 	l.lwz r3,0x0(r4)
 40016e4:	a4 63 00 01 	l.andi r3,r3,0x1
 40016e8:	bc 23 00 00 	l.sfnei r3,0x0
 40016ec:	13 ff ff fd 	l.bf 40016e0 <__isr_stack_s+0xffff96e0>
 40016f0:	15 00 00 00 	l.nop 0x0
 40016f4:	9c 21 00 04 	l.addi r1,r1,0x4
 40016f8:	44 00 48 00 	l.jr r9
 40016fc:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

04001700 <DmaMemSet>:
 4001700:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001704:	a4 84 00 ff 	l.andi r4,r4,0xff
 4001708:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 400170c:	19 00 f1 00 	l.movhi r8,0xf100
 4001710:	84 e8 00 00 	l.lwz r7,0x0(r8)
 4001714:	a4 e7 00 01 	l.andi r7,r7,0x1
 4001718:	bc 27 00 00 	l.sfnei r7,0x0
 400171c:	13 ff ff fd 	l.bf 4001710 <__isr_stack_s+0xffff9710>
 4001720:	18 c0 f1 00 	l.movhi r6,0xf100
 4001724:	a9 06 00 08 	l.ori r8,r6,0x8
 4001728:	a8 e6 00 0c 	l.ori r7,r6,0xc
 400172c:	d4 08 18 00 	l.sw 0x0(r8),r3
 4001730:	d4 07 28 00 	l.sw 0x0(r7),r5
 4001734:	9c 40 ff cf 	l.addi r2,r0,0xffffffcf
 4001738:	84 66 00 00 	l.lwz r3,0x0(r6)
 400173c:	a8 a6 00 00 	l.ori r5,r6,0x0
 4001740:	e0 63 10 03 	l.and r3,r3,r2
 4001744:	a8 63 00 10 	l.ori r3,r3,0x10
 4001748:	d4 06 18 00 	l.sw 0x0(r6),r3
 400174c:	d8 06 20 02 	l.sb 0x2(r6),r4
 4001750:	84 66 00 00 	l.lwz r3,0x0(r6)
 4001754:	a8 63 00 01 	l.ori r3,r3,0x1
 4001758:	d4 06 18 00 	l.sw 0x0(r6),r3
 400175c:	84 65 00 00 	l.lwz r3,0x0(r5)
 4001760:	a4 63 00 01 	l.andi r3,r3,0x1
 4001764:	bc 23 00 00 	l.sfnei r3,0x0
 4001768:	13 ff ff fd 	l.bf 400175c <__isr_stack_s+0xffff975c>
 400176c:	15 00 00 00 	l.nop 0x0
 4001770:	9c 21 00 04 	l.addi r1,r1,0x4
 4001774:	44 00 48 00 	l.jr r9
 4001778:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

0400177c <DmaChkSum>:
 400177c:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001780:	18 e0 f1 00 	l.movhi r7,0xf100
 4001784:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001788:	84 c7 00 00 	l.lwz r6,0x0(r7)
 400178c:	a4 c6 00 01 	l.andi r6,r6,0x1
 4001790:	bc 26 00 00 	l.sfnei r6,0x0
 4001794:	13 ff ff fd 	l.bf 4001788 <__isr_stack_s+0xffff9788>
 4001798:	18 a0 f1 00 	l.movhi r5,0xf100
 400179c:	85 05 00 00 	l.lwz r8,0x0(r5)
 40017a0:	a8 e5 00 04 	l.ori r7,r5,0x4
 40017a4:	a9 08 00 40 	l.ori r8,r8,0x40
 40017a8:	a8 c5 00 0c 	l.ori r6,r5,0xc
 40017ac:	d4 05 40 00 	l.sw 0x0(r5),r8
 40017b0:	d4 07 18 00 	l.sw 0x0(r7),r3
 40017b4:	d4 06 20 00 	l.sw 0x0(r6),r4
 40017b8:	9c 40 ff cf 	l.addi r2,r0,0xffffffcf
 40017bc:	84 65 00 00 	l.lwz r3,0x0(r5)
 40017c0:	a8 85 00 00 	l.ori r4,r5,0x0
 40017c4:	e0 63 10 03 	l.and r3,r3,r2
 40017c8:	a8 63 00 20 	l.ori r3,r3,0x20
 40017cc:	d4 05 18 00 	l.sw 0x0(r5),r3
 40017d0:	84 65 00 00 	l.lwz r3,0x0(r5)
 40017d4:	a8 63 00 01 	l.ori r3,r3,0x1
 40017d8:	d4 05 18 00 	l.sw 0x0(r5),r3
 40017dc:	84 64 00 00 	l.lwz r3,0x0(r4)
 40017e0:	a4 63 00 01 	l.andi r3,r3,0x1
 40017e4:	bc 23 00 00 	l.sfnei r3,0x0
 40017e8:	13 ff ff fd 	l.bf 40017dc <__isr_stack_s+0xffff97dc>
 40017ec:	18 60 f1 00 	l.movhi r3,0xf100
 40017f0:	a8 63 00 10 	l.ori r3,r3,0x10
 40017f4:	95 63 00 02 	l.lhz r11,0x2(r3)
 40017f8:	9c 21 00 04 	l.addi r1,r1,0x4
 40017fc:	44 00 48 00 	l.jr r9
 4001800:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

04001804 <IntInit>:
 4001804:	18 60 04 00 	l.movhi r3,0x400
 4001808:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 400180c:	a8 63 28 80 	l.ori r3,r3,0x2880
 4001810:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001814:	9c 40 00 00 	l.addi r2,r0,0x0
 4001818:	d4 03 10 00 	l.sw 0x0(r3),r2
 400181c:	d4 03 10 04 	l.sw 0x4(r3),r2
 4001820:	18 40 04 00 	l.movhi r2,0x400
 4001824:	9c 63 00 08 	l.addi r3,r3,0x8
 4001828:	a8 42 29 28 	l.ori r2,r2,0x2928
 400182c:	e4 23 10 00 	l.sfne r3,r2
 4001830:	13 ff ff f9 	l.bf 4001814 <__isr_stack_s+0xffff9814>
 4001834:	9d 60 00 00 	l.addi r11,r0,0x0
 4001838:	9c 21 00 04 	l.addi r1,r1,0x4
 400183c:	44 00 48 00 	l.jr r9
 4001840:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

04001844 <IntAdd>:
 4001844:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001848:	9d 60 ff ff 	l.addi r11,r0,0xffffffff
 400184c:	bc 43 00 14 	l.sfgtui r3,0x14
 4001850:	10 00 00 09 	l.bf 4001874 <IntAdd+0x30>
 4001854:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001858:	18 40 04 00 	l.movhi r2,0x400
 400185c:	b8 63 00 03 	l.slli r3,r3,0x3
 4001860:	a8 42 28 80 	l.ori r2,r2,0x2880
 4001864:	9d 60 00 00 	l.addi r11,r0,0x0
 4001868:	e0 63 10 00 	l.add r3,r3,r2
 400186c:	d4 03 20 00 	l.sw 0x0(r3),r4
 4001870:	d4 03 28 04 	l.sw 0x4(r3),r5
 4001874:	9c 21 00 04 	l.addi r1,r1,0x4
 4001878:	44 00 48 00 	l.jr r9
 400187c:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

04001880 <IrqDisable>:
 4001880:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
 4001884:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4001888:	a8 43 00 00 	l.ori r2,r3,0x0
 400188c:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
 4001890:	bc 43 00 14 	l.sfgtui r3,0x14
 4001894:	10 00 00 0b 	l.bf 40018c0 <IrqDisable+0x40>
 4001898:	9d 60 ff ff 	l.addi r11,r0,0xffffffff
 400189c:	07 ff ff 23 	l.jal 4001528 <__isr_stack_s+0xffff9528>
 40018a0:	9c 60 48 00 	l.addi r3,r0,0x4800
 40018a4:	9c 80 00 01 	l.addi r4,r0,0x1
 40018a8:	9c 60 48 00 	l.addi r3,r0,0x4800
 40018ac:	e0 44 10 08 	l.sll r2,r4,r2
 40018b0:	ac 82 ff ff 	l.xori r4,r2,0xffffffff
 40018b4:	07 ff ff 1a 	l.jal 400151c <__isr_stack_s+0xffff951c>
 40018b8:	e0 8b 20 03 	l.and r4,r11,r4
 40018bc:	9d 60 00 00 	l.addi r11,r0,0x0
 40018c0:	9c 21 00 08 	l.addi r1,r1,0x8
 40018c4:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40018c8:	44 00 48 00 	l.jr r9
 40018cc:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

040018d0 <IrqEnable>:
 40018d0:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
 40018d4:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 40018d8:	a8 43 00 00 	l.ori r2,r3,0x0
 40018dc:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
 40018e0:	bc 43 00 14 	l.sfgtui r3,0x14
 40018e4:	10 00 00 0a 	l.bf 400190c <IrqEnable+0x3c>
 40018e8:	9d 60 ff ff 	l.addi r11,r0,0xffffffff
 40018ec:	07 ff ff 0f 	l.jal 4001528 <__isr_stack_s+0xffff9528>
 40018f0:	9c 60 48 00 	l.addi r3,r0,0x4800
 40018f4:	9c 80 00 01 	l.addi r4,r0,0x1
 40018f8:	9c 60 48 00 	l.addi r3,r0,0x4800
 40018fc:	e0 44 10 08 	l.sll r2,r4,r2
 4001900:	07 ff ff 07 	l.jal 400151c <__isr_stack_s+0xffff951c>
 4001904:	e0 8b 10 04 	l.or r4,r11,r2
 4001908:	9d 60 00 00 	l.addi r11,r0,0x0
 400190c:	9c 21 00 08 	l.addi r1,r1,0x8
 4001910:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4001914:	44 00 48 00 	l.jr r9
 4001918:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

0400191c <XsrInt>:
 400191c:	d7 e1 17 e4 	l.sw 0xffffffe4(r1),r2
 4001920:	18 40 04 00 	l.movhi r2,0x400
 4001924:	d7 e1 a7 f4 	l.sw 0xfffffff4(r1),r20
 4001928:	a8 42 28 74 	l.ori r2,r2,0x2874
 400192c:	9e 80 00 01 	l.addi r20,r0,0x1
 4001930:	84 82 00 00 	l.lwz r4,0x0(r2)
 4001934:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4001938:	e0 84 a0 00 	l.add r4,r4,r20
 400193c:	d7 e1 97 f0 	l.sw 0xfffffff0(r1),r18
 4001940:	d7 e1 b7 f8 	l.sw 0xfffffff8(r1),r22
 4001944:	d7 e1 77 e8 	l.sw 0xffffffe8(r1),r14
 4001948:	d7 e1 87 ec 	l.sw 0xffffffec(r1),r16
 400194c:	d4 02 20 00 	l.sw 0x0(r2),r4
 4001950:	9c 21 ff e4 	l.addi r1,r1,0xffffffe4
 4001954:	9c 60 00 11 	l.addi r3,r0,0x11
 4001958:	07 ff fe f4 	l.jal 4001528 <__isr_stack_s+0xffff9528>
 400195c:	9c 40 ff f9 	l.addi r2,r0,0xfffffff9
 4001960:	9c 60 00 11 	l.addi r3,r0,0x11
 4001964:	e0 8b 10 03 	l.and r4,r11,r2
 4001968:	07 ff fe ed 	l.jal 400151c <__isr_stack_s+0xffff951c>
 400196c:	aa cb 00 00 	l.ori r22,r11,0x0
 4001970:	07 ff fe ee 	l.jal 4001528 <__isr_stack_s+0xffff9528>
 4001974:	9c 60 48 02 	l.addi r3,r0,0x4802
 4001978:	bc 0b 00 00 	l.sfeqi r11,0x0
 400197c:	10 00 00 1e 	l.bf 40019f4 <XsrInt+0xd8>
 4001980:	aa 4b 00 00 	l.ori r18,r11,0x0
 4001984:	19 c0 04 00 	l.movhi r14,0x400
 4001988:	9c 40 00 00 	l.addi r2,r0,0x0
 400198c:	a9 ce 28 80 	l.ori r14,r14,0x2880
 4001990:	e2 14 10 08 	l.sll r16,r20,r2
 4001994:	e0 70 90 03 	l.and r3,r16,r18
 4001998:	bc 03 00 00 	l.sfeqi r3,0x0
 400199c:	10 00 00 0e 	l.bf 40019d4 <XsrInt+0xb8>
 40019a0:	9c 42 00 01 	l.addi r2,r2,0x1
 40019a4:	84 ae 00 00 	l.lwz r5,0x0(r14)
 40019a8:	bc 05 00 00 	l.sfeqi r5,0x0
 40019ac:	10 00 00 0b 	l.bf 40019d8 <XsrInt+0xbc>
 40019b0:	bc 22 00 15 	l.sfnei r2,0x15
 40019b4:	84 6e 00 04 	l.lwz r3,0x4(r14)
 40019b8:	48 00 28 00 	l.jalr r5
 40019bc:	ae 10 ff ff 	l.xori r16,r16,0xffffffff
 40019c0:	07 ff fe da 	l.jal 4001528 <__isr_stack_s+0xffff9528>
 40019c4:	9c 60 48 02 	l.addi r3,r0,0x4802
 40019c8:	9c 60 48 02 	l.addi r3,r0,0x4802
 40019cc:	07 ff fe d4 	l.jal 400151c <__isr_stack_s+0xffff951c>
 40019d0:	e0 8b 80 03 	l.and r4,r11,r16
 40019d4:	bc 22 00 15 	l.sfnei r2,0x15
 40019d8:	13 ff ff ee 	l.bf 4001990 <__isr_stack_s+0xffff9990>
 40019dc:	9d ce 00 08 	l.addi r14,r14,0x8
 40019e0:	07 ff fe d2 	l.jal 4001528 <__isr_stack_s+0xffff9528>
 40019e4:	9c 60 48 02 	l.addi r3,r0,0x4802
 40019e8:	bc 0b 00 00 	l.sfeqi r11,0x0
 40019ec:	0f ff ff e6 	l.bnf 4001984 <__isr_stack_s+0xffff9984>
 40019f0:	aa 4b 00 00 	l.ori r18,r11,0x0
 40019f4:	9c 21 00 1c 	l.addi r1,r1,0x1c
 40019f8:	a8 96 00 00 	l.ori r4,r22,0x0
 40019fc:	9c 60 00 11 	l.addi r3,r0,0x11
 4001a00:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4001a04:	84 41 ff e4 	l.lwz r2,0xffffffe4(r1)
 4001a08:	85 c1 ff e8 	l.lwz r14,0xffffffe8(r1)
 4001a0c:	86 01 ff ec 	l.lwz r16,0xffffffec(r1)
 4001a10:	86 41 ff f0 	l.lwz r18,0xfffffff0(r1)
 4001a14:	86 81 ff f4 	l.lwz r20,0xfffffff4(r1)
 4001a18:	03 ff fe c1 	l.j 400151c <__isr_stack_s+0xffff951c>
 4001a1c:	86 c1 ff f8 	l.lwz r22,0xfffffff8(r1)

04001a20 <XsrBusErr>:
 4001a20:	00 00 00 00 	l.j 4001a20 <XsrBusErr>
 4001a24:	15 00 00 00 	l.nop 0x0

04001a28 <XsrAlign>:
 4001a28:	00 00 00 00 	l.j 4001a28 <XsrAlign>
 4001a2c:	15 00 00 00 	l.nop 0x0

04001a30 <XsrIllInsn>:
 4001a30:	00 00 00 00 	l.j 4001a30 <XsrIllInsn>
 4001a34:	15 00 00 00 	l.nop 0x0

04001a38 <XsrFloatPoint>:
 4001a38:	00 00 00 00 	l.j 4001a38 <XsrFloatPoint>
 4001a3c:	15 00 00 00 	l.nop 0x0

04001a40 <XsrSyscall>:
 4001a40:	00 00 00 00 	l.j 4001a40 <XsrSyscall>
 4001a44:	15 00 00 00 	l.nop 0x0

04001a48 <XsrBreak>:
 4001a48:	00 00 00 00 	l.j 4001a48 <XsrBreak>
 4001a4c:	15 00 00 00 	l.nop 0x0

04001a50 <XsrTrap>:
 4001a50:	00 00 00 00 	l.j 4001a50 <XsrTrap>
 4001a54:	15 00 00 00 	l.nop 0x0

04001a58 <XsrDpFault>:
 4001a58:	00 00 00 00 	l.j 4001a58 <XsrDpFault>
 4001a5c:	15 00 00 00 	l.nop 0x0

04001a60 <XsrIpFault>:
 4001a60:	00 00 00 00 	l.j 4001a60 <XsrIpFault>
 4001a64:	15 00 00 00 	l.nop 0x0

04001a68 <XsrDtlbMiss>:
 4001a68:	00 00 00 00 	l.j 4001a68 <XsrDtlbMiss>
 4001a6c:	15 00 00 00 	l.nop 0x0

04001a70 <XsrItlbMiss>:
 4001a70:	00 00 00 00 	l.j 4001a70 <XsrItlbMiss>
 4001a74:	15 00 00 00 	l.nop 0x0

04001a78 <xsr_tick>:
 4001a78:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4001a7c:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
 4001a80:	9c 60 00 11 	l.addi r3,r0,0x11
 4001a84:	07 ff fe a9 	l.jal 4001528 <__isr_stack_s+0xffff9528>
 4001a88:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
 4001a8c:	9c a0 ff f9 	l.addi r5,r0,0xfffffff9
 4001a90:	9c 60 00 11 	l.addi r3,r0,0x11
 4001a94:	e0 8b 28 03 	l.and r4,r11,r5
 4001a98:	07 ff fe a1 	l.jal 400151c <__isr_stack_s+0xffff951c>
 4001a9c:	a8 4b 00 00 	l.ori r2,r11,0x0
 4001aa0:	18 a0 04 00 	l.movhi r5,0x400
 4001aa4:	18 80 04 00 	l.movhi r4,0x400
 4001aa8:	a8 a5 28 78 	l.ori r5,r5,0x2878
 4001aac:	a8 84 28 7c 	l.ori r4,r4,0x287c
 4001ab0:	84 c5 00 00 	l.lwz r6,0x0(r5)
 4001ab4:	9c 60 50 00 	l.addi r3,r0,0x5000
 4001ab8:	9c c6 00 01 	l.addi r6,r6,0x1
 4001abc:	d4 05 30 00 	l.sw 0x0(r5),r6
 4001ac0:	84 a4 00 00 	l.lwz r5,0x0(r4)
 4001ac4:	9c a5 00 01 	l.addi r5,r5,0x1
 4001ac8:	d4 04 28 00 	l.sw 0x0(r4),r5
 4001acc:	07 ff fe 97 	l.jal 4001528 <__isr_stack_s+0xffff9528>
 4001ad0:	15 00 00 00 	l.nop 0x0
 4001ad4:	18 a0 ef ff 	l.movhi r5,0xefff
 4001ad8:	9c 60 50 00 	l.addi r3,r0,0x5000
 4001adc:	a8 a5 ff ff 	l.ori r5,r5,0xffff
 4001ae0:	07 ff fe 8f 	l.jal 400151c <__isr_stack_s+0xffff951c>
 4001ae4:	e0 8b 28 03 	l.and r4,r11,r5
 4001ae8:	9c 21 00 08 	l.addi r1,r1,0x8
 4001aec:	a8 82 00 00 	l.ori r4,r2,0x0
 4001af0:	9c 60 00 11 	l.addi r3,r0,0x11
 4001af4:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4001af8:	03 ff fe 89 	l.j 400151c <__isr_stack_s+0xffff951c>
 4001afc:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

04001b00 <Uart_Init>:
 4001b00:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001b04:	18 60 f8 00 	l.movhi r3,0xf800
 4001b08:	18 40 00 0f 	l.movhi r2,0xf
 4001b0c:	84 83 00 00 	l.lwz r4,0x0(r3)
 4001b10:	a8 42 ff ff 	l.ori r2,r2,0xffff
 4001b14:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001b18:	e0 84 10 03 	l.and r4,r4,r2
 4001b1c:	18 40 06 c0 	l.movhi r2,0x6c0
 4001b20:	e0 84 10 04 	l.or r4,r4,r2
 4001b24:	9c 40 ef ff 	l.addi r2,r0,0xffffefff
 4001b28:	d4 03 20 00 	l.sw 0x0(r3),r4
 4001b2c:	84 83 00 00 	l.lwz r4,0x0(r3)
 4001b30:	e0 84 10 03 	l.and r4,r4,r2
 4001b34:	9c 40 f7 ff 	l.addi r2,r0,0xfffff7ff
 4001b38:	d4 03 20 00 	l.sw 0x0(r3),r4
 4001b3c:	84 83 00 00 	l.lwz r4,0x0(r3)
 4001b40:	e0 84 10 03 	l.and r4,r4,r2
 4001b44:	9c 40 ff f7 	l.addi r2,r0,0xfffffff7
 4001b48:	d4 03 20 00 	l.sw 0x0(r3),r4
 4001b4c:	84 83 00 00 	l.lwz r4,0x0(r3)
 4001b50:	e0 84 10 03 	l.and r4,r4,r2
 4001b54:	9c 40 fe ff 	l.addi r2,r0,0xfffffeff
 4001b58:	d4 03 20 00 	l.sw 0x0(r3),r4
 4001b5c:	84 83 00 00 	l.lwz r4,0x0(r3)
 4001b60:	e0 84 10 03 	l.and r4,r4,r2
 4001b64:	d4 03 20 00 	l.sw 0x0(r3),r4
 4001b68:	84 83 00 00 	l.lwz r4,0x0(r3)
 4001b6c:	a8 84 20 00 	l.ori r4,r4,0x2000
 4001b70:	d4 03 20 00 	l.sw 0x0(r3),r4
 4001b74:	9c 21 00 04 	l.addi r1,r1,0x4
 4001b78:	44 00 48 00 	l.jr r9
 4001b7c:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

04001b80 <Uart_Tx>:
 4001b80:	b8 63 00 18 	l.slli r3,r3,0x18
 4001b84:	18 80 f8 00 	l.movhi r4,0xf800
 4001b88:	b8 a3 00 98 	l.srai r5,r3,0x18
 4001b8c:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001b90:	a4 63 00 20 	l.andi r3,r3,0x20
 4001b94:	bc 23 00 00 	l.sfnei r3,0x0
 4001b98:	13 ff ff fd 	l.bf 4001b8c <__isr_stack_s+0xffff9b8c>
 4001b9c:	a4 65 00 ff 	l.andi r3,r5,0xff
 4001ba0:	18 80 f8 00 	l.movhi r4,0xf800
 4001ba4:	a8 84 00 04 	l.ori r4,r4,0x4
 4001ba8:	d8 04 18 02 	l.sb 0x2(r4),r3
 4001bac:	44 00 48 00 	l.jr r9
 4001bb0:	15 00 00 00 	l.nop 0x0

04001bb4 <Uart_Str>:
 4001bb4:	90 c3 00 00 	l.lbs r6,0x0(r3)
 4001bb8:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001bbc:	bc 06 00 00 	l.sfeqi r6,0x0
 4001bc0:	10 00 00 13 	l.bf 4001c0c <Uart_Str+0x58>
 4001bc4:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001bc8:	18 a0 f8 00 	l.movhi r5,0xf800
 4001bcc:	a8 e5 00 04 	l.ori r7,r5,0x4
 4001bd0:	bc 26 00 0a 	l.sfnei r6,0xa
 4001bd4:	0c 00 00 11 	l.bnf 4001c18 <Uart_Str+0x64>
 4001bd8:	15 00 00 00 	l.nop 0x0
 4001bdc:	9c 63 00 01 	l.addi r3,r3,0x1
 4001be0:	84 85 00 00 	l.lwz r4,0x0(r5)
 4001be4:	a4 84 00 20 	l.andi r4,r4,0x20
 4001be8:	bc 24 00 00 	l.sfnei r4,0x0
 4001bec:	13 ff ff fd 	l.bf 4001be0 <__isr_stack_s+0xffff9be0>
 4001bf0:	15 00 00 00 	l.nop 0x0
 4001bf4:	a4 c6 00 ff 	l.andi r6,r6,0xff
 4001bf8:	d8 07 30 02 	l.sb 0x2(r7),r6
 4001bfc:	90 c3 00 00 	l.lbs r6,0x0(r3)
 4001c00:	bc 26 00 00 	l.sfnei r6,0x0
 4001c04:	13 ff ff f4 	l.bf 4001bd4 <__isr_stack_s+0xffff9bd4>
 4001c08:	bc 26 00 0a 	l.sfnei r6,0xa
 4001c0c:	9c 21 00 04 	l.addi r1,r1,0x4
 4001c10:	44 00 48 00 	l.jr r9
 4001c14:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)
 4001c18:	84 85 00 00 	l.lwz r4,0x0(r5)
 4001c1c:	a4 84 00 20 	l.andi r4,r4,0x20
 4001c20:	bc 24 00 00 	l.sfnei r4,0x0
 4001c24:	13 ff ff fd 	l.bf 4001c18 <__isr_stack_s+0xffff9c18>
 4001c28:	9c 40 00 0d 	l.addi r2,r0,0xd
 4001c2c:	d8 07 10 02 	l.sb 0x2(r7),r2
 4001c30:	03 ff ff eb 	l.j 4001bdc <__isr_stack_s+0xffff9bdc>
 4001c34:	90 c3 00 00 	l.lbs r6,0x0(r3)

04001c38 <Uart_Strn>:
 4001c38:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001c3c:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001c40:	91 03 00 00 	l.lbs r8,0x0(r3)
 4001c44:	bc 08 00 00 	l.sfeqi r8,0x0
 4001c48:	10 00 00 12 	l.bf 4001c90 <Uart_Strn+0x58>
 4001c4c:	a8 c8 00 00 	l.ori r6,r8,0x0
 4001c50:	18 e0 f8 00 	l.movhi r7,0xf800
 4001c54:	9c c0 00 00 	l.addi r6,r0,0x0
 4001c58:	a9 67 00 04 	l.ori r11,r7,0x4
 4001c5c:	84 a7 00 00 	l.lwz r5,0x0(r7)
 4001c60:	a4 a5 00 20 	l.andi r5,r5,0x20
 4001c64:	bc 25 00 00 	l.sfnei r5,0x0
 4001c68:	13 ff ff fd 	l.bf 4001c5c <__isr_stack_s+0xffff9c5c>
 4001c6c:	15 00 00 00 	l.nop 0x0
 4001c70:	a5 08 00 ff 	l.andi r8,r8,0xff
 4001c74:	9c c6 00 01 	l.addi r6,r6,0x1
 4001c78:	d8 0b 40 02 	l.sb 0x2(r11),r8
 4001c7c:	e0 a3 30 00 	l.add r5,r3,r6
 4001c80:	91 05 00 00 	l.lbs r8,0x0(r5)
 4001c84:	bc 28 00 00 	l.sfnei r8,0x0
 4001c88:	13 ff ff f5 	l.bf 4001c5c <__isr_stack_s+0xffff9c5c>
 4001c8c:	15 00 00 00 	l.nop 0x0
 4001c90:	e5 66 20 00 	l.sfges r6,r4
 4001c94:	10 00 00 0e 	l.bf 4001ccc <Uart_Strn+0x94>
 4001c98:	15 00 00 00 	l.nop 0x0
 4001c9c:	18 a0 f8 00 	l.movhi r5,0xf800
 4001ca0:	a8 e5 00 04 	l.ori r7,r5,0x4
 4001ca4:	84 65 00 00 	l.lwz r3,0x0(r5)
 4001ca8:	a4 63 00 20 	l.andi r3,r3,0x20
 4001cac:	bc 23 00 00 	l.sfnei r3,0x0
 4001cb0:	13 ff ff fd 	l.bf 4001ca4 <__isr_stack_s+0xffff9ca4>
 4001cb4:	9c 40 00 20 	l.addi r2,r0,0x20
 4001cb8:	9c c6 00 01 	l.addi r6,r6,0x1
 4001cbc:	d8 07 10 02 	l.sb 0x2(r7),r2
 4001cc0:	e5 44 30 00 	l.sfgts r4,r6
 4001cc4:	13 ff ff f8 	l.bf 4001ca4 <__isr_stack_s+0xffff9ca4>
 4001cc8:	15 00 00 00 	l.nop 0x0
 4001ccc:	9c 21 00 04 	l.addi r1,r1,0x4
 4001cd0:	44 00 48 00 	l.jr r9
 4001cd4:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

04001cd8 <Uart_Rx>:
 4001cd8:	18 a0 f8 00 	l.movhi r5,0xf800
 4001cdc:	84 85 00 00 	l.lwz r4,0x0(r5)
 4001ce0:	a4 84 00 02 	l.andi r4,r4,0x2
 4001ce4:	bc 24 00 00 	l.sfnei r4,0x0
 4001ce8:	13 ff ff fd 	l.bf 4001cdc <__isr_stack_s+0xffff9cdc>
 4001cec:	18 80 f8 00 	l.movhi r4,0xf800
 4001cf0:	a8 84 00 04 	l.ori r4,r4,0x4
 4001cf4:	8c 84 00 03 	l.lbz r4,0x3(r4)
 4001cf8:	44 00 48 00 	l.jr r9
 4001cfc:	d8 03 20 00 	l.sb 0x0(r3),r4

04001d00 <Uart_Num>:
 4001d00:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001d04:	a4 63 00 ff 	l.andi r3,r3,0xff
 4001d08:	bc 43 00 0f 	l.sfgtui r3,0xf
 4001d0c:	10 00 00 12 	l.bf 4001d54 <Uart_Num+0x54>
 4001d10:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001d14:	18 40 04 00 	l.movhi r2,0x400
 4001d18:	b8 63 00 02 	l.slli r3,r3,0x2
 4001d1c:	a8 42 0f a0 	l.ori r2,r2,0xfa0
 4001d20:	e0 63 10 00 	l.add r3,r3,r2
 4001d24:	84 63 00 00 	l.lwz r3,0x0(r3)
 4001d28:	44 00 18 00 	l.jr r3
 4001d2c:	15 00 00 00 	l.nop 0x0
 4001d30:	18 80 f8 00 	l.movhi r4,0xf800
 4001d34:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001d38:	a4 63 00 20 	l.andi r3,r3,0x20
 4001d3c:	bc 23 00 00 	l.sfnei r3,0x0
 4001d40:	13 ff ff fd 	l.bf 4001d34 <__isr_stack_s+0xffff9d34>
 4001d44:	18 60 f8 00 	l.movhi r3,0xf800
 4001d48:	9c 40 00 46 	l.addi r2,r0,0x46
 4001d4c:	a8 63 00 04 	l.ori r3,r3,0x4
 4001d50:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001d54:	9c 21 00 04 	l.addi r1,r1,0x4
 4001d58:	44 00 48 00 	l.jr r9
 4001d5c:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)
 4001d60:	18 80 f8 00 	l.movhi r4,0xf800
 4001d64:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001d68:	a4 63 00 20 	l.andi r3,r3,0x20
 4001d6c:	bc 23 00 00 	l.sfnei r3,0x0
 4001d70:	13 ff ff fd 	l.bf 4001d64 <__isr_stack_s+0xffff9d64>
 4001d74:	18 60 f8 00 	l.movhi r3,0xf800
 4001d78:	9c 40 00 45 	l.addi r2,r0,0x45
 4001d7c:	a8 63 00 04 	l.ori r3,r3,0x4
 4001d80:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001d84:	03 ff ff f5 	l.j 4001d58 <__isr_stack_s+0xffff9d58>
 4001d88:	9c 21 00 04 	l.addi r1,r1,0x4
 4001d8c:	18 80 f8 00 	l.movhi r4,0xf800
 4001d90:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001d94:	a4 63 00 20 	l.andi r3,r3,0x20
 4001d98:	bc 23 00 00 	l.sfnei r3,0x0
 4001d9c:	13 ff ff fd 	l.bf 4001d90 <__isr_stack_s+0xffff9d90>
 4001da0:	18 60 f8 00 	l.movhi r3,0xf800
 4001da4:	9c 40 00 30 	l.addi r2,r0,0x30
 4001da8:	a8 63 00 04 	l.ori r3,r3,0x4
 4001dac:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001db0:	03 ff ff ea 	l.j 4001d58 <__isr_stack_s+0xffff9d58>
 4001db4:	9c 21 00 04 	l.addi r1,r1,0x4
 4001db8:	18 80 f8 00 	l.movhi r4,0xf800
 4001dbc:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001dc0:	a4 63 00 20 	l.andi r3,r3,0x20
 4001dc4:	bc 23 00 00 	l.sfnei r3,0x0
 4001dc8:	13 ff ff fd 	l.bf 4001dbc <__isr_stack_s+0xffff9dbc>
 4001dcc:	18 60 f8 00 	l.movhi r3,0xf800
 4001dd0:	9c 40 00 31 	l.addi r2,r0,0x31
 4001dd4:	a8 63 00 04 	l.ori r3,r3,0x4
 4001dd8:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001ddc:	03 ff ff df 	l.j 4001d58 <__isr_stack_s+0xffff9d58>
 4001de0:	9c 21 00 04 	l.addi r1,r1,0x4
 4001de4:	18 80 f8 00 	l.movhi r4,0xf800
 4001de8:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001dec:	a4 63 00 20 	l.andi r3,r3,0x20
 4001df0:	bc 23 00 00 	l.sfnei r3,0x0
 4001df4:	13 ff ff fd 	l.bf 4001de8 <__isr_stack_s+0xffff9de8>
 4001df8:	18 60 f8 00 	l.movhi r3,0xf800
 4001dfc:	9c 40 00 32 	l.addi r2,r0,0x32
 4001e00:	a8 63 00 04 	l.ori r3,r3,0x4
 4001e04:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001e08:	03 ff ff d4 	l.j 4001d58 <__isr_stack_s+0xffff9d58>
 4001e0c:	9c 21 00 04 	l.addi r1,r1,0x4
 4001e10:	18 80 f8 00 	l.movhi r4,0xf800
 4001e14:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001e18:	a4 63 00 20 	l.andi r3,r3,0x20
 4001e1c:	bc 23 00 00 	l.sfnei r3,0x0
 4001e20:	13 ff ff fd 	l.bf 4001e14 <__isr_stack_s+0xffff9e14>
 4001e24:	18 60 f8 00 	l.movhi r3,0xf800
 4001e28:	9c 40 00 33 	l.addi r2,r0,0x33
 4001e2c:	a8 63 00 04 	l.ori r3,r3,0x4
 4001e30:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001e34:	03 ff ff c9 	l.j 4001d58 <__isr_stack_s+0xffff9d58>
 4001e38:	9c 21 00 04 	l.addi r1,r1,0x4
 4001e3c:	18 80 f8 00 	l.movhi r4,0xf800
 4001e40:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001e44:	a4 63 00 20 	l.andi r3,r3,0x20
 4001e48:	bc 23 00 00 	l.sfnei r3,0x0
 4001e4c:	13 ff ff fd 	l.bf 4001e40 <__isr_stack_s+0xffff9e40>
 4001e50:	18 60 f8 00 	l.movhi r3,0xf800
 4001e54:	9c 40 00 34 	l.addi r2,r0,0x34
 4001e58:	a8 63 00 04 	l.ori r3,r3,0x4
 4001e5c:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001e60:	03 ff ff be 	l.j 4001d58 <__isr_stack_s+0xffff9d58>
 4001e64:	9c 21 00 04 	l.addi r1,r1,0x4
 4001e68:	18 80 f8 00 	l.movhi r4,0xf800
 4001e6c:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001e70:	a4 63 00 20 	l.andi r3,r3,0x20
 4001e74:	bc 23 00 00 	l.sfnei r3,0x0
 4001e78:	13 ff ff fd 	l.bf 4001e6c <__isr_stack_s+0xffff9e6c>
 4001e7c:	18 60 f8 00 	l.movhi r3,0xf800
 4001e80:	9c 40 00 35 	l.addi r2,r0,0x35
 4001e84:	a8 63 00 04 	l.ori r3,r3,0x4
 4001e88:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001e8c:	03 ff ff b3 	l.j 4001d58 <__isr_stack_s+0xffff9d58>
 4001e90:	9c 21 00 04 	l.addi r1,r1,0x4
 4001e94:	18 80 f8 00 	l.movhi r4,0xf800
 4001e98:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001e9c:	a4 63 00 20 	l.andi r3,r3,0x20
 4001ea0:	bc 23 00 00 	l.sfnei r3,0x0
 4001ea4:	13 ff ff fd 	l.bf 4001e98 <__isr_stack_s+0xffff9e98>
 4001ea8:	18 60 f8 00 	l.movhi r3,0xf800
 4001eac:	9c 40 00 36 	l.addi r2,r0,0x36
 4001eb0:	a8 63 00 04 	l.ori r3,r3,0x4
 4001eb4:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001eb8:	03 ff ff a8 	l.j 4001d58 <__isr_stack_s+0xffff9d58>
 4001ebc:	9c 21 00 04 	l.addi r1,r1,0x4
 4001ec0:	18 80 f8 00 	l.movhi r4,0xf800
 4001ec4:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001ec8:	a4 63 00 20 	l.andi r3,r3,0x20
 4001ecc:	bc 23 00 00 	l.sfnei r3,0x0
 4001ed0:	13 ff ff fd 	l.bf 4001ec4 <__isr_stack_s+0xffff9ec4>
 4001ed4:	18 60 f8 00 	l.movhi r3,0xf800
 4001ed8:	9c 40 00 37 	l.addi r2,r0,0x37
 4001edc:	a8 63 00 04 	l.ori r3,r3,0x4
 4001ee0:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001ee4:	03 ff ff 9d 	l.j 4001d58 <__isr_stack_s+0xffff9d58>
 4001ee8:	9c 21 00 04 	l.addi r1,r1,0x4
 4001eec:	18 80 f8 00 	l.movhi r4,0xf800
 4001ef0:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001ef4:	a4 63 00 20 	l.andi r3,r3,0x20
 4001ef8:	bc 23 00 00 	l.sfnei r3,0x0
 4001efc:	13 ff ff fd 	l.bf 4001ef0 <__isr_stack_s+0xffff9ef0>
 4001f00:	18 60 f8 00 	l.movhi r3,0xf800
 4001f04:	9c 40 00 38 	l.addi r2,r0,0x38
 4001f08:	a8 63 00 04 	l.ori r3,r3,0x4
 4001f0c:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001f10:	03 ff ff 92 	l.j 4001d58 <__isr_stack_s+0xffff9d58>
 4001f14:	9c 21 00 04 	l.addi r1,r1,0x4
 4001f18:	18 80 f8 00 	l.movhi r4,0xf800
 4001f1c:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001f20:	a4 63 00 20 	l.andi r3,r3,0x20
 4001f24:	bc 23 00 00 	l.sfnei r3,0x0
 4001f28:	13 ff ff fd 	l.bf 4001f1c <__isr_stack_s+0xffff9f1c>
 4001f2c:	18 60 f8 00 	l.movhi r3,0xf800
 4001f30:	9c 40 00 39 	l.addi r2,r0,0x39
 4001f34:	a8 63 00 04 	l.ori r3,r3,0x4
 4001f38:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001f3c:	03 ff ff 87 	l.j 4001d58 <__isr_stack_s+0xffff9d58>
 4001f40:	9c 21 00 04 	l.addi r1,r1,0x4
 4001f44:	18 80 f8 00 	l.movhi r4,0xf800
 4001f48:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001f4c:	a4 63 00 20 	l.andi r3,r3,0x20
 4001f50:	bc 23 00 00 	l.sfnei r3,0x0
 4001f54:	13 ff ff fd 	l.bf 4001f48 <__isr_stack_s+0xffff9f48>
 4001f58:	18 60 f8 00 	l.movhi r3,0xf800
 4001f5c:	9c 40 00 41 	l.addi r2,r0,0x41
 4001f60:	a8 63 00 04 	l.ori r3,r3,0x4
 4001f64:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001f68:	03 ff ff 7c 	l.j 4001d58 <__isr_stack_s+0xffff9d58>
 4001f6c:	9c 21 00 04 	l.addi r1,r1,0x4
 4001f70:	18 80 f8 00 	l.movhi r4,0xf800
 4001f74:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001f78:	a4 63 00 20 	l.andi r3,r3,0x20
 4001f7c:	bc 23 00 00 	l.sfnei r3,0x0
 4001f80:	13 ff ff fd 	l.bf 4001f74 <__isr_stack_s+0xffff9f74>
 4001f84:	18 60 f8 00 	l.movhi r3,0xf800
 4001f88:	9c 40 00 42 	l.addi r2,r0,0x42
 4001f8c:	a8 63 00 04 	l.ori r3,r3,0x4
 4001f90:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001f94:	03 ff ff 71 	l.j 4001d58 <__isr_stack_s+0xffff9d58>
 4001f98:	9c 21 00 04 	l.addi r1,r1,0x4
 4001f9c:	18 80 f8 00 	l.movhi r4,0xf800
 4001fa0:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001fa4:	a4 63 00 20 	l.andi r3,r3,0x20
 4001fa8:	bc 23 00 00 	l.sfnei r3,0x0
 4001fac:	13 ff ff fd 	l.bf 4001fa0 <__isr_stack_s+0xffff9fa0>
 4001fb0:	18 60 f8 00 	l.movhi r3,0xf800
 4001fb4:	9c 40 00 43 	l.addi r2,r0,0x43
 4001fb8:	a8 63 00 04 	l.ori r3,r3,0x4
 4001fbc:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001fc0:	03 ff ff 66 	l.j 4001d58 <__isr_stack_s+0xffff9d58>
 4001fc4:	9c 21 00 04 	l.addi r1,r1,0x4
 4001fc8:	18 80 f8 00 	l.movhi r4,0xf800
 4001fcc:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001fd0:	a4 63 00 20 	l.andi r3,r3,0x20
 4001fd4:	bc 23 00 00 	l.sfnei r3,0x0
 4001fd8:	13 ff ff fd 	l.bf 4001fcc <__isr_stack_s+0xffff9fcc>
 4001fdc:	18 60 f8 00 	l.movhi r3,0xf800
 4001fe0:	9c 40 00 44 	l.addi r2,r0,0x44
 4001fe4:	a8 63 00 04 	l.ori r3,r3,0x4
 4001fe8:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001fec:	03 ff ff 5b 	l.j 4001d58 <__isr_stack_s+0xffff9d58>
 4001ff0:	9c 21 00 04 	l.addi r1,r1,0x4

04001ff4 <Uart_Byte>:
 4001ff4:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
 4001ff8:	a4 43 00 ff 	l.andi r2,r3,0xff
 4001ffc:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4002000:	b8 62 00 44 	l.srli r3,r2,0x4
 4002004:	07 ff ff 3f 	l.jal 4001d00 <__isr_stack_s+0xffff9d00>
 4002008:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
 400200c:	9c 21 00 08 	l.addi r1,r1,0x8
 4002010:	a4 62 00 0f 	l.andi r3,r2,0xf
 4002014:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4002018:	03 ff ff 3a 	l.j 4001d00 <__isr_stack_s+0xffff9d00>
 400201c:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

04002020 <Uart_Hex>:
 4002020:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
 4002024:	a8 43 00 00 	l.ori r2,r3,0x0
 4002028:	b8 63 00 5c 	l.srli r3,r3,0x1c
 400202c:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4002030:	07 ff ff 34 	l.jal 4001d00 <__isr_stack_s+0xffff9d00>
 4002034:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
 4002038:	18 80 0f 00 	l.movhi r4,0xf00
 400203c:	e0 62 20 03 	l.and r3,r2,r4
 4002040:	07 ff ff 30 	l.jal 4001d00 <__isr_stack_s+0xffff9d00>
 4002044:	b8 63 00 58 	l.srli r3,r3,0x18
 4002048:	18 80 00 f0 	l.movhi r4,0xf0
 400204c:	e0 62 20 03 	l.and r3,r2,r4
 4002050:	07 ff ff 2c 	l.jal 4001d00 <__isr_stack_s+0xffff9d00>
 4002054:	b8 63 00 54 	l.srli r3,r3,0x14
 4002058:	18 80 00 0f 	l.movhi r4,0xf
 400205c:	e0 62 20 03 	l.and r3,r2,r4
 4002060:	07 ff ff 28 	l.jal 4001d00 <__isr_stack_s+0xffff9d00>
 4002064:	b8 63 00 50 	l.srli r3,r3,0x10
 4002068:	a4 62 f0 00 	l.andi r3,r2,0xf000
 400206c:	07 ff ff 25 	l.jal 4001d00 <__isr_stack_s+0xffff9d00>
 4002070:	b8 63 00 4c 	l.srli r3,r3,0xc
 4002074:	a4 62 0f 00 	l.andi r3,r2,0xf00
 4002078:	07 ff ff 22 	l.jal 4001d00 <__isr_stack_s+0xffff9d00>
 400207c:	b8 63 00 48 	l.srli r3,r3,0x8
 4002080:	a4 62 00 f0 	l.andi r3,r2,0xf0
 4002084:	07 ff ff 1f 	l.jal 4001d00 <__isr_stack_s+0xffff9d00>
 4002088:	b8 63 00 44 	l.srli r3,r3,0x4
 400208c:	9c 21 00 08 	l.addi r1,r1,0x8
 4002090:	a4 62 00 0f 	l.andi r3,r2,0xf
 4002094:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4002098:	03 ff ff 1a 	l.j 4001d00 <__isr_stack_s+0xffff9d00>
 400209c:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

040020a0 <Uart_Dec>:
 40020a0:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
 40020a4:	a5 c3 00 ff 	l.andi r14,r3,0xff
 40020a8:	9c 60 00 64 	l.addi r3,r0,0x64
 40020ac:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 40020b0:	e0 6e 1b 0a 	l.divu r3,r14,r3
 40020b4:	b8 63 00 18 	l.slli r3,r3,0x18
 40020b8:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
 40020bc:	9c 21 ff f4 	l.addi r1,r1,0xfffffff4
 40020c0:	07 ff ff 10 	l.jal 4001d00 <__isr_stack_s+0xffff9d00>
 40020c4:	b8 63 00 98 	l.srai r3,r3,0x18
 40020c8:	9c 60 00 0a 	l.addi r3,r0,0xa
 40020cc:	e0 4e 1b 0a 	l.divu r2,r14,r3
 40020d0:	a4 82 00 ff 	l.andi r4,r2,0xff
 40020d4:	e0 64 1b 0a 	l.divu r3,r4,r3
 40020d8:	b8 a3 00 03 	l.slli r5,r3,0x3
 40020dc:	e0 63 18 00 	l.add r3,r3,r3
 40020e0:	e0 63 28 00 	l.add r3,r3,r5
 40020e4:	e0 64 18 02 	l.sub r3,r4,r3
 40020e8:	b8 63 00 18 	l.slli r3,r3,0x18
 40020ec:	07 ff ff 05 	l.jal 4001d00 <__isr_stack_s+0xffff9d00>
 40020f0:	b8 63 00 98 	l.srai r3,r3,0x18
 40020f4:	b8 62 00 03 	l.slli r3,r2,0x3
 40020f8:	e0 42 10 00 	l.add r2,r2,r2
 40020fc:	9c 21 00 0c 	l.addi r1,r1,0xc
 4002100:	e0 42 18 00 	l.add r2,r2,r3
 4002104:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4002108:	e1 ce 10 02 	l.sub r14,r14,r2
 400210c:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
 4002110:	b8 6e 00 18 	l.slli r3,r14,0x18
 4002114:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)
 4002118:	03 ff fe fa 	l.j 4001d00 <__isr_stack_s+0xffff9d00>
 400211c:	b8 63 00 98 	l.srai r3,r3,0x18

04002120 <Uart_Printf>:
 4002120:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4002124:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
 4002128:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
 400212c:	07 ff fe a2 	l.jal 4001bb4 <__isr_stack_s+0xffff9bb4>
 4002130:	a8 44 00 00 	l.ori r2,r4,0x0
 4002134:	07 ff ff bb 	l.jal 4002020 <__isr_stack_s+0xffffa020>
 4002138:	a8 62 00 00 	l.ori r3,r2,0x0
 400213c:	18 a0 f8 00 	l.movhi r5,0xf800
 4002140:	84 65 00 00 	l.lwz r3,0x0(r5)
 4002144:	a4 63 00 20 	l.andi r3,r3,0x20
 4002148:	bc 23 00 00 	l.sfnei r3,0x0
 400214c:	13 ff ff fd 	l.bf 4002140 <__isr_stack_s+0xffffa140>
 4002150:	18 80 f8 00 	l.movhi r4,0xf800
 4002154:	a8 64 00 04 	l.ori r3,r4,0x4
 4002158:	9c 40 00 0d 	l.addi r2,r0,0xd
 400215c:	d8 03 10 02 	l.sb 0x2(r3),r2
 4002160:	84 64 00 00 	l.lwz r3,0x0(r4)
 4002164:	a4 63 00 20 	l.andi r3,r3,0x20
 4002168:	bc 23 00 00 	l.sfnei r3,0x0
 400216c:	13 ff ff fd 	l.bf 4002160 <__isr_stack_s+0xffffa160>
 4002170:	18 60 f8 00 	l.movhi r3,0xf800
 4002174:	9c 40 00 0a 	l.addi r2,r0,0xa
 4002178:	a8 63 00 04 	l.ori r3,r3,0x4
 400217c:	d8 03 10 02 	l.sb 0x2(r3),r2
 4002180:	9c 21 00 08 	l.addi r1,r1,0x8
 4002184:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4002188:	44 00 48 00 	l.jr r9
 400218c:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

04002190 <vsnprintf>:
 4002190:	d7 e1 17 d8 	l.sw 0xffffffd8(r1),r2
 4002194:	d7 e1 87 e0 	l.sw 0xffffffe0(r1),r16
 4002198:	d7 e1 97 e4 	l.sw 0xffffffe4(r1),r18
 400219c:	d7 e1 a7 e8 	l.sw 0xffffffe8(r1),r20
 40021a0:	d7 e1 b7 ec 	l.sw 0xffffffec(r1),r22
 40021a4:	d7 e1 c7 f0 	l.sw 0xfffffff0(r1),r24
 40021a8:	d7 e1 d7 f4 	l.sw 0xfffffff4(r1),r26
 40021ac:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 40021b0:	d7 e1 77 dc 	l.sw 0xffffffdc(r1),r14
 40021b4:	d7 e1 e7 f8 	l.sw 0xfffffff8(r1),r28
 40021b8:	9e 80 00 01 	l.addi r20,r0,0x1
 40021bc:	9c 21 ff b8 	l.addi r1,r1,0xffffffb8
 40021c0:	ab 03 00 00 	l.ori r24,r3,0x0
 40021c4:	aa c4 00 00 	l.ori r22,r4,0x0
 40021c8:	a8 45 00 00 	l.ori r2,r5,0x0
 40021cc:	aa 46 00 00 	l.ori r18,r6,0x0
 40021d0:	aa 03 00 00 	l.ori r16,r3,0x0
 40021d4:	e2 94 18 02 	l.sub r20,r20,r3
 40021d8:	ab 41 00 00 	l.ori r26,r1,0x0
 40021dc:	90 a2 00 00 	l.lbs r5,0x0(r2)
 40021e0:	bc 25 00 00 	l.sfnei r5,0x0
 40021e4:	0c 00 00 0d 	l.bnf 4002218 <vsnprintf+0x88>
 40021e8:	15 00 00 00 	l.nop 0x0
 40021ec:	e0 f0 a0 00 	l.add r7,r16,r20
 40021f0:	e4 67 b0 00 	l.sfgeu r7,r22
 40021f4:	10 00 00 09 	l.bf 4002218 <vsnprintf+0x88>
 40021f8:	bc 05 00 25 	l.sfeqi r5,0x25
 40021fc:	10 00 00 16 	l.bf 4002254 <vsnprintf+0xc4>
 4002200:	9c 42 00 01 	l.addi r2,r2,0x1
 4002204:	d8 10 28 00 	l.sb 0x0(r16),r5
 4002208:	90 a2 00 00 	l.lbs r5,0x0(r2)
 400220c:	bc 25 00 00 	l.sfnei r5,0x0
 4002210:	13 ff ff f7 	l.bf 40021ec <__isr_stack_s+0xffffa1ec>
 4002214:	9e 10 00 01 	l.addi r16,r16,0x1
 4002218:	9c 40 00 00 	l.addi r2,r0,0x0
 400221c:	e1 70 c0 02 	l.sub r11,r16,r24
 4002220:	d8 10 10 00 	l.sb 0x0(r16),r2
 4002224:	9c 21 00 48 	l.addi r1,r1,0x48
 4002228:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 400222c:	84 41 ff d8 	l.lwz r2,0xffffffd8(r1)
 4002230:	85 c1 ff dc 	l.lwz r14,0xffffffdc(r1)
 4002234:	86 01 ff e0 	l.lwz r16,0xffffffe0(r1)
 4002238:	86 41 ff e4 	l.lwz r18,0xffffffe4(r1)
 400223c:	86 81 ff e8 	l.lwz r20,0xffffffe8(r1)
 4002240:	86 c1 ff ec 	l.lwz r22,0xffffffec(r1)
 4002244:	87 01 ff f0 	l.lwz r24,0xfffffff0(r1)
 4002248:	87 41 ff f4 	l.lwz r26,0xfffffff4(r1)
 400224c:	44 00 48 00 	l.jr r9
 4002250:	87 81 ff f8 	l.lwz r28,0xfffffff8(r1)
 4002254:	90 a2 00 00 	l.lbs r5,0x0(r2)
 4002258:	bc 25 00 25 	l.sfnei r5,0x25
 400225c:	0c 00 00 62 	l.bnf 40023e4 <vsnprintf+0x254>
 4002260:	9c 42 00 01 	l.addi r2,r2,0x1
 4002264:	bc 25 00 30 	l.sfnei r5,0x30
 4002268:	0c 00 00 5b 	l.bnf 40023d4 <vsnprintf+0x244>
 400226c:	9c e0 00 20 	l.addi r7,r0,0x20
 4002270:	9d 05 ff d0 	l.addi r8,r5,0xffffffd0
 4002274:	bc 48 00 09 	l.sfgtui r8,0x9
 4002278:	10 00 00 0b 	l.bf 40022a4 <vsnprintf+0x114>
 400227c:	9d c0 00 00 	l.addi r14,r0,0x0
 4002280:	b9 8e 00 03 	l.slli r12,r14,0x3
 4002284:	e1 ce 70 00 	l.add r14,r14,r14
 4002288:	90 a2 00 00 	l.lbs r5,0x0(r2)
 400228c:	e1 ce 60 00 	l.add r14,r14,r12
 4002290:	e1 ce 40 00 	l.add r14,r14,r8
 4002294:	9d 05 ff d0 	l.addi r8,r5,0xffffffd0
 4002298:	bc a8 00 09 	l.sfleui r8,0x9
 400229c:	13 ff ff f9 	l.bf 4002280 <__isr_stack_s+0xffffa280>
 40022a0:	9c 42 00 01 	l.addi r2,r2,0x1
 40022a4:	bc 25 00 2e 	l.sfnei r5,0x2e
 40022a8:	0c 00 00 3f 	l.bnf 40023a4 <vsnprintf+0x214>
 40022ac:	15 00 00 00 	l.nop 0x0
 40022b0:	9c c5 ff a8 	l.addi r6,r5,0xffffffa8
 40022b4:	a4 c6 00 ff 	l.andi r6,r6,0xff
 40022b8:	bc 46 00 20 	l.sfgtui r6,0x20
 40022bc:	13 ff ff d2 	l.bf 4002204 <__isr_stack_s+0xffffa204>
 40022c0:	18 60 04 00 	l.movhi r3,0x400
 40022c4:	b8 c6 00 02 	l.slli r6,r6,0x2
 40022c8:	a8 63 0f e0 	l.ori r3,r3,0xfe0
 40022cc:	e0 c6 18 00 	l.add r6,r6,r3
 40022d0:	84 66 00 00 	l.lwz r3,0x0(r6)
 40022d4:	44 00 18 00 	l.jr r3
 40022d8:	15 00 00 00 	l.nop 0x0
 40022dc:	87 92 00 00 	l.lwz r28,0x0(r18)
 40022e0:	9e 52 00 04 	l.addi r18,r18,0x4
 40022e4:	04 00 00 a2 	l.jal 400256c <strlen_>
 40022e8:	a8 7c 00 00 	l.ori r3,r28,0x0
 40022ec:	e1 ce 58 02 	l.sub r14,r14,r11
 40022f0:	bd ae 00 00 	l.sflesi r14,0x0
 40022f4:	10 00 00 0b 	l.bf 4002320 <vsnprintf+0x190>
 40022f8:	a8 70 00 00 	l.ori r3,r16,0x0
 40022fc:	9c a0 00 00 	l.addi r5,r0,0x0
 4002300:	e0 d0 28 00 	l.add r6,r16,r5
 4002304:	9c 60 00 20 	l.addi r3,r0,0x20
 4002308:	9c a5 00 01 	l.addi r5,r5,0x1
 400230c:	e4 25 70 00 	l.sfne r5,r14
 4002310:	13 ff ff fc 	l.bf 4002300 <__isr_stack_s+0xffffa300>
 4002314:	d8 06 18 00 	l.sb 0x0(r6),r3
 4002318:	e2 10 28 00 	l.add r16,r16,r5
 400231c:	a8 70 00 00 	l.ori r3,r16,0x0
 4002320:	a8 9c 00 00 	l.ori r4,r28,0x0
 4002324:	04 00 00 72 	l.jal 40024ec <strcpy_>
 4002328:	e2 10 58 00 	l.add r16,r16,r11
 400232c:	03 ff ff ad 	l.j 40021e0 <__isr_stack_s+0xffffa1e0>
 4002330:	90 a2 00 00 	l.lbs r5,0x0(r2)
 4002334:	84 72 00 00 	l.lwz r3,0x0(r18)
 4002338:	9e 52 00 04 	l.addi r18,r18,0x4
 400233c:	d8 10 18 00 	l.sb 0x0(r16),r3
 4002340:	03 ff ff a7 	l.j 40021dc <__isr_stack_s+0xffffa1dc>
 4002344:	9e 10 00 01 	l.addi r16,r16,0x1
 4002348:	ac 65 00 64 	l.xori r3,r5,0x64
 400234c:	a4 63 00 ff 	l.andi r3,r3,0xff
 4002350:	9c 63 ff ff 	l.addi r3,r3,0xffffffff
 4002354:	bd 83 00 00 	l.sfltsi r3,0x0
 4002358:	0c 00 00 28 	l.bnf 40023f8 <vsnprintf+0x268>
 400235c:	ac 65 00 75 	l.xori r3,r5,0x75
 4002360:	84 72 00 00 	l.lwz r3,0x0(r18)
 4002364:	9c a0 00 0a 	l.addi r5,r0,0xa
 4002368:	bd 63 00 00 	l.sfgesi r3,0x0
 400236c:	0c 00 00 2f 	l.bnf 4002428 <vsnprintf+0x298>
 4002370:	9e 52 00 04 	l.addi r18,r18,0x4
 4002374:	bd ae 00 1f 	l.sflesi r14,0x1f
 4002378:	10 00 00 03 	l.bf 4002384 <vsnprintf+0x1f4>
 400237c:	a8 ce 00 00 	l.ori r6,r14,0x0
 4002380:	9c c0 00 1f 	l.addi r6,r0,0x1f
 4002384:	04 00 00 dd 	l.jal 40026f8 <uitoan>
 4002388:	a8 9a 00 00 	l.ori r4,r26,0x0
 400238c:	a8 70 00 00 	l.ori r3,r16,0x0
 4002390:	a8 81 00 00 	l.ori r4,r1,0x0
 4002394:	04 00 00 56 	l.jal 40024ec <strcpy_>
 4002398:	e2 10 58 00 	l.add r16,r16,r11
 400239c:	03 ff ff 91 	l.j 40021e0 <__isr_stack_s+0xffffa1e0>
 40023a0:	90 a2 00 00 	l.lbs r5,0x0(r2)
 40023a4:	90 a2 00 00 	l.lbs r5,0x0(r2)
 40023a8:	9c 65 ff d0 	l.addi r3,r5,0xffffffd0
 40023ac:	bc 43 00 09 	l.sfgtui r3,0x9
 40023b0:	13 ff ff c0 	l.bf 40022b0 <__isr_stack_s+0xffffa2b0>
 40023b4:	9c 42 00 01 	l.addi r2,r2,0x1
 40023b8:	90 a2 00 00 	l.lbs r5,0x0(r2)
 40023bc:	9d 05 ff d0 	l.addi r8,r5,0xffffffd0
 40023c0:	bc a8 00 09 	l.sfleui r8,0x9
 40023c4:	13 ff ff fd 	l.bf 40023b8 <__isr_stack_s+0xffffa3b8>
 40023c8:	9c 42 00 01 	l.addi r2,r2,0x1
 40023cc:	03 ff ff ba 	l.j 40022b4 <__isr_stack_s+0xffffa2b4>
 40023d0:	9c c5 ff a8 	l.addi r6,r5,0xffffffa8
 40023d4:	90 a2 00 00 	l.lbs r5,0x0(r2)
 40023d8:	9c e0 00 30 	l.addi r7,r0,0x30
 40023dc:	03 ff ff a5 	l.j 4002270 <__isr_stack_s+0xffffa270>
 40023e0:	9c 42 00 01 	l.addi r2,r2,0x1
 40023e4:	d8 10 28 00 	l.sb 0x0(r16),r5
 40023e8:	9e 10 00 01 	l.addi r16,r16,0x1
 40023ec:	90 a2 00 00 	l.lbs r5,0x0(r2)
 40023f0:	03 ff ff 9d 	l.j 4002264 <__isr_stack_s+0xffffa264>
 40023f4:	9c 42 00 01 	l.addi r2,r2,0x1
 40023f8:	a4 63 00 ff 	l.andi r3,r3,0xff
 40023fc:	9c 63 ff ff 	l.addi r3,r3,0xffffffff
 4002400:	bd 63 00 00 	l.sfgesi r3,0x0
 4002404:	0c 00 00 05 	l.bnf 4002418 <vsnprintf+0x288>
 4002408:	9c a0 00 10 	l.addi r5,r0,0x10
 400240c:	84 72 00 00 	l.lwz r3,0x0(r18)
 4002410:	03 ff ff d9 	l.j 4002374 <__isr_stack_s+0xffffa374>
 4002414:	9e 52 00 04 	l.addi r18,r18,0x4
 4002418:	84 72 00 00 	l.lwz r3,0x0(r18)
 400241c:	9c a0 00 0a 	l.addi r5,r0,0xa
 4002420:	03 ff ff d5 	l.j 4002374 <__isr_stack_s+0xffffa374>
 4002424:	9e 52 00 04 	l.addi r18,r18,0x4
 4002428:	a8 ce 00 00 	l.ori r6,r14,0x0
 400242c:	bd ae 00 1f 	l.sflesi r14,0x1f
 4002430:	0c 00 00 09 	l.bnf 4002454 <vsnprintf+0x2c4>
 4002434:	e0 60 18 02 	l.sub r3,r0,r3
 4002438:	a8 9a 00 00 	l.ori r4,r26,0x0
 400243c:	04 00 00 af 	l.jal 40026f8 <uitoan>
 4002440:	9c a0 00 0a 	l.addi r5,r0,0xa
 4002444:	9c 60 00 2d 	l.addi r3,r0,0x2d
 4002448:	d8 10 18 00 	l.sb 0x0(r16),r3
 400244c:	03 ff ff d0 	l.j 400238c <__isr_stack_s+0xffffa38c>
 4002450:	9e 10 00 01 	l.addi r16,r16,0x1
 4002454:	03 ff ff f9 	l.j 4002438 <__isr_stack_s+0xffffa438>
 4002458:	9c c0 00 1f 	l.addi r6,r0,0x1f

0400245c <snprintf>:
 400245c:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4002460:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4002464:	07 ff ff 4b 	l.jal 4002190 <__isr_stack_s+0xffffa190>
 4002468:	9c c1 00 04 	l.addi r6,r1,0x4
 400246c:	9c 21 00 04 	l.addi r1,r1,0x4
 4002470:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4002474:	44 00 48 00 	l.jr r9
 4002478:	15 00 00 00 	l.nop 0x0

0400247c <sprintf>:
 400247c:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4002480:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4002484:	a8 a4 00 00 	l.ori r5,r4,0x0
 4002488:	9c c1 00 04 	l.addi r6,r1,0x4
 400248c:	07 ff ff 41 	l.jal 4002190 <__isr_stack_s+0xffffa190>
 4002490:	9c 80 04 00 	l.addi r4,r0,0x400
 4002494:	9c 21 00 04 	l.addi r1,r1,0x4
 4002498:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 400249c:	44 00 48 00 	l.jr r9
 40024a0:	15 00 00 00 	l.nop 0x0

040024a4 <printf>:
 40024a4:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 40024a8:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
 40024ac:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
 40024b0:	9c 21 fd f4 	l.addi r1,r1,0xfffffdf4
 40024b4:	a8 a3 00 00 	l.ori r5,r3,0x0
 40024b8:	9c c1 02 0c 	l.addi r6,r1,0x20c
 40024bc:	a8 61 00 00 	l.ori r3,r1,0x0
 40024c0:	07 ff ff 34 	l.jal 4002190 <__isr_stack_s+0xffffa190>
 40024c4:	9c 80 02 00 	l.addi r4,r0,0x200
 40024c8:	a8 61 00 00 	l.ori r3,r1,0x0
 40024cc:	07 ff fd ba 	l.jal 4001bb4 <__isr_stack_s+0xffff9bb4>
 40024d0:	a8 4b 00 00 	l.ori r2,r11,0x0
 40024d4:	9c 21 02 0c 	l.addi r1,r1,0x20c
 40024d8:	a9 62 00 00 	l.ori r11,r2,0x0
 40024dc:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40024e0:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
 40024e4:	44 00 48 00 	l.jr r9
 40024e8:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)

040024ec <strcpy_>:
 40024ec:	e0 a0 20 02 	l.sub r5,r0,r4
 40024f0:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 40024f4:	e0 a4 28 04 	l.or r5,r4,r5
 40024f8:	bd 65 00 00 	l.sfgesi r5,0x0
 40024fc:	10 00 00 17 	l.bf 4002558 <strcpy_+0x6c>
 4002500:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4002504:	e0 a0 18 02 	l.sub r5,r0,r3
 4002508:	e0 a3 28 04 	l.or r5,r3,r5
 400250c:	bd 65 00 00 	l.sfgesi r5,0x0
 4002510:	10 00 00 12 	l.bf 4002558 <strcpy_+0x6c>
 4002514:	15 00 00 00 	l.nop 0x0
 4002518:	90 c4 00 00 	l.lbs r6,0x0(r4)
 400251c:	bc 06 00 00 	l.sfeqi r6,0x0
 4002520:	10 00 00 08 	l.bf 4002540 <strcpy_+0x54>
 4002524:	a8 a3 00 00 	l.ori r5,r3,0x0
 4002528:	d8 05 30 00 	l.sb 0x0(r5),r6
 400252c:	9c 84 00 01 	l.addi r4,r4,0x1
 4002530:	90 c4 00 00 	l.lbs r6,0x0(r4)
 4002534:	bc 26 00 00 	l.sfnei r6,0x0
 4002538:	13 ff ff fc 	l.bf 4002528 <__isr_stack_s+0xffffa528>
 400253c:	9c a5 00 01 	l.addi r5,r5,0x1
 4002540:	9c 40 00 00 	l.addi r2,r0,0x0
 4002544:	a9 63 00 00 	l.ori r11,r3,0x0
 4002548:	d8 05 10 00 	l.sb 0x0(r5),r2
 400254c:	9c 21 00 04 	l.addi r1,r1,0x4
 4002550:	44 00 48 00 	l.jr r9
 4002554:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)
 4002558:	9c 60 00 00 	l.addi r3,r0,0x0
 400255c:	9c 21 00 04 	l.addi r1,r1,0x4
 4002560:	a9 63 00 00 	l.ori r11,r3,0x0
 4002564:	44 00 48 00 	l.jr r9
 4002568:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

0400256c <strlen_>:
 400256c:	91 63 00 00 	l.lbs r11,0x0(r3)
 4002570:	bc 0b 00 00 	l.sfeqi r11,0x0
 4002574:	10 00 00 0a 	l.bf 400259c <strlen_+0x30>
 4002578:	15 00 00 00 	l.nop 0x0
 400257c:	9d 60 00 00 	l.addi r11,r0,0x0
 4002580:	9d 6b 00 01 	l.addi r11,r11,0x1
 4002584:	e0 83 58 00 	l.add r4,r3,r11
 4002588:	90 84 00 00 	l.lbs r4,0x0(r4)
 400258c:	bc 24 00 00 	l.sfnei r4,0x0
 4002590:	13 ff ff fd 	l.bf 4002584 <__isr_stack_s+0xffffa584>
 4002594:	9d 6b 00 01 	l.addi r11,r11,0x1
 4002598:	9d 6b ff ff 	l.addi r11,r11,0xffffffff
 400259c:	44 00 48 00 	l.jr r9
 40025a0:	15 00 00 00 	l.nop 0x0

040025a4 <strrev>:
 40025a4:	90 c3 00 00 	l.lbs r6,0x0(r3)
 40025a8:	bc 06 00 00 	l.sfeqi r6,0x0
 40025ac:	10 00 00 0b 	l.bf 40025d8 <strrev+0x34>
 40025b0:	9c 80 ff ff 	l.addi r4,r0,0xffffffff
 40025b4:	9c 80 00 00 	l.addi r4,r0,0x0
 40025b8:	9c 84 00 01 	l.addi r4,r4,0x1
 40025bc:	e0 a3 20 00 	l.add r5,r3,r4
 40025c0:	90 a5 00 00 	l.lbs r5,0x0(r5)
 40025c4:	bc 25 00 00 	l.sfnei r5,0x0
 40025c8:	13 ff ff fd 	l.bf 40025bc <__isr_stack_s+0xffffa5bc>
 40025cc:	9c 84 00 01 	l.addi r4,r4,0x1
 40025d0:	9c 84 ff ff 	l.addi r4,r4,0xffffffff
 40025d4:	9c 84 ff ff 	l.addi r4,r4,0xffffffff
 40025d8:	e0 83 20 00 	l.add r4,r3,r4
 40025dc:	e4 63 20 00 	l.sfgeu r3,r4
 40025e0:	10 00 00 0d 	l.bf 4002614 <strrev+0x70>
 40025e4:	15 00 00 00 	l.nop 0x0
 40025e8:	00 00 00 03 	l.j 40025f4 <strrev+0x50>
 40025ec:	a8 a3 00 00 	l.ori r5,r3,0x0
 40025f0:	90 c5 00 00 	l.lbs r6,0x0(r5)
 40025f4:	90 e4 00 00 	l.lbs r7,0x0(r4)
 40025f8:	d8 04 30 00 	l.sb 0x0(r4),r6
 40025fc:	d8 05 38 00 	l.sb 0x0(r5),r7
 4002600:	9c 84 ff ff 	l.addi r4,r4,0xffffffff
 4002604:	9c a5 00 01 	l.addi r5,r5,0x1
 4002608:	e4 a4 28 00 	l.sfleu r4,r5
 400260c:	0f ff ff f9 	l.bnf 40025f0 <__isr_stack_s+0xffffa5f0>
 4002610:	15 00 00 00 	l.nop 0x0
 4002614:	44 00 48 00 	l.jr r9
 4002618:	a9 63 00 00 	l.ori r11,r3,0x0

0400261c <itoa>:
 400261c:	d7 e1 17 f0 	l.sw 0xfffffff0(r1),r2
 4002620:	d7 e1 77 f4 	l.sw 0xfffffff4(r1),r14
 4002624:	d7 e1 87 f8 	l.sw 0xfffffff8(r1),r16
 4002628:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 400262c:	9c 45 ff fe 	l.addi r2,r5,0xfffffffe
 4002630:	9c 21 ff f0 	l.addi r1,r1,0xfffffff0
 4002634:	a9 c4 00 00 	l.ori r14,r4,0x0
 4002638:	bc a2 00 0e 	l.sfleui r2,0xe
 400263c:	0c 00 00 25 	l.bnf 40026d0 <itoa+0xb4>
 4002640:	aa 06 00 00 	l.ori r16,r6,0x0
 4002644:	b8 83 00 9f 	l.srai r4,r3,0x1f
 4002648:	a8 4e 00 00 	l.ori r2,r14,0x0
 400264c:	e0 e4 18 05 	l.xor r7,r4,r3
 4002650:	e0 e7 20 02 	l.sub r7,r7,r4
 4002654:	e1 07 2b 09 	l.div r8,r7,r5
 4002658:	e1 88 2b 06 	l.mul r12,r8,r5
 400265c:	18 80 04 00 	l.movhi r4,0x400
 4002660:	e1 87 60 02 	l.sub r12,r7,r12
 4002664:	a8 84 28 60 	l.ori r4,r4,0x2860
 4002668:	a8 e8 00 00 	l.ori r7,r8,0x0
 400266c:	e1 0c 20 00 	l.add r8,r12,r4
 4002670:	bc 27 00 00 	l.sfnei r7,0x0
 4002674:	8d 08 00 00 	l.lbz r8,0x0(r8)
 4002678:	d8 02 40 00 	l.sb 0x0(r2),r8
 400267c:	13 ff ff f6 	l.bf 4002654 <__isr_stack_s+0xffffa654>
 4002680:	9c 42 00 01 	l.addi r2,r2,0x1
 4002684:	bd 63 00 00 	l.sfgesi r3,0x0
 4002688:	0c 00 00 0f 	l.bnf 40026c4 <itoa+0xa8>
 400268c:	9c 60 00 2d 	l.addi r3,r0,0x2d
 4002690:	9c 80 00 00 	l.addi r4,r0,0x0
 4002694:	a8 6e 00 00 	l.ori r3,r14,0x0
 4002698:	d8 02 20 00 	l.sb 0x0(r2),r4
 400269c:	07 ff ff c2 	l.jal 40025a4 <__isr_stack_s+0xffffa5a4>
 40026a0:	e0 42 70 02 	l.sub r2,r2,r14
 40026a4:	d4 10 10 00 	l.sw 0x0(r16),r2
 40026a8:	9c 21 00 10 	l.addi r1,r1,0x10
 40026ac:	a9 6e 00 00 	l.ori r11,r14,0x0
 40026b0:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40026b4:	84 41 ff f0 	l.lwz r2,0xfffffff0(r1)
 40026b8:	85 c1 ff f4 	l.lwz r14,0xfffffff4(r1)
 40026bc:	44 00 48 00 	l.jr r9
 40026c0:	86 01 ff f8 	l.lwz r16,0xfffffff8(r1)
 40026c4:	d8 02 18 00 	l.sb 0x0(r2),r3
 40026c8:	03 ff ff f2 	l.j 4002690 <__isr_stack_s+0xffffa690>
 40026cc:	9c 42 00 01 	l.addi r2,r2,0x1
 40026d0:	9c 40 00 00 	l.addi r2,r0,0x0
 40026d4:	9d c0 00 00 	l.addi r14,r0,0x0
 40026d8:	d8 04 10 00 	l.sb 0x0(r4),r2
 40026dc:	9c 21 00 10 	l.addi r1,r1,0x10
 40026e0:	a9 6e 00 00 	l.ori r11,r14,0x0
 40026e4:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40026e8:	84 41 ff f0 	l.lwz r2,0xfffffff0(r1)
 40026ec:	85 c1 ff f4 	l.lwz r14,0xfffffff4(r1)
 40026f0:	44 00 48 00 	l.jr r9
 40026f4:	86 01 ff f8 	l.lwz r16,0xfffffff8(r1)

040026f8 <uitoan>:
 40026f8:	b8 e7 00 18 	l.slli r7,r7,0x18
 40026fc:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
 4002700:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4002704:	9c 45 ff fe 	l.addi r2,r5,0xfffffffe
 4002708:	b9 67 00 98 	l.srai r11,r7,0x18
 400270c:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
 4002710:	bc a2 00 0e 	l.sfleui r2,0xe
 4002714:	0c 00 00 25 	l.bnf 40027a8 <uitoan+0xb0>
 4002718:	a8 e4 00 00 	l.ori r7,r4,0x0
 400271c:	e0 43 2b 0a 	l.divu r2,r3,r5
 4002720:	e1 02 2b 06 	l.mul r8,r2,r5
 4002724:	19 80 04 00 	l.movhi r12,0x400
 4002728:	e1 03 40 02 	l.sub r8,r3,r8
 400272c:	a9 8c 28 60 	l.ori r12,r12,0x2860
 4002730:	a8 62 00 00 	l.ori r3,r2,0x0
 4002734:	e0 48 60 00 	l.add r2,r8,r12
 4002738:	bc 23 00 00 	l.sfnei r3,0x0
 400273c:	8c 42 00 00 	l.lbz r2,0x0(r2)
 4002740:	d8 07 10 00 	l.sb 0x0(r7),r2
 4002744:	13 ff ff f6 	l.bf 400271c <__isr_stack_s+0xffffa71c>
 4002748:	9c e7 00 01 	l.addi r7,r7,0x1
 400274c:	e0 47 20 02 	l.sub r2,r7,r4
 4002750:	e5 62 30 00 	l.sfges r2,r6
 4002754:	10 00 00 0c 	l.bf 4002784 <uitoan+0x8c>
 4002758:	a8 a3 00 00 	l.ori r5,r3,0x0
 400275c:	e1 07 28 00 	l.add r8,r7,r5
 4002760:	9c a5 00 01 	l.addi r5,r5,0x1
 4002764:	d8 08 58 00 	l.sb 0x0(r8),r11
 4002768:	e1 05 10 00 	l.add r8,r5,r2
 400276c:	e5 46 40 00 	l.sfgts r6,r8
 4002770:	13 ff ff fc 	l.bf 4002760 <__isr_stack_s+0xffffa760>
 4002774:	e1 07 28 00 	l.add r8,r7,r5
 4002778:	e0 46 10 02 	l.sub r2,r6,r2
 400277c:	e0 e7 10 00 	l.add r7,r7,r2
 4002780:	e0 47 20 02 	l.sub r2,r7,r4
 4002784:	9c 60 00 00 	l.addi r3,r0,0x0
 4002788:	d8 07 18 00 	l.sb 0x0(r7),r3
 400278c:	07 ff ff 86 	l.jal 40025a4 <__isr_stack_s+0xffffa5a4>
 4002790:	a8 64 00 00 	l.ori r3,r4,0x0
 4002794:	9c 21 00 08 	l.addi r1,r1,0x8
 4002798:	a9 62 00 00 	l.ori r11,r2,0x0
 400279c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40027a0:	44 00 48 00 	l.jr r9
 40027a4:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)
 40027a8:	9c 40 00 00 	l.addi r2,r0,0x0
 40027ac:	9c 21 00 08 	l.addi r1,r1,0x8
 40027b0:	d8 04 10 00 	l.sb 0x0(r4),r2
 40027b4:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40027b8:	9c 40 00 00 	l.addi r2,r0,0x0
 40027bc:	a9 62 00 00 	l.ori r11,r2,0x0
 40027c0:	44 00 48 00 	l.jr r9
 40027c4:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

040027c8 <_text_dummy_code>:
 40027c8:	15 00 00 00 	l.nop 0x0
 40027cc:	15 00 00 00 	l.nop 0x0
 40027d0:	15 00 00 00 	l.nop 0x0
 40027d4:	15 00 00 00 	l.nop 0x0
 40027d8:	15 00 00 00 	l.nop 0x0
 40027dc:	15 00 00 00 	l.nop 0x0
 40027e0:	15 00 00 00 	l.nop 0x0
 40027e4:	15 00 00 00 	l.nop 0x0
 40027e8:	15 00 00 00 	l.nop 0x0
 40027ec:	15 00 00 00 	l.nop 0x0
 40027f0:	15 00 00 00 	l.nop 0x0
 40027f4:	15 00 00 00 	l.nop 0x0
 40027f8:	15 00 00 00 	l.nop 0x0
 40027fc:	15 00 00 00 	l.nop 0x0
 4002800:	15 00 00 00 	l.nop 0x0
 4002804:	15 00 00 00 	l.nop 0x0

Disassembly of section .ispm_text:

04002808 <__ispm_data_e-0x18>:
	...

Disassembly of section .data:

04002820 <A>:
 4002820:	00 00 00 00 	l.j 4002820 <A>
 4002824:	00 00 00 01 	l.j 4002828 <A+0x8>
 4002828:	00 00 00 02 	l.j 4002830 <A+0x10>
 400282c:	00 00 00 03 	l.j 4002838 <A+0x18>
 4002830:	00 00 00 04 	l.j 4002840 <B>
 4002834:	00 00 00 05 	l.j 4002848 <B+0x8>
 4002838:	00 00 00 06 	l.j 4002850 <B+0x10>
 400283c:	00 00 00 07 	l.j 4002858 <B+0x18>

04002840 <B>:
 4002840:	00 00 00 0a 	l.j 4002868 <gNumcode+0x8>
 4002844:	00 00 00 0b 	l.j 4002870 <gNumcode+0x10>
 4002848:	00 00 00 0c 	l.j 4002878 <xsr_tick_on>
 400284c:	00 00 00 0d 	l.j 4002880 <tIntHandlers>
 4002850:	00 00 00 0e 	l.j 4002888 <tIntHandlers+0x8>
 4002854:	00 00 00 0f 	l.j 4002890 <tIntHandlers+0x10>
 4002858:	00 00 00 10 	l.j 4002898 <__data_lma_e+0x4>
 400285c:	00 00 00 11 	l.j 40028a0 <__data_lma_e+0xc>

04002860 <gNumcode>:
 4002860:	30 31 32 33 	.word 0x30313233
 4002864:	34 35 36 37 	.word 0x34353637
 4002868:	38 39 41 42 	.word 0x38394142
 400286c:	43 44 45 46 	.word 0x43444546
 4002870:	00 00 00 00 	l.j 4002870 <gNumcode+0x10>

Disassembly of section .bss:

04002874 <__bss_s>:
 4002874:	00 00 00 00 	l.j 4002874 <__bss_s>

04002878 <xsr_tick_on>:
 4002878:	00 00 00 00 	l.j 4002878 <xsr_tick_on>

0400287c <gnIsrTick>:
 400287c:	00 00 00 00 	l.j 400287c <gnIsrTick>

04002880 <tIntHandlers>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	47 43 43 3a 	l.jr r8
   4:	20 28 4f 70 	.word 0x20284f70
   8:	65 6e 52 49 	.word 0x656e5249
   c:	53 43 20 33 	.word 0x53432033
  10:	32 2d 62 69 	.word 0x322d6269
  14:	74 20 74 6f 	l.cust2 
  18:	6f 6c 63 68 	.word 0x6f6c6368
  1c:	61 69 6e 20 	.word 0x61696e20
  20:	66 6f 72 20 	.word 0x666f7220
  24:	6f 72 33 32 	.word 0x6f723332
  28:	2d 65 6c 66 	.word 0x2d656c66
  2c:	20 28 62 75 	.word 0x20286275
  30:	69 6c 74 20 	.word 0x696c7420
  34:	32 30 31 31 	.word 0x32303131
  38:	30 34 31 30 	.word 0x30343130
  3c:	29 29 20 34 	lv.addu.b r9,r9,r4
  40:	2e 35 2e 31 	.word 0x2e352e31
  44:	2d 6f 72 33 	.word 0x2d6f7233
  48:	32 2d 31 2e 	.word 0x322d312e
  4c:	30 72 63 34 	.word 0x30726334
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00 00 00 1c 	l.j 70 <__lma_start+0x70>
   4:	00 02 00 00 	l.j 80004 <__lma_size+0x7d764>
   8:	00 00 04 00 	l.j 1008 <except_stack_size+0xc08>
   c:	00 00 00 00 	l.j c <__lma_start+0xc>
  10:	04 00 11 00 	l.jal 4410 <__lma_size+0x1b70>
  14:	00 00 01 d0 	l.j 754 <except_stack_size+0x354>
	...

Disassembly of section .debug_pubnames:

00000000 <.debug_pubnames>:
   0:	00 00 00 88 	l.j 220 <heap_size+0x120>
   4:	00 02 00 00 	l.j 80004 <__lma_size+0x7d764>
   8:	00 00 00 00 	l.j 8 <__lma_start+0x8>
   c:	02 66 00 00 	l.j f998000c <__isr_stack_s+0xf597800c>
  10:	00 d4 65 6e 	l.j 35195c8 <__lma_size+0x3516d28>
  14:	61 62 6c 65 	.word 0x61626c65
  18:	5f 6a 74 61 	.word 0x5f6a7461
  1c:	67 5f 63 74 	.word 0x675f6374
  20:	72 6c 5f 65 	l.cust1 
  24:	78 63 65 70 	l.cust3 
  28:	74 69 6f 6e 	l.cust2 
  2c:	00 00 00 00 	l.j 2c <__lma_start+0x2c>
  30:	e9 64 69 73 	.word 0xe9646973
  34:	61 62 6c 65 	.word 0x61626c65
  38:	5f 6a 74 61 	.word 0x5f6a7461
  3c:	67 5f 63 74 	.word 0x675f6374
  40:	72 6c 5f 65 	l.cust1 
  44:	78 63 65 70 	l.cust3 
  48:	74 69 6f 6e 	l.cust2 
  4c:	00 00 00 00 	l.j 4c <__lma_start+0x4c>
  50:	fe 73 79 73 	l.cust8 
  54:	63 61 6c 6c 	.word 0x63616c6c
  58:	5f 41 00 00 	.word 0x5f410000
  5c:	00 01 2d 74 	l.j 4b62c <__lma_size+0x48d8c>
  60:	72 61 70 63 	l.cust1 
  64:	61 6c 6c 5f 	.word 0x616c6c5f
  68:	41 00 00 00 	.word 0x41000000
  6c:	01 56 70 72 	l.j 559c234 <__isr_stack_s+0x1594234>
  70:	6f 63 00 00 	.word 0x6f630000
  74:	00 01 ab 6d 	l.j 6ae28 <__lma_size+0x68588>
  78:	61 69 6e 00 	.word 0x61696e00
  7c:	00 00 02 45 	l.j 990 <except_stack_size+0x590>
  80:	41 00 00 00 	.word 0x41000000
  84:	02 55 42 00 	l.j f9550884 <__isr_stack_s+0xf5548884>
  88:	00 00 00 00 	l.j 88 <__lma_start+0x88>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00 00 02 62 	l.j 988 <except_stack_size+0x588>
   4:	00 02 00 00 	l.j 80004 <__lma_size+0x7d764>
   8:	00 00 04 01 	l.j 100c <except_stack_size+0xc0c>
   c:	00 00 00 db 	l.j 378 <heap_size+0x278>
  10:	01 00 00 00 	l.j 4000010 <_text_lma_s>
  14:	2d 00 00 00 	.word 0x2d000000
  18:	38 04 00 11 	.word 0x38040011
  1c:	00 04 00 12 	l.j 100064 <__lma_size+0xfd7c4>
  20:	d0 00 00 00 	l.sd 0x0(r0),r0
  24:	00 02 04 05 	l.j 81038 <__lma_size+0x7e798>
  28:	69 6e 74 00 	.word 0x696e7400
  2c:	03 00 00 00 	l.j fc00002c <__isr_stack_s+0xf7ff802c>
  30:	28 02 35 00 	.word 0x28023500
  34:	00 00 37 04 	l.j dc44 <__lma_size+0xb3a4>
  38:	04 07 00 00 	l.jal 1c0038 <__lma_size+0x1bd798>
  3c:	00 56 04 01 	l.j 1581040 <__lma_size+0x157e7a0>
  40:	06 00 00 00 	l.jal f8000040 <__isr_stack_s+0xf3ff8040>
  44:	6c 04 01 08 	.word 0x6c040108
  48:	00 00 00 63 	l.j 1d4 <heap_size+0xd4>
  4c:	04 01 06 00 	l.jal 4184c <__lma_size+0x3efac>
  50:	00 00 65 04 	l.j 19460 <__lma_size+0x16bc0>
  54:	02 05 00 00 	l.j f8140054 <__isr_stack_s+0xf4138054>
  58:	00 d1 04 02 	l.j 3441060 <__lma_size+0x343e7c0>
  5c:	07 00 00 00 	l.jal fc00005c <__isr_stack_s+0xf7ff805c>
  60:	be 04 04 05 	.word 0xbe040405
  64:	00 00 00 05 	l.j 78 <__lma_start+0x78>
  68:	04 04 07 00 	l.jal 101c68 <__lma_size+0xff3c8>
  6c:	00 00 51 04 	l.j 1447c <__lma_size+0x11bdc>
  70:	08 05 00 00 	.word 0x08050000
  74:	00 00 04 08 	l.j 1094 <except_stack_size+0xc94>
  78:	07 00 00 00 	l.jal fc000078 <__isr_stack_s+0xf7ff8078>
  7c:	4c 05 01 00 	l.maci r5,0x100
  80:	00 00 92 01 	l.j 24884 <__lma_size+0x21fe4>
  84:	5d 01 00 00 	.word 0x5d010000
  88:	00 25 01 00 	l.j 940488 <__lma_size+0x93dbe8>
  8c:	00 00 ce 06 	l.j 338a4 <__lma_size+0x31004>
  90:	61 00 01 5d 	.word 0x6100015d
  94:	00 00 00 ce 	l.j 3cc <heap_size+0x2cc>
  98:	06 62 00 01 	l.jal f988009c <__isr_stack_s+0xf587809c>
  9c:	5d 00 00 00 	.word 0x5d000000
  a0:	ce 07 73 75 	.word 0xce077375
  a4:	6d 00 01 5f 	.word 0x6d00015f
  a8:	00 00 00 25 	l.j 13c <heap_size+0x3c>
  ac:	07 69 00 01 	l.jal fda400b0 <__isr_stack_s+0xf9a380b0>
  b0:	60 00 00 00 	.word 0x60000000
  b4:	25 08 09 00 	l.rfe 
  b8:	00 00 97 01 	l.j 25cbc <__lma_size+0x2341c>
  bc:	62 00 00 00 	.word 0x62000000
  c0:	25 09 00 00 	l.rfe 
  c4:	00 9d 01 63 	l.j 2740650 <__lma_size+0x273ddb0>
  c8:	00 00 00 25 	l.j 15c <heap_size+0x5c>
  cc:	00 00 0a 04 	l.j 28dc <__lma_size+0x3c>
  d0:	00 00 00 25 	l.j 164 <heap_size+0x64>
  d4:	0b 01 00 00 	.word 0x0b010000
  d8:	00 a3 01 2b 	l.j 28c0584 <__lma_size+0x28bdce4>
  dc:	01 04 00 11 	l.j 4100120 <__isr_stack_s+0xf8120>
  e0:	00 04 00 11 	l.j 100124 <__lma_size+0xfd884>
  e4:	1c 00 00 00 	.word 0x1c000000
  e8:	00 0b 01 00 	l.j 2c04e8 <__lma_size+0x2bdc48>
  ec:	00 00 71 01 	l.j 1c4f0 <__lma_size+0x19c50>
  f0:	40 01 04 00 	.word 0x40010400
  f4:	11 1c 04 00 	l.bf 47010f4 <__isr_stack_s+0x6f90f4>
  f8:	11 38 00 00 	l.bf 4e000f8 <__isr_stack_s+0xdf80f8>
  fc:	00 20 0c 01 	l.j 803100 <__lma_size+0x800860>
 100:	00 00 00 19 	l.j 164 <heap_size+0x64>
 104:	01 45 01 04 	l.j 5140514 <__isr_stack_s+0x1138514>
 108:	00 11 38 04 	l.j 44e118 <__lma_size+0x44b878>
 10c:	00 11 dc 00 	l.j 47710c <__lma_size+0x47486c>
 110:	00 00 40 00 	l.j 10110 <__lma_size+0xd870>
 114:	00 01 27 0d 	l.j 49d48 <__lma_size+0x474a8>
 118:	00 00 00 23 	l.j 1a4 <heap_size+0xa4>
 11c:	01 47 00 00 	l.j 51c011c <__isr_stack_s+0x11b811c>
 120:	01 27 00 00 	l.j 49c0120 <__isr_stack_s+0x9b8120>
 124:	00 60 00 0a 	l.j 180014c <__lma_size+0x17fd8ac>
 128:	04 00 00 00 	l.jal 128 <heap_size+0x28>
 12c:	2c 0c 01 00 	.word 0x2c0c0100
 130:	00 00 0e 01 	l.j 3934 <__lma_size+0x1094>
 134:	53 01 04 00 	.word 0x53010400
 138:	11 dc 04 00 	l.bf 7701138 <__isr_stack_s+0x36f9138>
 13c:	12 00 00 00 	l.bf f800013c <__isr_stack_s+0xf3ff813c>
 140:	00 a9 00 00 	l.j 2a40140 <__lma_size+0x2a3d8a0>
 144:	01 56 0e 00 	l.j 5583944 <__isr_stack_s+0x157b944>
 148:	00 00 23 01 	l.j 8d4c <__lma_size+0x64ac>
 14c:	55 00 00 01 	.word 0x55000001
 150:	27 03 7b 04 	l.rfe 
 154:	9f 00 0f 00 	l.addi r24,r0,0xf00
 158:	00 00 7d 04 	l.j 1f568 <__lma_size+0x1ccc8>
 15c:	00 12 00 04 	l.j 48016c <__lma_size+0x47d8cc>
 160:	00 12 38 02 	l.j 48e168 <__lma_size+0x48b8c8>
 164:	71 00 00 00 	l.cust1 
 168:	01 ab 10 00 	l.j 6ac4168 <__isr_stack_s+0x2abc168>
 16c:	00 00 8f 00 	l.j 23d6c <__lma_size+0x214cc>
 170:	00 00 c9 10 	l.j 325b0 <__lma_size+0x2fd10>
 174:	00 00 00 98 	l.j 3d4 <heap_size+0x2d4>
 178:	00 00 00 dc 	l.j 4e8 <except_stack_size+0xe8>
 17c:	11 00 00 00 	l.bf 400017c <_reset+0x7c>
 180:	a1 00 00 00 	l.addic r8,r0,0x0
 184:	ef 11 00 00 	.word 0xef110000
 188:	00 ac 00 00 	l.j 2b00188 <__lma_size+0x2afd8e8>
 18c:	01 0e 12 04 	l.j 438499c <__isr_stack_s+0x37c99c>
 190:	00 12 0c 04 	l.j 4831a0 <__lma_size+0x480900>
 194:	00 12 24 11 	l.j 4891d8 <__lma_size+0x486938>
 198:	00 00 00 b6 	l.j 470 <except_stack_size+0x70>
 19c:	00 00 01 22 	l.j 624 <except_stack_size+0x224>
 1a0:	11 00 00 00 	l.bf 40001a0 <_reset+0xa0>
 1a4:	c1 00 00 01 	l.mtspr r0,r0,0x4001
 1a8:	4b 00 00 13 	l.jalr r0
 1ac:	01 00 00 00 	l.j 40001ac <_reset+0xac>
 1b0:	8d 01 6a 01 	l.lbz r8,0x6a01(r1)
 1b4:	00 00 00 25 	l.j 248 <heap_size+0x148>
 1b8:	04 00 12 38 	l.jal 4a98 <__lma_size+0x21f8>
 1bc:	04 00 12 d0 	l.jal 4cfc <__lma_size+0x245c>
 1c0:	00 00 01 74 	l.j 790 <except_stack_size+0x390>
 1c4:	00 00 02 1f 	l.j a40 <except_stack_size+0x640>
 1c8:	14 00 00 00 	.word 0x14000000
 1cc:	7d 04 00 12 	l.cust4 
 1d0:	6c 04 00 12 	.word 0x6c040012
 1d4:	ac 01 75 10 	l.xori r0,r1,0x7510
 1d8:	00 00 00 98 	l.j 438 <except_stack_size+0x38>
 1dc:	00 00 01 94 	l.j 82c <except_stack_size+0x42c>
 1e0:	10 00 00 00 	l.bf 1e0 <heap_size+0xe0>
 1e4:	8f 00 00 01 	l.lbz r24,0x1(r0)
 1e8:	ac 12 04 00 	l.xori r0,r18,0x400
 1ec:	12 6c 04 00 	l.bf f9b011ec <__isr_stack_s+0xf5af91ec>
 1f0:	12 ac 11 00 	l.bf fab045f0 <__isr_stack_s+0xf6afc5f0>
 1f4:	00 00 a1 00 	l.j 285f4 <__lma_size+0x25d54>
 1f8:	00 01 c4 11 	l.j 7123c <__lma_size+0x6e99c>
 1fc:	00 00 00 ac 	l.j 4ac <except_stack_size+0xac>
 200:	00 00 01 e3 	l.j 98c <except_stack_size+0x58c>
 204:	15 00 00 00 	l.nop 0x0
 208:	00 11 00 00 	l.j 440208 <__lma_size+0x43d968>
 20c:	00 b6 00 00 	l.j 2d8020c <__lma_size+0x2d7d96c>
 210:	01 f7 11 00 	l.j 7dc4610 <__isr_stack_s+0x3dbc610>
 214:	00 00 c1 00 	l.j 30614 <__lma_size+0x2dd74>
 218:	00 02 23 00 	l.j 88e18 <__lma_size+0x86578>
 21c:	00 00 00 16 	l.j 274 <heap_size+0x174>
 220:	00 00 00 25 	l.j 2b4 <heap_size+0x1b4>
 224:	00 00 02 2f 	l.j ae0 <except_stack_size+0x6e0>
 228:	17 00 00 00 	.word 0x17000000
 22c:	68 07 00 18 	.word 0x68070018
 230:	41 00 01 5a 	.word 0x4100015a
 234:	00 00 02 1f 	l.j ab0 <except_stack_size+0x6b0>
 238:	01 01 18 42 	l.j 4046340 <__isr_stack_s+0x3e340>
 23c:	00 01 5b 00 	l.j 56e3c <__lma_size+0x5459c>
 240:	00 02 1f 01 	l.j 87e44 <__lma_size+0x855a4>
 244:	01 19 41 00 	l.j 4650644 <__isr_stack_s+0x648644>
 248:	01 5a 00 00 	l.j 5680248 <__isr_stack_s+0x1678248>
 24c:	02 1f 01 05 	l.j f87c0660 <__isr_stack_s+0xf47b8660>
 250:	03 04 00 28 	l.j fc1002f0 <__isr_stack_s+0xf80f82f0>
 254:	20 19 42 00 	.word 0x20194200
 258:	01 5b 00 00 	l.j 56c0258 <__isr_stack_s+0x16b8258>
 25c:	02 1f 01 05 	l.j f87c0670 <__isr_stack_s+0xf47b8670>
 260:	03 04 00 28 	l.j fc100300 <__isr_stack_s+0xf80f8300>
 264:	Address 0x0000000000000264 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	01 11 01 25 	l.j 4440494 <__isr_stack_s+0x438494>
   4:	0e 13 0b 03 	l.bnf f84c2c10 <__isr_stack_s+0xf44bac10>
   8:	0e 1b 0e 11 	l.bnf f86c384c <__isr_stack_s+0xf46bb84c>
   c:	01 12 01 10 	l.j 448044c <__isr_stack_s+0x47844c>
  10:	06 00 00 02 	l.jal f8000018 <__isr_stack_s+0xf3ff8018>
  14:	24 00 0b 0b 	l.rfe 
  18:	3e 0b 03 08 	.word 0x3e0b0308
  1c:	00 00 03 16 	l.j c74 <except_stack_size+0x874>
  20:	00 03 0e 3a 	l.j c3908 <__lma_size+0xc1068>
  24:	0b 3b 0b 49 	.word 0x0b3b0b49
  28:	13 00 00 04 	l.bf fc000038 <__isr_stack_s+0xf7ff8038>
  2c:	24 00 0b 0b 	l.rfe 
  30:	3e 0b 03 0e 	.word 0x3e0b030e
  34:	00 00 05 2e 	l.j 14ec <except_stack_size+0x10ec>
  38:	01 3f 0c 03 	l.j 4fc3044 <__isr_stack_s+0xfbb044>
  3c:	0e 3a 0b 3b 	l.bnf f8e82d28 <__isr_stack_s+0xf4e7ad28>
  40:	0b 27 0c 49 	.word 0x0b270c49
  44:	13 20 0b 01 	l.bf fc802c48 <__isr_stack_s+0xf87fac48>
  48:	13 00 00 06 	l.bf fc000060 <__isr_stack_s+0xf7ff8060>
  4c:	05 00 03 08 	l.jal 4000c6c <_syscall_vector+0x6c>
  50:	3a 0b 3b 0b 	.word 0x3a0b3b0b
  54:	49 13 00 00 	l.jalr r0
  58:	07 34 00 03 	l.jal fcd00064 <__isr_stack_s+0xf8cf8064>
  5c:	08 3a 0b 3b 	.word 0x083a0b3b
  60:	0b 49 13 00 	.word 0x0b491300
  64:	00 08 0b 01 	l.j 202c68 <__lma_size+0x2003c8>
  68:	00 00 09 34 	l.j 2538 <except_stack_size+0x2138>
  6c:	00 03 0e 3a 	l.j c3954 <__lma_size+0xc10b4>
  70:	0b 3b 0b 49 	.word 0x0b3b0b49
  74:	13 00 00 0a 	l.bf fc00009c <__isr_stack_s+0xf7ff809c>
  78:	0f 00 0b 0b 	l.bnf fc002ca4 <__isr_stack_s+0xf7ffaca4>
  7c:	49 13 00 00 	l.jalr r0
  80:	0b 2e 00 3f 	.word 0x0b2e003f
  84:	0c 03 0e 3a 	l.bnf c396c <__lma_size+0xc10cc>
  88:	0b 3b 0b 27 	.word 0x0b3b0b27
  8c:	0c 11 01 12 	l.bnf 4404d4 <__lma_size+0x43dc34>
  90:	01 40 06 00 	l.j 5001890 <__isr_stack_s+0xff9890>
  94:	00 0c 2e 01 	l.j 30b898 <__lma_size+0x308ff8>
  98:	3f 0c 03 0e 	.word 0x3f0c030e
  9c:	3a 0b 3b 0b 	.word 0x3a0b3b0b
  a0:	27 0c 11 01 	l.rfe 
  a4:	12 01 40 06 	l.bf f80500bc <__isr_stack_s+0xf40480bc>
  a8:	01 13 00 00 	l.j 44c00a8 <__isr_stack_s+0x4b80a8>
  ac:	0d 34 00 03 	l.bnf 4d000b8 <__isr_stack_s+0xcf80b8>
  b0:	0e 3a 0b 3b 	l.bnf f8e82d9c <__isr_stack_s+0xf4e7ad9c>
  b4:	0b 49 13 02 	.word 0x0b491302
  b8:	06 00 00 0e 	l.jal f80000f0 <__isr_stack_s+0xf3ff80f0>
  bc:	34 00 03 0e 	.word 0x3400030e
  c0:	3a 0b 3b 0b 	.word 0x3a0b3b0b
  c4:	49 13 02 0a 	l.jalr r0
  c8:	00 00 0f 2e 	l.j 3d80 <__lma_size+0x14e0>
  cc:	01 31 13 11 	l.j 4c44d10 <__isr_stack_s+0xc3cd10>
  d0:	01 12 01 40 	l.j 44805d0 <__isr_stack_s+0x4785d0>
  d4:	0a 01 13 00 	.word 0x0a011300
  d8:	00 10 05 00 	l.j 4014d8 <__lma_size+0x3fec38>
  dc:	31 13 02 06 	.word 0x31130206
  e0:	00 00 11 34 	l.j 45b0 <__lma_size+0x1d10>
  e4:	00 31 13 02 	l.j c44cec <__lma_size+0xc4244c>
  e8:	06 00 00 12 	l.jal f8000130 <__isr_stack_s+0xf3ff8130>
  ec:	0b 01 11 01 	.word 0x0b011101
  f0:	12 01 00 00 	l.bf f80400f0 <__isr_stack_s+0xf40380f0>
  f4:	13 2e 01 3f 	l.bf fcb805f0 <__isr_stack_s+0xf8b785f0>
  f8:	0c 03 0e 3a 	l.bnf c39e0 <__lma_size+0xc1140>
  fc:	0b 3b 0b 27 	.word 0x0b3b0b27
 100:	0c 49 13 11 	l.bnf 1244d44 <__lma_size+0x12424a4>
 104:	01 12 01 40 	l.j 4480604 <__isr_stack_s+0x478604>
 108:	06 01 13 00 	l.jal f8044d08 <__isr_stack_s+0xf403cd08>
 10c:	00 14 1d 01 	l.j 507510 <__lma_size+0x504c70>
 110:	31 13 11 01 	.word 0x31131101
 114:	12 01 58 0b 	l.bf f8056140 <__isr_stack_s+0xf404e140>
 118:	59 0b 00 00 	.word 0x590b0000
 11c:	15 0b 01 55 	l.nop 0x155
 120:	06 00 00 16 	l.jal f8000178 <__isr_stack_s+0xf3ff8178>
 124:	01 01 49 13 	l.j 4052570 <__isr_stack_s+0x4a570>
 128:	01 13 00 00 	l.j 44c0128 <__isr_stack_s+0x4b8128>
 12c:	17 21 00 49 	.word 0x17210049
 130:	13 2f 0b 00 	l.bf fcbc2d30 <__isr_stack_s+0xf8bbad30>
 134:	00 18 34 00 	l.j 60d134 <__lma_size+0x60a894>
 138:	03 08 3a 0b 	l.j fc20e964 <__isr_stack_s+0xf8206964>
 13c:	3b 0b 49 13 	.word 0x3b0b4913
 140:	3f 0c 3c 0c 	.word 0x3f0c3c0c
 144:	00 00 19 34 	l.j 6614 <__lma_size+0x3d74>
 148:	00 03 08 3a 	l.j c2230 <__lma_size+0xbf990>
 14c:	0b 3b 0b 49 	.word 0x0b3b0b49
 150:	13 3f 0c 02 	l.bf fcfc3158 <__isr_stack_s+0xf8fbb158>
 154:	0a 00 00 00 	.word 0x0a000000

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00 00 02 37 	l.j 8dc <except_stack_size+0x4dc>
   4:	00 02 00 00 	l.j 80004 <__lma_size+0x7d764>
   8:	00 4b 01 01 	l.j 12c040c <__lma_size+0x12bdb6c>
   c:	f6 f5 0a 00 	l.cust6 
  10:	01 01 01 01 	l.j 4040414 <__isr_stack_s+0x38414>
  14:	00 00 00 01 	l.j 18 <__lma_start+0x18>
  18:	2f 6f 70 74 	.word 0x2f6f7074
  1c:	2f 53 57 5f 	.word 0x2f53575f
  20:	4e 45 57 2f 	l.maci r5,0x572f
  24:	53 57 2f 62 	.word 0x53572f62
  28:	6f 6f 74 2f 	.word 0x6f6f742f
  2c:	73 72 63 2f 	l.cust1 
  30:	68 65 61 64 	.word 0x68656164
  34:	65 72 00 73 	.word 0x65720073
  38:	72 63 00 00 	l.cust1 
  3c:	6d 61 69 6e 	.word 0x6d61696e
  40:	2e 63 00 02 	.word 0x2e630002
  44:	00 00 62 6f 	l.j 18a00 <__lma_size+0x16160>
  48:	6f 74 5f 64 	.word 0x6f745f64
  4c:	65 76 2e 68 	.word 0x65762e68
  50:	00 01 00 00 	l.j 40050 <__lma_size+0x3d7b0>
  54:	00 00 05 02 	l.j 145c <except_stack_size+0x105c>
  58:	04 00 11 00 	l.jal 4458 <__lma_size+0x1bb8>
  5c:	3f 00 05 02 	.word 0x3f000502
  60:	04 00 11 08 	l.jal 4480 <__lma_size+0x1be0>
  64:	15 00 05 02 	l.nop 0x502
  68:	04 00 11 0c 	l.jal 4498 <__lma_size+0x1bf8>
  6c:	25 00 05 02 	l.rfe 
  70:	04 00 11 14 	l.jal 44c0 <__lma_size+0x1c20>
  74:	03 6f 01 00 	l.j fdbc0474 <__isr_stack_s+0xf9bb8474>
  78:	05 02 04 00 	l.jal 4081078 <__isr_stack_s+0x79078>
  7c:	11 1c 28 00 	l.bf 470a07c <__isr_stack_s+0x70207c>
  80:	05 02 04 00 	l.jal 4081080 <__isr_stack_s+0x79080>
  84:	11 24 15 00 	l.bf 4905484 <__isr_stack_s+0x8fd484>
  88:	05 02 04 00 	l.jal 4081088 <__isr_stack_s+0x79088>
  8c:	11 28 15 00 	l.bf 4a0548c <__isr_stack_s+0x9fd48c>
  90:	05 02 04 00 	l.jal 4081090 <__isr_stack_s+0x79090>
  94:	11 30 13 00 	l.bf 4c04c94 <__isr_stack_s+0xbfcc94>
  98:	05 02 04 00 	l.jal 4081098 <__isr_stack_s+0x79098>
  9c:	11 38 18 00 	l.bf 4e0609c <__isr_stack_s+0xdfe09c>
  a0:	05 02 04 00 	l.jal 40810a0 <__isr_stack_s+0x790a0>
  a4:	11 3c 15 00 	l.bf 4f054a4 <__isr_stack_s+0xefd4a4>
  a8:	05 02 04 00 	l.jal 40810a8 <__isr_stack_s+0x790a8>
  ac:	11 40 01 00 	l.bf 50004ac <__isr_stack_s+0xff84ac>
  b0:	05 02 04 00 	l.jal 40810b0 <__isr_stack_s+0x790b0>
  b4:	11 48 17 00 	l.bf 5205cb4 <__isr_stack_s+0x11fdcb4>
  b8:	05 02 04 00 	l.jal 40810b8 <__isr_stack_s+0x790b8>
  bc:	11 74 18 00 	l.bf 5d060bc <__isr_stack_s+0x1cfe0bc>
  c0:	05 02 04 00 	l.jal 40810c0 <__isr_stack_s+0x790c0>
  c4:	11 78 17 00 	l.bf 5e05cc4 <__isr_stack_s+0x1dfdcc4>
  c8:	05 02 04 00 	l.jal 40810c8 <__isr_stack_s+0x790c8>
  cc:	11 80 11 00 	l.bf 60044cc <__isr_stack_s+0x1ffc4cc>
  d0:	05 02 04 00 	l.jal 40810d0 <__isr_stack_s+0x790d0>
  d4:	11 88 10 00 	l.bf 62040d4 <__isr_stack_s+0x21fc0d4>
  d8:	05 02 04 00 	l.jal 40810d8 <__isr_stack_s+0x790d8>
  dc:	11 90 1b 00 	l.bf 6406cdc <__isr_stack_s+0x23fecdc>
  e0:	05 02 04 00 	l.jal 40810e0 <__isr_stack_s+0x790e0>
  e4:	11 98 12 00 	l.bf 66048e4 <__isr_stack_s+0x25fc8e4>
  e8:	05 02 04 00 	l.jal 40810e8 <__isr_stack_s+0x790e8>
  ec:	11 a0 12 00 	l.bf 68048ec <__isr_stack_s+0x27fc8ec>
  f0:	05 02 04 00 	l.jal 40810f0 <__isr_stack_s+0x790f0>
  f4:	11 a4 18 00 	l.bf 69060f4 <__isr_stack_s+0x28fe0f4>
  f8:	05 02 04 00 	l.jal 40810f8 <__isr_stack_s+0x790f8>
  fc:	11 ac 10 00 	l.bf 6b040fc <__isr_stack_s+0x2afc0fc>
 100:	05 02 04 00 	l.jal 4081100 <__isr_stack_s+0x79100>
 104:	11 b4 13 00 	l.bf 6d04d04 <__isr_stack_s+0x2cfcd04>
 108:	05 02 04 00 	l.jal 4081108 <__isr_stack_s+0x79108>
 10c:	11 b8 19 00 	l.bf 6e0650c <__isr_stack_s+0x2dfe50c>
 110:	05 02 04 00 	l.jal 4081110 <__isr_stack_s+0x79110>
 114:	11 c0 0f 00 	l.bf 7003d14 <__isr_stack_s+0x2ffbd14>
 118:	05 02 04 00 	l.jal 4081118 <__isr_stack_s+0x79118>
 11c:	11 c8 13 00 	l.bf 7204d1c <__isr_stack_s+0x31fcd1c>
 120:	05 02 04 00 	l.jal 4081120 <__isr_stack_s+0x79120>
 124:	11 cc 1a 00 	l.bf 7306924 <__isr_stack_s+0x32fe924>
 128:	05 02 04 00 	l.jal 4081128 <__isr_stack_s+0x79128>
 12c:	11 d4 0e 00 	l.bf 750392c <__isr_stack_s+0x34fb92c>
 130:	05 02 04 00 	l.jal 4081130 <__isr_stack_s+0x79130>
 134:	11 dc 1d 00 	l.bf 7707534 <__isr_stack_s+0x36ff534>
 138:	05 02 04 00 	l.jal 4081138 <__isr_stack_s+0x79138>
 13c:	11 e0 15 00 	l.bf 780553c <__isr_stack_s+0x37fd53c>
 140:	05 02 04 00 	l.jal 4081140 <__isr_stack_s+0x79140>
 144:	11 e4 01 00 	l.bf 7900544 <__isr_stack_s+0x38f8544>
 148:	05 02 04 00 	l.jal 4081148 <__isr_stack_s+0x79148>
 14c:	11 ec 17 00 	l.bf 7b05d4c <__isr_stack_s+0x3afdd4c>
 150:	05 02 04 00 	l.jal 4081150 <__isr_stack_s+0x79150>
 154:	11 f0 13 00 	l.bf 7c04d54 <__isr_stack_s+0x3bfcd54>
 158:	05 02 04 00 	l.jal 4081158 <__isr_stack_s+0x79158>
 15c:	11 f4 15 00 	l.bf 7d0555c <__isr_stack_s+0x3cfd55c>
 160:	05 02 04 00 	l.jal 4081160 <__isr_stack_s+0x79160>
 164:	11 f8 13 00 	l.bf 7e04d64 <__isr_stack_s+0x3dfcd64>
 168:	05 02 04 00 	l.jal 4081168 <__isr_stack_s+0x79168>
 16c:	12 00 1a 00 	l.bf f800696c <__isr_stack_s+0xf3ffe96c>
 170:	05 02 04 00 	l.jal 4081170 <__isr_stack_s+0x79170>
 174:	12 00 15 00 	l.bf f8005574 <__isr_stack_s+0xf3ffd574>
 178:	05 02 04 00 	l.jal 4081178 <__isr_stack_s+0x79178>
 17c:	12 08 15 00 	l.bf f820557c <__isr_stack_s+0xf41fd57c>
 180:	05 02 04 00 	l.jal 4081180 <__isr_stack_s+0x79180>
 184:	12 0c 12 00 	l.bf f8304984 <__isr_stack_s+0xf42fc984>
 188:	05 02 04 00 	l.jal 4081188 <__isr_stack_s+0x79188>
 18c:	12 14 1b 00 	l.bf f8506d8c <__isr_stack_s+0xf44fed8c>
 190:	05 02 04 00 	l.jal 4081190 <__isr_stack_s+0x79190>
 194:	12 24 11 00 	l.bf f8904594 <__isr_stack_s+0xf48fc594>
 198:	05 02 04 00 	l.jal 4081198 <__isr_stack_s+0x79198>
 19c:	12 30 1b 00 	l.bf f8c06d9c <__isr_stack_s+0xf4bfed9c>
 1a0:	05 02 04 00 	l.jal 40811a0 <__isr_stack_s+0x791a0>
 1a4:	12 38 17 00 	l.bf f8e05da4 <__isr_stack_s+0xf4dfdda4>
 1a8:	05 02 04 00 	l.jal 40811a8 <__isr_stack_s+0x791a8>
 1ac:	12 3c 16 00 	l.bf f8f059ac <__isr_stack_s+0xf4efd9ac>
 1b0:	05 02 04 00 	l.jal 40811b0 <__isr_stack_s+0x791b0>
 1b4:	12 44 12 00 	l.bf f91049b4 <__isr_stack_s+0xf50fc9b4>
 1b8:	05 02 04 00 	l.jal 40811b8 <__isr_stack_s+0x791b8>
 1bc:	12 48 16 00 	l.bf f92059bc <__isr_stack_s+0xf51fd9bc>
 1c0:	05 02 04 00 	l.jal 40811c0 <__isr_stack_s+0x791c0>
 1c4:	12 50 17 00 	l.bf f9405dc4 <__isr_stack_s+0xf53fddc4>
 1c8:	05 02 04 00 	l.jal 40811c8 <__isr_stack_s+0x791c8>
 1cc:	12 58 15 00 	l.bf f96055cc <__isr_stack_s+0xf55fd5cc>
 1d0:	05 02 04 00 	l.jal 40811d0 <__isr_stack_s+0x791d0>
 1d4:	12 60 16 00 	l.bf f98059d4 <__isr_stack_s+0xf57fd9d4>
 1d8:	05 02 04 00 	l.jal 40811d8 <__isr_stack_s+0x791d8>
 1dc:	12 6c 03 6b 	l.bf f9b00f88 <__isr_stack_s+0xf5af8f88>
 1e0:	01 00 05 02 	l.j 40015e8 <WaitXms+0x34>
 1e4:	04 00 12 74 	l.jal 4bb4 <__lma_size+0x2314>
 1e8:	15 00 05 02 	l.nop 0x502
 1ec:	04 00 12 78 	l.jal 4bcc <__lma_size+0x232c>
 1f0:	1f 00 05 02 	.word 0x1f000502
 1f4:	04 00 12 88 	l.jal 4c14 <__lma_size+0x2374>
 1f8:	0e 00 05 02 	l.bnf f8001600 <__isr_stack_s+0xf3ff9600>
 1fc:	04 00 12 8c 	l.jal 4c2c <__lma_size+0x238c>
 200:	1a 00 05 02 	l.movhi r16,0x502
 204:	04 00 12 94 	l.jal 4c54 <__lma_size+0x23b4>
 208:	0e 00 05 02 	l.bnf f8001610 <__isr_stack_s+0xf3ff9610>
 20c:	04 00 12 9c 	l.jal 4c7c <__lma_size+0x23dc>
 210:	11 00 05 02 	l.bf 4001618 <WaitXms+0x64>
 214:	04 00 12 a0 	l.jal 4c94 <__lma_size+0x23f4>
 218:	17 00 05 02 	.word 0x17000502
 21c:	04 00 12 a4 	l.jal 4cac <__lma_size+0x240c>
 220:	11 00 05 02 	l.bf 4001628 <WaitXms+0x74>
 224:	04 00 12 ac 	l.jal 4cd4 <__lma_size+0x2434>
 228:	28 00 05 02 	.word 0x28000502
 22c:	04 00 12 bc 	l.jal 4d1c <__lma_size+0x247c>
 230:	17 00 05 02 	.word 0x17000502
 234:	04 00 12 d0 	l.jal 4d74 <__lma_size+0x24d4>
 238:	00 01 01 00 	l.j 40638 <__lma_size+0x3dd98>
 23c:	00 00 19 00 	l.j 663c <__lma_size+0x3d9c>
 240:	02 00 00 00 	l.j f8000240 <__isr_stack_s+0xf3ff8240>
 244:	13 01 01 fb 	l.bf fc040a30 <__isr_stack_s+0xf8038a30>
 248:	0e 0d 00 01 	l.bnf f834024c <__isr_stack_s+0xf433824c>
 24c:	01 01 01 00 	l.j 404064c <__isr_stack_s+0x3864c>
 250:	00 00 01 00 	l.j 650 <except_stack_size+0x250>
 254:	00 01 00 00 	l.j 40254 <__lma_size+0x3d9b4>

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	00 00 00 10 	l.j 40 <__lma_start+0x40>
   4:	ff ff ff ff 	l.cust8 
   8:	01 00 01 7c 	l.j 40005f8 <_lpint_vector+0xf8>
   c:	23 0c 01 00 	.word 0x230c0100
  10:	09 23 09 00 	.word 0x09230900
  14:	00 00 00 14 	l.j 64 <__lma_start+0x64>
  18:	00 00 00 00 	l.j 18 <__lma_start+0x18>
  1c:	04 00 11 00 	l.jal 441c <__lma_size+0x1b7c>
  20:	00 00 00 1c 	l.j 90 <__lma_start+0x90>
  24:	48 0e 04 89 	l.jalr r0
  28:	01 00 00 00 	l.j 4000028 <_rodata_lma_s>
  2c:	00 00 00 14 	l.j 7c <__lma_start+0x7c>
  30:	00 00 00 00 	l.j 30 <__lma_start+0x30>
  34:	04 00 11 1c 	l.jal 44a4 <__lma_size+0x1c04>
  38:	00 00 00 1c 	l.j a8 <__lma_start+0xa8>
  3c:	48 0e 04 89 	l.jalr r0
  40:	01 00 00 00 	l.j 4000040 <_text_s>
  44:	00 00 00 14 	l.j 94 <__lma_start+0x94>
  48:	00 00 00 00 	l.j 48 <__lma_start+0x48>
  4c:	04 00 11 38 	l.jal 452c <__lma_size+0x1c8c>
  50:	00 00 00 a4 	l.j 2e0 <heap_size+0x1e0>
  54:	48 0e 04 89 	l.jalr r0
  58:	01 00 00 00 	l.j 4000058 <_rodata_s>
  5c:	00 00 00 14 	l.j ac <__lma_start+0xac>
  60:	00 00 00 00 	l.j 60 <__lma_start+0x60>
  64:	04 00 11 dc 	l.jal 47d4 <__lma_size+0x1f34>
  68:	00 00 00 24 	l.j f8 <__lma_start+0xf8>
  6c:	48 0e 04 89 	l.jalr r0
  70:	01 00 00 00 	l.j 4000070 <_stack_s>
  74:	00 00 00 0c 	l.j a4 <__lma_start+0xa4>
  78:	00 00 00 00 	l.j 78 <__lma_start+0x78>
  7c:	04 00 12 00 	l.jal 487c <__lma_size+0x1fdc>
  80:	00 00 00 38 	l.j 160 <heap_size+0x60>
  84:	00 00 00 14 	l.j d4 <__lma_start+0xd4>
  88:	00 00 00 00 	l.j 88 <__lma_start+0x88>
  8c:	04 00 12 38 	l.jal 496c <__lma_size+0x20cc>
  90:	00 00 00 98 	l.j 2f0 <heap_size+0x1f0>
  94:	50 0e 0c 82 	.word 0x500e0c82
  98:	02 89 01 00 	l.j fa240498 <__isr_stack_s+0xf6238498>
  9c:	00 00 00 10 	l.j dc <__lma_start+0xdc>
  a0:	ff ff ff ff 	l.cust8 
  a4:	01 00 01 7c 	l.j 4000694 <_align_vector+0x94>
  a8:	23 0c 01 00 	.word 0x230c0100
  ac:	09 23 09 00 	.word 0x09230900
  b0:	00 00 00 14 	l.j 100 <heap_size>
  b4:	00 00 00 9c 	l.j 324 <heap_size+0x224>
  b8:	04 00 14 8c 	l.jal 52e8 <__lma_size+0x2a48>
  bc:	00 00 00 3c 	l.j 1ac <heap_size+0xac>
  c0:	58 0e 04 89 	.word 0x580e0489
  c4:	01 00 00 00 	l.j 40000c4 <_stack_e+0x50>
  c8:	00 00 00 14 	l.j 118 <heap_size+0x18>
  cc:	00 00 00 9c 	l.j 33c <heap_size+0x23c>
  d0:	04 00 14 c8 	l.jal 53f0 <__lma_size+0x2b50>
  d4:	00 00 00 54 	l.j 224 <heap_size+0x124>
  d8:	64 0e 04 82 	.word 0x640e0482
  dc:	01 00 00 00 	l.j 40000dc <_stack_e+0x68>
  e0:	00 00 00 0c 	l.j 110 <heap_size+0x10>
  e4:	00 00 00 9c 	l.j 354 <heap_size+0x254>
  e8:	04 00 15 1c 	l.jal 5558 <__lma_size+0x2cb8>
  ec:	00 00 00 0c 	l.j 11c <heap_size+0x1c>
  f0:	00 00 00 0c 	l.j 120 <heap_size+0x20>
  f4:	00 00 00 9c 	l.j 364 <heap_size+0x264>
  f8:	04 00 15 28 	l.jal 5598 <__lma_size+0x2cf8>
  fc:	00 00 00 0c 	l.j 12c <heap_size+0x2c>
 100:	00 00 00 14 	l.j 150 <heap_size+0x50>
 104:	00 00 00 9c 	l.j 374 <heap_size+0x274>
 108:	04 00 15 34 	l.jal 55d8 <__lma_size+0x2d38>
 10c:	00 00 00 80 	l.j 30c <heap_size+0x20c>
 110:	48 0e 0c 82 	l.jalr r1
 114:	01 00 00 00 	l.j 4000114 <_reset+0x14>
 118:	00 00 00 14 	l.j 168 <heap_size+0x68>
 11c:	00 00 00 9c 	l.j 38c <heap_size+0x28c>
 120:	04 00 15 b4 	l.jal 57f0 <__lma_size+0x2f50>
 124:	00 00 00 80 	l.j 324 <heap_size+0x224>
 128:	48 0e 0c 82 	l.jalr r1
 12c:	01 00 00 00 	l.j 400012c <_reset+0x2c>
 130:	00 00 00 0c 	l.j 160 <heap_size+0x60>
 134:	00 00 00 9c 	l.j 3a4 <heap_size+0x2a4>
 138:	04 00 16 34 	l.jal 5a08 <__lma_size+0x3168>
 13c:	00 00 00 34 	l.j 20c <heap_size+0x10c>
 140:	00 00 00 14 	l.j 190 <heap_size+0x90>
 144:	00 00 00 9c 	l.j 3b4 <heap_size+0x2b4>
 148:	04 00 16 68 	l.jal 5ae8 <__lma_size+0x3248>
 14c:	00 00 00 20 	l.j 1cc <heap_size+0xcc>
 150:	48 0e 04 89 	l.jalr r0
 154:	01 00 00 00 	l.j 4000154 <_reset+0x54>
 158:	00 00 00 10 	l.j 198 <heap_size+0x98>
 15c:	ff ff ff ff 	l.cust8 
 160:	01 00 01 7c 	l.j 4000750 <_illinsn_vector+0x50>
 164:	23 0c 01 00 	.word 0x230c0100
 168:	09 23 09 00 	.word 0x09230900
 16c:	00 00 00 14 	l.j 1bc <heap_size+0xbc>
 170:	00 00 01 58 	l.j 6d0 <except_stack_size+0x2d0>
 174:	04 00 16 88 	l.jal 5b94 <__lma_size+0x32f4>
 178:	00 00 00 78 	l.j 358 <heap_size+0x258>
 17c:	4c 0e 04 82 	l.maci r14,0x482
 180:	01 00 00 00 	l.j 4000180 <_reset+0x80>
 184:	00 00 00 14 	l.j 1d4 <heap_size+0xd4>
 188:	00 00 01 58 	l.j 6e8 <except_stack_size+0x2e8>
 18c:	04 00 17 00 	l.jal 5d8c <__lma_size+0x34ec>
 190:	00 00 00 7c 	l.j 380 <heap_size+0x280>
 194:	4c 0e 04 82 	l.maci r14,0x482
 198:	01 00 00 00 	l.j 4000198 <_reset+0x98>
 19c:	00 00 00 14 	l.j 1ec <heap_size+0xec>
 1a0:	00 00 01 58 	l.j 700 <except_stack_size+0x300>
 1a4:	04 00 17 7c 	l.jal 5f94 <__lma_size+0x36f4>
 1a8:	00 00 00 88 	l.j 3c8 <heap_size+0x2c8>
 1ac:	4c 0e 04 82 	l.maci r14,0x482
 1b0:	01 00 00 00 	l.j 40001b0 <_reset+0xb0>
 1b4:	00 00 00 10 	l.j 1f4 <heap_size+0xf4>
 1b8:	ff ff ff ff 	l.cust8 
 1bc:	01 00 01 7c 	l.j 40007ac <_illinsn_vector+0xac>
 1c0:	23 0c 01 00 	.word 0x230c0100
 1c4:	09 23 09 00 	.word 0x09230900
 1c8:	00 00 00 14 	l.j 218 <heap_size+0x118>
 1cc:	00 00 01 b4 	l.j 89c <except_stack_size+0x49c>
 1d0:	04 00 18 04 	l.jal 61e0 <__lma_size+0x3940>
 1d4:	00 00 00 40 	l.j 2d4 <heap_size+0x1d4>
 1d8:	50 0e 04 82 	.word 0x500e0482
 1dc:	01 00 00 00 	l.j 40001dc <_reset+0xdc>
 1e0:	00 00 00 14 	l.j 230 <heap_size+0x130>
 1e4:	00 00 01 b4 	l.j 8b4 <except_stack_size+0x4b4>
 1e8:	04 00 18 44 	l.jal 62f8 <__lma_size+0x3a58>
 1ec:	00 00 00 3c 	l.j 2dc <heap_size+0x1dc>
 1f0:	4c 0e 04 82 	l.maci r14,0x482
 1f4:	01 00 00 00 	l.j 40001f4 <_reset+0xf4>
 1f8:	00 00 00 14 	l.j 248 <heap_size+0x148>
 1fc:	00 00 01 b4 	l.j 8cc <except_stack_size+0x4cc>
 200:	04 00 18 80 	l.jal 6400 <__lma_size+0x3b60>
 204:	00 00 00 50 	l.j 344 <heap_size+0x244>
 208:	48 89 01 82 	l.jalr r0
 20c:	02 48 0e 08 	l.j f9203a2c <__isr_stack_s+0xf51fba2c>
 210:	00 00 00 14 	l.j 260 <heap_size+0x160>
 214:	00 00 01 b4 	l.j 8e4 <except_stack_size+0x4e4>
 218:	04 00 18 d0 	l.jal 6558 <__lma_size+0x3cb8>
 21c:	00 00 00 4c 	l.j 34c <heap_size+0x24c>
 220:	48 89 01 82 	l.jalr r0
 224:	02 48 0e 08 	l.j f9203a44 <__isr_stack_s+0xf51fba44>
 228:	00 00 00 20 	l.j 2a8 <heap_size+0x1a8>
 22c:	00 00 01 b4 	l.j 8fc <except_stack_size+0x4fc>
 230:	04 00 19 1c 	l.jal 66a0 <__lma_size+0x3e00>
 234:	00 00 01 04 	l.j 644 <except_stack_size+0x244>
 238:	44 82 07 48 	l.jr r0
 23c:	94 03 6c 0e 	l.lhz r0,0x6c0e(r3)
 240:	1c 90 05 8e 	.word 0x1c90058e
 244:	06 96 02 92 	l.jal fa580c8c <__isr_stack_s+0xf6578c8c>
 248:	04 89 01 00 	l.jal 2240648 <__lma_size+0x223dda8>
 24c:	00 00 00 0c 	l.j 27c <heap_size+0x17c>
 250:	00 00 01 b4 	l.j 920 <except_stack_size+0x520>
 254:	04 00 1a 20 	l.jal 6ad4 <__lma_size+0x4234>
 258:	00 00 00 08 	l.j 278 <heap_size+0x178>
 25c:	00 00 00 0c 	l.j 28c <heap_size+0x18c>
 260:	00 00 01 b4 	l.j 930 <except_stack_size+0x530>
 264:	04 00 1a 28 	l.jal 6b04 <__lma_size+0x4264>
 268:	00 00 00 08 	l.j 288 <heap_size+0x188>
 26c:	00 00 00 0c 	l.j 29c <heap_size+0x19c>
 270:	00 00 01 b4 	l.j 940 <except_stack_size+0x540>
 274:	04 00 1a 30 	l.jal 6b34 <__lma_size+0x4294>
 278:	00 00 00 08 	l.j 298 <heap_size+0x198>
 27c:	00 00 00 0c 	l.j 2ac <heap_size+0x1ac>
 280:	00 00 01 b4 	l.j 950 <except_stack_size+0x550>
 284:	04 00 1a 38 	l.jal 6b64 <__lma_size+0x42c4>
 288:	00 00 00 08 	l.j 2a8 <heap_size+0x1a8>
 28c:	00 00 00 0c 	l.j 2bc <heap_size+0x1bc>
 290:	00 00 01 b4 	l.j 960 <except_stack_size+0x560>
 294:	04 00 1a 40 	l.jal 6b94 <__lma_size+0x42f4>
 298:	00 00 00 08 	l.j 2b8 <heap_size+0x1b8>
 29c:	00 00 00 0c 	l.j 2cc <heap_size+0x1cc>
 2a0:	00 00 01 b4 	l.j 970 <except_stack_size+0x570>
 2a4:	04 00 1a 48 	l.jal 6bc4 <__lma_size+0x4324>
 2a8:	00 00 00 08 	l.j 2c8 <heap_size+0x1c8>
 2ac:	00 00 00 0c 	l.j 2dc <heap_size+0x1dc>
 2b0:	00 00 01 b4 	l.j 980 <except_stack_size+0x580>
 2b4:	04 00 1a 50 	l.jal 6bf4 <__lma_size+0x4354>
 2b8:	00 00 00 08 	l.j 2d8 <heap_size+0x1d8>
 2bc:	00 00 00 0c 	l.j 2ec <heap_size+0x1ec>
 2c0:	00 00 01 b4 	l.j 990 <except_stack_size+0x590>
 2c4:	04 00 1a 58 	l.jal 6c24 <__lma_size+0x4384>
 2c8:	00 00 00 08 	l.j 2e8 <heap_size+0x1e8>
 2cc:	00 00 00 0c 	l.j 2fc <heap_size+0x1fc>
 2d0:	00 00 01 b4 	l.j 9a0 <except_stack_size+0x5a0>
 2d4:	04 00 1a 60 	l.jal 6c54 <__lma_size+0x43b4>
 2d8:	00 00 00 08 	l.j 2f8 <heap_size+0x1f8>
 2dc:	00 00 00 0c 	l.j 30c <heap_size+0x20c>
 2e0:	00 00 01 b4 	l.j 9b0 <except_stack_size+0x5b0>
 2e4:	04 00 1a 68 	l.jal 6c84 <__lma_size+0x43e4>
 2e8:	00 00 00 08 	l.j 308 <heap_size+0x208>
 2ec:	00 00 00 0c 	l.j 31c <heap_size+0x21c>
 2f0:	00 00 01 b4 	l.j 9c0 <except_stack_size+0x5c0>
 2f4:	04 00 1a 70 	l.jal 6cb4 <__lma_size+0x4414>
 2f8:	00 00 00 08 	l.j 318 <heap_size+0x218>
 2fc:	00 00 00 14 	l.j 34c <heap_size+0x24c>
 300:	00 00 01 b4 	l.j 9d0 <except_stack_size+0x5d0>
 304:	04 00 1a 78 	l.jal 6ce4 <__lma_size+0x4444>
 308:	00 00 00 88 	l.j 528 <except_stack_size+0x128>
 30c:	4c 0e 08 82 	l.maci r14,0x882
 310:	02 89 01 00 	l.j fa240710 <__isr_stack_s+0xf6238710>
 314:	00 00 00 10 	l.j 354 <heap_size+0x254>
 318:	ff ff ff ff 	l.cust8 
 31c:	01 00 01 7c 	l.j 400090c <_dtlbmiss_vector+0xc>
 320:	23 0c 01 00 	.word 0x230c0100
 324:	09 23 09 00 	.word 0x09230900
 328:	00 00 00 14 	l.j 378 <heap_size+0x278>
 32c:	00 00 03 14 	l.j f7c <except_stack_size+0xb7c>
 330:	04 00 1b 00 	l.jal 6f30 <__lma_size+0x4690>
 334:	00 00 00 80 	l.j 534 <except_stack_size+0x134>
 338:	44 82 01 54 	l.jr r0
 33c:	0e 04 00 00 	l.bnf f810033c <__isr_stack_s+0xf40f833c>
 340:	00 00 00 0c 	l.j 370 <heap_size+0x270>
 344:	00 00 03 14 	l.j f94 <except_stack_size+0xb94>
 348:	04 00 1b 80 	l.jal 7148 <__lma_size+0x48a8>
 34c:	00 00 00 34 	l.j 41c <except_stack_size+0x1c>
 350:	00 00 00 14 	l.j 3a0 <heap_size+0x2a0>
 354:	00 00 03 14 	l.j fa4 <except_stack_size+0xba4>
 358:	04 00 1b b4 	l.jal 7228 <__lma_size+0x4988>
 35c:	00 00 00 84 	l.j 56c <except_stack_size+0x16c>
 360:	4c 0e 04 82 	l.maci r14,0x482
 364:	01 00 00 00 	l.j 4000364 <_dpfault_vector+0x64>
 368:	00 00 00 14 	l.j 3b8 <heap_size+0x2b8>
 36c:	00 00 03 14 	l.j fbc <except_stack_size+0xbbc>
 370:	04 00 1c 38 	l.jal 7450 <__lma_size+0x4bb0>
 374:	00 00 00 a0 	l.j 5f4 <except_stack_size+0x1f4>
 378:	48 0e 04 82 	l.jalr r0
 37c:	01 00 00 00 	l.j 400037c <_dpfault_vector+0x7c>
 380:	00 00 00 0c 	l.j 3b0 <heap_size+0x2b0>
 384:	00 00 03 14 	l.j fd4 <except_stack_size+0xbd4>
 388:	04 00 1c d8 	l.jal 76e8 <__lma_size+0x4e48>
 38c:	00 00 00 28 	l.j 42c <except_stack_size+0x2c>
 390:	00 00 00 14 	l.j 3e0 <heap_size+0x2e0>
 394:	00 00 03 14 	l.j fe4 <except_stack_size+0xbe4>
 398:	04 00 1d 00 	l.jal 7798 <__lma_size+0x4ef8>
 39c:	00 00 02 f4 	l.j f6c <except_stack_size+0xb6c>
 3a0:	4c 0e 04 82 	l.maci r14,0x482
 3a4:	01 00 00 00 	l.j 40003a4 <_dpfault_vector+0xa4>
 3a8:	00 00 00 14 	l.j 3f8 <heap_size+0x2f8>
 3ac:	00 00 03 14 	l.j ffc <except_stack_size+0xbfc>
 3b0:	04 00 1f f4 	l.jal 8380 <__lma_size+0x5ae0>
 3b4:	00 00 00 2c 	l.j 464 <except_stack_size+0x64>
 3b8:	44 82 02 4c 	l.jr r0
 3bc:	0e 08 89 01 	l.bnf f82227c0 <__isr_stack_s+0xf421a7c0>
 3c0:	00 00 00 14 	l.j 410 <except_stack_size+0x10>
 3c4:	00 00 03 14 	l.j 1014 <except_stack_size+0xc14>
 3c8:	04 00 20 20 	l.jal 8448 <__lma_size+0x5ba8>
 3cc:	00 00 00 80 	l.j 5cc <except_stack_size+0x1cc>
 3d0:	44 82 02 4c 	l.jr r0
 3d4:	0e 08 89 01 	l.bnf f82227d8 <__isr_stack_s+0xf421a7d8>
 3d8:	00 00 00 18 	l.j 438 <except_stack_size+0x38>
 3dc:	00 00 03 14 	l.j 102c <except_stack_size+0xc2c>
 3e0:	04 00 20 a0 	l.jal 8660 <__lma_size+0x5dc0>
 3e4:	00 00 00 80 	l.j 5e4 <except_stack_size+0x1e4>
 3e8:	44 8e 02 5c 	l.jr r0
 3ec:	0e 0c 82 03 	l.bnf f8320bf8 <__isr_stack_s+0xf4318bf8>
 3f0:	89 01 00 00 	l.lws r8,0x0(r1)
 3f4:	00 00 00 14 	l.j 444 <except_stack_size+0x44>
 3f8:	00 00 03 14 	l.j 1048 <except_stack_size+0xc48>
 3fc:	04 00 21 20 	l.jal 887c <__lma_size+0x5fdc>
 400:	00 00 00 70 	l.j 5c0 <except_stack_size+0x1c0>
 404:	4c 0e 08 82 	l.maci r14,0x882
 408:	02 89 01 00 	l.j fa240808 <__isr_stack_s+0xf6238808>
 40c:	00 00 00 10 	l.j 44c <except_stack_size+0x4c>
 410:	ff ff ff ff 	l.cust8 
 414:	01 00 01 7c 	l.j 4000a04 <_itlbmiss_vector+0x4>
 418:	23 0c 01 00 	.word 0x230c0100
 41c:	09 23 09 00 	.word 0x09230900
 420:	00 00 00 24 	l.j 4b0 <except_stack_size+0xb0>
 424:	00 00 04 0c 	l.j 1454 <except_stack_size+0x1054>
 428:	04 00 21 90 	l.jal 8a68 <__lma_size+0x61c8>
 42c:	00 00 02 cc 	l.j f5c <except_stack_size+0xb5c>
 430:	68 9c 02 8e 	.word 0x689c028e
 434:	09 89 01 9a 	.word 0x0989019a
 438:	03 98 04 96 	l.j fe601690 <__isr_stack_s+0xfa5f9690>
 43c:	05 94 06 92 	l.jal 6501e84 <__isr_stack_s+0x24f9e84>
 440:	07 90 08 82 	l.jal fe402648 <__isr_stack_s+0xfa3fa648>
 444:	0a 48 0e 48 	.word 0x0a480e48
 448:	00 00 00 14 	l.j 498 <except_stack_size+0x98>
 44c:	00 00 04 0c 	l.j 147c <except_stack_size+0x107c>
 450:	04 00 24 5c 	l.jal 95c0 <__lma_size+0x6d20>
 454:	00 00 00 20 	l.j 4d4 <except_stack_size+0xd4>
 458:	48 0e 04 89 	l.jalr r0
 45c:	01 00 00 00 	l.j 400045c <_ipfault_vector+0x5c>
 460:	00 00 00 14 	l.j 4b0 <except_stack_size+0xb0>
 464:	00 00 04 0c 	l.j 1494 <except_stack_size+0x1094>
 468:	04 00 24 7c 	l.jal 9658 <__lma_size+0x6db8>
 46c:	00 00 00 28 	l.j 50c <except_stack_size+0x10c>
 470:	48 0e 04 89 	l.jalr r0
 474:	01 00 00 00 	l.j 4000474 <_ipfault_vector+0x74>
 478:	00 00 00 18 	l.j 4d8 <except_stack_size+0xd8>
 47c:	00 00 04 0c 	l.j 14ac <except_stack_size+0x10ac>
 480:	04 00 24 a4 	l.jal 9710 <__lma_size+0x6e70>
 484:	00 00 00 48 	l.j 5a4 <except_stack_size+0x1a4>
 488:	50 0e 8c 04 	.word 0x500e8c04
 48c:	8e 02 82 03 	l.lbz r16,0xffff8203(r2)
 490:	89 01 00 00 	l.lws r8,0x0(r1)
 494:	00 00 00 10 	l.j 4d4 <except_stack_size+0xd4>
 498:	ff ff ff ff 	l.cust8 
 49c:	01 00 01 7c 	l.j 4000a8c <_itlbmiss_vector+0x8c>
 4a0:	23 0c 01 00 	.word 0x230c0100
 4a4:	09 23 09 00 	.word 0x09230900
 4a8:	00 00 00 14 	l.j 4f8 <except_stack_size+0xf8>
 4ac:	00 00 04 94 	l.j 16fc <except_stack_size+0x12fc>
 4b0:	04 00 24 ec 	l.jal 9860 <__lma_size+0x6fc0>
 4b4:	00 00 00 80 	l.j 6b4 <except_stack_size+0x2b4>
 4b8:	50 0e 04 82 	.word 0x500e0482
 4bc:	01 00 00 00 	l.j 40004bc <_ipfault_vector+0xbc>
 4c0:	00 00 00 0c 	l.j 4f0 <except_stack_size+0xf0>
 4c4:	00 00 04 94 	l.j 1714 <except_stack_size+0x1314>
 4c8:	04 00 25 6c 	l.jal 9a78 <__lma_size+0x71d8>
 4cc:	00 00 00 38 	l.j 5ac <except_stack_size+0x1ac>
 4d0:	00 00 00 0c 	l.j 500 <except_stack_size+0x100>
 4d4:	00 00 04 94 	l.j 1724 <except_stack_size+0x1324>
 4d8:	04 00 25 a4 	l.jal 9b68 <__lma_size+0x72c8>
 4dc:	00 00 00 78 	l.j 6bc <except_stack_size+0x2bc>
 4e0:	00 00 00 18 	l.j 540 <except_stack_size+0x140>
 4e4:	00 00 04 94 	l.j 1734 <except_stack_size+0x1334>
 4e8:	04 00 26 1c 	l.jal 9d58 <__lma_size+0x74b8>
 4ec:	00 00 00 dc 	l.j 85c <except_stack_size+0x45c>
 4f0:	50 89 01 90 	.word 0x50890190
 4f4:	02 8e 03 82 	l.j fa3812fc <__isr_stack_s+0xf63792fc>
 4f8:	04 48 0e 10 	l.jal 1203d38 <__lma_size+0x1201498>
 4fc:	00 00 00 14 	l.j 54c <except_stack_size+0x14c>
 500:	00 00 04 94 	l.j 1750 <except_stack_size+0x1350>
 504:	04 00 26 f8 	l.jal a0e4 <__lma_size+0x7844>
 508:	00 00 00 d0 	l.j 848 <except_stack_size+0x448>
 50c:	4c 89 01 82 	l.maci r9,0x182
 510:	02 4c 0e 08 	l.j f9303d30 <__isr_stack_s+0xf52fbd30>

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6c 6f 6e 67 	.word 0x6c6f6e67
   4:	20 6c 6f 6e 	.word 0x206c6f6e
   8:	67 20 69 6e 	.word 0x6720696e
   c:	74 00 74 72 	l.cust2 
  10:	61 70 63 61 	.word 0x61706361
  14:	6c 6c 5f 41 	.word 0x6c6c5f41
  18:	00 73 79 73 	l.j 1cde5e4 <__lma_size+0x1cdbd44>
  1c:	63 61 6c 6c 	.word 0x63616c6c
  20:	5f 41 00 65 	.word 0x5f410065
  24:	70 63 72 00 	l.cust1 
  28:	55 49 4e 54 	.word 0x55494e54
  2c:	00 73 72 63 	l.j 1cdc9b8 <__lma_size+0x1cda118>
  30:	2f 6d 61 69 	.word 0x2f6d6169
  34:	6e 2e 63 00 	.word 0x6e2e6300
  38:	2f 6f 70 74 	.word 0x2f6f7074
  3c:	2f 53 57 5f 	.word 0x2f53575f
  40:	4e 45 57 2f 	l.maci r5,0x572f
  44:	53 57 2f 62 	.word 0x53572f62
  48:	6f 6f 74 00 	.word 0x6f6f7400
  4c:	6c 6f 6e 67 	.word 0x6c6f6e67
  50:	20 6c 6f 6e 	.word 0x206c6f6e
  54:	67 20 75 6e 	.word 0x6720756e
  58:	73 69 67 6e 	l.cust1 
  5c:	65 64 20 69 	.word 0x65642069
  60:	6e 74 00 75 	.word 0x6e740075
  64:	6e 73 69 67 	.word 0x6e736967
  68:	6e 65 64 20 	.word 0x6e656420
  6c:	63 68 61 72 	.word 0x63686172
  70:	00 64 69 73 	l.j 191a63c <__lma_size+0x1917d9c>
  74:	61 62 6c 65 	.word 0x61626c65
  78:	5f 6a 74 61 	.word 0x5f6a7461
  7c:	67 5f 63 74 	.word 0x675f6374
  80:	72 6c 5f 65 	l.cust1 
  84:	78 63 65 70 	l.cust3 
  88:	74 69 6f 6e 	l.cust2 
  8c:	00 6d 61 69 	l.j 1b58630 <__lma_size+0x1b55d90>
  90:	6e 00 70 72 	.word 0x6e007072
  94:	6f 63 00 76 	.word 0x6f630076
  98:	61 6c 5f 61 	.word 0x616c5f61
  9c:	00 76 61 6c 	l.j 1d9864c <__lma_size+0x1d95dac>
  a0:	5f 62 00 65 	.word 0x5f620065
  a4:	6e 61 62 6c 	.word 0x6e61626c
  a8:	65 5f 6a 74 	.word 0x655f6a74
  ac:	61 67 5f 63 	.word 0x61675f63
  b0:	74 72 6c 5f 	l.cust2 
  b4:	65 78 63 65 	.word 0x65786365
  b8:	70 74 69 6f 	l.cust1 
  bc:	6e 00 73 68 	.word 0x6e007368
  c0:	6f 72 74 20 	.word 0x6f727420
  c4:	75 6e 73 69 	l.cust2 
  c8:	67 6e 65 64 	.word 0x676e6564
  cc:	20 69 6e 74 	.word 0x20696e74
  d0:	00 73 68 6f 	l.j 1cda28c <__lma_size+0x1cd79ec>
  d4:	72 74 20 69 	l.cust1 
  d8:	6e 74 00 47 	.word 0x6e740047
  dc:	4e 55 20 43 	l.maci r21,0x2043
  e0:	20 34 2e 35 	.word 0x20342e35
  e4:	2e 31 2d 6f 	.word 0x2e312d6f
  e8:	72 33 32 2d 	l.cust1 
  ec:	31 2e 30 72 	.word 0x312e3072
  f0:	Address 0x00000000000000f0 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00 00 00 00 	l.j 0 <__lma_start>
   4:	00 00 00 08 	l.j 24 <__lma_start+0x24>
   8:	00 02 71 00 	l.j 9c408 <__lma_size+0x99b68>
   c:	00 00 00 08 	l.j 2c <__lma_start+0x2c>
  10:	00 00 00 1c 	l.j 80 <__lma_start+0x80>
  14:	00 02 71 04 	l.j 9c424 <__lma_size+0x99b84>
	...
  20:	00 00 00 1c 	l.j 90 <__lma_start+0x90>
  24:	00 00 00 24 	l.j b4 <__lma_start+0xb4>
  28:	00 02 71 00 	l.j 9c428 <__lma_size+0x99b88>
  2c:	00 00 00 24 	l.j bc <__lma_start+0xbc>
  30:	00 00 00 38 	l.j 110 <heap_size+0x10>
  34:	00 02 71 04 	l.j 9c444 <__lma_size+0x99ba4>
	...
  40:	00 00 00 38 	l.j 120 <heap_size+0x20>
  44:	00 00 00 40 	l.j 144 <heap_size+0x44>
  48:	00 02 71 00 	l.j 9c448 <__lma_size+0x99ba8>
  4c:	00 00 00 40 	l.j 14c <heap_size+0x4c>
  50:	00 00 00 dc 	l.j 3c0 <heap_size+0x2c0>
  54:	00 02 71 04 	l.j 9c464 <__lma_size+0x99bc4>
	...
  60:	00 00 00 48 	l.j 180 <heap_size+0x80>
  64:	00 00 00 87 	l.j 280 <heap_size+0x180>
  68:	00 03 7b 7c 	l.j dee58 <__lma_size+0xdc5b8>
  6c:	9f 00 00 00 	l.addi r24,r0,0x0
  70:	88 00 00 00 	l.lws r0,0x0(r0)
  74:	9f 00 03 7b 	l.addi r24,r0,0x37b
  78:	7c 9f 00 00 	l.cust4 
  7c:	00 a0 00 00 	l.j 280007c <__lma_size+0x27fd7dc>
  80:	00 b3 00 03 	l.j 2cc008c <__lma_size+0x2cbd7ec>
  84:	7b 7c 9f 00 	l.cust3 
  88:	00 00 b4 00 	l.j 2d088 <__lma_size+0x2a7e8>
  8c:	00 00 c7 00 	l.j 31c8c <__lma_size+0x2f3ec>
  90:	03 7b 7c 9f 	l.j fdedf30c <__isr_stack_s+0xf9ed730c>
  94:	00 00 00 c8 	l.j 3b4 <heap_size+0x2b4>
  98:	00 00 00 dc 	l.j 408 <except_stack_size+0x8>
  9c:	00 03 7b 7c 	l.j dee8c <__lma_size+0xdc5ec>
  a0:	9f 00 00 00 	l.addi r24,r0,0x0
	...
  ac:	dc 00 00 00 	l.sh 0x0(r0),r0
  b0:	e4 00 02 71 	l.sfeq r0,r0
  b4:	00 00 00 00 	l.j b4 <__lma_start+0xb4>
  b8:	e4 00 00 01 	l.sfeq r0,r0
  bc:	00 00 02 71 	l.j a80 <except_stack_size+0x680>
  c0:	04 00 00 00 	l.jal c0 <__lma_start+0xc0>
  c4:	00 00 00 00 	l.j c4 <__lma_start+0xc4>
  c8:	00 00 00 01 	l.j cc <__lma_start+0xcc>
  cc:	00 00 00 01 	l.j d0 <__lma_start+0xd0>
  d0:	0c 00 01 53 	l.bnf 61c <except_stack_size+0x21c>
	...
  dc:	00 00 01 00 	l.j 4dc <except_stack_size+0xdc>
  e0:	00 00 01 0c 	l.j 510 <except_stack_size+0x110>
  e4:	00 01 54 00 	l.j 550e4 <__lma_size+0x52844>
	...
  f0:	00 01 04 00 	l.j 410f0 <__lma_size+0x3e850>
  f4:	00 01 0c 00 	l.j 430f4 <__lma_size+0x40854>
  f8:	02 30 9f 00 	l.j f8c27cf8 <__isr_stack_s+0xf4c1fcf8>
  fc:	00 01 28 00 	l.j 4a0fc <__lma_size+0x4785c>
 100:	00 01 38 00 	l.j 4e100 <__lma_size+0x4b860>
 104:	01 5b 00 00 	l.j 56c0104 <__isr_stack_s+0x16b8104>
	...
 110:	01 04 00 00 	l.j 4100110 <__isr_stack_s+0xf8110>
 114:	01 0c 00 02 	l.j 430011c <__isr_stack_s+0x2f811c>
 118:	30 9f 00 00 	.word 0x309f0000
	...
 124:	01 0c 00 00 	l.j 4300124 <__isr_stack_s+0x2f8124>
 128:	01 20 00 05 	l.j 480013c <__isr_stack_s+0x7f813c>
 12c:	73 00 75 00 	l.cust1 
 130:	22 00 00 01 	.word 0x22000001
 134:	20 00 00 01 	l.sys 0x1
 138:	38 00 08 73 	.word 0x38000873
 13c:	00 75 00 22 	l.j 1d401c4 <__lma_size+0x1d3d924>
 140:	09 fc 22 00 	.word 0x09fc2200
	...
 14c:	00 01 0c 00 	l.j 4314c <__lma_size+0x408ac>
 150:	00 01 20 00 	l.j 48150 <__lma_size+0x458b0>
 154:	05 74 00 75 	l.jal 5d00328 <__isr_stack_s+0x1cf8328>
 158:	00 22 00 00 	l.j 880158 <__lma_size+0x87d8b8>
 15c:	01 20 00 00 	l.j 480015c <__isr_stack_s+0x7f815c>
 160:	01 38 00 08 	l.j 4e00180 <__isr_stack_s+0xdf8180>
 164:	74 00 75 00 	l.cust2 
 168:	22 09 fc 22 	.word 0x2209fc22
	...
 174:	00 00 01 38 	l.j 654 <except_stack_size+0x254>
 178:	00 00 01 48 	l.j 698 <except_stack_size+0x298>
 17c:	00 02 71 00 	l.j 9c57c <__lma_size+0x99cdc>
 180:	00 00 01 48 	l.j 6a0 <except_stack_size+0x2a0>
 184:	00 00 01 d0 	l.j 8c4 <except_stack_size+0x4c4>
 188:	00 02 71 0c 	l.j 9c5b8 <__lma_size+0x99d18>
	...
 194:	00 00 01 6c 	l.j 744 <except_stack_size+0x344>
 198:	00 00 01 78 	l.j 778 <except_stack_size+0x378>
 19c:	00 06 03 04 	l.j 180dac <__lma_size+0x17e50c>
 1a0:	00 28 40 9f 	l.j a1041c <__lma_size+0xa0db7c>
	...
 1ac:	00 00 01 6c 	l.j 75c <except_stack_size+0x35c>
 1b0:	00 00 01 78 	l.j 790 <except_stack_size+0x390>
 1b4:	00 06 03 04 	l.j 180dc4 <__lma_size+0x17e524>
 1b8:	00 28 20 9f 	l.j a08434 <__lma_size+0xa05b94>
	...
 1c4:	00 00 01 70 	l.j 784 <except_stack_size+0x384>
 1c8:	00 00 01 78 	l.j 7a8 <except_stack_size+0x3a8>
 1cc:	00 02 30 9f 	l.j 8c448 <__lma_size+0x89ba8>
 1d0:	00 00 01 a4 	l.j 860 <except_stack_size+0x460>
 1d4:	00 00 01 bb 	l.j 8c0 <except_stack_size+0x4c0>
 1d8:	00 01 54 00 	l.j 551d8 <__lma_size+0x52938>
	...
 1e4:	00 01 70 00 	l.j 5c1e4 <__lma_size+0x59944>
 1e8:	00 01 78 00 	l.j 5e1e8 <__lma_size+0x5b948>
 1ec:	02 30 9f 00 	l.j f8c27dec <__isr_stack_s+0xf4c1fdec>
	...
 1f8:	00 01 78 00 	l.j 5e1f8 <__lma_size+0x5b958>
 1fc:	00 01 98 00 	l.j 661fc <__lma_size+0x6395c>
 200:	08 73 00 03 	.word 0x08730003
 204:	04 00 28 20 	l.jal a284 <__lma_size+0x79e4>
 208:	22 00 00 01 	.word 0x22000001
 20c:	98 00 00 01 	l.lhs r0,0x1(r0)
 210:	b0 00 08 73 	l.muli r0,r0,0x873
 214:	00 03 04 00 	l.j c1214 <__lma_size+0xbe974>
 218:	28 1c 22 00 	.word 0x281c2200
	...
 224:	00 01 78 00 	l.j 5e224 <__lma_size+0x5b984>
 228:	00 01 98 00 	l.j 66228 <__lma_size+0x63988>
 22c:	08 73 00 03 	.word 0x08730003
 230:	04 00 28 40 	l.jal a330 <__lma_size+0x7a90>
 234:	22 00 00 01 	.word 0x22000001
 238:	98 00 00 01 	l.lhs r0,0x1(r0)
 23c:	b0 00 08 73 	l.muli r0,r0,0x873
 240:	00 03 04 00 	l.j c1240 <__lma_size+0xbe9a0>
 244:	28 3c 22 00 	.word 0x283c2200
 248:	00 00 00 00 	l.j 248 <heap_size+0x148>
 24c:	Address 0x000000000000024c is out of bounds.


Disassembly of section .debug_pubtypes:

00000000 <.debug_pubtypes>:
   0:	00 00 00 17 	l.j 5c <__lma_start+0x5c>
   4:	00 02 00 00 	l.j 80004 <__lma_size+0x7d764>
   8:	00 00 00 00 	l.j 8 <__lma_start+0x8>
   c:	02 66 00 00 	l.j f998000c <__isr_stack_s+0xf597800c>
  10:	00 2c 55 49 	l.j b15534 <__lma_size+0xb12c94>
  14:	4e 54 00 00 	l.maci r20,0x0
  18:	Address 0x0000000000000018 is out of bounds.


Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00 00 01 78 	l.j 5e0 <except_stack_size+0x1e0>
   4:	00 00 01 9c 	l.j 674 <except_stack_size+0x274>
   8:	00 00 01 a0 	l.j 688 <except_stack_size+0x288>
   c:	00 00 01 a4 	l.j 69c <except_stack_size+0x29c>
	...
