{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1668654979954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1668654979955 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_tp EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"top_tp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1668654979973 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668654980067 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668654980067 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1668654980287 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1668654980295 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668654980560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668654980560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668654980560 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1668654980560 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 2395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668654980566 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 2397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668654980566 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 2399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668654980566 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 2401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668654980566 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 2403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668654980566 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1668654980566 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1668654980570 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "84 " "The Timing Analyzer is analyzing 84 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1668654981404 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_tp.sdc " "Synopsys Design Constraints File file not found: 'top_tp.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1668654981406 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1668654981407 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_blink\|always0~0  from: datad  to: combout " "Cell: u_blink\|always0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_hourminsec\|Mux10~0  from: datac  to: combout " "Cell: u_hourminsec\|Mux10~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_hourminsec\|Mux16~0  from: datac  to: combout " "Cell: u_hourminsec\|Mux16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_hourminsec\|Mux4~0  from: datac  to: combout " "Cell: u_hourminsec\|Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~10  from: datad  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~11  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~12  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: uh_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~37  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~37  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~38  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~32  from: datad  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~33  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~33  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~34  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: um_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~38  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~37  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~37  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~32  from: datad  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[26\]~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~33  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~33  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~34  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|StageOut\[28\]~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: us_num_split\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668654981422 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1668654981422 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1668654981430 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1668654981435 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1668654981436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node i_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654981547 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1744 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 2383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654981547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "blink:u_blink\|o_seg_blk\[41\]~3  " "Automatically promoted node blink:u_blink\|o_seg_blk\[41\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654981547 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 239 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654981547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "text_lcd:u_text_lcd\|Selector38~1  " "Automatically promoted node text_lcd:u_text_lcd\|Selector38~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654981547 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1668 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654981547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller_tp:u_controller\|Mux21~0  " "Automatically promoted node controller_tp:u_controller\|Mux21~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654981547 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 825 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654981547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dec_to_seg:u_dec_to_seg_r_h\|Mux7~0  " "Automatically promoted node dec_to_seg:u_dec_to_seg_r_h\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654981547 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654981547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dec_to_seg:u_dec_to_seg_r_m\|Mux7~0  " "Automatically promoted node dec_to_seg:u_dec_to_seg_r_m\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654981547 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654981547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dec_to_seg:u_dec_to_seg_r_s\|Mux7~0  " "Automatically promoted node dec_to_seg:u_dec_to_seg_r_s\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654981547 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654981547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "text_lcd:u_text_lcd\|nco:u_nco\|o_clk  " "Automatically promoted node text_lcd:u_text_lcd\|nco:u_nco\|o_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654981547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "text_lcd:u_text_lcd\|cnt_cmd\[1\] " "Destination node text_lcd:u_text_lcd\|cnt_cmd\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "text_lcd:u_text_lcd\|cnt_cmd\[2\] " "Destination node text_lcd:u_text_lcd\|cnt_cmd\[2\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "text_lcd:u_text_lcd\|cnt_cmd\[3\] " "Destination node text_lcd:u_text_lcd\|cnt_cmd\[3\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "text_lcd:u_text_lcd\|cnt_cmd\[4\] " "Destination node text_lcd:u_text_lcd\|cnt_cmd\[4\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "text_lcd:u_text_lcd\|cnt_cmd\[5\] " "Destination node text_lcd:u_text_lcd\|cnt_cmd\[5\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "text_lcd:u_text_lcd\|cnt_cmd\[6\] " "Destination node text_lcd:u_text_lcd\|cnt_cmd\[6\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "text_lcd:u_text_lcd\|cnt_cmd\[7\] " "Destination node text_lcd:u_text_lcd\|cnt_cmd\[7\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1616 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "text_lcd:u_text_lcd\|state.EXCUTE_CMD " "Destination node text_lcd:u_text_lcd\|state.EXCUTE_CMD" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1567 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "text_lcd:u_text_lcd\|state.BUSY_CHECK " "Destination node text_lcd:u_text_lcd\|state.BUSY_CHECK" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 1567 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "text_lcd:u_text_lcd\|nco:u_nco\|o_clk~0 " "Destination node text_lcd:u_text_lcd\|nco:u_nco\|o_clk~0" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981547 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1668654981547 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654981547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buzz:u_buzz\|nco:u_nco_beat\|o_clk  " "Automatically promoted node buzz:u_buzz\|nco:u_nco_beat\|o_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654981548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buzz:u_buzz\|nco:u_nco_beat\|o_clk~0 " "Destination node buzz:u_buzz\|nco:u_nco_beat\|o_clk~0" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981548 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1668654981548 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654981548 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk  " "Automatically promoted node led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654981548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk~0 " "Destination node led_ctrl:u_led_ctrl\|nco:u_nco\|o_clk~0" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981548 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1668654981548 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654981548 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller_tp:u_controller\|o_hour_alm_clk  " "Automatically promoted node controller_tp:u_controller\|o_hour_alm_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654981548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_alm_hour\|o_hms_cnt\[1\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_alm_hour\|o_hms_cnt\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_alm_hour\|o_hms_cnt\[2\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_alm_hour\|o_hms_cnt\[2\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_alm_hour\|o_hms_cnt\[3\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_alm_hour\|o_hms_cnt\[3\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_alm_hour\|o_hms_cnt\[4\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_alm_hour\|o_hms_cnt\[4\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller_tp:u_controller\|o_hour_alm_clk " "Destination node controller_tp:u_controller\|o_hour_alm_clk" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 655 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981548 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1668654981548 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 655 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654981548 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller_tp:u_controller\|o_hour_cnt_clk  " "Automatically promoted node controller_tp:u_controller\|o_hour_cnt_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654981548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hmc_cnt_hour\|o_hms_cnt\[1\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hmc_cnt_hour\|o_hms_cnt\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hmc_cnt_hour\|o_hms_cnt\[2\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hmc_cnt_hour\|o_hms_cnt\[2\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hmc_cnt_hour\|o_hms_cnt\[3\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hmc_cnt_hour\|o_hms_cnt\[3\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hmc_cnt_hour\|o_hms_cnt\[4\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hmc_cnt_hour\|o_hms_cnt\[4\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller_tp:u_controller\|o_hour_cnt_clk " "Destination node controller_tp:u_controller\|o_hour_cnt_clk" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 651 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981548 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1668654981548 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 651 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654981548 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller_tp:u_controller\|o_min_cnt_clk  " "Automatically promoted node controller_tp:u_controller\|o_min_cnt_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654981548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_min\|o_hms_cnt\[1\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_min\|o_hms_cnt\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_min\|o_hms_cnt\[2\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_min\|o_hms_cnt\[2\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_min\|o_hms_cnt\[3\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_min\|o_hms_cnt\[3\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_min\|o_hms_cnt\[4\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_min\|o_hms_cnt\[4\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_min\|o_hms_cnt\[5\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_min\|o_hms_cnt\[5\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller_tp:u_controller\|o_min_cnt_clk " "Destination node controller_tp:u_controller\|o_min_cnt_clk" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 650 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981548 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1668654981548 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 650 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654981548 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller_tp:u_controller\|o_reset  " "Automatically promoted node controller_tp:u_controller\|o_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654981549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|always3~3 " "Destination node hourminsec_tp:u_hourminsec\|always3~3" {  } { { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|always3~5 " "Destination node hourminsec_tp:u_hourminsec\|always3~5" {  } { { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|Mux0~1 " "Destination node hourminsec_tp:u_hourminsec\|Mux0~1" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 560 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|Mux1~1 " "Destination node hourminsec_tp:u_hourminsec\|Mux1~1" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 560 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|Mux2~1 " "Destination node hourminsec_tp:u_hourminsec\|Mux2~1" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 560 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|Mux3~1 " "Destination node hourminsec_tp:u_hourminsec\|Mux3~1" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 560 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|Mux4~0 " "Destination node hourminsec_tp:u_hourminsec\|Mux4~0" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 560 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|Mux6~1 " "Destination node hourminsec_tp:u_hourminsec\|Mux6~1" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 560 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|Mux7~1 " "Destination node hourminsec_tp:u_hourminsec\|Mux7~1" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 560 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|Mux8~1 " "Destination node hourminsec_tp:u_hourminsec\|Mux8~1" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 560 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1668654981549 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1668654981549 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 641 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654981549 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller_tp:u_controller\|o_sec_cnt_clk  " "Automatically promoted node controller_tp:u_controller\|o_sec_cnt_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654981549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec\|o_hms_cnt\[1\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec\|o_hms_cnt\[1\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec\|o_hms_cnt\[2\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec\|o_hms_cnt\[2\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec\|o_hms_cnt\[3\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec\|o_hms_cnt\[3\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec\|o_hms_cnt\[4\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec\|o_hms_cnt\[4\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec\|o_hms_cnt\[5\] " "Destination node hourminsec_tp:u_hourminsec\|hms_cnt:u_hms_cnt_sec\|o_hms_cnt\[5\]" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller_tp:u_controller\|o_sec_cnt_clk " "Destination node controller_tp:u_controller\|o_sec_cnt_clk" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 649 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981549 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1668654981549 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 649 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654981549 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk  " "Automatically promoted node switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654981549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk~0 " "Destination node switch_debounce:u_switch_debounce2\|nco:u_nco_clk_slow\|o_clk~0" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 2329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981549 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1668654981549 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654981549 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk  " "Automatically promoted node switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668654981550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk~0 " "Destination node switch_debounce:u_switch_debounce6\|nco:u_nco_clk_slow\|o_clk~0" {  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 2330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668654981550 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1668654981550 ""}  } { { "tproject.v" "" { Text "C:/LogicDesign/TEAM/tproject.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicDesign/TEAM/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668654981550 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1668654981862 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668654981863 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668654981864 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668654981868 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668654981871 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1668654981872 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1668654981872 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1668654981874 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1668654982022 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1668654982023 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1668654982023 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668654982102 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1668654982109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1668654982956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668654983425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1668654983447 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1668654987234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668654987234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1668654987753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 2.7% " "1e+03 ns of routing delay (approximately 2.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1668654990805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X43_Y11 X53_Y22 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22" {  } { { "loc" "" { Generic "C:/LogicDesign/TEAM/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22"} { { 12 { 0 ""} 43 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1668654991339 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1668654991339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1668655002006 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1668655002006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668655002013 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.67 " "Total time spent on timing analysis during the Fitter is 4.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1668655002191 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668655002206 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668655002485 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668655002486 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668655002751 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668655003586 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/LogicDesign/TEAM/output_files/top_tp.fit.smsg " "Generated suppressed messages file C:/LogicDesign/TEAM/output_files/top_tp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1668655004265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5573 " "Peak virtual memory: 5573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668655004785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 12:16:44 2022 " "Processing ended: Thu Nov 17 12:16:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668655004785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668655004785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668655004785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668655004785 ""}
