vendor_name = ModelSim
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/encoder4.vhd
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/encoder4_test.vwf
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/register2.vhd
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/register2_test.vwf
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/counter_test.vwf
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/counter3.vhd
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/edge_det.vhd
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/edge_det_test.vwf
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/comparator.vhd
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/comparator_test.vwf
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/db/elevator.cbx.xml
source_file = 1, c:/altera/91/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/91/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/91/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/91/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = encoder4
instance = comp, \input[1]~I\, input[1], encoder4, 1
instance = comp, \input[3]~I\, input[3], encoder4, 1
instance = comp, \Mux2~8\, Mux2~8, encoder4, 1
instance = comp, \input[2]~I\, input[2], encoder4, 1
instance = comp, \Mux0~1\, Mux0~1, encoder4, 1
instance = comp, \input[0]~I\, input[0], encoder4, 1
instance = comp, \Mux2~14\, Mux2~14, encoder4, 1
instance = comp, \output[0]~I\, output[0], encoder4, 1
instance = comp, \output[1]~I\, output[1], encoder4, 1
instance = comp, \act~I\, act, encoder4, 1
