#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Jun  7 10:01:16 2024
# Process ID: 12596
# Current directory: C:/Users/coe_user/Documents/ECE574_Local/homework/final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20876 C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.xpr
# Log file: C:/Users/coe_user/Documents/ECE574_Local/homework/final/vivado.log
# Journal file: C:/Users/coe_user/Documents/ECE574_Local/homework/final\vivado.jou
# Running On: coe-loan-008, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 34040 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1474.035 ; gain = 362.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/sim/blk_mem_program.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_program
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
ERROR: [VRFC 10-3195] cannot open include file 'risc_pack.v' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv:22]
INFO: [VRFC 10-311] analyzing module if_module
ERROR: [VRFC 10-8530] module 'if_module' is ignored due to previous errors [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/sim/blk_mem_program.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_program
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
ERROR: [VRFC 10-3195] cannot open include file 'risc_pack.v' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv:22]
INFO: [VRFC 10-311] analyzing module if_module
ERROR: [VRFC 10-8530] module 'if_module' is ignored due to previous errors [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv:24]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/sim/blk_mem_program.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_program
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'instrution_o' on this module [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:43]
ERROR: [VRFC 10-8530] module 'blk_mem_gen_v8_4_7(C_FAMILY="artix7",C_XDEVICEFAMILY="artix7",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_program.mif",C_INIT_FILE="blk_mem_program.mem",C_WRITE_WIDTH_A=16,C_READ_WIDTH_A=16,C_WRITE_DEPTH_A=4096,C_READ_DEPTH_A=4096,C_ADDRA_WIDTH=12,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=16,C_READ_WIDTH_B=16,C_WRITE_DEPTH_B=4096,C_READ_DEPTH_B=4096,C_ADDRB_WIDTH=12,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="2",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____4.652799_mW")' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:3457]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/coe_user/Documents/ECE574_Local/homework/final/specs/step1_asm_init_progmem_wo_jumpx.coe' provided. It will be converted relative to IP Instance files '../../../../specs/step1_asm_init_progmem_wo_jumpx.coe'
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/coe_user/Documents/ECE574_Local/homework/final/specs/step1_asm_init_progmem_wo_jumpx.coe} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
] [get_ips blk_mem_program]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/coe_user/Documents/ECE574_Local/homework/final/specs/step1_asm_init_progmem_wo_jumpx.coe' provided. It will be converted relative to IP Instance files '../../../../specs/step1_asm_init_progmem_wo_jumpx.coe'
generate_target all [get_files  C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/ip/blk_mem_program/blk_mem_program.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_program'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_program'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_program'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_program'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_program'...
catch { config_ip_cache -export [get_ips -all blk_mem_program] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_program
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 082580ecd417d2bf to dir: c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.cache/ip/2023.2/0/8/082580ecd417d2bf/bram_jumpx.dcp to c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.cache/ip/2023.2/0/8/082580ecd417d2bf/bram_jumpx_sim_netlist.v to c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.cache/ip/2023.2/0/8/082580ecd417d2bf/bram_jumpx_sim_netlist.vhdl to c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.cache/ip/2023.2/0/8/082580ecd417d2bf/bram_jumpx_stub.v to c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.cache/ip/2023.2/0/8/082580ecd417d2bf/bram_jumpx_stub.vhdl to c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_program, cache-ID = 082580ecd417d2bf; cache size = 0.802 MB.
catch { [ delete_ip_run [get_ips -all blk_mem_program] ] }
INFO: [Project 1-386] Moving file 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/ip/blk_mem_program/blk_mem_program.xci' from fileset 'blk_mem_program' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/ip/blk_mem_program/blk_mem_program.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/ip/blk_mem_program/blk_mem_program.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/ip/blk_mem_program/blk_mem_program.xci'
export_simulation -of_objects [get_files C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/ip/blk_mem_program/blk_mem_program.xci] -directory C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.ip_user_files -ipstatic_source_dir C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.cache/compile_simlib/modelsim} {questa=C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.cache/compile_simlib/questa} {riviera=C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.cache/compile_simlib/riviera} {activehdl=C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/sim/blk_mem_program.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_program
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'rdreg_i' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_stack
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_program
Compiling module xil_defaultlib.if_module
Compiling module xil_defaultlib.tb_if_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_if_module_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1553.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_if_module_behav -key {Behavioral:sim_1:Functional:tb_if_module} -tclbatch {tb_if_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_if_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_if_module.uut_if.prog_mem.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_if_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1571.539 ; gain = 17.684
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'rdreg_i' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_stack
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_program
Compiling module xil_defaultlib.if_module
Compiling module xil_defaultlib.tb_if_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_if_module_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1585.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_if_module_behav -key {Behavioral:sim_1:Functional:tb_if_module} -tclbatch {tb_if_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_if_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_if_module.uut_if.prog_mem.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 1585.832 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 1585.832 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 1585.832 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: xsimkernel Simulation Memory Usage: 5640196 KB (Peak: 5640196 KB), Simulation CPU Usage: 14749 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'rdreg_i' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_stack
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_program
Compiling module xil_defaultlib.if_module
Compiling module xil_defaultlib.tb_if_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_if_module_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1585.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_if_module_behav -key {Behavioral:sim_1:Functional:tb_if_module} -tclbatch {tb_if_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_if_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_if_module.uut_if.prog_mem.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:03:02 . Memory (MB): peak = 1585.832 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:03:04 . Memory (MB): peak = 1585.832 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:03:11 . Memory (MB): peak = 1585.832 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top ex_module [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_ex_module.sv w ]
add_files -fileset sim_1 C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_ex_module.sv
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top tb_ex_module [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ex_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ex_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/simulate.log"
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ex_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ex_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: xsimkernel Simulation Memory Usage: 24324492 KB (Peak: 24324492 KB), Simulation CPU Usage: 109655 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1585.832 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  7 10:32:22 2024...
