;redcode
;assert 1
	SPL 0, <-54
	CMP -279, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-120
	JMZ -127, 100
	JMZ -127, 100
	SUB @-127, 100
	MOV -11, <-20
	JMZ -127, 100
	ADD 3, @540
	JMZ -127, 100
	SLT 210, <60
	ADD 210, <60
	SUB @-127, 2
	SUB #20, @20
	SUB @20, @2
	CMP #20, @20
	SUB #20, @20
	SUB @-127, 2
	SUB -7, <-104
	SUB #72, @41
	SUB @10, <10
	SUB @10, <10
	SUB @20, @2
	SUB @20, @2
	SUB @20, @2
	SUB @137, 400
	JMZ <130, 9
	SUB 207, -820
	SLT 300, 90
	SLT -702, -2
	SUB -7, <-104
	DJN -1, @-20
	MOV #297, <1
	ADD 102, -101
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <-54
	SLT 300, 90
	SLT 300, 90
	ADD 102, -101
	SLT -702, -52
	DJN -1, @-20
	SLT -702, -52
	MOV -1, <-20
	MOV -1, <-20
	JMP @12, -230
	DJN <821, 106
	JMZ -127, 100
