;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 100, -100
	ADD 3, 21
	SLT #72, @200
	SUB 0, 5
	SUB 0, 402
	DJN -1, @-20
	SUB 12, @11
	SUB @9, @24
	SPL 0, <402
	SUB @9, @24
	SPL <-187, 100
	SLT 210, 30
	SUB 100, -100
	SUB 0, 0
	JMZ 0, <402
	CMP 12, @11
	SUB @9, @24
	SUB @-187, 100
	SUB 0, 0
	ADD 30, 9
	SUB 0, 0
	SPL -700, -600
	SPL -700, -600
	JMZ <19, 660
	ADD 30, 9
	SUB 0, 0
	SUB #12, @13
	SUB 100, -100
	ADD 30, 9
	SUB @121, 106
	SUB @-187, 100
	SUB @-181, -100
	DJN @72, #90
	SUB -700, -600
	SPL -700, -600
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-20
	SPL 0, <2
	SUB -207, <-120
	SPL 12, <11
	SUB @-187, 100
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-121
	MOV -1, <-20
	MOV -7, <-20
	SLT #72, @200
