// Seed: 4070273283
module module_0;
  wire id_1;
  assign id_1 = id_1;
  assign module_1.type_12 = 0;
  assign module_2.id_6 = 0;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input supply1 id_2,
    input tri1 id_3
    , id_8,
    input wor id_4,
    output tri id_5,
    input supply1 id_6
);
  always_comb id_9;
  wire id_10;
  module_0 modCall_1 ();
  assign id_8.id_0 = 1;
endmodule
module module_2 (
    output tri0 id_0,
    input wor id_1,
    input tri0 id_2,
    output supply0 id_3,
    input uwire id_4,
    output supply1 id_5,
    input wor id_6,
    input wire id_7,
    input supply1 id_8,
    input tri1 id_9,
    input wand id_10,
    output uwire id_11,
    input tri0 id_12,
    input wor id_13,
    output tri1 id_14,
    input wand id_15,
    output supply0 id_16
);
  logic [7:0] id_18;
  module_0 modCall_1 ();
  final $display(id_4);
  supply1 id_19, id_20;
  wire id_21;
  assign id_3 = id_6;
  supply0 id_22;
  wire id_23;
  assign id_18[1] = id_8;
  if (id_19 ** ~1'd0) assign id_22 = 1'b0;
  else begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        wire id_24;
      end
    end
  end
endmodule
