

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Mon Aug 17 13:02:45 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.232|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  715|  715|  715|  715|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  152|  152|        19|          -|          -|     8|    no    |
        | + Loop 1.1  |   16|   16|         2|          -|          -|     8|    no    |
        |- Loop 2     |  408|  408|        51|          -|          -|     8|    no    |
        | + Loop 2.1  |   24|   24|         3|          -|          -|     8|    no    |
        | + Loop 2.2  |   24|   24|         3|          -|          -|     8|    no    |
        |- Loop 3     |  152|  152|        19|          -|          -|     8|    no    |
        | + Loop 3.1  |   16|   16|         2|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      6|       0|    339|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |        3|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    271|    -|
|Register         |        -|      -|     210|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      6|     246|    650|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+----+----+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |kernel_control_s_axi_U  |kernel_control_s_axi  |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |Total                   |                      |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|   Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    |A_V_U  |kernel_A_V  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |x_V_U  |kernel_x_V  |        1|  0|   0|    0|     8|   32|     1|          256|
    |y_V_U  |kernel_x_V  |        1|  0|   0|    0|     8|   32|     1|          256|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |            |        3|  0|   0|    0|    80|   96|     3|         2560|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln209_fu_478_p2    |     *    |      3|  0|  20|          32|          32|
    |t_V_fu_436_p2          |     *    |      3|  0|  20|          32|          32|
    |add_ln209_fu_484_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln215_1_fu_468_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln215_fu_426_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln321_1_fu_536_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln321_fu_366_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln700_fu_442_p2    |     +    |      0|  0|  39|          32|          32|
    |i0_fu_327_p2           |     +    |      0|  0|  12|           4|           1|
    |i1_fu_496_p2           |     +    |      0|  0|  12|           4|           1|
    |i_fu_382_p2            |     +    |      0|  0|  12|           4|           1|
    |j0_fu_356_p2           |     +    |      0|  0|  12|           4|           1|
    |j1_fu_526_p2           |     +    |      0|  0|  12|           4|           1|
    |j_1_fu_453_p2          |     +    |      0|  0|  12|           4|           1|
    |j_fu_411_p2            |     +    |      0|  0|  12|           4|           1|
    |icmp_ln16_fu_321_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln21_fu_350_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln28_fu_376_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln33_fu_405_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln41_fu_447_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln50_fu_490_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln55_fu_520_p2    |   icmp   |      0|  0|  11|           4|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      6|  0| 339|         216|         202|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |A_V_address0            |  27|          5|    6|         30|
    |A_int_V_address0        |  15|          3|    6|         18|
    |ap_NS_fsm               |  85|         17|    1|         17|
    |i0_0_reg_229            |   9|          2|    4|          8|
    |i1_0_reg_298            |   9|          2|    4|          8|
    |i_0_reg_252             |   9|          2|    4|          8|
    |j0_0_reg_241            |   9|          2|    4|          8|
    |j1_0_reg_310            |   9|          2|    4|          8|
    |j6_0_reg_287            |   9|          2|    4|          8|
    |j_0_reg_276             |   9|          2|    4|          8|
    |tmp_int_V_load_reg_263  |   9|          2|   32|         64|
    |x_V_address0            |  21|          4|    3|         12|
    |x_int_V_address0        |  15|          3|    3|          9|
    |y_V_address0            |  21|          4|    3|         12|
    |y_V_d0                  |  15|          3|   32|         96|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 271|         55|  114|        314|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  16|   0|   16|          0|
    |i0_0_reg_229            |   4|   0|    4|          0|
    |i0_reg_549              |   4|   0|    4|          0|
    |i1_0_reg_298            |   4|   0|    4|          0|
    |i1_reg_661              |   4|   0|    4|          0|
    |i_0_reg_252             |   4|   0|    4|          0|
    |i_reg_591               |   4|   0|    4|          0|
    |j0_0_reg_241            |   4|   0|    4|          0|
    |j0_reg_573              |   4|   0|    4|          0|
    |j1_0_reg_310            |   4|   0|    4|          0|
    |j1_reg_690              |   4|   0|    4|          0|
    |j6_0_reg_287            |   4|   0|    4|          0|
    |j_0_reg_276             |   4|   0|    4|          0|
    |j_1_reg_638             |   4|   0|    4|          0|
    |j_reg_610               |   4|   0|    4|          0|
    |mul_ln209_reg_653       |  32|   0|   32|          0|
    |t_V_reg_625             |  32|   0|   32|          0|
    |tmp_int_V_addr_reg_602  |   3|   0|    3|          0|
    |tmp_int_V_load_reg_263  |  32|   0|   32|          0|
    |y_V_addr_2_reg_648      |   3|   0|    3|          0|
    |zext_ln19_reg_554       |   4|   0|   64|         60|
    |zext_ln321_1_reg_596    |   4|   0|    8|          4|
    |zext_ln321_3_reg_578    |   8|   0|   64|         56|
    |zext_ln321_4_reg_682    |   4|   0|    8|          4|
    |zext_ln321_6_reg_695    |   8|   0|   64|         56|
    |zext_ln321_reg_565      |   4|   0|    8|          4|
    |zext_ln53_reg_666       |   4|   0|   64|         60|
    +------------------------+----+----+-----+-----------+
    |Total                   | 210|   0|  454|        244|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|A_int_V_address0       | out |    6|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_we0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_d0             | out |   32|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
|x_int_V_address0       | out |    3|  ap_memory |    x_int_V   |     array    |
|x_int_V_ce0            | out |    1|  ap_memory |    x_int_V   |     array    |
|x_int_V_we0            | out |    1|  ap_memory |    x_int_V   |     array    |
|x_int_V_d0             | out |   32|  ap_memory |    x_int_V   |     array    |
|x_int_V_q0             |  in |   32|  ap_memory |    x_int_V   |     array    |
|y_int_V_address0       | out |    3|  ap_memory |    y_int_V   |     array    |
|y_int_V_ce0            | out |    1|  ap_memory |    y_int_V   |     array    |
|y_int_V_we0            | out |    1|  ap_memory |    y_int_V   |     array    |
|y_int_V_d0             | out |   32|  ap_memory |    y_int_V   |     array    |
|tmp_int_V_address0     | out |    3|  ap_memory |   tmp_int_V  |     array    |
|tmp_int_V_ce0          | out |    1|  ap_memory |   tmp_int_V  |     array    |
|tmp_int_V_we0          | out |    1|  ap_memory |   tmp_int_V  |     array    |
|tmp_int_V_d0           | out |   32|  ap_memory |   tmp_int_V  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

