
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.112652                       # Number of seconds simulated
sim_ticks                                1112651863000                       # Number of ticks simulated
final_tick                               1112651863000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 621517                       # Simulator instruction rate (inst/s)
host_op_rate                                  1007872                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1371845767                       # Simulator tick rate (ticks/s)
host_mem_usage                                 672312                       # Number of bytes of host memory used
host_seconds                                   811.06                       # Real time elapsed on the host
sim_insts                                   504088751                       # Number of instructions simulated
sim_ops                                     817446081                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1112651863000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           21888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        18514304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18536192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        21888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17039168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17039168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           289286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              289628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        266237                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             266237                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              19672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           16639800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16659471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         19672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            19672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        15314016                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15314016                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        15314016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             19672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          16639800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             31973487                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1112651863000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1112651863000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245976                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374646                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1112651863000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1112651863000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335179                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1112651863000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2225303726                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088751                       # Number of instructions committed
system.cpu.committedOps                     817446081                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812629962                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565887                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812629962                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855533                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741295                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557760                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904580                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620620                       # number of memory refs
system.cpu.num_load_insts                   238245974                       # Number of load instructions
system.cpu.num_store_insts                   64374646                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2225303726                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772143                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014342     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245918     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446081                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1112651863000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.824829                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620622                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682445                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.435914                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.824829                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999658                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999658                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923689                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923689                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1112651863000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237630007                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237630007                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64097057                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64097057                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301727064                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301727064                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301727064                       # number of overall hits
system.cpu.dcache.overall_hits::total       301727064                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       615969                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        615969                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       277589                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       277589                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       893558                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         893558                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       893558                       # number of overall misses
system.cpu.dcache.overall_misses::total        893558                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 110488914000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 110488914000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  23041253000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23041253000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 133530167000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 133530167000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 133530167000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 133530167000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620622                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620622                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620622                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620622                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004312                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004312                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002953                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002953                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002953                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002953                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 179374.147076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 179374.147076                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 83004.920944                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83004.920944                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 149436.485376                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 149436.485376                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 149436.485376                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 149436.485376                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657166                       # number of writebacks
system.cpu.dcache.writebacks::total            657166                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       615969                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       615969                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       277589                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       277589                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       893558                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       893558                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       893558                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       893558                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 109872945000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 109872945000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22763664000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22763664000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 132636609000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 132636609000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 132636609000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 132636609000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004312                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004312                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002953                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002953                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002953                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002953                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 178374.147076                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 178374.147076                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 82004.920944                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82004.920944                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 148436.485376                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 148436.485376                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 148436.485376                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 148436.485376                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681933                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1112651863000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1112651863000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1112651863000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           270.733719                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335179                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               342                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1980512.219298                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   270.733719                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.528777                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.528777                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          296                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          262                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.578125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670700                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670700                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1112651863000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334837                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334837                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334837                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334837                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334837                       # number of overall hits
system.cpu.icache.overall_hits::total       677334837                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          342                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           342                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          342                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            342                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          342                       # number of overall misses
system.cpu.icache.overall_misses::total           342                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     59798000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59798000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     59798000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59798000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     59798000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59798000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335179                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335179                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335179                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335179                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 174847.953216                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 174847.953216                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 174847.953216                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 174847.953216                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 174847.953216                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 174847.953216                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          342                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          342                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          342                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          342                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     59456000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     59456000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     59456000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     59456000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     59456000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     59456000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 173847.953216                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 173847.953216                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 173847.953216                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 173847.953216                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 173847.953216                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 173847.953216                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1112651863000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1112651863000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1112651863000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.595728                       # Cycle average of tags in use
system.l2.tags.total_refs                     1575879                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518822                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.037417                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.005660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.905261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.684808                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998826                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1526                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13125854                       # Number of tag accesses
system.l2.tags.data_accesses                 13125854                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1112651863000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657166                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657166                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            211113                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               211113                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3040                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3040                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         161026                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161026                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                164066                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164066                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               164066                       # number of overall hits
system.l2.overall_hits::total                  164066                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63436                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           342                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              342                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454943                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454943                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 342                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518379                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518721                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                342                       # number of overall misses
system.l2.overall_misses::cpu.data             518379                       # number of overall misses
system.l2.overall_misses::total                518721                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20098673500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20098673500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     58942500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     58942500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 107258217500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 107258217500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      58942500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  127356891000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     127415833500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     58942500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 127356891000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    127415833500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657166                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657166                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        211113                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           211113                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          342                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            342                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       615969                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        615969                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               342                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682445                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682787                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              342                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682445                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682787                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.954269                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954269                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738581                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759591                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759711                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759591                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759711                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 316833.871934                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 316833.871934                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 172346.491228                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 172346.491228                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 235761.881159                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 235761.881159                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 172346.491228                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 245682.967481                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 245634.615718                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 172346.491228                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 245682.967481                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 245634.615718                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               507968                       # number of writebacks
system.l2.writebacks::total                    507968                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63436                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          342                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          342                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454943                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454943                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518379                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518721                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518379                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518721                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19464313500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19464313500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     55522500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55522500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 102708787500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 102708787500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     55522500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 122173101000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 122228623500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     55522500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 122173101000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 122228623500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.954269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738581                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759711                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759711                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 306833.871934                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 306833.871934                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 162346.491228                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 162346.491228                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 225761.881159                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 225761.881159                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 162346.491228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 235682.967481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 235634.615718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 162346.491228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 235682.967481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 235634.615718                       # average overall mshr miss latency
system.l2.replacements                         516774                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1112651863000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16152.073936                       # Cycle average of tags in use
system.l3.tags.total_refs                     1034830                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    317680                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.257460                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      556.801578                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          6.445211                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15588.827147                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.033984                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000393                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.951467                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.985844                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16322                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   2387942                       # Number of tag accesses
system.l3.tags.data_accesses                  2387942                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1112651863000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       507967                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           507967                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                662                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   662                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         228431                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            228431                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                229093                       # number of demand (read+write) hits
system.l3.demand_hits::total                   229093                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               229093                       # number of overall hits
system.l3.overall_hits::total                  229093                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62774                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62774                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          342                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       226512                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          226854                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 342                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              289286                       # number of demand (read+write) misses
system.l3.demand_misses::total                 289628                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                342                       # number of overall misses
system.l3.overall_misses::cpu.data             289286                       # number of overall misses
system.l3.overall_misses::total                289628                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  18755594500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   18755594500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     51760500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  93935303000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  93987063500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      51760500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  112690897500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     112742658000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     51760500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 112690897500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    112742658000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       507967                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       507967                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          342                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454943                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455285                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               342                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518379                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518721                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              342                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518379                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518721                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.989564                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.989564                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.497891                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.498268                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.558059                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.558350                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.558059                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.558350                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 298779.661962                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 298779.661962                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 151346.491228                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 414703.428516                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 414306.397507                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 151346.491228                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 389548.396742                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 389267.121963                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 151346.491228                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 389548.396742                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 389267.121963                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               266237                       # number of writebacks
system.l3.writebacks::total                    266237                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          301                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           301                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62774                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62774                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          342                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       226512                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       226854                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            342                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         289286                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            289628                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           342                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        289286                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           289628                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  17751210500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  17751210500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     46288500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  90311111000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  90357399500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     46288500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 108062321500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 108108610000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     46288500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 108062321500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 108108610000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.989564                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.989564                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.497891                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.498268                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.558059                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.558350                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.558059                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.558350                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 282779.661962                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 282779.661962                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 135346.491228                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 398703.428516                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 398306.397507                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 135346.491228                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 373548.396742                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 373267.121963                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 135346.491228                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 373548.396742                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 373267.121963                       # average overall mshr miss latency
system.l3.replacements                         301296                       # number of replacements
system.membus.snoop_filter.tot_requests        574162                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       284534                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1112651863000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             226854                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       266237                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6736                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62774                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62774                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        226854                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       852229                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       852229                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 852229                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     35575360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     35575360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35575360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            289628                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  289628    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              289628                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1639112000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1448142000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1575879                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       893092                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           9138                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         9138                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1112651863000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616311                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1165134                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           62197                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          211113                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         211113                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66476                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66476                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           342                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       615969                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2469049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2469779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        24832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85735104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85759936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          545398                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32509952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1439298                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006349                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.079427                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1430160     99.37%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9138      0.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1439298                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1445151500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            513000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1129224000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      1035131                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       516410                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops          28624                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops        28624                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1112651863000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455285                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       774204                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           43502                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63436                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63436                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455285                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553852                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65708032                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          301296                       # Total snoops (count)
system.tol3bus.snoopTraffic                  17039168                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           820017                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.034907                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.183543                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 791393     96.51%     96.51% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  28624      3.49%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             820017                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1025532500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778081500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
