Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Dec 04 09:59:26 2017
| Host         : ECE400-9SQXHH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U_LEFT_DEBOUNCE/button_state_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RIGHT_DEBOUNCE/button_state_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/changed_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/initialized_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.375        0.000                      0                 2597        0.098        0.000                      0                 2597        3.750        0.000                       0                   931  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.375        0.000                      0                 2597        0.098        0.000                      0                 2597        3.750        0.000                       0                   931  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.596ns  (logic 3.133ns (32.650%)  route 6.463ns (67.350%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.616     5.218    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y121        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.456     5.674 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[107]/Q
                         net (fo=8, routed)           1.059     6.733    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[107]
    SLICE_X12Y120        LUT6 (Prop_lut6_I1_O)        0.124     6.857 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_86/O
                         net (fo=2, routed)           0.420     7.277    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_86_n_1
    SLICE_X14Y120        LUT5 (Prop_lut5_I4_O)        0.124     7.401 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_97/O
                         net (fo=2, routed)           0.293     7.694    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_97_n_1
    SLICE_X13Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_91/O
                         net (fo=2, routed)           0.727     8.545    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_91_n_1
    SLICE_X14Y121        LUT3 (Prop_lut3_I0_O)        0.124     8.669 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_59/O
                         net (fo=2, routed)           0.702     9.371    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_59_n_1
    SLICE_X14Y121        LUT6 (Prop_lut6_I0_O)        0.124     9.495 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_25/O
                         net (fo=2, routed)           0.894    10.389    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_25_n_1
    SLICE_X14Y118        LUT4 (Prop_lut4_I2_O)        0.149    10.538 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.607    11.145    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2_n_1
    SLICE_X14Y119        LUT4 (Prop_lut4_I0_O)        0.355    11.500 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.500    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4_n_1
    SLICE_X14Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.752 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/O[0]
                         net (fo=2, routed)           0.661    12.413    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_8
    SLICE_X15Y119        LUT4 (Prop_lut4_I1_O)        0.295    12.708 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.708    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3_n_1
    SLICE_X15Y119        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.288 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[2]
                         net (fo=1, routed)           0.550    13.837    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_6
    SLICE_X15Y121        LUT6 (Prop_lut6_I1_O)        0.302    14.139 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.551    14.690    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/sfd_detected_reg
    SLICE_X15Y122        LUT4 (Prop_lut4_I1_O)        0.124    14.814 r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state[0]_i_1__3/O
                         net (fo=1, routed)           0.000    14.814    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/next[0]
    SLICE_X15Y122        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.494    14.916    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y122        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/C
                         clock pessimism              0.277    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X15Y122        FDRE (Setup_fdre_C_D)        0.031    15.189    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -14.814    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.518ns  (logic 3.133ns (32.916%)  route 6.385ns (67.084%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.616     5.218    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y121        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.456     5.674 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[107]/Q
                         net (fo=8, routed)           1.059     6.733    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[107]
    SLICE_X12Y120        LUT6 (Prop_lut6_I1_O)        0.124     6.857 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_86/O
                         net (fo=2, routed)           0.420     7.277    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_86_n_1
    SLICE_X14Y120        LUT5 (Prop_lut5_I4_O)        0.124     7.401 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_97/O
                         net (fo=2, routed)           0.293     7.694    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_97_n_1
    SLICE_X13Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_91/O
                         net (fo=2, routed)           0.727     8.545    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_91_n_1
    SLICE_X14Y121        LUT3 (Prop_lut3_I0_O)        0.124     8.669 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_59/O
                         net (fo=2, routed)           0.702     9.371    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_59_n_1
    SLICE_X14Y121        LUT6 (Prop_lut6_I0_O)        0.124     9.495 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_25/O
                         net (fo=2, routed)           0.894    10.389    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_25_n_1
    SLICE_X14Y118        LUT4 (Prop_lut4_I2_O)        0.149    10.538 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.607    11.145    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2_n_1
    SLICE_X14Y119        LUT4 (Prop_lut4_I0_O)        0.355    11.500 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.500    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4_n_1
    SLICE_X14Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.752 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/O[0]
                         net (fo=2, routed)           0.661    12.413    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_8
    SLICE_X15Y119        LUT4 (Prop_lut4_I1_O)        0.295    12.708 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.708    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3_n_1
    SLICE_X15Y119        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.288 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[2]
                         net (fo=1, routed)           0.550    13.837    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_6
    SLICE_X15Y121        LUT6 (Prop_lut6_I1_O)        0.302    14.139 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.473    14.613    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/sfd_detected_reg
    SLICE_X15Y122        LUT5 (Prop_lut5_I3_O)        0.124    14.737 r  U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/state[1]_i_1__2/O
                         net (fo=1, routed)           0.000    14.737    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/D[0]
    SLICE_X15Y122        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.494    14.916    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y122        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/C
                         clock pessimism              0.277    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X15Y122        FDRE (Setup_fdre_C_D)        0.029    15.187    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -14.737    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.210ns  (logic 3.133ns (34.016%)  route 6.077ns (65.984%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.616     5.218    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y121        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.456     5.674 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[107]/Q
                         net (fo=8, routed)           1.059     6.733    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[107]
    SLICE_X12Y120        LUT6 (Prop_lut6_I1_O)        0.124     6.857 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_86/O
                         net (fo=2, routed)           0.420     7.277    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_86_n_1
    SLICE_X14Y120        LUT5 (Prop_lut5_I4_O)        0.124     7.401 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_97/O
                         net (fo=2, routed)           0.293     7.694    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_97_n_1
    SLICE_X13Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.818 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_91/O
                         net (fo=2, routed)           0.727     8.545    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_91_n_1
    SLICE_X14Y121        LUT3 (Prop_lut3_I0_O)        0.124     8.669 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_59/O
                         net (fo=2, routed)           0.702     9.371    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_59_n_1
    SLICE_X14Y121        LUT6 (Prop_lut6_I0_O)        0.124     9.495 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_25/O
                         net (fo=2, routed)           0.894    10.389    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_25_n_1
    SLICE_X14Y118        LUT4 (Prop_lut4_I2_O)        0.149    10.538 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.607    11.145    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2_n_1
    SLICE_X14Y119        LUT4 (Prop_lut4_I0_O)        0.355    11.500 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.500    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4_n_1
    SLICE_X14Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.752 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/O[0]
                         net (fo=2, routed)           0.661    12.413    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_8
    SLICE_X15Y119        LUT4 (Prop_lut4_I1_O)        0.295    12.708 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.708    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3_n_1
    SLICE_X15Y119        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.288 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[2]
                         net (fo=1, routed)           0.550    13.837    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_6
    SLICE_X15Y121        LUT6 (Prop_lut6_I1_O)        0.302    14.139 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.165    14.305    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/sfd_detected_reg
    SLICE_X15Y121        LUT6 (Prop_lut6_I1_O)        0.124    14.429 r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_i_1/O
                         net (fo=1, routed)           0.000    14.429    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/n_cardet
    SLICE_X15Y121        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.496    14.918    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y121        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/C
                         clock pessimism              0.277    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X15Y121        FDRE (Setup_fdre_C_D)        0.029    15.189    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -14.429    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/wp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 1.534ns (22.277%)  route 5.352ns (77.723%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.699     5.301    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     5.720 r  U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/Q
                         net (fo=11, routed)          1.209     6.929    U_RXD_MOD/U_RXD_FIFO/rp[7]
    SLICE_X8Y109         LUT4 (Prop_lut4_I0_O)        0.291     7.220 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.596     7.816    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_6_n_1
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.328     8.144 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_5/O
                         net (fo=1, routed)           0.757     8.901    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_5_n_1
    SLICE_X5Y117         LUT6 (Prop_lut6_I5_O)        0.124     9.025 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_3/O
                         net (fo=2, routed)           0.452     9.477    U_RXD_MOD/U_RXD_FIFO/rp_reg[0]_1
    SLICE_X7Y120         LUT2 (Prop_lut2_I1_O)        0.124     9.601 r  U_RXD_MOD/U_RXD_FIFO/rp[0]_i_3/O
                         net (fo=5, routed)           0.637    10.239    U_RXD_MOD/U_RXD_FIFO/rp_reg[0]_0
    SLICE_X2Y123         LUT6 (Prop_lut6_I0_O)        0.124    10.363 r  U_RXD_MOD/U_RXD_FIFO/FSM_sequential_state[0]_i_2__1/O
                         net (fo=2, routed)           0.474    10.836    U_RXD_MOD/U_STORAGE_FSM/pkt_type_reg[1]
    SLICE_X6Y121         LUT4 (Prop_lut4_I2_O)        0.124    10.960 r  U_RXD_MOD/U_STORAGE_FSM/wp[7]_i_1/O
                         net (fo=16, routed)          1.227    12.187    U_RXD_MOD/U_RXD_FIFO/rst0
    SLICE_X8Y108         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.507    14.929    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y108         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[0]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y108         FDRE (Setup_fdre_C_R)       -0.524    14.629    U_RXD_MOD/U_RXD_FIFO/wp_reg[0]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -12.187    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 1.534ns (22.277%)  route 5.352ns (77.723%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.699     5.301    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     5.720 r  U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/Q
                         net (fo=11, routed)          1.209     6.929    U_RXD_MOD/U_RXD_FIFO/rp[7]
    SLICE_X8Y109         LUT4 (Prop_lut4_I0_O)        0.291     7.220 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.596     7.816    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_6_n_1
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.328     8.144 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_5/O
                         net (fo=1, routed)           0.757     8.901    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_5_n_1
    SLICE_X5Y117         LUT6 (Prop_lut6_I5_O)        0.124     9.025 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_3/O
                         net (fo=2, routed)           0.452     9.477    U_RXD_MOD/U_RXD_FIFO/rp_reg[0]_1
    SLICE_X7Y120         LUT2 (Prop_lut2_I1_O)        0.124     9.601 r  U_RXD_MOD/U_RXD_FIFO/rp[0]_i_3/O
                         net (fo=5, routed)           0.637    10.239    U_RXD_MOD/U_RXD_FIFO/rp_reg[0]_0
    SLICE_X2Y123         LUT6 (Prop_lut6_I0_O)        0.124    10.363 r  U_RXD_MOD/U_RXD_FIFO/FSM_sequential_state[0]_i_2__1/O
                         net (fo=2, routed)           0.474    10.836    U_RXD_MOD/U_STORAGE_FSM/pkt_type_reg[1]
    SLICE_X6Y121         LUT4 (Prop_lut4_I2_O)        0.124    10.960 r  U_RXD_MOD/U_STORAGE_FSM/wp[7]_i_1/O
                         net (fo=16, routed)          1.227    12.187    U_RXD_MOD/U_RXD_FIFO/rst0
    SLICE_X8Y108         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.507    14.929    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y108         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y108         FDRE (Setup_fdre_C_R)       -0.524    14.629    U_RXD_MOD/U_RXD_FIFO/wp_reg[2]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -12.187    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/wp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 1.534ns (22.277%)  route 5.352ns (77.723%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.699     5.301    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     5.720 r  U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/Q
                         net (fo=11, routed)          1.209     6.929    U_RXD_MOD/U_RXD_FIFO/rp[7]
    SLICE_X8Y109         LUT4 (Prop_lut4_I0_O)        0.291     7.220 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.596     7.816    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_6_n_1
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.328     8.144 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_5/O
                         net (fo=1, routed)           0.757     8.901    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_5_n_1
    SLICE_X5Y117         LUT6 (Prop_lut6_I5_O)        0.124     9.025 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_3/O
                         net (fo=2, routed)           0.452     9.477    U_RXD_MOD/U_RXD_FIFO/rp_reg[0]_1
    SLICE_X7Y120         LUT2 (Prop_lut2_I1_O)        0.124     9.601 r  U_RXD_MOD/U_RXD_FIFO/rp[0]_i_3/O
                         net (fo=5, routed)           0.637    10.239    U_RXD_MOD/U_RXD_FIFO/rp_reg[0]_0
    SLICE_X2Y123         LUT6 (Prop_lut6_I0_O)        0.124    10.363 r  U_RXD_MOD/U_RXD_FIFO/FSM_sequential_state[0]_i_2__1/O
                         net (fo=2, routed)           0.474    10.836    U_RXD_MOD/U_STORAGE_FSM/pkt_type_reg[1]
    SLICE_X6Y121         LUT4 (Prop_lut4_I2_O)        0.124    10.960 r  U_RXD_MOD/U_STORAGE_FSM/wp[7]_i_1/O
                         net (fo=16, routed)          1.227    12.187    U_RXD_MOD/U_RXD_FIFO/rst0
    SLICE_X8Y108         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.507    14.929    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y108         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[3]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y108         FDRE (Setup_fdre_C_R)       -0.524    14.629    U_RXD_MOD/U_RXD_FIFO/wp_reg[3]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -12.187    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/wp_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 1.534ns (22.739%)  route 5.212ns (77.261%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.699     5.301    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     5.720 r  U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/Q
                         net (fo=11, routed)          1.209     6.929    U_RXD_MOD/U_RXD_FIFO/rp[7]
    SLICE_X8Y109         LUT4 (Prop_lut4_I0_O)        0.291     7.220 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.596     7.816    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_6_n_1
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.328     8.144 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_5/O
                         net (fo=1, routed)           0.757     8.901    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_5_n_1
    SLICE_X5Y117         LUT6 (Prop_lut6_I5_O)        0.124     9.025 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_3/O
                         net (fo=2, routed)           0.452     9.477    U_RXD_MOD/U_RXD_FIFO/rp_reg[0]_1
    SLICE_X7Y120         LUT2 (Prop_lut2_I1_O)        0.124     9.601 r  U_RXD_MOD/U_RXD_FIFO/rp[0]_i_3/O
                         net (fo=5, routed)           0.637    10.239    U_RXD_MOD/U_RXD_FIFO/rp_reg[0]_0
    SLICE_X2Y123         LUT6 (Prop_lut6_I0_O)        0.124    10.363 r  U_RXD_MOD/U_RXD_FIFO/FSM_sequential_state[0]_i_2__1/O
                         net (fo=2, routed)           0.474    10.836    U_RXD_MOD/U_STORAGE_FSM/pkt_type_reg[1]
    SLICE_X6Y121         LUT4 (Prop_lut4_I2_O)        0.124    10.960 r  U_RXD_MOD/U_STORAGE_FSM/wp[7]_i_1/O
                         net (fo=16, routed)          1.087    12.047    U_RXD_MOD/U_RXD_FIFO/rst0
    SLICE_X8Y109         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.506    14.928    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[5]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X8Y109         FDRE (Setup_fdre_C_R)       -0.524    14.628    U_RXD_MOD/U_RXD_FIFO/wp_reg[5]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/wp_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 1.534ns (22.739%)  route 5.212ns (77.261%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.699     5.301    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     5.720 r  U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/Q
                         net (fo=11, routed)          1.209     6.929    U_RXD_MOD/U_RXD_FIFO/rp[7]
    SLICE_X8Y109         LUT4 (Prop_lut4_I0_O)        0.291     7.220 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.596     7.816    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_6_n_1
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.328     8.144 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_5/O
                         net (fo=1, routed)           0.757     8.901    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_5_n_1
    SLICE_X5Y117         LUT6 (Prop_lut6_I5_O)        0.124     9.025 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_3/O
                         net (fo=2, routed)           0.452     9.477    U_RXD_MOD/U_RXD_FIFO/rp_reg[0]_1
    SLICE_X7Y120         LUT2 (Prop_lut2_I1_O)        0.124     9.601 r  U_RXD_MOD/U_RXD_FIFO/rp[0]_i_3/O
                         net (fo=5, routed)           0.637    10.239    U_RXD_MOD/U_RXD_FIFO/rp_reg[0]_0
    SLICE_X2Y123         LUT6 (Prop_lut6_I0_O)        0.124    10.363 r  U_RXD_MOD/U_RXD_FIFO/FSM_sequential_state[0]_i_2__1/O
                         net (fo=2, routed)           0.474    10.836    U_RXD_MOD/U_STORAGE_FSM/pkt_type_reg[1]
    SLICE_X6Y121         LUT4 (Prop_lut4_I2_O)        0.124    10.960 r  U_RXD_MOD/U_STORAGE_FSM/wp[7]_i_1/O
                         net (fo=16, routed)          1.087    12.047    U_RXD_MOD/U_RXD_FIFO/rst0
    SLICE_X8Y109         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.506    14.928    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[6]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X8Y109         FDRE (Setup_fdre_C_R)       -0.524    14.628    U_RXD_MOD/U_RXD_FIFO/wp_reg[6]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_6_6/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 1.627ns (24.317%)  route 5.064ns (75.683%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.699     5.301    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     5.720 r  U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/Q
                         net (fo=11, routed)          1.209     6.929    U_RXD_MOD/U_RXD_FIFO/rp[7]
    SLICE_X8Y109         LUT4 (Prop_lut4_I0_O)        0.291     7.220 r  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.596     7.816    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_6_n_1
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.328     8.144 r  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_5/O
                         net (fo=1, routed)           0.757     8.901    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_5_n_1
    SLICE_X5Y117         LUT6 (Prop_lut6_I5_O)        0.124     9.025 r  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_3/O
                         net (fo=2, routed)           0.716     9.741    U_RXD_MOD/U_WRITE_PULSE/rp_reg[2]
    SLICE_X6Y120         LUT5 (Prop_lut5_I4_O)        0.117     9.858 r  U_RXD_MOD/U_WRITE_PULSE/mem_reg_0_63_0_2_i_2/O
                         net (fo=12, routed)          0.984    10.842    U_RXD_MOD/U_RXD_FIFO/RRDY_reg_0
    SLICE_X8Y109         LUT3 (Prop_lut3_I2_O)        0.348    11.190 r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_0_2_i_1/O
                         net (fo=12, routed)          0.802    11.992    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_6_6/WE
    SLICE_X2Y106         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_6_6/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.589    15.011    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_6_6/WCLK
    SLICE_X2Y106         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_6_6/DP/CLK
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y106         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.702    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_6_6/DP
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_6_6/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 1.627ns (24.317%)  route 5.064ns (75.683%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.699     5.301    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     5.720 r  U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/Q
                         net (fo=11, routed)          1.209     6.929    U_RXD_MOD/U_RXD_FIFO/rp[7]
    SLICE_X8Y109         LUT4 (Prop_lut4_I0_O)        0.291     7.220 r  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.596     7.816    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_6_n_1
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.328     8.144 r  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_5/O
                         net (fo=1, routed)           0.757     8.901    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_5_n_1
    SLICE_X5Y117         LUT6 (Prop_lut6_I5_O)        0.124     9.025 r  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_3/O
                         net (fo=2, routed)           0.716     9.741    U_RXD_MOD/U_WRITE_PULSE/rp_reg[2]
    SLICE_X6Y120         LUT5 (Prop_lut5_I4_O)        0.117     9.858 r  U_RXD_MOD/U_WRITE_PULSE/mem_reg_0_63_0_2_i_2/O
                         net (fo=12, routed)          0.984    10.842    U_RXD_MOD/U_RXD_FIFO/RRDY_reg_0
    SLICE_X8Y109         LUT3 (Prop_lut3_I2_O)        0.348    11.190 r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_0_2_i_1/O
                         net (fo=12, routed)          0.802    11.992    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_6_6/WE
    SLICE_X2Y106         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_6_6/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.589    15.011    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_6_6/WCLK
    SLICE_X2Y106         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_6_6/SP/CLK
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y106         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.702    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_6_6/SP
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  2.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.539%)  route 0.279ns (66.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.597     1.516    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/Q
                         net (fo=73, routed)          0.279     1.937    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/ADDRD1
    SLICE_X2Y108         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.870     2.035    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y108         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.505     1.529    
    SLICE_X2Y108         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.838    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.539%)  route 0.279ns (66.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.597     1.516    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/Q
                         net (fo=73, routed)          0.279     1.937    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/ADDRD1
    SLICE_X2Y108         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.870     2.035    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y108         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.505     1.529    
    SLICE_X2Y108         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.838    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.539%)  route 0.279ns (66.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.597     1.516    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/Q
                         net (fo=73, routed)          0.279     1.937    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/ADDRD1
    SLICE_X2Y108         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.870     2.035    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y108         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.505     1.529    
    SLICE_X2Y108         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.838    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.539%)  route 0.279ns (66.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.597     1.516    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/Q
                         net (fo=73, routed)          0.279     1.937    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/ADDRD1
    SLICE_X2Y108         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.870     2.035    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y108         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.505     1.529    
    SLICE_X2Y108         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.838    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.371ns (69.589%)  route 0.162ns (30.411%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.576     1.495    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[14]/Q
                         net (fo=7, routed)           0.161     1.821    U_RXD_MOD/U_MAN_RECEIVER/U_SYNC/Q[11]
    SLICE_X14Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.866 r  U_RXD_MOD/U_MAN_RECEIVER/U_SYNC/accumulated0__0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.866    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[14]_0[2]
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.975 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.975    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_n_1
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.028 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.028    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated0_in[15]
    SLICE_X14Y100        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.841     2.006    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y100        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[15]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 U_DOWN_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DOWN_PULSER/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.559     1.478    U_DOWN_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  U_DOWN_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  U_DOWN_DEBOUNCE/button_state_reg/Q
                         net (fo=3, routed)           0.078     1.698    U_DOWN_PULSER/button_state_reg
    SLICE_X11Y127        FDRE                                         r  U_DOWN_PULSER/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.827     1.992    U_DOWN_PULSER/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  U_DOWN_PULSER/dq1_reg/C
                         clock pessimism             -0.513     1.478    
    SLICE_X11Y127        FDRE (Hold_fdre_C_D)         0.075     1.553    U_DOWN_PULSER/dq1_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 U_TXD_MOD/U_FCS_FORMATION/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.849%)  route 0.092ns (33.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.561     1.480    U_TXD_MOD/U_FCS_FORMATION/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y130         FDRE                                         r  U_TXD_MOD/U_FCS_FORMATION/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  U_TXD_MOD/U_FCS_FORMATION/x_reg[8]/Q
                         net (fo=4, routed)           0.092     1.714    U_TXD_MOD/U_TRANSMIT_FSM/x_reg[8][7]
    SLICE_X8Y130         LUT6 (Prop_lut6_I1_O)        0.045     1.759 r  U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.759    U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data[0]_i_1_n_1
    SLICE_X8Y130         FDRE                                         r  U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.830     1.995    U_TXD_MOD/U_TRANSMIT_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y130         FDRE                                         r  U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data_reg[0]/C
                         clock pessimism             -0.501     1.493    
    SLICE_X8Y130         FDRE (Hold_fdre_C_D)         0.121     1.614    U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.384ns (70.313%)  route 0.162ns (29.687%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.576     1.495    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[14]/Q
                         net (fo=7, routed)           0.161     1.821    U_RXD_MOD/U_MAN_RECEIVER/U_SYNC/Q[11]
    SLICE_X14Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.866 r  U_RXD_MOD/U_MAN_RECEIVER/U_SYNC/accumulated0__0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.866    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[14]_0[2]
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.975 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.975    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_n_1
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.041 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.041    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated0_in[17]
    SLICE_X14Y100        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.841     2.006    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y100        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[17]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_DATA_REG/shreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_FCS_VERIFICATION/shreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.224%)  route 0.095ns (33.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.559     1.478    U_RXD_MOD/U_MAN_RECEIVER/U_DATA_REG/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y122         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_DATA_REG/shreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  U_RXD_MOD/U_MAN_RECEIVER/U_DATA_REG/shreg_reg[2]/Q
                         net (fo=9, routed)           0.095     1.714    U_RXD_MOD/U_WRITE_PULSE/shreg_reg[7][2]
    SLICE_X8Y122         LUT4 (Prop_lut4_I0_O)        0.045     1.759 r  U_RXD_MOD/U_WRITE_PULSE/shreg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.759    U_RXD_MOD/U_FCS_VERIFICATION/D[2]
    SLICE_X8Y122         FDRE                                         r  U_RXD_MOD/U_FCS_VERIFICATION/shreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.827     1.992    U_RXD_MOD/U_FCS_VERIFICATION/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y122         FDRE                                         r  U_RXD_MOD/U_FCS_VERIFICATION/shreg_reg[2]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X8Y122         FDRE (Hold_fdre_C_D)         0.120     1.611    U_RXD_MOD/U_FCS_VERIFICATION/shreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_TXD_MOD/U_FCS_FORMATION/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.561     1.480    U_TXD_MOD/U_FCS_FORMATION/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y130         FDRE                                         r  U_TXD_MOD/U_FCS_FORMATION/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  U_TXD_MOD/U_FCS_FORMATION/x_reg[5]/Q
                         net (fo=2, routed)           0.102     1.724    U_TXD_MOD/U_TRANSMIT_FSM/x_reg[8][4]
    SLICE_X8Y130         LUT6 (Prop_lut6_I5_O)        0.045     1.769 r  U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.769    U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data[3]_i_1_n_1
    SLICE_X8Y130         FDSE                                         r  U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.830     1.995    U_TXD_MOD/U_TRANSMIT_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y130         FDSE                                         r  U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data_reg[3]/C
                         clock pessimism             -0.501     1.493    
    SLICE_X8Y130         FDSE (Hold_fdse_C_D)         0.121     1.614    U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y50    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y50    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y129   U_DOWN_DEBOUNCE/count_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y129   U_DOWN_DEBOUNCE/count_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y129   U_DOWN_DEBOUNCE/count_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y130   U_DOWN_DEBOUNCE/count_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y131   U_DOWN_DEBOUNCE/count_reg_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y130   U_DOWN_DEBOUNCE/count_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y130   U_DOWN_DEBOUNCE/count_reg_reg[8]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y111    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y111    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y111    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y111    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y108    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y108    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y108    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y108    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y107    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y107    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y111    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y111    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y111    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y111    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y111    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y111    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y111    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y111    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y108    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y108    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMA/CLK



