
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /local-scratch/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/local-scratch/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'kss24' on host 'ensc-hacc-1.research.sfu.ca' (Linux_x86_64 version 5.4.0-49-generic) on Tue Mar 16 09:54:36 PDT 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/localhdd/kss24/kernel_gemm_4_DRAM_reorg'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_buffering.prj'.
INFO: [HLS 200-10] Adding design file 'kernel_gemm.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'kernel_gemm_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/localhdd/kss24/kernel_gemm_4_DRAM_reorg/kernel_gemm_buffering.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../kernel_gemm_test.cpp in debug mode
   Compiling ../../../../kernel_gemm.cpp in debug mode
   Generating csim.exe
