-- Do not edit.  Generated by cheby 1.6.dev0 using these options:
--  -i rtmlamp_ohwr_regs.cheby --hdl vhdl --gen-hdl wb_rtmlamp_ohwr_regs.vhd --doc html --gen-doc doc/wb_rtmlamp_ohwr_regs_wb.html --gen-c wb_rtmlamp_ohwr_regs.h --consts-style verilog --gen-consts ../../../sim/regs/wb_rtmlamp_ohwr_regs.vh --consts-style vhdl-ohwr --gen-consts ../../../sim/regs/wb_rtmlamp_ohwr_reg_consts.vhd
-- Generated on Thu Jan 11 14:07:16 2024 by augusto


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.wishbone_pkg.all;
use work.cheby_pkg.all;

package wb_rtmlamp_ohwr_regs_pkg is
  type t_rtmlamp_ohwr_ch_regs_master_out is record
    ctl_amp_en       : std_logic;
    ctl_mode         : std_logic_vector(3 downto 0);
    ctl_trig_en      : std_logic;
    ctl_rst_latch_sts : std_logic;
    ctl_wfm_rpt_mode : std_logic;
    ctl_wfm_points   : std_logic_vector(9 downto 0);
    ctl_wfm_rate_div : std_logic_vector(3 downto 0);
    ctl_wfm_start    : std_logic;
    pi_kp_data       : std_logic_vector(25 downto 0);
    pi_ti_data       : std_logic_vector(25 downto 0);
    pi_sp_data       : std_logic_vector(15 downto 0);
    dac_data         : std_logic_vector(15 downto 0);
    lim_a            : std_logic_vector(15 downto 0);
    lim_b            : std_logic_vector(15 downto 0);
    cnt_data         : std_logic_vector(21 downto 0);
  end record t_rtmlamp_ohwr_ch_regs_master_out;
  subtype t_rtmlamp_ohwr_ch_regs_slave_in is t_rtmlamp_ohwr_ch_regs_master_out;

  type t_rtmlamp_ohwr_ch_regs_slave_out is record
    sta_amp_iflag_l  : std_logic;
    sta_amp_tflag_l  : std_logic;
    sta_amp_iflag_r  : std_logic;
    sta_amp_tflag_r  : std_logic;
    sta_amp_iflag_l_latch : std_logic;
    sta_amp_tflag_l_latch : std_logic;
    sta_amp_iflag_r_latch : std_logic;
    sta_amp_tflag_r_latch : std_logic;
    adc_dac_eff_adc  : std_logic_vector(15 downto 0);
    adc_dac_eff_dac  : std_logic_vector(15 downto 0);
    sp_eff_sp        : std_logic_vector(15 downto 0);
  end record t_rtmlamp_ohwr_ch_regs_slave_out;
  subtype t_rtmlamp_ohwr_ch_regs_master_in is t_rtmlamp_ohwr_ch_regs_slave_out;

  type t_rtmlamp_ohwr_ch_regs_master_out_array is array(natural range <>) of
    t_rtmlamp_ohwr_ch_regs_master_out;
  subtype t_rtmlamp_ohwr_ch_regs_slave_in_array is t_rtmlamp_ohwr_ch_regs_master_out_array;

  type t_rtmlamp_ohwr_ch_regs_master_in_array is array(natural range <>) of
    t_rtmlamp_ohwr_ch_regs_master_in;
  subtype t_rtmlamp_ohwr_ch_regs_slave_out_array is t_rtmlamp_ohwr_ch_regs_master_in_array;

end wb_rtmlamp_ohwr_regs_pkg;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.wishbone_pkg.all;
use work.cheby_pkg.all;
use work.wb_rtmlamp_ohwr_regs_pkg.all;

entity wb_rtmlamp_ohwr_regs is
  port (
    rst_n_i              : in    std_logic;
    clk_i                : in    std_logic;
    wb_i                 : in    t_wishbone_slave_in;
    wb_o                 : out   t_wishbone_slave_out;

    -- General RTM status register
    -- reserved
    sta_reserved_i       : in    std_logic_vector(31 downto 0);

    -- General RTM control register
    -- reserved
    ctl_reserved_o       : out   std_logic_vector(31 downto 0);

    -- REPEAT ch
    rtmlamp_ohwr_ch_regs_i : in    t_rtmlamp_ohwr_ch_regs_master_in_array(11 downto 0);
    rtmlamp_ohwr_ch_regs_o : out   t_rtmlamp_ohwr_ch_regs_master_out_array(11 downto 0);

    -- RAM port for wfm_ram_0_wfm_ram
    wfm_ram_0_wfm_ram_adr_i : in    std_logic_vector(8 downto 0);
    wfm_ram_0_wfm_ram_sample_pair_rd_i : in    std_logic;
    wfm_ram_0_wfm_ram_sample_pair_dat_o : out   std_logic_vector(31 downto 0);

    -- RAM port for wfm_ram_1_wfm_ram
    wfm_ram_1_wfm_ram_adr_i : in    std_logic_vector(8 downto 0);
    wfm_ram_1_wfm_ram_sample_pair_rd_i : in    std_logic;
    wfm_ram_1_wfm_ram_sample_pair_dat_o : out   std_logic_vector(31 downto 0);

    -- RAM port for wfm_ram_2_wfm_ram
    wfm_ram_2_wfm_ram_adr_i : in    std_logic_vector(8 downto 0);
    wfm_ram_2_wfm_ram_sample_pair_rd_i : in    std_logic;
    wfm_ram_2_wfm_ram_sample_pair_dat_o : out   std_logic_vector(31 downto 0);

    -- RAM port for wfm_ram_3_wfm_ram
    wfm_ram_3_wfm_ram_adr_i : in    std_logic_vector(8 downto 0);
    wfm_ram_3_wfm_ram_sample_pair_rd_i : in    std_logic;
    wfm_ram_3_wfm_ram_sample_pair_dat_o : out   std_logic_vector(31 downto 0);

    -- RAM port for wfm_ram_4_wfm_ram
    wfm_ram_4_wfm_ram_adr_i : in    std_logic_vector(8 downto 0);
    wfm_ram_4_wfm_ram_sample_pair_rd_i : in    std_logic;
    wfm_ram_4_wfm_ram_sample_pair_dat_o : out   std_logic_vector(31 downto 0);

    -- RAM port for wfm_ram_5_wfm_ram
    wfm_ram_5_wfm_ram_adr_i : in    std_logic_vector(8 downto 0);
    wfm_ram_5_wfm_ram_sample_pair_rd_i : in    std_logic;
    wfm_ram_5_wfm_ram_sample_pair_dat_o : out   std_logic_vector(31 downto 0);

    -- RAM port for wfm_ram_6_wfm_ram
    wfm_ram_6_wfm_ram_adr_i : in    std_logic_vector(8 downto 0);
    wfm_ram_6_wfm_ram_sample_pair_rd_i : in    std_logic;
    wfm_ram_6_wfm_ram_sample_pair_dat_o : out   std_logic_vector(31 downto 0);

    -- RAM port for wfm_ram_7_wfm_ram
    wfm_ram_7_wfm_ram_adr_i : in    std_logic_vector(8 downto 0);
    wfm_ram_7_wfm_ram_sample_pair_rd_i : in    std_logic;
    wfm_ram_7_wfm_ram_sample_pair_dat_o : out   std_logic_vector(31 downto 0);

    -- RAM port for wfm_ram_8_wfm_ram
    wfm_ram_8_wfm_ram_adr_i : in    std_logic_vector(8 downto 0);
    wfm_ram_8_wfm_ram_sample_pair_rd_i : in    std_logic;
    wfm_ram_8_wfm_ram_sample_pair_dat_o : out   std_logic_vector(31 downto 0);

    -- RAM port for wfm_ram_9_wfm_ram
    wfm_ram_9_wfm_ram_adr_i : in    std_logic_vector(8 downto 0);
    wfm_ram_9_wfm_ram_sample_pair_rd_i : in    std_logic;
    wfm_ram_9_wfm_ram_sample_pair_dat_o : out   std_logic_vector(31 downto 0);

    -- RAM port for wfm_ram_10_wfm_ram
    wfm_ram_10_wfm_ram_adr_i : in    std_logic_vector(8 downto 0);
    wfm_ram_10_wfm_ram_sample_pair_rd_i : in    std_logic;
    wfm_ram_10_wfm_ram_sample_pair_dat_o : out   std_logic_vector(31 downto 0);

    -- RAM port for wfm_ram_11_wfm_ram
    wfm_ram_11_wfm_ram_adr_i : in    std_logic_vector(8 downto 0);
    wfm_ram_11_wfm_ram_sample_pair_rd_i : in    std_logic;
    wfm_ram_11_wfm_ram_sample_pair_dat_o : out   std_logic_vector(31 downto 0)
  );
end wb_rtmlamp_ohwr_regs;

architecture syn of wb_rtmlamp_ohwr_regs is
  signal adr_int                        : std_logic_vector(16 downto 2);
  signal rd_req_int                     : std_logic;
  signal wr_req_int                     : std_logic;
  signal rd_ack_int                     : std_logic;
  signal wr_ack_int                     : std_logic;
  signal wb_en                          : std_logic;
  signal ack_int                        : std_logic;
  signal wb_rip                         : std_logic;
  signal wb_wip                         : std_logic;
  signal ctl_reserved_reg               : std_logic_vector(31 downto 0);
  signal ctl_wreq                       : std_logic;
  signal ctl_wack                       : std_logic;
  signal ch_0_ctl_amp_en_reg            : std_logic;
  signal ch_0_ctl_mode_reg              : std_logic_vector(3 downto 0);
  signal ch_0_ctl_trig_en_reg           : std_logic;
  signal ch_0_ctl_rst_latch_sts_reg     : std_logic;
  signal ch_0_ctl_wfm_rpt_mode_reg      : std_logic;
  signal ch_0_ctl_wfm_points_reg        : std_logic_vector(9 downto 0);
  signal ch_0_ctl_wfm_rate_div_reg      : std_logic_vector(3 downto 0);
  signal ch_0_ctl_wfm_start_reg         : std_logic;
  signal ch_0_ctl_wreq                  : std_logic;
  signal ch_0_ctl_wack                  : std_logic;
  signal ch_0_pi_kp_data_reg            : std_logic_vector(25 downto 0);
  signal ch_0_pi_kp_wreq                : std_logic;
  signal ch_0_pi_kp_wack                : std_logic;
  signal ch_0_pi_ti_data_reg            : std_logic_vector(25 downto 0);
  signal ch_0_pi_ti_wreq                : std_logic;
  signal ch_0_pi_ti_wack                : std_logic;
  signal ch_0_pi_sp_data_reg            : std_logic_vector(15 downto 0);
  signal ch_0_pi_sp_wreq                : std_logic;
  signal ch_0_pi_sp_wack                : std_logic;
  signal ch_0_dac_data_reg              : std_logic_vector(15 downto 0);
  signal ch_0_dac_wreq                  : std_logic;
  signal ch_0_dac_wack                  : std_logic;
  signal ch_0_lim_a_reg                 : std_logic_vector(15 downto 0);
  signal ch_0_lim_b_reg                 : std_logic_vector(15 downto 0);
  signal ch_0_lim_wreq                  : std_logic;
  signal ch_0_lim_wack                  : std_logic;
  signal ch_0_cnt_data_reg              : std_logic_vector(21 downto 0);
  signal ch_0_cnt_wreq                  : std_logic;
  signal ch_0_cnt_wack                  : std_logic;
  signal ch_1_ctl_amp_en_reg            : std_logic;
  signal ch_1_ctl_mode_reg              : std_logic_vector(3 downto 0);
  signal ch_1_ctl_trig_en_reg           : std_logic;
  signal ch_1_ctl_rst_latch_sts_reg     : std_logic;
  signal ch_1_ctl_wfm_rpt_mode_reg      : std_logic;
  signal ch_1_ctl_wfm_points_reg        : std_logic_vector(9 downto 0);
  signal ch_1_ctl_wfm_rate_div_reg      : std_logic_vector(3 downto 0);
  signal ch_1_ctl_wfm_start_reg         : std_logic;
  signal ch_1_ctl_wreq                  : std_logic;
  signal ch_1_ctl_wack                  : std_logic;
  signal ch_1_pi_kp_data_reg            : std_logic_vector(25 downto 0);
  signal ch_1_pi_kp_wreq                : std_logic;
  signal ch_1_pi_kp_wack                : std_logic;
  signal ch_1_pi_ti_data_reg            : std_logic_vector(25 downto 0);
  signal ch_1_pi_ti_wreq                : std_logic;
  signal ch_1_pi_ti_wack                : std_logic;
  signal ch_1_pi_sp_data_reg            : std_logic_vector(15 downto 0);
  signal ch_1_pi_sp_wreq                : std_logic;
  signal ch_1_pi_sp_wack                : std_logic;
  signal ch_1_dac_data_reg              : std_logic_vector(15 downto 0);
  signal ch_1_dac_wreq                  : std_logic;
  signal ch_1_dac_wack                  : std_logic;
  signal ch_1_lim_a_reg                 : std_logic_vector(15 downto 0);
  signal ch_1_lim_b_reg                 : std_logic_vector(15 downto 0);
  signal ch_1_lim_wreq                  : std_logic;
  signal ch_1_lim_wack                  : std_logic;
  signal ch_1_cnt_data_reg              : std_logic_vector(21 downto 0);
  signal ch_1_cnt_wreq                  : std_logic;
  signal ch_1_cnt_wack                  : std_logic;
  signal ch_2_ctl_amp_en_reg            : std_logic;
  signal ch_2_ctl_mode_reg              : std_logic_vector(3 downto 0);
  signal ch_2_ctl_trig_en_reg           : std_logic;
  signal ch_2_ctl_rst_latch_sts_reg     : std_logic;
  signal ch_2_ctl_wfm_rpt_mode_reg      : std_logic;
  signal ch_2_ctl_wfm_points_reg        : std_logic_vector(9 downto 0);
  signal ch_2_ctl_wfm_rate_div_reg      : std_logic_vector(3 downto 0);
  signal ch_2_ctl_wfm_start_reg         : std_logic;
  signal ch_2_ctl_wreq                  : std_logic;
  signal ch_2_ctl_wack                  : std_logic;
  signal ch_2_pi_kp_data_reg            : std_logic_vector(25 downto 0);
  signal ch_2_pi_kp_wreq                : std_logic;
  signal ch_2_pi_kp_wack                : std_logic;
  signal ch_2_pi_ti_data_reg            : std_logic_vector(25 downto 0);
  signal ch_2_pi_ti_wreq                : std_logic;
  signal ch_2_pi_ti_wack                : std_logic;
  signal ch_2_pi_sp_data_reg            : std_logic_vector(15 downto 0);
  signal ch_2_pi_sp_wreq                : std_logic;
  signal ch_2_pi_sp_wack                : std_logic;
  signal ch_2_dac_data_reg              : std_logic_vector(15 downto 0);
  signal ch_2_dac_wreq                  : std_logic;
  signal ch_2_dac_wack                  : std_logic;
  signal ch_2_lim_a_reg                 : std_logic_vector(15 downto 0);
  signal ch_2_lim_b_reg                 : std_logic_vector(15 downto 0);
  signal ch_2_lim_wreq                  : std_logic;
  signal ch_2_lim_wack                  : std_logic;
  signal ch_2_cnt_data_reg              : std_logic_vector(21 downto 0);
  signal ch_2_cnt_wreq                  : std_logic;
  signal ch_2_cnt_wack                  : std_logic;
  signal ch_3_ctl_amp_en_reg            : std_logic;
  signal ch_3_ctl_mode_reg              : std_logic_vector(3 downto 0);
  signal ch_3_ctl_trig_en_reg           : std_logic;
  signal ch_3_ctl_rst_latch_sts_reg     : std_logic;
  signal ch_3_ctl_wfm_rpt_mode_reg      : std_logic;
  signal ch_3_ctl_wfm_points_reg        : std_logic_vector(9 downto 0);
  signal ch_3_ctl_wfm_rate_div_reg      : std_logic_vector(3 downto 0);
  signal ch_3_ctl_wfm_start_reg         : std_logic;
  signal ch_3_ctl_wreq                  : std_logic;
  signal ch_3_ctl_wack                  : std_logic;
  signal ch_3_pi_kp_data_reg            : std_logic_vector(25 downto 0);
  signal ch_3_pi_kp_wreq                : std_logic;
  signal ch_3_pi_kp_wack                : std_logic;
  signal ch_3_pi_ti_data_reg            : std_logic_vector(25 downto 0);
  signal ch_3_pi_ti_wreq                : std_logic;
  signal ch_3_pi_ti_wack                : std_logic;
  signal ch_3_pi_sp_data_reg            : std_logic_vector(15 downto 0);
  signal ch_3_pi_sp_wreq                : std_logic;
  signal ch_3_pi_sp_wack                : std_logic;
  signal ch_3_dac_data_reg              : std_logic_vector(15 downto 0);
  signal ch_3_dac_wreq                  : std_logic;
  signal ch_3_dac_wack                  : std_logic;
  signal ch_3_lim_a_reg                 : std_logic_vector(15 downto 0);
  signal ch_3_lim_b_reg                 : std_logic_vector(15 downto 0);
  signal ch_3_lim_wreq                  : std_logic;
  signal ch_3_lim_wack                  : std_logic;
  signal ch_3_cnt_data_reg              : std_logic_vector(21 downto 0);
  signal ch_3_cnt_wreq                  : std_logic;
  signal ch_3_cnt_wack                  : std_logic;
  signal ch_4_ctl_amp_en_reg            : std_logic;
  signal ch_4_ctl_mode_reg              : std_logic_vector(3 downto 0);
  signal ch_4_ctl_trig_en_reg           : std_logic;
  signal ch_4_ctl_rst_latch_sts_reg     : std_logic;
  signal ch_4_ctl_wfm_rpt_mode_reg      : std_logic;
  signal ch_4_ctl_wfm_points_reg        : std_logic_vector(9 downto 0);
  signal ch_4_ctl_wfm_rate_div_reg      : std_logic_vector(3 downto 0);
  signal ch_4_ctl_wfm_start_reg         : std_logic;
  signal ch_4_ctl_wreq                  : std_logic;
  signal ch_4_ctl_wack                  : std_logic;
  signal ch_4_pi_kp_data_reg            : std_logic_vector(25 downto 0);
  signal ch_4_pi_kp_wreq                : std_logic;
  signal ch_4_pi_kp_wack                : std_logic;
  signal ch_4_pi_ti_data_reg            : std_logic_vector(25 downto 0);
  signal ch_4_pi_ti_wreq                : std_logic;
  signal ch_4_pi_ti_wack                : std_logic;
  signal ch_4_pi_sp_data_reg            : std_logic_vector(15 downto 0);
  signal ch_4_pi_sp_wreq                : std_logic;
  signal ch_4_pi_sp_wack                : std_logic;
  signal ch_4_dac_data_reg              : std_logic_vector(15 downto 0);
  signal ch_4_dac_wreq                  : std_logic;
  signal ch_4_dac_wack                  : std_logic;
  signal ch_4_lim_a_reg                 : std_logic_vector(15 downto 0);
  signal ch_4_lim_b_reg                 : std_logic_vector(15 downto 0);
  signal ch_4_lim_wreq                  : std_logic;
  signal ch_4_lim_wack                  : std_logic;
  signal ch_4_cnt_data_reg              : std_logic_vector(21 downto 0);
  signal ch_4_cnt_wreq                  : std_logic;
  signal ch_4_cnt_wack                  : std_logic;
  signal ch_5_ctl_amp_en_reg            : std_logic;
  signal ch_5_ctl_mode_reg              : std_logic_vector(3 downto 0);
  signal ch_5_ctl_trig_en_reg           : std_logic;
  signal ch_5_ctl_rst_latch_sts_reg     : std_logic;
  signal ch_5_ctl_wfm_rpt_mode_reg      : std_logic;
  signal ch_5_ctl_wfm_points_reg        : std_logic_vector(9 downto 0);
  signal ch_5_ctl_wfm_rate_div_reg      : std_logic_vector(3 downto 0);
  signal ch_5_ctl_wfm_start_reg         : std_logic;
  signal ch_5_ctl_wreq                  : std_logic;
  signal ch_5_ctl_wack                  : std_logic;
  signal ch_5_pi_kp_data_reg            : std_logic_vector(25 downto 0);
  signal ch_5_pi_kp_wreq                : std_logic;
  signal ch_5_pi_kp_wack                : std_logic;
  signal ch_5_pi_ti_data_reg            : std_logic_vector(25 downto 0);
  signal ch_5_pi_ti_wreq                : std_logic;
  signal ch_5_pi_ti_wack                : std_logic;
  signal ch_5_pi_sp_data_reg            : std_logic_vector(15 downto 0);
  signal ch_5_pi_sp_wreq                : std_logic;
  signal ch_5_pi_sp_wack                : std_logic;
  signal ch_5_dac_data_reg              : std_logic_vector(15 downto 0);
  signal ch_5_dac_wreq                  : std_logic;
  signal ch_5_dac_wack                  : std_logic;
  signal ch_5_lim_a_reg                 : std_logic_vector(15 downto 0);
  signal ch_5_lim_b_reg                 : std_logic_vector(15 downto 0);
  signal ch_5_lim_wreq                  : std_logic;
  signal ch_5_lim_wack                  : std_logic;
  signal ch_5_cnt_data_reg              : std_logic_vector(21 downto 0);
  signal ch_5_cnt_wreq                  : std_logic;
  signal ch_5_cnt_wack                  : std_logic;
  signal ch_6_ctl_amp_en_reg            : std_logic;
  signal ch_6_ctl_mode_reg              : std_logic_vector(3 downto 0);
  signal ch_6_ctl_trig_en_reg           : std_logic;
  signal ch_6_ctl_rst_latch_sts_reg     : std_logic;
  signal ch_6_ctl_wfm_rpt_mode_reg      : std_logic;
  signal ch_6_ctl_wfm_points_reg        : std_logic_vector(9 downto 0);
  signal ch_6_ctl_wfm_rate_div_reg      : std_logic_vector(3 downto 0);
  signal ch_6_ctl_wfm_start_reg         : std_logic;
  signal ch_6_ctl_wreq                  : std_logic;
  signal ch_6_ctl_wack                  : std_logic;
  signal ch_6_pi_kp_data_reg            : std_logic_vector(25 downto 0);
  signal ch_6_pi_kp_wreq                : std_logic;
  signal ch_6_pi_kp_wack                : std_logic;
  signal ch_6_pi_ti_data_reg            : std_logic_vector(25 downto 0);
  signal ch_6_pi_ti_wreq                : std_logic;
  signal ch_6_pi_ti_wack                : std_logic;
  signal ch_6_pi_sp_data_reg            : std_logic_vector(15 downto 0);
  signal ch_6_pi_sp_wreq                : std_logic;
  signal ch_6_pi_sp_wack                : std_logic;
  signal ch_6_dac_data_reg              : std_logic_vector(15 downto 0);
  signal ch_6_dac_wreq                  : std_logic;
  signal ch_6_dac_wack                  : std_logic;
  signal ch_6_lim_a_reg                 : std_logic_vector(15 downto 0);
  signal ch_6_lim_b_reg                 : std_logic_vector(15 downto 0);
  signal ch_6_lim_wreq                  : std_logic;
  signal ch_6_lim_wack                  : std_logic;
  signal ch_6_cnt_data_reg              : std_logic_vector(21 downto 0);
  signal ch_6_cnt_wreq                  : std_logic;
  signal ch_6_cnt_wack                  : std_logic;
  signal ch_7_ctl_amp_en_reg            : std_logic;
  signal ch_7_ctl_mode_reg              : std_logic_vector(3 downto 0);
  signal ch_7_ctl_trig_en_reg           : std_logic;
  signal ch_7_ctl_rst_latch_sts_reg     : std_logic;
  signal ch_7_ctl_wfm_rpt_mode_reg      : std_logic;
  signal ch_7_ctl_wfm_points_reg        : std_logic_vector(9 downto 0);
  signal ch_7_ctl_wfm_rate_div_reg      : std_logic_vector(3 downto 0);
  signal ch_7_ctl_wfm_start_reg         : std_logic;
  signal ch_7_ctl_wreq                  : std_logic;
  signal ch_7_ctl_wack                  : std_logic;
  signal ch_7_pi_kp_data_reg            : std_logic_vector(25 downto 0);
  signal ch_7_pi_kp_wreq                : std_logic;
  signal ch_7_pi_kp_wack                : std_logic;
  signal ch_7_pi_ti_data_reg            : std_logic_vector(25 downto 0);
  signal ch_7_pi_ti_wreq                : std_logic;
  signal ch_7_pi_ti_wack                : std_logic;
  signal ch_7_pi_sp_data_reg            : std_logic_vector(15 downto 0);
  signal ch_7_pi_sp_wreq                : std_logic;
  signal ch_7_pi_sp_wack                : std_logic;
  signal ch_7_dac_data_reg              : std_logic_vector(15 downto 0);
  signal ch_7_dac_wreq                  : std_logic;
  signal ch_7_dac_wack                  : std_logic;
  signal ch_7_lim_a_reg                 : std_logic_vector(15 downto 0);
  signal ch_7_lim_b_reg                 : std_logic_vector(15 downto 0);
  signal ch_7_lim_wreq                  : std_logic;
  signal ch_7_lim_wack                  : std_logic;
  signal ch_7_cnt_data_reg              : std_logic_vector(21 downto 0);
  signal ch_7_cnt_wreq                  : std_logic;
  signal ch_7_cnt_wack                  : std_logic;
  signal ch_8_ctl_amp_en_reg            : std_logic;
  signal ch_8_ctl_mode_reg              : std_logic_vector(3 downto 0);
  signal ch_8_ctl_trig_en_reg           : std_logic;
  signal ch_8_ctl_rst_latch_sts_reg     : std_logic;
  signal ch_8_ctl_wfm_rpt_mode_reg      : std_logic;
  signal ch_8_ctl_wfm_points_reg        : std_logic_vector(9 downto 0);
  signal ch_8_ctl_wfm_rate_div_reg      : std_logic_vector(3 downto 0);
  signal ch_8_ctl_wfm_start_reg         : std_logic;
  signal ch_8_ctl_wreq                  : std_logic;
  signal ch_8_ctl_wack                  : std_logic;
  signal ch_8_pi_kp_data_reg            : std_logic_vector(25 downto 0);
  signal ch_8_pi_kp_wreq                : std_logic;
  signal ch_8_pi_kp_wack                : std_logic;
  signal ch_8_pi_ti_data_reg            : std_logic_vector(25 downto 0);
  signal ch_8_pi_ti_wreq                : std_logic;
  signal ch_8_pi_ti_wack                : std_logic;
  signal ch_8_pi_sp_data_reg            : std_logic_vector(15 downto 0);
  signal ch_8_pi_sp_wreq                : std_logic;
  signal ch_8_pi_sp_wack                : std_logic;
  signal ch_8_dac_data_reg              : std_logic_vector(15 downto 0);
  signal ch_8_dac_wreq                  : std_logic;
  signal ch_8_dac_wack                  : std_logic;
  signal ch_8_lim_a_reg                 : std_logic_vector(15 downto 0);
  signal ch_8_lim_b_reg                 : std_logic_vector(15 downto 0);
  signal ch_8_lim_wreq                  : std_logic;
  signal ch_8_lim_wack                  : std_logic;
  signal ch_8_cnt_data_reg              : std_logic_vector(21 downto 0);
  signal ch_8_cnt_wreq                  : std_logic;
  signal ch_8_cnt_wack                  : std_logic;
  signal ch_9_ctl_amp_en_reg            : std_logic;
  signal ch_9_ctl_mode_reg              : std_logic_vector(3 downto 0);
  signal ch_9_ctl_trig_en_reg           : std_logic;
  signal ch_9_ctl_rst_latch_sts_reg     : std_logic;
  signal ch_9_ctl_wfm_rpt_mode_reg      : std_logic;
  signal ch_9_ctl_wfm_points_reg        : std_logic_vector(9 downto 0);
  signal ch_9_ctl_wfm_rate_div_reg      : std_logic_vector(3 downto 0);
  signal ch_9_ctl_wfm_start_reg         : std_logic;
  signal ch_9_ctl_wreq                  : std_logic;
  signal ch_9_ctl_wack                  : std_logic;
  signal ch_9_pi_kp_data_reg            : std_logic_vector(25 downto 0);
  signal ch_9_pi_kp_wreq                : std_logic;
  signal ch_9_pi_kp_wack                : std_logic;
  signal ch_9_pi_ti_data_reg            : std_logic_vector(25 downto 0);
  signal ch_9_pi_ti_wreq                : std_logic;
  signal ch_9_pi_ti_wack                : std_logic;
  signal ch_9_pi_sp_data_reg            : std_logic_vector(15 downto 0);
  signal ch_9_pi_sp_wreq                : std_logic;
  signal ch_9_pi_sp_wack                : std_logic;
  signal ch_9_dac_data_reg              : std_logic_vector(15 downto 0);
  signal ch_9_dac_wreq                  : std_logic;
  signal ch_9_dac_wack                  : std_logic;
  signal ch_9_lim_a_reg                 : std_logic_vector(15 downto 0);
  signal ch_9_lim_b_reg                 : std_logic_vector(15 downto 0);
  signal ch_9_lim_wreq                  : std_logic;
  signal ch_9_lim_wack                  : std_logic;
  signal ch_9_cnt_data_reg              : std_logic_vector(21 downto 0);
  signal ch_9_cnt_wreq                  : std_logic;
  signal ch_9_cnt_wack                  : std_logic;
  signal ch_10_ctl_amp_en_reg           : std_logic;
  signal ch_10_ctl_mode_reg             : std_logic_vector(3 downto 0);
  signal ch_10_ctl_trig_en_reg          : std_logic;
  signal ch_10_ctl_rst_latch_sts_reg    : std_logic;
  signal ch_10_ctl_wfm_rpt_mode_reg     : std_logic;
  signal ch_10_ctl_wfm_points_reg       : std_logic_vector(9 downto 0);
  signal ch_10_ctl_wfm_rate_div_reg     : std_logic_vector(3 downto 0);
  signal ch_10_ctl_wfm_start_reg        : std_logic;
  signal ch_10_ctl_wreq                 : std_logic;
  signal ch_10_ctl_wack                 : std_logic;
  signal ch_10_pi_kp_data_reg           : std_logic_vector(25 downto 0);
  signal ch_10_pi_kp_wreq               : std_logic;
  signal ch_10_pi_kp_wack               : std_logic;
  signal ch_10_pi_ti_data_reg           : std_logic_vector(25 downto 0);
  signal ch_10_pi_ti_wreq               : std_logic;
  signal ch_10_pi_ti_wack               : std_logic;
  signal ch_10_pi_sp_data_reg           : std_logic_vector(15 downto 0);
  signal ch_10_pi_sp_wreq               : std_logic;
  signal ch_10_pi_sp_wack               : std_logic;
  signal ch_10_dac_data_reg             : std_logic_vector(15 downto 0);
  signal ch_10_dac_wreq                 : std_logic;
  signal ch_10_dac_wack                 : std_logic;
  signal ch_10_lim_a_reg                : std_logic_vector(15 downto 0);
  signal ch_10_lim_b_reg                : std_logic_vector(15 downto 0);
  signal ch_10_lim_wreq                 : std_logic;
  signal ch_10_lim_wack                 : std_logic;
  signal ch_10_cnt_data_reg             : std_logic_vector(21 downto 0);
  signal ch_10_cnt_wreq                 : std_logic;
  signal ch_10_cnt_wack                 : std_logic;
  signal ch_11_ctl_amp_en_reg           : std_logic;
  signal ch_11_ctl_mode_reg             : std_logic_vector(3 downto 0);
  signal ch_11_ctl_trig_en_reg          : std_logic;
  signal ch_11_ctl_rst_latch_sts_reg    : std_logic;
  signal ch_11_ctl_wfm_rpt_mode_reg     : std_logic;
  signal ch_11_ctl_wfm_points_reg       : std_logic_vector(9 downto 0);
  signal ch_11_ctl_wfm_rate_div_reg     : std_logic_vector(3 downto 0);
  signal ch_11_ctl_wfm_start_reg        : std_logic;
  signal ch_11_ctl_wreq                 : std_logic;
  signal ch_11_ctl_wack                 : std_logic;
  signal ch_11_pi_kp_data_reg           : std_logic_vector(25 downto 0);
  signal ch_11_pi_kp_wreq               : std_logic;
  signal ch_11_pi_kp_wack               : std_logic;
  signal ch_11_pi_ti_data_reg           : std_logic_vector(25 downto 0);
  signal ch_11_pi_ti_wreq               : std_logic;
  signal ch_11_pi_ti_wack               : std_logic;
  signal ch_11_pi_sp_data_reg           : std_logic_vector(15 downto 0);
  signal ch_11_pi_sp_wreq               : std_logic;
  signal ch_11_pi_sp_wack               : std_logic;
  signal ch_11_dac_data_reg             : std_logic_vector(15 downto 0);
  signal ch_11_dac_wreq                 : std_logic;
  signal ch_11_dac_wack                 : std_logic;
  signal ch_11_lim_a_reg                : std_logic_vector(15 downto 0);
  signal ch_11_lim_b_reg                : std_logic_vector(15 downto 0);
  signal ch_11_lim_wreq                 : std_logic;
  signal ch_11_lim_wack                 : std_logic;
  signal ch_11_cnt_data_reg             : std_logic_vector(21 downto 0);
  signal ch_11_cnt_wreq                 : std_logic;
  signal ch_11_cnt_wack                 : std_logic;
  signal wfm_ram_0_wfm_ram_sample_pair_int_dato : std_logic_vector(31 downto 0);
  signal wfm_ram_0_wfm_ram_sample_pair_ext_dat : std_logic_vector(31 downto 0);
  signal wfm_ram_0_wfm_ram_sample_pair_rreq : std_logic;
  signal wfm_ram_0_wfm_ram_sample_pair_rack : std_logic;
  signal wfm_ram_0_wfm_ram_sample_pair_int_wr : std_logic;
  signal wfm_ram_1_wfm_ram_sample_pair_int_dato : std_logic_vector(31 downto 0);
  signal wfm_ram_1_wfm_ram_sample_pair_ext_dat : std_logic_vector(31 downto 0);
  signal wfm_ram_1_wfm_ram_sample_pair_rreq : std_logic;
  signal wfm_ram_1_wfm_ram_sample_pair_rack : std_logic;
  signal wfm_ram_1_wfm_ram_sample_pair_int_wr : std_logic;
  signal wfm_ram_2_wfm_ram_sample_pair_int_dato : std_logic_vector(31 downto 0);
  signal wfm_ram_2_wfm_ram_sample_pair_ext_dat : std_logic_vector(31 downto 0);
  signal wfm_ram_2_wfm_ram_sample_pair_rreq : std_logic;
  signal wfm_ram_2_wfm_ram_sample_pair_rack : std_logic;
  signal wfm_ram_2_wfm_ram_sample_pair_int_wr : std_logic;
  signal wfm_ram_3_wfm_ram_sample_pair_int_dato : std_logic_vector(31 downto 0);
  signal wfm_ram_3_wfm_ram_sample_pair_ext_dat : std_logic_vector(31 downto 0);
  signal wfm_ram_3_wfm_ram_sample_pair_rreq : std_logic;
  signal wfm_ram_3_wfm_ram_sample_pair_rack : std_logic;
  signal wfm_ram_3_wfm_ram_sample_pair_int_wr : std_logic;
  signal wfm_ram_4_wfm_ram_sample_pair_int_dato : std_logic_vector(31 downto 0);
  signal wfm_ram_4_wfm_ram_sample_pair_ext_dat : std_logic_vector(31 downto 0);
  signal wfm_ram_4_wfm_ram_sample_pair_rreq : std_logic;
  signal wfm_ram_4_wfm_ram_sample_pair_rack : std_logic;
  signal wfm_ram_4_wfm_ram_sample_pair_int_wr : std_logic;
  signal wfm_ram_5_wfm_ram_sample_pair_int_dato : std_logic_vector(31 downto 0);
  signal wfm_ram_5_wfm_ram_sample_pair_ext_dat : std_logic_vector(31 downto 0);
  signal wfm_ram_5_wfm_ram_sample_pair_rreq : std_logic;
  signal wfm_ram_5_wfm_ram_sample_pair_rack : std_logic;
  signal wfm_ram_5_wfm_ram_sample_pair_int_wr : std_logic;
  signal wfm_ram_6_wfm_ram_sample_pair_int_dato : std_logic_vector(31 downto 0);
  signal wfm_ram_6_wfm_ram_sample_pair_ext_dat : std_logic_vector(31 downto 0);
  signal wfm_ram_6_wfm_ram_sample_pair_rreq : std_logic;
  signal wfm_ram_6_wfm_ram_sample_pair_rack : std_logic;
  signal wfm_ram_6_wfm_ram_sample_pair_int_wr : std_logic;
  signal wfm_ram_7_wfm_ram_sample_pair_int_dato : std_logic_vector(31 downto 0);
  signal wfm_ram_7_wfm_ram_sample_pair_ext_dat : std_logic_vector(31 downto 0);
  signal wfm_ram_7_wfm_ram_sample_pair_rreq : std_logic;
  signal wfm_ram_7_wfm_ram_sample_pair_rack : std_logic;
  signal wfm_ram_7_wfm_ram_sample_pair_int_wr : std_logic;
  signal wfm_ram_8_wfm_ram_sample_pair_int_dato : std_logic_vector(31 downto 0);
  signal wfm_ram_8_wfm_ram_sample_pair_ext_dat : std_logic_vector(31 downto 0);
  signal wfm_ram_8_wfm_ram_sample_pair_rreq : std_logic;
  signal wfm_ram_8_wfm_ram_sample_pair_rack : std_logic;
  signal wfm_ram_8_wfm_ram_sample_pair_int_wr : std_logic;
  signal wfm_ram_9_wfm_ram_sample_pair_int_dato : std_logic_vector(31 downto 0);
  signal wfm_ram_9_wfm_ram_sample_pair_ext_dat : std_logic_vector(31 downto 0);
  signal wfm_ram_9_wfm_ram_sample_pair_rreq : std_logic;
  signal wfm_ram_9_wfm_ram_sample_pair_rack : std_logic;
  signal wfm_ram_9_wfm_ram_sample_pair_int_wr : std_logic;
  signal wfm_ram_10_wfm_ram_sample_pair_int_dato : std_logic_vector(31 downto 0);
  signal wfm_ram_10_wfm_ram_sample_pair_ext_dat : std_logic_vector(31 downto 0);
  signal wfm_ram_10_wfm_ram_sample_pair_rreq : std_logic;
  signal wfm_ram_10_wfm_ram_sample_pair_rack : std_logic;
  signal wfm_ram_10_wfm_ram_sample_pair_int_wr : std_logic;
  signal wfm_ram_11_wfm_ram_sample_pair_int_dato : std_logic_vector(31 downto 0);
  signal wfm_ram_11_wfm_ram_sample_pair_ext_dat : std_logic_vector(31 downto 0);
  signal wfm_ram_11_wfm_ram_sample_pair_rreq : std_logic;
  signal wfm_ram_11_wfm_ram_sample_pair_rack : std_logic;
  signal wfm_ram_11_wfm_ram_sample_pair_int_wr : std_logic;
  signal rd_ack_d0                      : std_logic;
  signal rd_dat_d0                      : std_logic_vector(31 downto 0);
  signal wr_req_d0                      : std_logic;
  signal wr_adr_d0                      : std_logic_vector(16 downto 2);
  signal wr_dat_d0                      : std_logic_vector(31 downto 0);
  signal wr_sel_d0                      : std_logic_vector(3 downto 0);
  signal wfm_ram_0_wfm_ram_wr           : std_logic;
  signal wfm_ram_0_wfm_ram_wreq         : std_logic;
  signal wfm_ram_0_wfm_ram_adr_int      : std_logic_vector(8 downto 0);
  signal wfm_ram_1_wfm_ram_wr           : std_logic;
  signal wfm_ram_1_wfm_ram_wreq         : std_logic;
  signal wfm_ram_1_wfm_ram_adr_int      : std_logic_vector(8 downto 0);
  signal wfm_ram_2_wfm_ram_wr           : std_logic;
  signal wfm_ram_2_wfm_ram_wreq         : std_logic;
  signal wfm_ram_2_wfm_ram_adr_int      : std_logic_vector(8 downto 0);
  signal wfm_ram_3_wfm_ram_wr           : std_logic;
  signal wfm_ram_3_wfm_ram_wreq         : std_logic;
  signal wfm_ram_3_wfm_ram_adr_int      : std_logic_vector(8 downto 0);
  signal wfm_ram_4_wfm_ram_wr           : std_logic;
  signal wfm_ram_4_wfm_ram_wreq         : std_logic;
  signal wfm_ram_4_wfm_ram_adr_int      : std_logic_vector(8 downto 0);
  signal wfm_ram_5_wfm_ram_wr           : std_logic;
  signal wfm_ram_5_wfm_ram_wreq         : std_logic;
  signal wfm_ram_5_wfm_ram_adr_int      : std_logic_vector(8 downto 0);
  signal wfm_ram_6_wfm_ram_wr           : std_logic;
  signal wfm_ram_6_wfm_ram_wreq         : std_logic;
  signal wfm_ram_6_wfm_ram_adr_int      : std_logic_vector(8 downto 0);
  signal wfm_ram_7_wfm_ram_wr           : std_logic;
  signal wfm_ram_7_wfm_ram_wreq         : std_logic;
  signal wfm_ram_7_wfm_ram_adr_int      : std_logic_vector(8 downto 0);
  signal wfm_ram_8_wfm_ram_wr           : std_logic;
  signal wfm_ram_8_wfm_ram_wreq         : std_logic;
  signal wfm_ram_8_wfm_ram_adr_int      : std_logic_vector(8 downto 0);
  signal wfm_ram_9_wfm_ram_wr           : std_logic;
  signal wfm_ram_9_wfm_ram_wreq         : std_logic;
  signal wfm_ram_9_wfm_ram_adr_int      : std_logic_vector(8 downto 0);
  signal wfm_ram_10_wfm_ram_wr          : std_logic;
  signal wfm_ram_10_wfm_ram_wreq        : std_logic;
  signal wfm_ram_10_wfm_ram_adr_int     : std_logic_vector(8 downto 0);
  signal wfm_ram_11_wfm_ram_wr          : std_logic;
  signal wfm_ram_11_wfm_ram_wreq        : std_logic;
  signal wfm_ram_11_wfm_ram_adr_int     : std_logic_vector(8 downto 0);
begin

  -- WB decode signals
  adr_int <= wb_i.adr(16 downto 2);
  wb_en <= wb_i.cyc and wb_i.stb;

  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        wb_rip <= '0';
      else
        wb_rip <= (wb_rip or (wb_en and not wb_i.we)) and not rd_ack_int;
      end if;
    end if;
  end process;
  rd_req_int <= (wb_en and not wb_i.we) and not wb_rip;

  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        wb_wip <= '0';
      else
        wb_wip <= (wb_wip or (wb_en and wb_i.we)) and not wr_ack_int;
      end if;
    end if;
  end process;
  wr_req_int <= (wb_en and wb_i.we) and not wb_wip;

  ack_int <= rd_ack_int or wr_ack_int;
  wb_o.ack <= ack_int;
  wb_o.stall <= not ack_int and wb_en;
  wb_o.rty <= '0';
  wb_o.err <= '0';

  -- pipelining for wr-in+rd-out
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        rd_ack_int <= '0';
        wr_req_d0 <= '0';
      else
        rd_ack_int <= rd_ack_d0;
        wb_o.dat <= rd_dat_d0;
        wr_req_d0 <= wr_req_int;
        wr_adr_d0 <= adr_int;
        wr_dat_d0 <= wb_i.dat;
        wr_sel_d0 <= wb_i.sel;
      end if;
    end if;
  end process;

  -- Register sta

  -- Register ctl
  ctl_reserved_o <= ctl_reserved_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ctl_reserved_reg <= "00000000000000000000000000000000";
        ctl_wack <= '0';
      else
        if ctl_wreq = '1' then
          ctl_reserved_reg <= wr_dat_d0;
        end if;
        ctl_wack <= ctl_wreq;
      end if;
    end if;
  end process;

  -- Register ch_0_sta

  -- Register ch_0_ctl
  rtmlamp_ohwr_ch_regs_o(0).ctl_amp_en <= ch_0_ctl_amp_en_reg;
  rtmlamp_ohwr_ch_regs_o(0).ctl_mode <= ch_0_ctl_mode_reg;
  rtmlamp_ohwr_ch_regs_o(0).ctl_trig_en <= ch_0_ctl_trig_en_reg;
  rtmlamp_ohwr_ch_regs_o(0).ctl_rst_latch_sts <= ch_0_ctl_rst_latch_sts_reg;
  rtmlamp_ohwr_ch_regs_o(0).ctl_wfm_rpt_mode <= ch_0_ctl_wfm_rpt_mode_reg;
  rtmlamp_ohwr_ch_regs_o(0).ctl_wfm_points <= ch_0_ctl_wfm_points_reg;
  rtmlamp_ohwr_ch_regs_o(0).ctl_wfm_rate_div <= ch_0_ctl_wfm_rate_div_reg;
  rtmlamp_ohwr_ch_regs_o(0).ctl_wfm_start <= ch_0_ctl_wfm_start_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_0_ctl_amp_en_reg <= '0';
        ch_0_ctl_mode_reg <= "0000";
        ch_0_ctl_trig_en_reg <= '0';
        ch_0_ctl_rst_latch_sts_reg <= '0';
        ch_0_ctl_wfm_rpt_mode_reg <= '0';
        ch_0_ctl_wfm_points_reg <= "0000000000";
        ch_0_ctl_wfm_rate_div_reg <= "0000";
        ch_0_ctl_wfm_start_reg <= '0';
        ch_0_ctl_wack <= '0';
      else
        if ch_0_ctl_wreq = '1' then
          ch_0_ctl_amp_en_reg <= wr_dat_d0(0);
          ch_0_ctl_mode_reg <= wr_dat_d0(4 downto 1);
          ch_0_ctl_trig_en_reg <= wr_dat_d0(5);
          ch_0_ctl_rst_latch_sts_reg <= wr_dat_d0(6);
          ch_0_ctl_wfm_rpt_mode_reg <= wr_dat_d0(7);
          ch_0_ctl_wfm_points_reg <= wr_dat_d0(17 downto 8);
          ch_0_ctl_wfm_rate_div_reg <= wr_dat_d0(23 downto 20);
          ch_0_ctl_wfm_start_reg <= wr_dat_d0(24);
        else
          ch_0_ctl_rst_latch_sts_reg <= '0';
          ch_0_ctl_wfm_start_reg <= '0';
        end if;
        ch_0_ctl_wack <= ch_0_ctl_wreq;
      end if;
    end if;
  end process;

  -- Register ch_0_pi_kp
  rtmlamp_ohwr_ch_regs_o(0).pi_kp_data <= ch_0_pi_kp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_0_pi_kp_data_reg <= "00000000000000000000000000";
        ch_0_pi_kp_wack <= '0';
      else
        if ch_0_pi_kp_wreq = '1' then
          ch_0_pi_kp_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_0_pi_kp_wack <= ch_0_pi_kp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_0_pi_ti
  rtmlamp_ohwr_ch_regs_o(0).pi_ti_data <= ch_0_pi_ti_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_0_pi_ti_data_reg <= "00000000000000000000000000";
        ch_0_pi_ti_wack <= '0';
      else
        if ch_0_pi_ti_wreq = '1' then
          ch_0_pi_ti_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_0_pi_ti_wack <= ch_0_pi_ti_wreq;
      end if;
    end if;
  end process;

  -- Register ch_0_pi_sp
  rtmlamp_ohwr_ch_regs_o(0).pi_sp_data <= ch_0_pi_sp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_0_pi_sp_data_reg <= "0000000000000000";
        ch_0_pi_sp_wack <= '0';
      else
        if ch_0_pi_sp_wreq = '1' then
          ch_0_pi_sp_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_0_pi_sp_wack <= ch_0_pi_sp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_0_dac
  rtmlamp_ohwr_ch_regs_o(0).dac_data <= ch_0_dac_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_0_dac_data_reg <= "0000000000000000";
        ch_0_dac_wack <= '0';
      else
        if ch_0_dac_wreq = '1' then
          ch_0_dac_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_0_dac_wack <= ch_0_dac_wreq;
      end if;
    end if;
  end process;

  -- Register ch_0_lim
  rtmlamp_ohwr_ch_regs_o(0).lim_a <= ch_0_lim_a_reg;
  rtmlamp_ohwr_ch_regs_o(0).lim_b <= ch_0_lim_b_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_0_lim_a_reg <= "0000000000000000";
        ch_0_lim_b_reg <= "0000000000000000";
        ch_0_lim_wack <= '0';
      else
        if ch_0_lim_wreq = '1' then
          ch_0_lim_a_reg <= wr_dat_d0(15 downto 0);
          ch_0_lim_b_reg <= wr_dat_d0(31 downto 16);
        end if;
        ch_0_lim_wack <= ch_0_lim_wreq;
      end if;
    end if;
  end process;

  -- Register ch_0_cnt
  rtmlamp_ohwr_ch_regs_o(0).cnt_data <= ch_0_cnt_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_0_cnt_data_reg <= "0000000000000000000000";
        ch_0_cnt_wack <= '0';
      else
        if ch_0_cnt_wreq = '1' then
          ch_0_cnt_data_reg <= wr_dat_d0(21 downto 0);
        end if;
        ch_0_cnt_wack <= ch_0_cnt_wreq;
      end if;
    end if;
  end process;

  -- Register ch_0_adc_dac_eff

  -- Register ch_0_sp_eff

  -- Register ch_1_sta

  -- Register ch_1_ctl
  rtmlamp_ohwr_ch_regs_o(1).ctl_amp_en <= ch_1_ctl_amp_en_reg;
  rtmlamp_ohwr_ch_regs_o(1).ctl_mode <= ch_1_ctl_mode_reg;
  rtmlamp_ohwr_ch_regs_o(1).ctl_trig_en <= ch_1_ctl_trig_en_reg;
  rtmlamp_ohwr_ch_regs_o(1).ctl_rst_latch_sts <= ch_1_ctl_rst_latch_sts_reg;
  rtmlamp_ohwr_ch_regs_o(1).ctl_wfm_rpt_mode <= ch_1_ctl_wfm_rpt_mode_reg;
  rtmlamp_ohwr_ch_regs_o(1).ctl_wfm_points <= ch_1_ctl_wfm_points_reg;
  rtmlamp_ohwr_ch_regs_o(1).ctl_wfm_rate_div <= ch_1_ctl_wfm_rate_div_reg;
  rtmlamp_ohwr_ch_regs_o(1).ctl_wfm_start <= ch_1_ctl_wfm_start_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_1_ctl_amp_en_reg <= '0';
        ch_1_ctl_mode_reg <= "0000";
        ch_1_ctl_trig_en_reg <= '0';
        ch_1_ctl_rst_latch_sts_reg <= '0';
        ch_1_ctl_wfm_rpt_mode_reg <= '0';
        ch_1_ctl_wfm_points_reg <= "0000000000";
        ch_1_ctl_wfm_rate_div_reg <= "0000";
        ch_1_ctl_wfm_start_reg <= '0';
        ch_1_ctl_wack <= '0';
      else
        if ch_1_ctl_wreq = '1' then
          ch_1_ctl_amp_en_reg <= wr_dat_d0(0);
          ch_1_ctl_mode_reg <= wr_dat_d0(4 downto 1);
          ch_1_ctl_trig_en_reg <= wr_dat_d0(5);
          ch_1_ctl_rst_latch_sts_reg <= wr_dat_d0(6);
          ch_1_ctl_wfm_rpt_mode_reg <= wr_dat_d0(7);
          ch_1_ctl_wfm_points_reg <= wr_dat_d0(17 downto 8);
          ch_1_ctl_wfm_rate_div_reg <= wr_dat_d0(23 downto 20);
          ch_1_ctl_wfm_start_reg <= wr_dat_d0(24);
        else
          ch_1_ctl_rst_latch_sts_reg <= '0';
          ch_1_ctl_wfm_start_reg <= '0';
        end if;
        ch_1_ctl_wack <= ch_1_ctl_wreq;
      end if;
    end if;
  end process;

  -- Register ch_1_pi_kp
  rtmlamp_ohwr_ch_regs_o(1).pi_kp_data <= ch_1_pi_kp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_1_pi_kp_data_reg <= "00000000000000000000000000";
        ch_1_pi_kp_wack <= '0';
      else
        if ch_1_pi_kp_wreq = '1' then
          ch_1_pi_kp_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_1_pi_kp_wack <= ch_1_pi_kp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_1_pi_ti
  rtmlamp_ohwr_ch_regs_o(1).pi_ti_data <= ch_1_pi_ti_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_1_pi_ti_data_reg <= "00000000000000000000000000";
        ch_1_pi_ti_wack <= '0';
      else
        if ch_1_pi_ti_wreq = '1' then
          ch_1_pi_ti_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_1_pi_ti_wack <= ch_1_pi_ti_wreq;
      end if;
    end if;
  end process;

  -- Register ch_1_pi_sp
  rtmlamp_ohwr_ch_regs_o(1).pi_sp_data <= ch_1_pi_sp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_1_pi_sp_data_reg <= "0000000000000000";
        ch_1_pi_sp_wack <= '0';
      else
        if ch_1_pi_sp_wreq = '1' then
          ch_1_pi_sp_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_1_pi_sp_wack <= ch_1_pi_sp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_1_dac
  rtmlamp_ohwr_ch_regs_o(1).dac_data <= ch_1_dac_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_1_dac_data_reg <= "0000000000000000";
        ch_1_dac_wack <= '0';
      else
        if ch_1_dac_wreq = '1' then
          ch_1_dac_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_1_dac_wack <= ch_1_dac_wreq;
      end if;
    end if;
  end process;

  -- Register ch_1_lim
  rtmlamp_ohwr_ch_regs_o(1).lim_a <= ch_1_lim_a_reg;
  rtmlamp_ohwr_ch_regs_o(1).lim_b <= ch_1_lim_b_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_1_lim_a_reg <= "0000000000000000";
        ch_1_lim_b_reg <= "0000000000000000";
        ch_1_lim_wack <= '0';
      else
        if ch_1_lim_wreq = '1' then
          ch_1_lim_a_reg <= wr_dat_d0(15 downto 0);
          ch_1_lim_b_reg <= wr_dat_d0(31 downto 16);
        end if;
        ch_1_lim_wack <= ch_1_lim_wreq;
      end if;
    end if;
  end process;

  -- Register ch_1_cnt
  rtmlamp_ohwr_ch_regs_o(1).cnt_data <= ch_1_cnt_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_1_cnt_data_reg <= "0000000000000000000000";
        ch_1_cnt_wack <= '0';
      else
        if ch_1_cnt_wreq = '1' then
          ch_1_cnt_data_reg <= wr_dat_d0(21 downto 0);
        end if;
        ch_1_cnt_wack <= ch_1_cnt_wreq;
      end if;
    end if;
  end process;

  -- Register ch_1_adc_dac_eff

  -- Register ch_1_sp_eff

  -- Register ch_2_sta

  -- Register ch_2_ctl
  rtmlamp_ohwr_ch_regs_o(2).ctl_amp_en <= ch_2_ctl_amp_en_reg;
  rtmlamp_ohwr_ch_regs_o(2).ctl_mode <= ch_2_ctl_mode_reg;
  rtmlamp_ohwr_ch_regs_o(2).ctl_trig_en <= ch_2_ctl_trig_en_reg;
  rtmlamp_ohwr_ch_regs_o(2).ctl_rst_latch_sts <= ch_2_ctl_rst_latch_sts_reg;
  rtmlamp_ohwr_ch_regs_o(2).ctl_wfm_rpt_mode <= ch_2_ctl_wfm_rpt_mode_reg;
  rtmlamp_ohwr_ch_regs_o(2).ctl_wfm_points <= ch_2_ctl_wfm_points_reg;
  rtmlamp_ohwr_ch_regs_o(2).ctl_wfm_rate_div <= ch_2_ctl_wfm_rate_div_reg;
  rtmlamp_ohwr_ch_regs_o(2).ctl_wfm_start <= ch_2_ctl_wfm_start_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_2_ctl_amp_en_reg <= '0';
        ch_2_ctl_mode_reg <= "0000";
        ch_2_ctl_trig_en_reg <= '0';
        ch_2_ctl_rst_latch_sts_reg <= '0';
        ch_2_ctl_wfm_rpt_mode_reg <= '0';
        ch_2_ctl_wfm_points_reg <= "0000000000";
        ch_2_ctl_wfm_rate_div_reg <= "0000";
        ch_2_ctl_wfm_start_reg <= '0';
        ch_2_ctl_wack <= '0';
      else
        if ch_2_ctl_wreq = '1' then
          ch_2_ctl_amp_en_reg <= wr_dat_d0(0);
          ch_2_ctl_mode_reg <= wr_dat_d0(4 downto 1);
          ch_2_ctl_trig_en_reg <= wr_dat_d0(5);
          ch_2_ctl_rst_latch_sts_reg <= wr_dat_d0(6);
          ch_2_ctl_wfm_rpt_mode_reg <= wr_dat_d0(7);
          ch_2_ctl_wfm_points_reg <= wr_dat_d0(17 downto 8);
          ch_2_ctl_wfm_rate_div_reg <= wr_dat_d0(23 downto 20);
          ch_2_ctl_wfm_start_reg <= wr_dat_d0(24);
        else
          ch_2_ctl_rst_latch_sts_reg <= '0';
          ch_2_ctl_wfm_start_reg <= '0';
        end if;
        ch_2_ctl_wack <= ch_2_ctl_wreq;
      end if;
    end if;
  end process;

  -- Register ch_2_pi_kp
  rtmlamp_ohwr_ch_regs_o(2).pi_kp_data <= ch_2_pi_kp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_2_pi_kp_data_reg <= "00000000000000000000000000";
        ch_2_pi_kp_wack <= '0';
      else
        if ch_2_pi_kp_wreq = '1' then
          ch_2_pi_kp_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_2_pi_kp_wack <= ch_2_pi_kp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_2_pi_ti
  rtmlamp_ohwr_ch_regs_o(2).pi_ti_data <= ch_2_pi_ti_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_2_pi_ti_data_reg <= "00000000000000000000000000";
        ch_2_pi_ti_wack <= '0';
      else
        if ch_2_pi_ti_wreq = '1' then
          ch_2_pi_ti_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_2_pi_ti_wack <= ch_2_pi_ti_wreq;
      end if;
    end if;
  end process;

  -- Register ch_2_pi_sp
  rtmlamp_ohwr_ch_regs_o(2).pi_sp_data <= ch_2_pi_sp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_2_pi_sp_data_reg <= "0000000000000000";
        ch_2_pi_sp_wack <= '0';
      else
        if ch_2_pi_sp_wreq = '1' then
          ch_2_pi_sp_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_2_pi_sp_wack <= ch_2_pi_sp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_2_dac
  rtmlamp_ohwr_ch_regs_o(2).dac_data <= ch_2_dac_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_2_dac_data_reg <= "0000000000000000";
        ch_2_dac_wack <= '0';
      else
        if ch_2_dac_wreq = '1' then
          ch_2_dac_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_2_dac_wack <= ch_2_dac_wreq;
      end if;
    end if;
  end process;

  -- Register ch_2_lim
  rtmlamp_ohwr_ch_regs_o(2).lim_a <= ch_2_lim_a_reg;
  rtmlamp_ohwr_ch_regs_o(2).lim_b <= ch_2_lim_b_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_2_lim_a_reg <= "0000000000000000";
        ch_2_lim_b_reg <= "0000000000000000";
        ch_2_lim_wack <= '0';
      else
        if ch_2_lim_wreq = '1' then
          ch_2_lim_a_reg <= wr_dat_d0(15 downto 0);
          ch_2_lim_b_reg <= wr_dat_d0(31 downto 16);
        end if;
        ch_2_lim_wack <= ch_2_lim_wreq;
      end if;
    end if;
  end process;

  -- Register ch_2_cnt
  rtmlamp_ohwr_ch_regs_o(2).cnt_data <= ch_2_cnt_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_2_cnt_data_reg <= "0000000000000000000000";
        ch_2_cnt_wack <= '0';
      else
        if ch_2_cnt_wreq = '1' then
          ch_2_cnt_data_reg <= wr_dat_d0(21 downto 0);
        end if;
        ch_2_cnt_wack <= ch_2_cnt_wreq;
      end if;
    end if;
  end process;

  -- Register ch_2_adc_dac_eff

  -- Register ch_2_sp_eff

  -- Register ch_3_sta

  -- Register ch_3_ctl
  rtmlamp_ohwr_ch_regs_o(3).ctl_amp_en <= ch_3_ctl_amp_en_reg;
  rtmlamp_ohwr_ch_regs_o(3).ctl_mode <= ch_3_ctl_mode_reg;
  rtmlamp_ohwr_ch_regs_o(3).ctl_trig_en <= ch_3_ctl_trig_en_reg;
  rtmlamp_ohwr_ch_regs_o(3).ctl_rst_latch_sts <= ch_3_ctl_rst_latch_sts_reg;
  rtmlamp_ohwr_ch_regs_o(3).ctl_wfm_rpt_mode <= ch_3_ctl_wfm_rpt_mode_reg;
  rtmlamp_ohwr_ch_regs_o(3).ctl_wfm_points <= ch_3_ctl_wfm_points_reg;
  rtmlamp_ohwr_ch_regs_o(3).ctl_wfm_rate_div <= ch_3_ctl_wfm_rate_div_reg;
  rtmlamp_ohwr_ch_regs_o(3).ctl_wfm_start <= ch_3_ctl_wfm_start_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_3_ctl_amp_en_reg <= '0';
        ch_3_ctl_mode_reg <= "0000";
        ch_3_ctl_trig_en_reg <= '0';
        ch_3_ctl_rst_latch_sts_reg <= '0';
        ch_3_ctl_wfm_rpt_mode_reg <= '0';
        ch_3_ctl_wfm_points_reg <= "0000000000";
        ch_3_ctl_wfm_rate_div_reg <= "0000";
        ch_3_ctl_wfm_start_reg <= '0';
        ch_3_ctl_wack <= '0';
      else
        if ch_3_ctl_wreq = '1' then
          ch_3_ctl_amp_en_reg <= wr_dat_d0(0);
          ch_3_ctl_mode_reg <= wr_dat_d0(4 downto 1);
          ch_3_ctl_trig_en_reg <= wr_dat_d0(5);
          ch_3_ctl_rst_latch_sts_reg <= wr_dat_d0(6);
          ch_3_ctl_wfm_rpt_mode_reg <= wr_dat_d0(7);
          ch_3_ctl_wfm_points_reg <= wr_dat_d0(17 downto 8);
          ch_3_ctl_wfm_rate_div_reg <= wr_dat_d0(23 downto 20);
          ch_3_ctl_wfm_start_reg <= wr_dat_d0(24);
        else
          ch_3_ctl_rst_latch_sts_reg <= '0';
          ch_3_ctl_wfm_start_reg <= '0';
        end if;
        ch_3_ctl_wack <= ch_3_ctl_wreq;
      end if;
    end if;
  end process;

  -- Register ch_3_pi_kp
  rtmlamp_ohwr_ch_regs_o(3).pi_kp_data <= ch_3_pi_kp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_3_pi_kp_data_reg <= "00000000000000000000000000";
        ch_3_pi_kp_wack <= '0';
      else
        if ch_3_pi_kp_wreq = '1' then
          ch_3_pi_kp_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_3_pi_kp_wack <= ch_3_pi_kp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_3_pi_ti
  rtmlamp_ohwr_ch_regs_o(3).pi_ti_data <= ch_3_pi_ti_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_3_pi_ti_data_reg <= "00000000000000000000000000";
        ch_3_pi_ti_wack <= '0';
      else
        if ch_3_pi_ti_wreq = '1' then
          ch_3_pi_ti_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_3_pi_ti_wack <= ch_3_pi_ti_wreq;
      end if;
    end if;
  end process;

  -- Register ch_3_pi_sp
  rtmlamp_ohwr_ch_regs_o(3).pi_sp_data <= ch_3_pi_sp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_3_pi_sp_data_reg <= "0000000000000000";
        ch_3_pi_sp_wack <= '0';
      else
        if ch_3_pi_sp_wreq = '1' then
          ch_3_pi_sp_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_3_pi_sp_wack <= ch_3_pi_sp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_3_dac
  rtmlamp_ohwr_ch_regs_o(3).dac_data <= ch_3_dac_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_3_dac_data_reg <= "0000000000000000";
        ch_3_dac_wack <= '0';
      else
        if ch_3_dac_wreq = '1' then
          ch_3_dac_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_3_dac_wack <= ch_3_dac_wreq;
      end if;
    end if;
  end process;

  -- Register ch_3_lim
  rtmlamp_ohwr_ch_regs_o(3).lim_a <= ch_3_lim_a_reg;
  rtmlamp_ohwr_ch_regs_o(3).lim_b <= ch_3_lim_b_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_3_lim_a_reg <= "0000000000000000";
        ch_3_lim_b_reg <= "0000000000000000";
        ch_3_lim_wack <= '0';
      else
        if ch_3_lim_wreq = '1' then
          ch_3_lim_a_reg <= wr_dat_d0(15 downto 0);
          ch_3_lim_b_reg <= wr_dat_d0(31 downto 16);
        end if;
        ch_3_lim_wack <= ch_3_lim_wreq;
      end if;
    end if;
  end process;

  -- Register ch_3_cnt
  rtmlamp_ohwr_ch_regs_o(3).cnt_data <= ch_3_cnt_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_3_cnt_data_reg <= "0000000000000000000000";
        ch_3_cnt_wack <= '0';
      else
        if ch_3_cnt_wreq = '1' then
          ch_3_cnt_data_reg <= wr_dat_d0(21 downto 0);
        end if;
        ch_3_cnt_wack <= ch_3_cnt_wreq;
      end if;
    end if;
  end process;

  -- Register ch_3_adc_dac_eff

  -- Register ch_3_sp_eff

  -- Register ch_4_sta

  -- Register ch_4_ctl
  rtmlamp_ohwr_ch_regs_o(4).ctl_amp_en <= ch_4_ctl_amp_en_reg;
  rtmlamp_ohwr_ch_regs_o(4).ctl_mode <= ch_4_ctl_mode_reg;
  rtmlamp_ohwr_ch_regs_o(4).ctl_trig_en <= ch_4_ctl_trig_en_reg;
  rtmlamp_ohwr_ch_regs_o(4).ctl_rst_latch_sts <= ch_4_ctl_rst_latch_sts_reg;
  rtmlamp_ohwr_ch_regs_o(4).ctl_wfm_rpt_mode <= ch_4_ctl_wfm_rpt_mode_reg;
  rtmlamp_ohwr_ch_regs_o(4).ctl_wfm_points <= ch_4_ctl_wfm_points_reg;
  rtmlamp_ohwr_ch_regs_o(4).ctl_wfm_rate_div <= ch_4_ctl_wfm_rate_div_reg;
  rtmlamp_ohwr_ch_regs_o(4).ctl_wfm_start <= ch_4_ctl_wfm_start_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_4_ctl_amp_en_reg <= '0';
        ch_4_ctl_mode_reg <= "0000";
        ch_4_ctl_trig_en_reg <= '0';
        ch_4_ctl_rst_latch_sts_reg <= '0';
        ch_4_ctl_wfm_rpt_mode_reg <= '0';
        ch_4_ctl_wfm_points_reg <= "0000000000";
        ch_4_ctl_wfm_rate_div_reg <= "0000";
        ch_4_ctl_wfm_start_reg <= '0';
        ch_4_ctl_wack <= '0';
      else
        if ch_4_ctl_wreq = '1' then
          ch_4_ctl_amp_en_reg <= wr_dat_d0(0);
          ch_4_ctl_mode_reg <= wr_dat_d0(4 downto 1);
          ch_4_ctl_trig_en_reg <= wr_dat_d0(5);
          ch_4_ctl_rst_latch_sts_reg <= wr_dat_d0(6);
          ch_4_ctl_wfm_rpt_mode_reg <= wr_dat_d0(7);
          ch_4_ctl_wfm_points_reg <= wr_dat_d0(17 downto 8);
          ch_4_ctl_wfm_rate_div_reg <= wr_dat_d0(23 downto 20);
          ch_4_ctl_wfm_start_reg <= wr_dat_d0(24);
        else
          ch_4_ctl_rst_latch_sts_reg <= '0';
          ch_4_ctl_wfm_start_reg <= '0';
        end if;
        ch_4_ctl_wack <= ch_4_ctl_wreq;
      end if;
    end if;
  end process;

  -- Register ch_4_pi_kp
  rtmlamp_ohwr_ch_regs_o(4).pi_kp_data <= ch_4_pi_kp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_4_pi_kp_data_reg <= "00000000000000000000000000";
        ch_4_pi_kp_wack <= '0';
      else
        if ch_4_pi_kp_wreq = '1' then
          ch_4_pi_kp_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_4_pi_kp_wack <= ch_4_pi_kp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_4_pi_ti
  rtmlamp_ohwr_ch_regs_o(4).pi_ti_data <= ch_4_pi_ti_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_4_pi_ti_data_reg <= "00000000000000000000000000";
        ch_4_pi_ti_wack <= '0';
      else
        if ch_4_pi_ti_wreq = '1' then
          ch_4_pi_ti_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_4_pi_ti_wack <= ch_4_pi_ti_wreq;
      end if;
    end if;
  end process;

  -- Register ch_4_pi_sp
  rtmlamp_ohwr_ch_regs_o(4).pi_sp_data <= ch_4_pi_sp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_4_pi_sp_data_reg <= "0000000000000000";
        ch_4_pi_sp_wack <= '0';
      else
        if ch_4_pi_sp_wreq = '1' then
          ch_4_pi_sp_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_4_pi_sp_wack <= ch_4_pi_sp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_4_dac
  rtmlamp_ohwr_ch_regs_o(4).dac_data <= ch_4_dac_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_4_dac_data_reg <= "0000000000000000";
        ch_4_dac_wack <= '0';
      else
        if ch_4_dac_wreq = '1' then
          ch_4_dac_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_4_dac_wack <= ch_4_dac_wreq;
      end if;
    end if;
  end process;

  -- Register ch_4_lim
  rtmlamp_ohwr_ch_regs_o(4).lim_a <= ch_4_lim_a_reg;
  rtmlamp_ohwr_ch_regs_o(4).lim_b <= ch_4_lim_b_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_4_lim_a_reg <= "0000000000000000";
        ch_4_lim_b_reg <= "0000000000000000";
        ch_4_lim_wack <= '0';
      else
        if ch_4_lim_wreq = '1' then
          ch_4_lim_a_reg <= wr_dat_d0(15 downto 0);
          ch_4_lim_b_reg <= wr_dat_d0(31 downto 16);
        end if;
        ch_4_lim_wack <= ch_4_lim_wreq;
      end if;
    end if;
  end process;

  -- Register ch_4_cnt
  rtmlamp_ohwr_ch_regs_o(4).cnt_data <= ch_4_cnt_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_4_cnt_data_reg <= "0000000000000000000000";
        ch_4_cnt_wack <= '0';
      else
        if ch_4_cnt_wreq = '1' then
          ch_4_cnt_data_reg <= wr_dat_d0(21 downto 0);
        end if;
        ch_4_cnt_wack <= ch_4_cnt_wreq;
      end if;
    end if;
  end process;

  -- Register ch_4_adc_dac_eff

  -- Register ch_4_sp_eff

  -- Register ch_5_sta

  -- Register ch_5_ctl
  rtmlamp_ohwr_ch_regs_o(5).ctl_amp_en <= ch_5_ctl_amp_en_reg;
  rtmlamp_ohwr_ch_regs_o(5).ctl_mode <= ch_5_ctl_mode_reg;
  rtmlamp_ohwr_ch_regs_o(5).ctl_trig_en <= ch_5_ctl_trig_en_reg;
  rtmlamp_ohwr_ch_regs_o(5).ctl_rst_latch_sts <= ch_5_ctl_rst_latch_sts_reg;
  rtmlamp_ohwr_ch_regs_o(5).ctl_wfm_rpt_mode <= ch_5_ctl_wfm_rpt_mode_reg;
  rtmlamp_ohwr_ch_regs_o(5).ctl_wfm_points <= ch_5_ctl_wfm_points_reg;
  rtmlamp_ohwr_ch_regs_o(5).ctl_wfm_rate_div <= ch_5_ctl_wfm_rate_div_reg;
  rtmlamp_ohwr_ch_regs_o(5).ctl_wfm_start <= ch_5_ctl_wfm_start_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_5_ctl_amp_en_reg <= '0';
        ch_5_ctl_mode_reg <= "0000";
        ch_5_ctl_trig_en_reg <= '0';
        ch_5_ctl_rst_latch_sts_reg <= '0';
        ch_5_ctl_wfm_rpt_mode_reg <= '0';
        ch_5_ctl_wfm_points_reg <= "0000000000";
        ch_5_ctl_wfm_rate_div_reg <= "0000";
        ch_5_ctl_wfm_start_reg <= '0';
        ch_5_ctl_wack <= '0';
      else
        if ch_5_ctl_wreq = '1' then
          ch_5_ctl_amp_en_reg <= wr_dat_d0(0);
          ch_5_ctl_mode_reg <= wr_dat_d0(4 downto 1);
          ch_5_ctl_trig_en_reg <= wr_dat_d0(5);
          ch_5_ctl_rst_latch_sts_reg <= wr_dat_d0(6);
          ch_5_ctl_wfm_rpt_mode_reg <= wr_dat_d0(7);
          ch_5_ctl_wfm_points_reg <= wr_dat_d0(17 downto 8);
          ch_5_ctl_wfm_rate_div_reg <= wr_dat_d0(23 downto 20);
          ch_5_ctl_wfm_start_reg <= wr_dat_d0(24);
        else
          ch_5_ctl_rst_latch_sts_reg <= '0';
          ch_5_ctl_wfm_start_reg <= '0';
        end if;
        ch_5_ctl_wack <= ch_5_ctl_wreq;
      end if;
    end if;
  end process;

  -- Register ch_5_pi_kp
  rtmlamp_ohwr_ch_regs_o(5).pi_kp_data <= ch_5_pi_kp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_5_pi_kp_data_reg <= "00000000000000000000000000";
        ch_5_pi_kp_wack <= '0';
      else
        if ch_5_pi_kp_wreq = '1' then
          ch_5_pi_kp_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_5_pi_kp_wack <= ch_5_pi_kp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_5_pi_ti
  rtmlamp_ohwr_ch_regs_o(5).pi_ti_data <= ch_5_pi_ti_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_5_pi_ti_data_reg <= "00000000000000000000000000";
        ch_5_pi_ti_wack <= '0';
      else
        if ch_5_pi_ti_wreq = '1' then
          ch_5_pi_ti_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_5_pi_ti_wack <= ch_5_pi_ti_wreq;
      end if;
    end if;
  end process;

  -- Register ch_5_pi_sp
  rtmlamp_ohwr_ch_regs_o(5).pi_sp_data <= ch_5_pi_sp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_5_pi_sp_data_reg <= "0000000000000000";
        ch_5_pi_sp_wack <= '0';
      else
        if ch_5_pi_sp_wreq = '1' then
          ch_5_pi_sp_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_5_pi_sp_wack <= ch_5_pi_sp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_5_dac
  rtmlamp_ohwr_ch_regs_o(5).dac_data <= ch_5_dac_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_5_dac_data_reg <= "0000000000000000";
        ch_5_dac_wack <= '0';
      else
        if ch_5_dac_wreq = '1' then
          ch_5_dac_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_5_dac_wack <= ch_5_dac_wreq;
      end if;
    end if;
  end process;

  -- Register ch_5_lim
  rtmlamp_ohwr_ch_regs_o(5).lim_a <= ch_5_lim_a_reg;
  rtmlamp_ohwr_ch_regs_o(5).lim_b <= ch_5_lim_b_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_5_lim_a_reg <= "0000000000000000";
        ch_5_lim_b_reg <= "0000000000000000";
        ch_5_lim_wack <= '0';
      else
        if ch_5_lim_wreq = '1' then
          ch_5_lim_a_reg <= wr_dat_d0(15 downto 0);
          ch_5_lim_b_reg <= wr_dat_d0(31 downto 16);
        end if;
        ch_5_lim_wack <= ch_5_lim_wreq;
      end if;
    end if;
  end process;

  -- Register ch_5_cnt
  rtmlamp_ohwr_ch_regs_o(5).cnt_data <= ch_5_cnt_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_5_cnt_data_reg <= "0000000000000000000000";
        ch_5_cnt_wack <= '0';
      else
        if ch_5_cnt_wreq = '1' then
          ch_5_cnt_data_reg <= wr_dat_d0(21 downto 0);
        end if;
        ch_5_cnt_wack <= ch_5_cnt_wreq;
      end if;
    end if;
  end process;

  -- Register ch_5_adc_dac_eff

  -- Register ch_5_sp_eff

  -- Register ch_6_sta

  -- Register ch_6_ctl
  rtmlamp_ohwr_ch_regs_o(6).ctl_amp_en <= ch_6_ctl_amp_en_reg;
  rtmlamp_ohwr_ch_regs_o(6).ctl_mode <= ch_6_ctl_mode_reg;
  rtmlamp_ohwr_ch_regs_o(6).ctl_trig_en <= ch_6_ctl_trig_en_reg;
  rtmlamp_ohwr_ch_regs_o(6).ctl_rst_latch_sts <= ch_6_ctl_rst_latch_sts_reg;
  rtmlamp_ohwr_ch_regs_o(6).ctl_wfm_rpt_mode <= ch_6_ctl_wfm_rpt_mode_reg;
  rtmlamp_ohwr_ch_regs_o(6).ctl_wfm_points <= ch_6_ctl_wfm_points_reg;
  rtmlamp_ohwr_ch_regs_o(6).ctl_wfm_rate_div <= ch_6_ctl_wfm_rate_div_reg;
  rtmlamp_ohwr_ch_regs_o(6).ctl_wfm_start <= ch_6_ctl_wfm_start_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_6_ctl_amp_en_reg <= '0';
        ch_6_ctl_mode_reg <= "0000";
        ch_6_ctl_trig_en_reg <= '0';
        ch_6_ctl_rst_latch_sts_reg <= '0';
        ch_6_ctl_wfm_rpt_mode_reg <= '0';
        ch_6_ctl_wfm_points_reg <= "0000000000";
        ch_6_ctl_wfm_rate_div_reg <= "0000";
        ch_6_ctl_wfm_start_reg <= '0';
        ch_6_ctl_wack <= '0';
      else
        if ch_6_ctl_wreq = '1' then
          ch_6_ctl_amp_en_reg <= wr_dat_d0(0);
          ch_6_ctl_mode_reg <= wr_dat_d0(4 downto 1);
          ch_6_ctl_trig_en_reg <= wr_dat_d0(5);
          ch_6_ctl_rst_latch_sts_reg <= wr_dat_d0(6);
          ch_6_ctl_wfm_rpt_mode_reg <= wr_dat_d0(7);
          ch_6_ctl_wfm_points_reg <= wr_dat_d0(17 downto 8);
          ch_6_ctl_wfm_rate_div_reg <= wr_dat_d0(23 downto 20);
          ch_6_ctl_wfm_start_reg <= wr_dat_d0(24);
        else
          ch_6_ctl_rst_latch_sts_reg <= '0';
          ch_6_ctl_wfm_start_reg <= '0';
        end if;
        ch_6_ctl_wack <= ch_6_ctl_wreq;
      end if;
    end if;
  end process;

  -- Register ch_6_pi_kp
  rtmlamp_ohwr_ch_regs_o(6).pi_kp_data <= ch_6_pi_kp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_6_pi_kp_data_reg <= "00000000000000000000000000";
        ch_6_pi_kp_wack <= '0';
      else
        if ch_6_pi_kp_wreq = '1' then
          ch_6_pi_kp_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_6_pi_kp_wack <= ch_6_pi_kp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_6_pi_ti
  rtmlamp_ohwr_ch_regs_o(6).pi_ti_data <= ch_6_pi_ti_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_6_pi_ti_data_reg <= "00000000000000000000000000";
        ch_6_pi_ti_wack <= '0';
      else
        if ch_6_pi_ti_wreq = '1' then
          ch_6_pi_ti_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_6_pi_ti_wack <= ch_6_pi_ti_wreq;
      end if;
    end if;
  end process;

  -- Register ch_6_pi_sp
  rtmlamp_ohwr_ch_regs_o(6).pi_sp_data <= ch_6_pi_sp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_6_pi_sp_data_reg <= "0000000000000000";
        ch_6_pi_sp_wack <= '0';
      else
        if ch_6_pi_sp_wreq = '1' then
          ch_6_pi_sp_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_6_pi_sp_wack <= ch_6_pi_sp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_6_dac
  rtmlamp_ohwr_ch_regs_o(6).dac_data <= ch_6_dac_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_6_dac_data_reg <= "0000000000000000";
        ch_6_dac_wack <= '0';
      else
        if ch_6_dac_wreq = '1' then
          ch_6_dac_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_6_dac_wack <= ch_6_dac_wreq;
      end if;
    end if;
  end process;

  -- Register ch_6_lim
  rtmlamp_ohwr_ch_regs_o(6).lim_a <= ch_6_lim_a_reg;
  rtmlamp_ohwr_ch_regs_o(6).lim_b <= ch_6_lim_b_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_6_lim_a_reg <= "0000000000000000";
        ch_6_lim_b_reg <= "0000000000000000";
        ch_6_lim_wack <= '0';
      else
        if ch_6_lim_wreq = '1' then
          ch_6_lim_a_reg <= wr_dat_d0(15 downto 0);
          ch_6_lim_b_reg <= wr_dat_d0(31 downto 16);
        end if;
        ch_6_lim_wack <= ch_6_lim_wreq;
      end if;
    end if;
  end process;

  -- Register ch_6_cnt
  rtmlamp_ohwr_ch_regs_o(6).cnt_data <= ch_6_cnt_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_6_cnt_data_reg <= "0000000000000000000000";
        ch_6_cnt_wack <= '0';
      else
        if ch_6_cnt_wreq = '1' then
          ch_6_cnt_data_reg <= wr_dat_d0(21 downto 0);
        end if;
        ch_6_cnt_wack <= ch_6_cnt_wreq;
      end if;
    end if;
  end process;

  -- Register ch_6_adc_dac_eff

  -- Register ch_6_sp_eff

  -- Register ch_7_sta

  -- Register ch_7_ctl
  rtmlamp_ohwr_ch_regs_o(7).ctl_amp_en <= ch_7_ctl_amp_en_reg;
  rtmlamp_ohwr_ch_regs_o(7).ctl_mode <= ch_7_ctl_mode_reg;
  rtmlamp_ohwr_ch_regs_o(7).ctl_trig_en <= ch_7_ctl_trig_en_reg;
  rtmlamp_ohwr_ch_regs_o(7).ctl_rst_latch_sts <= ch_7_ctl_rst_latch_sts_reg;
  rtmlamp_ohwr_ch_regs_o(7).ctl_wfm_rpt_mode <= ch_7_ctl_wfm_rpt_mode_reg;
  rtmlamp_ohwr_ch_regs_o(7).ctl_wfm_points <= ch_7_ctl_wfm_points_reg;
  rtmlamp_ohwr_ch_regs_o(7).ctl_wfm_rate_div <= ch_7_ctl_wfm_rate_div_reg;
  rtmlamp_ohwr_ch_regs_o(7).ctl_wfm_start <= ch_7_ctl_wfm_start_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_7_ctl_amp_en_reg <= '0';
        ch_7_ctl_mode_reg <= "0000";
        ch_7_ctl_trig_en_reg <= '0';
        ch_7_ctl_rst_latch_sts_reg <= '0';
        ch_7_ctl_wfm_rpt_mode_reg <= '0';
        ch_7_ctl_wfm_points_reg <= "0000000000";
        ch_7_ctl_wfm_rate_div_reg <= "0000";
        ch_7_ctl_wfm_start_reg <= '0';
        ch_7_ctl_wack <= '0';
      else
        if ch_7_ctl_wreq = '1' then
          ch_7_ctl_amp_en_reg <= wr_dat_d0(0);
          ch_7_ctl_mode_reg <= wr_dat_d0(4 downto 1);
          ch_7_ctl_trig_en_reg <= wr_dat_d0(5);
          ch_7_ctl_rst_latch_sts_reg <= wr_dat_d0(6);
          ch_7_ctl_wfm_rpt_mode_reg <= wr_dat_d0(7);
          ch_7_ctl_wfm_points_reg <= wr_dat_d0(17 downto 8);
          ch_7_ctl_wfm_rate_div_reg <= wr_dat_d0(23 downto 20);
          ch_7_ctl_wfm_start_reg <= wr_dat_d0(24);
        else
          ch_7_ctl_rst_latch_sts_reg <= '0';
          ch_7_ctl_wfm_start_reg <= '0';
        end if;
        ch_7_ctl_wack <= ch_7_ctl_wreq;
      end if;
    end if;
  end process;

  -- Register ch_7_pi_kp
  rtmlamp_ohwr_ch_regs_o(7).pi_kp_data <= ch_7_pi_kp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_7_pi_kp_data_reg <= "00000000000000000000000000";
        ch_7_pi_kp_wack <= '0';
      else
        if ch_7_pi_kp_wreq = '1' then
          ch_7_pi_kp_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_7_pi_kp_wack <= ch_7_pi_kp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_7_pi_ti
  rtmlamp_ohwr_ch_regs_o(7).pi_ti_data <= ch_7_pi_ti_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_7_pi_ti_data_reg <= "00000000000000000000000000";
        ch_7_pi_ti_wack <= '0';
      else
        if ch_7_pi_ti_wreq = '1' then
          ch_7_pi_ti_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_7_pi_ti_wack <= ch_7_pi_ti_wreq;
      end if;
    end if;
  end process;

  -- Register ch_7_pi_sp
  rtmlamp_ohwr_ch_regs_o(7).pi_sp_data <= ch_7_pi_sp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_7_pi_sp_data_reg <= "0000000000000000";
        ch_7_pi_sp_wack <= '0';
      else
        if ch_7_pi_sp_wreq = '1' then
          ch_7_pi_sp_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_7_pi_sp_wack <= ch_7_pi_sp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_7_dac
  rtmlamp_ohwr_ch_regs_o(7).dac_data <= ch_7_dac_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_7_dac_data_reg <= "0000000000000000";
        ch_7_dac_wack <= '0';
      else
        if ch_7_dac_wreq = '1' then
          ch_7_dac_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_7_dac_wack <= ch_7_dac_wreq;
      end if;
    end if;
  end process;

  -- Register ch_7_lim
  rtmlamp_ohwr_ch_regs_o(7).lim_a <= ch_7_lim_a_reg;
  rtmlamp_ohwr_ch_regs_o(7).lim_b <= ch_7_lim_b_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_7_lim_a_reg <= "0000000000000000";
        ch_7_lim_b_reg <= "0000000000000000";
        ch_7_lim_wack <= '0';
      else
        if ch_7_lim_wreq = '1' then
          ch_7_lim_a_reg <= wr_dat_d0(15 downto 0);
          ch_7_lim_b_reg <= wr_dat_d0(31 downto 16);
        end if;
        ch_7_lim_wack <= ch_7_lim_wreq;
      end if;
    end if;
  end process;

  -- Register ch_7_cnt
  rtmlamp_ohwr_ch_regs_o(7).cnt_data <= ch_7_cnt_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_7_cnt_data_reg <= "0000000000000000000000";
        ch_7_cnt_wack <= '0';
      else
        if ch_7_cnt_wreq = '1' then
          ch_7_cnt_data_reg <= wr_dat_d0(21 downto 0);
        end if;
        ch_7_cnt_wack <= ch_7_cnt_wreq;
      end if;
    end if;
  end process;

  -- Register ch_7_adc_dac_eff

  -- Register ch_7_sp_eff

  -- Register ch_8_sta

  -- Register ch_8_ctl
  rtmlamp_ohwr_ch_regs_o(8).ctl_amp_en <= ch_8_ctl_amp_en_reg;
  rtmlamp_ohwr_ch_regs_o(8).ctl_mode <= ch_8_ctl_mode_reg;
  rtmlamp_ohwr_ch_regs_o(8).ctl_trig_en <= ch_8_ctl_trig_en_reg;
  rtmlamp_ohwr_ch_regs_o(8).ctl_rst_latch_sts <= ch_8_ctl_rst_latch_sts_reg;
  rtmlamp_ohwr_ch_regs_o(8).ctl_wfm_rpt_mode <= ch_8_ctl_wfm_rpt_mode_reg;
  rtmlamp_ohwr_ch_regs_o(8).ctl_wfm_points <= ch_8_ctl_wfm_points_reg;
  rtmlamp_ohwr_ch_regs_o(8).ctl_wfm_rate_div <= ch_8_ctl_wfm_rate_div_reg;
  rtmlamp_ohwr_ch_regs_o(8).ctl_wfm_start <= ch_8_ctl_wfm_start_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_8_ctl_amp_en_reg <= '0';
        ch_8_ctl_mode_reg <= "0000";
        ch_8_ctl_trig_en_reg <= '0';
        ch_8_ctl_rst_latch_sts_reg <= '0';
        ch_8_ctl_wfm_rpt_mode_reg <= '0';
        ch_8_ctl_wfm_points_reg <= "0000000000";
        ch_8_ctl_wfm_rate_div_reg <= "0000";
        ch_8_ctl_wfm_start_reg <= '0';
        ch_8_ctl_wack <= '0';
      else
        if ch_8_ctl_wreq = '1' then
          ch_8_ctl_amp_en_reg <= wr_dat_d0(0);
          ch_8_ctl_mode_reg <= wr_dat_d0(4 downto 1);
          ch_8_ctl_trig_en_reg <= wr_dat_d0(5);
          ch_8_ctl_rst_latch_sts_reg <= wr_dat_d0(6);
          ch_8_ctl_wfm_rpt_mode_reg <= wr_dat_d0(7);
          ch_8_ctl_wfm_points_reg <= wr_dat_d0(17 downto 8);
          ch_8_ctl_wfm_rate_div_reg <= wr_dat_d0(23 downto 20);
          ch_8_ctl_wfm_start_reg <= wr_dat_d0(24);
        else
          ch_8_ctl_rst_latch_sts_reg <= '0';
          ch_8_ctl_wfm_start_reg <= '0';
        end if;
        ch_8_ctl_wack <= ch_8_ctl_wreq;
      end if;
    end if;
  end process;

  -- Register ch_8_pi_kp
  rtmlamp_ohwr_ch_regs_o(8).pi_kp_data <= ch_8_pi_kp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_8_pi_kp_data_reg <= "00000000000000000000000000";
        ch_8_pi_kp_wack <= '0';
      else
        if ch_8_pi_kp_wreq = '1' then
          ch_8_pi_kp_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_8_pi_kp_wack <= ch_8_pi_kp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_8_pi_ti
  rtmlamp_ohwr_ch_regs_o(8).pi_ti_data <= ch_8_pi_ti_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_8_pi_ti_data_reg <= "00000000000000000000000000";
        ch_8_pi_ti_wack <= '0';
      else
        if ch_8_pi_ti_wreq = '1' then
          ch_8_pi_ti_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_8_pi_ti_wack <= ch_8_pi_ti_wreq;
      end if;
    end if;
  end process;

  -- Register ch_8_pi_sp
  rtmlamp_ohwr_ch_regs_o(8).pi_sp_data <= ch_8_pi_sp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_8_pi_sp_data_reg <= "0000000000000000";
        ch_8_pi_sp_wack <= '0';
      else
        if ch_8_pi_sp_wreq = '1' then
          ch_8_pi_sp_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_8_pi_sp_wack <= ch_8_pi_sp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_8_dac
  rtmlamp_ohwr_ch_regs_o(8).dac_data <= ch_8_dac_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_8_dac_data_reg <= "0000000000000000";
        ch_8_dac_wack <= '0';
      else
        if ch_8_dac_wreq = '1' then
          ch_8_dac_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_8_dac_wack <= ch_8_dac_wreq;
      end if;
    end if;
  end process;

  -- Register ch_8_lim
  rtmlamp_ohwr_ch_regs_o(8).lim_a <= ch_8_lim_a_reg;
  rtmlamp_ohwr_ch_regs_o(8).lim_b <= ch_8_lim_b_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_8_lim_a_reg <= "0000000000000000";
        ch_8_lim_b_reg <= "0000000000000000";
        ch_8_lim_wack <= '0';
      else
        if ch_8_lim_wreq = '1' then
          ch_8_lim_a_reg <= wr_dat_d0(15 downto 0);
          ch_8_lim_b_reg <= wr_dat_d0(31 downto 16);
        end if;
        ch_8_lim_wack <= ch_8_lim_wreq;
      end if;
    end if;
  end process;

  -- Register ch_8_cnt
  rtmlamp_ohwr_ch_regs_o(8).cnt_data <= ch_8_cnt_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_8_cnt_data_reg <= "0000000000000000000000";
        ch_8_cnt_wack <= '0';
      else
        if ch_8_cnt_wreq = '1' then
          ch_8_cnt_data_reg <= wr_dat_d0(21 downto 0);
        end if;
        ch_8_cnt_wack <= ch_8_cnt_wreq;
      end if;
    end if;
  end process;

  -- Register ch_8_adc_dac_eff

  -- Register ch_8_sp_eff

  -- Register ch_9_sta

  -- Register ch_9_ctl
  rtmlamp_ohwr_ch_regs_o(9).ctl_amp_en <= ch_9_ctl_amp_en_reg;
  rtmlamp_ohwr_ch_regs_o(9).ctl_mode <= ch_9_ctl_mode_reg;
  rtmlamp_ohwr_ch_regs_o(9).ctl_trig_en <= ch_9_ctl_trig_en_reg;
  rtmlamp_ohwr_ch_regs_o(9).ctl_rst_latch_sts <= ch_9_ctl_rst_latch_sts_reg;
  rtmlamp_ohwr_ch_regs_o(9).ctl_wfm_rpt_mode <= ch_9_ctl_wfm_rpt_mode_reg;
  rtmlamp_ohwr_ch_regs_o(9).ctl_wfm_points <= ch_9_ctl_wfm_points_reg;
  rtmlamp_ohwr_ch_regs_o(9).ctl_wfm_rate_div <= ch_9_ctl_wfm_rate_div_reg;
  rtmlamp_ohwr_ch_regs_o(9).ctl_wfm_start <= ch_9_ctl_wfm_start_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_9_ctl_amp_en_reg <= '0';
        ch_9_ctl_mode_reg <= "0000";
        ch_9_ctl_trig_en_reg <= '0';
        ch_9_ctl_rst_latch_sts_reg <= '0';
        ch_9_ctl_wfm_rpt_mode_reg <= '0';
        ch_9_ctl_wfm_points_reg <= "0000000000";
        ch_9_ctl_wfm_rate_div_reg <= "0000";
        ch_9_ctl_wfm_start_reg <= '0';
        ch_9_ctl_wack <= '0';
      else
        if ch_9_ctl_wreq = '1' then
          ch_9_ctl_amp_en_reg <= wr_dat_d0(0);
          ch_9_ctl_mode_reg <= wr_dat_d0(4 downto 1);
          ch_9_ctl_trig_en_reg <= wr_dat_d0(5);
          ch_9_ctl_rst_latch_sts_reg <= wr_dat_d0(6);
          ch_9_ctl_wfm_rpt_mode_reg <= wr_dat_d0(7);
          ch_9_ctl_wfm_points_reg <= wr_dat_d0(17 downto 8);
          ch_9_ctl_wfm_rate_div_reg <= wr_dat_d0(23 downto 20);
          ch_9_ctl_wfm_start_reg <= wr_dat_d0(24);
        else
          ch_9_ctl_rst_latch_sts_reg <= '0';
          ch_9_ctl_wfm_start_reg <= '0';
        end if;
        ch_9_ctl_wack <= ch_9_ctl_wreq;
      end if;
    end if;
  end process;

  -- Register ch_9_pi_kp
  rtmlamp_ohwr_ch_regs_o(9).pi_kp_data <= ch_9_pi_kp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_9_pi_kp_data_reg <= "00000000000000000000000000";
        ch_9_pi_kp_wack <= '0';
      else
        if ch_9_pi_kp_wreq = '1' then
          ch_9_pi_kp_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_9_pi_kp_wack <= ch_9_pi_kp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_9_pi_ti
  rtmlamp_ohwr_ch_regs_o(9).pi_ti_data <= ch_9_pi_ti_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_9_pi_ti_data_reg <= "00000000000000000000000000";
        ch_9_pi_ti_wack <= '0';
      else
        if ch_9_pi_ti_wreq = '1' then
          ch_9_pi_ti_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_9_pi_ti_wack <= ch_9_pi_ti_wreq;
      end if;
    end if;
  end process;

  -- Register ch_9_pi_sp
  rtmlamp_ohwr_ch_regs_o(9).pi_sp_data <= ch_9_pi_sp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_9_pi_sp_data_reg <= "0000000000000000";
        ch_9_pi_sp_wack <= '0';
      else
        if ch_9_pi_sp_wreq = '1' then
          ch_9_pi_sp_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_9_pi_sp_wack <= ch_9_pi_sp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_9_dac
  rtmlamp_ohwr_ch_regs_o(9).dac_data <= ch_9_dac_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_9_dac_data_reg <= "0000000000000000";
        ch_9_dac_wack <= '0';
      else
        if ch_9_dac_wreq = '1' then
          ch_9_dac_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_9_dac_wack <= ch_9_dac_wreq;
      end if;
    end if;
  end process;

  -- Register ch_9_lim
  rtmlamp_ohwr_ch_regs_o(9).lim_a <= ch_9_lim_a_reg;
  rtmlamp_ohwr_ch_regs_o(9).lim_b <= ch_9_lim_b_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_9_lim_a_reg <= "0000000000000000";
        ch_9_lim_b_reg <= "0000000000000000";
        ch_9_lim_wack <= '0';
      else
        if ch_9_lim_wreq = '1' then
          ch_9_lim_a_reg <= wr_dat_d0(15 downto 0);
          ch_9_lim_b_reg <= wr_dat_d0(31 downto 16);
        end if;
        ch_9_lim_wack <= ch_9_lim_wreq;
      end if;
    end if;
  end process;

  -- Register ch_9_cnt
  rtmlamp_ohwr_ch_regs_o(9).cnt_data <= ch_9_cnt_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_9_cnt_data_reg <= "0000000000000000000000";
        ch_9_cnt_wack <= '0';
      else
        if ch_9_cnt_wreq = '1' then
          ch_9_cnt_data_reg <= wr_dat_d0(21 downto 0);
        end if;
        ch_9_cnt_wack <= ch_9_cnt_wreq;
      end if;
    end if;
  end process;

  -- Register ch_9_adc_dac_eff

  -- Register ch_9_sp_eff

  -- Register ch_10_sta

  -- Register ch_10_ctl
  rtmlamp_ohwr_ch_regs_o(10).ctl_amp_en <= ch_10_ctl_amp_en_reg;
  rtmlamp_ohwr_ch_regs_o(10).ctl_mode <= ch_10_ctl_mode_reg;
  rtmlamp_ohwr_ch_regs_o(10).ctl_trig_en <= ch_10_ctl_trig_en_reg;
  rtmlamp_ohwr_ch_regs_o(10).ctl_rst_latch_sts <= ch_10_ctl_rst_latch_sts_reg;
  rtmlamp_ohwr_ch_regs_o(10).ctl_wfm_rpt_mode <= ch_10_ctl_wfm_rpt_mode_reg;
  rtmlamp_ohwr_ch_regs_o(10).ctl_wfm_points <= ch_10_ctl_wfm_points_reg;
  rtmlamp_ohwr_ch_regs_o(10).ctl_wfm_rate_div <= ch_10_ctl_wfm_rate_div_reg;
  rtmlamp_ohwr_ch_regs_o(10).ctl_wfm_start <= ch_10_ctl_wfm_start_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_10_ctl_amp_en_reg <= '0';
        ch_10_ctl_mode_reg <= "0000";
        ch_10_ctl_trig_en_reg <= '0';
        ch_10_ctl_rst_latch_sts_reg <= '0';
        ch_10_ctl_wfm_rpt_mode_reg <= '0';
        ch_10_ctl_wfm_points_reg <= "0000000000";
        ch_10_ctl_wfm_rate_div_reg <= "0000";
        ch_10_ctl_wfm_start_reg <= '0';
        ch_10_ctl_wack <= '0';
      else
        if ch_10_ctl_wreq = '1' then
          ch_10_ctl_amp_en_reg <= wr_dat_d0(0);
          ch_10_ctl_mode_reg <= wr_dat_d0(4 downto 1);
          ch_10_ctl_trig_en_reg <= wr_dat_d0(5);
          ch_10_ctl_rst_latch_sts_reg <= wr_dat_d0(6);
          ch_10_ctl_wfm_rpt_mode_reg <= wr_dat_d0(7);
          ch_10_ctl_wfm_points_reg <= wr_dat_d0(17 downto 8);
          ch_10_ctl_wfm_rate_div_reg <= wr_dat_d0(23 downto 20);
          ch_10_ctl_wfm_start_reg <= wr_dat_d0(24);
        else
          ch_10_ctl_rst_latch_sts_reg <= '0';
          ch_10_ctl_wfm_start_reg <= '0';
        end if;
        ch_10_ctl_wack <= ch_10_ctl_wreq;
      end if;
    end if;
  end process;

  -- Register ch_10_pi_kp
  rtmlamp_ohwr_ch_regs_o(10).pi_kp_data <= ch_10_pi_kp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_10_pi_kp_data_reg <= "00000000000000000000000000";
        ch_10_pi_kp_wack <= '0';
      else
        if ch_10_pi_kp_wreq = '1' then
          ch_10_pi_kp_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_10_pi_kp_wack <= ch_10_pi_kp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_10_pi_ti
  rtmlamp_ohwr_ch_regs_o(10).pi_ti_data <= ch_10_pi_ti_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_10_pi_ti_data_reg <= "00000000000000000000000000";
        ch_10_pi_ti_wack <= '0';
      else
        if ch_10_pi_ti_wreq = '1' then
          ch_10_pi_ti_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_10_pi_ti_wack <= ch_10_pi_ti_wreq;
      end if;
    end if;
  end process;

  -- Register ch_10_pi_sp
  rtmlamp_ohwr_ch_regs_o(10).pi_sp_data <= ch_10_pi_sp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_10_pi_sp_data_reg <= "0000000000000000";
        ch_10_pi_sp_wack <= '0';
      else
        if ch_10_pi_sp_wreq = '1' then
          ch_10_pi_sp_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_10_pi_sp_wack <= ch_10_pi_sp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_10_dac
  rtmlamp_ohwr_ch_regs_o(10).dac_data <= ch_10_dac_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_10_dac_data_reg <= "0000000000000000";
        ch_10_dac_wack <= '0';
      else
        if ch_10_dac_wreq = '1' then
          ch_10_dac_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_10_dac_wack <= ch_10_dac_wreq;
      end if;
    end if;
  end process;

  -- Register ch_10_lim
  rtmlamp_ohwr_ch_regs_o(10).lim_a <= ch_10_lim_a_reg;
  rtmlamp_ohwr_ch_regs_o(10).lim_b <= ch_10_lim_b_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_10_lim_a_reg <= "0000000000000000";
        ch_10_lim_b_reg <= "0000000000000000";
        ch_10_lim_wack <= '0';
      else
        if ch_10_lim_wreq = '1' then
          ch_10_lim_a_reg <= wr_dat_d0(15 downto 0);
          ch_10_lim_b_reg <= wr_dat_d0(31 downto 16);
        end if;
        ch_10_lim_wack <= ch_10_lim_wreq;
      end if;
    end if;
  end process;

  -- Register ch_10_cnt
  rtmlamp_ohwr_ch_regs_o(10).cnt_data <= ch_10_cnt_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_10_cnt_data_reg <= "0000000000000000000000";
        ch_10_cnt_wack <= '0';
      else
        if ch_10_cnt_wreq = '1' then
          ch_10_cnt_data_reg <= wr_dat_d0(21 downto 0);
        end if;
        ch_10_cnt_wack <= ch_10_cnt_wreq;
      end if;
    end if;
  end process;

  -- Register ch_10_adc_dac_eff

  -- Register ch_10_sp_eff

  -- Register ch_11_sta

  -- Register ch_11_ctl
  rtmlamp_ohwr_ch_regs_o(11).ctl_amp_en <= ch_11_ctl_amp_en_reg;
  rtmlamp_ohwr_ch_regs_o(11).ctl_mode <= ch_11_ctl_mode_reg;
  rtmlamp_ohwr_ch_regs_o(11).ctl_trig_en <= ch_11_ctl_trig_en_reg;
  rtmlamp_ohwr_ch_regs_o(11).ctl_rst_latch_sts <= ch_11_ctl_rst_latch_sts_reg;
  rtmlamp_ohwr_ch_regs_o(11).ctl_wfm_rpt_mode <= ch_11_ctl_wfm_rpt_mode_reg;
  rtmlamp_ohwr_ch_regs_o(11).ctl_wfm_points <= ch_11_ctl_wfm_points_reg;
  rtmlamp_ohwr_ch_regs_o(11).ctl_wfm_rate_div <= ch_11_ctl_wfm_rate_div_reg;
  rtmlamp_ohwr_ch_regs_o(11).ctl_wfm_start <= ch_11_ctl_wfm_start_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_11_ctl_amp_en_reg <= '0';
        ch_11_ctl_mode_reg <= "0000";
        ch_11_ctl_trig_en_reg <= '0';
        ch_11_ctl_rst_latch_sts_reg <= '0';
        ch_11_ctl_wfm_rpt_mode_reg <= '0';
        ch_11_ctl_wfm_points_reg <= "0000000000";
        ch_11_ctl_wfm_rate_div_reg <= "0000";
        ch_11_ctl_wfm_start_reg <= '0';
        ch_11_ctl_wack <= '0';
      else
        if ch_11_ctl_wreq = '1' then
          ch_11_ctl_amp_en_reg <= wr_dat_d0(0);
          ch_11_ctl_mode_reg <= wr_dat_d0(4 downto 1);
          ch_11_ctl_trig_en_reg <= wr_dat_d0(5);
          ch_11_ctl_rst_latch_sts_reg <= wr_dat_d0(6);
          ch_11_ctl_wfm_rpt_mode_reg <= wr_dat_d0(7);
          ch_11_ctl_wfm_points_reg <= wr_dat_d0(17 downto 8);
          ch_11_ctl_wfm_rate_div_reg <= wr_dat_d0(23 downto 20);
          ch_11_ctl_wfm_start_reg <= wr_dat_d0(24);
        else
          ch_11_ctl_rst_latch_sts_reg <= '0';
          ch_11_ctl_wfm_start_reg <= '0';
        end if;
        ch_11_ctl_wack <= ch_11_ctl_wreq;
      end if;
    end if;
  end process;

  -- Register ch_11_pi_kp
  rtmlamp_ohwr_ch_regs_o(11).pi_kp_data <= ch_11_pi_kp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_11_pi_kp_data_reg <= "00000000000000000000000000";
        ch_11_pi_kp_wack <= '0';
      else
        if ch_11_pi_kp_wreq = '1' then
          ch_11_pi_kp_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_11_pi_kp_wack <= ch_11_pi_kp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_11_pi_ti
  rtmlamp_ohwr_ch_regs_o(11).pi_ti_data <= ch_11_pi_ti_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_11_pi_ti_data_reg <= "00000000000000000000000000";
        ch_11_pi_ti_wack <= '0';
      else
        if ch_11_pi_ti_wreq = '1' then
          ch_11_pi_ti_data_reg <= wr_dat_d0(25 downto 0);
        end if;
        ch_11_pi_ti_wack <= ch_11_pi_ti_wreq;
      end if;
    end if;
  end process;

  -- Register ch_11_pi_sp
  rtmlamp_ohwr_ch_regs_o(11).pi_sp_data <= ch_11_pi_sp_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_11_pi_sp_data_reg <= "0000000000000000";
        ch_11_pi_sp_wack <= '0';
      else
        if ch_11_pi_sp_wreq = '1' then
          ch_11_pi_sp_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_11_pi_sp_wack <= ch_11_pi_sp_wreq;
      end if;
    end if;
  end process;

  -- Register ch_11_dac
  rtmlamp_ohwr_ch_regs_o(11).dac_data <= ch_11_dac_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_11_dac_data_reg <= "0000000000000000";
        ch_11_dac_wack <= '0';
      else
        if ch_11_dac_wreq = '1' then
          ch_11_dac_data_reg <= wr_dat_d0(15 downto 0);
        end if;
        ch_11_dac_wack <= ch_11_dac_wreq;
      end if;
    end if;
  end process;

  -- Register ch_11_lim
  rtmlamp_ohwr_ch_regs_o(11).lim_a <= ch_11_lim_a_reg;
  rtmlamp_ohwr_ch_regs_o(11).lim_b <= ch_11_lim_b_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_11_lim_a_reg <= "0000000000000000";
        ch_11_lim_b_reg <= "0000000000000000";
        ch_11_lim_wack <= '0';
      else
        if ch_11_lim_wreq = '1' then
          ch_11_lim_a_reg <= wr_dat_d0(15 downto 0);
          ch_11_lim_b_reg <= wr_dat_d0(31 downto 16);
        end if;
        ch_11_lim_wack <= ch_11_lim_wreq;
      end if;
    end if;
  end process;

  -- Register ch_11_cnt
  rtmlamp_ohwr_ch_regs_o(11).cnt_data <= ch_11_cnt_data_reg;
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        ch_11_cnt_data_reg <= "0000000000000000000000";
        ch_11_cnt_wack <= '0';
      else
        if ch_11_cnt_wreq = '1' then
          ch_11_cnt_data_reg <= wr_dat_d0(21 downto 0);
        end if;
        ch_11_cnt_wack <= ch_11_cnt_wreq;
      end if;
    end if;
  end process;

  -- Register ch_11_adc_dac_eff

  -- Register ch_11_sp_eff

  -- Memory wfm_ram_0_wfm_ram
  process (adr_int, wr_adr_d0, wfm_ram_0_wfm_ram_wr) begin
    if wfm_ram_0_wfm_ram_wr = '1' then
      wfm_ram_0_wfm_ram_adr_int <= wr_adr_d0(10 downto 2);
    else
      wfm_ram_0_wfm_ram_adr_int <= adr_int(10 downto 2);
    end if;
  end process;
  wfm_ram_0_wfm_ram_wreq <= wfm_ram_0_wfm_ram_sample_pair_int_wr;
  wfm_ram_0_wfm_ram_wr <= wfm_ram_0_wfm_ram_wreq;
  wfm_ram_0_wfm_ram_sample_pair_raminst: cheby_dpssram
    generic map (
      g_data_width         => 32,
      g_size               => 512,
      g_addr_width         => 9,
      g_dual_clock         => '0',
      g_use_bwsel          => '1'
    )
    port map (
      clk_a_i              => clk_i,
      clk_b_i              => clk_i,
      addr_a_i             => wfm_ram_0_wfm_ram_adr_int,
      bwsel_a_i            => wr_sel_d0,
      data_a_i             => wr_dat_d0,
      data_a_o             => wfm_ram_0_wfm_ram_sample_pair_int_dato,
      rd_a_i               => wfm_ram_0_wfm_ram_sample_pair_rreq,
      wr_a_i               => wfm_ram_0_wfm_ram_sample_pair_int_wr,
      addr_b_i             => wfm_ram_0_wfm_ram_adr_i,
      bwsel_b_i            => (others => '1'),
      data_b_i             => wfm_ram_0_wfm_ram_sample_pair_ext_dat,
      data_b_o             => wfm_ram_0_wfm_ram_sample_pair_dat_o,
      rd_b_i               => wfm_ram_0_wfm_ram_sample_pair_rd_i,
      wr_b_i               => '0'
    );
  
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        wfm_ram_0_wfm_ram_sample_pair_rack <= '0';
      else
        wfm_ram_0_wfm_ram_sample_pair_rack <= wfm_ram_0_wfm_ram_sample_pair_rreq;
      end if;
    end if;
  end process;

  -- Memory wfm_ram_1_wfm_ram
  process (adr_int, wr_adr_d0, wfm_ram_1_wfm_ram_wr) begin
    if wfm_ram_1_wfm_ram_wr = '1' then
      wfm_ram_1_wfm_ram_adr_int <= wr_adr_d0(10 downto 2);
    else
      wfm_ram_1_wfm_ram_adr_int <= adr_int(10 downto 2);
    end if;
  end process;
  wfm_ram_1_wfm_ram_wreq <= wfm_ram_1_wfm_ram_sample_pair_int_wr;
  wfm_ram_1_wfm_ram_wr <= wfm_ram_1_wfm_ram_wreq;
  wfm_ram_1_wfm_ram_sample_pair_raminst: cheby_dpssram
    generic map (
      g_data_width         => 32,
      g_size               => 512,
      g_addr_width         => 9,
      g_dual_clock         => '0',
      g_use_bwsel          => '1'
    )
    port map (
      clk_a_i              => clk_i,
      clk_b_i              => clk_i,
      addr_a_i             => wfm_ram_1_wfm_ram_adr_int,
      bwsel_a_i            => wr_sel_d0,
      data_a_i             => wr_dat_d0,
      data_a_o             => wfm_ram_1_wfm_ram_sample_pair_int_dato,
      rd_a_i               => wfm_ram_1_wfm_ram_sample_pair_rreq,
      wr_a_i               => wfm_ram_1_wfm_ram_sample_pair_int_wr,
      addr_b_i             => wfm_ram_1_wfm_ram_adr_i,
      bwsel_b_i            => (others => '1'),
      data_b_i             => wfm_ram_1_wfm_ram_sample_pair_ext_dat,
      data_b_o             => wfm_ram_1_wfm_ram_sample_pair_dat_o,
      rd_b_i               => wfm_ram_1_wfm_ram_sample_pair_rd_i,
      wr_b_i               => '0'
    );
  
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        wfm_ram_1_wfm_ram_sample_pair_rack <= '0';
      else
        wfm_ram_1_wfm_ram_sample_pair_rack <= wfm_ram_1_wfm_ram_sample_pair_rreq;
      end if;
    end if;
  end process;

  -- Memory wfm_ram_2_wfm_ram
  process (adr_int, wr_adr_d0, wfm_ram_2_wfm_ram_wr) begin
    if wfm_ram_2_wfm_ram_wr = '1' then
      wfm_ram_2_wfm_ram_adr_int <= wr_adr_d0(10 downto 2);
    else
      wfm_ram_2_wfm_ram_adr_int <= adr_int(10 downto 2);
    end if;
  end process;
  wfm_ram_2_wfm_ram_wreq <= wfm_ram_2_wfm_ram_sample_pair_int_wr;
  wfm_ram_2_wfm_ram_wr <= wfm_ram_2_wfm_ram_wreq;
  wfm_ram_2_wfm_ram_sample_pair_raminst: cheby_dpssram
    generic map (
      g_data_width         => 32,
      g_size               => 512,
      g_addr_width         => 9,
      g_dual_clock         => '0',
      g_use_bwsel          => '1'
    )
    port map (
      clk_a_i              => clk_i,
      clk_b_i              => clk_i,
      addr_a_i             => wfm_ram_2_wfm_ram_adr_int,
      bwsel_a_i            => wr_sel_d0,
      data_a_i             => wr_dat_d0,
      data_a_o             => wfm_ram_2_wfm_ram_sample_pair_int_dato,
      rd_a_i               => wfm_ram_2_wfm_ram_sample_pair_rreq,
      wr_a_i               => wfm_ram_2_wfm_ram_sample_pair_int_wr,
      addr_b_i             => wfm_ram_2_wfm_ram_adr_i,
      bwsel_b_i            => (others => '1'),
      data_b_i             => wfm_ram_2_wfm_ram_sample_pair_ext_dat,
      data_b_o             => wfm_ram_2_wfm_ram_sample_pair_dat_o,
      rd_b_i               => wfm_ram_2_wfm_ram_sample_pair_rd_i,
      wr_b_i               => '0'
    );
  
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        wfm_ram_2_wfm_ram_sample_pair_rack <= '0';
      else
        wfm_ram_2_wfm_ram_sample_pair_rack <= wfm_ram_2_wfm_ram_sample_pair_rreq;
      end if;
    end if;
  end process;

  -- Memory wfm_ram_3_wfm_ram
  process (adr_int, wr_adr_d0, wfm_ram_3_wfm_ram_wr) begin
    if wfm_ram_3_wfm_ram_wr = '1' then
      wfm_ram_3_wfm_ram_adr_int <= wr_adr_d0(10 downto 2);
    else
      wfm_ram_3_wfm_ram_adr_int <= adr_int(10 downto 2);
    end if;
  end process;
  wfm_ram_3_wfm_ram_wreq <= wfm_ram_3_wfm_ram_sample_pair_int_wr;
  wfm_ram_3_wfm_ram_wr <= wfm_ram_3_wfm_ram_wreq;
  wfm_ram_3_wfm_ram_sample_pair_raminst: cheby_dpssram
    generic map (
      g_data_width         => 32,
      g_size               => 512,
      g_addr_width         => 9,
      g_dual_clock         => '0',
      g_use_bwsel          => '1'
    )
    port map (
      clk_a_i              => clk_i,
      clk_b_i              => clk_i,
      addr_a_i             => wfm_ram_3_wfm_ram_adr_int,
      bwsel_a_i            => wr_sel_d0,
      data_a_i             => wr_dat_d0,
      data_a_o             => wfm_ram_3_wfm_ram_sample_pair_int_dato,
      rd_a_i               => wfm_ram_3_wfm_ram_sample_pair_rreq,
      wr_a_i               => wfm_ram_3_wfm_ram_sample_pair_int_wr,
      addr_b_i             => wfm_ram_3_wfm_ram_adr_i,
      bwsel_b_i            => (others => '1'),
      data_b_i             => wfm_ram_3_wfm_ram_sample_pair_ext_dat,
      data_b_o             => wfm_ram_3_wfm_ram_sample_pair_dat_o,
      rd_b_i               => wfm_ram_3_wfm_ram_sample_pair_rd_i,
      wr_b_i               => '0'
    );
  
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        wfm_ram_3_wfm_ram_sample_pair_rack <= '0';
      else
        wfm_ram_3_wfm_ram_sample_pair_rack <= wfm_ram_3_wfm_ram_sample_pair_rreq;
      end if;
    end if;
  end process;

  -- Memory wfm_ram_4_wfm_ram
  process (adr_int, wr_adr_d0, wfm_ram_4_wfm_ram_wr) begin
    if wfm_ram_4_wfm_ram_wr = '1' then
      wfm_ram_4_wfm_ram_adr_int <= wr_adr_d0(10 downto 2);
    else
      wfm_ram_4_wfm_ram_adr_int <= adr_int(10 downto 2);
    end if;
  end process;
  wfm_ram_4_wfm_ram_wreq <= wfm_ram_4_wfm_ram_sample_pair_int_wr;
  wfm_ram_4_wfm_ram_wr <= wfm_ram_4_wfm_ram_wreq;
  wfm_ram_4_wfm_ram_sample_pair_raminst: cheby_dpssram
    generic map (
      g_data_width         => 32,
      g_size               => 512,
      g_addr_width         => 9,
      g_dual_clock         => '0',
      g_use_bwsel          => '1'
    )
    port map (
      clk_a_i              => clk_i,
      clk_b_i              => clk_i,
      addr_a_i             => wfm_ram_4_wfm_ram_adr_int,
      bwsel_a_i            => wr_sel_d0,
      data_a_i             => wr_dat_d0,
      data_a_o             => wfm_ram_4_wfm_ram_sample_pair_int_dato,
      rd_a_i               => wfm_ram_4_wfm_ram_sample_pair_rreq,
      wr_a_i               => wfm_ram_4_wfm_ram_sample_pair_int_wr,
      addr_b_i             => wfm_ram_4_wfm_ram_adr_i,
      bwsel_b_i            => (others => '1'),
      data_b_i             => wfm_ram_4_wfm_ram_sample_pair_ext_dat,
      data_b_o             => wfm_ram_4_wfm_ram_sample_pair_dat_o,
      rd_b_i               => wfm_ram_4_wfm_ram_sample_pair_rd_i,
      wr_b_i               => '0'
    );
  
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        wfm_ram_4_wfm_ram_sample_pair_rack <= '0';
      else
        wfm_ram_4_wfm_ram_sample_pair_rack <= wfm_ram_4_wfm_ram_sample_pair_rreq;
      end if;
    end if;
  end process;

  -- Memory wfm_ram_5_wfm_ram
  process (adr_int, wr_adr_d0, wfm_ram_5_wfm_ram_wr) begin
    if wfm_ram_5_wfm_ram_wr = '1' then
      wfm_ram_5_wfm_ram_adr_int <= wr_adr_d0(10 downto 2);
    else
      wfm_ram_5_wfm_ram_adr_int <= adr_int(10 downto 2);
    end if;
  end process;
  wfm_ram_5_wfm_ram_wreq <= wfm_ram_5_wfm_ram_sample_pair_int_wr;
  wfm_ram_5_wfm_ram_wr <= wfm_ram_5_wfm_ram_wreq;
  wfm_ram_5_wfm_ram_sample_pair_raminst: cheby_dpssram
    generic map (
      g_data_width         => 32,
      g_size               => 512,
      g_addr_width         => 9,
      g_dual_clock         => '0',
      g_use_bwsel          => '1'
    )
    port map (
      clk_a_i              => clk_i,
      clk_b_i              => clk_i,
      addr_a_i             => wfm_ram_5_wfm_ram_adr_int,
      bwsel_a_i            => wr_sel_d0,
      data_a_i             => wr_dat_d0,
      data_a_o             => wfm_ram_5_wfm_ram_sample_pair_int_dato,
      rd_a_i               => wfm_ram_5_wfm_ram_sample_pair_rreq,
      wr_a_i               => wfm_ram_5_wfm_ram_sample_pair_int_wr,
      addr_b_i             => wfm_ram_5_wfm_ram_adr_i,
      bwsel_b_i            => (others => '1'),
      data_b_i             => wfm_ram_5_wfm_ram_sample_pair_ext_dat,
      data_b_o             => wfm_ram_5_wfm_ram_sample_pair_dat_o,
      rd_b_i               => wfm_ram_5_wfm_ram_sample_pair_rd_i,
      wr_b_i               => '0'
    );
  
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        wfm_ram_5_wfm_ram_sample_pair_rack <= '0';
      else
        wfm_ram_5_wfm_ram_sample_pair_rack <= wfm_ram_5_wfm_ram_sample_pair_rreq;
      end if;
    end if;
  end process;

  -- Memory wfm_ram_6_wfm_ram
  process (adr_int, wr_adr_d0, wfm_ram_6_wfm_ram_wr) begin
    if wfm_ram_6_wfm_ram_wr = '1' then
      wfm_ram_6_wfm_ram_adr_int <= wr_adr_d0(10 downto 2);
    else
      wfm_ram_6_wfm_ram_adr_int <= adr_int(10 downto 2);
    end if;
  end process;
  wfm_ram_6_wfm_ram_wreq <= wfm_ram_6_wfm_ram_sample_pair_int_wr;
  wfm_ram_6_wfm_ram_wr <= wfm_ram_6_wfm_ram_wreq;
  wfm_ram_6_wfm_ram_sample_pair_raminst: cheby_dpssram
    generic map (
      g_data_width         => 32,
      g_size               => 512,
      g_addr_width         => 9,
      g_dual_clock         => '0',
      g_use_bwsel          => '1'
    )
    port map (
      clk_a_i              => clk_i,
      clk_b_i              => clk_i,
      addr_a_i             => wfm_ram_6_wfm_ram_adr_int,
      bwsel_a_i            => wr_sel_d0,
      data_a_i             => wr_dat_d0,
      data_a_o             => wfm_ram_6_wfm_ram_sample_pair_int_dato,
      rd_a_i               => wfm_ram_6_wfm_ram_sample_pair_rreq,
      wr_a_i               => wfm_ram_6_wfm_ram_sample_pair_int_wr,
      addr_b_i             => wfm_ram_6_wfm_ram_adr_i,
      bwsel_b_i            => (others => '1'),
      data_b_i             => wfm_ram_6_wfm_ram_sample_pair_ext_dat,
      data_b_o             => wfm_ram_6_wfm_ram_sample_pair_dat_o,
      rd_b_i               => wfm_ram_6_wfm_ram_sample_pair_rd_i,
      wr_b_i               => '0'
    );
  
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        wfm_ram_6_wfm_ram_sample_pair_rack <= '0';
      else
        wfm_ram_6_wfm_ram_sample_pair_rack <= wfm_ram_6_wfm_ram_sample_pair_rreq;
      end if;
    end if;
  end process;

  -- Memory wfm_ram_7_wfm_ram
  process (adr_int, wr_adr_d0, wfm_ram_7_wfm_ram_wr) begin
    if wfm_ram_7_wfm_ram_wr = '1' then
      wfm_ram_7_wfm_ram_adr_int <= wr_adr_d0(10 downto 2);
    else
      wfm_ram_7_wfm_ram_adr_int <= adr_int(10 downto 2);
    end if;
  end process;
  wfm_ram_7_wfm_ram_wreq <= wfm_ram_7_wfm_ram_sample_pair_int_wr;
  wfm_ram_7_wfm_ram_wr <= wfm_ram_7_wfm_ram_wreq;
  wfm_ram_7_wfm_ram_sample_pair_raminst: cheby_dpssram
    generic map (
      g_data_width         => 32,
      g_size               => 512,
      g_addr_width         => 9,
      g_dual_clock         => '0',
      g_use_bwsel          => '1'
    )
    port map (
      clk_a_i              => clk_i,
      clk_b_i              => clk_i,
      addr_a_i             => wfm_ram_7_wfm_ram_adr_int,
      bwsel_a_i            => wr_sel_d0,
      data_a_i             => wr_dat_d0,
      data_a_o             => wfm_ram_7_wfm_ram_sample_pair_int_dato,
      rd_a_i               => wfm_ram_7_wfm_ram_sample_pair_rreq,
      wr_a_i               => wfm_ram_7_wfm_ram_sample_pair_int_wr,
      addr_b_i             => wfm_ram_7_wfm_ram_adr_i,
      bwsel_b_i            => (others => '1'),
      data_b_i             => wfm_ram_7_wfm_ram_sample_pair_ext_dat,
      data_b_o             => wfm_ram_7_wfm_ram_sample_pair_dat_o,
      rd_b_i               => wfm_ram_7_wfm_ram_sample_pair_rd_i,
      wr_b_i               => '0'
    );
  
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        wfm_ram_7_wfm_ram_sample_pair_rack <= '0';
      else
        wfm_ram_7_wfm_ram_sample_pair_rack <= wfm_ram_7_wfm_ram_sample_pair_rreq;
      end if;
    end if;
  end process;

  -- Memory wfm_ram_8_wfm_ram
  process (adr_int, wr_adr_d0, wfm_ram_8_wfm_ram_wr) begin
    if wfm_ram_8_wfm_ram_wr = '1' then
      wfm_ram_8_wfm_ram_adr_int <= wr_adr_d0(10 downto 2);
    else
      wfm_ram_8_wfm_ram_adr_int <= adr_int(10 downto 2);
    end if;
  end process;
  wfm_ram_8_wfm_ram_wreq <= wfm_ram_8_wfm_ram_sample_pair_int_wr;
  wfm_ram_8_wfm_ram_wr <= wfm_ram_8_wfm_ram_wreq;
  wfm_ram_8_wfm_ram_sample_pair_raminst: cheby_dpssram
    generic map (
      g_data_width         => 32,
      g_size               => 512,
      g_addr_width         => 9,
      g_dual_clock         => '0',
      g_use_bwsel          => '1'
    )
    port map (
      clk_a_i              => clk_i,
      clk_b_i              => clk_i,
      addr_a_i             => wfm_ram_8_wfm_ram_adr_int,
      bwsel_a_i            => wr_sel_d0,
      data_a_i             => wr_dat_d0,
      data_a_o             => wfm_ram_8_wfm_ram_sample_pair_int_dato,
      rd_a_i               => wfm_ram_8_wfm_ram_sample_pair_rreq,
      wr_a_i               => wfm_ram_8_wfm_ram_sample_pair_int_wr,
      addr_b_i             => wfm_ram_8_wfm_ram_adr_i,
      bwsel_b_i            => (others => '1'),
      data_b_i             => wfm_ram_8_wfm_ram_sample_pair_ext_dat,
      data_b_o             => wfm_ram_8_wfm_ram_sample_pair_dat_o,
      rd_b_i               => wfm_ram_8_wfm_ram_sample_pair_rd_i,
      wr_b_i               => '0'
    );
  
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        wfm_ram_8_wfm_ram_sample_pair_rack <= '0';
      else
        wfm_ram_8_wfm_ram_sample_pair_rack <= wfm_ram_8_wfm_ram_sample_pair_rreq;
      end if;
    end if;
  end process;

  -- Memory wfm_ram_9_wfm_ram
  process (adr_int, wr_adr_d0, wfm_ram_9_wfm_ram_wr) begin
    if wfm_ram_9_wfm_ram_wr = '1' then
      wfm_ram_9_wfm_ram_adr_int <= wr_adr_d0(10 downto 2);
    else
      wfm_ram_9_wfm_ram_adr_int <= adr_int(10 downto 2);
    end if;
  end process;
  wfm_ram_9_wfm_ram_wreq <= wfm_ram_9_wfm_ram_sample_pair_int_wr;
  wfm_ram_9_wfm_ram_wr <= wfm_ram_9_wfm_ram_wreq;
  wfm_ram_9_wfm_ram_sample_pair_raminst: cheby_dpssram
    generic map (
      g_data_width         => 32,
      g_size               => 512,
      g_addr_width         => 9,
      g_dual_clock         => '0',
      g_use_bwsel          => '1'
    )
    port map (
      clk_a_i              => clk_i,
      clk_b_i              => clk_i,
      addr_a_i             => wfm_ram_9_wfm_ram_adr_int,
      bwsel_a_i            => wr_sel_d0,
      data_a_i             => wr_dat_d0,
      data_a_o             => wfm_ram_9_wfm_ram_sample_pair_int_dato,
      rd_a_i               => wfm_ram_9_wfm_ram_sample_pair_rreq,
      wr_a_i               => wfm_ram_9_wfm_ram_sample_pair_int_wr,
      addr_b_i             => wfm_ram_9_wfm_ram_adr_i,
      bwsel_b_i            => (others => '1'),
      data_b_i             => wfm_ram_9_wfm_ram_sample_pair_ext_dat,
      data_b_o             => wfm_ram_9_wfm_ram_sample_pair_dat_o,
      rd_b_i               => wfm_ram_9_wfm_ram_sample_pair_rd_i,
      wr_b_i               => '0'
    );
  
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        wfm_ram_9_wfm_ram_sample_pair_rack <= '0';
      else
        wfm_ram_9_wfm_ram_sample_pair_rack <= wfm_ram_9_wfm_ram_sample_pair_rreq;
      end if;
    end if;
  end process;

  -- Memory wfm_ram_10_wfm_ram
  process (adr_int, wr_adr_d0, wfm_ram_10_wfm_ram_wr) begin
    if wfm_ram_10_wfm_ram_wr = '1' then
      wfm_ram_10_wfm_ram_adr_int <= wr_adr_d0(10 downto 2);
    else
      wfm_ram_10_wfm_ram_adr_int <= adr_int(10 downto 2);
    end if;
  end process;
  wfm_ram_10_wfm_ram_wreq <= wfm_ram_10_wfm_ram_sample_pair_int_wr;
  wfm_ram_10_wfm_ram_wr <= wfm_ram_10_wfm_ram_wreq;
  wfm_ram_10_wfm_ram_sample_pair_raminst: cheby_dpssram
    generic map (
      g_data_width         => 32,
      g_size               => 512,
      g_addr_width         => 9,
      g_dual_clock         => '0',
      g_use_bwsel          => '1'
    )
    port map (
      clk_a_i              => clk_i,
      clk_b_i              => clk_i,
      addr_a_i             => wfm_ram_10_wfm_ram_adr_int,
      bwsel_a_i            => wr_sel_d0,
      data_a_i             => wr_dat_d0,
      data_a_o             => wfm_ram_10_wfm_ram_sample_pair_int_dato,
      rd_a_i               => wfm_ram_10_wfm_ram_sample_pair_rreq,
      wr_a_i               => wfm_ram_10_wfm_ram_sample_pair_int_wr,
      addr_b_i             => wfm_ram_10_wfm_ram_adr_i,
      bwsel_b_i            => (others => '1'),
      data_b_i             => wfm_ram_10_wfm_ram_sample_pair_ext_dat,
      data_b_o             => wfm_ram_10_wfm_ram_sample_pair_dat_o,
      rd_b_i               => wfm_ram_10_wfm_ram_sample_pair_rd_i,
      wr_b_i               => '0'
    );
  
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        wfm_ram_10_wfm_ram_sample_pair_rack <= '0';
      else
        wfm_ram_10_wfm_ram_sample_pair_rack <= wfm_ram_10_wfm_ram_sample_pair_rreq;
      end if;
    end if;
  end process;

  -- Memory wfm_ram_11_wfm_ram
  process (adr_int, wr_adr_d0, wfm_ram_11_wfm_ram_wr) begin
    if wfm_ram_11_wfm_ram_wr = '1' then
      wfm_ram_11_wfm_ram_adr_int <= wr_adr_d0(10 downto 2);
    else
      wfm_ram_11_wfm_ram_adr_int <= adr_int(10 downto 2);
    end if;
  end process;
  wfm_ram_11_wfm_ram_wreq <= wfm_ram_11_wfm_ram_sample_pair_int_wr;
  wfm_ram_11_wfm_ram_wr <= wfm_ram_11_wfm_ram_wreq;
  wfm_ram_11_wfm_ram_sample_pair_raminst: cheby_dpssram
    generic map (
      g_data_width         => 32,
      g_size               => 512,
      g_addr_width         => 9,
      g_dual_clock         => '0',
      g_use_bwsel          => '1'
    )
    port map (
      clk_a_i              => clk_i,
      clk_b_i              => clk_i,
      addr_a_i             => wfm_ram_11_wfm_ram_adr_int,
      bwsel_a_i            => wr_sel_d0,
      data_a_i             => wr_dat_d0,
      data_a_o             => wfm_ram_11_wfm_ram_sample_pair_int_dato,
      rd_a_i               => wfm_ram_11_wfm_ram_sample_pair_rreq,
      wr_a_i               => wfm_ram_11_wfm_ram_sample_pair_int_wr,
      addr_b_i             => wfm_ram_11_wfm_ram_adr_i,
      bwsel_b_i            => (others => '1'),
      data_b_i             => wfm_ram_11_wfm_ram_sample_pair_ext_dat,
      data_b_o             => wfm_ram_11_wfm_ram_sample_pair_dat_o,
      rd_b_i               => wfm_ram_11_wfm_ram_sample_pair_rd_i,
      wr_b_i               => '0'
    );
  
  process (clk_i) begin
    if rising_edge(clk_i) then
      if rst_n_i = '0' then
        wfm_ram_11_wfm_ram_sample_pair_rack <= '0';
      else
        wfm_ram_11_wfm_ram_sample_pair_rack <= wfm_ram_11_wfm_ram_sample_pair_rreq;
      end if;
    end if;
  end process;

  -- Process for write requests.
  process (wr_adr_d0, wr_req_d0, ctl_wack, ch_0_ctl_wack, ch_0_pi_kp_wack,
           ch_0_pi_ti_wack, ch_0_pi_sp_wack, ch_0_dac_wack, ch_0_lim_wack,
           ch_0_cnt_wack, ch_1_ctl_wack, ch_1_pi_kp_wack, ch_1_pi_ti_wack,
           ch_1_pi_sp_wack, ch_1_dac_wack, ch_1_lim_wack, ch_1_cnt_wack,
           ch_2_ctl_wack, ch_2_pi_kp_wack, ch_2_pi_ti_wack, ch_2_pi_sp_wack,
           ch_2_dac_wack, ch_2_lim_wack, ch_2_cnt_wack, ch_3_ctl_wack,
           ch_3_pi_kp_wack, ch_3_pi_ti_wack, ch_3_pi_sp_wack, ch_3_dac_wack,
           ch_3_lim_wack, ch_3_cnt_wack, ch_4_ctl_wack, ch_4_pi_kp_wack,
           ch_4_pi_ti_wack, ch_4_pi_sp_wack, ch_4_dac_wack, ch_4_lim_wack,
           ch_4_cnt_wack, ch_5_ctl_wack, ch_5_pi_kp_wack, ch_5_pi_ti_wack,
           ch_5_pi_sp_wack, ch_5_dac_wack, ch_5_lim_wack, ch_5_cnt_wack,
           ch_6_ctl_wack, ch_6_pi_kp_wack, ch_6_pi_ti_wack, ch_6_pi_sp_wack,
           ch_6_dac_wack, ch_6_lim_wack, ch_6_cnt_wack, ch_7_ctl_wack,
           ch_7_pi_kp_wack, ch_7_pi_ti_wack, ch_7_pi_sp_wack, ch_7_dac_wack,
           ch_7_lim_wack, ch_7_cnt_wack, ch_8_ctl_wack, ch_8_pi_kp_wack,
           ch_8_pi_ti_wack, ch_8_pi_sp_wack, ch_8_dac_wack, ch_8_lim_wack,
           ch_8_cnt_wack, ch_9_ctl_wack, ch_9_pi_kp_wack, ch_9_pi_ti_wack,
           ch_9_pi_sp_wack, ch_9_dac_wack, ch_9_lim_wack, ch_9_cnt_wack,
           ch_10_ctl_wack, ch_10_pi_kp_wack, ch_10_pi_ti_wack, ch_10_pi_sp_wack,
           ch_10_dac_wack, ch_10_lim_wack, ch_10_cnt_wack, ch_11_ctl_wack,
           ch_11_pi_kp_wack, ch_11_pi_ti_wack, ch_11_pi_sp_wack, ch_11_dac_wack,
           ch_11_lim_wack, ch_11_cnt_wack) begin
    ctl_wreq <= '0';
    ch_0_ctl_wreq <= '0';
    ch_0_pi_kp_wreq <= '0';
    ch_0_pi_ti_wreq <= '0';
    ch_0_pi_sp_wreq <= '0';
    ch_0_dac_wreq <= '0';
    ch_0_lim_wreq <= '0';
    ch_0_cnt_wreq <= '0';
    ch_1_ctl_wreq <= '0';
    ch_1_pi_kp_wreq <= '0';
    ch_1_pi_ti_wreq <= '0';
    ch_1_pi_sp_wreq <= '0';
    ch_1_dac_wreq <= '0';
    ch_1_lim_wreq <= '0';
    ch_1_cnt_wreq <= '0';
    ch_2_ctl_wreq <= '0';
    ch_2_pi_kp_wreq <= '0';
    ch_2_pi_ti_wreq <= '0';
    ch_2_pi_sp_wreq <= '0';
    ch_2_dac_wreq <= '0';
    ch_2_lim_wreq <= '0';
    ch_2_cnt_wreq <= '0';
    ch_3_ctl_wreq <= '0';
    ch_3_pi_kp_wreq <= '0';
    ch_3_pi_ti_wreq <= '0';
    ch_3_pi_sp_wreq <= '0';
    ch_3_dac_wreq <= '0';
    ch_3_lim_wreq <= '0';
    ch_3_cnt_wreq <= '0';
    ch_4_ctl_wreq <= '0';
    ch_4_pi_kp_wreq <= '0';
    ch_4_pi_ti_wreq <= '0';
    ch_4_pi_sp_wreq <= '0';
    ch_4_dac_wreq <= '0';
    ch_4_lim_wreq <= '0';
    ch_4_cnt_wreq <= '0';
    ch_5_ctl_wreq <= '0';
    ch_5_pi_kp_wreq <= '0';
    ch_5_pi_ti_wreq <= '0';
    ch_5_pi_sp_wreq <= '0';
    ch_5_dac_wreq <= '0';
    ch_5_lim_wreq <= '0';
    ch_5_cnt_wreq <= '0';
    ch_6_ctl_wreq <= '0';
    ch_6_pi_kp_wreq <= '0';
    ch_6_pi_ti_wreq <= '0';
    ch_6_pi_sp_wreq <= '0';
    ch_6_dac_wreq <= '0';
    ch_6_lim_wreq <= '0';
    ch_6_cnt_wreq <= '0';
    ch_7_ctl_wreq <= '0';
    ch_7_pi_kp_wreq <= '0';
    ch_7_pi_ti_wreq <= '0';
    ch_7_pi_sp_wreq <= '0';
    ch_7_dac_wreq <= '0';
    ch_7_lim_wreq <= '0';
    ch_7_cnt_wreq <= '0';
    ch_8_ctl_wreq <= '0';
    ch_8_pi_kp_wreq <= '0';
    ch_8_pi_ti_wreq <= '0';
    ch_8_pi_sp_wreq <= '0';
    ch_8_dac_wreq <= '0';
    ch_8_lim_wreq <= '0';
    ch_8_cnt_wreq <= '0';
    ch_9_ctl_wreq <= '0';
    ch_9_pi_kp_wreq <= '0';
    ch_9_pi_ti_wreq <= '0';
    ch_9_pi_sp_wreq <= '0';
    ch_9_dac_wreq <= '0';
    ch_9_lim_wreq <= '0';
    ch_9_cnt_wreq <= '0';
    ch_10_ctl_wreq <= '0';
    ch_10_pi_kp_wreq <= '0';
    ch_10_pi_ti_wreq <= '0';
    ch_10_pi_sp_wreq <= '0';
    ch_10_dac_wreq <= '0';
    ch_10_lim_wreq <= '0';
    ch_10_cnt_wreq <= '0';
    ch_11_ctl_wreq <= '0';
    ch_11_pi_kp_wreq <= '0';
    ch_11_pi_ti_wreq <= '0';
    ch_11_pi_sp_wreq <= '0';
    ch_11_dac_wreq <= '0';
    ch_11_lim_wreq <= '0';
    ch_11_cnt_wreq <= '0';
    wfm_ram_0_wfm_ram_sample_pair_int_wr <= '0';
    wfm_ram_1_wfm_ram_sample_pair_int_wr <= '0';
    wfm_ram_2_wfm_ram_sample_pair_int_wr <= '0';
    wfm_ram_3_wfm_ram_sample_pair_int_wr <= '0';
    wfm_ram_4_wfm_ram_sample_pair_int_wr <= '0';
    wfm_ram_5_wfm_ram_sample_pair_int_wr <= '0';
    wfm_ram_6_wfm_ram_sample_pair_int_wr <= '0';
    wfm_ram_7_wfm_ram_sample_pair_int_wr <= '0';
    wfm_ram_8_wfm_ram_sample_pair_int_wr <= '0';
    wfm_ram_9_wfm_ram_sample_pair_int_wr <= '0';
    wfm_ram_10_wfm_ram_sample_pair_int_wr <= '0';
    wfm_ram_11_wfm_ram_sample_pair_int_wr <= '0';
    case wr_adr_d0(16 downto 11) is
    when "000000" =>
      case wr_adr_d0(10 downto 2) is
      when "000000000" =>
        -- Reg sta
        wr_ack_int <= wr_req_d0;
      when "000000001" =>
        -- Reg ctl
        ctl_wreq <= wr_req_d0;
        wr_ack_int <= ctl_wack;
      when "100000000" =>
        -- Reg ch_0_sta
        wr_ack_int <= wr_req_d0;
      when "100000001" =>
        -- Reg ch_0_ctl
        ch_0_ctl_wreq <= wr_req_d0;
        wr_ack_int <= ch_0_ctl_wack;
      when "100000010" =>
        -- Reg ch_0_pi_kp
        ch_0_pi_kp_wreq <= wr_req_d0;
        wr_ack_int <= ch_0_pi_kp_wack;
      when "100000011" =>
        -- Reg ch_0_pi_ti
        ch_0_pi_ti_wreq <= wr_req_d0;
        wr_ack_int <= ch_0_pi_ti_wack;
      when "100000100" =>
        -- Reg ch_0_pi_sp
        ch_0_pi_sp_wreq <= wr_req_d0;
        wr_ack_int <= ch_0_pi_sp_wack;
      when "100000101" =>
        -- Reg ch_0_dac
        ch_0_dac_wreq <= wr_req_d0;
        wr_ack_int <= ch_0_dac_wack;
      when "100000110" =>
        -- Reg ch_0_lim
        ch_0_lim_wreq <= wr_req_d0;
        wr_ack_int <= ch_0_lim_wack;
      when "100000111" =>
        -- Reg ch_0_cnt
        ch_0_cnt_wreq <= wr_req_d0;
        wr_ack_int <= ch_0_cnt_wack;
      when "100001000" =>
        -- Reg ch_0_adc_dac_eff
        wr_ack_int <= wr_req_d0;
      when "100001001" =>
        -- Reg ch_0_sp_eff
        wr_ack_int <= wr_req_d0;
      when "100010000" =>
        -- Reg ch_1_sta
        wr_ack_int <= wr_req_d0;
      when "100010001" =>
        -- Reg ch_1_ctl
        ch_1_ctl_wreq <= wr_req_d0;
        wr_ack_int <= ch_1_ctl_wack;
      when "100010010" =>
        -- Reg ch_1_pi_kp
        ch_1_pi_kp_wreq <= wr_req_d0;
        wr_ack_int <= ch_1_pi_kp_wack;
      when "100010011" =>
        -- Reg ch_1_pi_ti
        ch_1_pi_ti_wreq <= wr_req_d0;
        wr_ack_int <= ch_1_pi_ti_wack;
      when "100010100" =>
        -- Reg ch_1_pi_sp
        ch_1_pi_sp_wreq <= wr_req_d0;
        wr_ack_int <= ch_1_pi_sp_wack;
      when "100010101" =>
        -- Reg ch_1_dac
        ch_1_dac_wreq <= wr_req_d0;
        wr_ack_int <= ch_1_dac_wack;
      when "100010110" =>
        -- Reg ch_1_lim
        ch_1_lim_wreq <= wr_req_d0;
        wr_ack_int <= ch_1_lim_wack;
      when "100010111" =>
        -- Reg ch_1_cnt
        ch_1_cnt_wreq <= wr_req_d0;
        wr_ack_int <= ch_1_cnt_wack;
      when "100011000" =>
        -- Reg ch_1_adc_dac_eff
        wr_ack_int <= wr_req_d0;
      when "100011001" =>
        -- Reg ch_1_sp_eff
        wr_ack_int <= wr_req_d0;
      when "100100000" =>
        -- Reg ch_2_sta
        wr_ack_int <= wr_req_d0;
      when "100100001" =>
        -- Reg ch_2_ctl
        ch_2_ctl_wreq <= wr_req_d0;
        wr_ack_int <= ch_2_ctl_wack;
      when "100100010" =>
        -- Reg ch_2_pi_kp
        ch_2_pi_kp_wreq <= wr_req_d0;
        wr_ack_int <= ch_2_pi_kp_wack;
      when "100100011" =>
        -- Reg ch_2_pi_ti
        ch_2_pi_ti_wreq <= wr_req_d0;
        wr_ack_int <= ch_2_pi_ti_wack;
      when "100100100" =>
        -- Reg ch_2_pi_sp
        ch_2_pi_sp_wreq <= wr_req_d0;
        wr_ack_int <= ch_2_pi_sp_wack;
      when "100100101" =>
        -- Reg ch_2_dac
        ch_2_dac_wreq <= wr_req_d0;
        wr_ack_int <= ch_2_dac_wack;
      when "100100110" =>
        -- Reg ch_2_lim
        ch_2_lim_wreq <= wr_req_d0;
        wr_ack_int <= ch_2_lim_wack;
      when "100100111" =>
        -- Reg ch_2_cnt
        ch_2_cnt_wreq <= wr_req_d0;
        wr_ack_int <= ch_2_cnt_wack;
      when "100101000" =>
        -- Reg ch_2_adc_dac_eff
        wr_ack_int <= wr_req_d0;
      when "100101001" =>
        -- Reg ch_2_sp_eff
        wr_ack_int <= wr_req_d0;
      when "100110000" =>
        -- Reg ch_3_sta
        wr_ack_int <= wr_req_d0;
      when "100110001" =>
        -- Reg ch_3_ctl
        ch_3_ctl_wreq <= wr_req_d0;
        wr_ack_int <= ch_3_ctl_wack;
      when "100110010" =>
        -- Reg ch_3_pi_kp
        ch_3_pi_kp_wreq <= wr_req_d0;
        wr_ack_int <= ch_3_pi_kp_wack;
      when "100110011" =>
        -- Reg ch_3_pi_ti
        ch_3_pi_ti_wreq <= wr_req_d0;
        wr_ack_int <= ch_3_pi_ti_wack;
      when "100110100" =>
        -- Reg ch_3_pi_sp
        ch_3_pi_sp_wreq <= wr_req_d0;
        wr_ack_int <= ch_3_pi_sp_wack;
      when "100110101" =>
        -- Reg ch_3_dac
        ch_3_dac_wreq <= wr_req_d0;
        wr_ack_int <= ch_3_dac_wack;
      when "100110110" =>
        -- Reg ch_3_lim
        ch_3_lim_wreq <= wr_req_d0;
        wr_ack_int <= ch_3_lim_wack;
      when "100110111" =>
        -- Reg ch_3_cnt
        ch_3_cnt_wreq <= wr_req_d0;
        wr_ack_int <= ch_3_cnt_wack;
      when "100111000" =>
        -- Reg ch_3_adc_dac_eff
        wr_ack_int <= wr_req_d0;
      when "100111001" =>
        -- Reg ch_3_sp_eff
        wr_ack_int <= wr_req_d0;
      when "101000000" =>
        -- Reg ch_4_sta
        wr_ack_int <= wr_req_d0;
      when "101000001" =>
        -- Reg ch_4_ctl
        ch_4_ctl_wreq <= wr_req_d0;
        wr_ack_int <= ch_4_ctl_wack;
      when "101000010" =>
        -- Reg ch_4_pi_kp
        ch_4_pi_kp_wreq <= wr_req_d0;
        wr_ack_int <= ch_4_pi_kp_wack;
      when "101000011" =>
        -- Reg ch_4_pi_ti
        ch_4_pi_ti_wreq <= wr_req_d0;
        wr_ack_int <= ch_4_pi_ti_wack;
      when "101000100" =>
        -- Reg ch_4_pi_sp
        ch_4_pi_sp_wreq <= wr_req_d0;
        wr_ack_int <= ch_4_pi_sp_wack;
      when "101000101" =>
        -- Reg ch_4_dac
        ch_4_dac_wreq <= wr_req_d0;
        wr_ack_int <= ch_4_dac_wack;
      when "101000110" =>
        -- Reg ch_4_lim
        ch_4_lim_wreq <= wr_req_d0;
        wr_ack_int <= ch_4_lim_wack;
      when "101000111" =>
        -- Reg ch_4_cnt
        ch_4_cnt_wreq <= wr_req_d0;
        wr_ack_int <= ch_4_cnt_wack;
      when "101001000" =>
        -- Reg ch_4_adc_dac_eff
        wr_ack_int <= wr_req_d0;
      when "101001001" =>
        -- Reg ch_4_sp_eff
        wr_ack_int <= wr_req_d0;
      when "101010000" =>
        -- Reg ch_5_sta
        wr_ack_int <= wr_req_d0;
      when "101010001" =>
        -- Reg ch_5_ctl
        ch_5_ctl_wreq <= wr_req_d0;
        wr_ack_int <= ch_5_ctl_wack;
      when "101010010" =>
        -- Reg ch_5_pi_kp
        ch_5_pi_kp_wreq <= wr_req_d0;
        wr_ack_int <= ch_5_pi_kp_wack;
      when "101010011" =>
        -- Reg ch_5_pi_ti
        ch_5_pi_ti_wreq <= wr_req_d0;
        wr_ack_int <= ch_5_pi_ti_wack;
      when "101010100" =>
        -- Reg ch_5_pi_sp
        ch_5_pi_sp_wreq <= wr_req_d0;
        wr_ack_int <= ch_5_pi_sp_wack;
      when "101010101" =>
        -- Reg ch_5_dac
        ch_5_dac_wreq <= wr_req_d0;
        wr_ack_int <= ch_5_dac_wack;
      when "101010110" =>
        -- Reg ch_5_lim
        ch_5_lim_wreq <= wr_req_d0;
        wr_ack_int <= ch_5_lim_wack;
      when "101010111" =>
        -- Reg ch_5_cnt
        ch_5_cnt_wreq <= wr_req_d0;
        wr_ack_int <= ch_5_cnt_wack;
      when "101011000" =>
        -- Reg ch_5_adc_dac_eff
        wr_ack_int <= wr_req_d0;
      when "101011001" =>
        -- Reg ch_5_sp_eff
        wr_ack_int <= wr_req_d0;
      when "101100000" =>
        -- Reg ch_6_sta
        wr_ack_int <= wr_req_d0;
      when "101100001" =>
        -- Reg ch_6_ctl
        ch_6_ctl_wreq <= wr_req_d0;
        wr_ack_int <= ch_6_ctl_wack;
      when "101100010" =>
        -- Reg ch_6_pi_kp
        ch_6_pi_kp_wreq <= wr_req_d0;
        wr_ack_int <= ch_6_pi_kp_wack;
      when "101100011" =>
        -- Reg ch_6_pi_ti
        ch_6_pi_ti_wreq <= wr_req_d0;
        wr_ack_int <= ch_6_pi_ti_wack;
      when "101100100" =>
        -- Reg ch_6_pi_sp
        ch_6_pi_sp_wreq <= wr_req_d0;
        wr_ack_int <= ch_6_pi_sp_wack;
      when "101100101" =>
        -- Reg ch_6_dac
        ch_6_dac_wreq <= wr_req_d0;
        wr_ack_int <= ch_6_dac_wack;
      when "101100110" =>
        -- Reg ch_6_lim
        ch_6_lim_wreq <= wr_req_d0;
        wr_ack_int <= ch_6_lim_wack;
      when "101100111" =>
        -- Reg ch_6_cnt
        ch_6_cnt_wreq <= wr_req_d0;
        wr_ack_int <= ch_6_cnt_wack;
      when "101101000" =>
        -- Reg ch_6_adc_dac_eff
        wr_ack_int <= wr_req_d0;
      when "101101001" =>
        -- Reg ch_6_sp_eff
        wr_ack_int <= wr_req_d0;
      when "101110000" =>
        -- Reg ch_7_sta
        wr_ack_int <= wr_req_d0;
      when "101110001" =>
        -- Reg ch_7_ctl
        ch_7_ctl_wreq <= wr_req_d0;
        wr_ack_int <= ch_7_ctl_wack;
      when "101110010" =>
        -- Reg ch_7_pi_kp
        ch_7_pi_kp_wreq <= wr_req_d0;
        wr_ack_int <= ch_7_pi_kp_wack;
      when "101110011" =>
        -- Reg ch_7_pi_ti
        ch_7_pi_ti_wreq <= wr_req_d0;
        wr_ack_int <= ch_7_pi_ti_wack;
      when "101110100" =>
        -- Reg ch_7_pi_sp
        ch_7_pi_sp_wreq <= wr_req_d0;
        wr_ack_int <= ch_7_pi_sp_wack;
      when "101110101" =>
        -- Reg ch_7_dac
        ch_7_dac_wreq <= wr_req_d0;
        wr_ack_int <= ch_7_dac_wack;
      when "101110110" =>
        -- Reg ch_7_lim
        ch_7_lim_wreq <= wr_req_d0;
        wr_ack_int <= ch_7_lim_wack;
      when "101110111" =>
        -- Reg ch_7_cnt
        ch_7_cnt_wreq <= wr_req_d0;
        wr_ack_int <= ch_7_cnt_wack;
      when "101111000" =>
        -- Reg ch_7_adc_dac_eff
        wr_ack_int <= wr_req_d0;
      when "101111001" =>
        -- Reg ch_7_sp_eff
        wr_ack_int <= wr_req_d0;
      when "110000000" =>
        -- Reg ch_8_sta
        wr_ack_int <= wr_req_d0;
      when "110000001" =>
        -- Reg ch_8_ctl
        ch_8_ctl_wreq <= wr_req_d0;
        wr_ack_int <= ch_8_ctl_wack;
      when "110000010" =>
        -- Reg ch_8_pi_kp
        ch_8_pi_kp_wreq <= wr_req_d0;
        wr_ack_int <= ch_8_pi_kp_wack;
      when "110000011" =>
        -- Reg ch_8_pi_ti
        ch_8_pi_ti_wreq <= wr_req_d0;
        wr_ack_int <= ch_8_pi_ti_wack;
      when "110000100" =>
        -- Reg ch_8_pi_sp
        ch_8_pi_sp_wreq <= wr_req_d0;
        wr_ack_int <= ch_8_pi_sp_wack;
      when "110000101" =>
        -- Reg ch_8_dac
        ch_8_dac_wreq <= wr_req_d0;
        wr_ack_int <= ch_8_dac_wack;
      when "110000110" =>
        -- Reg ch_8_lim
        ch_8_lim_wreq <= wr_req_d0;
        wr_ack_int <= ch_8_lim_wack;
      when "110000111" =>
        -- Reg ch_8_cnt
        ch_8_cnt_wreq <= wr_req_d0;
        wr_ack_int <= ch_8_cnt_wack;
      when "110001000" =>
        -- Reg ch_8_adc_dac_eff
        wr_ack_int <= wr_req_d0;
      when "110001001" =>
        -- Reg ch_8_sp_eff
        wr_ack_int <= wr_req_d0;
      when "110010000" =>
        -- Reg ch_9_sta
        wr_ack_int <= wr_req_d0;
      when "110010001" =>
        -- Reg ch_9_ctl
        ch_9_ctl_wreq <= wr_req_d0;
        wr_ack_int <= ch_9_ctl_wack;
      when "110010010" =>
        -- Reg ch_9_pi_kp
        ch_9_pi_kp_wreq <= wr_req_d0;
        wr_ack_int <= ch_9_pi_kp_wack;
      when "110010011" =>
        -- Reg ch_9_pi_ti
        ch_9_pi_ti_wreq <= wr_req_d0;
        wr_ack_int <= ch_9_pi_ti_wack;
      when "110010100" =>
        -- Reg ch_9_pi_sp
        ch_9_pi_sp_wreq <= wr_req_d0;
        wr_ack_int <= ch_9_pi_sp_wack;
      when "110010101" =>
        -- Reg ch_9_dac
        ch_9_dac_wreq <= wr_req_d0;
        wr_ack_int <= ch_9_dac_wack;
      when "110010110" =>
        -- Reg ch_9_lim
        ch_9_lim_wreq <= wr_req_d0;
        wr_ack_int <= ch_9_lim_wack;
      when "110010111" =>
        -- Reg ch_9_cnt
        ch_9_cnt_wreq <= wr_req_d0;
        wr_ack_int <= ch_9_cnt_wack;
      when "110011000" =>
        -- Reg ch_9_adc_dac_eff
        wr_ack_int <= wr_req_d0;
      when "110011001" =>
        -- Reg ch_9_sp_eff
        wr_ack_int <= wr_req_d0;
      when "110100000" =>
        -- Reg ch_10_sta
        wr_ack_int <= wr_req_d0;
      when "110100001" =>
        -- Reg ch_10_ctl
        ch_10_ctl_wreq <= wr_req_d0;
        wr_ack_int <= ch_10_ctl_wack;
      when "110100010" =>
        -- Reg ch_10_pi_kp
        ch_10_pi_kp_wreq <= wr_req_d0;
        wr_ack_int <= ch_10_pi_kp_wack;
      when "110100011" =>
        -- Reg ch_10_pi_ti
        ch_10_pi_ti_wreq <= wr_req_d0;
        wr_ack_int <= ch_10_pi_ti_wack;
      when "110100100" =>
        -- Reg ch_10_pi_sp
        ch_10_pi_sp_wreq <= wr_req_d0;
        wr_ack_int <= ch_10_pi_sp_wack;
      when "110100101" =>
        -- Reg ch_10_dac
        ch_10_dac_wreq <= wr_req_d0;
        wr_ack_int <= ch_10_dac_wack;
      when "110100110" =>
        -- Reg ch_10_lim
        ch_10_lim_wreq <= wr_req_d0;
        wr_ack_int <= ch_10_lim_wack;
      when "110100111" =>
        -- Reg ch_10_cnt
        ch_10_cnt_wreq <= wr_req_d0;
        wr_ack_int <= ch_10_cnt_wack;
      when "110101000" =>
        -- Reg ch_10_adc_dac_eff
        wr_ack_int <= wr_req_d0;
      when "110101001" =>
        -- Reg ch_10_sp_eff
        wr_ack_int <= wr_req_d0;
      when "110110000" =>
        -- Reg ch_11_sta
        wr_ack_int <= wr_req_d0;
      when "110110001" =>
        -- Reg ch_11_ctl
        ch_11_ctl_wreq <= wr_req_d0;
        wr_ack_int <= ch_11_ctl_wack;
      when "110110010" =>
        -- Reg ch_11_pi_kp
        ch_11_pi_kp_wreq <= wr_req_d0;
        wr_ack_int <= ch_11_pi_kp_wack;
      when "110110011" =>
        -- Reg ch_11_pi_ti
        ch_11_pi_ti_wreq <= wr_req_d0;
        wr_ack_int <= ch_11_pi_ti_wack;
      when "110110100" =>
        -- Reg ch_11_pi_sp
        ch_11_pi_sp_wreq <= wr_req_d0;
        wr_ack_int <= ch_11_pi_sp_wack;
      when "110110101" =>
        -- Reg ch_11_dac
        ch_11_dac_wreq <= wr_req_d0;
        wr_ack_int <= ch_11_dac_wack;
      when "110110110" =>
        -- Reg ch_11_lim
        ch_11_lim_wreq <= wr_req_d0;
        wr_ack_int <= ch_11_lim_wack;
      when "110110111" =>
        -- Reg ch_11_cnt
        ch_11_cnt_wreq <= wr_req_d0;
        wr_ack_int <= ch_11_cnt_wack;
      when "110111000" =>
        -- Reg ch_11_adc_dac_eff
        wr_ack_int <= wr_req_d0;
      when "110111001" =>
        -- Reg ch_11_sp_eff
        wr_ack_int <= wr_req_d0;
      when others =>
        wr_ack_int <= wr_req_d0;
      end case;
    when "000001" =>
      -- Memory wfm_ram_0_wfm_ram
      wfm_ram_0_wfm_ram_sample_pair_int_wr <= wr_req_d0;
      wr_ack_int <= wr_req_d0;
    when "000101" =>
      -- Memory wfm_ram_1_wfm_ram
      wfm_ram_1_wfm_ram_sample_pair_int_wr <= wr_req_d0;
      wr_ack_int <= wr_req_d0;
    when "001001" =>
      -- Memory wfm_ram_2_wfm_ram
      wfm_ram_2_wfm_ram_sample_pair_int_wr <= wr_req_d0;
      wr_ack_int <= wr_req_d0;
    when "001101" =>
      -- Memory wfm_ram_3_wfm_ram
      wfm_ram_3_wfm_ram_sample_pair_int_wr <= wr_req_d0;
      wr_ack_int <= wr_req_d0;
    when "010001" =>
      -- Memory wfm_ram_4_wfm_ram
      wfm_ram_4_wfm_ram_sample_pair_int_wr <= wr_req_d0;
      wr_ack_int <= wr_req_d0;
    when "010101" =>
      -- Memory wfm_ram_5_wfm_ram
      wfm_ram_5_wfm_ram_sample_pair_int_wr <= wr_req_d0;
      wr_ack_int <= wr_req_d0;
    when "011001" =>
      -- Memory wfm_ram_6_wfm_ram
      wfm_ram_6_wfm_ram_sample_pair_int_wr <= wr_req_d0;
      wr_ack_int <= wr_req_d0;
    when "011101" =>
      -- Memory wfm_ram_7_wfm_ram
      wfm_ram_7_wfm_ram_sample_pair_int_wr <= wr_req_d0;
      wr_ack_int <= wr_req_d0;
    when "100001" =>
      -- Memory wfm_ram_8_wfm_ram
      wfm_ram_8_wfm_ram_sample_pair_int_wr <= wr_req_d0;
      wr_ack_int <= wr_req_d0;
    when "100101" =>
      -- Memory wfm_ram_9_wfm_ram
      wfm_ram_9_wfm_ram_sample_pair_int_wr <= wr_req_d0;
      wr_ack_int <= wr_req_d0;
    when "101001" =>
      -- Memory wfm_ram_10_wfm_ram
      wfm_ram_10_wfm_ram_sample_pair_int_wr <= wr_req_d0;
      wr_ack_int <= wr_req_d0;
    when "101101" =>
      -- Memory wfm_ram_11_wfm_ram
      wfm_ram_11_wfm_ram_sample_pair_int_wr <= wr_req_d0;
      wr_ack_int <= wr_req_d0;
    when others =>
      wr_ack_int <= wr_req_d0;
    end case;
  end process;

  -- Process for read requests.
  process (adr_int, rd_req_int, sta_reserved_i, ctl_reserved_reg,
           rtmlamp_ohwr_ch_regs_i(0).sta_amp_iflag_l,
           rtmlamp_ohwr_ch_regs_i(0).sta_amp_tflag_l,
           rtmlamp_ohwr_ch_regs_i(0).sta_amp_iflag_r,
           rtmlamp_ohwr_ch_regs_i(0).sta_amp_tflag_r,
           rtmlamp_ohwr_ch_regs_i(0).sta_amp_iflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(0).sta_amp_tflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(0).sta_amp_iflag_r_latch,
           rtmlamp_ohwr_ch_regs_i(0).sta_amp_tflag_r_latch,
           ch_0_ctl_amp_en_reg, ch_0_ctl_mode_reg, ch_0_ctl_trig_en_reg,
           ch_0_ctl_wfm_rpt_mode_reg, ch_0_ctl_wfm_points_reg,
           ch_0_ctl_wfm_rate_div_reg, ch_0_pi_kp_data_reg, ch_0_pi_ti_data_reg,
           ch_0_pi_sp_data_reg, ch_0_dac_data_reg, ch_0_lim_a_reg,
           ch_0_lim_b_reg, ch_0_cnt_data_reg,
           rtmlamp_ohwr_ch_regs_i(0).adc_dac_eff_adc,
           rtmlamp_ohwr_ch_regs_i(0).adc_dac_eff_dac,
           rtmlamp_ohwr_ch_regs_i(0).sp_eff_sp,
           rtmlamp_ohwr_ch_regs_i(1).sta_amp_iflag_l,
           rtmlamp_ohwr_ch_regs_i(1).sta_amp_tflag_l,
           rtmlamp_ohwr_ch_regs_i(1).sta_amp_iflag_r,
           rtmlamp_ohwr_ch_regs_i(1).sta_amp_tflag_r,
           rtmlamp_ohwr_ch_regs_i(1).sta_amp_iflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(1).sta_amp_tflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(1).sta_amp_iflag_r_latch,
           rtmlamp_ohwr_ch_regs_i(1).sta_amp_tflag_r_latch,
           ch_1_ctl_amp_en_reg, ch_1_ctl_mode_reg, ch_1_ctl_trig_en_reg,
           ch_1_ctl_wfm_rpt_mode_reg, ch_1_ctl_wfm_points_reg,
           ch_1_ctl_wfm_rate_div_reg, ch_1_pi_kp_data_reg, ch_1_pi_ti_data_reg,
           ch_1_pi_sp_data_reg, ch_1_dac_data_reg, ch_1_lim_a_reg,
           ch_1_lim_b_reg, ch_1_cnt_data_reg,
           rtmlamp_ohwr_ch_regs_i(1).adc_dac_eff_adc,
           rtmlamp_ohwr_ch_regs_i(1).adc_dac_eff_dac,
           rtmlamp_ohwr_ch_regs_i(1).sp_eff_sp,
           rtmlamp_ohwr_ch_regs_i(2).sta_amp_iflag_l,
           rtmlamp_ohwr_ch_regs_i(2).sta_amp_tflag_l,
           rtmlamp_ohwr_ch_regs_i(2).sta_amp_iflag_r,
           rtmlamp_ohwr_ch_regs_i(2).sta_amp_tflag_r,
           rtmlamp_ohwr_ch_regs_i(2).sta_amp_iflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(2).sta_amp_tflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(2).sta_amp_iflag_r_latch,
           rtmlamp_ohwr_ch_regs_i(2).sta_amp_tflag_r_latch,
           ch_2_ctl_amp_en_reg, ch_2_ctl_mode_reg, ch_2_ctl_trig_en_reg,
           ch_2_ctl_wfm_rpt_mode_reg, ch_2_ctl_wfm_points_reg,
           ch_2_ctl_wfm_rate_div_reg, ch_2_pi_kp_data_reg, ch_2_pi_ti_data_reg,
           ch_2_pi_sp_data_reg, ch_2_dac_data_reg, ch_2_lim_a_reg,
           ch_2_lim_b_reg, ch_2_cnt_data_reg,
           rtmlamp_ohwr_ch_regs_i(2).adc_dac_eff_adc,
           rtmlamp_ohwr_ch_regs_i(2).adc_dac_eff_dac,
           rtmlamp_ohwr_ch_regs_i(2).sp_eff_sp,
           rtmlamp_ohwr_ch_regs_i(3).sta_amp_iflag_l,
           rtmlamp_ohwr_ch_regs_i(3).sta_amp_tflag_l,
           rtmlamp_ohwr_ch_regs_i(3).sta_amp_iflag_r,
           rtmlamp_ohwr_ch_regs_i(3).sta_amp_tflag_r,
           rtmlamp_ohwr_ch_regs_i(3).sta_amp_iflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(3).sta_amp_tflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(3).sta_amp_iflag_r_latch,
           rtmlamp_ohwr_ch_regs_i(3).sta_amp_tflag_r_latch,
           ch_3_ctl_amp_en_reg, ch_3_ctl_mode_reg, ch_3_ctl_trig_en_reg,
           ch_3_ctl_wfm_rpt_mode_reg, ch_3_ctl_wfm_points_reg,
           ch_3_ctl_wfm_rate_div_reg, ch_3_pi_kp_data_reg, ch_3_pi_ti_data_reg,
           ch_3_pi_sp_data_reg, ch_3_dac_data_reg, ch_3_lim_a_reg,
           ch_3_lim_b_reg, ch_3_cnt_data_reg,
           rtmlamp_ohwr_ch_regs_i(3).adc_dac_eff_adc,
           rtmlamp_ohwr_ch_regs_i(3).adc_dac_eff_dac,
           rtmlamp_ohwr_ch_regs_i(3).sp_eff_sp,
           rtmlamp_ohwr_ch_regs_i(4).sta_amp_iflag_l,
           rtmlamp_ohwr_ch_regs_i(4).sta_amp_tflag_l,
           rtmlamp_ohwr_ch_regs_i(4).sta_amp_iflag_r,
           rtmlamp_ohwr_ch_regs_i(4).sta_amp_tflag_r,
           rtmlamp_ohwr_ch_regs_i(4).sta_amp_iflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(4).sta_amp_tflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(4).sta_amp_iflag_r_latch,
           rtmlamp_ohwr_ch_regs_i(4).sta_amp_tflag_r_latch,
           ch_4_ctl_amp_en_reg, ch_4_ctl_mode_reg, ch_4_ctl_trig_en_reg,
           ch_4_ctl_wfm_rpt_mode_reg, ch_4_ctl_wfm_points_reg,
           ch_4_ctl_wfm_rate_div_reg, ch_4_pi_kp_data_reg, ch_4_pi_ti_data_reg,
           ch_4_pi_sp_data_reg, ch_4_dac_data_reg, ch_4_lim_a_reg,
           ch_4_lim_b_reg, ch_4_cnt_data_reg,
           rtmlamp_ohwr_ch_regs_i(4).adc_dac_eff_adc,
           rtmlamp_ohwr_ch_regs_i(4).adc_dac_eff_dac,
           rtmlamp_ohwr_ch_regs_i(4).sp_eff_sp,
           rtmlamp_ohwr_ch_regs_i(5).sta_amp_iflag_l,
           rtmlamp_ohwr_ch_regs_i(5).sta_amp_tflag_l,
           rtmlamp_ohwr_ch_regs_i(5).sta_amp_iflag_r,
           rtmlamp_ohwr_ch_regs_i(5).sta_amp_tflag_r,
           rtmlamp_ohwr_ch_regs_i(5).sta_amp_iflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(5).sta_amp_tflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(5).sta_amp_iflag_r_latch,
           rtmlamp_ohwr_ch_regs_i(5).sta_amp_tflag_r_latch,
           ch_5_ctl_amp_en_reg, ch_5_ctl_mode_reg, ch_5_ctl_trig_en_reg,
           ch_5_ctl_wfm_rpt_mode_reg, ch_5_ctl_wfm_points_reg,
           ch_5_ctl_wfm_rate_div_reg, ch_5_pi_kp_data_reg, ch_5_pi_ti_data_reg,
           ch_5_pi_sp_data_reg, ch_5_dac_data_reg, ch_5_lim_a_reg,
           ch_5_lim_b_reg, ch_5_cnt_data_reg,
           rtmlamp_ohwr_ch_regs_i(5).adc_dac_eff_adc,
           rtmlamp_ohwr_ch_regs_i(5).adc_dac_eff_dac,
           rtmlamp_ohwr_ch_regs_i(5).sp_eff_sp,
           rtmlamp_ohwr_ch_regs_i(6).sta_amp_iflag_l,
           rtmlamp_ohwr_ch_regs_i(6).sta_amp_tflag_l,
           rtmlamp_ohwr_ch_regs_i(6).sta_amp_iflag_r,
           rtmlamp_ohwr_ch_regs_i(6).sta_amp_tflag_r,
           rtmlamp_ohwr_ch_regs_i(6).sta_amp_iflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(6).sta_amp_tflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(6).sta_amp_iflag_r_latch,
           rtmlamp_ohwr_ch_regs_i(6).sta_amp_tflag_r_latch,
           ch_6_ctl_amp_en_reg, ch_6_ctl_mode_reg, ch_6_ctl_trig_en_reg,
           ch_6_ctl_wfm_rpt_mode_reg, ch_6_ctl_wfm_points_reg,
           ch_6_ctl_wfm_rate_div_reg, ch_6_pi_kp_data_reg, ch_6_pi_ti_data_reg,
           ch_6_pi_sp_data_reg, ch_6_dac_data_reg, ch_6_lim_a_reg,
           ch_6_lim_b_reg, ch_6_cnt_data_reg,
           rtmlamp_ohwr_ch_regs_i(6).adc_dac_eff_adc,
           rtmlamp_ohwr_ch_regs_i(6).adc_dac_eff_dac,
           rtmlamp_ohwr_ch_regs_i(6).sp_eff_sp,
           rtmlamp_ohwr_ch_regs_i(7).sta_amp_iflag_l,
           rtmlamp_ohwr_ch_regs_i(7).sta_amp_tflag_l,
           rtmlamp_ohwr_ch_regs_i(7).sta_amp_iflag_r,
           rtmlamp_ohwr_ch_regs_i(7).sta_amp_tflag_r,
           rtmlamp_ohwr_ch_regs_i(7).sta_amp_iflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(7).sta_amp_tflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(7).sta_amp_iflag_r_latch,
           rtmlamp_ohwr_ch_regs_i(7).sta_amp_tflag_r_latch,
           ch_7_ctl_amp_en_reg, ch_7_ctl_mode_reg, ch_7_ctl_trig_en_reg,
           ch_7_ctl_wfm_rpt_mode_reg, ch_7_ctl_wfm_points_reg,
           ch_7_ctl_wfm_rate_div_reg, ch_7_pi_kp_data_reg, ch_7_pi_ti_data_reg,
           ch_7_pi_sp_data_reg, ch_7_dac_data_reg, ch_7_lim_a_reg,
           ch_7_lim_b_reg, ch_7_cnt_data_reg,
           rtmlamp_ohwr_ch_regs_i(7).adc_dac_eff_adc,
           rtmlamp_ohwr_ch_regs_i(7).adc_dac_eff_dac,
           rtmlamp_ohwr_ch_regs_i(7).sp_eff_sp,
           rtmlamp_ohwr_ch_regs_i(8).sta_amp_iflag_l,
           rtmlamp_ohwr_ch_regs_i(8).sta_amp_tflag_l,
           rtmlamp_ohwr_ch_regs_i(8).sta_amp_iflag_r,
           rtmlamp_ohwr_ch_regs_i(8).sta_amp_tflag_r,
           rtmlamp_ohwr_ch_regs_i(8).sta_amp_iflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(8).sta_amp_tflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(8).sta_amp_iflag_r_latch,
           rtmlamp_ohwr_ch_regs_i(8).sta_amp_tflag_r_latch,
           ch_8_ctl_amp_en_reg, ch_8_ctl_mode_reg, ch_8_ctl_trig_en_reg,
           ch_8_ctl_wfm_rpt_mode_reg, ch_8_ctl_wfm_points_reg,
           ch_8_ctl_wfm_rate_div_reg, ch_8_pi_kp_data_reg, ch_8_pi_ti_data_reg,
           ch_8_pi_sp_data_reg, ch_8_dac_data_reg, ch_8_lim_a_reg,
           ch_8_lim_b_reg, ch_8_cnt_data_reg,
           rtmlamp_ohwr_ch_regs_i(8).adc_dac_eff_adc,
           rtmlamp_ohwr_ch_regs_i(8).adc_dac_eff_dac,
           rtmlamp_ohwr_ch_regs_i(8).sp_eff_sp,
           rtmlamp_ohwr_ch_regs_i(9).sta_amp_iflag_l,
           rtmlamp_ohwr_ch_regs_i(9).sta_amp_tflag_l,
           rtmlamp_ohwr_ch_regs_i(9).sta_amp_iflag_r,
           rtmlamp_ohwr_ch_regs_i(9).sta_amp_tflag_r,
           rtmlamp_ohwr_ch_regs_i(9).sta_amp_iflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(9).sta_amp_tflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(9).sta_amp_iflag_r_latch,
           rtmlamp_ohwr_ch_regs_i(9).sta_amp_tflag_r_latch,
           ch_9_ctl_amp_en_reg, ch_9_ctl_mode_reg, ch_9_ctl_trig_en_reg,
           ch_9_ctl_wfm_rpt_mode_reg, ch_9_ctl_wfm_points_reg,
           ch_9_ctl_wfm_rate_div_reg, ch_9_pi_kp_data_reg, ch_9_pi_ti_data_reg,
           ch_9_pi_sp_data_reg, ch_9_dac_data_reg, ch_9_lim_a_reg,
           ch_9_lim_b_reg, ch_9_cnt_data_reg,
           rtmlamp_ohwr_ch_regs_i(9).adc_dac_eff_adc,
           rtmlamp_ohwr_ch_regs_i(9).adc_dac_eff_dac,
           rtmlamp_ohwr_ch_regs_i(9).sp_eff_sp,
           rtmlamp_ohwr_ch_regs_i(10).sta_amp_iflag_l,
           rtmlamp_ohwr_ch_regs_i(10).sta_amp_tflag_l,
           rtmlamp_ohwr_ch_regs_i(10).sta_amp_iflag_r,
           rtmlamp_ohwr_ch_regs_i(10).sta_amp_tflag_r,
           rtmlamp_ohwr_ch_regs_i(10).sta_amp_iflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(10).sta_amp_tflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(10).sta_amp_iflag_r_latch,
           rtmlamp_ohwr_ch_regs_i(10).sta_amp_tflag_r_latch,
           ch_10_ctl_amp_en_reg, ch_10_ctl_mode_reg, ch_10_ctl_trig_en_reg,
           ch_10_ctl_wfm_rpt_mode_reg, ch_10_ctl_wfm_points_reg,
           ch_10_ctl_wfm_rate_div_reg, ch_10_pi_kp_data_reg,
           ch_10_pi_ti_data_reg, ch_10_pi_sp_data_reg, ch_10_dac_data_reg,
           ch_10_lim_a_reg, ch_10_lim_b_reg, ch_10_cnt_data_reg,
           rtmlamp_ohwr_ch_regs_i(10).adc_dac_eff_adc,
           rtmlamp_ohwr_ch_regs_i(10).adc_dac_eff_dac,
           rtmlamp_ohwr_ch_regs_i(10).sp_eff_sp,
           rtmlamp_ohwr_ch_regs_i(11).sta_amp_iflag_l,
           rtmlamp_ohwr_ch_regs_i(11).sta_amp_tflag_l,
           rtmlamp_ohwr_ch_regs_i(11).sta_amp_iflag_r,
           rtmlamp_ohwr_ch_regs_i(11).sta_amp_tflag_r,
           rtmlamp_ohwr_ch_regs_i(11).sta_amp_iflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(11).sta_amp_tflag_l_latch,
           rtmlamp_ohwr_ch_regs_i(11).sta_amp_iflag_r_latch,
           rtmlamp_ohwr_ch_regs_i(11).sta_amp_tflag_r_latch,
           ch_11_ctl_amp_en_reg, ch_11_ctl_mode_reg, ch_11_ctl_trig_en_reg,
           ch_11_ctl_wfm_rpt_mode_reg, ch_11_ctl_wfm_points_reg,
           ch_11_ctl_wfm_rate_div_reg, ch_11_pi_kp_data_reg,
           ch_11_pi_ti_data_reg, ch_11_pi_sp_data_reg, ch_11_dac_data_reg,
           ch_11_lim_a_reg, ch_11_lim_b_reg, ch_11_cnt_data_reg,
           rtmlamp_ohwr_ch_regs_i(11).adc_dac_eff_adc,
           rtmlamp_ohwr_ch_regs_i(11).adc_dac_eff_dac,
           rtmlamp_ohwr_ch_regs_i(11).sp_eff_sp,
           wfm_ram_0_wfm_ram_sample_pair_int_dato,
           wfm_ram_0_wfm_ram_sample_pair_rack,
           wfm_ram_1_wfm_ram_sample_pair_int_dato,
           wfm_ram_1_wfm_ram_sample_pair_rack,
           wfm_ram_2_wfm_ram_sample_pair_int_dato,
           wfm_ram_2_wfm_ram_sample_pair_rack,
           wfm_ram_3_wfm_ram_sample_pair_int_dato,
           wfm_ram_3_wfm_ram_sample_pair_rack,
           wfm_ram_4_wfm_ram_sample_pair_int_dato,
           wfm_ram_4_wfm_ram_sample_pair_rack,
           wfm_ram_5_wfm_ram_sample_pair_int_dato,
           wfm_ram_5_wfm_ram_sample_pair_rack,
           wfm_ram_6_wfm_ram_sample_pair_int_dato,
           wfm_ram_6_wfm_ram_sample_pair_rack,
           wfm_ram_7_wfm_ram_sample_pair_int_dato,
           wfm_ram_7_wfm_ram_sample_pair_rack,
           wfm_ram_8_wfm_ram_sample_pair_int_dato,
           wfm_ram_8_wfm_ram_sample_pair_rack,
           wfm_ram_9_wfm_ram_sample_pair_int_dato,
           wfm_ram_9_wfm_ram_sample_pair_rack,
           wfm_ram_10_wfm_ram_sample_pair_int_dato,
           wfm_ram_10_wfm_ram_sample_pair_rack,
           wfm_ram_11_wfm_ram_sample_pair_int_dato,
           wfm_ram_11_wfm_ram_sample_pair_rack) begin
    -- By default ack read requests
    rd_dat_d0 <= (others => 'X');
    wfm_ram_0_wfm_ram_sample_pair_rreq <= '0';
    wfm_ram_1_wfm_ram_sample_pair_rreq <= '0';
    wfm_ram_2_wfm_ram_sample_pair_rreq <= '0';
    wfm_ram_3_wfm_ram_sample_pair_rreq <= '0';
    wfm_ram_4_wfm_ram_sample_pair_rreq <= '0';
    wfm_ram_5_wfm_ram_sample_pair_rreq <= '0';
    wfm_ram_6_wfm_ram_sample_pair_rreq <= '0';
    wfm_ram_7_wfm_ram_sample_pair_rreq <= '0';
    wfm_ram_8_wfm_ram_sample_pair_rreq <= '0';
    wfm_ram_9_wfm_ram_sample_pair_rreq <= '0';
    wfm_ram_10_wfm_ram_sample_pair_rreq <= '0';
    wfm_ram_11_wfm_ram_sample_pair_rreq <= '0';
    case adr_int(16 downto 11) is
    when "000000" =>
      case adr_int(10 downto 2) is
      when "000000000" =>
        -- Reg sta
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0 <= sta_reserved_i;
      when "000000001" =>
        -- Reg ctl
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0 <= ctl_reserved_reg;
      when "100000000" =>
        -- Reg ch_0_sta
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= rtmlamp_ohwr_ch_regs_i(0).sta_amp_iflag_l;
        rd_dat_d0(1) <= rtmlamp_ohwr_ch_regs_i(0).sta_amp_tflag_l;
        rd_dat_d0(2) <= rtmlamp_ohwr_ch_regs_i(0).sta_amp_iflag_r;
        rd_dat_d0(3) <= rtmlamp_ohwr_ch_regs_i(0).sta_amp_tflag_r;
        rd_dat_d0(15 downto 4) <= (others => '0');
        rd_dat_d0(16) <= rtmlamp_ohwr_ch_regs_i(0).sta_amp_iflag_l_latch;
        rd_dat_d0(17) <= rtmlamp_ohwr_ch_regs_i(0).sta_amp_tflag_l_latch;
        rd_dat_d0(18) <= rtmlamp_ohwr_ch_regs_i(0).sta_amp_iflag_r_latch;
        rd_dat_d0(19) <= rtmlamp_ohwr_ch_regs_i(0).sta_amp_tflag_r_latch;
        rd_dat_d0(31 downto 20) <= (others => '0');
      when "100000001" =>
        -- Reg ch_0_ctl
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= ch_0_ctl_amp_en_reg;
        rd_dat_d0(4 downto 1) <= ch_0_ctl_mode_reg;
        rd_dat_d0(5) <= ch_0_ctl_trig_en_reg;
        rd_dat_d0(6) <= '0';
        rd_dat_d0(7) <= ch_0_ctl_wfm_rpt_mode_reg;
        rd_dat_d0(17 downto 8) <= ch_0_ctl_wfm_points_reg;
        rd_dat_d0(19 downto 18) <= (others => '0');
        rd_dat_d0(23 downto 20) <= ch_0_ctl_wfm_rate_div_reg;
        rd_dat_d0(24) <= '0';
        rd_dat_d0(31 downto 25) <= (others => '0');
      when "100000010" =>
        -- Reg ch_0_pi_kp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_0_pi_kp_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "100000011" =>
        -- Reg ch_0_pi_ti
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_0_pi_ti_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "100000100" =>
        -- Reg ch_0_pi_sp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_0_pi_sp_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "100000101" =>
        -- Reg ch_0_dac
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_0_dac_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "100000110" =>
        -- Reg ch_0_lim
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_0_lim_a_reg;
        rd_dat_d0(31 downto 16) <= ch_0_lim_b_reg;
      when "100000111" =>
        -- Reg ch_0_cnt
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(21 downto 0) <= ch_0_cnt_data_reg;
        rd_dat_d0(31 downto 22) <= (others => '0');
      when "100001000" =>
        -- Reg ch_0_adc_dac_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(0).adc_dac_eff_adc;
        rd_dat_d0(31 downto 16) <= rtmlamp_ohwr_ch_regs_i(0).adc_dac_eff_dac;
      when "100001001" =>
        -- Reg ch_0_sp_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(0).sp_eff_sp;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "100010000" =>
        -- Reg ch_1_sta
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= rtmlamp_ohwr_ch_regs_i(1).sta_amp_iflag_l;
        rd_dat_d0(1) <= rtmlamp_ohwr_ch_regs_i(1).sta_amp_tflag_l;
        rd_dat_d0(2) <= rtmlamp_ohwr_ch_regs_i(1).sta_amp_iflag_r;
        rd_dat_d0(3) <= rtmlamp_ohwr_ch_regs_i(1).sta_amp_tflag_r;
        rd_dat_d0(15 downto 4) <= (others => '0');
        rd_dat_d0(16) <= rtmlamp_ohwr_ch_regs_i(1).sta_amp_iflag_l_latch;
        rd_dat_d0(17) <= rtmlamp_ohwr_ch_regs_i(1).sta_amp_tflag_l_latch;
        rd_dat_d0(18) <= rtmlamp_ohwr_ch_regs_i(1).sta_amp_iflag_r_latch;
        rd_dat_d0(19) <= rtmlamp_ohwr_ch_regs_i(1).sta_amp_tflag_r_latch;
        rd_dat_d0(31 downto 20) <= (others => '0');
      when "100010001" =>
        -- Reg ch_1_ctl
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= ch_1_ctl_amp_en_reg;
        rd_dat_d0(4 downto 1) <= ch_1_ctl_mode_reg;
        rd_dat_d0(5) <= ch_1_ctl_trig_en_reg;
        rd_dat_d0(6) <= '0';
        rd_dat_d0(7) <= ch_1_ctl_wfm_rpt_mode_reg;
        rd_dat_d0(17 downto 8) <= ch_1_ctl_wfm_points_reg;
        rd_dat_d0(19 downto 18) <= (others => '0');
        rd_dat_d0(23 downto 20) <= ch_1_ctl_wfm_rate_div_reg;
        rd_dat_d0(24) <= '0';
        rd_dat_d0(31 downto 25) <= (others => '0');
      when "100010010" =>
        -- Reg ch_1_pi_kp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_1_pi_kp_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "100010011" =>
        -- Reg ch_1_pi_ti
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_1_pi_ti_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "100010100" =>
        -- Reg ch_1_pi_sp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_1_pi_sp_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "100010101" =>
        -- Reg ch_1_dac
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_1_dac_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "100010110" =>
        -- Reg ch_1_lim
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_1_lim_a_reg;
        rd_dat_d0(31 downto 16) <= ch_1_lim_b_reg;
      when "100010111" =>
        -- Reg ch_1_cnt
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(21 downto 0) <= ch_1_cnt_data_reg;
        rd_dat_d0(31 downto 22) <= (others => '0');
      when "100011000" =>
        -- Reg ch_1_adc_dac_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(1).adc_dac_eff_adc;
        rd_dat_d0(31 downto 16) <= rtmlamp_ohwr_ch_regs_i(1).adc_dac_eff_dac;
      when "100011001" =>
        -- Reg ch_1_sp_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(1).sp_eff_sp;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "100100000" =>
        -- Reg ch_2_sta
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= rtmlamp_ohwr_ch_regs_i(2).sta_amp_iflag_l;
        rd_dat_d0(1) <= rtmlamp_ohwr_ch_regs_i(2).sta_amp_tflag_l;
        rd_dat_d0(2) <= rtmlamp_ohwr_ch_regs_i(2).sta_amp_iflag_r;
        rd_dat_d0(3) <= rtmlamp_ohwr_ch_regs_i(2).sta_amp_tflag_r;
        rd_dat_d0(15 downto 4) <= (others => '0');
        rd_dat_d0(16) <= rtmlamp_ohwr_ch_regs_i(2).sta_amp_iflag_l_latch;
        rd_dat_d0(17) <= rtmlamp_ohwr_ch_regs_i(2).sta_amp_tflag_l_latch;
        rd_dat_d0(18) <= rtmlamp_ohwr_ch_regs_i(2).sta_amp_iflag_r_latch;
        rd_dat_d0(19) <= rtmlamp_ohwr_ch_regs_i(2).sta_amp_tflag_r_latch;
        rd_dat_d0(31 downto 20) <= (others => '0');
      when "100100001" =>
        -- Reg ch_2_ctl
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= ch_2_ctl_amp_en_reg;
        rd_dat_d0(4 downto 1) <= ch_2_ctl_mode_reg;
        rd_dat_d0(5) <= ch_2_ctl_trig_en_reg;
        rd_dat_d0(6) <= '0';
        rd_dat_d0(7) <= ch_2_ctl_wfm_rpt_mode_reg;
        rd_dat_d0(17 downto 8) <= ch_2_ctl_wfm_points_reg;
        rd_dat_d0(19 downto 18) <= (others => '0');
        rd_dat_d0(23 downto 20) <= ch_2_ctl_wfm_rate_div_reg;
        rd_dat_d0(24) <= '0';
        rd_dat_d0(31 downto 25) <= (others => '0');
      when "100100010" =>
        -- Reg ch_2_pi_kp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_2_pi_kp_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "100100011" =>
        -- Reg ch_2_pi_ti
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_2_pi_ti_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "100100100" =>
        -- Reg ch_2_pi_sp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_2_pi_sp_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "100100101" =>
        -- Reg ch_2_dac
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_2_dac_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "100100110" =>
        -- Reg ch_2_lim
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_2_lim_a_reg;
        rd_dat_d0(31 downto 16) <= ch_2_lim_b_reg;
      when "100100111" =>
        -- Reg ch_2_cnt
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(21 downto 0) <= ch_2_cnt_data_reg;
        rd_dat_d0(31 downto 22) <= (others => '0');
      when "100101000" =>
        -- Reg ch_2_adc_dac_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(2).adc_dac_eff_adc;
        rd_dat_d0(31 downto 16) <= rtmlamp_ohwr_ch_regs_i(2).adc_dac_eff_dac;
      when "100101001" =>
        -- Reg ch_2_sp_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(2).sp_eff_sp;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "100110000" =>
        -- Reg ch_3_sta
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= rtmlamp_ohwr_ch_regs_i(3).sta_amp_iflag_l;
        rd_dat_d0(1) <= rtmlamp_ohwr_ch_regs_i(3).sta_amp_tflag_l;
        rd_dat_d0(2) <= rtmlamp_ohwr_ch_regs_i(3).sta_amp_iflag_r;
        rd_dat_d0(3) <= rtmlamp_ohwr_ch_regs_i(3).sta_amp_tflag_r;
        rd_dat_d0(15 downto 4) <= (others => '0');
        rd_dat_d0(16) <= rtmlamp_ohwr_ch_regs_i(3).sta_amp_iflag_l_latch;
        rd_dat_d0(17) <= rtmlamp_ohwr_ch_regs_i(3).sta_amp_tflag_l_latch;
        rd_dat_d0(18) <= rtmlamp_ohwr_ch_regs_i(3).sta_amp_iflag_r_latch;
        rd_dat_d0(19) <= rtmlamp_ohwr_ch_regs_i(3).sta_amp_tflag_r_latch;
        rd_dat_d0(31 downto 20) <= (others => '0');
      when "100110001" =>
        -- Reg ch_3_ctl
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= ch_3_ctl_amp_en_reg;
        rd_dat_d0(4 downto 1) <= ch_3_ctl_mode_reg;
        rd_dat_d0(5) <= ch_3_ctl_trig_en_reg;
        rd_dat_d0(6) <= '0';
        rd_dat_d0(7) <= ch_3_ctl_wfm_rpt_mode_reg;
        rd_dat_d0(17 downto 8) <= ch_3_ctl_wfm_points_reg;
        rd_dat_d0(19 downto 18) <= (others => '0');
        rd_dat_d0(23 downto 20) <= ch_3_ctl_wfm_rate_div_reg;
        rd_dat_d0(24) <= '0';
        rd_dat_d0(31 downto 25) <= (others => '0');
      when "100110010" =>
        -- Reg ch_3_pi_kp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_3_pi_kp_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "100110011" =>
        -- Reg ch_3_pi_ti
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_3_pi_ti_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "100110100" =>
        -- Reg ch_3_pi_sp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_3_pi_sp_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "100110101" =>
        -- Reg ch_3_dac
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_3_dac_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "100110110" =>
        -- Reg ch_3_lim
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_3_lim_a_reg;
        rd_dat_d0(31 downto 16) <= ch_3_lim_b_reg;
      when "100110111" =>
        -- Reg ch_3_cnt
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(21 downto 0) <= ch_3_cnt_data_reg;
        rd_dat_d0(31 downto 22) <= (others => '0');
      when "100111000" =>
        -- Reg ch_3_adc_dac_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(3).adc_dac_eff_adc;
        rd_dat_d0(31 downto 16) <= rtmlamp_ohwr_ch_regs_i(3).adc_dac_eff_dac;
      when "100111001" =>
        -- Reg ch_3_sp_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(3).sp_eff_sp;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "101000000" =>
        -- Reg ch_4_sta
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= rtmlamp_ohwr_ch_regs_i(4).sta_amp_iflag_l;
        rd_dat_d0(1) <= rtmlamp_ohwr_ch_regs_i(4).sta_amp_tflag_l;
        rd_dat_d0(2) <= rtmlamp_ohwr_ch_regs_i(4).sta_amp_iflag_r;
        rd_dat_d0(3) <= rtmlamp_ohwr_ch_regs_i(4).sta_amp_tflag_r;
        rd_dat_d0(15 downto 4) <= (others => '0');
        rd_dat_d0(16) <= rtmlamp_ohwr_ch_regs_i(4).sta_amp_iflag_l_latch;
        rd_dat_d0(17) <= rtmlamp_ohwr_ch_regs_i(4).sta_amp_tflag_l_latch;
        rd_dat_d0(18) <= rtmlamp_ohwr_ch_regs_i(4).sta_amp_iflag_r_latch;
        rd_dat_d0(19) <= rtmlamp_ohwr_ch_regs_i(4).sta_amp_tflag_r_latch;
        rd_dat_d0(31 downto 20) <= (others => '0');
      when "101000001" =>
        -- Reg ch_4_ctl
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= ch_4_ctl_amp_en_reg;
        rd_dat_d0(4 downto 1) <= ch_4_ctl_mode_reg;
        rd_dat_d0(5) <= ch_4_ctl_trig_en_reg;
        rd_dat_d0(6) <= '0';
        rd_dat_d0(7) <= ch_4_ctl_wfm_rpt_mode_reg;
        rd_dat_d0(17 downto 8) <= ch_4_ctl_wfm_points_reg;
        rd_dat_d0(19 downto 18) <= (others => '0');
        rd_dat_d0(23 downto 20) <= ch_4_ctl_wfm_rate_div_reg;
        rd_dat_d0(24) <= '0';
        rd_dat_d0(31 downto 25) <= (others => '0');
      when "101000010" =>
        -- Reg ch_4_pi_kp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_4_pi_kp_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "101000011" =>
        -- Reg ch_4_pi_ti
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_4_pi_ti_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "101000100" =>
        -- Reg ch_4_pi_sp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_4_pi_sp_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "101000101" =>
        -- Reg ch_4_dac
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_4_dac_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "101000110" =>
        -- Reg ch_4_lim
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_4_lim_a_reg;
        rd_dat_d0(31 downto 16) <= ch_4_lim_b_reg;
      when "101000111" =>
        -- Reg ch_4_cnt
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(21 downto 0) <= ch_4_cnt_data_reg;
        rd_dat_d0(31 downto 22) <= (others => '0');
      when "101001000" =>
        -- Reg ch_4_adc_dac_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(4).adc_dac_eff_adc;
        rd_dat_d0(31 downto 16) <= rtmlamp_ohwr_ch_regs_i(4).adc_dac_eff_dac;
      when "101001001" =>
        -- Reg ch_4_sp_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(4).sp_eff_sp;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "101010000" =>
        -- Reg ch_5_sta
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= rtmlamp_ohwr_ch_regs_i(5).sta_amp_iflag_l;
        rd_dat_d0(1) <= rtmlamp_ohwr_ch_regs_i(5).sta_amp_tflag_l;
        rd_dat_d0(2) <= rtmlamp_ohwr_ch_regs_i(5).sta_amp_iflag_r;
        rd_dat_d0(3) <= rtmlamp_ohwr_ch_regs_i(5).sta_amp_tflag_r;
        rd_dat_d0(15 downto 4) <= (others => '0');
        rd_dat_d0(16) <= rtmlamp_ohwr_ch_regs_i(5).sta_amp_iflag_l_latch;
        rd_dat_d0(17) <= rtmlamp_ohwr_ch_regs_i(5).sta_amp_tflag_l_latch;
        rd_dat_d0(18) <= rtmlamp_ohwr_ch_regs_i(5).sta_amp_iflag_r_latch;
        rd_dat_d0(19) <= rtmlamp_ohwr_ch_regs_i(5).sta_amp_tflag_r_latch;
        rd_dat_d0(31 downto 20) <= (others => '0');
      when "101010001" =>
        -- Reg ch_5_ctl
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= ch_5_ctl_amp_en_reg;
        rd_dat_d0(4 downto 1) <= ch_5_ctl_mode_reg;
        rd_dat_d0(5) <= ch_5_ctl_trig_en_reg;
        rd_dat_d0(6) <= '0';
        rd_dat_d0(7) <= ch_5_ctl_wfm_rpt_mode_reg;
        rd_dat_d0(17 downto 8) <= ch_5_ctl_wfm_points_reg;
        rd_dat_d0(19 downto 18) <= (others => '0');
        rd_dat_d0(23 downto 20) <= ch_5_ctl_wfm_rate_div_reg;
        rd_dat_d0(24) <= '0';
        rd_dat_d0(31 downto 25) <= (others => '0');
      when "101010010" =>
        -- Reg ch_5_pi_kp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_5_pi_kp_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "101010011" =>
        -- Reg ch_5_pi_ti
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_5_pi_ti_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "101010100" =>
        -- Reg ch_5_pi_sp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_5_pi_sp_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "101010101" =>
        -- Reg ch_5_dac
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_5_dac_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "101010110" =>
        -- Reg ch_5_lim
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_5_lim_a_reg;
        rd_dat_d0(31 downto 16) <= ch_5_lim_b_reg;
      when "101010111" =>
        -- Reg ch_5_cnt
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(21 downto 0) <= ch_5_cnt_data_reg;
        rd_dat_d0(31 downto 22) <= (others => '0');
      when "101011000" =>
        -- Reg ch_5_adc_dac_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(5).adc_dac_eff_adc;
        rd_dat_d0(31 downto 16) <= rtmlamp_ohwr_ch_regs_i(5).adc_dac_eff_dac;
      when "101011001" =>
        -- Reg ch_5_sp_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(5).sp_eff_sp;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "101100000" =>
        -- Reg ch_6_sta
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= rtmlamp_ohwr_ch_regs_i(6).sta_amp_iflag_l;
        rd_dat_d0(1) <= rtmlamp_ohwr_ch_regs_i(6).sta_amp_tflag_l;
        rd_dat_d0(2) <= rtmlamp_ohwr_ch_regs_i(6).sta_amp_iflag_r;
        rd_dat_d0(3) <= rtmlamp_ohwr_ch_regs_i(6).sta_amp_tflag_r;
        rd_dat_d0(15 downto 4) <= (others => '0');
        rd_dat_d0(16) <= rtmlamp_ohwr_ch_regs_i(6).sta_amp_iflag_l_latch;
        rd_dat_d0(17) <= rtmlamp_ohwr_ch_regs_i(6).sta_amp_tflag_l_latch;
        rd_dat_d0(18) <= rtmlamp_ohwr_ch_regs_i(6).sta_amp_iflag_r_latch;
        rd_dat_d0(19) <= rtmlamp_ohwr_ch_regs_i(6).sta_amp_tflag_r_latch;
        rd_dat_d0(31 downto 20) <= (others => '0');
      when "101100001" =>
        -- Reg ch_6_ctl
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= ch_6_ctl_amp_en_reg;
        rd_dat_d0(4 downto 1) <= ch_6_ctl_mode_reg;
        rd_dat_d0(5) <= ch_6_ctl_trig_en_reg;
        rd_dat_d0(6) <= '0';
        rd_dat_d0(7) <= ch_6_ctl_wfm_rpt_mode_reg;
        rd_dat_d0(17 downto 8) <= ch_6_ctl_wfm_points_reg;
        rd_dat_d0(19 downto 18) <= (others => '0');
        rd_dat_d0(23 downto 20) <= ch_6_ctl_wfm_rate_div_reg;
        rd_dat_d0(24) <= '0';
        rd_dat_d0(31 downto 25) <= (others => '0');
      when "101100010" =>
        -- Reg ch_6_pi_kp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_6_pi_kp_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "101100011" =>
        -- Reg ch_6_pi_ti
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_6_pi_ti_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "101100100" =>
        -- Reg ch_6_pi_sp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_6_pi_sp_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "101100101" =>
        -- Reg ch_6_dac
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_6_dac_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "101100110" =>
        -- Reg ch_6_lim
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_6_lim_a_reg;
        rd_dat_d0(31 downto 16) <= ch_6_lim_b_reg;
      when "101100111" =>
        -- Reg ch_6_cnt
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(21 downto 0) <= ch_6_cnt_data_reg;
        rd_dat_d0(31 downto 22) <= (others => '0');
      when "101101000" =>
        -- Reg ch_6_adc_dac_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(6).adc_dac_eff_adc;
        rd_dat_d0(31 downto 16) <= rtmlamp_ohwr_ch_regs_i(6).adc_dac_eff_dac;
      when "101101001" =>
        -- Reg ch_6_sp_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(6).sp_eff_sp;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "101110000" =>
        -- Reg ch_7_sta
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= rtmlamp_ohwr_ch_regs_i(7).sta_amp_iflag_l;
        rd_dat_d0(1) <= rtmlamp_ohwr_ch_regs_i(7).sta_amp_tflag_l;
        rd_dat_d0(2) <= rtmlamp_ohwr_ch_regs_i(7).sta_amp_iflag_r;
        rd_dat_d0(3) <= rtmlamp_ohwr_ch_regs_i(7).sta_amp_tflag_r;
        rd_dat_d0(15 downto 4) <= (others => '0');
        rd_dat_d0(16) <= rtmlamp_ohwr_ch_regs_i(7).sta_amp_iflag_l_latch;
        rd_dat_d0(17) <= rtmlamp_ohwr_ch_regs_i(7).sta_amp_tflag_l_latch;
        rd_dat_d0(18) <= rtmlamp_ohwr_ch_regs_i(7).sta_amp_iflag_r_latch;
        rd_dat_d0(19) <= rtmlamp_ohwr_ch_regs_i(7).sta_amp_tflag_r_latch;
        rd_dat_d0(31 downto 20) <= (others => '0');
      when "101110001" =>
        -- Reg ch_7_ctl
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= ch_7_ctl_amp_en_reg;
        rd_dat_d0(4 downto 1) <= ch_7_ctl_mode_reg;
        rd_dat_d0(5) <= ch_7_ctl_trig_en_reg;
        rd_dat_d0(6) <= '0';
        rd_dat_d0(7) <= ch_7_ctl_wfm_rpt_mode_reg;
        rd_dat_d0(17 downto 8) <= ch_7_ctl_wfm_points_reg;
        rd_dat_d0(19 downto 18) <= (others => '0');
        rd_dat_d0(23 downto 20) <= ch_7_ctl_wfm_rate_div_reg;
        rd_dat_d0(24) <= '0';
        rd_dat_d0(31 downto 25) <= (others => '0');
      when "101110010" =>
        -- Reg ch_7_pi_kp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_7_pi_kp_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "101110011" =>
        -- Reg ch_7_pi_ti
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_7_pi_ti_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "101110100" =>
        -- Reg ch_7_pi_sp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_7_pi_sp_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "101110101" =>
        -- Reg ch_7_dac
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_7_dac_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "101110110" =>
        -- Reg ch_7_lim
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_7_lim_a_reg;
        rd_dat_d0(31 downto 16) <= ch_7_lim_b_reg;
      when "101110111" =>
        -- Reg ch_7_cnt
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(21 downto 0) <= ch_7_cnt_data_reg;
        rd_dat_d0(31 downto 22) <= (others => '0');
      when "101111000" =>
        -- Reg ch_7_adc_dac_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(7).adc_dac_eff_adc;
        rd_dat_d0(31 downto 16) <= rtmlamp_ohwr_ch_regs_i(7).adc_dac_eff_dac;
      when "101111001" =>
        -- Reg ch_7_sp_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(7).sp_eff_sp;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "110000000" =>
        -- Reg ch_8_sta
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= rtmlamp_ohwr_ch_regs_i(8).sta_amp_iflag_l;
        rd_dat_d0(1) <= rtmlamp_ohwr_ch_regs_i(8).sta_amp_tflag_l;
        rd_dat_d0(2) <= rtmlamp_ohwr_ch_regs_i(8).sta_amp_iflag_r;
        rd_dat_d0(3) <= rtmlamp_ohwr_ch_regs_i(8).sta_amp_tflag_r;
        rd_dat_d0(15 downto 4) <= (others => '0');
        rd_dat_d0(16) <= rtmlamp_ohwr_ch_regs_i(8).sta_amp_iflag_l_latch;
        rd_dat_d0(17) <= rtmlamp_ohwr_ch_regs_i(8).sta_amp_tflag_l_latch;
        rd_dat_d0(18) <= rtmlamp_ohwr_ch_regs_i(8).sta_amp_iflag_r_latch;
        rd_dat_d0(19) <= rtmlamp_ohwr_ch_regs_i(8).sta_amp_tflag_r_latch;
        rd_dat_d0(31 downto 20) <= (others => '0');
      when "110000001" =>
        -- Reg ch_8_ctl
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= ch_8_ctl_amp_en_reg;
        rd_dat_d0(4 downto 1) <= ch_8_ctl_mode_reg;
        rd_dat_d0(5) <= ch_8_ctl_trig_en_reg;
        rd_dat_d0(6) <= '0';
        rd_dat_d0(7) <= ch_8_ctl_wfm_rpt_mode_reg;
        rd_dat_d0(17 downto 8) <= ch_8_ctl_wfm_points_reg;
        rd_dat_d0(19 downto 18) <= (others => '0');
        rd_dat_d0(23 downto 20) <= ch_8_ctl_wfm_rate_div_reg;
        rd_dat_d0(24) <= '0';
        rd_dat_d0(31 downto 25) <= (others => '0');
      when "110000010" =>
        -- Reg ch_8_pi_kp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_8_pi_kp_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "110000011" =>
        -- Reg ch_8_pi_ti
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_8_pi_ti_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "110000100" =>
        -- Reg ch_8_pi_sp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_8_pi_sp_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "110000101" =>
        -- Reg ch_8_dac
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_8_dac_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "110000110" =>
        -- Reg ch_8_lim
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_8_lim_a_reg;
        rd_dat_d0(31 downto 16) <= ch_8_lim_b_reg;
      when "110000111" =>
        -- Reg ch_8_cnt
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(21 downto 0) <= ch_8_cnt_data_reg;
        rd_dat_d0(31 downto 22) <= (others => '0');
      when "110001000" =>
        -- Reg ch_8_adc_dac_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(8).adc_dac_eff_adc;
        rd_dat_d0(31 downto 16) <= rtmlamp_ohwr_ch_regs_i(8).adc_dac_eff_dac;
      when "110001001" =>
        -- Reg ch_8_sp_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(8).sp_eff_sp;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "110010000" =>
        -- Reg ch_9_sta
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= rtmlamp_ohwr_ch_regs_i(9).sta_amp_iflag_l;
        rd_dat_d0(1) <= rtmlamp_ohwr_ch_regs_i(9).sta_amp_tflag_l;
        rd_dat_d0(2) <= rtmlamp_ohwr_ch_regs_i(9).sta_amp_iflag_r;
        rd_dat_d0(3) <= rtmlamp_ohwr_ch_regs_i(9).sta_amp_tflag_r;
        rd_dat_d0(15 downto 4) <= (others => '0');
        rd_dat_d0(16) <= rtmlamp_ohwr_ch_regs_i(9).sta_amp_iflag_l_latch;
        rd_dat_d0(17) <= rtmlamp_ohwr_ch_regs_i(9).sta_amp_tflag_l_latch;
        rd_dat_d0(18) <= rtmlamp_ohwr_ch_regs_i(9).sta_amp_iflag_r_latch;
        rd_dat_d0(19) <= rtmlamp_ohwr_ch_regs_i(9).sta_amp_tflag_r_latch;
        rd_dat_d0(31 downto 20) <= (others => '0');
      when "110010001" =>
        -- Reg ch_9_ctl
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= ch_9_ctl_amp_en_reg;
        rd_dat_d0(4 downto 1) <= ch_9_ctl_mode_reg;
        rd_dat_d0(5) <= ch_9_ctl_trig_en_reg;
        rd_dat_d0(6) <= '0';
        rd_dat_d0(7) <= ch_9_ctl_wfm_rpt_mode_reg;
        rd_dat_d0(17 downto 8) <= ch_9_ctl_wfm_points_reg;
        rd_dat_d0(19 downto 18) <= (others => '0');
        rd_dat_d0(23 downto 20) <= ch_9_ctl_wfm_rate_div_reg;
        rd_dat_d0(24) <= '0';
        rd_dat_d0(31 downto 25) <= (others => '0');
      when "110010010" =>
        -- Reg ch_9_pi_kp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_9_pi_kp_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "110010011" =>
        -- Reg ch_9_pi_ti
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_9_pi_ti_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "110010100" =>
        -- Reg ch_9_pi_sp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_9_pi_sp_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "110010101" =>
        -- Reg ch_9_dac
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_9_dac_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "110010110" =>
        -- Reg ch_9_lim
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_9_lim_a_reg;
        rd_dat_d0(31 downto 16) <= ch_9_lim_b_reg;
      when "110010111" =>
        -- Reg ch_9_cnt
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(21 downto 0) <= ch_9_cnt_data_reg;
        rd_dat_d0(31 downto 22) <= (others => '0');
      when "110011000" =>
        -- Reg ch_9_adc_dac_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(9).adc_dac_eff_adc;
        rd_dat_d0(31 downto 16) <= rtmlamp_ohwr_ch_regs_i(9).adc_dac_eff_dac;
      when "110011001" =>
        -- Reg ch_9_sp_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(9).sp_eff_sp;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "110100000" =>
        -- Reg ch_10_sta
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= rtmlamp_ohwr_ch_regs_i(10).sta_amp_iflag_l;
        rd_dat_d0(1) <= rtmlamp_ohwr_ch_regs_i(10).sta_amp_tflag_l;
        rd_dat_d0(2) <= rtmlamp_ohwr_ch_regs_i(10).sta_amp_iflag_r;
        rd_dat_d0(3) <= rtmlamp_ohwr_ch_regs_i(10).sta_amp_tflag_r;
        rd_dat_d0(15 downto 4) <= (others => '0');
        rd_dat_d0(16) <= rtmlamp_ohwr_ch_regs_i(10).sta_amp_iflag_l_latch;
        rd_dat_d0(17) <= rtmlamp_ohwr_ch_regs_i(10).sta_amp_tflag_l_latch;
        rd_dat_d0(18) <= rtmlamp_ohwr_ch_regs_i(10).sta_amp_iflag_r_latch;
        rd_dat_d0(19) <= rtmlamp_ohwr_ch_regs_i(10).sta_amp_tflag_r_latch;
        rd_dat_d0(31 downto 20) <= (others => '0');
      when "110100001" =>
        -- Reg ch_10_ctl
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= ch_10_ctl_amp_en_reg;
        rd_dat_d0(4 downto 1) <= ch_10_ctl_mode_reg;
        rd_dat_d0(5) <= ch_10_ctl_trig_en_reg;
        rd_dat_d0(6) <= '0';
        rd_dat_d0(7) <= ch_10_ctl_wfm_rpt_mode_reg;
        rd_dat_d0(17 downto 8) <= ch_10_ctl_wfm_points_reg;
        rd_dat_d0(19 downto 18) <= (others => '0');
        rd_dat_d0(23 downto 20) <= ch_10_ctl_wfm_rate_div_reg;
        rd_dat_d0(24) <= '0';
        rd_dat_d0(31 downto 25) <= (others => '0');
      when "110100010" =>
        -- Reg ch_10_pi_kp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_10_pi_kp_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "110100011" =>
        -- Reg ch_10_pi_ti
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_10_pi_ti_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "110100100" =>
        -- Reg ch_10_pi_sp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_10_pi_sp_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "110100101" =>
        -- Reg ch_10_dac
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_10_dac_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "110100110" =>
        -- Reg ch_10_lim
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_10_lim_a_reg;
        rd_dat_d0(31 downto 16) <= ch_10_lim_b_reg;
      when "110100111" =>
        -- Reg ch_10_cnt
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(21 downto 0) <= ch_10_cnt_data_reg;
        rd_dat_d0(31 downto 22) <= (others => '0');
      when "110101000" =>
        -- Reg ch_10_adc_dac_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(10).adc_dac_eff_adc;
        rd_dat_d0(31 downto 16) <= rtmlamp_ohwr_ch_regs_i(10).adc_dac_eff_dac;
      when "110101001" =>
        -- Reg ch_10_sp_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(10).sp_eff_sp;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "110110000" =>
        -- Reg ch_11_sta
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= rtmlamp_ohwr_ch_regs_i(11).sta_amp_iflag_l;
        rd_dat_d0(1) <= rtmlamp_ohwr_ch_regs_i(11).sta_amp_tflag_l;
        rd_dat_d0(2) <= rtmlamp_ohwr_ch_regs_i(11).sta_amp_iflag_r;
        rd_dat_d0(3) <= rtmlamp_ohwr_ch_regs_i(11).sta_amp_tflag_r;
        rd_dat_d0(15 downto 4) <= (others => '0');
        rd_dat_d0(16) <= rtmlamp_ohwr_ch_regs_i(11).sta_amp_iflag_l_latch;
        rd_dat_d0(17) <= rtmlamp_ohwr_ch_regs_i(11).sta_amp_tflag_l_latch;
        rd_dat_d0(18) <= rtmlamp_ohwr_ch_regs_i(11).sta_amp_iflag_r_latch;
        rd_dat_d0(19) <= rtmlamp_ohwr_ch_regs_i(11).sta_amp_tflag_r_latch;
        rd_dat_d0(31 downto 20) <= (others => '0');
      when "110110001" =>
        -- Reg ch_11_ctl
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(0) <= ch_11_ctl_amp_en_reg;
        rd_dat_d0(4 downto 1) <= ch_11_ctl_mode_reg;
        rd_dat_d0(5) <= ch_11_ctl_trig_en_reg;
        rd_dat_d0(6) <= '0';
        rd_dat_d0(7) <= ch_11_ctl_wfm_rpt_mode_reg;
        rd_dat_d0(17 downto 8) <= ch_11_ctl_wfm_points_reg;
        rd_dat_d0(19 downto 18) <= (others => '0');
        rd_dat_d0(23 downto 20) <= ch_11_ctl_wfm_rate_div_reg;
        rd_dat_d0(24) <= '0';
        rd_dat_d0(31 downto 25) <= (others => '0');
      when "110110010" =>
        -- Reg ch_11_pi_kp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_11_pi_kp_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "110110011" =>
        -- Reg ch_11_pi_ti
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(25 downto 0) <= ch_11_pi_ti_data_reg;
        rd_dat_d0(31 downto 26) <= (others => '0');
      when "110110100" =>
        -- Reg ch_11_pi_sp
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_11_pi_sp_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "110110101" =>
        -- Reg ch_11_dac
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_11_dac_data_reg;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when "110110110" =>
        -- Reg ch_11_lim
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= ch_11_lim_a_reg;
        rd_dat_d0(31 downto 16) <= ch_11_lim_b_reg;
      when "110110111" =>
        -- Reg ch_11_cnt
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(21 downto 0) <= ch_11_cnt_data_reg;
        rd_dat_d0(31 downto 22) <= (others => '0');
      when "110111000" =>
        -- Reg ch_11_adc_dac_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(11).adc_dac_eff_adc;
        rd_dat_d0(31 downto 16) <= rtmlamp_ohwr_ch_regs_i(11).adc_dac_eff_dac;
      when "110111001" =>
        -- Reg ch_11_sp_eff
        rd_ack_d0 <= rd_req_int;
        rd_dat_d0(15 downto 0) <= rtmlamp_ohwr_ch_regs_i(11).sp_eff_sp;
        rd_dat_d0(31 downto 16) <= (others => '0');
      when others =>
        rd_ack_d0 <= rd_req_int;
      end case;
    when "000001" =>
      -- Memory wfm_ram_0_wfm_ram
      rd_dat_d0 <= wfm_ram_0_wfm_ram_sample_pair_int_dato;
      wfm_ram_0_wfm_ram_sample_pair_rreq <= rd_req_int;
      rd_ack_d0 <= wfm_ram_0_wfm_ram_sample_pair_rack;
    when "000101" =>
      -- Memory wfm_ram_1_wfm_ram
      rd_dat_d0 <= wfm_ram_1_wfm_ram_sample_pair_int_dato;
      wfm_ram_1_wfm_ram_sample_pair_rreq <= rd_req_int;
      rd_ack_d0 <= wfm_ram_1_wfm_ram_sample_pair_rack;
    when "001001" =>
      -- Memory wfm_ram_2_wfm_ram
      rd_dat_d0 <= wfm_ram_2_wfm_ram_sample_pair_int_dato;
      wfm_ram_2_wfm_ram_sample_pair_rreq <= rd_req_int;
      rd_ack_d0 <= wfm_ram_2_wfm_ram_sample_pair_rack;
    when "001101" =>
      -- Memory wfm_ram_3_wfm_ram
      rd_dat_d0 <= wfm_ram_3_wfm_ram_sample_pair_int_dato;
      wfm_ram_3_wfm_ram_sample_pair_rreq <= rd_req_int;
      rd_ack_d0 <= wfm_ram_3_wfm_ram_sample_pair_rack;
    when "010001" =>
      -- Memory wfm_ram_4_wfm_ram
      rd_dat_d0 <= wfm_ram_4_wfm_ram_sample_pair_int_dato;
      wfm_ram_4_wfm_ram_sample_pair_rreq <= rd_req_int;
      rd_ack_d0 <= wfm_ram_4_wfm_ram_sample_pair_rack;
    when "010101" =>
      -- Memory wfm_ram_5_wfm_ram
      rd_dat_d0 <= wfm_ram_5_wfm_ram_sample_pair_int_dato;
      wfm_ram_5_wfm_ram_sample_pair_rreq <= rd_req_int;
      rd_ack_d0 <= wfm_ram_5_wfm_ram_sample_pair_rack;
    when "011001" =>
      -- Memory wfm_ram_6_wfm_ram
      rd_dat_d0 <= wfm_ram_6_wfm_ram_sample_pair_int_dato;
      wfm_ram_6_wfm_ram_sample_pair_rreq <= rd_req_int;
      rd_ack_d0 <= wfm_ram_6_wfm_ram_sample_pair_rack;
    when "011101" =>
      -- Memory wfm_ram_7_wfm_ram
      rd_dat_d0 <= wfm_ram_7_wfm_ram_sample_pair_int_dato;
      wfm_ram_7_wfm_ram_sample_pair_rreq <= rd_req_int;
      rd_ack_d0 <= wfm_ram_7_wfm_ram_sample_pair_rack;
    when "100001" =>
      -- Memory wfm_ram_8_wfm_ram
      rd_dat_d0 <= wfm_ram_8_wfm_ram_sample_pair_int_dato;
      wfm_ram_8_wfm_ram_sample_pair_rreq <= rd_req_int;
      rd_ack_d0 <= wfm_ram_8_wfm_ram_sample_pair_rack;
    when "100101" =>
      -- Memory wfm_ram_9_wfm_ram
      rd_dat_d0 <= wfm_ram_9_wfm_ram_sample_pair_int_dato;
      wfm_ram_9_wfm_ram_sample_pair_rreq <= rd_req_int;
      rd_ack_d0 <= wfm_ram_9_wfm_ram_sample_pair_rack;
    when "101001" =>
      -- Memory wfm_ram_10_wfm_ram
      rd_dat_d0 <= wfm_ram_10_wfm_ram_sample_pair_int_dato;
      wfm_ram_10_wfm_ram_sample_pair_rreq <= rd_req_int;
      rd_ack_d0 <= wfm_ram_10_wfm_ram_sample_pair_rack;
    when "101101" =>
      -- Memory wfm_ram_11_wfm_ram
      rd_dat_d0 <= wfm_ram_11_wfm_ram_sample_pair_int_dato;
      wfm_ram_11_wfm_ram_sample_pair_rreq <= rd_req_int;
      rd_ack_d0 <= wfm_ram_11_wfm_ram_sample_pair_rack;
    when others =>
      rd_ack_d0 <= rd_req_int;
    end case;
  end process;
end syn;
