{"vcs1":{"timestamp_begin":1754419013.460154861, "rt":8.74, "ut":6.31, "st":0.29}}
{"vcselab":{"timestamp_begin":1754419022.293694231, "rt":0.41, "ut":0.14, "st":0.08}}
{"link":{"timestamp_begin":1754419022.767769998, "rt":0.99, "ut":0.13, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754419012.852531435}
{"VCS_COMP_START_TIME": 1754419012.852531435}
{"VCS_COMP_END_TIME": 1754419025.723942298}
{"VCS_USER_OPTIONS": "-full64 -sverilog +v2k -sv2k12 -ntb_opts uvm -f filelist.f -l compile.log -R -debug_access+all"}
{"vcs1": {"peak_mem": 440464}}
{"vcselab": {"peak_mem": 250552}}
