/* Generated by Yosys 0.7 (git sha1 61f6811, gcc 5.4.0-6ubuntu1~16.04.4 -O2 -fstack-protector-strong -fPIC -Os) */

module oc8051(wb_rst_i, wb_clk_i, \wbi_dat_i[0] , \wbi_dat_i[1] , \wbi_dat_i[2] , \wbi_dat_i[3] , \wbi_dat_i[4] , \wbi_dat_i[5] , \wbi_dat_i[6] , \wbi_dat_i[7] , \wbi_dat_i[8] , \wbi_dat_i[9] , \wbi_dat_i[10] , \wbi_dat_i[11] , \wbi_dat_i[12] , \wbi_dat_i[13] , \wbi_dat_i[14] , \wbi_dat_i[15] , \wbi_dat_i[16] , \wbi_dat_i[17] , \wbi_dat_i[18] , \wbi_dat_i[19] , \wbi_dat_i[20] , \wbi_dat_i[21] , \wbi_dat_i[22] , \wbi_dat_i[23] , \wbi_dat_i[24] , \wbi_dat_i[25] , \wbi_dat_i[26] , \wbi_dat_i[27] , \wbi_dat_i[28] , \wbi_dat_i[29] , \wbi_dat_i[30] , \wbi_dat_i[31] , wbi_ack_i, wbi_err_i, \wbd_dat_i[0] , \wbd_dat_i[1] , \wbd_dat_i[2] , \wbd_dat_i[3] , \wbd_dat_i[4] , \wbd_dat_i[5] , \wbd_dat_i[6] , \wbd_dat_i[7] , wbd_ack_i, wbd_err_i, int0_i, int1_i, ea_in, \wbi_adr_o[0] , \wbi_adr_o[1] , \wbi_adr_o[2] , \wbi_adr_o[3] , \wbi_adr_o[4] , \wbi_adr_o[5] , \wbi_adr_o[6] , \wbi_adr_o[7] , \wbi_adr_o[8] , \wbi_adr_o[9] , \wbi_adr_o[10] , \wbi_adr_o[11] , \wbi_adr_o[12] , \wbi_adr_o[13] , \wbi_adr_o[14] , \wbi_adr_o[15] , wbi_stb_o, wbi_cyc_o, \wbd_dat_o[0] , \wbd_dat_o[1] , \wbd_dat_o[2] , \wbd_dat_o[3] , \wbd_dat_o[4] , \wbd_dat_o[5] , \wbd_dat_o[6] , \wbd_dat_o[7] , \wbd_adr_o[0] , \wbd_adr_o[1] , \wbd_adr_o[2] , \wbd_adr_o[3] , \wbd_adr_o[4] , \wbd_adr_o[5] , \wbd_adr_o[6] , \wbd_adr_o[7] , \wbd_adr_o[8] , \wbd_adr_o[9] , \wbd_adr_o[10] , \wbd_adr_o[11] , \wbd_adr_o[12] , \wbd_adr_o[13] , \wbd_adr_o[14] , \wbd_adr_o[15] , wbd_we_o, wbd_stb_o, wbd_cyc_o);
  wire _00000_;
  wire _00001_;
  wire _00002_;
  wire _00003_;
  wire _00004_;
  wire _00005_;
  wire _00006_;
  wire _00007_;
  wire _00008_;
  wire _00009_;
  wire _00010_;
  wire _00011_;
  wire _00012_;
  wire _00013_;
  wire _00014_;
  wire _00015_;
  wire _00016_;
  wire _00017_;
  wire _00018_;
  wire _00019_;
  wire _00020_;
  wire _00021_;
  wire _00022_;
  wire _00023_;
  wire _00024_;
  wire _00025_;
  wire _00026_;
  wire _00027_;
  wire _00028_;
  wire _00029_;
  wire _00030_;
  wire _00031_;
  wire _00032_;
  wire _00033_;
  wire _00034_;
  wire _00035_;
  wire _00036_;
  wire _00037_;
  wire _00038_;
  wire _00039_;
  wire _00040_;
  wire _00041_;
  wire _00042_;
  wire _00043_;
  wire _00044_;
  wire _00045_;
  wire _00046_;
  wire _00047_;
  wire _00048_;
  wire _00049_;
  wire _00050_;
  wire _00051_;
  wire _00052_;
  wire _00053_;
  wire _00054_;
  wire _00055_;
  wire _00056_;
  wire _00057_;
  wire _00058_;
  wire _00059_;
  wire _00060_;
  wire _00061_;
  wire _00062_;
  wire _00063_;
  wire _00064_;
  wire _00065_;
  wire _00066_;
  wire _00067_;
  wire _00068_;
  wire _00069_;
  wire _00070_;
  wire _00071_;
  wire _00072_;
  wire _00073_;
  wire _00074_;
  wire _00075_;
  wire _00076_;
  wire _00077_;
  wire _00078_;
  wire _00079_;
  wire _00080_;
  wire _00081_;
  wire _00082_;
  wire _00083_;
  wire _00084_;
  wire _00085_;
  wire _00086_;
  wire _00087_;
  wire _00088_;
  wire _00089_;
  wire _00090_;
  wire _00091_;
  wire _00092_;
  wire _00093_;
  wire _00094_;
  wire _00095_;
  wire _00096_;
  wire _00097_;
  wire _00098_;
  wire _00099_;
  wire _00100_;
  wire _00101_;
  wire _00102_;
  wire _00103_;
  wire _00104_;
  wire _00105_;
  wire _00106_;
  wire _00107_;
  wire _00108_;
  wire _00109_;
  wire _00110_;
  wire _00111_;
  wire _00112_;
  wire _00113_;
  wire _00114_;
  wire _00115_;
  wire _00116_;
  wire _00117_;
  wire _00118_;
  wire _00119_;
  wire _00120_;
  wire _00121_;
  wire _00122_;
  wire _00123_;
  wire _00124_;
  wire _00125_;
  wire _00126_;
  wire _00127_;
  wire _00128_;
  wire _00129_;
  wire _00130_;
  wire _00131_;
  wire _00132_;
  wire _00133_;
  wire _00134_;
  wire _00135_;
  wire _00136_;
  wire _00137_;
  wire _00138_;
  wire _00139_;
  wire _00140_;
  wire _00141_;
  wire _00142_;
  wire _00143_;
  wire _00144_;
  wire _00145_;
  wire _00146_;
  wire _00147_;
  wire _00148_;
  wire _00149_;
  wire _00150_;
  wire _00151_;
  wire _00152_;
  wire _00153_;
  wire _00154_;
  wire _00155_;
  wire _00156_;
  wire _00157_;
  wire _00158_;
  wire _00159_;
  wire _00160_;
  wire _00161_;
  wire _00162_;
  wire _00163_;
  wire _00164_;
  wire _00165_;
  wire _00166_;
  wire _00167_;
  wire _00168_;
  wire _00169_;
  wire _00170_;
  wire _00171_;
  wire _00172_;
  wire _00173_;
  wire _00174_;
  wire _00175_;
  wire _00176_;
  wire _00177_;
  wire _00178_;
  wire _00179_;
  wire _00180_;
  wire _00181_;
  wire _00182_;
  wire _00183_;
  wire _00184_;
  wire _00185_;
  wire _00186_;
  wire _00187_;
  wire _00188_;
  wire _00189_;
  wire _00190_;
  wire _00191_;
  wire _00192_;
  wire _00193_;
  wire _00194_;
  wire _00195_;
  wire _00196_;
  wire _00197_;
  wire _00198_;
  wire _00199_;
  wire _00200_;
  wire _00201_;
  wire _00202_;
  wire _00203_;
  wire _00204_;
  wire _00205_;
  wire _00206_;
  wire _00207_;
  wire _00208_;
  wire _00209_;
  wire _00210_;
  wire _00211_;
  wire _00212_;
  wire _00213_;
  wire _00214_;
  wire _00215_;
  wire _00216_;
  wire _00217_;
  wire _00218_;
  wire _00219_;
  wire _00220_;
  wire _00221_;
  wire _00222_;
  wire _00223_;
  wire _00224_;
  wire _00225_;
  wire _00226_;
  wire _00227_;
  wire _00228_;
  wire _00229_;
  wire _00230_;
  wire _00231_;
  wire _00232_;
  wire _00233_;
  wire _00234_;
  wire _00235_;
  wire _00236_;
  wire _00237_;
  wire _00238_;
  wire _00239_;
  wire _00240_;
  wire _00241_;
  wire _00242_;
  wire _00243_;
  wire _00244_;
  wire _00245_;
  wire _00246_;
  wire _00247_;
  wire _00248_;
  wire _00249_;
  wire _00250_;
  wire _00251_;
  wire _00252_;
  wire _00253_;
  wire _00254_;
  wire _00255_;
  wire _00256_;
  wire _00257_;
  wire _00258_;
  wire _00259_;
  wire _00260_;
  wire _00261_;
  wire _00262_;
  wire _00263_;
  wire _00264_;
  wire _00265_;
  wire _00266_;
  wire _00267_;
  wire _00268_;
  wire _00269_;
  wire _00270_;
  wire _00271_;
  wire _00272_;
  wire _00273_;
  wire _00274_;
  wire _00275_;
  wire _00276_;
  wire _00277_;
  wire _00278_;
  wire _00279_;
  wire _00280_;
  wire _00281_;
  wire _00282_;
  wire _00283_;
  wire _00284_;
  wire _00285_;
  wire _00286_;
  wire _00287_;
  wire _00288_;
  wire _00289_;
  wire _00290_;
  wire _00291_;
  wire _00292_;
  wire _00293_;
  wire _00294_;
  wire _00295_;
  wire _00296_;
  wire _00297_;
  wire _00298_;
  wire _00299_;
  wire _00300_;
  wire _00301_;
  wire _00302_;
  wire _00303_;
  wire _00304_;
  wire _00305_;
  wire _00306_;
  wire _00307_;
  wire _00308_;
  wire _00309_;
  wire _00310_;
  wire _00311_;
  wire _00312_;
  wire _00313_;
  wire _00314_;
  wire _00315_;
  wire _00316_;
  wire _00317_;
  wire _00318_;
  wire _00319_;
  wire _00320_;
  wire _00321_;
  wire _00322_;
  wire _00323_;
  wire _00324_;
  wire _00325_;
  wire _00326_;
  wire _00327_;
  wire _00328_;
  wire _00329_;
  wire _00330_;
  wire _00331_;
  wire _00332_;
  wire _00333_;
  wire _00334_;
  wire _00335_;
  wire _00336_;
  wire _00337_;
  wire _00338_;
  wire _00339_;
  wire _00340_;
  wire _00341_;
  wire _00342_;
  wire _00343_;
  wire _00344_;
  wire _00345_;
  wire _00346_;
  wire _00347_;
  wire _00348_;
  wire _00349_;
  wire _00350_;
  wire _00351_;
  wire _00352_;
  wire _00353_;
  wire _00354_;
  wire _00355_;
  wire _00356_;
  wire _00357_;
  wire _00358_;
  wire _00359_;
  wire _00360_;
  wire _00361_;
  wire _00362_;
  wire _00363_;
  wire _00364_;
  wire _00365_;
  wire _00366_;
  wire _00367_;
  wire _00368_;
  wire _00369_;
  wire _00370_;
  wire _00371_;
  wire _00372_;
  wire _00373_;
  wire _00374_;
  wire _00375_;
  wire _00376_;
  wire _00377_;
  wire _00378_;
  wire _00379_;
  wire _00380_;
  wire _00381_;
  wire _00382_;
  wire _00383_;
  wire _00384_;
  wire _00385_;
  wire _00386_;
  wire _00387_;
  wire _00388_;
  wire _00389_;
  wire _00390_;
  wire _00391_;
  wire _00392_;
  wire _00393_;
  wire _00394_;
  wire _00395_;
  wire _00396_;
  wire _00397_;
  wire _00398_;
  wire _00399_;
  wire _00400_;
  wire _00401_;
  wire _00402_;
  wire _00403_;
  wire _00404_;
  wire _00405_;
  wire _00406_;
  wire _00407_;
  wire _00408_;
  wire _00409_;
  wire _00410_;
  wire _00411_;
  wire _00412_;
  wire _00413_;
  wire _00414_;
  wire _00415_;
  wire _00416_;
  wire _00417_;
  wire _00418_;
  wire _00419_;
  wire _00420_;
  wire _00421_;
  wire _00422_;
  wire _00423_;
  wire _00424_;
  wire _00425_;
  wire _00426_;
  wire _00427_;
  wire _00428_;
  wire _00429_;
  wire _00430_;
  wire _00431_;
  wire _00432_;
  wire _00433_;
  wire _00434_;
  wire _00435_;
  wire _00436_;
  wire _00437_;
  wire _00438_;
  wire _00439_;
  wire _00440_;
  wire _00441_;
  wire _00442_;
  wire _00443_;
  wire _00444_;
  wire _00445_;
  wire _00446_;
  wire _00447_;
  wire _00448_;
  wire _00449_;
  wire _00450_;
  wire _00451_;
  wire _00452_;
  wire _00453_;
  wire _00454_;
  wire _00455_;
  wire _00456_;
  wire _00457_;
  wire _00458_;
  wire _00459_;
  wire _00460_;
  wire _00461_;
  wire _00462_;
  wire _00463_;
  wire _00464_;
  wire _00465_;
  wire _00466_;
  wire _00467_;
  wire _00468_;
  wire _00469_;
  wire _00470_;
  wire _00471_;
  wire _00472_;
  wire _00473_;
  wire _00474_;
  wire _00475_;
  wire _00476_;
  wire _00477_;
  wire _00478_;
  wire _00479_;
  wire _00480_;
  wire _00481_;
  wire _00482_;
  wire _00483_;
  wire _00484_;
  wire _00485_;
  wire _00486_;
  wire _00487_;
  wire _00488_;
  wire _00489_;
  wire _00490_;
  wire _00491_;
  wire _00492_;
  wire _00493_;
  wire _00494_;
  wire _00495_;
  wire _00496_;
  wire _00497_;
  wire _00498_;
  wire _00499_;
  wire _00500_;
  wire _00501_;
  wire _00502_;
  wire _00503_;
  wire _00504_;
  wire _00505_;
  wire _00506_;
  wire _00507_;
  wire _00508_;
  wire _00509_;
  wire _00510_;
  wire _00511_;
  wire _00512_;
  wire _00513_;
  wire _00514_;
  wire _00515_;
  wire _00516_;
  wire _00517_;
  wire _00518_;
  wire _00519_;
  wire _00520_;
  wire _00521_;
  wire _00522_;
  wire _00523_;
  wire _00524_;
  wire _00525_;
  wire _00526_;
  wire _00527_;
  wire _00528_;
  wire _00529_;
  wire _00530_;
  wire _00531_;
  wire _00532_;
  wire _00533_;
  wire _00534_;
  wire _00535_;
  wire _00536_;
  wire _00537_;
  wire _00538_;
  wire _00539_;
  wire _00540_;
  wire _00541_;
  wire _00542_;
  wire _00543_;
  wire _00544_;
  wire _00545_;
  wire _00546_;
  wire _00547_;
  wire _00548_;
  wire _00549_;
  wire _00550_;
  wire _00551_;
  wire _00552_;
  wire _00553_;
  wire _00554_;
  wire _00555_;
  wire _00556_;
  wire _00557_;
  wire _00558_;
  wire _00559_;
  wire _00560_;
  wire _00561_;
  wire _00562_;
  wire _00563_;
  wire _00564_;
  wire _00565_;
  wire _00566_;
  wire _00567_;
  wire _00568_;
  wire _00569_;
  wire _00570_;
  wire _00571_;
  wire _00572_;
  wire _00573_;
  wire _00574_;
  wire _00575_;
  wire _00576_;
  wire _00577_;
  wire _00578_;
  wire _00579_;
  wire _00580_;
  wire _00581_;
  wire _00582_;
  wire _00583_;
  wire _00584_;
  wire _00585_;
  wire _00586_;
  wire _00587_;
  wire _00588_;
  wire _00589_;
  wire _00590_;
  wire _00591_;
  wire _00592_;
  wire _00593_;
  wire _00594_;
  wire _00595_;
  wire _00596_;
  wire _00597_;
  wire _00598_;
  wire _00599_;
  wire _00600_;
  wire _00601_;
  wire _00602_;
  wire _00603_;
  wire _00604_;
  wire _00605_;
  wire _00606_;
  wire _00607_;
  wire _00608_;
  wire _00609_;
  wire _00610_;
  wire _00611_;
  wire _00612_;
  wire _00613_;
  wire _00614_;
  wire _00615_;
  wire _00616_;
  wire _00617_;
  wire _00618_;
  wire _00619_;
  wire _00620_;
  wire _00621_;
  wire _00622_;
  wire _00623_;
  wire _00624_;
  wire _00625_;
  wire _00626_;
  wire _00627_;
  wire _00628_;
  wire _00629_;
  wire _00630_;
  wire _00631_;
  wire _00632_;
  wire _00633_;
  wire _00634_;
  wire _00635_;
  wire _00636_;
  wire _00637_;
  wire _00638_;
  wire _00639_;
  wire _00640_;
  wire _00641_;
  wire _00642_;
  wire _00643_;
  wire _00644_;
  wire _00645_;
  wire _00646_;
  wire _00647_;
  wire _00648_;
  wire _00649_;
  wire _00650_;
  wire _00651_;
  wire _00652_;
  wire _00653_;
  wire _00654_;
  wire _00655_;
  wire _00656_;
  wire _00657_;
  wire _00658_;
  wire _00659_;
  wire _00660_;
  wire _00661_;
  wire _00662_;
  wire _00663_;
  wire _00664_;
  wire _00665_;
  wire _00666_;
  wire _00667_;
  wire _00668_;
  wire _00669_;
  wire _00670_;
  wire _00671_;
  wire _00672_;
  wire _00673_;
  wire _00674_;
  wire _00675_;
  wire _00676_;
  wire _00677_;
  wire _00678_;
  wire _00679_;
  wire _00680_;
  wire _00681_;
  wire _00682_;
  wire _00683_;
  wire _00684_;
  wire _00685_;
  wire _00686_;
  wire _00687_;
  wire _00688_;
  wire _00689_;
  wire _00690_;
  wire _00691_;
  wire _00692_;
  wire _00693_;
  wire _00694_;
  wire _00695_;
  wire _00696_;
  wire _00697_;
  wire _00698_;
  wire _00699_;
  wire _00700_;
  wire _00701_;
  wire _00702_;
  wire _00703_;
  wire _00704_;
  wire _00705_;
  wire _00706_;
  wire _00707_;
  wire _00708_;
  wire _00709_;
  wire _00710_;
  wire _00711_;
  wire _00712_;
  wire _00713_;
  wire _00714_;
  wire _00715_;
  wire _00716_;
  wire _00717_;
  wire _00718_;
  wire _00719_;
  wire _00720_;
  wire _00721_;
  wire _00722_;
  wire _00723_;
  wire _00724_;
  wire _00725_;
  wire _00726_;
  wire _00727_;
  wire _00728_;
  wire _00729_;
  wire _00730_;
  wire _00731_;
  wire _00732_;
  wire _00733_;
  wire _00734_;
  wire _00735_;
  wire _00736_;
  wire _00737_;
  wire _00738_;
  wire _00739_;
  wire _00740_;
  wire _00741_;
  wire _00742_;
  wire _00743_;
  wire _00744_;
  wire _00745_;
  wire _00746_;
  wire _00747_;
  wire _00748_;
  wire _00749_;
  wire _00750_;
  wire _00751_;
  wire _00752_;
  wire _00753_;
  wire _00754_;
  wire _00755_;
  wire _00756_;
  wire _00757_;
  wire _00758_;
  wire _00759_;
  wire _00760_;
  wire _00761_;
  wire _00762_;
  wire _00763_;
  wire _00764_;
  wire _00765_;
  wire _00766_;
  wire _00767_;
  wire _00768_;
  wire _00769_;
  wire _00770_;
  wire _00771_;
  wire _00772_;
  wire _00773_;
  wire _00774_;
  wire _00775_;
  wire _00776_;
  wire _00777_;
  wire _00778_;
  wire _00779_;
  wire _00780_;
  wire _00781_;
  wire _00782_;
  wire _00783_;
  wire _00784_;
  wire _00785_;
  wire _00786_;
  wire _00787_;
  wire _00788_;
  wire _00789_;
  wire _00790_;
  wire _00791_;
  wire _00792_;
  wire _00793_;
  wire _00794_;
  wire _00795_;
  wire _00796_;
  wire _00797_;
  wire _00798_;
  wire _00799_;
  wire _00800_;
  wire _00801_;
  wire _00802_;
  wire _00803_;
  wire _00804_;
  wire _00805_;
  wire _00806_;
  wire _00807_;
  wire _00808_;
  wire _00809_;
  wire _00810_;
  wire _00811_;
  wire _00812_;
  wire _00813_;
  wire _00814_;
  wire _00815_;
  wire _00816_;
  wire _00817_;
  wire _00818_;
  wire _00819_;
  wire _00820_;
  wire _00821_;
  wire _00822_;
  wire _00823_;
  wire _00824_;
  wire _00825_;
  wire _00826_;
  wire _00827_;
  wire _00828_;
  wire _00829_;
  wire _00830_;
  wire _00831_;
  wire _00832_;
  wire _00833_;
  wire _00834_;
  wire _00835_;
  wire _00836_;
  wire _00837_;
  wire _00838_;
  wire _00839_;
  wire _00840_;
  wire _00841_;
  wire _00842_;
  wire _00843_;
  wire _00844_;
  wire _00845_;
  wire _00846_;
  wire _00847_;
  wire _00848_;
  wire _00849_;
  wire _00850_;
  wire _00851_;
  wire _00852_;
  wire _00853_;
  wire _00854_;
  wire _00855_;
  wire _00856_;
  wire _00857_;
  wire _00858_;
  wire _00859_;
  wire _00860_;
  wire _00861_;
  wire _00862_;
  wire _00863_;
  wire _00864_;
  wire _00865_;
  wire _00866_;
  wire _00867_;
  wire _00868_;
  wire _00869_;
  wire _00870_;
  wire _00871_;
  wire _00872_;
  wire _00873_;
  wire _00874_;
  wire _00875_;
  wire _00876_;
  wire _00877_;
  wire _00878_;
  wire _00879_;
  wire _00880_;
  wire _00881_;
  wire _00882_;
  wire _00883_;
  wire _00884_;
  wire _00885_;
  wire _00886_;
  wire _00887_;
  wire _00888_;
  wire _00889_;
  wire _00890_;
  wire _00891_;
  wire _00892_;
  wire _00893_;
  wire _00894_;
  wire _00895_;
  wire _00896_;
  wire _00897_;
  wire _00898_;
  wire _00899_;
  wire _00900_;
  wire _00901_;
  wire _00902_;
  wire _00903_;
  wire _00904_;
  wire _00905_;
  wire _00906_;
  wire _00907_;
  wire _00908_;
  wire _00909_;
  wire _00910_;
  wire _00911_;
  wire _00912_;
  wire _00913_;
  wire _00914_;
  wire _00915_;
  wire _00916_;
  wire _00917_;
  wire _00918_;
  wire _00919_;
  wire _00920_;
  wire _00921_;
  wire _00922_;
  wire _00923_;
  wire _00924_;
  wire _00925_;
  wire _00926_;
  wire _00927_;
  wire _00928_;
  wire _00929_;
  wire _00930_;
  wire _00931_;
  wire _00932_;
  wire _00933_;
  wire _00934_;
  wire _00935_;
  wire _00936_;
  wire _00937_;
  wire _00938_;
  wire _00939_;
  wire _00940_;
  wire _00941_;
  wire _00942_;
  wire _00943_;
  wire _00944_;
  wire _00945_;
  wire _00946_;
  wire _00947_;
  wire _00948_;
  wire _00949_;
  wire _00950_;
  wire _00951_;
  wire _00952_;
  wire _00953_;
  wire _00954_;
  wire _00955_;
  wire _00956_;
  wire _00957_;
  wire _00958_;
  wire _00959_;
  wire _00960_;
  wire _00961_;
  wire _00962_;
  wire _00963_;
  wire _00964_;
  wire _00965_;
  wire _00966_;
  wire _00967_;
  wire _00968_;
  wire _00969_;
  wire _00970_;
  wire _00971_;
  wire _00972_;
  wire _00973_;
  wire _00974_;
  wire _00975_;
  wire _00976_;
  wire _00977_;
  wire _00978_;
  wire _00979_;
  wire _00980_;
  wire _00981_;
  wire _00982_;
  wire _00983_;
  wire _00984_;
  wire _00985_;
  wire _00986_;
  wire _00987_;
  wire _00988_;
  wire _00989_;
  wire _00990_;
  wire _00991_;
  wire _00992_;
  wire _00993_;
  wire _00994_;
  wire _00995_;
  wire _00996_;
  wire _00997_;
  wire _00998_;
  wire _00999_;
  wire _01000_;
  wire _01001_;
  wire _01002_;
  wire _01003_;
  wire _01004_;
  wire _01005_;
  wire _01006_;
  wire _01007_;
  wire _01008_;
  wire _01009_;
  wire _01010_;
  wire _01011_;
  wire _01012_;
  wire _01013_;
  wire _01014_;
  wire _01015_;
  wire _01016_;
  wire _01017_;
  wire _01018_;
  wire _01019_;
  wire _01020_;
  wire _01021_;
  wire _01022_;
  wire _01023_;
  wire _01024_;
  wire _01025_;
  wire _01026_;
  wire _01027_;
  wire _01028_;
  wire _01029_;
  wire _01030_;
  wire _01031_;
  wire _01032_;
  wire _01033_;
  wire _01034_;
  wire _01035_;
  wire _01036_;
  wire _01037_;
  wire _01038_;
  wire _01039_;
  wire _01040_;
  wire _01041_;
  wire _01042_;
  wire _01043_;
  wire _01044_;
  wire _01045_;
  wire _01046_;
  wire _01047_;
  wire _01048_;
  wire _01049_;
  wire _01050_;
  wire _01051_;
  wire _01052_;
  wire _01053_;
  wire _01054_;
  wire _01055_;
  wire _01056_;
  wire _01057_;
  wire _01058_;
  wire _01059_;
  wire _01060_;
  wire _01061_;
  wire _01062_;
  wire _01063_;
  wire _01064_;
  wire _01065_;
  wire _01066_;
  wire _01067_;
  wire _01068_;
  wire _01069_;
  wire _01070_;
  wire _01071_;
  wire _01072_;
  wire _01073_;
  wire _01074_;
  wire _01075_;
  wire _01076_;
  wire _01077_;
  wire _01078_;
  wire _01079_;
  wire _01080_;
  wire _01081_;
  wire _01082_;
  wire _01083_;
  wire _01084_;
  wire _01085_;
  wire _01086_;
  wire _01087_;
  wire _01088_;
  wire _01089_;
  wire _01090_;
  wire _01091_;
  wire _01092_;
  wire _01093_;
  wire _01094_;
  wire _01095_;
  wire _01096_;
  wire _01097_;
  wire _01098_;
  wire _01099_;
  wire _01100_;
  wire _01101_;
  wire _01102_;
  wire _01103_;
  wire _01104_;
  wire _01105_;
  wire _01106_;
  wire _01107_;
  wire _01108_;
  wire _01109_;
  wire _01110_;
  wire _01111_;
  wire _01112_;
  wire _01113_;
  wire _01114_;
  wire _01115_;
  wire _01116_;
  wire _01117_;
  wire _01118_;
  wire _01119_;
  wire _01120_;
  wire _01121_;
  wire _01122_;
  wire _01123_;
  wire _01124_;
  wire _01125_;
  wire _01126_;
  wire _01127_;
  wire _01128_;
  wire _01129_;
  wire _01130_;
  wire _01131_;
  wire _01132_;
  wire _01133_;
  wire _01134_;
  wire _01135_;
  wire _01136_;
  wire _01137_;
  wire _01138_;
  wire _01139_;
  wire _01140_;
  wire _01141_;
  wire _01142_;
  wire _01143_;
  wire _01144_;
  wire _01145_;
  wire _01146_;
  wire _01147_;
  wire _01148_;
  wire _01149_;
  wire _01150_;
  wire _01151_;
  wire _01152_;
  wire _01153_;
  wire _01154_;
  wire _01155_;
  wire _01156_;
  wire _01157_;
  wire _01158_;
  wire _01159_;
  wire _01160_;
  wire _01161_;
  wire _01162_;
  wire _01163_;
  wire _01164_;
  wire _01165_;
  wire _01166_;
  wire _01167_;
  wire _01168_;
  wire _01169_;
  wire _01170_;
  wire _01171_;
  wire _01172_;
  wire _01173_;
  wire _01174_;
  wire _01175_;
  wire _01176_;
  wire _01177_;
  wire _01178_;
  wire _01179_;
  wire _01180_;
  wire _01181_;
  wire _01182_;
  wire _01183_;
  wire _01184_;
  wire _01185_;
  wire _01186_;
  wire _01187_;
  wire _01188_;
  wire _01189_;
  wire _01190_;
  wire _01191_;
  wire _01192_;
  wire _01193_;
  wire _01194_;
  wire _01195_;
  wire _01196_;
  wire _01197_;
  wire _01198_;
  wire _01199_;
  wire _01200_;
  wire _01201_;
  wire _01202_;
  wire _01203_;
  wire _01204_;
  wire _01205_;
  wire _01206_;
  wire _01207_;
  wire _01208_;
  wire _01209_;
  wire _01210_;
  wire _01211_;
  wire _01212_;
  wire _01213_;
  wire _01214_;
  wire _01215_;
  wire _01216_;
  wire _01217_;
  wire _01218_;
  wire _01219_;
  wire _01220_;
  wire _01221_;
  wire _01222_;
  wire _01223_;
  wire _01224_;
  wire _01225_;
  wire _01226_;
  wire _01227_;
  wire _01228_;
  wire _01229_;
  wire _01230_;
  wire _01231_;
  wire _01232_;
  wire _01233_;
  wire _01234_;
  wire _01235_;
  wire _01236_;
  wire _01237_;
  wire _01238_;
  wire _01239_;
  wire _01240_;
  wire _01241_;
  wire _01242_;
  wire _01243_;
  wire _01244_;
  wire _01245_;
  wire _01246_;
  wire _01247_;
  wire _01248_;
  wire _01249_;
  wire _01250_;
  wire _01251_;
  wire _01252_;
  wire _01253_;
  wire _01254_;
  wire _01255_;
  wire _01256_;
  wire _01257_;
  wire _01258_;
  wire _01259_;
  wire _01260_;
  wire _01261_;
  wire _01262_;
  wire _01263_;
  wire _01264_;
  wire _01265_;
  wire _01266_;
  wire _01267_;
  wire _01268_;
  wire _01269_;
  wire _01270_;
  wire _01271_;
  wire _01272_;
  wire _01273_;
  wire _01274_;
  wire _01275_;
  wire _01276_;
  wire _01277_;
  wire _01278_;
  wire _01279_;
  wire _01280_;
  wire _01281_;
  wire _01282_;
  wire _01283_;
  wire _01284_;
  wire _01285_;
  wire _01286_;
  wire _01287_;
  wire _01288_;
  wire _01289_;
  wire _01290_;
  wire _01291_;
  wire _01292_;
  wire _01293_;
  wire _01294_;
  wire _01295_;
  wire _01296_;
  wire _01297_;
  wire _01298_;
  wire _01299_;
  wire _01300_;
  wire _01301_;
  wire _01302_;
  wire _01303_;
  wire _01304_;
  wire _01305_;
  wire _01306_;
  wire _01307_;
  wire _01308_;
  wire _01309_;
  wire _01310_;
  wire _01311_;
  wire _01312_;
  wire _01313_;
  wire _01314_;
  wire _01315_;
  wire _01316_;
  wire _01317_;
  wire _01318_;
  wire _01319_;
  wire _01320_;
  wire _01321_;
  wire _01322_;
  wire _01323_;
  wire _01324_;
  wire _01325_;
  wire _01326_;
  wire _01327_;
  wire _01328_;
  wire _01329_;
  wire _01330_;
  wire _01331_;
  wire _01332_;
  wire _01333_;
  wire _01334_;
  wire _01335_;
  wire _01336_;
  wire _01337_;
  wire _01338_;
  wire _01339_;
  wire _01340_;
  wire _01341_;
  wire _01342_;
  wire _01343_;
  wire _01344_;
  wire _01345_;
  wire _01346_;
  wire _01347_;
  wire _01348_;
  wire _01349_;
  wire _01350_;
  wire _01351_;
  wire _01352_;
  wire _01353_;
  wire _01354_;
  wire _01355_;
  wire _01356_;
  wire _01357_;
  wire _01358_;
  wire _01359_;
  wire _01360_;
  wire _01361_;
  wire _01362_;
  wire _01363_;
  wire _01364_;
  wire _01365_;
  wire _01366_;
  wire _01367_;
  wire _01368_;
  wire _01369_;
  wire _01370_;
  wire _01371_;
  wire _01372_;
  wire _01373_;
  wire _01374_;
  wire _01375_;
  wire _01376_;
  wire _01377_;
  wire _01378_;
  wire _01379_;
  wire _01380_;
  wire _01381_;
  wire _01382_;
  wire _01383_;
  wire _01384_;
  wire _01385_;
  wire _01386_;
  wire _01387_;
  wire _01388_;
  wire _01389_;
  wire _01390_;
  wire _01391_;
  wire _01392_;
  wire _01393_;
  wire _01394_;
  wire _01395_;
  wire _01396_;
  wire _01397_;
  wire _01398_;
  wire _01399_;
  wire _01400_;
  wire _01401_;
  wire _01402_;
  wire _01403_;
  wire _01404_;
  wire _01405_;
  wire _01406_;
  wire _01407_;
  wire _01408_;
  wire _01409_;
  wire _01410_;
  wire _01411_;
  wire _01412_;
  wire _01413_;
  wire _01414_;
  wire _01415_;
  wire _01416_;
  wire _01417_;
  wire _01418_;
  wire _01419_;
  wire _01420_;
  wire _01421_;
  wire _01422_;
  wire _01423_;
  wire _01424_;
  wire _01425_;
  wire _01426_;
  wire _01427_;
  wire _01428_;
  wire _01429_;
  wire _01430_;
  wire _01431_;
  wire _01432_;
  wire _01433_;
  wire _01434_;
  wire _01435_;
  wire _01436_;
  wire _01437_;
  wire _01438_;
  wire _01439_;
  wire _01440_;
  wire _01441_;
  wire _01442_;
  wire _01443_;
  wire _01444_;
  wire _01445_;
  wire _01446_;
  wire _01447_;
  wire _01448_;
  wire _01449_;
  wire _01450_;
  wire _01451_;
  wire _01452_;
  wire _01453_;
  wire _01454_;
  wire _01455_;
  wire _01456_;
  wire _01457_;
  wire _01458_;
  wire _01459_;
  wire _01460_;
  wire _01461_;
  wire _01462_;
  wire _01463_;
  wire _01464_;
  wire _01465_;
  wire _01466_;
  wire _01467_;
  wire _01468_;
  wire _01469_;
  wire _01470_;
  wire _01471_;
  wire _01472_;
  wire _01473_;
  wire _01474_;
  wire _01475_;
  wire _01476_;
  wire _01477_;
  wire _01478_;
  wire _01479_;
  wire _01480_;
  wire _01481_;
  wire _01482_;
  wire _01483_;
  wire _01484_;
  wire _01485_;
  wire _01486_;
  wire _01487_;
  wire _01488_;
  wire _01489_;
  wire _01490_;
  wire _01491_;
  wire _01492_;
  wire _01493_;
  wire _01494_;
  wire _01495_;
  wire _01496_;
  wire _01497_;
  wire _01498_;
  wire _01499_;
  wire _01500_;
  wire _01501_;
  wire _01502_;
  wire _01503_;
  wire _01504_;
  wire _01505_;
  wire _01506_;
  wire _01507_;
  wire _01508_;
  wire _01509_;
  wire _01510_;
  wire _01511_;
  wire _01512_;
  wire _01513_;
  wire _01514_;
  wire _01515_;
  wire _01516_;
  wire _01517_;
  wire _01518_;
  wire _01519_;
  wire _01520_;
  wire _01521_;
  wire _01522_;
  wire _01523_;
  wire _01524_;
  wire _01525_;
  wire _01526_;
  wire _01527_;
  wire _01528_;
  wire _01529_;
  wire _01530_;
  wire _01531_;
  wire _01532_;
  wire _01533_;
  wire _01534_;
  wire _01535_;
  wire _01536_;
  wire _01537_;
  wire _01538_;
  wire _01539_;
  wire _01540_;
  wire _01541_;
  wire _01542_;
  wire _01543_;
  wire _01544_;
  wire _01545_;
  wire _01546_;
  wire _01547_;
  wire _01548_;
  wire _01549_;
  wire _01550_;
  wire _01551_;
  wire _01552_;
  wire _01553_;
  wire _01554_;
  wire _01555_;
  wire _01556_;
  wire _01557_;
  wire _01558_;
  wire _01559_;
  wire _01560_;
  wire _01561_;
  wire _01562_;
  wire _01563_;
  wire _01564_;
  wire _01565_;
  wire _01566_;
  wire _01567_;
  wire _01568_;
  wire _01569_;
  wire _01570_;
  wire _01571_;
  wire _01572_;
  wire _01573_;
  wire _01574_;
  wire _01575_;
  wire _01576_;
  wire _01577_;
  wire _01578_;
  wire _01579_;
  wire _01580_;
  wire _01581_;
  wire _01582_;
  wire _01583_;
  wire _01584_;
  wire _01585_;
  wire _01586_;
  wire _01587_;
  wire _01588_;
  wire _01589_;
  wire _01590_;
  wire _01591_;
  wire _01592_;
  wire _01593_;
  wire _01594_;
  wire _01595_;
  wire _01596_;
  wire _01597_;
  wire _01598_;
  wire _01599_;
  wire _01600_;
  wire _01601_;
  wire _01602_;
  wire _01603_;
  wire _01604_;
  wire _01605_;
  wire _01606_;
  wire _01607_;
  wire _01608_;
  wire _01609_;
  wire _01610_;
  wire _01611_;
  wire _01612_;
  wire _01613_;
  wire _01614_;
  wire _01615_;
  wire _01616_;
  wire _01617_;
  wire _01618_;
  wire _01619_;
  wire _01620_;
  wire _01621_;
  wire _01622_;
  wire _01623_;
  wire _01624_;
  wire _01625_;
  wire _01626_;
  wire _01627_;
  wire _01628_;
  wire _01629_;
  wire _01630_;
  wire _01631_;
  wire _01632_;
  wire _01633_;
  wire _01634_;
  wire _01635_;
  wire _01636_;
  wire _01637_;
  wire _01638_;
  wire _01639_;
  wire _01640_;
  wire _01641_;
  wire _01642_;
  wire _01643_;
  wire _01644_;
  wire _01645_;
  wire _01646_;
  wire _01647_;
  wire _01648_;
  wire _01649_;
  wire _01650_;
  wire _01651_;
  wire _01652_;
  wire _01653_;
  wire _01654_;
  wire _01655_;
  wire _01656_;
  wire _01657_;
  wire _01658_;
  wire _01659_;
  wire _01660_;
  wire _01661_;
  wire _01662_;
  wire _01663_;
  wire _01664_;
  wire _01665_;
  wire _01666_;
  wire _01667_;
  wire _01668_;
  wire _01669_;
  wire _01670_;
  wire _01671_;
  wire _01672_;
  wire _01673_;
  wire _01674_;
  wire _01675_;
  wire _01676_;
  wire _01677_;
  wire _01678_;
  wire _01679_;
  wire _01680_;
  wire _01681_;
  wire _01682_;
  wire _01683_;
  wire _01684_;
  wire _01685_;
  wire _01686_;
  wire _01687_;
  wire _01688_;
  wire _01689_;
  wire _01690_;
  wire _01691_;
  wire _01692_;
  wire _01693_;
  wire _01694_;
  wire _01695_;
  wire _01696_;
  wire _01697_;
  wire _01698_;
  wire _01699_;
  wire _01700_;
  wire _01701_;
  wire _01702_;
  wire _01703_;
  wire _01704_;
  wire _01705_;
  wire _01706_;
  wire _01707_;
  wire _01708_;
  wire _01709_;
  wire _01710_;
  wire _01711_;
  wire _01712_;
  wire _01713_;
  wire _01714_;
  wire _01715_;
  wire _01716_;
  wire _01717_;
  wire _01718_;
  wire _01719_;
  wire _01720_;
  wire _01721_;
  wire _01722_;
  wire _01723_;
  wire _01724_;
  wire _01725_;
  wire _01726_;
  wire _01727_;
  wire _01728_;
  wire _01729_;
  wire _01730_;
  wire _01731_;
  wire _01732_;
  wire _01733_;
  wire _01734_;
  wire _01735_;
  wire _01736_;
  wire _01737_;
  wire _01738_;
  wire _01739_;
  wire _01740_;
  wire _01741_;
  wire _01742_;
  wire _01743_;
  wire _01744_;
  wire _01745_;
  wire _01746_;
  wire _01747_;
  wire _01748_;
  wire _01749_;
  wire _01750_;
  wire _01751_;
  wire _01752_;
  wire _01753_;
  wire _01754_;
  wire _01755_;
  wire _01756_;
  wire _01757_;
  wire _01758_;
  wire _01759_;
  wire _01760_;
  wire _01761_;
  wire _01762_;
  wire _01763_;
  wire _01764_;
  wire _01765_;
  wire _01766_;
  wire _01767_;
  wire _01768_;
  wire _01769_;
  wire _01770_;
  wire _01771_;
  wire _01772_;
  wire _01773_;
  wire _01774_;
  wire _01775_;
  wire _01776_;
  wire _01777_;
  wire _01778_;
  wire _01779_;
  wire _01780_;
  wire _01781_;
  wire _01782_;
  wire _01783_;
  wire _01784_;
  wire _01785_;
  wire _01786_;
  wire _01787_;
  wire _01788_;
  wire _01789_;
  wire _01790_;
  wire _01791_;
  wire _01792_;
  wire _01793_;
  wire _01794_;
  wire _01795_;
  wire _01796_;
  wire _01797_;
  wire _01798_;
  wire _01799_;
  wire _01800_;
  wire _01801_;
  wire _01802_;
  wire _01803_;
  wire _01804_;
  wire _01805_;
  wire _01806_;
  wire _01807_;
  wire _01808_;
  wire _01809_;
  wire _01810_;
  wire _01811_;
  wire _01812_;
  wire _01813_;
  wire _01814_;
  wire _01815_;
  wire _01816_;
  wire _01817_;
  wire _01818_;
  wire _01819_;
  wire _01820_;
  wire _01821_;
  wire _01822_;
  wire _01823_;
  wire _01824_;
  wire _01825_;
  wire _01826_;
  wire _01827_;
  wire _01828_;
  wire _01829_;
  wire _01830_;
  wire _01831_;
  wire _01832_;
  wire _01833_;
  wire _01834_;
  wire _01835_;
  wire _01836_;
  wire _01837_;
  wire _01838_;
  wire _01839_;
  wire _01840_;
  wire _01841_;
  wire _01842_;
  wire _01843_;
  wire _01844_;
  wire _01845_;
  wire _01846_;
  wire _01847_;
  wire _01848_;
  wire _01849_;
  wire _01850_;
  wire _01851_;
  wire _01852_;
  wire _01853_;
  wire _01854_;
  wire _01855_;
  wire _01856_;
  wire _01857_;
  wire _01858_;
  wire _01859_;
  wire _01860_;
  wire _01861_;
  wire _01862_;
  wire _01863_;
  wire _01864_;
  wire _01865_;
  wire _01866_;
  wire _01867_;
  wire _01868_;
  wire _01869_;
  wire _01870_;
  wire _01871_;
  wire _01872_;
  wire _01873_;
  wire _01874_;
  wire _01875_;
  wire _01876_;
  wire _01877_;
  wire _01878_;
  wire _01879_;
  wire _01880_;
  wire _01881_;
  wire _01882_;
  wire _01883_;
  wire _01884_;
  wire _01885_;
  wire _01886_;
  wire _01887_;
  wire _01888_;
  wire _01889_;
  wire _01890_;
  wire _01891_;
  wire _01892_;
  wire _01893_;
  wire _01894_;
  wire _01895_;
  wire _01896_;
  wire _01897_;
  wire _01898_;
  wire _01899_;
  wire _01900_;
  wire _01901_;
  wire _01902_;
  wire _01903_;
  wire _01904_;
  wire _01905_;
  wire _01906_;
  wire _01907_;
  wire _01908_;
  wire _01909_;
  wire _01910_;
  wire _01911_;
  wire _01912_;
  wire _01913_;
  wire _01914_;
  wire _01915_;
  wire _01916_;
  wire _01917_;
  wire _01918_;
  wire _01919_;
  wire _01920_;
  wire _01921_;
  wire _01922_;
  wire _01923_;
  wire _01924_;
  wire _01925_;
  wire _01926_;
  wire _01927_;
  wire _01928_;
  wire _01929_;
  wire _01930_;
  wire _01931_;
  wire _01932_;
  wire _01933_;
  wire _01934_;
  wire _01935_;
  wire _01936_;
  wire _01937_;
  wire _01938_;
  wire _01939_;
  wire _01940_;
  wire _01941_;
  wire _01942_;
  wire _01943_;
  wire _01944_;
  wire _01945_;
  wire _01946_;
  wire _01947_;
  wire _01948_;
  wire _01949_;
  wire _01950_;
  wire _01951_;
  wire _01952_;
  wire _01953_;
  wire _01954_;
  wire _01955_;
  wire _01956_;
  wire _01957_;
  wire _01958_;
  wire _01959_;
  wire _01960_;
  wire _01961_;
  wire _01962_;
  wire _01963_;
  wire _01964_;
  wire _01965_;
  wire _01966_;
  wire _01967_;
  wire _01968_;
  wire _01969_;
  wire _01970_;
  wire _01971_;
  wire _01972_;
  wire _01973_;
  wire _01974_;
  wire _01975_;
  wire _01976_;
  wire _01977_;
  wire _01978_;
  wire _01979_;
  wire _01980_;
  wire _01981_;
  wire _01982_;
  wire _01983_;
  wire _01984_;
  wire _01985_;
  wire _01986_;
  wire _01987_;
  wire _01988_;
  wire _01989_;
  wire _01990_;
  wire _01991_;
  wire _01992_;
  wire _01993_;
  wire _01994_;
  wire _01995_;
  wire _01996_;
  wire _01997_;
  wire _01998_;
  wire _01999_;
  wire _02000_;
  wire _02001_;
  wire _02002_;
  wire _02003_;
  wire _02004_;
  wire _02005_;
  wire _02006_;
  wire _02007_;
  wire _02008_;
  wire _02009_;
  wire _02010_;
  wire _02011_;
  wire _02012_;
  wire _02013_;
  wire _02014_;
  wire _02015_;
  wire _02016_;
  wire _02017_;
  wire _02018_;
  wire _02019_;
  wire _02020_;
  wire _02021_;
  wire _02022_;
  wire _02023_;
  wire _02024_;
  wire _02025_;
  wire _02026_;
  wire _02027_;
  wire _02028_;
  wire _02029_;
  wire _02030_;
  wire _02031_;
  wire _02032_;
  wire _02033_;
  wire _02034_;
  wire _02035_;
  wire _02036_;
  wire _02037_;
  wire _02038_;
  wire _02039_;
  wire _02040_;
  wire _02041_;
  wire _02042_;
  wire _02043_;
  wire _02044_;
  wire _02045_;
  wire _02046_;
  wire _02047_;
  wire _02048_;
  wire _02049_;
  wire _02050_;
  wire _02051_;
  wire _02052_;
  wire _02053_;
  wire _02054_;
  wire _02055_;
  wire _02056_;
  wire _02057_;
  wire _02058_;
  wire _02059_;
  wire _02060_;
  wire _02061_;
  wire _02062_;
  wire _02063_;
  wire _02064_;
  wire _02065_;
  wire _02066_;
  wire _02067_;
  wire _02068_;
  wire _02069_;
  wire _02070_;
  wire _02071_;
  wire _02072_;
  wire _02073_;
  wire _02074_;
  wire _02075_;
  wire _02076_;
  wire _02077_;
  wire _02078_;
  wire _02079_;
  wire _02080_;
  wire _02081_;
  wire _02082_;
  wire _02083_;
  wire _02084_;
  wire _02085_;
  wire _02086_;
  wire _02087_;
  wire _02088_;
  wire _02089_;
  wire _02090_;
  wire _02091_;
  wire _02092_;
  wire _02093_;
  wire _02094_;
  wire _02095_;
  wire _02096_;
  wire _02097_;
  wire _02098_;
  wire _02099_;
  wire _02100_;
  wire _02101_;
  wire _02102_;
  wire _02103_;
  wire _02104_;
  wire _02105_;
  wire _02106_;
  wire _02107_;
  wire _02108_;
  wire _02109_;
  wire _02110_;
  wire _02111_;
  wire _02112_;
  wire _02113_;
  wire _02114_;
  wire _02115_;
  wire _02116_;
  wire _02117_;
  wire _02118_;
  wire _02119_;
  wire _02120_;
  wire _02121_;
  wire _02122_;
  wire _02123_;
  wire _02124_;
  wire _02125_;
  wire _02126_;
  wire _02127_;
  wire _02128_;
  wire _02129_;
  wire _02130_;
  wire _02131_;
  wire _02132_;
  wire _02133_;
  wire _02134_;
  wire _02135_;
  wire _02136_;
  wire _02137_;
  wire _02138_;
  wire _02139_;
  wire _02140_;
  wire _02141_;
  wire _02142_;
  wire _02143_;
  wire _02144_;
  wire _02145_;
  wire _02146_;
  wire _02147_;
  wire _02148_;
  wire _02149_;
  wire _02150_;
  wire _02151_;
  wire _02152_;
  wire _02153_;
  wire _02154_;
  wire _02155_;
  wire _02156_;
  wire _02157_;
  wire _02158_;
  wire _02159_;
  wire _02160_;
  wire _02161_;
  wire _02162_;
  wire _02163_;
  wire _02164_;
  wire _02165_;
  wire _02166_;
  wire _02167_;
  wire _02168_;
  wire _02169_;
  wire _02170_;
  wire _02171_;
  wire _02172_;
  wire _02173_;
  wire _02174_;
  wire _02175_;
  wire _02176_;
  wire _02177_;
  wire _02178_;
  wire _02179_;
  wire _02180_;
  wire _02181_;
  wire _02182_;
  wire _02183_;
  wire _02184_;
  wire _02185_;
  wire _02186_;
  wire _02187_;
  wire _02188_;
  wire _02189_;
  wire _02190_;
  wire _02191_;
  wire _02192_;
  wire _02193_;
  wire _02194_;
  wire _02195_;
  wire _02196_;
  wire _02197_;
  wire _02198_;
  wire _02199_;
  wire _02200_;
  wire _02201_;
  wire _02202_;
  wire _02203_;
  wire _02204_;
  wire _02205_;
  wire _02206_;
  wire _02207_;
  wire _02208_;
  wire _02209_;
  wire _02210_;
  wire _02211_;
  wire _02212_;
  wire _02213_;
  wire _02214_;
  wire _02215_;
  wire _02216_;
  wire _02217_;
  wire _02218_;
  wire _02219_;
  wire _02220_;
  wire _02221_;
  wire _02222_;
  wire _02223_;
  wire _02224_;
  wire _02225_;
  wire _02226_;
  wire _02227_;
  wire _02228_;
  wire _02229_;
  wire _02230_;
  wire _02231_;
  wire _02232_;
  wire _02233_;
  wire _02234_;
  wire _02235_;
  wire _02236_;
  wire _02237_;
  wire _02238_;
  wire _02239_;
  wire _02240_;
  wire _02241_;
  wire _02242_;
  wire _02243_;
  wire _02244_;
  wire _02245_;
  wire _02246_;
  wire _02247_;
  wire _02248_;
  wire _02249_;
  wire _02250_;
  wire _02251_;
  wire _02252_;
  wire _02253_;
  wire _02254_;
  wire _02255_;
  wire _02256_;
  wire _02257_;
  wire _02258_;
  wire _02259_;
  wire _02260_;
  wire _02261_;
  wire _02262_;
  wire _02263_;
  wire _02264_;
  wire _02265_;
  wire _02266_;
  wire _02267_;
  wire _02268_;
  wire _02269_;
  wire _02270_;
  wire _02271_;
  wire _02272_;
  wire _02273_;
  wire _02274_;
  wire _02275_;
  wire _02276_;
  wire _02277_;
  wire _02278_;
  wire _02279_;
  wire _02280_;
  wire _02281_;
  wire _02282_;
  wire _02283_;
  wire _02284_;
  wire _02285_;
  wire _02286_;
  wire _02287_;
  wire _02288_;
  wire _02289_;
  wire _02290_;
  wire _02291_;
  wire _02292_;
  wire _02293_;
  wire _02294_;
  wire _02295_;
  wire _02296_;
  wire _02297_;
  wire _02298_;
  wire _02299_;
  wire _02300_;
  wire _02301_;
  wire _02302_;
  wire _02303_;
  wire _02304_;
  wire _02305_;
  wire _02306_;
  wire _02307_;
  wire _02308_;
  wire _02309_;
  wire _02310_;
  wire _02311_;
  wire _02312_;
  wire _02313_;
  wire _02314_;
  wire _02315_;
  wire _02316_;
  wire _02317_;
  wire _02318_;
  wire _02319_;
  wire _02320_;
  wire _02321_;
  wire _02322_;
  wire _02323_;
  wire _02324_;
  wire _02325_;
  wire _02326_;
  wire _02327_;
  wire _02328_;
  wire _02329_;
  wire _02330_;
  wire _02331_;
  wire _02332_;
  wire _02333_;
  wire _02334_;
  wire _02335_;
  wire _02336_;
  wire _02337_;
  wire _02338_;
  wire _02339_;
  wire _02340_;
  wire _02341_;
  wire _02342_;
  wire _02343_;
  wire _02344_;
  wire _02345_;
  wire _02346_;
  wire _02347_;
  wire _02348_;
  wire _02349_;
  wire _02350_;
  wire _02351_;
  wire _02352_;
  wire _02353_;
  wire _02354_;
  wire _02355_;
  wire _02356_;
  wire _02357_;
  wire _02358_;
  wire _02359_;
  wire _02360_;
  wire _02361_;
  wire _02362_;
  wire _02363_;
  wire _02364_;
  wire _02365_;
  wire _02366_;
  wire _02367_;
  wire _02368_;
  wire _02369_;
  wire _02370_;
  wire _02371_;
  wire _02372_;
  wire _02373_;
  wire _02374_;
  wire _02375_;
  wire _02376_;
  wire _02377_;
  wire _02378_;
  wire _02379_;
  wire _02380_;
  wire _02381_;
  wire _02382_;
  wire _02383_;
  wire _02384_;
  wire _02385_;
  wire _02386_;
  wire _02387_;
  wire _02388_;
  wire _02389_;
  wire _02390_;
  wire _02391_;
  wire _02392_;
  wire _02393_;
  wire _02394_;
  wire _02395_;
  wire _02396_;
  wire _02397_;
  wire _02398_;
  wire _02399_;
  wire _02400_;
  wire _02401_;
  wire _02402_;
  wire _02403_;
  wire _02404_;
  wire _02405_;
  wire _02406_;
  wire _02407_;
  wire _02408_;
  wire _02409_;
  wire _02410_;
  wire _02411_;
  wire _02412_;
  wire _02413_;
  wire _02414_;
  wire _02415_;
  wire _02416_;
  wire _02417_;
  wire _02418_;
  wire _02419_;
  wire _02420_;
  wire _02421_;
  wire _02422_;
  wire _02423_;
  wire _02424_;
  wire _02425_;
  wire _02426_;
  wire _02427_;
  wire _02428_;
  wire _02429_;
  wire _02430_;
  wire _02431_;
  wire _02432_;
  wire _02433_;
  wire _02434_;
  wire _02435_;
  wire _02436_;
  wire _02437_;
  wire _02438_;
  wire _02439_;
  wire _02440_;
  wire _02441_;
  wire _02442_;
  wire _02443_;
  wire _02444_;
  wire _02445_;
  wire _02446_;
  wire _02447_;
  wire _02448_;
  wire _02449_;
  wire _02450_;
  wire _02451_;
  wire _02452_;
  wire _02453_;
  wire _02454_;
  wire _02455_;
  wire _02456_;
  wire _02457_;
  wire _02458_;
  wire _02459_;
  wire _02460_;
  wire _02461_;
  wire _02462_;
  wire _02463_;
  wire _02464_;
  wire _02465_;
  wire _02466_;
  wire _02467_;
  wire _02468_;
  wire _02469_;
  wire _02470_;
  wire _02471_;
  wire _02472_;
  wire _02473_;
  wire _02474_;
  wire _02475_;
  wire _02476_;
  wire _02477_;
  wire _02478_;
  wire _02479_;
  wire _02480_;
  wire _02481_;
  wire _02482_;
  wire _02483_;
  wire _02484_;
  wire _02485_;
  wire _02486_;
  wire _02487_;
  wire _02488_;
  wire _02489_;
  wire _02490_;
  wire _02491_;
  wire _02492_;
  wire _02493_;
  wire _02494_;
  wire _02495_;
  wire _02496_;
  wire _02497_;
  wire _02498_;
  wire _02499_;
  wire _02500_;
  wire _02501_;
  wire _02502_;
  wire _02503_;
  wire _02504_;
  wire _02505_;
  wire _02506_;
  wire _02507_;
  wire _02508_;
  wire _02509_;
  wire _02510_;
  wire _02511_;
  wire _02512_;
  wire _02513_;
  wire _02514_;
  wire _02515_;
  wire _02516_;
  wire _02517_;
  wire _02518_;
  wire _02519_;
  wire _02520_;
  wire _02521_;
  wire _02522_;
  wire _02523_;
  wire _02524_;
  wire _02525_;
  wire _02526_;
  wire _02527_;
  wire _02528_;
  wire _02529_;
  wire _02530_;
  wire _02531_;
  wire _02532_;
  wire _02533_;
  wire _02534_;
  wire _02535_;
  wire _02536_;
  wire _02537_;
  wire _02538_;
  wire _02539_;
  wire _02540_;
  wire _02541_;
  wire _02542_;
  wire _02543_;
  wire _02544_;
  wire _02545_;
  wire _02546_;
  wire _02547_;
  wire _02548_;
  wire _02549_;
  wire _02550_;
  wire _02551_;
  wire _02552_;
  wire _02553_;
  wire _02554_;
  wire _02555_;
  wire _02556_;
  wire _02557_;
  wire _02558_;
  wire _02559_;
  wire _02560_;
  wire _02561_;
  wire _02562_;
  wire _02563_;
  wire _02564_;
  wire _02565_;
  wire _02566_;
  wire _02567_;
  wire _02568_;
  wire _02569_;
  wire _02570_;
  wire _02571_;
  wire _02572_;
  wire _02573_;
  wire _02574_;
  wire _02575_;
  wire _02576_;
  wire _02577_;
  wire _02578_;
  wire _02579_;
  wire _02580_;
  wire _02581_;
  wire _02582_;
  wire _02583_;
  wire _02584_;
  wire _02585_;
  wire _02586_;
  wire _02587_;
  wire _02588_;
  wire _02589_;
  wire _02590_;
  wire _02591_;
  wire _02592_;
  wire _02593_;
  wire _02594_;
  wire _02595_;
  wire _02596_;
  wire _02597_;
  wire _02598_;
  wire _02599_;
  wire _02600_;
  wire _02601_;
  wire _02602_;
  wire _02603_;
  wire _02604_;
  wire _02605_;
  wire _02606_;
  wire _02607_;
  wire _02608_;
  wire _02609_;
  wire _02610_;
  wire _02611_;
  wire _02612_;
  wire _02613_;
  wire _02614_;
  wire _02615_;
  wire _02616_;
  wire _02617_;
  wire _02618_;
  wire _02619_;
  wire _02620_;
  wire _02621_;
  wire _02622_;
  wire _02623_;
  wire _02624_;
  wire _02625_;
  wire _02626_;
  wire _02627_;
  wire _02628_;
  wire _02629_;
  wire _02630_;
  wire _02631_;
  wire _02632_;
  wire _02633_;
  wire _02634_;
  wire _02635_;
  wire _02636_;
  wire _02637_;
  wire _02638_;
  wire _02639_;
  wire _02640_;
  wire _02641_;
  wire _02642_;
  wire _02643_;
  wire _02644_;
  wire _02645_;
  wire _02646_;
  wire _02647_;
  wire _02648_;
  wire _02649_;
  wire _02650_;
  wire _02651_;
  wire _02652_;
  wire _02653_;
  wire _02654_;
  wire _02655_;
  wire _02656_;
  wire _02657_;
  wire _02658_;
  wire _02659_;
  wire _02660_;
  wire _02661_;
  wire _02662_;
  wire _02663_;
  wire _02664_;
  wire _02665_;
  wire _02666_;
  wire _02667_;
  wire _02668_;
  wire _02669_;
  wire _02670_;
  wire _02671_;
  wire _02672_;
  wire _02673_;
  wire _02674_;
  wire _02675_;
  wire _02676_;
  wire _02677_;
  wire _02678_;
  wire _02679_;
  wire _02680_;
  wire _02681_;
  wire _02682_;
  wire _02683_;
  wire _02684_;
  wire _02685_;
  wire _02686_;
  wire _02687_;
  wire _02688_;
  wire _02689_;
  wire _02690_;
  wire _02691_;
  wire _02692_;
  wire _02693_;
  wire _02694_;
  wire _02695_;
  wire _02696_;
  wire _02697_;
  wire _02698_;
  wire _02699_;
  wire _02700_;
  wire _02701_;
  wire _02702_;
  wire _02703_;
  wire _02704_;
  wire _02705_;
  wire _02706_;
  wire _02707_;
  wire _02708_;
  wire _02709_;
  wire _02710_;
  wire _02711_;
  wire _02712_;
  wire _02713_;
  wire _02714_;
  wire _02715_;
  wire _02716_;
  wire _02717_;
  wire _02718_;
  wire _02719_;
  wire _02720_;
  wire _02721_;
  wire _02722_;
  wire _02723_;
  wire _02724_;
  wire _02725_;
  wire _02726_;
  wire _02727_;
  wire _02728_;
  wire _02729_;
  wire _02730_;
  wire _02731_;
  wire _02732_;
  wire _02733_;
  wire _02734_;
  wire _02735_;
  wire _02736_;
  wire _02737_;
  wire _02738_;
  wire _02739_;
  wire _02740_;
  wire _02741_;
  wire _02742_;
  wire _02743_;
  wire _02744_;
  wire _02745_;
  wire _02746_;
  wire _02747_;
  wire _02748_;
  wire _02749_;
  wire _02750_;
  wire _02751_;
  wire _02752_;
  wire _02753_;
  wire _02754_;
  wire _02755_;
  wire _02756_;
  wire _02757_;
  wire _02758_;
  wire _02759_;
  wire _02760_;
  wire _02761_;
  wire _02762_;
  wire _02763_;
  wire _02764_;
  wire _02765_;
  wire _02766_;
  wire _02767_;
  wire _02768_;
  wire _02769_;
  wire _02770_;
  wire _02771_;
  wire _02772_;
  wire _02773_;
  wire _02774_;
  wire _02775_;
  wire _02776_;
  wire _02777_;
  wire _02778_;
  wire _02779_;
  wire _02780_;
  wire _02781_;
  wire _02782_;
  wire _02783_;
  wire _02784_;
  wire _02785_;
  wire _02786_;
  wire _02787_;
  wire _02788_;
  wire _02789_;
  wire _02790_;
  wire _02791_;
  wire _02792_;
  wire _02793_;
  wire _02794_;
  wire _02795_;
  wire _02796_;
  wire _02797_;
  wire _02798_;
  wire _02799_;
  wire _02800_;
  wire _02801_;
  wire _02802_;
  wire _02803_;
  wire _02804_;
  wire _02805_;
  wire _02806_;
  wire _02807_;
  wire _02808_;
  wire _02809_;
  wire _02810_;
  wire _02811_;
  wire _02812_;
  wire _02813_;
  wire _02814_;
  wire _02815_;
  wire _02816_;
  wire _02817_;
  wire _02818_;
  wire _02819_;
  wire _02820_;
  wire _02821_;
  wire _02822_;
  wire _02823_;
  wire _02824_;
  wire _02825_;
  wire _02826_;
  wire _02827_;
  wire _02828_;
  wire _02829_;
  wire _02830_;
  wire _02831_;
  wire _02832_;
  wire _02833_;
  wire _02834_;
  wire _02835_;
  wire _02836_;
  wire _02837_;
  wire _02838_;
  wire _02839_;
  wire _02840_;
  wire _02841_;
  wire _02842_;
  wire _02843_;
  wire _02844_;
  wire _02845_;
  wire _02846_;
  wire _02847_;
  wire _02848_;
  wire _02849_;
  wire _02850_;
  wire _02851_;
  wire _02852_;
  wire _02853_;
  wire _02854_;
  wire _02855_;
  wire _02856_;
  wire _02857_;
  wire _02858_;
  wire _02859_;
  wire _02860_;
  wire _02861_;
  wire _02862_;
  wire _02863_;
  wire _02864_;
  wire _02865_;
  wire _02866_;
  wire _02867_;
  wire _02868_;
  wire _02869_;
  wire _02870_;
  wire _02871_;
  wire _02872_;
  wire _02873_;
  wire _02874_;
  wire _02875_;
  wire _02876_;
  wire _02877_;
  wire _02878_;
  wire _02879_;
  wire _02880_;
  wire _02881_;
  wire _02882_;
  wire _02883_;
  wire _02884_;
  wire _02885_;
  wire _02886_;
  wire _02887_;
  wire _02888_;
  wire _02889_;
  wire _02890_;
  wire _02891_;
  wire _02892_;
  wire _02893_;
  wire _02894_;
  wire _02895_;
  wire _02896_;
  wire _02897_;
  wire _02898_;
  wire _02899_;
  wire _02900_;
  wire _02901_;
  wire _02902_;
  wire _02903_;
  wire _02904_;
  wire _02905_;
  wire _02906_;
  wire _02907_;
  wire _02908_;
  wire _02909_;
  wire _02910_;
  wire _02911_;
  wire _02912_;
  wire _02913_;
  wire _02914_;
  wire _02915_;
  wire _02916_;
  wire _02917_;
  wire _02918_;
  wire _02919_;
  wire _02920_;
  wire _02921_;
  wire _02922_;
  wire _02923_;
  wire _02924_;
  wire _02925_;
  wire _02926_;
  wire _02927_;
  wire _02928_;
  wire _02929_;
  wire _02930_;
  wire _02931_;
  wire _02932_;
  wire _02933_;
  wire _02934_;
  wire _02935_;
  wire _02936_;
  wire _02937_;
  wire _02938_;
  wire _02939_;
  wire _02940_;
  wire _02941_;
  wire _02942_;
  wire _02943_;
  wire _02944_;
  wire _02945_;
  wire _02946_;
  wire _02947_;
  wire _02948_;
  wire _02949_;
  wire _02950_;
  wire _02951_;
  wire _02952_;
  wire _02953_;
  wire _02954_;
  wire _02955_;
  wire _02956_;
  wire _02957_;
  wire _02958_;
  wire _02959_;
  wire _02960_;
  wire _02961_;
  wire _02962_;
  wire _02963_;
  wire _02964_;
  wire _02965_;
  wire _02966_;
  wire _02967_;
  wire _02968_;
  wire _02969_;
  wire _02970_;
  wire _02971_;
  wire _02972_;
  wire _02973_;
  wire _02974_;
  wire _02975_;
  wire _02976_;
  wire _02977_;
  wire _02978_;
  wire _02979_;
  wire _02980_;
  wire _02981_;
  wire _02982_;
  wire _02983_;
  wire _02984_;
  wire _02985_;
  wire _02986_;
  wire _02987_;
  wire _02988_;
  wire _02989_;
  wire _02990_;
  wire _02991_;
  wire _02992_;
  wire _02993_;
  wire _02994_;
  wire _02995_;
  wire _02996_;
  wire _02997_;
  wire _02998_;
  wire _02999_;
  wire _03000_;
  wire _03001_;
  wire _03002_;
  wire _03003_;
  wire _03004_;
  wire _03005_;
  wire _03006_;
  wire _03007_;
  wire _03008_;
  wire _03009_;
  wire _03010_;
  wire _03011_;
  wire _03012_;
  wire _03013_;
  wire _03014_;
  wire _03015_;
  wire _03016_;
  wire _03017_;
  wire _03018_;
  wire _03019_;
  wire _03020_;
  wire _03021_;
  wire _03022_;
  wire _03023_;
  wire _03024_;
  wire _03025_;
  wire _03026_;
  wire _03027_;
  wire _03028_;
  wire _03029_;
  wire _03030_;
  wire _03031_;
  wire _03032_;
  wire _03033_;
  wire _03034_;
  wire _03035_;
  wire _03036_;
  wire _03037_;
  wire _03038_;
  wire _03039_;
  wire _03040_;
  wire _03041_;
  wire _03042_;
  wire _03043_;
  wire _03044_;
  wire _03045_;
  wire _03046_;
  wire _03047_;
  wire _03048_;
  wire _03049_;
  wire _03050_;
  wire _03051_;
  wire _03052_;
  wire _03053_;
  wire _03054_;
  wire _03055_;
  wire _03056_;
  wire _03057_;
  wire _03058_;
  wire _03059_;
  wire _03060_;
  wire _03061_;
  wire _03062_;
  wire _03063_;
  wire _03064_;
  wire _03065_;
  wire _03066_;
  wire _03067_;
  wire _03068_;
  wire _03069_;
  wire _03070_;
  wire _03071_;
  wire _03072_;
  wire _03073_;
  wire _03074_;
  wire _03075_;
  wire _03076_;
  wire _03077_;
  wire _03078_;
  wire _03079_;
  wire _03080_;
  wire _03081_;
  wire _03082_;
  wire _03083_;
  wire _03084_;
  wire _03085_;
  wire _03086_;
  wire _03087_;
  wire _03088_;
  wire _03089_;
  wire _03090_;
  wire _03091_;
  wire _03092_;
  wire _03093_;
  wire _03094_;
  wire _03095_;
  wire _03096_;
  wire _03097_;
  wire _03098_;
  wire _03099_;
  wire _03100_;
  wire _03101_;
  wire _03102_;
  wire _03103_;
  wire _03104_;
  wire _03105_;
  wire _03106_;
  wire _03107_;
  wire _03108_;
  wire _03109_;
  wire _03110_;
  wire _03111_;
  wire _03112_;
  wire _03113_;
  wire _03114_;
  wire _03115_;
  wire _03116_;
  wire _03117_;
  wire _03118_;
  wire _03119_;
  wire _03120_;
  wire _03121_;
  wire _03122_;
  wire _03123_;
  wire _03124_;
  wire _03125_;
  wire _03126_;
  wire _03127_;
  wire _03128_;
  wire _03129_;
  wire _03130_;
  wire _03131_;
  wire _03132_;
  wire _03133_;
  wire _03134_;
  wire _03135_;
  wire _03136_;
  wire _03137_;
  wire _03138_;
  wire _03139_;
  wire _03140_;
  wire _03141_;
  wire _03142_;
  wire _03143_;
  wire _03144_;
  wire _03145_;
  wire _03146_;
  wire _03147_;
  wire _03148_;
  wire _03149_;
  wire _03150_;
  wire _03151_;
  wire _03152_;
  wire _03153_;
  wire _03154_;
  wire _03155_;
  wire _03156_;
  wire _03157_;
  wire _03158_;
  wire _03159_;
  wire _03160_;
  wire _03161_;
  wire _03162_;
  wire _03163_;
  wire _03164_;
  wire _03165_;
  wire _03166_;
  wire _03167_;
  wire _03168_;
  wire _03169_;
  wire _03170_;
  wire _03171_;
  wire _03172_;
  wire _03173_;
  wire _03174_;
  wire _03175_;
  wire _03176_;
  wire _03177_;
  wire _03178_;
  wire _03179_;
  wire _03180_;
  wire _03181_;
  wire _03182_;
  wire _03183_;
  wire _03184_;
  wire _03185_;
  wire _03186_;
  wire _03187_;
  wire _03188_;
  wire _03189_;
  wire _03190_;
  wire _03191_;
  wire _03192_;
  wire _03193_;
  wire _03194_;
  wire _03195_;
  wire _03196_;
  wire _03197_;
  wire _03198_;
  wire _03199_;
  wire _03200_;
  wire _03201_;
  wire _03202_;
  wire _03203_;
  wire _03204_;
  wire _03205_;
  wire _03206_;
  wire _03207_;
  wire _03208_;
  wire _03209_;
  wire _03210_;
  wire _03211_;
  wire _03212_;
  wire _03213_;
  wire _03214_;
  wire _03215_;
  wire _03216_;
  wire _03217_;
  wire _03218_;
  wire _03219_;
  wire _03220_;
  wire _03221_;
  wire _03222_;
  wire _03223_;
  wire _03224_;
  wire _03225_;
  wire _03226_;
  wire _03227_;
  wire _03228_;
  wire _03229_;
  wire _03230_;
  wire _03231_;
  wire _03232_;
  wire _03233_;
  wire _03234_;
  wire _03235_;
  wire _03236_;
  wire _03237_;
  wire _03238_;
  wire _03239_;
  wire _03240_;
  wire _03241_;
  wire _03242_;
  wire _03243_;
  wire _03244_;
  wire _03245_;
  wire _03246_;
  wire _03247_;
  wire _03248_;
  wire _03249_;
  wire _03250_;
  wire _03251_;
  wire _03252_;
  wire _03253_;
  wire _03254_;
  wire _03255_;
  wire _03256_;
  wire _03257_;
  wire _03258_;
  wire _03259_;
  wire _03260_;
  wire _03261_;
  wire _03262_;
  wire _03263_;
  wire _03264_;
  wire _03265_;
  wire _03266_;
  wire _03267_;
  wire _03268_;
  wire _03269_;
  wire _03270_;
  wire _03271_;
  wire _03272_;
  wire _03273_;
  wire _03274_;
  wire _03275_;
  wire _03276_;
  wire _03277_;
  wire _03278_;
  wire _03279_;
  wire _03280_;
  wire _03281_;
  wire _03282_;
  wire _03283_;
  wire _03284_;
  wire _03285_;
  wire _03286_;
  wire _03287_;
  wire _03288_;
  wire _03289_;
  wire _03290_;
  wire _03291_;
  wire _03292_;
  wire _03293_;
  wire _03294_;
  wire _03295_;
  wire _03296_;
  wire _03297_;
  wire _03298_;
  wire _03299_;
  wire _03300_;
  wire _03301_;
  wire _03302_;
  wire _03303_;
  wire _03304_;
  wire _03305_;
  wire _03306_;
  wire _03307_;
  wire _03308_;
  wire _03309_;
  wire _03310_;
  wire _03311_;
  wire _03312_;
  wire _03313_;
  wire _03314_;
  wire _03315_;
  wire _03316_;
  wire _03317_;
  wire _03318_;
  wire _03319_;
  wire _03320_;
  wire _03321_;
  wire _03322_;
  wire _03323_;
  wire _03324_;
  wire _03325_;
  wire _03326_;
  wire _03327_;
  wire _03328_;
  wire _03329_;
  wire _03330_;
  wire _03331_;
  wire _03332_;
  wire _03333_;
  wire _03334_;
  wire _03335_;
  wire _03336_;
  wire _03337_;
  wire _03338_;
  wire _03339_;
  wire _03340_;
  wire _03341_;
  wire _03342_;
  wire _03343_;
  wire _03344_;
  wire _03345_;
  wire _03346_;
  wire _03347_;
  wire _03348_;
  wire _03349_;
  wire _03350_;
  wire _03351_;
  wire _03352_;
  wire _03353_;
  wire _03354_;
  wire _03355_;
  wire _03356_;
  wire _03357_;
  wire _03358_;
  wire _03359_;
  wire _03360_;
  wire _03361_;
  wire _03362_;
  wire _03363_;
  wire _03364_;
  wire _03365_;
  wire _03366_;
  wire _03367_;
  wire _03368_;
  wire _03369_;
  wire _03370_;
  wire _03371_;
  wire _03372_;
  wire _03373_;
  wire _03374_;
  wire _03375_;
  wire _03376_;
  wire _03377_;
  wire _03378_;
  wire _03379_;
  wire _03380_;
  wire _03381_;
  wire _03382_;
  wire _03383_;
  wire _03384_;
  wire _03385_;
  wire _03386_;
  wire _03387_;
  wire _03388_;
  wire _03389_;
  wire _03390_;
  wire _03391_;
  wire _03392_;
  wire _03393_;
  wire _03394_;
  wire _03395_;
  wire _03396_;
  wire _03397_;
  wire _03398_;
  wire _03399_;
  wire _03400_;
  wire _03401_;
  wire _03402_;
  wire _03403_;
  wire _03404_;
  wire _03405_;
  wire _03406_;
  wire _03407_;
  wire _03408_;
  wire _03409_;
  wire _03410_;
  wire _03411_;
  wire _03412_;
  wire _03413_;
  wire _03414_;
  wire _03415_;
  wire _03416_;
  wire _03417_;
  wire _03418_;
  wire _03419_;
  wire _03420_;
  wire _03421_;
  wire _03422_;
  wire _03423_;
  wire _03424_;
  wire _03425_;
  wire _03426_;
  wire _03427_;
  wire _03428_;
  wire _03429_;
  wire _03430_;
  wire _03431_;
  wire _03432_;
  wire _03433_;
  wire _03434_;
  wire _03435_;
  wire _03436_;
  wire _03437_;
  wire _03438_;
  wire _03439_;
  wire _03440_;
  wire _03441_;
  wire _03442_;
  wire _03443_;
  wire _03444_;
  wire _03445_;
  wire _03446_;
  wire _03447_;
  wire _03448_;
  wire _03449_;
  wire _03450_;
  wire _03451_;
  wire _03452_;
  wire _03453_;
  wire _03454_;
  wire _03455_;
  wire _03456_;
  wire _03457_;
  wire _03458_;
  wire _03459_;
  wire _03460_;
  wire _03461_;
  wire _03462_;
  wire _03463_;
  wire _03464_;
  wire _03465_;
  wire _03466_;
  wire _03467_;
  wire _03468_;
  wire _03469_;
  wire _03470_;
  wire _03471_;
  wire _03472_;
  wire _03473_;
  wire _03474_;
  wire _03475_;
  wire _03476_;
  wire _03477_;
  wire _03478_;
  wire _03479_;
  wire _03480_;
  wire _03481_;
  wire _03482_;
  wire _03483_;
  wire _03484_;
  wire _03485_;
  wire _03486_;
  wire _03487_;
  wire _03488_;
  wire _03489_;
  wire _03490_;
  wire _03491_;
  wire _03492_;
  wire _03493_;
  wire _03494_;
  wire _03495_;
  wire _03496_;
  wire _03497_;
  wire _03498_;
  wire _03499_;
  wire _03500_;
  wire _03501_;
  wire _03502_;
  wire _03503_;
  wire _03504_;
  wire _03505_;
  wire _03506_;
  wire _03507_;
  wire _03508_;
  wire _03509_;
  wire _03510_;
  wire _03511_;
  wire _03512_;
  wire _03513_;
  wire _03514_;
  wire _03515_;
  wire _03516_;
  wire _03517_;
  wire _03518_;
  wire _03519_;
  wire _03520_;
  wire _03521_;
  wire _03522_;
  wire _03523_;
  wire _03524_;
  wire _03525_;
  wire _03526_;
  wire _03527_;
  wire _03528_;
  wire _03529_;
  wire _03530_;
  wire _03531_;
  wire _03532_;
  wire _03533_;
  wire _03534_;
  wire _03535_;
  wire _03536_;
  wire _03537_;
  wire _03538_;
  wire _03539_;
  wire _03540_;
  wire _03541_;
  wire _03542_;
  wire _03543_;
  wire _03544_;
  wire _03545_;
  wire _03546_;
  wire _03547_;
  wire _03548_;
  wire _03549_;
  wire _03550_;
  wire _03551_;
  wire _03552_;
  wire _03553_;
  wire _03554_;
  wire _03555_;
  wire _03556_;
  wire _03557_;
  wire _03558_;
  wire _03559_;
  wire _03560_;
  wire _03561_;
  wire _03562_;
  wire _03563_;
  wire _03564_;
  wire _03565_;
  wire _03566_;
  wire _03567_;
  wire _03568_;
  wire _03569_;
  wire _03570_;
  wire _03571_;
  wire _03572_;
  wire _03573_;
  wire _03574_;
  wire _03575_;
  wire _03576_;
  wire _03577_;
  wire _03578_;
  wire _03579_;
  wire _03580_;
  wire _03581_;
  wire _03582_;
  wire _03583_;
  wire _03584_;
  wire _03585_;
  wire _03586_;
  wire _03587_;
  wire _03588_;
  wire _03589_;
  wire _03590_;
  wire _03591_;
  wire _03592_;
  wire _03593_;
  wire _03594_;
  wire _03595_;
  wire _03596_;
  wire _03597_;
  wire _03598_;
  wire _03599_;
  wire _03600_;
  wire _03601_;
  wire _03602_;
  wire _03603_;
  wire _03604_;
  wire _03605_;
  wire _03606_;
  wire _03607_;
  wire _03608_;
  wire _03609_;
  wire _03610_;
  wire _03611_;
  wire _03612_;
  wire _03613_;
  wire _03614_;
  wire _03615_;
  wire _03616_;
  wire _03617_;
  wire _03618_;
  wire _03619_;
  wire _03620_;
  wire _03621_;
  wire _03622_;
  wire _03623_;
  wire _03624_;
  wire _03625_;
  wire _03626_;
  wire _03627_;
  wire _03628_;
  wire _03629_;
  wire _03630_;
  wire _03631_;
  wire _03632_;
  wire _03633_;
  wire _03634_;
  wire _03635_;
  wire _03636_;
  wire _03637_;
  wire _03638_;
  wire _03639_;
  wire _03640_;
  wire _03641_;
  wire _03642_;
  wire _03643_;
  wire _03644_;
  wire _03645_;
  wire _03646_;
  wire _03647_;
  wire _03648_;
  wire _03649_;
  wire _03650_;
  wire _03651_;
  wire _03652_;
  wire _03653_;
  wire _03654_;
  wire _03655_;
  wire _03656_;
  wire _03657_;
  wire _03658_;
  wire _03659_;
  wire _03660_;
  wire _03661_;
  wire _03662_;
  wire _03663_;
  wire _03664_;
  wire _03665_;
  wire _03666_;
  wire _03667_;
  wire _03668_;
  wire _03669_;
  wire _03670_;
  wire _03671_;
  wire _03672_;
  wire _03673_;
  wire _03674_;
  wire _03675_;
  wire _03676_;
  wire _03677_;
  wire _03678_;
  wire _03679_;
  wire _03680_;
  wire _03681_;
  wire _03682_;
  wire _03683_;
  wire _03684_;
  wire _03685_;
  wire _03686_;
  wire _03687_;
  wire _03688_;
  wire _03689_;
  wire _03690_;
  wire _03691_;
  wire _03692_;
  wire _03693_;
  wire _03694_;
  wire _03695_;
  wire _03696_;
  wire _03697_;
  wire _03698_;
  wire _03699_;
  wire _03700_;
  wire _03701_;
  wire _03702_;
  wire _03703_;
  wire _03704_;
  wire _03705_;
  wire _03706_;
  wire _03707_;
  wire _03708_;
  wire _03709_;
  wire _03710_;
  wire _03711_;
  wire _03712_;
  wire _03713_;
  wire _03714_;
  wire _03715_;
  wire _03716_;
  wire _03717_;
  wire _03718_;
  wire _03719_;
  wire _03720_;
  wire _03721_;
  wire _03722_;
  wire _03723_;
  wire _03724_;
  wire _03725_;
  wire _03726_;
  wire _03727_;
  wire _03728_;
  wire _03729_;
  wire _03730_;
  wire _03731_;
  wire _03732_;
  wire _03733_;
  wire _03734_;
  wire _03735_;
  wire _03736_;
  wire _03737_;
  wire _03738_;
  wire _03739_;
  wire _03740_;
  wire _03741_;
  wire _03742_;
  wire _03743_;
  wire _03744_;
  wire _03745_;
  wire _03746_;
  wire _03747_;
  wire _03748_;
  wire _03749_;
  wire _03750_;
  wire _03751_;
  wire _03752_;
  wire _03753_;
  wire _03754_;
  wire _03755_;
  wire _03756_;
  wire _03757_;
  wire _03758_;
  wire _03759_;
  wire _03760_;
  wire _03761_;
  wire _03762_;
  wire _03763_;
  wire _03764_;
  wire _03765_;
  wire _03766_;
  wire _03767_;
  wire _03768_;
  wire _03769_;
  wire _03770_;
  wire _03771_;
  wire _03772_;
  wire _03773_;
  wire _03774_;
  wire _03775_;
  wire _03776_;
  wire _03777_;
  wire _03778_;
  wire _03779_;
  wire _03780_;
  wire _03781_;
  wire _03782_;
  wire _03783_;
  wire _03784_;
  wire _03785_;
  wire _03786_;
  wire _03787_;
  wire _03788_;
  wire _03789_;
  wire _03790_;
  wire _03791_;
  wire _03792_;
  wire _03793_;
  wire _03794_;
  wire _03795_;
  wire _03796_;
  wire _03797_;
  wire _03798_;
  wire _03799_;
  wire _03800_;
  wire _03801_;
  wire _03802_;
  wire _03803_;
  wire _03804_;
  wire _03805_;
  wire _03806_;
  wire _03807_;
  wire _03808_;
  wire _03809_;
  wire _03810_;
  wire _03811_;
  wire _03812_;
  wire _03813_;
  wire _03814_;
  wire _03815_;
  wire _03816_;
  wire _03817_;
  wire _03818_;
  wire _03819_;
  wire _03820_;
  wire _03821_;
  wire _03822_;
  wire _03823_;
  wire _03824_;
  wire _03825_;
  wire _03826_;
  wire _03827_;
  wire _03828_;
  wire _03829_;
  wire _03830_;
  wire _03831_;
  wire _03832_;
  wire _03833_;
  wire _03834_;
  wire _03835_;
  wire _03836_;
  wire _03837_;
  wire _03838_;
  wire _03839_;
  wire _03840_;
  wire _03841_;
  wire _03842_;
  wire _03843_;
  wire _03844_;
  wire _03845_;
  wire _03846_;
  wire _03847_;
  wire _03848_;
  wire _03849_;
  wire _03850_;
  wire _03851_;
  wire _03852_;
  wire _03853_;
  wire _03854_;
  wire _03855_;
  wire _03856_;
  wire _03857_;
  wire _03858_;
  wire _03859_;
  wire _03860_;
  wire _03861_;
  wire _03862_;
  wire _03863_;
  wire _03864_;
  wire _03865_;
  wire _03866_;
  wire _03867_;
  wire _03868_;
  wire _03869_;
  wire _03870_;
  wire _03871_;
  wire _03872_;
  wire _03873_;
  wire _03874_;
  wire _03875_;
  wire _03876_;
  wire _03877_;
  wire _03878_;
  wire _03879_;
  wire _03880_;
  wire _03881_;
  wire _03882_;
  wire _03883_;
  wire _03884_;
  wire _03885_;
  wire _03886_;
  wire _03887_;
  wire _03888_;
  wire _03889_;
  wire _03890_;
  wire _03891_;
  wire _03892_;
  wire _03893_;
  wire _03894_;
  wire _03895_;
  wire _03896_;
  wire _03897_;
  wire _03898_;
  wire _03899_;
  wire _03900_;
  wire _03901_;
  wire _03902_;
  wire _03903_;
  wire _03904_;
  wire _03905_;
  wire _03906_;
  wire _03907_;
  wire _03908_;
  wire _03909_;
  wire \acc[0] ;
  wire \acc[1] ;
  wire \acc[2] ;
  wire \acc[3] ;
  wire \acc[4] ;
  wire \acc[5] ;
  wire \acc[6] ;
  wire \acc[7] ;
  wire alu_cy;
  wire \bank_sel[0] ;
  wire \bank_sel[1] ;
  wire bit_addr;
  wire bit_addr_o;
  wire cy;
  wire \des1[0] ;
  wire \des1[1] ;
  wire \des1[2] ;
  wire \des1[3] ;
  wire \des1[4] ;
  wire \des1[5] ;
  wire \des1[6] ;
  wire \des1[7] ;
  wire \des2[0] ;
  wire \des2[1] ;
  wire \des2[2] ;
  wire \des2[3] ;
  wire \des2[4] ;
  wire \des2[5] ;
  wire \des2[6] ;
  wire \des2[7] ;
  wire \des_acc[0] ;
  wire \des_acc[1] ;
  wire \des_acc[2] ;
  wire \des_acc[3] ;
  wire \des_acc[4] ;
  wire \des_acc[5] ;
  wire \des_acc[6] ;
  wire \des_acc[7] ;
  wire \dptr_hi[0] ;
  wire \dptr_hi[1] ;
  wire \dptr_hi[2] ;
  wire \dptr_hi[3] ;
  wire \dptr_hi[4] ;
  wire \dptr_hi[5] ;
  wire \dptr_hi[6] ;
  wire \dptr_hi[7] ;
  wire \dptr_lo[0] ;
  wire \dptr_lo[1] ;
  wire \dptr_lo[2] ;
  wire \dptr_lo[3] ;
  wire \dptr_lo[4] ;
  wire \dptr_lo[5] ;
  wire \dptr_lo[6] ;
  wire \dptr_lo[7] ;
  input ea_in;
  wire iack_i;
  wire \iadr_o[0] ;
  wire \iadr_o[10] ;
  wire \iadr_o[11] ;
  wire \iadr_o[12] ;
  wire \iadr_o[13] ;
  wire \iadr_o[14] ;
  wire \iadr_o[15] ;
  wire \iadr_o[1] ;
  wire \iadr_o[2] ;
  wire \iadr_o[3] ;
  wire \iadr_o[4] ;
  wire \iadr_o[5] ;
  wire \iadr_o[6] ;
  wire \iadr_o[7] ;
  wire \iadr_o[8] ;
  wire \iadr_o[9] ;
  wire \idat_i[0] ;
  wire \idat_i[10] ;
  wire \idat_i[11] ;
  wire \idat_i[12] ;
  wire \idat_i[13] ;
  wire \idat_i[14] ;
  wire \idat_i[15] ;
  wire \idat_i[16] ;
  wire \idat_i[17] ;
  wire \idat_i[18] ;
  wire \idat_i[19] ;
  wire \idat_i[1] ;
  wire \idat_i[20] ;
  wire \idat_i[21] ;
  wire \idat_i[22] ;
  wire \idat_i[23] ;
  wire \idat_i[24] ;
  wire \idat_i[25] ;
  wire \idat_i[26] ;
  wire \idat_i[27] ;
  wire \idat_i[28] ;
  wire \idat_i[29] ;
  wire \idat_i[2] ;
  wire \idat_i[30] ;
  wire \idat_i[31] ;
  wire \idat_i[3] ;
  wire \idat_i[4] ;
  wire \idat_i[5] ;
  wire \idat_i[6] ;
  wire \idat_i[7] ;
  wire \idat_i[8] ;
  wire \idat_i[9] ;
  input int0_i;
  input int1_i;
  wire int_ack;
  wire \int_src[0] ;
  wire \int_src[1] ;
  wire \int_src[2] ;
  wire \int_src[3] ;
  wire \int_src[4] ;
  wire \int_src[5] ;
  wire \int_src[6] ;
  wire \int_src[7] ;
  wire intr;
  wire \oc8051_alu1.add1[0] ;
  wire \oc8051_alu1.add1[1] ;
  wire \oc8051_alu1.add1[2] ;
  wire \oc8051_alu1.add1[3] ;
  wire \oc8051_alu1.add2[0] ;
  wire \oc8051_alu1.add2[1] ;
  wire \oc8051_alu1.add2[2] ;
  wire \oc8051_alu1.add2[3] ;
  wire \oc8051_alu1.add3[0] ;
  wire \oc8051_alu1.add3[1] ;
  wire \oc8051_alu1.add3[2] ;
  wire \oc8051_alu1.add3[3] ;
  wire \oc8051_alu1.add3[4] ;
  wire \oc8051_alu1.add4[0] ;
  wire \oc8051_alu1.add4[1] ;
  wire \oc8051_alu1.add4[2] ;
  wire \oc8051_alu1.add4[3] ;
  wire \oc8051_alu1.add4[4] ;
  wire \oc8051_alu1.add5[0] ;
  wire \oc8051_alu1.add5[1] ;
  wire \oc8051_alu1.add5[2] ;
  wire \oc8051_alu1.add6[0] ;
  wire \oc8051_alu1.add6[1] ;
  wire \oc8051_alu1.add6[2] ;
  wire \oc8051_alu1.add7 ;
  wire \oc8051_alu1.add8[0] ;
  wire \oc8051_alu1.add8[1] ;
  wire \oc8051_alu1.add8[2] ;
  wire \oc8051_alu1.add8[3] ;
  wire \oc8051_alu1.add9 ;
  wire \oc8051_alu1.adda ;
  wire \oc8051_alu1.addb ;
  wire \oc8051_alu1.addc[1] ;
  wire \oc8051_alu1.clk ;
  wire \oc8051_alu1.dec[0] ;
  wire \oc8051_alu1.dec[10] ;
  wire \oc8051_alu1.dec[11] ;
  wire \oc8051_alu1.dec[12] ;
  wire \oc8051_alu1.dec[13] ;
  wire \oc8051_alu1.dec[14] ;
  wire \oc8051_alu1.dec[15] ;
  wire \oc8051_alu1.dec[2] ;
  wire \oc8051_alu1.dec[3] ;
  wire \oc8051_alu1.dec[4] ;
  wire \oc8051_alu1.dec[5] ;
  wire \oc8051_alu1.dec[6] ;
  wire \oc8051_alu1.dec[7] ;
  wire \oc8051_alu1.dec[8] ;
  wire \oc8051_alu1.dec[9] ;
  wire \oc8051_alu1.des1[0] ;
  wire \oc8051_alu1.des1[1] ;
  wire \oc8051_alu1.des1[2] ;
  wire \oc8051_alu1.des1[3] ;
  wire \oc8051_alu1.des1[4] ;
  wire \oc8051_alu1.des1[5] ;
  wire \oc8051_alu1.des1[6] ;
  wire \oc8051_alu1.des1[7] ;
  wire \oc8051_alu1.des2[0] ;
  wire \oc8051_alu1.des2[1] ;
  wire \oc8051_alu1.des2[2] ;
  wire \oc8051_alu1.des2[3] ;
  wire \oc8051_alu1.des2[4] ;
  wire \oc8051_alu1.des2[5] ;
  wire \oc8051_alu1.des2[6] ;
  wire \oc8051_alu1.des2[7] ;
  wire \oc8051_alu1.des_acc[0] ;
  wire \oc8051_alu1.des_acc[1] ;
  wire \oc8051_alu1.des_acc[2] ;
  wire \oc8051_alu1.des_acc[3] ;
  wire \oc8051_alu1.des_acc[4] ;
  wire \oc8051_alu1.des_acc[5] ;
  wire \oc8051_alu1.des_acc[6] ;
  wire \oc8051_alu1.des_acc[7] ;
  wire \oc8051_alu1.divsrc1[0] ;
  wire \oc8051_alu1.divsrc1[1] ;
  wire \oc8051_alu1.divsrc1[2] ;
  wire \oc8051_alu1.divsrc1[3] ;
  wire \oc8051_alu1.divsrc1[4] ;
  wire \oc8051_alu1.divsrc1[5] ;
  wire \oc8051_alu1.divsrc1[6] ;
  wire \oc8051_alu1.divsrc1[7] ;
  wire \oc8051_alu1.divsrc2[0] ;
  wire \oc8051_alu1.divsrc2[1] ;
  wire \oc8051_alu1.divsrc2[2] ;
  wire \oc8051_alu1.divsrc2[3] ;
  wire \oc8051_alu1.divsrc2[4] ;
  wire \oc8051_alu1.divsrc2[5] ;
  wire \oc8051_alu1.divsrc2[6] ;
  wire \oc8051_alu1.divsrc2[7] ;
  wire \oc8051_alu1.inc[0] ;
  wire \oc8051_alu1.inc[10] ;
  wire \oc8051_alu1.inc[11] ;
  wire \oc8051_alu1.inc[12] ;
  wire \oc8051_alu1.inc[13] ;
  wire \oc8051_alu1.inc[14] ;
  wire \oc8051_alu1.inc[15] ;
  wire \oc8051_alu1.inc[2] ;
  wire \oc8051_alu1.inc[3] ;
  wire \oc8051_alu1.inc[4] ;
  wire \oc8051_alu1.inc[5] ;
  wire \oc8051_alu1.inc[6] ;
  wire \oc8051_alu1.inc[7] ;
  wire \oc8051_alu1.inc[8] ;
  wire \oc8051_alu1.inc[9] ;
  wire \oc8051_alu1.mulsrc1[0] ;
  wire \oc8051_alu1.mulsrc1[1] ;
  wire \oc8051_alu1.mulsrc1[2] ;
  wire \oc8051_alu1.mulsrc1[3] ;
  wire \oc8051_alu1.mulsrc1[4] ;
  wire \oc8051_alu1.mulsrc1[5] ;
  wire \oc8051_alu1.mulsrc1[6] ;
  wire \oc8051_alu1.mulsrc1[7] ;
  wire \oc8051_alu1.mulsrc2[0] ;
  wire \oc8051_alu1.mulsrc2[1] ;
  wire \oc8051_alu1.mulsrc2[2] ;
  wire \oc8051_alu1.mulsrc2[3] ;
  wire \oc8051_alu1.mulsrc2[4] ;
  wire \oc8051_alu1.mulsrc2[5] ;
  wire \oc8051_alu1.mulsrc2[6] ;
  wire \oc8051_alu1.mulsrc2[7] ;
  wire \oc8051_alu1.oc8051_div1.clk ;
  wire \oc8051_alu1.oc8051_div1.cycle[0] ;
  wire \oc8051_alu1.oc8051_div1.cycle[1] ;
  wire \oc8051_alu1.oc8051_div1.des1[0] ;
  wire \oc8051_alu1.oc8051_div1.des1[1] ;
  wire \oc8051_alu1.oc8051_div1.des1[2] ;
  wire \oc8051_alu1.oc8051_div1.des1[3] ;
  wire \oc8051_alu1.oc8051_div1.des1[4] ;
  wire \oc8051_alu1.oc8051_div1.des1[5] ;
  wire \oc8051_alu1.oc8051_div1.des1[6] ;
  wire \oc8051_alu1.oc8051_div1.des1[7] ;
  wire \oc8051_alu1.oc8051_div1.des2[0] ;
  wire \oc8051_alu1.oc8051_div1.des2[1] ;
  wire \oc8051_alu1.oc8051_div1.des2[2] ;
  wire \oc8051_alu1.oc8051_div1.des2[3] ;
  wire \oc8051_alu1.oc8051_div1.des2[4] ;
  wire \oc8051_alu1.oc8051_div1.des2[5] ;
  wire \oc8051_alu1.oc8051_div1.des2[6] ;
  wire \oc8051_alu1.oc8051_div1.des2[7] ;
  wire \oc8051_alu1.oc8051_div1.div0 ;
  wire \oc8051_alu1.oc8051_div1.div1 ;
  wire \oc8051_alu1.oc8051_div1.div_out[0] ;
  wire \oc8051_alu1.oc8051_div1.div_out[1] ;
  wire \oc8051_alu1.oc8051_div1.div_out[2] ;
  wire \oc8051_alu1.oc8051_div1.div_out[3] ;
  wire \oc8051_alu1.oc8051_div1.div_out[4] ;
  wire \oc8051_alu1.oc8051_div1.div_out[5] ;
  wire \oc8051_alu1.oc8051_div1.div_out[6] ;
  wire \oc8051_alu1.oc8051_div1.div_out[7] ;
  wire \oc8051_alu1.oc8051_div1.rem0[0] ;
  wire \oc8051_alu1.oc8051_div1.rem0[1] ;
  wire \oc8051_alu1.oc8051_div1.rem0[2] ;
  wire \oc8051_alu1.oc8051_div1.rem0[3] ;
  wire \oc8051_alu1.oc8051_div1.rem0[4] ;
  wire \oc8051_alu1.oc8051_div1.rem0[5] ;
  wire \oc8051_alu1.oc8051_div1.rem0[6] ;
  wire \oc8051_alu1.oc8051_div1.rem0[7] ;
  wire \oc8051_alu1.oc8051_div1.rem1[0] ;
  wire \oc8051_alu1.oc8051_div1.rem1[1] ;
  wire \oc8051_alu1.oc8051_div1.rem1[2] ;
  wire \oc8051_alu1.oc8051_div1.rem1[3] ;
  wire \oc8051_alu1.oc8051_div1.rem1[4] ;
  wire \oc8051_alu1.oc8051_div1.rem1[5] ;
  wire \oc8051_alu1.oc8051_div1.rem1[6] ;
  wire \oc8051_alu1.oc8051_div1.rem1[7] ;
  wire \oc8051_alu1.oc8051_div1.rem2[0] ;
  wire \oc8051_alu1.oc8051_div1.rem2[1] ;
  wire \oc8051_alu1.oc8051_div1.rem2[2] ;
  wire \oc8051_alu1.oc8051_div1.rem2[3] ;
  wire \oc8051_alu1.oc8051_div1.rem2[4] ;
  wire \oc8051_alu1.oc8051_div1.rem2[5] ;
  wire \oc8051_alu1.oc8051_div1.rem2[6] ;
  wire \oc8051_alu1.oc8051_div1.rem2[7] ;
  wire \oc8051_alu1.oc8051_div1.rem_out[0] ;
  wire \oc8051_alu1.oc8051_div1.rem_out[1] ;
  wire \oc8051_alu1.oc8051_div1.rem_out[2] ;
  wire \oc8051_alu1.oc8051_div1.rem_out[3] ;
  wire \oc8051_alu1.oc8051_div1.rem_out[4] ;
  wire \oc8051_alu1.oc8051_div1.rem_out[5] ;
  wire \oc8051_alu1.oc8051_div1.rem_out[6] ;
  wire \oc8051_alu1.oc8051_div1.rem_out[7] ;
  wire \oc8051_alu1.oc8051_div1.rst ;
  wire \oc8051_alu1.oc8051_div1.src1[0] ;
  wire \oc8051_alu1.oc8051_div1.src1[1] ;
  wire \oc8051_alu1.oc8051_div1.src1[2] ;
  wire \oc8051_alu1.oc8051_div1.src1[3] ;
  wire \oc8051_alu1.oc8051_div1.src1[4] ;
  wire \oc8051_alu1.oc8051_div1.src1[5] ;
  wire \oc8051_alu1.oc8051_div1.src1[6] ;
  wire \oc8051_alu1.oc8051_div1.src1[7] ;
  wire \oc8051_alu1.oc8051_div1.src2[0] ;
  wire \oc8051_alu1.oc8051_div1.src2[1] ;
  wire \oc8051_alu1.oc8051_div1.src2[2] ;
  wire \oc8051_alu1.oc8051_div1.src2[3] ;
  wire \oc8051_alu1.oc8051_div1.src2[4] ;
  wire \oc8051_alu1.oc8051_div1.src2[5] ;
  wire \oc8051_alu1.oc8051_div1.src2[6] ;
  wire \oc8051_alu1.oc8051_div1.src2[7] ;
  wire \oc8051_alu1.oc8051_div1.sub0[0] ;
  wire \oc8051_alu1.oc8051_div1.sub0[1] ;
  wire \oc8051_alu1.oc8051_div1.sub0[2] ;
  wire \oc8051_alu1.oc8051_div1.sub0[3] ;
  wire \oc8051_alu1.oc8051_div1.sub0[4] ;
  wire \oc8051_alu1.oc8051_div1.sub0[5] ;
  wire \oc8051_alu1.oc8051_div1.sub0[6] ;
  wire \oc8051_alu1.oc8051_div1.sub0[7] ;
  wire \oc8051_alu1.oc8051_div1.sub0[8] ;
  wire \oc8051_alu1.oc8051_div1.sub1[0] ;
  wire \oc8051_alu1.oc8051_div1.sub1[2] ;
  wire \oc8051_alu1.oc8051_div1.sub1[3] ;
  wire \oc8051_alu1.oc8051_div1.sub1[4] ;
  wire \oc8051_alu1.oc8051_div1.sub1[5] ;
  wire \oc8051_alu1.oc8051_div1.sub1[6] ;
  wire \oc8051_alu1.oc8051_div1.sub1[7] ;
  wire \oc8051_alu1.oc8051_div1.sub1[8] ;
  wire \oc8051_alu1.oc8051_div1.tmp_div[0] ;
  wire \oc8051_alu1.oc8051_div1.tmp_div[1] ;
  wire \oc8051_alu1.oc8051_div1.tmp_div[2] ;
  wire \oc8051_alu1.oc8051_div1.tmp_div[3] ;
  wire \oc8051_alu1.oc8051_div1.tmp_div[4] ;
  wire \oc8051_alu1.oc8051_div1.tmp_div[5] ;
  wire \oc8051_alu1.oc8051_div1.tmp_rem[0] ;
  wire \oc8051_alu1.oc8051_div1.tmp_rem[1] ;
  wire \oc8051_alu1.oc8051_div1.tmp_rem[2] ;
  wire \oc8051_alu1.oc8051_div1.tmp_rem[3] ;
  wire \oc8051_alu1.oc8051_div1.tmp_rem[4] ;
  wire \oc8051_alu1.oc8051_div1.tmp_rem[5] ;
  wire \oc8051_alu1.oc8051_div1.tmp_rem[6] ;
  wire \oc8051_alu1.oc8051_div1.tmp_rem[7] ;
  wire \oc8051_alu1.oc8051_mul1.clk ;
  wire \oc8051_alu1.oc8051_mul1.cycle[0] ;
  wire \oc8051_alu1.oc8051_mul1.cycle[1] ;
  wire \oc8051_alu1.oc8051_mul1.des1[0] ;
  wire \oc8051_alu1.oc8051_mul1.des1[1] ;
  wire \oc8051_alu1.oc8051_mul1.des1[2] ;
  wire \oc8051_alu1.oc8051_mul1.des1[3] ;
  wire \oc8051_alu1.oc8051_mul1.des1[4] ;
  wire \oc8051_alu1.oc8051_mul1.des1[5] ;
  wire \oc8051_alu1.oc8051_mul1.des1[6] ;
  wire \oc8051_alu1.oc8051_mul1.des1[7] ;
  wire \oc8051_alu1.oc8051_mul1.des2[0] ;
  wire \oc8051_alu1.oc8051_mul1.des2[1] ;
  wire \oc8051_alu1.oc8051_mul1.des2[2] ;
  wire \oc8051_alu1.oc8051_mul1.des2[3] ;
  wire \oc8051_alu1.oc8051_mul1.des2[4] ;
  wire \oc8051_alu1.oc8051_mul1.des2[5] ;
  wire \oc8051_alu1.oc8051_mul1.des2[6] ;
  wire \oc8051_alu1.oc8051_mul1.des2[7] ;
  wire \oc8051_alu1.oc8051_mul1.mul_result[0] ;
  wire \oc8051_alu1.oc8051_mul1.mul_result[10] ;
  wire \oc8051_alu1.oc8051_mul1.mul_result[11] ;
  wire \oc8051_alu1.oc8051_mul1.mul_result[12] ;
  wire \oc8051_alu1.oc8051_mul1.mul_result[13] ;
  wire \oc8051_alu1.oc8051_mul1.mul_result[14] ;
  wire \oc8051_alu1.oc8051_mul1.mul_result[15] ;
  wire \oc8051_alu1.oc8051_mul1.mul_result[1] ;
  wire \oc8051_alu1.oc8051_mul1.mul_result[2] ;
  wire \oc8051_alu1.oc8051_mul1.mul_result[3] ;
  wire \oc8051_alu1.oc8051_mul1.mul_result[4] ;
  wire \oc8051_alu1.oc8051_mul1.mul_result[5] ;
  wire \oc8051_alu1.oc8051_mul1.mul_result[6] ;
  wire \oc8051_alu1.oc8051_mul1.mul_result[7] ;
  wire \oc8051_alu1.oc8051_mul1.mul_result[8] ;
  wire \oc8051_alu1.oc8051_mul1.mul_result[9] ;
  wire \oc8051_alu1.oc8051_mul1.rst ;
  wire \oc8051_alu1.oc8051_mul1.shifted[0] ;
  wire \oc8051_alu1.oc8051_mul1.shifted[10] ;
  wire \oc8051_alu1.oc8051_mul1.shifted[11] ;
  wire \oc8051_alu1.oc8051_mul1.shifted[12] ;
  wire \oc8051_alu1.oc8051_mul1.shifted[13] ;
  wire \oc8051_alu1.oc8051_mul1.shifted[14] ;
  wire \oc8051_alu1.oc8051_mul1.shifted[15] ;
  wire \oc8051_alu1.oc8051_mul1.shifted[1] ;
  wire \oc8051_alu1.oc8051_mul1.shifted[9] ;
  wire \oc8051_alu1.oc8051_mul1.src1[0] ;
  wire \oc8051_alu1.oc8051_mul1.src1[1] ;
  wire \oc8051_alu1.oc8051_mul1.src1[2] ;
  wire \oc8051_alu1.oc8051_mul1.src1[3] ;
  wire \oc8051_alu1.oc8051_mul1.src1[4] ;
  wire \oc8051_alu1.oc8051_mul1.src1[5] ;
  wire \oc8051_alu1.oc8051_mul1.src1[6] ;
  wire \oc8051_alu1.oc8051_mul1.src1[7] ;
  wire \oc8051_alu1.oc8051_mul1.src2[0] ;
  wire \oc8051_alu1.oc8051_mul1.src2[1] ;
  wire \oc8051_alu1.oc8051_mul1.src2[2] ;
  wire \oc8051_alu1.oc8051_mul1.src2[3] ;
  wire \oc8051_alu1.oc8051_mul1.src2[4] ;
  wire \oc8051_alu1.oc8051_mul1.src2[5] ;
  wire \oc8051_alu1.oc8051_mul1.src2[6] ;
  wire \oc8051_alu1.oc8051_mul1.src2[7] ;
  wire \oc8051_alu1.oc8051_mul1.tmp_mul[0] ;
  wire \oc8051_alu1.oc8051_mul1.tmp_mul[10] ;
  wire \oc8051_alu1.oc8051_mul1.tmp_mul[11] ;
  wire \oc8051_alu1.oc8051_mul1.tmp_mul[12] ;
  wire \oc8051_alu1.oc8051_mul1.tmp_mul[13] ;
  wire \oc8051_alu1.oc8051_mul1.tmp_mul[14] ;
  wire \oc8051_alu1.oc8051_mul1.tmp_mul[15] ;
  wire \oc8051_alu1.oc8051_mul1.tmp_mul[1] ;
  wire \oc8051_alu1.oc8051_mul1.tmp_mul[2] ;
  wire \oc8051_alu1.oc8051_mul1.tmp_mul[3] ;
  wire \oc8051_alu1.oc8051_mul1.tmp_mul[4] ;
  wire \oc8051_alu1.oc8051_mul1.tmp_mul[5] ;
  wire \oc8051_alu1.oc8051_mul1.tmp_mul[6] ;
  wire \oc8051_alu1.oc8051_mul1.tmp_mul[7] ;
  wire \oc8051_alu1.oc8051_mul1.tmp_mul[8] ;
  wire \oc8051_alu1.oc8051_mul1.tmp_mul[9] ;
  wire \oc8051_alu1.rst ;
  wire \oc8051_alu1.src1[0] ;
  wire \oc8051_alu1.src1[1] ;
  wire \oc8051_alu1.src1[2] ;
  wire \oc8051_alu1.src1[3] ;
  wire \oc8051_alu1.src1[4] ;
  wire \oc8051_alu1.src1[5] ;
  wire \oc8051_alu1.src1[6] ;
  wire \oc8051_alu1.src1[7] ;
  wire \oc8051_alu1.src2[0] ;
  wire \oc8051_alu1.src2[1] ;
  wire \oc8051_alu1.src2[2] ;
  wire \oc8051_alu1.src2[3] ;
  wire \oc8051_alu1.src2[4] ;
  wire \oc8051_alu1.src2[5] ;
  wire \oc8051_alu1.src2[6] ;
  wire \oc8051_alu1.src2[7] ;
  wire \oc8051_alu1.src3[0] ;
  wire \oc8051_alu1.src3[1] ;
  wire \oc8051_alu1.src3[2] ;
  wire \oc8051_alu1.src3[3] ;
  wire \oc8051_alu1.src3[4] ;
  wire \oc8051_alu1.src3[5] ;
  wire \oc8051_alu1.src3[6] ;
  wire \oc8051_alu1.src3[7] ;
  wire \oc8051_alu1.srcAc ;
  wire \oc8051_alu1.srcCy ;
  wire \oc8051_alu1.sub1[0] ;
  wire \oc8051_alu1.sub1[1] ;
  wire \oc8051_alu1.sub1[2] ;
  wire \oc8051_alu1.sub1[3] ;
  wire \oc8051_alu1.sub2[0] ;
  wire \oc8051_alu1.sub2[1] ;
  wire \oc8051_alu1.sub2[2] ;
  wire \oc8051_alu1.sub2[3] ;
  wire \oc8051_alu1.sub3[0] ;
  wire \oc8051_alu1.sub3[1] ;
  wire \oc8051_alu1.sub3[2] ;
  wire \oc8051_alu1.sub3[3] ;
  wire \oc8051_alu1.sub3[4] ;
  wire \oc8051_alu1.sub4[0] ;
  wire \oc8051_alu1.sub4[1] ;
  wire \oc8051_alu1.sub4[2] ;
  wire \oc8051_alu1.sub4[3] ;
  wire \oc8051_alu1.sub4[4] ;
  wire \oc8051_alu1.sub5[0] ;
  wire \oc8051_alu1.sub5[1] ;
  wire \oc8051_alu1.sub5[2] ;
  wire \oc8051_alu1.sub6[0] ;
  wire \oc8051_alu1.sub6[1] ;
  wire \oc8051_alu1.sub6[2] ;
  wire \oc8051_alu1.sub8[0] ;
  wire \oc8051_alu1.sub8[1] ;
  wire \oc8051_alu1.sub8[2] ;
  wire \oc8051_alu1.sub8[3] ;
  wire \oc8051_alu1.sub9 ;
  wire \oc8051_alu1.sub_result[0] ;
  wire \oc8051_alu1.sub_result[1] ;
  wire \oc8051_alu1.sub_result[2] ;
  wire \oc8051_alu1.sub_result[3] ;
  wire \oc8051_alu1.sub_result[4] ;
  wire \oc8051_alu1.sub_result[5] ;
  wire \oc8051_alu1.sub_result[6] ;
  wire \oc8051_alu1.sub_result[7] ;
  wire \oc8051_alu1.suba ;
  wire \oc8051_alu_src_sel1.acc[0] ;
  wire \oc8051_alu_src_sel1.acc[1] ;
  wire \oc8051_alu_src_sel1.acc[2] ;
  wire \oc8051_alu_src_sel1.acc[3] ;
  wire \oc8051_alu_src_sel1.acc[4] ;
  wire \oc8051_alu_src_sel1.acc[5] ;
  wire \oc8051_alu_src_sel1.acc[6] ;
  wire \oc8051_alu_src_sel1.acc[7] ;
  wire \oc8051_alu_src_sel1.clk ;
  wire \oc8051_alu_src_sel1.dptr[0] ;
  wire \oc8051_alu_src_sel1.dptr[10] ;
  wire \oc8051_alu_src_sel1.dptr[11] ;
  wire \oc8051_alu_src_sel1.dptr[12] ;
  wire \oc8051_alu_src_sel1.dptr[13] ;
  wire \oc8051_alu_src_sel1.dptr[14] ;
  wire \oc8051_alu_src_sel1.dptr[15] ;
  wire \oc8051_alu_src_sel1.dptr[1] ;
  wire \oc8051_alu_src_sel1.dptr[2] ;
  wire \oc8051_alu_src_sel1.dptr[3] ;
  wire \oc8051_alu_src_sel1.dptr[4] ;
  wire \oc8051_alu_src_sel1.dptr[5] ;
  wire \oc8051_alu_src_sel1.dptr[6] ;
  wire \oc8051_alu_src_sel1.dptr[7] ;
  wire \oc8051_alu_src_sel1.dptr[8] ;
  wire \oc8051_alu_src_sel1.dptr[9] ;
  wire \oc8051_alu_src_sel1.op1[0] ;
  wire \oc8051_alu_src_sel1.op1[1] ;
  wire \oc8051_alu_src_sel1.op1[2] ;
  wire \oc8051_alu_src_sel1.op1[3] ;
  wire \oc8051_alu_src_sel1.op1[4] ;
  wire \oc8051_alu_src_sel1.op1[5] ;
  wire \oc8051_alu_src_sel1.op1[6] ;
  wire \oc8051_alu_src_sel1.op1[7] ;
  wire \oc8051_alu_src_sel1.op1_r[0] ;
  wire \oc8051_alu_src_sel1.op1_r[1] ;
  wire \oc8051_alu_src_sel1.op1_r[2] ;
  wire \oc8051_alu_src_sel1.op1_r[3] ;
  wire \oc8051_alu_src_sel1.op1_r[4] ;
  wire \oc8051_alu_src_sel1.op1_r[5] ;
  wire \oc8051_alu_src_sel1.op1_r[6] ;
  wire \oc8051_alu_src_sel1.op1_r[7] ;
  wire \oc8051_alu_src_sel1.op2[0] ;
  wire \oc8051_alu_src_sel1.op2[1] ;
  wire \oc8051_alu_src_sel1.op2[2] ;
  wire \oc8051_alu_src_sel1.op2[3] ;
  wire \oc8051_alu_src_sel1.op2[4] ;
  wire \oc8051_alu_src_sel1.op2[5] ;
  wire \oc8051_alu_src_sel1.op2[6] ;
  wire \oc8051_alu_src_sel1.op2[7] ;
  wire \oc8051_alu_src_sel1.op2_r[0] ;
  wire \oc8051_alu_src_sel1.op2_r[1] ;
  wire \oc8051_alu_src_sel1.op2_r[2] ;
  wire \oc8051_alu_src_sel1.op2_r[3] ;
  wire \oc8051_alu_src_sel1.op2_r[4] ;
  wire \oc8051_alu_src_sel1.op2_r[5] ;
  wire \oc8051_alu_src_sel1.op2_r[6] ;
  wire \oc8051_alu_src_sel1.op2_r[7] ;
  wire \oc8051_alu_src_sel1.op3[0] ;
  wire \oc8051_alu_src_sel1.op3[1] ;
  wire \oc8051_alu_src_sel1.op3[2] ;
  wire \oc8051_alu_src_sel1.op3[3] ;
  wire \oc8051_alu_src_sel1.op3[4] ;
  wire \oc8051_alu_src_sel1.op3[5] ;
  wire \oc8051_alu_src_sel1.op3[6] ;
  wire \oc8051_alu_src_sel1.op3[7] ;
  wire \oc8051_alu_src_sel1.op3_r[0] ;
  wire \oc8051_alu_src_sel1.op3_r[1] ;
  wire \oc8051_alu_src_sel1.op3_r[2] ;
  wire \oc8051_alu_src_sel1.op3_r[3] ;
  wire \oc8051_alu_src_sel1.op3_r[4] ;
  wire \oc8051_alu_src_sel1.op3_r[5] ;
  wire \oc8051_alu_src_sel1.op3_r[6] ;
  wire \oc8051_alu_src_sel1.op3_r[7] ;
  wire \oc8051_alu_src_sel1.pc[0] ;
  wire \oc8051_alu_src_sel1.pc[10] ;
  wire \oc8051_alu_src_sel1.pc[11] ;
  wire \oc8051_alu_src_sel1.pc[12] ;
  wire \oc8051_alu_src_sel1.pc[13] ;
  wire \oc8051_alu_src_sel1.pc[14] ;
  wire \oc8051_alu_src_sel1.pc[15] ;
  wire \oc8051_alu_src_sel1.pc[1] ;
  wire \oc8051_alu_src_sel1.pc[2] ;
  wire \oc8051_alu_src_sel1.pc[3] ;
  wire \oc8051_alu_src_sel1.pc[4] ;
  wire \oc8051_alu_src_sel1.pc[5] ;
  wire \oc8051_alu_src_sel1.pc[6] ;
  wire \oc8051_alu_src_sel1.pc[7] ;
  wire \oc8051_alu_src_sel1.pc[8] ;
  wire \oc8051_alu_src_sel1.pc[9] ;
  wire \oc8051_alu_src_sel1.rst ;
  wire \oc8051_alu_src_sel1.sel3 ;
  wire \oc8051_alu_src_sel1.src1[0] ;
  wire \oc8051_alu_src_sel1.src1[1] ;
  wire \oc8051_alu_src_sel1.src1[2] ;
  wire \oc8051_alu_src_sel1.src1[3] ;
  wire \oc8051_alu_src_sel1.src1[4] ;
  wire \oc8051_alu_src_sel1.src1[5] ;
  wire \oc8051_alu_src_sel1.src1[6] ;
  wire \oc8051_alu_src_sel1.src1[7] ;
  wire \oc8051_alu_src_sel1.src2[0] ;
  wire \oc8051_alu_src_sel1.src2[1] ;
  wire \oc8051_alu_src_sel1.src2[2] ;
  wire \oc8051_alu_src_sel1.src2[3] ;
  wire \oc8051_alu_src_sel1.src2[4] ;
  wire \oc8051_alu_src_sel1.src2[5] ;
  wire \oc8051_alu_src_sel1.src2[6] ;
  wire \oc8051_alu_src_sel1.src2[7] ;
  wire \oc8051_alu_src_sel1.src3[0] ;
  wire \oc8051_alu_src_sel1.src3[1] ;
  wire \oc8051_alu_src_sel1.src3[2] ;
  wire \oc8051_alu_src_sel1.src3[3] ;
  wire \oc8051_alu_src_sel1.src3[4] ;
  wire \oc8051_alu_src_sel1.src3[5] ;
  wire \oc8051_alu_src_sel1.src3[6] ;
  wire \oc8051_alu_src_sel1.src3[7] ;
  wire \oc8051_comp1.acc[0] ;
  wire \oc8051_comp1.acc[1] ;
  wire \oc8051_comp1.acc[2] ;
  wire \oc8051_comp1.acc[3] ;
  wire \oc8051_comp1.acc[4] ;
  wire \oc8051_comp1.acc[5] ;
  wire \oc8051_comp1.acc[6] ;
  wire \oc8051_comp1.acc[7] ;
  wire \oc8051_comp1.cy ;
  wire \oc8051_comp1.des[0] ;
  wire \oc8051_comp1.des[1] ;
  wire \oc8051_comp1.des[2] ;
  wire \oc8051_comp1.des[3] ;
  wire \oc8051_comp1.des[4] ;
  wire \oc8051_comp1.des[5] ;
  wire \oc8051_comp1.des[6] ;
  wire \oc8051_comp1.des[7] ;
  wire \oc8051_cy_select1.cy_in ;
  wire \oc8051_cy_select1.data_out ;
  wire \oc8051_decoder1.alu_op[0] ;
  wire \oc8051_decoder1.alu_op[1] ;
  wire \oc8051_decoder1.alu_op[2] ;
  wire \oc8051_decoder1.alu_op[3] ;
  wire \oc8051_decoder1.bit_addr ;
  wire \oc8051_decoder1.clk ;
  wire \oc8051_decoder1.cy_sel[0] ;
  wire \oc8051_decoder1.cy_sel[1] ;
  wire \oc8051_decoder1.cy_sel[2] ;
  wire \oc8051_decoder1.cy_sel[3] ;
  wire \oc8051_decoder1.mem_act[0] ;
  wire \oc8051_decoder1.mem_act[1] ;
  wire \oc8051_decoder1.mem_act[2] ;
  wire \oc8051_decoder1.mem_act[3] ;
  wire \oc8051_decoder1.mem_act[4] ;
  wire \oc8051_decoder1.mem_act[5] ;
  wire \oc8051_decoder1.op1_c[0] ;
  wire \oc8051_decoder1.op1_c[1] ;
  wire \oc8051_decoder1.op1_c[2] ;
  wire \oc8051_decoder1.op[0] ;
  wire \oc8051_decoder1.op[1] ;
  wire \oc8051_decoder1.op[2] ;
  wire \oc8051_decoder1.op[3] ;
  wire \oc8051_decoder1.op[4] ;
  wire \oc8051_decoder1.op[5] ;
  wire \oc8051_decoder1.op[6] ;
  wire \oc8051_decoder1.op[7] ;
  wire \oc8051_decoder1.op_cur[0] ;
  wire \oc8051_decoder1.op_cur[1] ;
  wire \oc8051_decoder1.op_cur[2] ;
  wire \oc8051_decoder1.op_in[0] ;
  wire \oc8051_decoder1.op_in[1] ;
  wire \oc8051_decoder1.op_in[2] ;
  wire \oc8051_decoder1.op_in[3] ;
  wire \oc8051_decoder1.op_in[4] ;
  wire \oc8051_decoder1.op_in[5] ;
  wire \oc8051_decoder1.op_in[6] ;
  wire \oc8051_decoder1.op_in[7] ;
  wire \oc8051_decoder1.psw_set[0] ;
  wire \oc8051_decoder1.psw_set[1] ;
  wire \oc8051_decoder1.ram_rd_sel[0] ;
  wire \oc8051_decoder1.ram_rd_sel[1] ;
  wire \oc8051_decoder1.ram_rd_sel[2] ;
  wire \oc8051_decoder1.ram_rd_sel_r[0] ;
  wire \oc8051_decoder1.ram_rd_sel_r[1] ;
  wire \oc8051_decoder1.ram_rd_sel_r[2] ;
  wire \oc8051_decoder1.ram_wr_sel[0] ;
  wire \oc8051_decoder1.ram_wr_sel[1] ;
  wire \oc8051_decoder1.ram_wr_sel[2] ;
  wire \oc8051_decoder1.rst ;
  wire \oc8051_decoder1.src_sel1[0] ;
  wire \oc8051_decoder1.src_sel1[1] ;
  wire \oc8051_decoder1.src_sel1[2] ;
  wire \oc8051_decoder1.src_sel1[3] ;
  wire \oc8051_decoder1.src_sel1[4] ;
  wire \oc8051_decoder1.src_sel1[5] ;
  wire \oc8051_decoder1.src_sel1[6] ;
  wire \oc8051_decoder1.src_sel2[0] ;
  wire \oc8051_decoder1.src_sel2[1] ;
  wire \oc8051_decoder1.src_sel2[2] ;
  wire \oc8051_decoder1.src_sel2[3] ;
  wire \oc8051_decoder1.src_sel3 ;
  wire \oc8051_decoder1.state[0] ;
  wire \oc8051_decoder1.state[1] ;
  wire \oc8051_decoder1.wait_data ;
  wire \oc8051_decoder1.wr ;
  wire \oc8051_decoder1.wr_sfr[0] ;
  wire \oc8051_decoder1.wr_sfr[1] ;
  wire \oc8051_indi_addr1.bank[0] ;
  wire \oc8051_indi_addr1.bank[1] ;
  wire \oc8051_indi_addr1.buff[0][0] ;
  wire \oc8051_indi_addr1.buff[0][1] ;
  wire \oc8051_indi_addr1.buff[0][2] ;
  wire \oc8051_indi_addr1.buff[0][3] ;
  wire \oc8051_indi_addr1.buff[0][4] ;
  wire \oc8051_indi_addr1.buff[0][5] ;
  wire \oc8051_indi_addr1.buff[0][6] ;
  wire \oc8051_indi_addr1.buff[0][7] ;
  wire \oc8051_indi_addr1.buff[1][0] ;
  wire \oc8051_indi_addr1.buff[1][1] ;
  wire \oc8051_indi_addr1.buff[1][2] ;
  wire \oc8051_indi_addr1.buff[1][3] ;
  wire \oc8051_indi_addr1.buff[1][4] ;
  wire \oc8051_indi_addr1.buff[1][5] ;
  wire \oc8051_indi_addr1.buff[1][6] ;
  wire \oc8051_indi_addr1.buff[1][7] ;
  wire \oc8051_indi_addr1.buff[2][0] ;
  wire \oc8051_indi_addr1.buff[2][1] ;
  wire \oc8051_indi_addr1.buff[2][2] ;
  wire \oc8051_indi_addr1.buff[2][3] ;
  wire \oc8051_indi_addr1.buff[2][4] ;
  wire \oc8051_indi_addr1.buff[2][5] ;
  wire \oc8051_indi_addr1.buff[2][6] ;
  wire \oc8051_indi_addr1.buff[2][7] ;
  wire \oc8051_indi_addr1.buff[3][0] ;
  wire \oc8051_indi_addr1.buff[3][1] ;
  wire \oc8051_indi_addr1.buff[3][2] ;
  wire \oc8051_indi_addr1.buff[3][3] ;
  wire \oc8051_indi_addr1.buff[3][4] ;
  wire \oc8051_indi_addr1.buff[3][5] ;
  wire \oc8051_indi_addr1.buff[3][6] ;
  wire \oc8051_indi_addr1.buff[3][7] ;
  wire \oc8051_indi_addr1.buff[4][0] ;
  wire \oc8051_indi_addr1.buff[4][1] ;
  wire \oc8051_indi_addr1.buff[4][2] ;
  wire \oc8051_indi_addr1.buff[4][3] ;
  wire \oc8051_indi_addr1.buff[4][4] ;
  wire \oc8051_indi_addr1.buff[4][5] ;
  wire \oc8051_indi_addr1.buff[4][6] ;
  wire \oc8051_indi_addr1.buff[4][7] ;
  wire \oc8051_indi_addr1.buff[5][0] ;
  wire \oc8051_indi_addr1.buff[5][1] ;
  wire \oc8051_indi_addr1.buff[5][2] ;
  wire \oc8051_indi_addr1.buff[5][3] ;
  wire \oc8051_indi_addr1.buff[5][4] ;
  wire \oc8051_indi_addr1.buff[5][5] ;
  wire \oc8051_indi_addr1.buff[5][6] ;
  wire \oc8051_indi_addr1.buff[5][7] ;
  wire \oc8051_indi_addr1.buff[6][0] ;
  wire \oc8051_indi_addr1.buff[6][1] ;
  wire \oc8051_indi_addr1.buff[6][2] ;
  wire \oc8051_indi_addr1.buff[6][3] ;
  wire \oc8051_indi_addr1.buff[6][4] ;
  wire \oc8051_indi_addr1.buff[6][5] ;
  wire \oc8051_indi_addr1.buff[6][6] ;
  wire \oc8051_indi_addr1.buff[6][7] ;
  wire \oc8051_indi_addr1.buff[7][0] ;
  wire \oc8051_indi_addr1.buff[7][1] ;
  wire \oc8051_indi_addr1.buff[7][2] ;
  wire \oc8051_indi_addr1.buff[7][3] ;
  wire \oc8051_indi_addr1.buff[7][4] ;
  wire \oc8051_indi_addr1.buff[7][5] ;
  wire \oc8051_indi_addr1.buff[7][6] ;
  wire \oc8051_indi_addr1.buff[7][7] ;
  wire \oc8051_indi_addr1.clk ;
  wire \oc8051_indi_addr1.data_in[0] ;
  wire \oc8051_indi_addr1.data_in[1] ;
  wire \oc8051_indi_addr1.data_in[2] ;
  wire \oc8051_indi_addr1.data_in[3] ;
  wire \oc8051_indi_addr1.data_in[4] ;
  wire \oc8051_indi_addr1.data_in[5] ;
  wire \oc8051_indi_addr1.data_in[6] ;
  wire \oc8051_indi_addr1.data_in[7] ;
  wire \oc8051_indi_addr1.ri_out[0] ;
  wire \oc8051_indi_addr1.ri_out[1] ;
  wire \oc8051_indi_addr1.ri_out[2] ;
  wire \oc8051_indi_addr1.ri_out[3] ;
  wire \oc8051_indi_addr1.ri_out[4] ;
  wire \oc8051_indi_addr1.ri_out[5] ;
  wire \oc8051_indi_addr1.ri_out[6] ;
  wire \oc8051_indi_addr1.ri_out[7] ;
  wire \oc8051_indi_addr1.rst ;
  wire \oc8051_indi_addr1.sel ;
  wire \oc8051_indi_addr1.wr_bit ;
  wire \oc8051_indi_addr1.wr_bit_r ;
  wire \oc8051_memory_interface1.acc[0] ;
  wire \oc8051_memory_interface1.acc[1] ;
  wire \oc8051_memory_interface1.acc[2] ;
  wire \oc8051_memory_interface1.acc[3] ;
  wire \oc8051_memory_interface1.acc[4] ;
  wire \oc8051_memory_interface1.acc[5] ;
  wire \oc8051_memory_interface1.acc[6] ;
  wire \oc8051_memory_interface1.acc[7] ;
  wire \oc8051_memory_interface1.alu[0] ;
  wire \oc8051_memory_interface1.alu[10] ;
  wire \oc8051_memory_interface1.alu[11] ;
  wire \oc8051_memory_interface1.alu[12] ;
  wire \oc8051_memory_interface1.alu[13] ;
  wire \oc8051_memory_interface1.alu[14] ;
  wire \oc8051_memory_interface1.alu[15] ;
  wire \oc8051_memory_interface1.alu[1] ;
  wire \oc8051_memory_interface1.alu[2] ;
  wire \oc8051_memory_interface1.alu[3] ;
  wire \oc8051_memory_interface1.alu[4] ;
  wire \oc8051_memory_interface1.alu[5] ;
  wire \oc8051_memory_interface1.alu[6] ;
  wire \oc8051_memory_interface1.alu[7] ;
  wire \oc8051_memory_interface1.alu[8] ;
  wire \oc8051_memory_interface1.alu[9] ;
  wire \oc8051_memory_interface1.bank[0] ;
  wire \oc8051_memory_interface1.bank[1] ;
  wire \oc8051_memory_interface1.cdata[0] ;
  wire \oc8051_memory_interface1.cdata[1] ;
  wire \oc8051_memory_interface1.cdata[2] ;
  wire \oc8051_memory_interface1.cdata[3] ;
  wire \oc8051_memory_interface1.cdata[4] ;
  wire \oc8051_memory_interface1.cdata[5] ;
  wire \oc8051_memory_interface1.cdata[6] ;
  wire \oc8051_memory_interface1.cdata[7] ;
  wire \oc8051_memory_interface1.cdone ;
  wire \oc8051_memory_interface1.clk ;
  wire \oc8051_memory_interface1.dack_i ;
  wire \oc8051_memory_interface1.dack_ir ;
  wire \oc8051_memory_interface1.dadr_o[0] ;
  wire \oc8051_memory_interface1.dadr_o[10] ;
  wire \oc8051_memory_interface1.dadr_o[11] ;
  wire \oc8051_memory_interface1.dadr_o[12] ;
  wire \oc8051_memory_interface1.dadr_o[13] ;
  wire \oc8051_memory_interface1.dadr_o[14] ;
  wire \oc8051_memory_interface1.dadr_o[15] ;
  wire \oc8051_memory_interface1.dadr_o[1] ;
  wire \oc8051_memory_interface1.dadr_o[2] ;
  wire \oc8051_memory_interface1.dadr_o[3] ;
  wire \oc8051_memory_interface1.dadr_o[4] ;
  wire \oc8051_memory_interface1.dadr_o[5] ;
  wire \oc8051_memory_interface1.dadr_o[6] ;
  wire \oc8051_memory_interface1.dadr_o[7] ;
  wire \oc8051_memory_interface1.dadr_o[8] ;
  wire \oc8051_memory_interface1.dadr_o[9] ;
  wire \oc8051_memory_interface1.dadr_ot[0] ;
  wire \oc8051_memory_interface1.dadr_ot[10] ;
  wire \oc8051_memory_interface1.dadr_ot[11] ;
  wire \oc8051_memory_interface1.dadr_ot[12] ;
  wire \oc8051_memory_interface1.dadr_ot[13] ;
  wire \oc8051_memory_interface1.dadr_ot[14] ;
  wire \oc8051_memory_interface1.dadr_ot[15] ;
  wire \oc8051_memory_interface1.dadr_ot[1] ;
  wire \oc8051_memory_interface1.dadr_ot[2] ;
  wire \oc8051_memory_interface1.dadr_ot[3] ;
  wire \oc8051_memory_interface1.dadr_ot[4] ;
  wire \oc8051_memory_interface1.dadr_ot[5] ;
  wire \oc8051_memory_interface1.dadr_ot[6] ;
  wire \oc8051_memory_interface1.dadr_ot[7] ;
  wire \oc8051_memory_interface1.dadr_ot[8] ;
  wire \oc8051_memory_interface1.dadr_ot[9] ;
  wire \oc8051_memory_interface1.ddat_i[0] ;
  wire \oc8051_memory_interface1.ddat_i[1] ;
  wire \oc8051_memory_interface1.ddat_i[2] ;
  wire \oc8051_memory_interface1.ddat_i[3] ;
  wire \oc8051_memory_interface1.ddat_i[4] ;
  wire \oc8051_memory_interface1.ddat_i[5] ;
  wire \oc8051_memory_interface1.ddat_i[6] ;
  wire \oc8051_memory_interface1.ddat_i[7] ;
  wire \oc8051_memory_interface1.ddat_ir[0] ;
  wire \oc8051_memory_interface1.ddat_ir[1] ;
  wire \oc8051_memory_interface1.ddat_ir[2] ;
  wire \oc8051_memory_interface1.ddat_ir[3] ;
  wire \oc8051_memory_interface1.ddat_ir[4] ;
  wire \oc8051_memory_interface1.ddat_ir[5] ;
  wire \oc8051_memory_interface1.ddat_ir[6] ;
  wire \oc8051_memory_interface1.ddat_ir[7] ;
  wire \oc8051_memory_interface1.ddat_o[0] ;
  wire \oc8051_memory_interface1.ddat_o[1] ;
  wire \oc8051_memory_interface1.ddat_o[2] ;
  wire \oc8051_memory_interface1.ddat_o[3] ;
  wire \oc8051_memory_interface1.ddat_o[4] ;
  wire \oc8051_memory_interface1.ddat_o[5] ;
  wire \oc8051_memory_interface1.ddat_o[6] ;
  wire \oc8051_memory_interface1.ddat_o[7] ;
  wire \oc8051_memory_interface1.des1[0] ;
  wire \oc8051_memory_interface1.des1[1] ;
  wire \oc8051_memory_interface1.des1[2] ;
  wire \oc8051_memory_interface1.des1[3] ;
  wire \oc8051_memory_interface1.des1[4] ;
  wire \oc8051_memory_interface1.des1[5] ;
  wire \oc8051_memory_interface1.des1[6] ;
  wire \oc8051_memory_interface1.des1[7] ;
  wire \oc8051_memory_interface1.des2[0] ;
  wire \oc8051_memory_interface1.des2[1] ;
  wire \oc8051_memory_interface1.des2[2] ;
  wire \oc8051_memory_interface1.des2[3] ;
  wire \oc8051_memory_interface1.des2[4] ;
  wire \oc8051_memory_interface1.des2[5] ;
  wire \oc8051_memory_interface1.des2[6] ;
  wire \oc8051_memory_interface1.des2[7] ;
  wire \oc8051_memory_interface1.des_acc[0] ;
  wire \oc8051_memory_interface1.des_acc[1] ;
  wire \oc8051_memory_interface1.des_acc[2] ;
  wire \oc8051_memory_interface1.des_acc[3] ;
  wire \oc8051_memory_interface1.des_acc[4] ;
  wire \oc8051_memory_interface1.des_acc[5] ;
  wire \oc8051_memory_interface1.des_acc[6] ;
  wire \oc8051_memory_interface1.des_acc[7] ;
  wire \oc8051_memory_interface1.dmem_wait ;
  wire \oc8051_memory_interface1.dptr[0] ;
  wire \oc8051_memory_interface1.dptr[10] ;
  wire \oc8051_memory_interface1.dptr[11] ;
  wire \oc8051_memory_interface1.dptr[12] ;
  wire \oc8051_memory_interface1.dptr[13] ;
  wire \oc8051_memory_interface1.dptr[14] ;
  wire \oc8051_memory_interface1.dptr[15] ;
  wire \oc8051_memory_interface1.dptr[1] ;
  wire \oc8051_memory_interface1.dptr[2] ;
  wire \oc8051_memory_interface1.dptr[3] ;
  wire \oc8051_memory_interface1.dptr[4] ;
  wire \oc8051_memory_interface1.dptr[5] ;
  wire \oc8051_memory_interface1.dptr[6] ;
  wire \oc8051_memory_interface1.dptr[7] ;
  wire \oc8051_memory_interface1.dptr[8] ;
  wire \oc8051_memory_interface1.dptr[9] ;
  wire \oc8051_memory_interface1.dstb_o ;
  wire \oc8051_memory_interface1.dwe_o ;
  wire \oc8051_memory_interface1.ea ;
  wire \oc8051_memory_interface1.iack_i ;
  wire \oc8051_memory_interface1.iadr_o[0] ;
  wire \oc8051_memory_interface1.iadr_o[10] ;
  wire \oc8051_memory_interface1.iadr_o[11] ;
  wire \oc8051_memory_interface1.iadr_o[12] ;
  wire \oc8051_memory_interface1.iadr_o[13] ;
  wire \oc8051_memory_interface1.iadr_o[14] ;
  wire \oc8051_memory_interface1.iadr_o[15] ;
  wire \oc8051_memory_interface1.iadr_o[1] ;
  wire \oc8051_memory_interface1.iadr_o[2] ;
  wire \oc8051_memory_interface1.iadr_o[3] ;
  wire \oc8051_memory_interface1.iadr_o[4] ;
  wire \oc8051_memory_interface1.iadr_o[5] ;
  wire \oc8051_memory_interface1.iadr_o[6] ;
  wire \oc8051_memory_interface1.iadr_o[7] ;
  wire \oc8051_memory_interface1.iadr_o[8] ;
  wire \oc8051_memory_interface1.iadr_o[9] ;
  wire \oc8051_memory_interface1.iadr_t[0] ;
  wire \oc8051_memory_interface1.iadr_t[10] ;
  wire \oc8051_memory_interface1.iadr_t[11] ;
  wire \oc8051_memory_interface1.iadr_t[12] ;
  wire \oc8051_memory_interface1.iadr_t[13] ;
  wire \oc8051_memory_interface1.iadr_t[14] ;
  wire \oc8051_memory_interface1.iadr_t[15] ;
  wire \oc8051_memory_interface1.iadr_t[1] ;
  wire \oc8051_memory_interface1.iadr_t[2] ;
  wire \oc8051_memory_interface1.iadr_t[3] ;
  wire \oc8051_memory_interface1.iadr_t[4] ;
  wire \oc8051_memory_interface1.iadr_t[5] ;
  wire \oc8051_memory_interface1.iadr_t[6] ;
  wire \oc8051_memory_interface1.iadr_t[7] ;
  wire \oc8051_memory_interface1.iadr_t[8] ;
  wire \oc8051_memory_interface1.iadr_t[9] ;
  wire \oc8051_memory_interface1.idat_cur[0] ;
  wire \oc8051_memory_interface1.idat_cur[10] ;
  wire \oc8051_memory_interface1.idat_cur[11] ;
  wire \oc8051_memory_interface1.idat_cur[12] ;
  wire \oc8051_memory_interface1.idat_cur[13] ;
  wire \oc8051_memory_interface1.idat_cur[14] ;
  wire \oc8051_memory_interface1.idat_cur[15] ;
  wire \oc8051_memory_interface1.idat_cur[16] ;
  wire \oc8051_memory_interface1.idat_cur[17] ;
  wire \oc8051_memory_interface1.idat_cur[18] ;
  wire \oc8051_memory_interface1.idat_cur[19] ;
  wire \oc8051_memory_interface1.idat_cur[1] ;
  wire \oc8051_memory_interface1.idat_cur[20] ;
  wire \oc8051_memory_interface1.idat_cur[21] ;
  wire \oc8051_memory_interface1.idat_cur[22] ;
  wire \oc8051_memory_interface1.idat_cur[23] ;
  wire \oc8051_memory_interface1.idat_cur[24] ;
  wire \oc8051_memory_interface1.idat_cur[25] ;
  wire \oc8051_memory_interface1.idat_cur[26] ;
  wire \oc8051_memory_interface1.idat_cur[27] ;
  wire \oc8051_memory_interface1.idat_cur[28] ;
  wire \oc8051_memory_interface1.idat_cur[29] ;
  wire \oc8051_memory_interface1.idat_cur[2] ;
  wire \oc8051_memory_interface1.idat_cur[30] ;
  wire \oc8051_memory_interface1.idat_cur[31] ;
  wire \oc8051_memory_interface1.idat_cur[3] ;
  wire \oc8051_memory_interface1.idat_cur[4] ;
  wire \oc8051_memory_interface1.idat_cur[5] ;
  wire \oc8051_memory_interface1.idat_cur[6] ;
  wire \oc8051_memory_interface1.idat_cur[7] ;
  wire \oc8051_memory_interface1.idat_cur[8] ;
  wire \oc8051_memory_interface1.idat_cur[9] ;
  wire \oc8051_memory_interface1.idat_i[0] ;
  wire \oc8051_memory_interface1.idat_i[10] ;
  wire \oc8051_memory_interface1.idat_i[11] ;
  wire \oc8051_memory_interface1.idat_i[12] ;
  wire \oc8051_memory_interface1.idat_i[13] ;
  wire \oc8051_memory_interface1.idat_i[14] ;
  wire \oc8051_memory_interface1.idat_i[15] ;
  wire \oc8051_memory_interface1.idat_i[16] ;
  wire \oc8051_memory_interface1.idat_i[17] ;
  wire \oc8051_memory_interface1.idat_i[18] ;
  wire \oc8051_memory_interface1.idat_i[19] ;
  wire \oc8051_memory_interface1.idat_i[1] ;
  wire \oc8051_memory_interface1.idat_i[20] ;
  wire \oc8051_memory_interface1.idat_i[21] ;
  wire \oc8051_memory_interface1.idat_i[22] ;
  wire \oc8051_memory_interface1.idat_i[23] ;
  wire \oc8051_memory_interface1.idat_i[24] ;
  wire \oc8051_memory_interface1.idat_i[25] ;
  wire \oc8051_memory_interface1.idat_i[26] ;
  wire \oc8051_memory_interface1.idat_i[27] ;
  wire \oc8051_memory_interface1.idat_i[28] ;
  wire \oc8051_memory_interface1.idat_i[29] ;
  wire \oc8051_memory_interface1.idat_i[2] ;
  wire \oc8051_memory_interface1.idat_i[30] ;
  wire \oc8051_memory_interface1.idat_i[31] ;
  wire \oc8051_memory_interface1.idat_i[3] ;
  wire \oc8051_memory_interface1.idat_i[4] ;
  wire \oc8051_memory_interface1.idat_i[5] ;
  wire \oc8051_memory_interface1.idat_i[6] ;
  wire \oc8051_memory_interface1.idat_i[7] ;
  wire \oc8051_memory_interface1.idat_i[8] ;
  wire \oc8051_memory_interface1.idat_i[9] ;
  wire \oc8051_memory_interface1.idat_old[0] ;
  wire \oc8051_memory_interface1.idat_old[10] ;
  wire \oc8051_memory_interface1.idat_old[11] ;
  wire \oc8051_memory_interface1.idat_old[12] ;
  wire \oc8051_memory_interface1.idat_old[13] ;
  wire \oc8051_memory_interface1.idat_old[14] ;
  wire \oc8051_memory_interface1.idat_old[15] ;
  wire \oc8051_memory_interface1.idat_old[16] ;
  wire \oc8051_memory_interface1.idat_old[17] ;
  wire \oc8051_memory_interface1.idat_old[18] ;
  wire \oc8051_memory_interface1.idat_old[19] ;
  wire \oc8051_memory_interface1.idat_old[1] ;
  wire \oc8051_memory_interface1.idat_old[20] ;
  wire \oc8051_memory_interface1.idat_old[21] ;
  wire \oc8051_memory_interface1.idat_old[22] ;
  wire \oc8051_memory_interface1.idat_old[23] ;
  wire \oc8051_memory_interface1.idat_old[24] ;
  wire \oc8051_memory_interface1.idat_old[25] ;
  wire \oc8051_memory_interface1.idat_old[26] ;
  wire \oc8051_memory_interface1.idat_old[27] ;
  wire \oc8051_memory_interface1.idat_old[28] ;
  wire \oc8051_memory_interface1.idat_old[29] ;
  wire \oc8051_memory_interface1.idat_old[2] ;
  wire \oc8051_memory_interface1.idat_old[30] ;
  wire \oc8051_memory_interface1.idat_old[31] ;
  wire \oc8051_memory_interface1.idat_old[3] ;
  wire \oc8051_memory_interface1.idat_old[4] ;
  wire \oc8051_memory_interface1.idat_old[5] ;
  wire \oc8051_memory_interface1.idat_old[6] ;
  wire \oc8051_memory_interface1.idat_old[7] ;
  wire \oc8051_memory_interface1.idat_old[8] ;
  wire \oc8051_memory_interface1.idat_old[9] ;
  wire \oc8051_memory_interface1.imem_wait ;
  wire \oc8051_memory_interface1.imm2[0] ;
  wire \oc8051_memory_interface1.imm2[1] ;
  wire \oc8051_memory_interface1.imm2[2] ;
  wire \oc8051_memory_interface1.imm2[3] ;
  wire \oc8051_memory_interface1.imm2[4] ;
  wire \oc8051_memory_interface1.imm2[5] ;
  wire \oc8051_memory_interface1.imm2[6] ;
  wire \oc8051_memory_interface1.imm2[7] ;
  wire \oc8051_memory_interface1.imm2_r[0] ;
  wire \oc8051_memory_interface1.imm2_r[1] ;
  wire \oc8051_memory_interface1.imm2_r[2] ;
  wire \oc8051_memory_interface1.imm2_r[3] ;
  wire \oc8051_memory_interface1.imm2_r[4] ;
  wire \oc8051_memory_interface1.imm2_r[5] ;
  wire \oc8051_memory_interface1.imm2_r[6] ;
  wire \oc8051_memory_interface1.imm2_r[7] ;
  wire \oc8051_memory_interface1.imm[0] ;
  wire \oc8051_memory_interface1.imm[1] ;
  wire \oc8051_memory_interface1.imm[2] ;
  wire \oc8051_memory_interface1.imm[3] ;
  wire \oc8051_memory_interface1.imm[4] ;
  wire \oc8051_memory_interface1.imm[5] ;
  wire \oc8051_memory_interface1.imm[6] ;
  wire \oc8051_memory_interface1.imm[7] ;
  wire \oc8051_memory_interface1.imm_r[0] ;
  wire \oc8051_memory_interface1.imm_r[1] ;
  wire \oc8051_memory_interface1.imm_r[2] ;
  wire \oc8051_memory_interface1.imm_r[3] ;
  wire \oc8051_memory_interface1.imm_r[4] ;
  wire \oc8051_memory_interface1.imm_r[5] ;
  wire \oc8051_memory_interface1.imm_r[6] ;
  wire \oc8051_memory_interface1.imm_r[7] ;
  wire \oc8051_memory_interface1.int_ack ;
  wire \oc8051_memory_interface1.int_ack_buff ;
  wire \oc8051_memory_interface1.int_ack_t ;
  wire \oc8051_memory_interface1.int_v[0] ;
  wire \oc8051_memory_interface1.int_v[1] ;
  wire \oc8051_memory_interface1.int_v[2] ;
  wire \oc8051_memory_interface1.int_v[3] ;
  wire \oc8051_memory_interface1.int_v[4] ;
  wire \oc8051_memory_interface1.int_v[5] ;
  wire \oc8051_memory_interface1.int_v[6] ;
  wire \oc8051_memory_interface1.int_v[7] ;
  wire \oc8051_memory_interface1.int_vec_buff[0] ;
  wire \oc8051_memory_interface1.int_vec_buff[1] ;
  wire \oc8051_memory_interface1.int_vec_buff[2] ;
  wire \oc8051_memory_interface1.int_vec_buff[3] ;
  wire \oc8051_memory_interface1.int_vec_buff[4] ;
  wire \oc8051_memory_interface1.int_vec_buff[5] ;
  wire \oc8051_memory_interface1.int_vec_buff[6] ;
  wire \oc8051_memory_interface1.int_vec_buff[7] ;
  wire \oc8051_memory_interface1.intr ;
  wire \oc8051_memory_interface1.istb_t ;
  wire \oc8051_memory_interface1.op1_out[0] ;
  wire \oc8051_memory_interface1.op1_out[1] ;
  wire \oc8051_memory_interface1.op1_out[2] ;
  wire \oc8051_memory_interface1.op1_out[3] ;
  wire \oc8051_memory_interface1.op1_out[4] ;
  wire \oc8051_memory_interface1.op1_out[5] ;
  wire \oc8051_memory_interface1.op1_out[6] ;
  wire \oc8051_memory_interface1.op1_out[7] ;
  wire \oc8051_memory_interface1.op2_buff[0] ;
  wire \oc8051_memory_interface1.op2_buff[1] ;
  wire \oc8051_memory_interface1.op2_buff[2] ;
  wire \oc8051_memory_interface1.op2_buff[3] ;
  wire \oc8051_memory_interface1.op2_buff[4] ;
  wire \oc8051_memory_interface1.op2_buff[5] ;
  wire \oc8051_memory_interface1.op2_buff[6] ;
  wire \oc8051_memory_interface1.op2_buff[7] ;
  wire \oc8051_memory_interface1.op2_out[0] ;
  wire \oc8051_memory_interface1.op2_out[1] ;
  wire \oc8051_memory_interface1.op2_out[2] ;
  wire \oc8051_memory_interface1.op2_out[3] ;
  wire \oc8051_memory_interface1.op2_out[4] ;
  wire \oc8051_memory_interface1.op2_out[5] ;
  wire \oc8051_memory_interface1.op2_out[6] ;
  wire \oc8051_memory_interface1.op2_out[7] ;
  wire \oc8051_memory_interface1.op3_buff[0] ;
  wire \oc8051_memory_interface1.op3_buff[1] ;
  wire \oc8051_memory_interface1.op3_buff[2] ;
  wire \oc8051_memory_interface1.op3_buff[3] ;
  wire \oc8051_memory_interface1.op3_buff[4] ;
  wire \oc8051_memory_interface1.op3_buff[5] ;
  wire \oc8051_memory_interface1.op3_buff[6] ;
  wire \oc8051_memory_interface1.op3_buff[7] ;
  wire \oc8051_memory_interface1.op3_out[0] ;
  wire \oc8051_memory_interface1.op3_out[1] ;
  wire \oc8051_memory_interface1.op3_out[2] ;
  wire \oc8051_memory_interface1.op3_out[3] ;
  wire \oc8051_memory_interface1.op3_out[4] ;
  wire \oc8051_memory_interface1.op3_out[5] ;
  wire \oc8051_memory_interface1.op3_out[6] ;
  wire \oc8051_memory_interface1.op3_out[7] ;
  wire \oc8051_memory_interface1.op_length[0] ;
  wire \oc8051_memory_interface1.op_length[1] ;
  wire \oc8051_memory_interface1.op_pos[0] ;
  wire \oc8051_memory_interface1.op_pos[1] ;
  wire \oc8051_memory_interface1.op_pos[2] ;
  wire \oc8051_memory_interface1.pc[0] ;
  wire \oc8051_memory_interface1.pc[10] ;
  wire \oc8051_memory_interface1.pc[11] ;
  wire \oc8051_memory_interface1.pc[12] ;
  wire \oc8051_memory_interface1.pc[13] ;
  wire \oc8051_memory_interface1.pc[14] ;
  wire \oc8051_memory_interface1.pc[15] ;
  wire \oc8051_memory_interface1.pc[1] ;
  wire \oc8051_memory_interface1.pc[2] ;
  wire \oc8051_memory_interface1.pc[3] ;
  wire \oc8051_memory_interface1.pc[4] ;
  wire \oc8051_memory_interface1.pc[5] ;
  wire \oc8051_memory_interface1.pc[6] ;
  wire \oc8051_memory_interface1.pc[7] ;
  wire \oc8051_memory_interface1.pc[8] ;
  wire \oc8051_memory_interface1.pc[9] ;
  wire \oc8051_memory_interface1.pc_buf[0] ;
  wire \oc8051_memory_interface1.pc_buf[10] ;
  wire \oc8051_memory_interface1.pc_buf[11] ;
  wire \oc8051_memory_interface1.pc_buf[12] ;
  wire \oc8051_memory_interface1.pc_buf[13] ;
  wire \oc8051_memory_interface1.pc_buf[14] ;
  wire \oc8051_memory_interface1.pc_buf[15] ;
  wire \oc8051_memory_interface1.pc_buf[1] ;
  wire \oc8051_memory_interface1.pc_buf[2] ;
  wire \oc8051_memory_interface1.pc_buf[3] ;
  wire \oc8051_memory_interface1.pc_buf[4] ;
  wire \oc8051_memory_interface1.pc_buf[5] ;
  wire \oc8051_memory_interface1.pc_buf[6] ;
  wire \oc8051_memory_interface1.pc_buf[7] ;
  wire \oc8051_memory_interface1.pc_buf[8] ;
  wire \oc8051_memory_interface1.pc_buf[9] ;
  wire \oc8051_memory_interface1.pc_out[1] ;
  wire \oc8051_memory_interface1.pc_wr ;
  wire \oc8051_memory_interface1.pc_wr_r ;
  wire \oc8051_memory_interface1.pc_wr_r2 ;
  wire \oc8051_memory_interface1.pcs_source[0] ;
  wire \oc8051_memory_interface1.pcs_source[1] ;
  wire \oc8051_memory_interface1.pcs_source[2] ;
  wire \oc8051_memory_interface1.pcs_source[3] ;
  wire \oc8051_memory_interface1.pcs_source[4] ;
  wire \oc8051_memory_interface1.pcs_source[5] ;
  wire \oc8051_memory_interface1.pcs_source[6] ;
  wire \oc8051_memory_interface1.pcs_source[7] ;
  wire \oc8051_memory_interface1.rd_addr[0] ;
  wire \oc8051_memory_interface1.rd_addr[1] ;
  wire \oc8051_memory_interface1.rd_addr[2] ;
  wire \oc8051_memory_interface1.rd_addr[3] ;
  wire \oc8051_memory_interface1.rd_addr[4] ;
  wire \oc8051_memory_interface1.rd_addr[5] ;
  wire \oc8051_memory_interface1.rd_addr[6] ;
  wire \oc8051_memory_interface1.rd_addr[7] ;
  wire \oc8051_memory_interface1.rd_addr_r ;
  wire \oc8051_memory_interface1.rd_ind ;
  wire \oc8051_memory_interface1.reti ;
  wire \oc8051_memory_interface1.ri[0] ;
  wire \oc8051_memory_interface1.ri[1] ;
  wire \oc8051_memory_interface1.ri[2] ;
  wire \oc8051_memory_interface1.ri[3] ;
  wire \oc8051_memory_interface1.ri[4] ;
  wire \oc8051_memory_interface1.ri[5] ;
  wire \oc8051_memory_interface1.ri[6] ;
  wire \oc8051_memory_interface1.ri[7] ;
  wire \oc8051_memory_interface1.ri_r[0] ;
  wire \oc8051_memory_interface1.ri_r[1] ;
  wire \oc8051_memory_interface1.ri_r[2] ;
  wire \oc8051_memory_interface1.ri_r[3] ;
  wire \oc8051_memory_interface1.ri_r[4] ;
  wire \oc8051_memory_interface1.ri_r[5] ;
  wire \oc8051_memory_interface1.ri_r[6] ;
  wire \oc8051_memory_interface1.ri_r[7] ;
  wire \oc8051_memory_interface1.rn[0] ;
  wire \oc8051_memory_interface1.rn[1] ;
  wire \oc8051_memory_interface1.rn[2] ;
  wire \oc8051_memory_interface1.rn[3] ;
  wire \oc8051_memory_interface1.rn[4] ;
  wire \oc8051_memory_interface1.rn_r[0] ;
  wire \oc8051_memory_interface1.rn_r[1] ;
  wire \oc8051_memory_interface1.rn_r[2] ;
  wire \oc8051_memory_interface1.rn_r[3] ;
  wire \oc8051_memory_interface1.rn_r[4] ;
  wire \oc8051_memory_interface1.rst ;
  wire \oc8051_memory_interface1.sfr[0] ;
  wire \oc8051_memory_interface1.sfr[1] ;
  wire \oc8051_memory_interface1.sfr[2] ;
  wire \oc8051_memory_interface1.sfr[3] ;
  wire \oc8051_memory_interface1.sfr[4] ;
  wire \oc8051_memory_interface1.sfr[5] ;
  wire \oc8051_memory_interface1.sfr[6] ;
  wire \oc8051_memory_interface1.sfr[7] ;
  wire \oc8051_memory_interface1.sfr_bit ;
  wire \oc8051_memory_interface1.sp_w[0] ;
  wire \oc8051_memory_interface1.sp_w[1] ;
  wire \oc8051_memory_interface1.sp_w[2] ;
  wire \oc8051_memory_interface1.sp_w[3] ;
  wire \oc8051_memory_interface1.sp_w[4] ;
  wire \oc8051_memory_interface1.sp_w[5] ;
  wire \oc8051_memory_interface1.sp_w[6] ;
  wire \oc8051_memory_interface1.sp_w[7] ;
  wire \oc8051_memory_interface1.wr_bit_i ;
  wire \oc8051_memory_interface1.wr_bit_o ;
  wire \oc8051_memory_interface1.wr_dat[0] ;
  wire \oc8051_memory_interface1.wr_dat[1] ;
  wire \oc8051_memory_interface1.wr_dat[2] ;
  wire \oc8051_memory_interface1.wr_dat[3] ;
  wire \oc8051_memory_interface1.wr_dat[4] ;
  wire \oc8051_memory_interface1.wr_dat[5] ;
  wire \oc8051_memory_interface1.wr_dat[6] ;
  wire \oc8051_memory_interface1.wr_dat[7] ;
  wire \oc8051_ram_top1.bit_addr ;
  wire \oc8051_ram_top1.bit_addr_r ;
  wire \oc8051_ram_top1.bit_select[0] ;
  wire \oc8051_ram_top1.bit_select[1] ;
  wire \oc8051_ram_top1.bit_select[2] ;
  wire \oc8051_ram_top1.clk ;
  wire \oc8051_ram_top1.oc8051_idata.buff[0][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[0][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[0][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[0][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[0][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[0][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[0][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[0][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[100][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[100][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[100][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[100][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[100][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[100][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[100][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[100][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[101][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[101][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[101][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[101][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[101][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[101][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[101][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[101][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[102][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[102][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[102][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[102][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[102][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[102][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[102][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[102][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[103][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[103][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[103][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[103][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[103][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[103][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[103][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[103][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[104][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[104][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[104][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[104][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[104][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[104][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[104][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[104][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[105][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[105][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[105][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[105][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[105][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[105][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[105][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[105][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[106][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[106][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[106][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[106][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[106][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[106][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[106][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[106][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[107][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[107][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[107][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[107][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[107][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[107][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[107][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[107][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[108][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[108][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[108][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[108][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[108][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[108][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[108][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[108][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[109][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[109][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[109][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[109][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[109][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[109][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[109][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[109][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[10][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[10][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[10][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[10][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[10][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[10][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[10][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[10][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[110][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[110][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[110][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[110][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[110][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[110][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[110][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[110][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[111][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[111][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[111][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[111][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[111][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[111][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[111][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[111][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[112][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[112][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[112][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[112][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[112][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[112][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[112][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[112][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[113][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[113][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[113][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[113][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[113][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[113][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[113][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[113][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[114][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[114][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[114][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[114][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[114][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[114][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[114][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[114][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[115][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[115][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[115][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[115][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[115][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[115][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[115][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[115][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[116][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[116][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[116][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[116][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[116][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[116][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[116][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[116][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[117][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[117][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[117][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[117][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[117][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[117][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[117][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[117][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[118][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[118][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[118][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[118][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[118][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[118][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[118][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[118][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[119][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[119][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[119][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[119][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[119][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[119][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[119][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[119][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[11][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[11][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[11][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[11][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[11][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[11][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[11][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[11][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[120][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[120][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[120][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[120][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[120][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[120][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[120][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[120][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[121][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[121][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[121][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[121][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[121][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[121][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[121][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[121][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[122][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[122][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[122][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[122][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[122][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[122][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[122][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[122][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[123][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[123][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[123][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[123][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[123][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[123][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[123][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[123][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[124][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[124][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[124][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[124][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[124][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[124][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[124][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[124][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[125][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[125][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[125][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[125][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[125][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[125][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[125][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[125][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[126][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[126][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[126][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[126][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[126][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[126][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[126][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[126][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[127][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[127][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[127][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[127][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[127][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[127][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[127][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[127][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[128][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[128][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[128][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[128][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[128][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[128][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[128][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[128][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[129][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[129][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[129][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[129][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[129][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[129][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[129][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[129][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[12][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[12][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[12][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[12][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[12][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[12][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[12][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[12][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[130][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[130][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[130][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[130][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[130][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[130][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[130][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[130][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[131][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[131][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[131][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[131][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[131][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[131][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[131][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[131][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[132][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[132][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[132][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[132][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[132][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[132][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[132][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[132][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[133][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[133][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[133][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[133][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[133][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[133][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[133][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[133][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[134][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[134][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[134][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[134][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[134][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[134][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[134][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[134][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[135][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[135][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[135][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[135][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[135][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[135][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[135][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[135][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[136][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[136][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[136][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[136][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[136][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[136][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[136][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[136][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[137][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[137][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[137][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[137][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[137][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[137][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[137][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[137][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[138][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[138][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[138][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[138][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[138][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[138][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[138][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[138][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[139][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[139][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[139][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[139][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[139][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[139][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[139][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[139][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[13][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[13][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[13][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[13][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[13][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[13][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[13][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[13][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[140][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[140][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[140][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[140][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[140][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[140][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[140][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[140][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[141][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[141][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[141][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[141][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[141][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[141][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[141][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[141][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[142][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[142][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[142][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[142][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[142][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[142][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[142][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[142][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[143][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[143][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[143][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[143][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[143][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[143][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[143][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[143][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[144][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[144][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[144][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[144][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[144][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[144][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[144][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[144][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[145][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[145][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[145][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[145][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[145][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[145][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[145][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[145][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[146][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[146][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[146][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[146][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[146][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[146][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[146][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[146][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[147][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[147][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[147][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[147][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[147][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[147][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[147][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[147][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[148][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[148][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[148][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[148][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[148][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[148][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[148][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[148][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[149][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[149][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[149][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[149][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[149][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[149][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[149][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[149][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[14][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[14][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[14][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[14][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[14][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[14][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[14][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[14][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[150][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[150][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[150][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[150][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[150][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[150][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[150][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[150][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[151][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[151][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[151][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[151][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[151][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[151][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[151][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[151][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[152][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[152][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[152][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[152][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[152][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[152][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[152][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[152][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[153][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[153][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[153][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[153][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[153][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[153][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[153][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[153][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[154][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[154][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[154][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[154][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[154][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[154][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[154][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[154][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[155][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[155][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[155][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[155][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[155][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[155][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[155][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[155][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[156][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[156][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[156][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[156][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[156][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[156][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[156][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[156][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[157][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[157][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[157][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[157][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[157][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[157][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[157][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[157][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[158][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[158][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[158][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[158][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[158][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[158][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[158][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[158][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[159][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[159][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[159][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[159][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[159][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[159][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[159][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[159][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[15][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[15][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[15][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[15][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[15][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[15][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[15][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[15][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[160][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[160][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[160][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[160][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[160][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[160][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[160][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[160][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[161][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[161][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[161][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[161][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[161][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[161][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[161][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[161][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[162][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[162][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[162][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[162][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[162][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[162][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[162][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[162][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[163][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[163][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[163][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[163][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[163][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[163][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[163][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[163][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[164][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[164][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[164][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[164][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[164][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[164][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[164][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[164][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[165][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[165][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[165][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[165][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[165][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[165][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[165][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[165][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[166][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[166][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[166][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[166][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[166][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[166][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[166][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[166][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[167][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[167][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[167][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[167][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[167][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[167][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[167][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[167][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[168][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[168][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[168][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[168][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[168][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[168][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[168][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[168][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[169][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[169][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[169][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[169][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[169][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[169][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[169][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[169][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[16][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[16][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[16][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[16][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[16][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[16][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[16][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[16][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[170][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[170][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[170][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[170][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[170][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[170][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[170][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[170][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[171][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[171][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[171][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[171][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[171][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[171][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[171][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[171][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[172][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[172][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[172][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[172][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[172][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[172][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[172][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[172][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[173][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[173][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[173][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[173][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[173][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[173][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[173][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[173][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[174][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[174][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[174][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[174][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[174][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[174][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[174][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[174][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[175][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[175][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[175][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[175][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[175][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[175][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[175][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[175][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[176][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[176][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[176][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[176][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[176][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[176][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[176][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[176][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[177][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[177][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[177][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[177][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[177][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[177][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[177][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[177][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[178][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[178][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[178][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[178][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[178][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[178][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[178][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[178][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[179][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[179][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[179][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[179][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[179][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[179][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[179][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[179][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[17][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[17][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[17][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[17][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[17][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[17][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[17][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[17][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[180][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[180][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[180][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[180][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[180][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[180][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[180][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[180][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[181][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[181][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[181][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[181][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[181][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[181][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[181][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[181][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[182][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[182][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[182][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[182][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[182][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[182][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[182][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[182][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[183][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[183][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[183][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[183][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[183][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[183][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[183][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[183][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[184][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[184][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[184][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[184][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[184][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[184][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[184][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[184][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[185][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[185][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[185][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[185][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[185][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[185][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[185][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[185][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[186][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[186][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[186][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[186][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[186][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[186][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[186][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[186][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[187][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[187][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[187][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[187][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[187][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[187][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[187][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[187][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[188][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[188][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[188][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[188][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[188][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[188][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[188][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[188][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[189][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[189][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[189][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[189][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[189][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[189][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[189][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[189][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[18][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[18][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[18][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[18][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[18][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[18][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[18][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[18][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[190][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[190][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[190][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[190][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[190][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[190][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[190][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[190][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[191][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[191][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[191][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[191][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[191][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[191][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[191][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[191][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[192][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[192][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[192][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[192][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[192][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[192][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[192][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[192][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[193][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[193][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[193][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[193][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[193][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[193][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[193][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[193][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[194][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[194][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[194][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[194][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[194][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[194][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[194][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[194][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[195][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[195][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[195][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[195][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[195][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[195][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[195][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[195][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[196][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[196][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[196][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[196][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[196][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[196][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[196][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[196][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[197][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[197][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[197][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[197][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[197][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[197][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[197][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[197][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[198][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[198][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[198][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[198][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[198][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[198][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[198][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[198][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[199][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[199][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[199][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[199][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[199][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[199][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[199][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[199][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[19][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[19][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[19][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[19][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[19][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[19][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[19][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[19][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[1][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[1][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[1][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[1][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[1][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[1][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[1][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[1][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[200][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[200][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[200][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[200][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[200][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[200][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[200][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[200][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[201][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[201][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[201][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[201][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[201][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[201][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[201][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[201][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[202][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[202][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[202][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[202][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[202][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[202][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[202][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[202][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[203][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[203][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[203][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[203][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[203][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[203][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[203][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[203][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[204][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[204][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[204][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[204][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[204][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[204][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[204][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[204][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[205][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[205][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[205][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[205][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[205][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[205][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[205][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[205][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[206][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[206][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[206][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[206][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[206][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[206][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[206][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[206][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[207][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[207][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[207][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[207][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[207][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[207][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[207][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[207][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[208][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[208][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[208][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[208][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[208][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[208][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[208][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[208][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[209][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[209][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[209][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[209][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[209][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[209][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[209][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[209][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[20][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[20][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[20][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[20][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[20][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[20][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[20][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[20][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[210][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[210][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[210][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[210][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[210][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[210][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[210][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[210][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[211][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[211][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[211][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[211][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[211][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[211][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[211][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[211][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[212][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[212][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[212][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[212][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[212][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[212][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[212][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[212][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[213][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[213][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[213][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[213][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[213][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[213][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[213][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[213][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[214][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[214][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[214][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[214][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[214][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[214][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[214][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[214][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[215][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[215][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[215][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[215][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[215][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[215][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[215][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[215][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[216][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[216][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[216][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[216][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[216][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[216][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[216][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[216][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[217][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[217][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[217][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[217][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[217][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[217][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[217][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[217][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[218][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[218][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[218][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[218][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[218][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[218][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[218][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[218][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[219][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[219][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[219][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[219][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[219][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[219][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[219][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[219][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[21][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[21][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[21][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[21][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[21][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[21][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[21][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[21][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[220][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[220][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[220][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[220][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[220][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[220][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[220][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[220][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[221][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[221][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[221][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[221][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[221][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[221][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[221][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[221][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[222][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[222][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[222][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[222][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[222][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[222][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[222][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[222][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[223][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[223][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[223][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[223][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[223][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[223][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[223][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[223][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[224][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[224][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[224][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[224][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[224][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[224][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[224][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[224][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[225][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[225][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[225][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[225][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[225][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[225][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[225][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[225][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[226][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[226][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[226][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[226][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[226][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[226][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[226][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[226][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[227][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[227][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[227][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[227][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[227][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[227][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[227][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[227][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[228][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[228][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[228][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[228][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[228][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[228][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[228][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[228][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[229][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[229][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[229][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[229][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[229][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[229][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[229][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[229][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[22][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[22][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[22][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[22][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[22][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[22][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[22][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[22][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[230][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[230][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[230][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[230][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[230][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[230][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[230][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[230][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[231][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[231][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[231][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[231][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[231][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[231][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[231][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[231][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[232][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[232][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[232][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[232][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[232][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[232][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[232][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[232][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[233][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[233][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[233][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[233][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[233][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[233][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[233][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[233][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[234][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[234][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[234][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[234][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[234][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[234][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[234][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[234][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[235][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[235][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[235][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[235][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[235][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[235][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[235][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[235][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[236][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[236][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[236][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[236][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[236][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[236][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[236][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[236][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[237][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[237][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[237][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[237][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[237][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[237][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[237][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[237][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[238][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[238][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[238][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[238][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[238][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[238][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[238][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[238][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[239][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[239][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[239][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[239][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[239][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[239][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[239][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[239][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[23][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[23][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[23][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[23][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[23][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[23][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[23][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[23][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[240][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[240][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[240][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[240][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[240][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[240][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[240][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[240][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[241][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[241][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[241][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[241][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[241][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[241][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[241][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[241][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[242][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[242][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[242][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[242][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[242][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[242][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[242][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[242][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[243][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[243][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[243][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[243][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[243][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[243][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[243][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[243][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[244][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[244][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[244][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[244][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[244][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[244][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[244][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[244][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[245][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[245][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[245][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[245][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[245][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[245][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[245][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[245][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[246][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[246][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[246][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[246][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[246][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[246][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[246][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[246][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[247][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[247][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[247][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[247][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[247][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[247][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[247][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[247][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[248][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[248][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[248][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[248][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[248][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[248][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[248][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[248][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[249][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[249][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[249][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[249][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[249][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[249][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[249][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[249][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[24][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[24][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[24][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[24][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[24][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[24][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[24][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[24][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[250][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[250][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[250][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[250][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[250][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[250][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[250][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[250][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[251][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[251][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[251][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[251][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[251][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[251][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[251][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[251][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[252][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[252][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[252][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[252][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[252][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[252][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[252][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[252][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[253][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[253][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[253][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[253][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[253][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[253][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[253][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[253][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[254][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[254][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[254][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[254][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[254][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[254][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[254][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[254][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[255][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[255][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[255][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[255][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[255][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[255][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[255][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[255][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[25][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[25][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[25][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[25][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[25][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[25][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[25][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[25][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[26][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[26][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[26][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[26][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[26][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[26][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[26][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[26][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[27][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[27][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[27][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[27][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[27][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[27][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[27][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[27][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[28][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[28][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[28][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[28][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[28][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[28][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[28][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[28][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[29][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[29][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[29][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[29][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[29][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[29][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[29][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[29][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[2][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[2][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[2][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[2][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[2][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[2][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[2][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[2][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[30][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[30][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[30][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[30][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[30][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[30][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[30][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[30][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[31][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[31][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[31][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[31][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[31][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[31][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[31][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[31][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[32][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[32][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[32][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[32][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[32][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[32][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[32][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[32][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[33][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[33][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[33][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[33][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[33][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[33][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[33][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[33][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[34][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[34][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[34][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[34][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[34][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[34][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[34][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[34][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[35][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[35][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[35][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[35][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[35][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[35][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[35][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[35][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[36][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[36][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[36][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[36][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[36][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[36][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[36][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[36][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[37][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[37][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[37][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[37][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[37][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[37][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[37][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[37][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[38][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[38][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[38][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[38][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[38][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[38][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[38][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[38][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[39][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[39][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[39][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[39][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[39][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[39][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[39][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[39][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[3][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[3][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[3][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[3][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[3][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[3][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[3][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[3][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[40][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[40][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[40][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[40][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[40][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[40][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[40][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[40][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[41][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[41][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[41][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[41][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[41][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[41][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[41][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[41][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[42][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[42][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[42][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[42][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[42][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[42][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[42][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[42][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[43][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[43][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[43][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[43][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[43][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[43][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[43][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[43][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[44][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[44][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[44][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[44][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[44][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[44][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[44][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[44][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[45][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[45][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[45][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[45][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[45][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[45][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[45][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[45][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[46][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[46][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[46][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[46][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[46][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[46][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[46][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[46][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[47][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[47][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[47][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[47][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[47][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[47][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[47][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[47][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[48][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[48][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[48][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[48][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[48][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[48][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[48][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[48][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[49][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[49][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[49][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[49][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[49][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[49][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[49][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[49][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[4][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[4][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[4][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[4][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[4][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[4][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[4][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[4][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[50][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[50][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[50][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[50][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[50][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[50][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[50][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[50][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[51][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[51][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[51][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[51][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[51][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[51][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[51][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[51][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[52][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[52][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[52][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[52][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[52][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[52][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[52][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[52][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[53][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[53][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[53][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[53][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[53][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[53][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[53][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[53][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[54][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[54][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[54][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[54][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[54][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[54][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[54][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[54][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[55][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[55][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[55][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[55][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[55][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[55][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[55][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[55][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[56][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[56][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[56][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[56][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[56][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[56][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[56][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[56][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[57][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[57][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[57][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[57][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[57][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[57][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[57][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[57][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[58][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[58][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[58][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[58][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[58][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[58][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[58][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[58][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[59][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[59][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[59][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[59][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[59][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[59][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[59][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[59][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[5][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[5][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[5][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[5][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[5][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[5][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[5][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[5][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[60][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[60][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[60][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[60][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[60][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[60][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[60][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[60][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[61][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[61][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[61][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[61][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[61][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[61][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[61][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[61][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[62][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[62][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[62][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[62][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[62][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[62][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[62][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[62][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[63][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[63][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[63][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[63][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[63][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[63][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[63][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[63][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[64][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[64][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[64][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[64][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[64][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[64][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[64][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[64][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[65][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[65][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[65][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[65][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[65][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[65][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[65][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[65][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[66][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[66][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[66][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[66][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[66][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[66][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[66][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[66][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[67][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[67][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[67][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[67][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[67][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[67][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[67][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[67][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[68][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[68][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[68][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[68][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[68][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[68][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[68][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[68][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[69][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[69][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[69][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[69][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[69][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[69][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[69][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[69][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[6][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[6][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[6][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[6][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[6][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[6][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[6][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[6][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[70][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[70][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[70][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[70][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[70][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[70][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[70][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[70][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[71][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[71][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[71][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[71][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[71][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[71][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[71][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[71][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[72][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[72][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[72][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[72][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[72][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[72][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[72][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[72][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[73][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[73][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[73][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[73][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[73][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[73][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[73][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[73][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[74][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[74][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[74][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[74][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[74][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[74][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[74][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[74][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[75][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[75][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[75][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[75][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[75][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[75][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[75][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[75][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[76][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[76][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[76][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[76][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[76][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[76][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[76][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[76][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[77][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[77][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[77][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[77][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[77][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[77][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[77][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[77][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[78][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[78][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[78][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[78][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[78][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[78][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[78][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[78][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[79][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[79][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[79][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[79][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[79][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[79][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[79][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[79][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[7][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[7][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[7][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[7][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[7][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[7][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[7][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[7][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[80][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[80][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[80][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[80][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[80][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[80][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[80][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[80][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[81][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[81][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[81][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[81][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[81][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[81][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[81][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[81][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[82][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[82][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[82][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[82][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[82][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[82][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[82][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[82][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[83][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[83][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[83][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[83][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[83][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[83][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[83][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[83][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[84][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[84][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[84][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[84][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[84][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[84][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[84][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[84][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[85][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[85][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[85][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[85][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[85][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[85][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[85][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[85][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[86][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[86][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[86][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[86][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[86][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[86][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[86][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[86][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[87][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[87][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[87][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[87][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[87][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[87][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[87][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[87][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[88][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[88][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[88][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[88][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[88][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[88][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[88][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[88][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[89][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[89][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[89][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[89][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[89][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[89][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[89][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[89][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[8][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[8][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[8][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[8][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[8][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[8][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[8][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[8][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[90][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[90][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[90][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[90][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[90][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[90][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[90][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[90][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[91][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[91][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[91][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[91][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[91][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[91][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[91][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[91][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[92][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[92][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[92][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[92][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[92][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[92][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[92][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[92][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[93][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[93][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[93][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[93][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[93][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[93][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[93][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[93][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[94][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[94][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[94][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[94][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[94][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[94][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[94][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[94][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[95][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[95][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[95][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[95][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[95][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[95][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[95][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[95][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[96][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[96][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[96][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[96][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[96][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[96][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[96][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[96][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[97][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[97][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[97][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[97][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[97][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[97][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[97][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[97][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[98][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[98][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[98][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[98][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[98][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[98][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[98][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[98][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[99][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[99][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[99][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[99][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[99][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[99][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[99][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[99][7] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[9][0] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[9][1] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[9][2] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[9][3] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[9][4] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[9][5] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[9][6] ;
  wire \oc8051_ram_top1.oc8051_idata.buff[9][7] ;
  wire \oc8051_ram_top1.oc8051_idata.clk ;
  wire \oc8051_ram_top1.oc8051_idata.rd_data[0] ;
  wire \oc8051_ram_top1.oc8051_idata.rd_data[1] ;
  wire \oc8051_ram_top1.oc8051_idata.rd_data[2] ;
  wire \oc8051_ram_top1.oc8051_idata.rd_data[3] ;
  wire \oc8051_ram_top1.oc8051_idata.rd_data[4] ;
  wire \oc8051_ram_top1.oc8051_idata.rd_data[5] ;
  wire \oc8051_ram_top1.oc8051_idata.rd_data[6] ;
  wire \oc8051_ram_top1.oc8051_idata.rd_data[7] ;
  wire \oc8051_ram_top1.oc8051_idata.rst ;
  wire \oc8051_ram_top1.oc8051_idata.wr_data[0] ;
  wire \oc8051_ram_top1.oc8051_idata.wr_data[1] ;
  wire \oc8051_ram_top1.oc8051_idata.wr_data[2] ;
  wire \oc8051_ram_top1.oc8051_idata.wr_data[3] ;
  wire \oc8051_ram_top1.oc8051_idata.wr_data[4] ;
  wire \oc8051_ram_top1.oc8051_idata.wr_data[5] ;
  wire \oc8051_ram_top1.oc8051_idata.wr_data[6] ;
  wire \oc8051_ram_top1.oc8051_idata.wr_data[7] ;
  wire \oc8051_ram_top1.rd_addr[0] ;
  wire \oc8051_ram_top1.rd_addr[1] ;
  wire \oc8051_ram_top1.rd_addr[2] ;
  wire \oc8051_ram_top1.rd_addr[3] ;
  wire \oc8051_ram_top1.rd_addr[4] ;
  wire \oc8051_ram_top1.rd_addr[5] ;
  wire \oc8051_ram_top1.rd_addr[6] ;
  wire \oc8051_ram_top1.rd_addr[7] ;
  wire \oc8051_ram_top1.rd_data_m[0] ;
  wire \oc8051_ram_top1.rd_data_m[1] ;
  wire \oc8051_ram_top1.rd_data_m[2] ;
  wire \oc8051_ram_top1.rd_data_m[3] ;
  wire \oc8051_ram_top1.rd_data_m[4] ;
  wire \oc8051_ram_top1.rd_data_m[5] ;
  wire \oc8051_ram_top1.rd_data_m[6] ;
  wire \oc8051_ram_top1.rd_data_m[7] ;
  wire \oc8051_ram_top1.rd_en ;
  wire \oc8051_ram_top1.rd_en_r ;
  wire \oc8051_ram_top1.rst ;
  wire \oc8051_ram_top1.wr_data[0] ;
  wire \oc8051_ram_top1.wr_data[1] ;
  wire \oc8051_ram_top1.wr_data[2] ;
  wire \oc8051_ram_top1.wr_data[3] ;
  wire \oc8051_ram_top1.wr_data[4] ;
  wire \oc8051_ram_top1.wr_data[5] ;
  wire \oc8051_ram_top1.wr_data[6] ;
  wire \oc8051_ram_top1.wr_data[7] ;
  wire \oc8051_ram_top1.wr_data_m[0] ;
  wire \oc8051_ram_top1.wr_data_m[1] ;
  wire \oc8051_ram_top1.wr_data_m[2] ;
  wire \oc8051_ram_top1.wr_data_m[3] ;
  wire \oc8051_ram_top1.wr_data_m[4] ;
  wire \oc8051_ram_top1.wr_data_m[5] ;
  wire \oc8051_ram_top1.wr_data_m[6] ;
  wire \oc8051_ram_top1.wr_data_m[7] ;
  wire \oc8051_ram_top1.wr_data_r[0] ;
  wire \oc8051_ram_top1.wr_data_r[1] ;
  wire \oc8051_ram_top1.wr_data_r[2] ;
  wire \oc8051_ram_top1.wr_data_r[3] ;
  wire \oc8051_ram_top1.wr_data_r[4] ;
  wire \oc8051_ram_top1.wr_data_r[5] ;
  wire \oc8051_ram_top1.wr_data_r[6] ;
  wire \oc8051_ram_top1.wr_data_r[7] ;
  wire \oc8051_sfr1.acc[0] ;
  wire \oc8051_sfr1.acc[1] ;
  wire \oc8051_sfr1.acc[2] ;
  wire \oc8051_sfr1.acc[3] ;
  wire \oc8051_sfr1.acc[4] ;
  wire \oc8051_sfr1.acc[5] ;
  wire \oc8051_sfr1.acc[6] ;
  wire \oc8051_sfr1.acc[7] ;
  wire \oc8051_sfr1.adr0[0] ;
  wire \oc8051_sfr1.adr0[1] ;
  wire \oc8051_sfr1.adr0[2] ;
  wire \oc8051_sfr1.adr0[3] ;
  wire \oc8051_sfr1.adr0[4] ;
  wire \oc8051_sfr1.adr0[5] ;
  wire \oc8051_sfr1.adr0[6] ;
  wire \oc8051_sfr1.adr0[7] ;
  wire \oc8051_sfr1.b_reg[0] ;
  wire \oc8051_sfr1.b_reg[1] ;
  wire \oc8051_sfr1.b_reg[2] ;
  wire \oc8051_sfr1.b_reg[3] ;
  wire \oc8051_sfr1.b_reg[4] ;
  wire \oc8051_sfr1.b_reg[5] ;
  wire \oc8051_sfr1.b_reg[6] ;
  wire \oc8051_sfr1.b_reg[7] ;
  wire \oc8051_sfr1.bank_sel[0] ;
  wire \oc8051_sfr1.bank_sel[1] ;
  wire \oc8051_sfr1.bit_out ;
  wire \oc8051_sfr1.clk ;
  wire \oc8051_sfr1.cy ;
  wire \oc8051_sfr1.dat0[0] ;
  wire \oc8051_sfr1.dat0[1] ;
  wire \oc8051_sfr1.dat0[2] ;
  wire \oc8051_sfr1.dat0[3] ;
  wire \oc8051_sfr1.dat0[4] ;
  wire \oc8051_sfr1.dat0[5] ;
  wire \oc8051_sfr1.dat0[6] ;
  wire \oc8051_sfr1.dat0[7] ;
  wire \oc8051_sfr1.dat1[0] ;
  wire \oc8051_sfr1.dat1[1] ;
  wire \oc8051_sfr1.dat1[2] ;
  wire \oc8051_sfr1.dat1[3] ;
  wire \oc8051_sfr1.dat1[4] ;
  wire \oc8051_sfr1.dat1[5] ;
  wire \oc8051_sfr1.dat1[6] ;
  wire \oc8051_sfr1.dat1[7] ;
  wire \oc8051_sfr1.dat2[0] ;
  wire \oc8051_sfr1.dat2[1] ;
  wire \oc8051_sfr1.dat2[2] ;
  wire \oc8051_sfr1.dat2[3] ;
  wire \oc8051_sfr1.dat2[4] ;
  wire \oc8051_sfr1.dat2[5] ;
  wire \oc8051_sfr1.dat2[6] ;
  wire \oc8051_sfr1.dat2[7] ;
  wire \oc8051_sfr1.des_acc[0] ;
  wire \oc8051_sfr1.des_acc[1] ;
  wire \oc8051_sfr1.des_acc[2] ;
  wire \oc8051_sfr1.des_acc[3] ;
  wire \oc8051_sfr1.des_acc[4] ;
  wire \oc8051_sfr1.des_acc[5] ;
  wire \oc8051_sfr1.des_acc[6] ;
  wire \oc8051_sfr1.des_acc[7] ;
  wire \oc8051_sfr1.dptr_hi[0] ;
  wire \oc8051_sfr1.dptr_hi[1] ;
  wire \oc8051_sfr1.dptr_hi[2] ;
  wire \oc8051_sfr1.dptr_hi[3] ;
  wire \oc8051_sfr1.dptr_hi[4] ;
  wire \oc8051_sfr1.dptr_hi[5] ;
  wire \oc8051_sfr1.dptr_hi[6] ;
  wire \oc8051_sfr1.dptr_hi[7] ;
  wire \oc8051_sfr1.dptr_lo[0] ;
  wire \oc8051_sfr1.dptr_lo[1] ;
  wire \oc8051_sfr1.dptr_lo[2] ;
  wire \oc8051_sfr1.dptr_lo[3] ;
  wire \oc8051_sfr1.dptr_lo[4] ;
  wire \oc8051_sfr1.dptr_lo[5] ;
  wire \oc8051_sfr1.dptr_lo[6] ;
  wire \oc8051_sfr1.dptr_lo[7] ;
  wire \oc8051_sfr1.ie[0] ;
  wire \oc8051_sfr1.ie[1] ;
  wire \oc8051_sfr1.ie[2] ;
  wire \oc8051_sfr1.ie[3] ;
  wire \oc8051_sfr1.ie[4] ;
  wire \oc8051_sfr1.ie[5] ;
  wire \oc8051_sfr1.ie[6] ;
  wire \oc8051_sfr1.ie[7] ;
  wire \oc8051_sfr1.int0 ;
  wire \oc8051_sfr1.int1 ;
  wire \oc8051_sfr1.int_ack ;
  wire \oc8051_sfr1.int_src[0] ;
  wire \oc8051_sfr1.int_src[1] ;
  wire \oc8051_sfr1.int_src[2] ;
  wire \oc8051_sfr1.int_src[3] ;
  wire \oc8051_sfr1.int_src[4] ;
  wire \oc8051_sfr1.int_src[5] ;
  wire \oc8051_sfr1.int_src[6] ;
  wire \oc8051_sfr1.int_src[7] ;
  wire \oc8051_sfr1.intr ;
  wire \oc8051_sfr1.ip[0] ;
  wire \oc8051_sfr1.ip[1] ;
  wire \oc8051_sfr1.ip[2] ;
  wire \oc8051_sfr1.ip[3] ;
  wire \oc8051_sfr1.ip[4] ;
  wire \oc8051_sfr1.ip[5] ;
  wire \oc8051_sfr1.ip[6] ;
  wire \oc8051_sfr1.ip[7] ;
  wire \oc8051_sfr1.oc8051_acc1.acc[0] ;
  wire \oc8051_sfr1.oc8051_acc1.acc[1] ;
  wire \oc8051_sfr1.oc8051_acc1.acc[2] ;
  wire \oc8051_sfr1.oc8051_acc1.acc[3] ;
  wire \oc8051_sfr1.oc8051_acc1.acc[4] ;
  wire \oc8051_sfr1.oc8051_acc1.acc[5] ;
  wire \oc8051_sfr1.oc8051_acc1.acc[6] ;
  wire \oc8051_sfr1.oc8051_acc1.acc[7] ;
  wire \oc8051_sfr1.oc8051_acc1.clk ;
  wire \oc8051_sfr1.oc8051_acc1.data2_in[0] ;
  wire \oc8051_sfr1.oc8051_acc1.data2_in[1] ;
  wire \oc8051_sfr1.oc8051_acc1.data2_in[2] ;
  wire \oc8051_sfr1.oc8051_acc1.data2_in[3] ;
  wire \oc8051_sfr1.oc8051_acc1.data2_in[4] ;
  wire \oc8051_sfr1.oc8051_acc1.data2_in[5] ;
  wire \oc8051_sfr1.oc8051_acc1.data2_in[6] ;
  wire \oc8051_sfr1.oc8051_acc1.data2_in[7] ;
  wire \oc8051_sfr1.oc8051_acc1.data_in[0] ;
  wire \oc8051_sfr1.oc8051_acc1.data_in[1] ;
  wire \oc8051_sfr1.oc8051_acc1.data_in[2] ;
  wire \oc8051_sfr1.oc8051_acc1.data_in[3] ;
  wire \oc8051_sfr1.oc8051_acc1.data_in[4] ;
  wire \oc8051_sfr1.oc8051_acc1.data_in[5] ;
  wire \oc8051_sfr1.oc8051_acc1.data_in[6] ;
  wire \oc8051_sfr1.oc8051_acc1.data_in[7] ;
  wire \oc8051_sfr1.oc8051_acc1.data_out[0] ;
  wire \oc8051_sfr1.oc8051_acc1.data_out[1] ;
  wire \oc8051_sfr1.oc8051_acc1.data_out[2] ;
  wire \oc8051_sfr1.oc8051_acc1.data_out[3] ;
  wire \oc8051_sfr1.oc8051_acc1.data_out[4] ;
  wire \oc8051_sfr1.oc8051_acc1.data_out[5] ;
  wire \oc8051_sfr1.oc8051_acc1.data_out[6] ;
  wire \oc8051_sfr1.oc8051_acc1.data_out[7] ;
  wire \oc8051_sfr1.oc8051_acc1.p ;
  wire \oc8051_sfr1.oc8051_acc1.rst ;
  wire \oc8051_sfr1.oc8051_acc1.wr_bit ;
  wire \oc8051_sfr1.oc8051_b_register.clk ;
  wire \oc8051_sfr1.oc8051_b_register.data_in[0] ;
  wire \oc8051_sfr1.oc8051_b_register.data_in[1] ;
  wire \oc8051_sfr1.oc8051_b_register.data_in[2] ;
  wire \oc8051_sfr1.oc8051_b_register.data_in[3] ;
  wire \oc8051_sfr1.oc8051_b_register.data_in[4] ;
  wire \oc8051_sfr1.oc8051_b_register.data_in[5] ;
  wire \oc8051_sfr1.oc8051_b_register.data_in[6] ;
  wire \oc8051_sfr1.oc8051_b_register.data_in[7] ;
  wire \oc8051_sfr1.oc8051_b_register.data_out[0] ;
  wire \oc8051_sfr1.oc8051_b_register.data_out[1] ;
  wire \oc8051_sfr1.oc8051_b_register.data_out[2] ;
  wire \oc8051_sfr1.oc8051_b_register.data_out[3] ;
  wire \oc8051_sfr1.oc8051_b_register.data_out[4] ;
  wire \oc8051_sfr1.oc8051_b_register.data_out[5] ;
  wire \oc8051_sfr1.oc8051_b_register.data_out[6] ;
  wire \oc8051_sfr1.oc8051_b_register.data_out[7] ;
  wire \oc8051_sfr1.oc8051_b_register.rst ;
  wire \oc8051_sfr1.oc8051_b_register.wr_bit ;
  wire \oc8051_sfr1.oc8051_dptr1.clk ;
  wire \oc8051_sfr1.oc8051_dptr1.data2_in[0] ;
  wire \oc8051_sfr1.oc8051_dptr1.data2_in[1] ;
  wire \oc8051_sfr1.oc8051_dptr1.data2_in[2] ;
  wire \oc8051_sfr1.oc8051_dptr1.data2_in[3] ;
  wire \oc8051_sfr1.oc8051_dptr1.data2_in[4] ;
  wire \oc8051_sfr1.oc8051_dptr1.data2_in[5] ;
  wire \oc8051_sfr1.oc8051_dptr1.data2_in[6] ;
  wire \oc8051_sfr1.oc8051_dptr1.data2_in[7] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_hi[0] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_hi[1] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_hi[2] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_hi[3] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_hi[4] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_hi[5] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_hi[6] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_hi[7] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_in[0] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_in[1] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_in[2] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_in[3] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_in[4] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_in[5] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_in[6] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_in[7] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_lo[0] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_lo[1] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_lo[2] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_lo[3] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_lo[4] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_lo[5] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_lo[6] ;
  wire \oc8051_sfr1.oc8051_dptr1.data_lo[7] ;
  wire \oc8051_sfr1.oc8051_dptr1.rst ;
  wire \oc8051_sfr1.oc8051_dptr1.wr_bit ;
  wire \oc8051_sfr1.oc8051_int1.ack ;
  wire \oc8051_sfr1.oc8051_int1.clk ;
  wire \oc8051_sfr1.oc8051_int1.data_in[0] ;
  wire \oc8051_sfr1.oc8051_int1.data_in[1] ;
  wire \oc8051_sfr1.oc8051_int1.data_in[2] ;
  wire \oc8051_sfr1.oc8051_int1.data_in[3] ;
  wire \oc8051_sfr1.oc8051_int1.data_in[4] ;
  wire \oc8051_sfr1.oc8051_int1.data_in[5] ;
  wire \oc8051_sfr1.oc8051_int1.data_in[6] ;
  wire \oc8051_sfr1.oc8051_int1.data_in[7] ;
  wire \oc8051_sfr1.oc8051_int1.ie0 ;
  wire \oc8051_sfr1.oc8051_int1.ie0_buff ;
  wire \oc8051_sfr1.oc8051_int1.ie1 ;
  wire \oc8051_sfr1.oc8051_int1.ie1_buff ;
  wire \oc8051_sfr1.oc8051_int1.ie[0] ;
  wire \oc8051_sfr1.oc8051_int1.ie[1] ;
  wire \oc8051_sfr1.oc8051_int1.ie[2] ;
  wire \oc8051_sfr1.oc8051_int1.ie[3] ;
  wire \oc8051_sfr1.oc8051_int1.ie[4] ;
  wire \oc8051_sfr1.oc8051_int1.ie[5] ;
  wire \oc8051_sfr1.oc8051_int1.ie[6] ;
  wire \oc8051_sfr1.oc8051_int1.ie[7] ;
  wire \oc8051_sfr1.oc8051_int1.int_dept[0] ;
  wire \oc8051_sfr1.oc8051_int1.int_dept[1] ;
  wire \oc8051_sfr1.oc8051_int1.int_lev[0][0] ;
  wire \oc8051_sfr1.oc8051_int1.int_lev[0][1] ;
  wire \oc8051_sfr1.oc8051_int1.int_lev[1][0] ;
  wire \oc8051_sfr1.oc8051_int1.int_lev[1][1] ;
  wire \oc8051_sfr1.oc8051_int1.int_proc ;
  wire \oc8051_sfr1.oc8051_int1.int_src[0] ;
  wire \oc8051_sfr1.oc8051_int1.int_src[1] ;
  wire \oc8051_sfr1.oc8051_int1.int_src[2] ;
  wire \oc8051_sfr1.oc8051_int1.int_src[3] ;
  wire \oc8051_sfr1.oc8051_int1.int_vec[0] ;
  wire \oc8051_sfr1.oc8051_int1.int_vec[1] ;
  wire \oc8051_sfr1.oc8051_int1.int_vec[2] ;
  wire \oc8051_sfr1.oc8051_int1.int_vec[3] ;
  wire \oc8051_sfr1.oc8051_int1.int_vec[4] ;
  wire \oc8051_sfr1.oc8051_int1.int_vec[5] ;
  wire \oc8051_sfr1.oc8051_int1.int_vec[6] ;
  wire \oc8051_sfr1.oc8051_int1.int_vec[7] ;
  wire \oc8051_sfr1.oc8051_int1.intr ;
  wire \oc8051_sfr1.oc8051_int1.ip[0] ;
  wire \oc8051_sfr1.oc8051_int1.ip[1] ;
  wire \oc8051_sfr1.oc8051_int1.ip[2] ;
  wire \oc8051_sfr1.oc8051_int1.ip[3] ;
  wire \oc8051_sfr1.oc8051_int1.ip[4] ;
  wire \oc8051_sfr1.oc8051_int1.ip[5] ;
  wire \oc8051_sfr1.oc8051_int1.ip[6] ;
  wire \oc8051_sfr1.oc8051_int1.ip[7] ;
  wire \oc8051_sfr1.oc8051_int1.ip_l1[0] ;
  wire \oc8051_sfr1.oc8051_int1.ip_l1[1] ;
  wire \oc8051_sfr1.oc8051_int1.ip_l1[2] ;
  wire \oc8051_sfr1.oc8051_int1.ip_l1[3] ;
  wire \oc8051_sfr1.oc8051_int1.ip_l1[4] ;
  wire \oc8051_sfr1.oc8051_int1.ip_l1[5] ;
  wire \oc8051_sfr1.oc8051_int1.isrc[0][0] ;
  wire \oc8051_sfr1.oc8051_int1.isrc[0][1] ;
  wire \oc8051_sfr1.oc8051_int1.isrc[0][2] ;
  wire \oc8051_sfr1.oc8051_int1.isrc[1][0] ;
  wire \oc8051_sfr1.oc8051_int1.isrc[1][1] ;
  wire \oc8051_sfr1.oc8051_int1.isrc[1][2] ;
  wire \oc8051_sfr1.oc8051_int1.reti ;
  wire \oc8051_sfr1.oc8051_int1.rst ;
  wire \oc8051_sfr1.oc8051_int1.tcon[0] ;
  wire \oc8051_sfr1.oc8051_int1.tcon[1] ;
  wire \oc8051_sfr1.oc8051_int1.tcon[2] ;
  wire \oc8051_sfr1.oc8051_int1.tcon[3] ;
  wire \oc8051_sfr1.oc8051_int1.tcon[4] ;
  wire \oc8051_sfr1.oc8051_int1.tcon[5] ;
  wire \oc8051_sfr1.oc8051_int1.tcon[6] ;
  wire \oc8051_sfr1.oc8051_int1.tcon[7] ;
  wire \oc8051_sfr1.oc8051_int1.tcon_ie0 ;
  wire \oc8051_sfr1.oc8051_int1.tcon_ie1 ;
  wire \oc8051_sfr1.oc8051_int1.tcon_s[0] ;
  wire \oc8051_sfr1.oc8051_int1.tcon_s[1] ;
  wire \oc8051_sfr1.oc8051_int1.tcon_s[2] ;
  wire \oc8051_sfr1.oc8051_int1.tcon_s[3] ;
  wire \oc8051_sfr1.oc8051_int1.tcon_tf0 ;
  wire \oc8051_sfr1.oc8051_int1.tcon_tf1 ;
  wire \oc8051_sfr1.oc8051_int1.tr0 ;
  wire \oc8051_sfr1.oc8051_int1.tr1 ;
  wire \oc8051_sfr1.oc8051_int1.wr_bit ;
  wire \oc8051_sfr1.oc8051_psw1.bank_sel[0] ;
  wire \oc8051_sfr1.oc8051_psw1.bank_sel[1] ;
  wire \oc8051_sfr1.oc8051_psw1.clk ;
  wire \oc8051_sfr1.oc8051_psw1.data[0] ;
  wire \oc8051_sfr1.oc8051_psw1.data[1] ;
  wire \oc8051_sfr1.oc8051_psw1.data[2] ;
  wire \oc8051_sfr1.oc8051_psw1.data[3] ;
  wire \oc8051_sfr1.oc8051_psw1.data[4] ;
  wire \oc8051_sfr1.oc8051_psw1.data[5] ;
  wire \oc8051_sfr1.oc8051_psw1.data[6] ;
  wire \oc8051_sfr1.oc8051_psw1.data_in[0] ;
  wire \oc8051_sfr1.oc8051_psw1.data_in[1] ;
  wire \oc8051_sfr1.oc8051_psw1.data_in[2] ;
  wire \oc8051_sfr1.oc8051_psw1.data_in[3] ;
  wire \oc8051_sfr1.oc8051_psw1.data_in[4] ;
  wire \oc8051_sfr1.oc8051_psw1.data_in[5] ;
  wire \oc8051_sfr1.oc8051_psw1.data_in[6] ;
  wire \oc8051_sfr1.oc8051_psw1.data_in[7] ;
  wire \oc8051_sfr1.oc8051_psw1.data_out[0] ;
  wire \oc8051_sfr1.oc8051_psw1.data_out[1] ;
  wire \oc8051_sfr1.oc8051_psw1.data_out[2] ;
  wire \oc8051_sfr1.oc8051_psw1.data_out[3] ;
  wire \oc8051_sfr1.oc8051_psw1.data_out[4] ;
  wire \oc8051_sfr1.oc8051_psw1.data_out[5] ;
  wire \oc8051_sfr1.oc8051_psw1.data_out[6] ;
  wire \oc8051_sfr1.oc8051_psw1.data_out[7] ;
  wire \oc8051_sfr1.oc8051_psw1.p ;
  wire \oc8051_sfr1.oc8051_psw1.rst ;
  wire \oc8051_sfr1.oc8051_psw1.set[0] ;
  wire \oc8051_sfr1.oc8051_psw1.set[1] ;
  wire \oc8051_sfr1.oc8051_psw1.wr_bit ;
  wire \oc8051_sfr1.oc8051_sp1.clk ;
  wire \oc8051_sfr1.oc8051_sp1.data_in[0] ;
  wire \oc8051_sfr1.oc8051_sp1.data_in[1] ;
  wire \oc8051_sfr1.oc8051_sp1.data_in[2] ;
  wire \oc8051_sfr1.oc8051_sp1.data_in[3] ;
  wire \oc8051_sfr1.oc8051_sp1.data_in[4] ;
  wire \oc8051_sfr1.oc8051_sp1.data_in[5] ;
  wire \oc8051_sfr1.oc8051_sp1.data_in[6] ;
  wire \oc8051_sfr1.oc8051_sp1.data_in[7] ;
  wire \oc8051_sfr1.oc8051_sp1.pop ;
  wire \oc8051_sfr1.oc8051_sp1.rst ;
  wire \oc8051_sfr1.oc8051_sp1.sp[0] ;
  wire \oc8051_sfr1.oc8051_sp1.sp[1] ;
  wire \oc8051_sfr1.oc8051_sp1.sp[2] ;
  wire \oc8051_sfr1.oc8051_sp1.sp[3] ;
  wire \oc8051_sfr1.oc8051_sp1.sp[4] ;
  wire \oc8051_sfr1.oc8051_sp1.sp[5] ;
  wire \oc8051_sfr1.oc8051_sp1.sp[6] ;
  wire \oc8051_sfr1.oc8051_sp1.sp[7] ;
  wire \oc8051_sfr1.oc8051_sp1.sp_t[0] ;
  wire \oc8051_sfr1.oc8051_sp1.sp_t[1] ;
  wire \oc8051_sfr1.oc8051_sp1.sp_t[2] ;
  wire \oc8051_sfr1.oc8051_sp1.sp_t[3] ;
  wire \oc8051_sfr1.oc8051_sp1.sp_t[4] ;
  wire \oc8051_sfr1.oc8051_sp1.sp_t[5] ;
  wire \oc8051_sfr1.oc8051_sp1.sp_t[6] ;
  wire \oc8051_sfr1.oc8051_sp1.sp_t[7] ;
  wire \oc8051_sfr1.oc8051_sp1.sp_w[0] ;
  wire \oc8051_sfr1.oc8051_sp1.sp_w[1] ;
  wire \oc8051_sfr1.oc8051_sp1.sp_w[2] ;
  wire \oc8051_sfr1.oc8051_sp1.sp_w[3] ;
  wire \oc8051_sfr1.oc8051_sp1.sp_w[4] ;
  wire \oc8051_sfr1.oc8051_sp1.sp_w[5] ;
  wire \oc8051_sfr1.oc8051_sp1.sp_w[6] ;
  wire \oc8051_sfr1.oc8051_sp1.sp_w[7] ;
  wire \oc8051_sfr1.oc8051_sp1.wr_bit ;
  wire \oc8051_sfr1.p ;
  wire \oc8051_sfr1.psw[0] ;
  wire \oc8051_sfr1.psw[1] ;
  wire \oc8051_sfr1.psw[2] ;
  wire \oc8051_sfr1.psw[3] ;
  wire \oc8051_sfr1.psw[4] ;
  wire \oc8051_sfr1.psw[5] ;
  wire \oc8051_sfr1.psw[6] ;
  wire \oc8051_sfr1.psw[7] ;
  wire \oc8051_sfr1.psw_set[0] ;
  wire \oc8051_sfr1.psw_set[1] ;
  wire \oc8051_sfr1.reti ;
  wire \oc8051_sfr1.rst ;
  wire \oc8051_sfr1.sp_w[0] ;
  wire \oc8051_sfr1.sp_w[1] ;
  wire \oc8051_sfr1.sp_w[2] ;
  wire \oc8051_sfr1.sp_w[3] ;
  wire \oc8051_sfr1.sp_w[4] ;
  wire \oc8051_sfr1.sp_w[5] ;
  wire \oc8051_sfr1.sp_w[6] ;
  wire \oc8051_sfr1.sp_w[7] ;
  wire \oc8051_sfr1.srcAc ;
  wire \oc8051_sfr1.tcon[0] ;
  wire \oc8051_sfr1.tcon[1] ;
  wire \oc8051_sfr1.tcon[2] ;
  wire \oc8051_sfr1.tcon[3] ;
  wire \oc8051_sfr1.tcon[4] ;
  wire \oc8051_sfr1.tcon[5] ;
  wire \oc8051_sfr1.tcon[6] ;
  wire \oc8051_sfr1.tcon[7] ;
  wire \oc8051_sfr1.tr0 ;
  wire \oc8051_sfr1.tr1 ;
  wire \oc8051_sfr1.wait_data ;
  wire \oc8051_sfr1.wr_bit ;
  wire \oc8051_sfr1.wr_bit_r ;
  wire \op1_cur[0] ;
  wire \op1_cur[1] ;
  wire \op1_cur[2] ;
  wire \op1_n[0] ;
  wire \op1_n[1] ;
  wire \op1_n[2] ;
  wire \op1_n[3] ;
  wire \op1_n[4] ;
  wire \op1_n[5] ;
  wire \op1_n[6] ;
  wire \op1_n[7] ;
  wire \op2_n[0] ;
  wire \op2_n[1] ;
  wire \op2_n[2] ;
  wire \op2_n[3] ;
  wire \op2_n[4] ;
  wire \op2_n[5] ;
  wire \op2_n[6] ;
  wire \op2_n[7] ;
  wire \op3_n[0] ;
  wire \op3_n[1] ;
  wire \op3_n[2] ;
  wire \op3_n[3] ;
  wire \op3_n[4] ;
  wire \op3_n[5] ;
  wire \op3_n[6] ;
  wire \op3_n[7] ;
  wire \pc[0] ;
  wire \pc[10] ;
  wire \pc[11] ;
  wire \pc[12] ;
  wire \pc[13] ;
  wire \pc[14] ;
  wire \pc[15] ;
  wire \pc[1] ;
  wire \pc[2] ;
  wire \pc[3] ;
  wire \pc[4] ;
  wire \pc[5] ;
  wire \pc[6] ;
  wire \pc[7] ;
  wire \pc[8] ;
  wire \pc[9] ;
  wire \psw_set[0] ;
  wire \psw_set[1] ;
  wire \rd_addr[0] ;
  wire \rd_addr[1] ;
  wire \rd_addr[2] ;
  wire \rd_addr[3] ;
  wire \rd_addr[4] ;
  wire \rd_addr[5] ;
  wire \rd_addr[6] ;
  wire \rd_addr[7] ;
  wire rd_ind;
  wire reti;
  wire \ri[0] ;
  wire \ri[1] ;
  wire \ri[2] ;
  wire \ri[3] ;
  wire \ri[4] ;
  wire \ri[5] ;
  wire \ri[6] ;
  wire \ri[7] ;
  wire sfr_bit;
  wire \sfr_out[0] ;
  wire \sfr_out[1] ;
  wire \sfr_out[2] ;
  wire \sfr_out[3] ;
  wire \sfr_out[4] ;
  wire \sfr_out[5] ;
  wire \sfr_out[6] ;
  wire \sfr_out[7] ;
  wire \sp_w[0] ;
  wire \sp_w[1] ;
  wire \sp_w[2] ;
  wire \sp_w[3] ;
  wire \sp_w[4] ;
  wire \sp_w[5] ;
  wire \sp_w[6] ;
  wire \sp_w[7] ;
  wire \src1[0] ;
  wire \src1[1] ;
  wire \src1[2] ;
  wire \src1[3] ;
  wire \src1[4] ;
  wire \src1[5] ;
  wire \src1[6] ;
  wire \src1[7] ;
  wire \src2[0] ;
  wire \src2[1] ;
  wire \src2[2] ;
  wire \src2[3] ;
  wire \src2[4] ;
  wire \src2[5] ;
  wire \src2[6] ;
  wire \src2[7] ;
  wire \src3[0] ;
  wire \src3[1] ;
  wire \src3[2] ;
  wire \src3[3] ;
  wire \src3[4] ;
  wire \src3[5] ;
  wire \src3[6] ;
  wire \src3[7] ;
  wire srcAc;
  wire src_sel3;
  wire \sub_result[0] ;
  wire \sub_result[1] ;
  wire \sub_result[2] ;
  wire \sub_result[3] ;
  wire \sub_result[4] ;
  wire \sub_result[5] ;
  wire \sub_result[6] ;
  wire \sub_result[7] ;
  wire wait_data;
  input wb_clk_i;
  input wb_rst_i;
  input wbd_ack_i;
  output \wbd_adr_o[0] ;
  output \wbd_adr_o[10] ;
  output \wbd_adr_o[11] ;
  output \wbd_adr_o[12] ;
  output \wbd_adr_o[13] ;
  output \wbd_adr_o[14] ;
  output \wbd_adr_o[15] ;
  output \wbd_adr_o[1] ;
  output \wbd_adr_o[2] ;
  output \wbd_adr_o[3] ;
  output \wbd_adr_o[4] ;
  output \wbd_adr_o[5] ;
  output \wbd_adr_o[6] ;
  output \wbd_adr_o[7] ;
  output \wbd_adr_o[8] ;
  output \wbd_adr_o[9] ;
  output wbd_cyc_o;
  input \wbd_dat_i[0] ;
  input \wbd_dat_i[1] ;
  input \wbd_dat_i[2] ;
  input \wbd_dat_i[3] ;
  input \wbd_dat_i[4] ;
  input \wbd_dat_i[5] ;
  input \wbd_dat_i[6] ;
  input \wbd_dat_i[7] ;
  output \wbd_dat_o[0] ;
  output \wbd_dat_o[1] ;
  output \wbd_dat_o[2] ;
  output \wbd_dat_o[3] ;
  output \wbd_dat_o[4] ;
  output \wbd_dat_o[5] ;
  output \wbd_dat_o[6] ;
  output \wbd_dat_o[7] ;
  input wbd_err_i;
  output wbd_stb_o;
  output wbd_we_o;
  input wbi_ack_i;
  output \wbi_adr_o[0] ;
  output \wbi_adr_o[10] ;
  output \wbi_adr_o[11] ;
  output \wbi_adr_o[12] ;
  output \wbi_adr_o[13] ;
  output \wbi_adr_o[14] ;
  output \wbi_adr_o[15] ;
  output \wbi_adr_o[1] ;
  output \wbi_adr_o[2] ;
  output \wbi_adr_o[3] ;
  output \wbi_adr_o[4] ;
  output \wbi_adr_o[5] ;
  output \wbi_adr_o[6] ;
  output \wbi_adr_o[7] ;
  output \wbi_adr_o[8] ;
  output \wbi_adr_o[9] ;
  output wbi_cyc_o;
  input \wbi_dat_i[0] ;
  input \wbi_dat_i[10] ;
  input \wbi_dat_i[11] ;
  input \wbi_dat_i[12] ;
  input \wbi_dat_i[13] ;
  input \wbi_dat_i[14] ;
  input \wbi_dat_i[15] ;
  input \wbi_dat_i[16] ;
  input \wbi_dat_i[17] ;
  input \wbi_dat_i[18] ;
  input \wbi_dat_i[19] ;
  input \wbi_dat_i[1] ;
  input \wbi_dat_i[20] ;
  input \wbi_dat_i[21] ;
  input \wbi_dat_i[22] ;
  input \wbi_dat_i[23] ;
  input \wbi_dat_i[24] ;
  input \wbi_dat_i[25] ;
  input \wbi_dat_i[26] ;
  input \wbi_dat_i[27] ;
  input \wbi_dat_i[28] ;
  input \wbi_dat_i[29] ;
  input \wbi_dat_i[2] ;
  input \wbi_dat_i[30] ;
  input \wbi_dat_i[31] ;
  input \wbi_dat_i[3] ;
  input \wbi_dat_i[4] ;
  input \wbi_dat_i[5] ;
  input \wbi_dat_i[6] ;
  input \wbi_dat_i[7] ;
  input \wbi_dat_i[8] ;
  input \wbi_dat_i[9] ;
  input wbi_err_i;
  output wbi_stb_o;
  wire \wr_dat[0] ;
  wire \wr_dat[1] ;
  wire \wr_dat[2] ;
  wire \wr_dat[3] ;
  wire \wr_dat[4] ;
  wire \wr_dat[5] ;
  wire \wr_dat[6] ;
  wire \wr_dat[7] ;
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _03910_ (
    .I0(\oc8051_alu1.oc8051_div1.rem1[0] ),
    .I1(\oc8051_alu1.oc8051_div1.sub0[0] ),
    .I2(\oc8051_alu1.oc8051_div1.div0 ),
    .I3(_03907_),
    .O(\oc8051_alu1.divsrc1[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010001100000000)
  ) _03911_ (
    .I0(\oc8051_sfr1.dat0[6] ),
    .I1(_00072_),
    .I2(_00071_),
    .I3(\oc8051_decoder1.src_sel2[0] ),
    .O(_00070_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000000000000000)
  ) _03912_ (
    .I0(_00124_),
    .I1(\oc8051_decoder1.alu_op[0] ),
    .I2(\oc8051_decoder1.alu_op[1] ),
    .I3(\oc8051_decoder1.alu_op[3] ),
    .O(_00146_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _03913_ (
    .I0(_00393_),
    .I1(_00521_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00913_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000111)
  ) _03914_ (
    .I0(_00492_),
    .I1(_00537_),
    .I2(_00915_),
    .I3(_00916_),
    .O(_00914_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _03915_ (
    .I0(_00539_),
    .I1(_00511_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00915_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111100000000000)
  ) _03916_ (
    .I0(_00483_),
    .I1(_00506_),
    .I2(_00533_),
    .I3(_00492_),
    .O(_00916_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010111111)
  ) _03917_ (
    .I0(_00922_),
    .I1(_00500_),
    .I2(_00918_),
    .I3(_00920_),
    .O(_00917_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _03918_ (
    .I0(_00919_),
    .I1(_00461_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00918_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _03919_ (
    .I0(_00492_),
    .I1(_00515_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00919_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _03920_ (
    .I0(_00921_),
    .I1(_00461_),
    .I2(_00674_),
    .I3(_03907_),
    .O(_00920_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000001)
  ) _03921_ (
    .I0(_00643_),
    .I1(_00784_),
    .I2(\oc8051_decoder1.psw_set[0] ),
    .I3(\oc8051_decoder1.psw_set[1] ),
    .O(_00921_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _03922_ (
    .I0(_00237_),
    .I1(_00246_),
    .I2(_00166_),
    .I3(_03907_),
    .O(_00922_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000011111)
  ) _03923_ (
    .I0(_00146_),
    .I1(_00143_),
    .I2(\oc8051_alu1.oc8051_div1.src2[0] ),
    .I3(_00148_),
    .O(_00147_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _03924_ (
    .I0(_00496_),
    .I1(_00590_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00923_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _03925_ (
    .I0(_00672_),
    .I1(\oc8051_memory_interface1.pc_wr ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00273_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _03926_ (
    .I0(_00924_),
    .I1(\oc8051_sfr1.oc8051_int1.isrc[1][0] ),
    .I2(\oc8051_sfr1.oc8051_int1.int_dept[0] ),
    .I3(_03907_),
    .O(_00305_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001101)
  ) _03927_ (
    .I0(_00928_),
    .I1(_00929_),
    .I2(_00925_),
    .I3(_03907_),
    .O(_00924_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _03928_ (
    .I0(_00927_),
    .I1(_00926_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00925_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _03929_ (
    .I0(_00757_),
    .I1(_00005_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00926_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100000000000000)
  ) _03930_ (
    .I0(_00755_),
    .I1(\oc8051_sfr1.oc8051_int1.tcon_ie1 ),
    .I2(\oc8051_sfr1.oc8051_int1.ie[2] ),
    .I3(\oc8051_sfr1.oc8051_int1.ip[2] ),
    .O(_00927_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _03931_ (
    .I0(_00005_),
    .I1(_00753_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00928_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _03932_ (
    .I0(_00751_),
    .I1(\oc8051_sfr1.oc8051_int1.ip[2] ),
    .I2(\oc8051_sfr1.oc8051_int1.ie[2] ),
    .I3(\oc8051_sfr1.oc8051_int1.tcon_ie1 ),
    .O(_00929_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _03933_ (
    .I0(_00928_),
    .I1(_00750_),
    .I2(_00926_),
    .I3(_00754_),
    .O(_00930_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _03934_ (
    .I0(_00124_),
    .I1(_00149_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00148_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01011100)
  ) _03935_ (
    .I0(_00930_),
    .I1(\oc8051_sfr1.oc8051_int1.isrc[1][2] ),
    .I2(\oc8051_sfr1.oc8051_int1.int_dept[0] ),
    .I3(_03907_),
    .O(_00310_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _03936_ (
    .I0(_00924_),
    .I1(\oc8051_sfr1.oc8051_int1.isrc[0][0] ),
    .I2(\oc8051_sfr1.oc8051_int1.int_dept[0] ),
    .I3(_03907_),
    .O(_00363_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11000101)
  ) _03937_ (
    .I0(_00931_),
    .I1(\oc8051_sfr1.oc8051_int1.isrc[0][1] ),
    .I2(\oc8051_sfr1.oc8051_int1.int_dept[0] ),
    .I3(_03907_),
    .O(_00364_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001101)
  ) _03938_ (
    .I0(_00928_),
    .I1(_00750_),
    .I2(_00932_),
    .I3(_03907_),
    .O(_00931_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000001011)
  ) _03939_ (
    .I0(_00758_),
    .I1(\oc8051_sfr1.oc8051_int1.int_proc ),
    .I2(_00757_),
    .I3(_00754_),
    .O(_00932_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11000101)
  ) _03940_ (
    .I0(_00930_),
    .I1(\oc8051_sfr1.oc8051_int1.isrc[0][2] ),
    .I2(\oc8051_sfr1.oc8051_int1.int_dept[0] ),
    .I3(_03907_),
    .O(_00365_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01001111)
  ) _03941_ (
    .I0(_00005_),
    .I1(_00002_),
    .I2(\oc8051_sfr1.oc8051_int1.int_dept[0] ),
    .I3(_03907_),
    .O(_00370_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0010100011000011)
  ) _03942_ (
    .I0(_00005_),
    .I1(\oc8051_sfr1.oc8051_int1.int_dept[0] ),
    .I2(\oc8051_sfr1.oc8051_int1.int_dept[1] ),
    .I3(_00002_),
    .O(_00373_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001110)
  ) _03943_ (
    .I0(_00925_),
    .I1(_00749_),
    .I2(_00924_),
    .I3(_03907_),
    .O(_00387_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000111110001000)
  ) _03944_ (
    .I0(_00928_),
    .I1(_00933_),
    .I2(_00755_),
    .I3(_00926_),
    .O(_00389_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000100000000)
  ) _03945_ (
    .I0(\oc8051_sfr1.wait_data ),
    .I1(\oc8051_decoder1.alu_op[0] ),
    .I2(\oc8051_decoder1.alu_op[3] ),
    .I3(\oc8051_decoder1.alu_op[1] ),
    .O(_00149_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _03946_ (
    .I0(_00751_),
    .I1(_00749_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00933_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11000101)
  ) _03947_ (
    .I0(_00934_),
    .I1(\oc8051_indi_addr1.data_in[3] ),
    .I2(_00759_),
    .I3(_03907_),
    .O(_00394_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100110011)
  ) _03948_ (
    .I0(_03133_),
    .I1(_00935_),
    .I2(_00761_),
    .I3(_00299_),
    .O(_00934_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001101)
  ) _03949_ (
    .I0(\oc8051_sfr1.oc8051_int1.tcon_s[1] ),
    .I1(\oc8051_sfr1.oc8051_int1.ie1_buff ),
    .I2(int1_i),
    .I3(_03907_),
    .O(_00935_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11000101)
  ) _03950_ (
    .I0(_00936_),
    .I1(\oc8051_indi_addr1.data_in[1] ),
    .I2(_00759_),
    .I3(_03907_),
    .O(_00397_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _03951_ (
    .I0(_03133_),
    .I1(_00769_),
    .I2(_00767_),
    .I3(_03907_),
    .O(_00936_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000010001000)
  ) _03952_ (
    .I0(_00773_),
    .I1(_03133_),
    .I2(\oc8051_indi_addr1.data_in[5] ),
    .I3(_00759_),
    .O(_00398_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000010001000)
  ) _03953_ (
    .I0(_00776_),
    .I1(_03133_),
    .I2(\oc8051_indi_addr1.data_in[7] ),
    .I3(_00759_),
    .O(_00401_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _03954_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[6] ),
    .I2(_00759_),
    .I3(_03907_),
    .O(_00420_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _03955_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[4] ),
    .I2(_00759_),
    .I3(_03907_),
    .O(_00423_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _03956_ (
    .I0(_00125_),
    .I1(_00144_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00150_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _03957_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[2] ),
    .I2(_00759_),
    .I3(_03907_),
    .O(_00425_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _03958_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[0] ),
    .I2(_00759_),
    .I3(_03907_),
    .O(_00428_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _03959_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[7] ),
    .I2(_00782_),
    .I3(_03907_),
    .O(_00430_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _03960_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[6] ),
    .I2(_00782_),
    .I3(_03907_),
    .O(_00431_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _03961_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[5] ),
    .I2(_00782_),
    .I3(_03907_),
    .O(_00433_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _03962_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[4] ),
    .I2(_00782_),
    .I3(_03907_),
    .O(_00435_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _03963_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[3] ),
    .I2(_00782_),
    .I3(_03907_),
    .O(_00437_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _03964_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[2] ),
    .I2(_00782_),
    .I3(_03907_),
    .O(_00439_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _03965_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[1] ),
    .I2(_00782_),
    .I3(_03907_),
    .O(_00441_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _03966_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[0] ),
    .I2(_00782_),
    .I3(_03907_),
    .O(_00443_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _03967_ (
    .I0(_03732_),
    .I1(_03733_),
    .I2(_00153_),
    .I3(_00152_),
    .O(_00151_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _03968_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[7] ),
    .I2(_00777_),
    .I3(_03907_),
    .O(_00444_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _03969_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[6] ),
    .I2(_00777_),
    .I3(_03907_),
    .O(_00446_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _03970_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[5] ),
    .I2(_00777_),
    .I3(_03907_),
    .O(_00447_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _03971_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[4] ),
    .I2(_00777_),
    .I3(_03907_),
    .O(_00448_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _03972_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[3] ),
    .I2(_00777_),
    .I3(_03907_),
    .O(_00464_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _03973_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[2] ),
    .I2(_00777_),
    .I3(_03907_),
    .O(_00466_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _03974_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[1] ),
    .I2(_00777_),
    .I3(_03907_),
    .O(_00468_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _03975_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[0] ),
    .I2(_00777_),
    .I3(_03907_),
    .O(_00470_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000111110000)
  ) _03976_ (
    .I0(_00937_),
    .I1(_01007_),
    .I2(_03191_),
    .I3(\oc8051_ram_top1.rd_addr[7] ),
    .O(_00883_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _03977_ (
    .I0(_00938_),
    .I1(_00979_),
    .I2(_01006_),
    .I3(_01005_),
    .O(_00937_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _03978_ (
    .I0(_00142_),
    .I1(_00149_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00152_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111111101110)
  ) _03979_ (
    .I0(_00972_),
    .I1(_00966_),
    .I2(_00939_),
    .I3(_00978_),
    .O(_00938_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _03980_ (
    .I0(_00940_),
    .I1(_00960_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00939_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _03981_ (
    .I0(_00959_),
    .I1(_00958_),
    .I2(_00948_),
    .I3(_00941_),
    .O(_00940_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _03982_ (
    .I0(_00951_),
    .I1(_00957_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_00941_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _03983_ (
    .I0(_03185_),
    .I1(_00943_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00942_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011110001)
  ) _03984_ (
    .I0(_00590_),
    .I1(_00944_),
    .I2(_00947_),
    .I3(\oc8051_ram_top1.rd_addr[7] ),
    .O(_00943_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001111100000000)
  ) _03985_ (
    .I0(_00548_),
    .I1(_00521_),
    .I2(_00498_),
    .I3(_00945_),
    .O(_00944_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _03986_ (
    .I0(_00586_),
    .I1(_00660_),
    .I2(_00662_),
    .I3(_00946_),
    .O(_00945_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00011111)
  ) _03987_ (
    .I0(_00539_),
    .I1(_00529_),
    .I2(_00498_),
    .I3(_03907_),
    .O(_00946_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _03988_ (
    .I0(_00519_),
    .I1(_00492_),
    .I2(_00500_),
    .I3(_03907_),
    .O(_00947_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _03989_ (
    .I0(_00125_),
    .I1(_00145_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00153_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _03990_ (
    .I0(\oc8051_ram_top1.rd_addr[7] ),
    .I1(_03185_),
    .I2(\oc8051_ram_top1.rd_addr[1] ),
    .I3(\oc8051_indi_addr1.wr_bit ),
    .O(_00948_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110001)
  ) _03991_ (
    .I0(_00590_),
    .I1(_00949_),
    .I2(_00947_),
    .I3(_03907_),
    .O(\oc8051_indi_addr1.wr_bit )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _03992_ (
    .I0(_00670_),
    .I1(_00667_),
    .I2(_00662_),
    .I3(_00950_),
    .O(_00949_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000011111)
  ) _03993_ (
    .I0(_00546_),
    .I1(_00539_),
    .I2(_00498_),
    .I3(_00660_),
    .O(_00950_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _03994_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[130][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[134][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_00951_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001011)
  ) _03995_ (
    .I0(_00853_),
    .I1(_00953_),
    .I2(_00954_),
    .I3(_03907_),
    .O(_00952_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _03996_ (
    .I0(_00815_),
    .I1(_00824_),
    .I2(_00822_),
    .I3(\oc8051_indi_addr1.wr_bit ),
    .O(_00953_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _03997_ (
    .I0(_00717_),
    .I1(_00719_),
    .I2(_00726_),
    .I3(\oc8051_indi_addr1.wr_bit ),
    .O(_00954_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001011)
  ) _03998_ (
    .I0(_00829_),
    .I1(_00953_),
    .I2(_00956_),
    .I3(_03907_),
    .O(_00955_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _03999_ (
    .I0(_00650_),
    .I1(_00696_),
    .I2(_00686_),
    .I3(\oc8051_indi_addr1.wr_bit ),
    .O(_00956_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _04000_ (
    .I0(_00124_),
    .I1(_00145_),
    .I2(_00126_),
    .I3(\oc8051_decoder1.alu_op[1] ),
    .O(_03733_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04001_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[131][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[135][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_00957_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04002_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[128][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[132][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_00958_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04003_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[129][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[133][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_00959_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04004_ (
    .I0(_00964_),
    .I1(_00965_),
    .I2(_00948_),
    .I3(_00961_),
    .O(_00960_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04005_ (
    .I0(_00963_),
    .I1(_00962_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_00961_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04006_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[144][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[148][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_00962_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04007_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[145][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[149][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_00963_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04008_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[146][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[150][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_00964_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04009_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[147][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[151][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_00965_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04010_ (
    .I0(_00970_),
    .I1(_00971_),
    .I2(_00948_),
    .I3(_00967_),
    .O(_00966_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _04011_ (
    .I0(_00155_),
    .I1(\oc8051_alu1.add4[0] ),
    .I2(_00156_),
    .I3(_03907_),
    .O(_00154_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000011111)
  ) _04012_ (
    .I0(_00969_),
    .I1(_00968_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_00967_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04013_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[160][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[164][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_00968_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04014_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[161][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[165][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_00969_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04015_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[162][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[166][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_00970_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04016_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[163][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[167][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_00971_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04017_ (
    .I0(_00976_),
    .I1(_00977_),
    .I2(_00948_),
    .I3(_00973_),
    .O(_00972_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04018_ (
    .I0(_00975_),
    .I1(_00974_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_00973_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04019_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[177][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[181][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_00974_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04020_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[176][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[180][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_00975_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04021_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[178][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[182][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_00976_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _04022_ (
    .I0(\oc8051_memory_interface1.rd_ind ),
    .I1(\oc8051_memory_interface1.rd_addr_r ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00071_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04023_ (
    .I0(_00124_),
    .I1(\oc8051_decoder1.alu_op[3] ),
    .I2(_00125_),
    .I3(_03907_),
    .O(_00155_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04024_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[179][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[183][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_00977_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _04025_ (
    .I0(_00953_),
    .I1(_00853_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00978_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111111101110)
  ) _04026_ (
    .I0(_00999_),
    .I1(_00993_),
    .I2(_00980_),
    .I3(_00978_),
    .O(_00979_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _04027_ (
    .I0(_00981_),
    .I1(_00987_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00980_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04028_ (
    .I0(_00986_),
    .I1(_00985_),
    .I2(_00948_),
    .I3(_00982_),
    .O(_00981_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04029_ (
    .I0(_00983_),
    .I1(_00984_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_00982_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04030_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[138][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[142][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_00983_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04031_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[139][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[143][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_00984_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04032_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[137][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[141][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_00985_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04033_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[136][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[140][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_00986_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04034_ (
    .I0(_03733_),
    .I1(\oc8051_alu1.oc8051_mul1.mul_result[8] ),
    .I2(_00157_),
    .I3(\oc8051_alu1.sub4[0] ),
    .O(_00156_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04035_ (
    .I0(_00992_),
    .I1(_00991_),
    .I2(_00948_),
    .I3(_00988_),
    .O(_00987_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04036_ (
    .I0(_00989_),
    .I1(_00990_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_00988_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04037_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[154][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[158][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_00989_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04038_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[155][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[159][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_00990_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04039_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[153][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[157][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_00991_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04040_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[152][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[156][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_00992_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001111100000000)
  ) _04041_ (
    .I0(_00998_),
    .I1(_00997_),
    .I2(_00948_),
    .I3(_00994_),
    .O(_00993_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04042_ (
    .I0(_00995_),
    .I1(_00996_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_00994_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04043_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[170][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[174][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_00995_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04044_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[171][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[175][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_00996_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _04045_ (
    .I0(_00124_),
    .I1(_00149_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00157_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04046_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[168][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[169][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_00997_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04047_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[172][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[173][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_00998_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04048_ (
    .I0(_01003_),
    .I1(_01004_),
    .I2(_00948_),
    .I3(_01000_),
    .O(_00999_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04049_ (
    .I0(_01002_),
    .I1(_01001_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_01000_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04050_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[184][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[188][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01001_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04051_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[185][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[189][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01002_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04052_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[186][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[190][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01003_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04053_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[187][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[191][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01004_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04054_ (
    .I0(_03246_),
    .I1(_00829_),
    .I2(_00943_),
    .I3(_03907_),
    .O(_01005_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _04055_ (
    .I0(_03246_),
    .I1(_00943_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_01006_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _04056_ (
    .I0(\oc8051_decoder1.alu_op[1] ),
    .I1(_00145_),
    .I2(\oc8051_decoder1.alu_op[2] ),
    .I3(_03907_),
    .O(_00158_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04057_ (
    .I0(_01008_),
    .I1(_01041_),
    .I2(_01005_),
    .I3(_01006_),
    .O(_01007_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111011110000)
  ) _04058_ (
    .I0(_01034_),
    .I1(_01024_),
    .I2(_01009_),
    .I3(_00978_),
    .O(_01008_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1110)
  ) _04059_ (
    .I0(_01010_),
    .I1(_01016_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_01009_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04060_ (
    .I0(_01014_),
    .I1(_01015_),
    .I2(_00948_),
    .I3(_01011_),
    .O(_01010_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _04061_ (
    .I0(_01013_),
    .I1(_01012_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_01011_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04062_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[224][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[228][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01012_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04063_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[225][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[229][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01013_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04064_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[226][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[230][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01014_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04065_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[227][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[231][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01015_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04066_ (
    .I0(_01021_),
    .I1(_01022_),
    .I2(_00948_),
    .I3(_01017_),
    .O(_01016_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10001111)
  ) _04067_ (
    .I0(\oc8051_memory_interface1.pc[7] ),
    .I1(_00102_),
    .I2(_00159_),
    .I3(_03907_),
    .O(\oc8051_alu1.add9 )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04068_ (
    .I0(_01019_),
    .I1(_01018_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_01017_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04069_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[241][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[245][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01018_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04070_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[240][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[244][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01019_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04071_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[242][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[246][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01021_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04072_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[243][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[247][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01022_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04073_ (
    .I0(_01032_),
    .I1(_01031_),
    .I2(_00948_),
    .I3(_01026_),
    .O(_01024_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04074_ (
    .I0(_01028_),
    .I1(_01030_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_01026_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04075_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[210][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[214][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01028_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04076_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[211][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[215][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01030_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04077_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[208][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[212][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01031_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _04078_ (
    .I0(_00160_),
    .I1(_00161_),
    .I2(_00163_),
    .I3(_03907_),
    .O(_00159_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04079_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[209][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[213][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01032_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04080_ (
    .I0(_01040_),
    .I1(_01039_),
    .I2(_00948_),
    .I3(_01036_),
    .O(_01034_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04081_ (
    .I0(_01037_),
    .I1(_01038_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_01036_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04082_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[194][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[198][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01037_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04083_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[195][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[199][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01038_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04084_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[192][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[196][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01039_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04085_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[193][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[197][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01040_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000011101110)
  ) _04086_ (
    .I0(_01061_),
    .I1(_01055_),
    .I2(_01042_),
    .I3(_00978_),
    .O(_01041_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000111110000)
  ) _04087_ (
    .I0(_01052_),
    .I1(_01049_),
    .I2(_01043_),
    .I3(_00942_),
    .O(_01042_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111111101110)
  ) _04088_ (
    .I0(_01048_),
    .I1(_01047_),
    .I2(_01044_),
    .I3(_00948_),
    .O(_01043_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010001100000000)
  ) _04089_ (
    .I0(\oc8051_sfr1.dat0[7] ),
    .I1(_00088_),
    .I2(_00071_),
    .I3(\oc8051_decoder1.src_sel1[0] ),
    .O(_00160_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _04090_ (
    .I0(_01045_),
    .I1(_01046_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_01044_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04091_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[201][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[205][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01045_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04092_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[200][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[204][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01046_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04093_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[202][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[206][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01047_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04094_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[203][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[207][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01048_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04095_ (
    .I0(_01050_),
    .I1(_01051_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01049_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04096_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[217][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[221][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01050_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04097_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[216][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[220][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01051_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _04098_ (
    .I0(_00948_),
    .I1(_01053_),
    .I2(_01054_),
    .I3(_03907_),
    .O(_01052_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04099_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[218][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[222][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01053_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _04100_ (
    .I0(\oc8051_decoder1.src_sel1[6] ),
    .I1(\oc8051_alu_src_sel1.op1_r[7] ),
    .I2(_00162_),
    .I3(_03907_),
    .O(_00161_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04101_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[219][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[223][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01054_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04102_ (
    .I0(_01059_),
    .I1(_01060_),
    .I2(_00948_),
    .I3(_01056_),
    .O(_01055_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _04103_ (
    .I0(_01058_),
    .I1(_01057_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_01056_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04104_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[233][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[237][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01057_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04105_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[232][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[236][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01058_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04106_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[234][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[238][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01059_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04107_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[235][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[239][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01060_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04108_ (
    .I0(_01062_),
    .I1(_01065_),
    .I2(_00942_),
    .I3(_03907_),
    .O(_01061_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _04109_ (
    .I0(_00948_),
    .I1(_01063_),
    .I2(_01064_),
    .I3(_03907_),
    .O(_01062_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04110_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[250][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[254][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01063_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04111_ (
    .I0(\oc8051_decoder1.src_sel1[1] ),
    .I1(\oc8051_memory_interface1.pc[15] ),
    .I2(\oc8051_decoder1.src_sel1[3] ),
    .I3(\oc8051_alu_src_sel1.op2_r[7] ),
    .O(_00162_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04112_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[251][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[255][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01064_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04113_ (
    .I0(_01066_),
    .I1(_01067_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01065_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04114_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[248][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[252][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01066_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04115_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[249][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[253][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01067_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04116_ (
    .I0(_01069_),
    .I1(_01082_),
    .I2(_00978_),
    .I3(_00942_),
    .O(_01068_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _04117_ (
    .I0(_01079_),
    .I1(_01076_),
    .I2(_01070_),
    .I3(_01005_),
    .O(_01069_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _04118_ (
    .I0(_01075_),
    .I1(_01074_),
    .I2(_01071_),
    .I3(_00948_),
    .O(_01070_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _04119_ (
    .I0(_01072_),
    .I1(_01073_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_01071_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04120_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[122][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[126][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01072_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04121_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[123][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[127][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01073_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04122_ (
    .I0(\oc8051_decoder1.src_sel1[2] ),
    .I1(\oc8051_alu_src_sel1.op3_r[7] ),
    .I2(\oc8051_sfr1.oc8051_acc1.data_out[7] ),
    .I3(\oc8051_decoder1.src_sel1[5] ),
    .O(_00163_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04123_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[121][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[125][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01074_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04124_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[120][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[124][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01075_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _04125_ (
    .I0(_00948_),
    .I1(_01077_),
    .I2(_01078_),
    .I3(_03907_),
    .O(_01076_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04126_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[114][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[118][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01077_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04127_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[115][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[119][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01078_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04128_ (
    .I0(_01080_),
    .I1(_01081_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01079_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04129_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[112][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[116][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01080_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04130_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[113][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[117][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01081_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _04131_ (
    .I0(_01083_),
    .I1(_01086_),
    .I2(_01089_),
    .I3(_01092_),
    .O(_01082_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04132_ (
    .I0(_01084_),
    .I1(_01085_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01083_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _04133_ (
    .I0(\oc8051_ram_top1.wr_data_r[6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.rd_data[6] ),
    .I2(\oc8051_ram_top1.rd_en_r ),
    .I3(_03907_),
    .O(_00072_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _04134_ (
    .I0(_00144_),
    .I1(\oc8051_decoder1.alu_op[1] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00164_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04135_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[96][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[100][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01084_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04136_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[97][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[101][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01085_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04137_ (
    .I0(_01087_),
    .I1(_01088_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01086_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04138_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[98][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[102][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01087_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04139_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[99][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[103][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01088_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04140_ (
    .I0(_01090_),
    .I1(_01091_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01089_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04141_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[105][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[109][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01090_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04142_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[104][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[108][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01091_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04143_ (
    .I0(_01093_),
    .I1(_01094_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01092_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04144_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[106][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[110][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01093_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _04145_ (
    .I0(_00164_),
    .I1(\oc8051_decoder1.alu_op[0] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00165_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04146_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[107][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[111][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01094_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _04147_ (
    .I0(_01096_),
    .I1(_01103_),
    .I2(_01099_),
    .I3(_01107_),
    .O(_01095_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04148_ (
    .I0(_01097_),
    .I1(_01098_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01096_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04149_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[57][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[61][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01097_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04150_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[56][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[60][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01098_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04151_ (
    .I0(_01100_),
    .I1(_01102_),
    .I2(_00948_),
    .I3(_00955_),
    .O(_01099_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04152_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[50][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[54][0] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01100_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04153_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[51][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[55][0] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01102_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04154_ (
    .I0(_01104_),
    .I1(_01106_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01103_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04155_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[58][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[62][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01104_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _04156_ (
    .I0(\oc8051_decoder1.wr_sfr[1] ),
    .I1(\oc8051_sfr1.wait_data ),
    .I2(\oc8051_decoder1.wr_sfr[0] ),
    .I3(_00167_),
    .O(_00166_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04157_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[59][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[63][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01106_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04158_ (
    .I0(_01110_),
    .I1(_01108_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01107_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04159_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[48][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[52][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01108_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04160_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[49][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[53][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01110_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _04161_ (
    .I0(_01112_),
    .I1(_01124_),
    .I2(_01116_),
    .I3(_01120_),
    .O(_01111_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04162_ (
    .I0(_01114_),
    .I1(_01115_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01112_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04163_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[41][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[45][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01114_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04164_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[40][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[44][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01115_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04165_ (
    .I0(_01118_),
    .I1(_01119_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01116_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04166_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[32][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[36][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01118_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000000000000000)
  ) _04167_ (
    .I0(_00168_),
    .I1(_00188_),
    .I2(_00197_),
    .I3(_00204_),
    .O(_00167_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04168_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[33][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[37][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01119_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04169_ (
    .I0(_01122_),
    .I1(_01123_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01120_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04170_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[34][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[38][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01122_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04171_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[35][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[39][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01123_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04172_ (
    .I0(_01126_),
    .I1(_01127_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01124_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04173_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[42][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[46][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01126_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04174_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[43][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[47][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01127_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04175_ (
    .I0(_01134_),
    .I1(_01133_),
    .I2(_00948_),
    .I3(_01130_),
    .O(_01129_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04176_ (
    .I0(_01131_),
    .I1(_01132_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01130_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04177_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[18][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[22][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01131_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _04178_ (
    .I0(_00169_),
    .I1(_00182_),
    .I2(_00185_),
    .I3(_03907_),
    .O(_00168_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04179_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[19][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[23][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01132_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04180_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[16][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[20][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01133_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04181_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[17][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[21][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01134_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04182_ (
    .I0(_01140_),
    .I1(_01139_),
    .I2(_00948_),
    .I3(_01136_),
    .O(_01135_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04183_ (
    .I0(_01137_),
    .I1(_01138_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01136_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04184_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[26][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[30][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01137_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04185_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[27][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[31][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01138_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04186_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[24][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[28][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01139_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04187_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[25][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[29][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01140_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04188_ (
    .I0(_01147_),
    .I1(_01145_),
    .I2(_00948_),
    .I3(_01142_),
    .O(_01141_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _04189_ (
    .I0(_00170_),
    .I1(_00178_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00169_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04190_ (
    .I0(_01143_),
    .I1(_01144_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01142_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04191_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[2][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[6][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01143_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04192_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[3][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[7][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01144_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04193_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[0][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[4][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01145_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04194_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[1][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[5][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01147_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04195_ (
    .I0(_01156_),
    .I1(_01154_),
    .I2(_00948_),
    .I3(_01150_),
    .O(_01149_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04196_ (
    .I0(_01151_),
    .I1(_01153_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01150_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04197_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[10][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[14][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01151_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04198_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[11][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[15][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01153_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04199_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[8][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[12][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01154_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _04200_ (
    .I0(_00177_),
    .I1(\oc8051_memory_interface1.rn_r[0] ),
    .I2(_00171_),
    .I3(_00174_),
    .O(_00170_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04201_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[9][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[13][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01156_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04202_ (
    .I0(_01159_),
    .I1(_01181_),
    .I2(_00942_),
    .I3(_00978_),
    .O(_01158_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _04203_ (
    .I0(_01161_),
    .I1(_01166_),
    .I2(_01171_),
    .I3(_01176_),
    .O(_01159_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04204_ (
    .I0(_01163_),
    .I1(_01164_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01161_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04205_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[80][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[84][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01163_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04206_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[81][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[85][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01164_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04207_ (
    .I0(_01168_),
    .I1(_01169_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01166_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04208_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[82][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[86][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01168_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04209_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[83][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[87][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01169_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04210_ (
    .I0(_01173_),
    .I1(_01174_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01171_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04211_ (
    .I0(_00172_),
    .I1(\oc8051_memory_interface1.ri_r[0] ),
    .I2(_00173_),
    .I3(\oc8051_memory_interface1.sp_w[0] ),
    .O(_00171_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04212_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[89][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[93][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01173_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04213_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[88][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[92][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01174_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04214_ (
    .I0(_01178_),
    .I1(_01179_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01176_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04215_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[90][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[94][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01178_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04216_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[91][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[95][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01179_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _04217_ (
    .I0(_01183_),
    .I1(_01186_),
    .I2(_01189_),
    .I3(_01192_),
    .O(_01181_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04218_ (
    .I0(_01184_),
    .I1(_01185_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01183_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04219_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[64][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[68][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01184_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04220_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[65][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[69][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01185_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04221_ (
    .I0(_01187_),
    .I1(_01188_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01186_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000100000000)
  ) _04222_ (
    .I0(\oc8051_sfr1.wait_data ),
    .I1(\oc8051_decoder1.ram_wr_sel[0] ),
    .I2(\oc8051_decoder1.ram_wr_sel[2] ),
    .I3(\oc8051_decoder1.ram_wr_sel[1] ),
    .O(_00172_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04223_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[66][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[70][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01187_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04224_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[67][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[71][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01188_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04225_ (
    .I0(_01190_),
    .I1(_01191_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01189_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04226_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[73][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[77][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01190_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04227_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[72][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[76][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01191_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04228_ (
    .I0(_01194_),
    .I1(_01196_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01192_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04229_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[74][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[78][0] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01194_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04230_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[75][0] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[79][0] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01196_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04231_ (
    .I0(_01202_),
    .I1(_01217_),
    .I2(_01005_),
    .I3(_03907_),
    .O(_01200_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111100000001)
  ) _04232_ (
    .I0(_01214_),
    .I1(_00942_),
    .I2(_01211_),
    .I3(_01204_),
    .O(_01202_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _04233_ (
    .I0(\oc8051_sfr1.wait_data ),
    .I1(\oc8051_decoder1.ram_wr_sel[2] ),
    .I2(\oc8051_decoder1.ram_wr_sel[1] ),
    .I3(\oc8051_decoder1.ram_wr_sel[0] ),
    .O(_00173_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04234_ (
    .I0(_01209_),
    .I1(_01210_),
    .I2(_00948_),
    .I3(_01206_),
    .O(_01204_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04235_ (
    .I0(_01208_),
    .I1(_01207_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_01206_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04236_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[241][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[245][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01207_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04237_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[240][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[244][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01208_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04238_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[242][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[246][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01209_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04239_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[243][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[247][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01210_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _04240_ (
    .I0(_00948_),
    .I1(_01212_),
    .I2(_01213_),
    .I3(_03907_),
    .O(_01211_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04241_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[226][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[230][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01212_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04242_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[227][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[231][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01213_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04243_ (
    .I0(_01215_),
    .I1(_01216_),
    .I2(_00955_),
    .I3(_00948_),
    .O(_01214_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _04244_ (
    .I0(\oc8051_decoder1.src_sel2[0] ),
    .I1(\oc8051_decoder1.src_sel2[1] ),
    .I2(\oc8051_decoder1.src_sel2[2] ),
    .I3(_03907_),
    .O(_00073_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04245_ (
    .I0(_00175_),
    .I1(\oc8051_alu_src_sel1.op2_r[0] ),
    .I2(\oc8051_alu_src_sel1.op3_r[0] ),
    .I3(_00176_),
    .O(_00174_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04246_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[224][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[228][1] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01215_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04247_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[225][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[229][1] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01216_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111100000001)
  ) _04248_ (
    .I0(_01227_),
    .I1(_00942_),
    .I2(_01224_),
    .I3(_01218_),
    .O(_01217_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04249_ (
    .I0(_01222_),
    .I1(_01223_),
    .I2(_00948_),
    .I3(_01219_),
    .O(_01218_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04250_ (
    .I0(_01221_),
    .I1(_01220_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_01219_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04251_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[248][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[252][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01220_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04252_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[249][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[253][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01221_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04253_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[250][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[254][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01222_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04254_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[251][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[255][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01223_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _04255_ (
    .I0(_00948_),
    .I1(_01225_),
    .I2(_01226_),
    .I3(_03907_),
    .O(_01224_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000100000000)
  ) _04256_ (
    .I0(\oc8051_sfr1.wait_data ),
    .I1(\oc8051_decoder1.ram_wr_sel[1] ),
    .I2(\oc8051_decoder1.ram_wr_sel[2] ),
    .I3(\oc8051_decoder1.ram_wr_sel[0] ),
    .O(_00175_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04257_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[234][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[238][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01225_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04258_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[235][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[239][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01226_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04259_ (
    .I0(_01228_),
    .I1(_01229_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01227_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04260_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[232][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[233][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01228_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04261_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[236][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[237][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01229_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04262_ (
    .I0(_01231_),
    .I1(_01250_),
    .I2(_01005_),
    .I3(_03907_),
    .O(_01230_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000111110000)
  ) _04263_ (
    .I0(_01244_),
    .I1(_01238_),
    .I2(_01232_),
    .I3(_00942_),
    .O(_01231_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111111101110)
  ) _04264_ (
    .I0(_01237_),
    .I1(_01236_),
    .I2(_01233_),
    .I3(_00948_),
    .O(_01232_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _04265_ (
    .I0(_01234_),
    .I1(_01235_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_01233_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04266_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[192][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[196][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01234_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _04267_ (
    .I0(\oc8051_sfr1.wait_data ),
    .I1(\oc8051_decoder1.ram_wr_sel[1] ),
    .I2(\oc8051_decoder1.ram_wr_sel[0] ),
    .I3(\oc8051_decoder1.ram_wr_sel[2] ),
    .O(_00176_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04268_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[193][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[197][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01235_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04269_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[194][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[198][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01236_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04270_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[195][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[199][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01237_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04271_ (
    .I0(_01240_),
    .I1(_01242_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01238_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04272_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[208][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[212][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01240_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04273_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[209][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[213][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01242_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _04274_ (
    .I0(_00948_),
    .I1(_01246_),
    .I2(_01248_),
    .I3(_03907_),
    .O(_01244_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04275_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[210][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[214][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01246_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04276_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[211][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[215][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01248_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000111110000)
  ) _04277_ (
    .I0(_01262_),
    .I1(_01259_),
    .I2(_01252_),
    .I3(_00942_),
    .O(_01250_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111100000001)
  ) _04278_ (
    .I0(\oc8051_decoder1.ram_wr_sel[1] ),
    .I1(\oc8051_decoder1.ram_wr_sel[2] ),
    .I2(\oc8051_decoder1.ram_wr_sel[0] ),
    .I3(\oc8051_sfr1.wait_data ),
    .O(_00177_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111111101110)
  ) _04279_ (
    .I0(_01258_),
    .I1(_01257_),
    .I2(_01254_),
    .I3(_00948_),
    .O(_01252_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _04280_ (
    .I0(_01255_),
    .I1(_01256_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_01254_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04281_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[201][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[205][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01255_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04282_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[200][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[204][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01256_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04283_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[202][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[206][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01257_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04284_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[203][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[207][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01258_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04285_ (
    .I0(_01260_),
    .I1(_01261_),
    .I2(_00955_),
    .I3(_00948_),
    .O(_01259_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _04286_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[216][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[220][1] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01260_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _04287_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[217][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[221][1] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01261_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _04288_ (
    .I0(_00948_),
    .I1(_01263_),
    .I2(_01264_),
    .I3(_03907_),
    .O(_01262_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _04289_ (
    .I0(_00180_),
    .I1(_00179_),
    .I2(_00181_),
    .I3(_03907_),
    .O(_00178_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04290_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[218][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[222][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01263_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04291_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[219][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[223][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01264_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _04292_ (
    .I0(_01266_),
    .I1(_00978_),
    .I2(_01292_),
    .I3(_03907_),
    .O(_01265_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000000010001)
  ) _04293_ (
    .I0(_01286_),
    .I1(_01280_),
    .I2(_01267_),
    .I3(_00942_),
    .O(_01266_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _04294_ (
    .I0(_01277_),
    .I1(_01274_),
    .I2(_01005_),
    .I3(_01268_),
    .O(_01267_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04295_ (
    .I0(_01273_),
    .I1(_01272_),
    .I2(_00948_),
    .I3(_01269_),
    .O(_01268_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04296_ (
    .I0(_01270_),
    .I1(_01271_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01269_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04297_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[186][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[190][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01270_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04298_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[187][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[191][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01271_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04299_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[185][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[189][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01272_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04300_ (
    .I0(_00176_),
    .I1(\oc8051_alu_src_sel1.op3_r[1] ),
    .I2(_00177_),
    .I3(\oc8051_memory_interface1.rn_r[1] ),
    .O(_00179_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04301_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[184][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[188][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01273_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04302_ (
    .I0(_01275_),
    .I1(_01276_),
    .I2(_00955_),
    .I3(_00948_),
    .O(_01274_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04303_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[176][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[180][1] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01275_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04304_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[177][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[181][1] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01276_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04305_ (
    .I0(_01278_),
    .I1(_01279_),
    .I2(_00948_),
    .I3(_00955_),
    .O(_01277_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04306_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[178][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[182][1] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01278_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04307_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[179][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[183][1] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01279_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04308_ (
    .I0(_01285_),
    .I1(_01284_),
    .I2(_00948_),
    .I3(_01281_),
    .O(_01280_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04309_ (
    .I0(_01282_),
    .I1(_01283_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01281_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04310_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[162][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[166][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01282_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01100000)
  ) _04311_ (
    .I0(\oc8051_sfr1.oc8051_sp1.sp[0] ),
    .I1(\oc8051_sfr1.oc8051_sp1.sp[1] ),
    .I2(_00173_),
    .I3(_03907_),
    .O(_00180_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04312_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[163][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[167][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01283_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04313_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[160][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[164][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01284_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04314_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[161][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[165][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01285_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04315_ (
    .I0(_01291_),
    .I1(_01290_),
    .I2(_00948_),
    .I3(_01287_),
    .O(_01286_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04316_ (
    .I0(_01288_),
    .I1(_01289_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01287_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04317_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[170][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[174][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01288_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04318_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[171][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[175][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01289_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04319_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[169][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[173][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01290_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04320_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[168][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[172][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01291_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000011111)
  ) _04321_ (
    .I0(_01293_),
    .I1(_01306_),
    .I2(_00978_),
    .I3(_01006_),
    .O(_01292_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04322_ (
    .I0(_00172_),
    .I1(\oc8051_memory_interface1.ri_r[1] ),
    .I2(\oc8051_alu_src_sel1.op2_r[1] ),
    .I3(_00175_),
    .O(_00181_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04323_ (
    .I0(_01294_),
    .I1(_01300_),
    .I2(_00942_),
    .I3(_03907_),
    .O(_01293_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04324_ (
    .I0(_01299_),
    .I1(_01298_),
    .I2(_00948_),
    .I3(_01295_),
    .O(_01294_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04325_ (
    .I0(_01296_),
    .I1(_01297_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01295_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04326_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[146][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[150][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01296_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04327_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[147][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[151][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01297_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04328_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[144][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[148][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01298_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04329_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[145][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[149][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01299_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04330_ (
    .I0(_01305_),
    .I1(_01304_),
    .I2(_00948_),
    .I3(_01301_),
    .O(_01300_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04331_ (
    .I0(_01302_),
    .I1(_01303_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01301_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04332_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[154][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[158][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01302_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _04333_ (
    .I0(_00175_),
    .I1(\oc8051_alu_src_sel1.op2_r[2] ),
    .I2(_00183_),
    .I3(_00184_),
    .O(_00182_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04334_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[155][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[159][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01303_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04335_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[152][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[156][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01304_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04336_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[153][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[157][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01305_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _04337_ (
    .I0(_01307_),
    .I1(_01313_),
    .I2(_00942_),
    .I3(_03907_),
    .O(_01306_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04338_ (
    .I0(_01312_),
    .I1(_01311_),
    .I2(_00948_),
    .I3(_01308_),
    .O(_01307_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04339_ (
    .I0(_01309_),
    .I1(_01310_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01308_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04340_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[130][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[134][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01309_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04341_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[131][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[135][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01310_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04342_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[128][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[132][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01311_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04343_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[129][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[133][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01312_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04344_ (
    .I0(_00172_),
    .I1(\oc8051_memory_interface1.ri_r[2] ),
    .I2(_00173_),
    .I3(\oc8051_memory_interface1.sp_w[2] ),
    .O(_00183_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04345_ (
    .I0(_01318_),
    .I1(_01317_),
    .I2(_00948_),
    .I3(_01314_),
    .O(_01313_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04346_ (
    .I0(_01315_),
    .I1(_01316_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01314_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04347_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[138][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[142][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01315_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04348_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[139][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[143][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01316_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04349_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[136][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[140][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01317_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04350_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[137][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[141][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01318_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000001100000101)
  ) _04351_ (
    .I0(_01320_),
    .I1(_01333_),
    .I2(_01005_),
    .I3(_00978_),
    .O(_01319_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _04352_ (
    .I0(_01321_),
    .I1(_01324_),
    .I2(_01327_),
    .I3(_01330_),
    .O(_01320_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _04353_ (
    .I0(_00948_),
    .I1(_01322_),
    .I2(_01323_),
    .I3(_03907_),
    .O(_01321_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04354_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[58][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[62][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01322_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111111111000)
  ) _04355_ (
    .I0(\oc8051_decoder1.src_sel2[2] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[4] ),
    .I2(_00074_),
    .I3(_00076_),
    .O(\oc8051_alu1.oc8051_div1.src2[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04356_ (
    .I0(_00176_),
    .I1(\oc8051_alu_src_sel1.op3_r[2] ),
    .I2(_00177_),
    .I3(\oc8051_memory_interface1.rn_r[2] ),
    .O(_00184_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04357_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[59][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[63][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01323_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04358_ (
    .I0(_01326_),
    .I1(_01325_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_01324_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04359_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[56][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[60][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01325_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04360_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[57][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[61][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01326_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04361_ (
    .I0(_01328_),
    .I1(_01329_),
    .I2(_00952_),
    .I3(_00948_),
    .O(_01327_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04362_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[40][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[41][1] ),
    .I2(_00955_),
    .I3(_03907_),
    .O(_01328_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04363_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[44][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[45][1] ),
    .I2(_00955_),
    .I3(_03907_),
    .O(_01329_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04364_ (
    .I0(_01331_),
    .I1(_01332_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_01330_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04365_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[42][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[46][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01331_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04366_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[43][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[47][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01332_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _04367_ (
    .I0(_00175_),
    .I1(\oc8051_alu_src_sel1.op2_r[3] ),
    .I2(_00186_),
    .I3(_00187_),
    .O(_00185_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _04368_ (
    .I0(_01334_),
    .I1(_01337_),
    .I2(_01340_),
    .I3(_01343_),
    .O(_01333_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04369_ (
    .I0(_01335_),
    .I1(_01336_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01334_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04370_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[25][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[29][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01335_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04371_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[24][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[28][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01336_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04372_ (
    .I0(_01338_),
    .I1(_01339_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_01337_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04373_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[26][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[30][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01338_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04374_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[27][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[31][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01339_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04375_ (
    .I0(_01341_),
    .I1(_01342_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01340_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04376_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[9][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[13][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01341_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04377_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[8][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[12][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01342_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04378_ (
    .I0(_00172_),
    .I1(\oc8051_memory_interface1.ri_r[3] ),
    .I2(_00173_),
    .I3(\oc8051_memory_interface1.sp_w[3] ),
    .O(_00186_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04379_ (
    .I0(_01344_),
    .I1(_01345_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_01343_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04380_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[10][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[14][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01344_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04381_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[11][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[15][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01345_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0011010100000000)
  ) _04382_ (
    .I0(_01347_),
    .I1(_01360_),
    .I2(_00978_),
    .I3(_01005_),
    .O(_01346_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _04383_ (
    .I0(_01348_),
    .I1(_01351_),
    .I2(_01354_),
    .I3(_01357_),
    .O(_01347_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _04384_ (
    .I0(_00948_),
    .I1(_01349_),
    .I2(_01350_),
    .I3(_03907_),
    .O(_01348_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04385_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[50][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[54][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01349_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04386_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[51][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[55][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01350_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04387_ (
    .I0(_01353_),
    .I1(_01352_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_01351_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04388_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[49][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[53][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01352_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04389_ (
    .I0(_00176_),
    .I1(\oc8051_alu_src_sel1.op3_r[3] ),
    .I2(_00177_),
    .I3(\oc8051_memory_interface1.rn_r[3] ),
    .O(_00187_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04390_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[48][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[52][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01353_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04391_ (
    .I0(_01355_),
    .I1(_01356_),
    .I2(_00948_),
    .I3(_00955_),
    .O(_01354_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04392_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[34][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[38][1] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01355_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04393_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[35][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[39][1] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01356_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000011111)
  ) _04394_ (
    .I0(_01359_),
    .I1(_01358_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_01357_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04395_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[32][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[36][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01358_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04396_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[33][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[37][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01359_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _04397_ (
    .I0(_01361_),
    .I1(_01364_),
    .I2(_01367_),
    .I3(_01370_),
    .O(_01360_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04398_ (
    .I0(_01362_),
    .I1(_01363_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01361_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04399_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[16][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[20][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01362_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _04400_ (
    .I0(_00189_),
    .I1(_00193_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00188_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04401_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[17][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[21][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01363_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04402_ (
    .I0(_01365_),
    .I1(_01366_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_01364_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04403_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[18][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[22][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01365_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04404_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[19][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[23][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01366_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04405_ (
    .I0(_01368_),
    .I1(_01369_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01367_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04406_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[0][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[4][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01368_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04407_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[1][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[5][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01369_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04408_ (
    .I0(_01371_),
    .I1(_01372_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_01370_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04409_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[2][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[6][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01371_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04410_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[3][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[7][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01372_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _04411_ (
    .I0(_00192_),
    .I1(_00191_),
    .I2(_00190_),
    .I3(_03907_),
    .O(_00189_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04412_ (
    .I0(_01375_),
    .I1(_01374_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01373_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04413_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[65][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[69][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01374_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04414_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[64][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[68][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01375_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04415_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[67][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[71][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01376_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04416_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[66][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[70][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01377_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04417_ (
    .I0(_01379_),
    .I1(_01380_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01378_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04418_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[73][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[77][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01379_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04419_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[72][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[76][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01380_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04420_ (
    .I0(_01382_),
    .I1(_01383_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01381_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04421_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[74][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[78][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01382_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04422_ (
    .I0(_00172_),
    .I1(\oc8051_memory_interface1.ri_r[5] ),
    .I2(_00173_),
    .I3(\oc8051_memory_interface1.sp_w[5] ),
    .O(_00190_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04423_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[75][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[79][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01383_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04424_ (
    .I0(_01388_),
    .I1(_01389_),
    .I2(_00948_),
    .I3(_01385_),
    .O(_01384_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04425_ (
    .I0(_01387_),
    .I1(_01386_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01385_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04426_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[80][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[84][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01386_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04427_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[81][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[85][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01387_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04428_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[82][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[86][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01388_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04429_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[83][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[87][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01389_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04430_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[89][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[93][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01390_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04431_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[88][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[92][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01391_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04432_ (
    .I0(_01393_),
    .I1(_01394_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01392_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04433_ (
    .I0(_00175_),
    .I1(\oc8051_alu_src_sel1.op2_r[5] ),
    .I2(\oc8051_alu_src_sel1.op3_r[5] ),
    .I3(_00176_),
    .O(_00191_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04434_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[90][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[94][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01393_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04435_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[91][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[95][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01394_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _04436_ (
    .I0(_01396_),
    .I1(_01402_),
    .I2(_01409_),
    .I3(_01415_),
    .O(_01395_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04437_ (
    .I0(_01401_),
    .I1(_01400_),
    .I2(_00948_),
    .I3(_01397_),
    .O(_01396_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04438_ (
    .I0(_01398_),
    .I1(_01399_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01397_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04439_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[122][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[126][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01398_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04440_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[123][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[127][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01399_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04441_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[121][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[125][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01400_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04442_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[120][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[124][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01401_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04443_ (
    .I0(_01403_),
    .I1(_01406_),
    .I2(_01005_),
    .I3(_00942_),
    .O(_01402_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110100000000)
  ) _04444_ (
    .I0(\oc8051_decoder1.ram_wr_sel[0] ),
    .I1(\oc8051_decoder1.ram_wr_sel[1] ),
    .I2(\oc8051_sfr1.wait_data ),
    .I3(\oc8051_decoder1.ram_wr_sel[2] ),
    .O(_00192_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04445_ (
    .I0(_01404_),
    .I1(_01405_),
    .I2(_00955_),
    .I3(_00948_),
    .O(_01403_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04446_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[112][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[116][1] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01404_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04447_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[113][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[117][1] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01405_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04448_ (
    .I0(_01407_),
    .I1(_01408_),
    .I2(_00948_),
    .I3(_00955_),
    .O(_01406_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04449_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[114][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[118][1] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01407_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04450_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[115][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[119][1] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01408_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04451_ (
    .I0(_01413_),
    .I1(_01414_),
    .I2(_00948_),
    .I3(_01410_),
    .O(_01409_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04452_ (
    .I0(_01412_),
    .I1(_01411_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01410_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04453_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[96][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[100][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01411_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04454_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[97][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[101][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01412_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _04455_ (
    .I0(_00194_),
    .I1(_00192_),
    .I2(_00196_),
    .I3(_00195_),
    .O(_00193_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04456_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[98][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[102][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01413_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04457_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[99][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[103][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01414_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001011)
  ) _04458_ (
    .I0(_01416_),
    .I1(_01419_),
    .I2(_00942_),
    .I3(_03907_),
    .O(_01415_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04459_ (
    .I0(_01417_),
    .I1(_01418_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01416_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04460_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[105][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[109][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01417_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04461_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[104][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[108][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01418_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04462_ (
    .I0(_01420_),
    .I1(_01421_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01419_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04463_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[106][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[110][1] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01420_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04464_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[107][1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[111][1] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01421_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000111110000)
  ) _04465_ (
    .I0(_01422_),
    .I1(_01475_),
    .I2(_03202_),
    .I3(\oc8051_ram_top1.rd_addr[7] ),
    .O(_00889_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010001100000000)
  ) _04466_ (
    .I0(\oc8051_sfr1.dat0[4] ),
    .I1(_00075_),
    .I2(_00071_),
    .I3(\oc8051_decoder1.src_sel2[0] ),
    .O(_00074_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _04467_ (
    .I0(_00175_),
    .I1(\oc8051_alu_src_sel1.op2_r[4] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00194_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04468_ (
    .I0(_01423_),
    .I1(_01449_),
    .I2(_01006_),
    .I3(_00942_),
    .O(_01422_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000000010001)
  ) _04469_ (
    .I0(_01443_),
    .I1(_01437_),
    .I2(_01424_),
    .I3(_00978_),
    .O(_01423_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _04470_ (
    .I0(_01434_),
    .I1(_01431_),
    .I2(_01005_),
    .I3(_01425_),
    .O(_01424_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04471_ (
    .I0(_01430_),
    .I1(_01429_),
    .I2(_00948_),
    .I3(_01426_),
    .O(_01425_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04472_ (
    .I0(_01427_),
    .I1(_01428_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01426_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04473_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[218][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[219][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01427_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04474_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[222][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[223][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01428_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04475_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[216][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[217][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01429_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04476_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[220][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[221][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01430_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100101000000000)
  ) _04477_ (
    .I0(_01432_),
    .I1(_01433_),
    .I2(_00955_),
    .I3(_00948_),
    .O(_01431_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04478_ (
    .I0(_00173_),
    .I1(\oc8051_memory_interface1.sp_w[4] ),
    .I2(\oc8051_memory_interface1.rn_r[4] ),
    .I3(_00177_),
    .O(_00195_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04479_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[209][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[213][2] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01432_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04480_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[208][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[212][2] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01433_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110000001010)
  ) _04481_ (
    .I0(_01435_),
    .I1(_01436_),
    .I2(_00948_),
    .I3(_00955_),
    .O(_01434_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04482_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[211][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[215][2] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01435_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04483_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[210][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[214][2] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01436_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04484_ (
    .I0(_01442_),
    .I1(_01441_),
    .I2(_00948_),
    .I3(_01438_),
    .O(_01437_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04485_ (
    .I0(_01439_),
    .I1(_01440_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01438_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04486_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[250][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[254][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01439_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04487_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[251][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[255][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01440_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04488_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[248][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[252][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01441_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04489_ (
    .I0(_00172_),
    .I1(\oc8051_memory_interface1.ri_r[4] ),
    .I2(\oc8051_alu_src_sel1.op3_r[4] ),
    .I3(_00176_),
    .O(_00196_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04490_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[249][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[253][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01442_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04491_ (
    .I0(_01448_),
    .I1(_01447_),
    .I2(_00948_),
    .I3(_01444_),
    .O(_01443_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04492_ (
    .I0(_01445_),
    .I1(_01446_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01444_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04493_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[242][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[246][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01445_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04494_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[243][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[247][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01446_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04495_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[240][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[244][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01447_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04496_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[241][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[245][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01448_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04497_ (
    .I0(_01469_),
    .I1(_00978_),
    .I2(_01463_),
    .I3(_01450_),
    .O(_01449_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04498_ (
    .I0(_01451_),
    .I1(_01457_),
    .I2(_00978_),
    .I3(_03907_),
    .O(_01450_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04499_ (
    .I0(_01456_),
    .I1(_01455_),
    .I2(_00948_),
    .I3(_01452_),
    .O(_01451_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _04500_ (
    .I0(_00198_),
    .I1(_00201_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00197_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04501_ (
    .I0(_01453_),
    .I1(_01454_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01452_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04502_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[154][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[158][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01453_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04503_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[155][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[159][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01454_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04504_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[153][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[157][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01455_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04505_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[152][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[156][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01456_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04506_ (
    .I0(_01461_),
    .I1(_01462_),
    .I2(_00948_),
    .I3(_01458_),
    .O(_01457_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04507_ (
    .I0(_01460_),
    .I1(_01459_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01458_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04508_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[144][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[148][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01459_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04509_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[145][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[149][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01460_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04510_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[146][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[150][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01461_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _04511_ (
    .I0(_00192_),
    .I1(_00200_),
    .I2(_00199_),
    .I3(_03907_),
    .O(_00198_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04512_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[147][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[151][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01462_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04513_ (
    .I0(_01467_),
    .I1(_01468_),
    .I2(_00948_),
    .I3(_01464_),
    .O(_01463_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04514_ (
    .I0(_01466_),
    .I1(_01465_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01464_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04515_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[176][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[180][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01465_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04516_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[177][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[181][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01466_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04517_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[178][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[182][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01467_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04518_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[179][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[183][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01468_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04519_ (
    .I0(_01473_),
    .I1(_01474_),
    .I2(_00948_),
    .I3(_01470_),
    .O(_01469_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _04520_ (
    .I0(_01472_),
    .I1(_01471_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01470_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04521_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[185][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[189][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01471_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04522_ (
    .I0(_00172_),
    .I1(\oc8051_memory_interface1.ri_r[6] ),
    .I2(_00173_),
    .I3(\oc8051_memory_interface1.sp_w[6] ),
    .O(_00199_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04523_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[184][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[188][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01472_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04524_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[186][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[190][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01473_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04525_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[187][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[191][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01474_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04526_ (
    .I0(_01476_),
    .I1(_01502_),
    .I2(_00942_),
    .I3(_01006_),
    .O(_01475_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000000010001)
  ) _04527_ (
    .I0(_01496_),
    .I1(_01490_),
    .I2(_01477_),
    .I3(_00978_),
    .O(_01476_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _04528_ (
    .I0(_01478_),
    .I1(_01484_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_01477_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04529_ (
    .I0(_01483_),
    .I1(_01482_),
    .I2(_00948_),
    .I3(_01479_),
    .O(_01478_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04530_ (
    .I0(_01480_),
    .I1(_01481_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01479_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04531_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[202][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[206][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01480_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04532_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[203][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[207][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01481_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04533_ (
    .I0(_00175_),
    .I1(\oc8051_alu_src_sel1.op2_r[6] ),
    .I2(\oc8051_alu_src_sel1.op3_r[6] ),
    .I3(_00176_),
    .O(_00200_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04534_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[200][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[204][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01482_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04535_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[201][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[205][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01483_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04536_ (
    .I0(_01489_),
    .I1(_01488_),
    .I2(_00948_),
    .I3(_01485_),
    .O(_01484_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04537_ (
    .I0(_01486_),
    .I1(_01487_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01485_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04538_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[194][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[198][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01486_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04539_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[195][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[199][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01487_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04540_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[192][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[196][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01488_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04541_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[193][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[197][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01489_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04542_ (
    .I0(_01495_),
    .I1(_01494_),
    .I2(_00948_),
    .I3(_01491_),
    .O(_01490_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04543_ (
    .I0(_01492_),
    .I1(_01493_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01491_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _04544_ (
    .I0(_00173_),
    .I1(\oc8051_memory_interface1.sp_w[7] ),
    .I2(_00202_),
    .I3(_00203_),
    .O(_00201_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04545_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[234][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[238][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01492_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04546_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[235][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[239][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01493_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04547_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[232][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[236][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01494_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04548_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[233][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[237][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01495_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04549_ (
    .I0(_01501_),
    .I1(_01500_),
    .I2(_00948_),
    .I3(_01497_),
    .O(_01496_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04550_ (
    .I0(_01498_),
    .I1(_01499_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01497_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04551_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[226][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[230][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01498_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04552_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[227][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[231][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01499_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04553_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[224][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[228][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01500_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04554_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[225][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[229][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01501_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04555_ (
    .I0(_00175_),
    .I1(\oc8051_alu_src_sel1.op2_r[7] ),
    .I2(\oc8051_alu_src_sel1.op3_r[7] ),
    .I3(_00176_),
    .O(_00202_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04556_ (
    .I0(_01522_),
    .I1(_00978_),
    .I2(_01516_),
    .I3(_01503_),
    .O(_01502_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04557_ (
    .I0(_01504_),
    .I1(_01510_),
    .I2(_00978_),
    .I3(_03907_),
    .O(_01503_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04558_ (
    .I0(_01509_),
    .I1(_01508_),
    .I2(_00948_),
    .I3(_01505_),
    .O(_01504_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04559_ (
    .I0(_01506_),
    .I1(_01507_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01505_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04560_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[138][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[142][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01506_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04561_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[139][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[143][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01507_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04562_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[137][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[141][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01508_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04563_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[136][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[140][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01509_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04564_ (
    .I0(_01515_),
    .I1(_01514_),
    .I2(_00948_),
    .I3(_01511_),
    .O(_01510_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04565_ (
    .I0(_01512_),
    .I1(_01513_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01511_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _04566_ (
    .I0(_00172_),
    .I1(\oc8051_memory_interface1.ri_r[7] ),
    .I2(_00192_),
    .I3(_03907_),
    .O(_00203_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04567_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[130][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[134][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01512_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04568_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[131][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[135][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01513_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04569_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[128][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[132][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01514_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04570_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[129][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[133][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01515_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04571_ (
    .I0(_01521_),
    .I1(_01520_),
    .I2(_00948_),
    .I3(_01517_),
    .O(_01516_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04572_ (
    .I0(_01518_),
    .I1(_01519_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01517_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04573_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[162][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[166][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01518_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04574_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[163][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[167][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01519_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04575_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[160][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[164][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01520_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04576_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[161][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[165][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01521_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _04577_ (
    .I0(\oc8051_ram_top1.wr_data_r[4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.rd_data[4] ),
    .I2(\oc8051_ram_top1.rd_en_r ),
    .I3(_03907_),
    .O(_00075_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _04578_ (
    .I0(_00205_),
    .I1(_00206_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00204_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04579_ (
    .I0(_01526_),
    .I1(_01527_),
    .I2(_00948_),
    .I3(_01523_),
    .O(_01522_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _04580_ (
    .I0(_01525_),
    .I1(_01524_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01523_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04581_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[169][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[173][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01524_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04582_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[168][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[172][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01525_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04583_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[170][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[174][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01526_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04584_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[171][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[175][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01527_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0011010100000000)
  ) _04585_ (
    .I0(_01529_),
    .I1(_01542_),
    .I2(_01005_),
    .I3(_00978_),
    .O(_01528_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _04586_ (
    .I0(_01539_),
    .I1(_01536_),
    .I2(_01530_),
    .I3(_00942_),
    .O(_01529_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _04587_ (
    .I0(_01535_),
    .I1(_01534_),
    .I2(_01531_),
    .I3(_00948_),
    .O(_01530_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _04588_ (
    .I0(_01532_),
    .I1(_01533_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_01531_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _04589_ (
    .I0(\oc8051_decoder1.ram_wr_sel[2] ),
    .I1(\oc8051_decoder1.ram_wr_sel[1] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00205_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04590_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[74][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[78][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01532_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04591_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[75][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[79][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01533_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04592_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[73][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[77][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01534_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04593_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[72][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[76][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01535_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04594_ (
    .I0(_01537_),
    .I1(_01538_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01536_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04595_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[89][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[93][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01537_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04596_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[88][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[92][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01538_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _04597_ (
    .I0(_00948_),
    .I1(_01540_),
    .I2(_01541_),
    .I3(_03907_),
    .O(_01539_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04598_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[90][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[94][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01540_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04599_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[91][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[95][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01541_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04600_ (
    .I0(\oc8051_sfr1.wait_data ),
    .I1(\oc8051_indi_addr1.wr_bit_r ),
    .I2(\oc8051_decoder1.wr ),
    .I3(_03907_),
    .O(_00206_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _04601_ (
    .I0(_01552_),
    .I1(_01549_),
    .I2(_01543_),
    .I3(_00942_),
    .O(_01542_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _04602_ (
    .I0(_01548_),
    .I1(_01547_),
    .I2(_01544_),
    .I3(_00948_),
    .O(_01543_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _04603_ (
    .I0(_01545_),
    .I1(_01546_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_01544_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04604_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[66][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[70][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01545_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04605_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[67][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[71][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01546_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04606_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[64][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[68][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01547_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04607_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[65][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[69][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01548_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04608_ (
    .I0(_01550_),
    .I1(_01551_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01549_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04609_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[80][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[84][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01550_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04610_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[81][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[85][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01551_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10110000)
  ) _04611_ (
    .I0(_03255_),
    .I1(_00208_),
    .I2(_00122_),
    .I3(_03907_),
    .O(_00207_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _04612_ (
    .I0(_00948_),
    .I1(_01554_),
    .I2(_01555_),
    .I3(_03907_),
    .O(_01552_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04613_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[82][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[86][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01554_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04614_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[83][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[87][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01555_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _04615_ (
    .I0(_01558_),
    .I1(_01564_),
    .I2(_01561_),
    .I3(_01567_),
    .O(_01557_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04616_ (
    .I0(_01559_),
    .I1(_01560_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01558_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04617_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[57][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[61][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01559_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04618_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[56][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[60][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01560_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04619_ (
    .I0(_01562_),
    .I1(_01563_),
    .I2(_00948_),
    .I3(_00955_),
    .O(_01561_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04620_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[50][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[54][2] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01562_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04621_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[51][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[55][2] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01563_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _04622_ (
    .I0(_00107_),
    .I1(_03254_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03255_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04623_ (
    .I0(_01565_),
    .I1(_01566_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01564_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04624_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[58][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[62][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01565_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04625_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[59][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[63][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01566_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04626_ (
    .I0(_01569_),
    .I1(_01568_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01567_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04627_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[48][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[52][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01568_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04628_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[49][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[53][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01569_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _04629_ (
    .I0(_01571_),
    .I1(_01580_),
    .I2(_01574_),
    .I3(_01577_),
    .O(_01570_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04630_ (
    .I0(_01572_),
    .I1(_01573_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01571_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04631_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[41][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[45][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01572_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04632_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[40][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[44][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01573_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _04633_ (
    .I0(_03264_),
    .I1(_03265_),
    .I2(_00209_),
    .I3(_03907_),
    .O(_00208_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04634_ (
    .I0(_01575_),
    .I1(_01576_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01574_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04635_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[32][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[36][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01575_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04636_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[33][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[37][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01576_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04637_ (
    .I0(_01578_),
    .I1(_01579_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01577_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04638_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[34][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[38][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01578_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04639_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[35][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[39][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01579_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04640_ (
    .I0(_01581_),
    .I1(_01582_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01580_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04641_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[42][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[46][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01581_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04642_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[43][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[47][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01582_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04643_ (
    .I0(_01588_),
    .I1(_01587_),
    .I2(_00948_),
    .I3(_01584_),
    .O(_01583_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001011)
  ) _04644_ (
    .I0(_00210_),
    .I1(_03413_),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_03907_),
    .O(_00209_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04645_ (
    .I0(_01585_),
    .I1(_01586_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01584_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04646_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[18][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[22][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01585_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04647_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[19][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[23][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01586_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04648_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[16][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[20][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01587_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04649_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[17][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[21][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01588_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04650_ (
    .I0(_01594_),
    .I1(_01593_),
    .I2(_00948_),
    .I3(_01590_),
    .O(_01589_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04651_ (
    .I0(_01591_),
    .I1(_01592_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01590_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04652_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[26][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[30][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01591_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04653_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[27][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[31][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01592_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04654_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[24][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[28][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01593_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _04655_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[5] ),
    .I1(\oc8051_alu1.oc8051_div1.src1[6] ),
    .I2(\oc8051_alu1.add9 ),
    .I3(\oc8051_alu1.oc8051_div1.src1[4] ),
    .O(_00210_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04656_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[25][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[29][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01594_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04657_ (
    .I0(_01600_),
    .I1(_01599_),
    .I2(_00948_),
    .I3(_01596_),
    .O(_01595_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04658_ (
    .I0(_01597_),
    .I1(_01598_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01596_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04659_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[2][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[6][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01597_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04660_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[3][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[7][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01598_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04661_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[0][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[4][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01599_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04662_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[1][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[5][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01600_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04663_ (
    .I0(_01606_),
    .I1(_01605_),
    .I2(_00948_),
    .I3(_01602_),
    .O(_01601_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04664_ (
    .I0(_01603_),
    .I1(_01604_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01602_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04665_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[10][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[14][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01603_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000010111011)
  ) _04666_ (
    .I0(_00211_),
    .I1(_00212_),
    .I2(\oc8051_memory_interface1.pc[5] ),
    .I3(_00102_),
    .O(\oc8051_alu1.oc8051_div1.src1[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04667_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[11][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[15][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01604_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04668_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[8][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[12][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01605_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04669_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[9][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[13][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01606_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000001100000101)
  ) _04670_ (
    .I0(_01608_),
    .I1(_01621_),
    .I2(_00978_),
    .I3(_01005_),
    .O(_01607_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _04671_ (
    .I0(_01609_),
    .I1(_01612_),
    .I2(_01615_),
    .I3(_01618_),
    .O(_01608_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _04672_ (
    .I0(_00948_),
    .I1(_01610_),
    .I2(_01611_),
    .I3(_03907_),
    .O(_01609_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04673_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[106][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[110][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01610_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04674_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[107][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[111][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01611_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _04675_ (
    .I0(_01614_),
    .I1(_01613_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_01612_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04676_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[105][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[109][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01613_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010001100000000)
  ) _04677_ (
    .I0(\oc8051_sfr1.dat0[5] ),
    .I1(_00080_),
    .I2(_00071_),
    .I3(\oc8051_decoder1.src_sel1[0] ),
    .O(_00211_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04678_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[104][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[108][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01614_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _04679_ (
    .I0(_00948_),
    .I1(_01616_),
    .I2(_01617_),
    .I3(_03907_),
    .O(_01615_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04680_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[122][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[126][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01616_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04681_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[123][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[127][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01617_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04682_ (
    .I0(_01620_),
    .I1(_01619_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_01618_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04683_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[120][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[124][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01619_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04684_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[121][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[125][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01620_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _04685_ (
    .I0(_01622_),
    .I1(_01625_),
    .I2(_01628_),
    .I3(_01631_),
    .O(_01621_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _04686_ (
    .I0(_00948_),
    .I1(_01623_),
    .I2(_01624_),
    .I3(_03907_),
    .O(_01622_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04687_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[98][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[102][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01623_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _04688_ (
    .I0(_00073_),
    .I1(\oc8051_alu_src_sel1.op2_r[4] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00076_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _04689_ (
    .I0(\oc8051_decoder1.src_sel1[2] ),
    .I1(\oc8051_alu_src_sel1.op3_r[5] ),
    .I2(_00213_),
    .I3(_00214_),
    .O(_00212_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04690_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[99][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[103][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01624_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _04691_ (
    .I0(_01627_),
    .I1(_01626_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_01625_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04692_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[96][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[100][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01626_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04693_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[97][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[101][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01627_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _04694_ (
    .I0(_00948_),
    .I1(_01629_),
    .I2(_01630_),
    .I3(_03907_),
    .O(_01628_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04695_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[114][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[118][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01629_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04696_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[115][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[119][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01630_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04697_ (
    .I0(_01633_),
    .I1(_01632_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_01631_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04698_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[113][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[117][2] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01632_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04699_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[112][2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[116][2] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01633_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04700_ (
    .I0(\oc8051_decoder1.src_sel1[3] ),
    .I1(\oc8051_alu_src_sel1.op2_r[5] ),
    .I2(\oc8051_decoder1.src_sel1[6] ),
    .I3(\oc8051_alu_src_sel1.op1_r[5] ),
    .O(_00213_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000000010001)
  ) _04701_ (
    .I0(_01797_),
    .I1(_01743_),
    .I2(_01634_),
    .I3(\oc8051_ram_top1.rd_addr[7] ),
    .O(_00890_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _04702_ (
    .I0(_01716_),
    .I1(_01689_),
    .I2(_01006_),
    .I3(_01635_),
    .O(_01634_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110000001010)
  ) _04703_ (
    .I0(_01636_),
    .I1(_01663_),
    .I2(_01006_),
    .I3(_00978_),
    .O(_01635_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000111110000)
  ) _04704_ (
    .I0(_01637_),
    .I1(_01644_),
    .I2(_01650_),
    .I3(_00942_),
    .O(_01636_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04705_ (
    .I0(_01638_),
    .I1(_01641_),
    .I2(_01005_),
    .I3(_03907_),
    .O(_01637_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04706_ (
    .I0(_01639_),
    .I1(_01640_),
    .I2(_00948_),
    .I3(_00955_),
    .O(_01638_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04707_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[178][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[182][3] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01639_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04708_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[179][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[183][3] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01640_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04709_ (
    .I0(_01642_),
    .I1(_01643_),
    .I2(_00955_),
    .I3(_00948_),
    .O(_01641_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04710_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[176][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[180][3] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01642_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04711_ (
    .I0(\oc8051_decoder1.src_sel1[1] ),
    .I1(\oc8051_memory_interface1.pc[13] ),
    .I2(\oc8051_sfr1.oc8051_acc1.data_out[5] ),
    .I3(\oc8051_decoder1.src_sel1[5] ),
    .O(_00214_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04712_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[177][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[181][3] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01643_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04713_ (
    .I0(_01648_),
    .I1(_01649_),
    .I2(_00948_),
    .I3(_01645_),
    .O(_01644_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _04714_ (
    .I0(_01647_),
    .I1(_01646_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01645_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04715_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[185][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[189][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01646_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04716_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[184][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[188][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01647_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04717_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[186][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[190][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01648_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04718_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[187][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[191][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01649_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _04719_ (
    .I0(_01651_),
    .I1(_01654_),
    .I2(_01657_),
    .I3(_01660_),
    .O(_01650_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04720_ (
    .I0(_01652_),
    .I1(_01653_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01651_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04721_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[160][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[164][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01652_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111100011111111)
  ) _04722_ (
    .I0(_00102_),
    .I1(\oc8051_memory_interface1.pc[6] ),
    .I2(_00215_),
    .I3(_00217_),
    .O(\oc8051_alu1.oc8051_div1.src1[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04723_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[161][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[165][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01653_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04724_ (
    .I0(_01655_),
    .I1(_01656_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01654_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04725_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[162][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[166][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01655_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04726_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[163][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[167][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01656_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04727_ (
    .I0(_01658_),
    .I1(_01659_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01657_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04728_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[169][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[173][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01658_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04729_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[168][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[172][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01659_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04730_ (
    .I0(_01661_),
    .I1(_01662_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01660_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04731_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[170][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[174][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01661_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04732_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[171][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[175][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01662_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010001100000000)
  ) _04733_ (
    .I0(\oc8051_sfr1.dat0[6] ),
    .I1(_00072_),
    .I2(_00071_),
    .I3(\oc8051_decoder1.src_sel1[0] ),
    .O(_00215_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000111110000)
  ) _04734_ (
    .I0(_01664_),
    .I1(_01670_),
    .I2(_01676_),
    .I3(_00942_),
    .O(_01663_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04735_ (
    .I0(_01669_),
    .I1(_01668_),
    .I2(_00948_),
    .I3(_01665_),
    .O(_01664_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04736_ (
    .I0(_01666_),
    .I1(_01667_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01665_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04737_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[154][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[158][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01666_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04738_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[155][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[159][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01667_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04739_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[153][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[157][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01668_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04740_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[152][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[156][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01669_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04741_ (
    .I0(_01675_),
    .I1(_01674_),
    .I2(_00948_),
    .I3(_01671_),
    .O(_01670_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04742_ (
    .I0(_01672_),
    .I1(_01673_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01671_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04743_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[146][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[150][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01672_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _04744_ (
    .I0(\oc8051_decoder1.src_sel1[6] ),
    .I1(\oc8051_alu_src_sel1.op1_r[6] ),
    .I2(_00218_),
    .I3(_00219_),
    .O(_00217_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04745_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[147][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[151][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01673_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04746_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[144][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[148][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01674_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04747_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[145][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[149][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01675_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _04748_ (
    .I0(_01677_),
    .I1(_01680_),
    .I2(_01683_),
    .I3(_01686_),
    .O(_01676_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04749_ (
    .I0(_01678_),
    .I1(_01679_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01677_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04750_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[137][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[141][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01678_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04751_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[136][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[140][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01679_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04752_ (
    .I0(_01681_),
    .I1(_01682_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01680_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04753_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[138][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[142][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01681_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04754_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[139][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[143][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01682_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04755_ (
    .I0(\oc8051_decoder1.src_sel1[1] ),
    .I1(\oc8051_memory_interface1.pc[14] ),
    .I2(\oc8051_decoder1.src_sel1[2] ),
    .I3(\oc8051_alu_src_sel1.op3_r[6] ),
    .O(_00218_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04756_ (
    .I0(_01684_),
    .I1(_01685_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01683_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04757_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[128][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[132][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01684_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04758_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[129][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[133][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01685_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04759_ (
    .I0(_01687_),
    .I1(_01688_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01686_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04760_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[130][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[134][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01687_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04761_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[131][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[135][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01688_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0011010100000000)
  ) _04762_ (
    .I0(_01690_),
    .I1(_01703_),
    .I2(_01005_),
    .I3(_00978_),
    .O(_01689_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _04763_ (
    .I0(_01700_),
    .I1(_01697_),
    .I2(_01691_),
    .I3(_00942_),
    .O(_01690_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111111101110)
  ) _04764_ (
    .I0(_01696_),
    .I1(_01695_),
    .I2(_01692_),
    .I3(_00948_),
    .O(_01691_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _04765_ (
    .I0(_01693_),
    .I1(_01694_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_01692_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04766_ (
    .I0(\oc8051_decoder1.src_sel1[3] ),
    .I1(\oc8051_alu_src_sel1.op2_r[6] ),
    .I2(\oc8051_sfr1.oc8051_acc1.data_out[6] ),
    .I3(\oc8051_decoder1.src_sel1[5] ),
    .O(_00219_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04767_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[201][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[205][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01693_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04768_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[200][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[204][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01694_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04769_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[202][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[206][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01695_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04770_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[203][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[207][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01696_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04771_ (
    .I0(_01698_),
    .I1(_01699_),
    .I2(_00955_),
    .I3(_00948_),
    .O(_01697_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _04772_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[216][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[220][3] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01698_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _04773_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[217][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[221][3] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01699_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _04774_ (
    .I0(_00948_),
    .I1(_01701_),
    .I2(_01702_),
    .I3(_03907_),
    .O(_01700_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04775_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[218][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[222][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01701_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04776_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[219][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[223][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01702_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111100011111111)
  ) _04777_ (
    .I0(_00102_),
    .I1(\oc8051_memory_interface1.pc[4] ),
    .I2(_00220_),
    .I3(_00221_),
    .O(\oc8051_alu1.oc8051_div1.src1[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _04778_ (
    .I0(_01713_),
    .I1(_01710_),
    .I2(_01704_),
    .I3(_00942_),
    .O(_01703_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111111101110)
  ) _04779_ (
    .I0(_01709_),
    .I1(_01708_),
    .I2(_01705_),
    .I3(_00948_),
    .O(_01704_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _04780_ (
    .I0(_01706_),
    .I1(_01707_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_01705_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04781_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[192][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[196][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01706_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04782_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[193][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[197][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01707_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04783_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[194][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[198][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01708_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04784_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[195][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[199][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01709_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04785_ (
    .I0(_01711_),
    .I1(_01712_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01710_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04786_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[208][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[212][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01711_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04787_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[209][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[213][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01712_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010001100000000)
  ) _04788_ (
    .I0(\oc8051_sfr1.dat0[4] ),
    .I1(_00075_),
    .I2(_00071_),
    .I3(\oc8051_decoder1.src_sel1[0] ),
    .O(_00220_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _04789_ (
    .I0(_00948_),
    .I1(_01714_),
    .I2(_01715_),
    .I3(_03907_),
    .O(_01713_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04790_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[210][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[214][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01714_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04791_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[211][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[215][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01715_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000001100000101)
  ) _04792_ (
    .I0(_01717_),
    .I1(_01730_),
    .I2(_00978_),
    .I3(_01005_),
    .O(_01716_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04793_ (
    .I0(_01727_),
    .I1(_00942_),
    .I2(_01724_),
    .I3(_01718_),
    .O(_01717_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04794_ (
    .I0(_01722_),
    .I1(_01723_),
    .I2(_00948_),
    .I3(_01719_),
    .O(_01718_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04795_ (
    .I0(_01721_),
    .I1(_01720_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_01719_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04796_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[248][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[252][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01720_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04797_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[249][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[253][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01721_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04798_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[250][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[254][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01722_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10100011)
  ) _04799_ (
    .I0(_03711_),
    .I1(\oc8051_alu1.oc8051_div1.src2[3] ),
    .I2(\oc8051_alu1.oc8051_div1.cycle[0] ),
    .I3(_03907_),
    .O(_00077_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _04800_ (
    .I0(\oc8051_decoder1.src_sel1[1] ),
    .I1(\oc8051_memory_interface1.pc[12] ),
    .I2(_00222_),
    .I3(_00223_),
    .O(_00221_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04801_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[251][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[255][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01723_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _04802_ (
    .I0(_00948_),
    .I1(_01725_),
    .I2(_01726_),
    .I3(_03907_),
    .O(_01724_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04803_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[234][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[238][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01725_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04804_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[235][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[239][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01726_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04805_ (
    .I0(_01728_),
    .I1(_01729_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01727_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04806_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[232][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[233][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01728_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04807_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[236][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[237][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01729_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04808_ (
    .I0(_01740_),
    .I1(_00942_),
    .I2(_01737_),
    .I3(_01731_),
    .O(_01730_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04809_ (
    .I0(_01735_),
    .I1(_01736_),
    .I2(_00948_),
    .I3(_01732_),
    .O(_01731_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04810_ (
    .I0(_01734_),
    .I1(_01733_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_01732_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04811_ (
    .I0(\oc8051_decoder1.src_sel1[2] ),
    .I1(\oc8051_alu_src_sel1.op3_r[4] ),
    .I2(\oc8051_decoder1.src_sel1[6] ),
    .I3(\oc8051_alu_src_sel1.op1_r[4] ),
    .O(_00222_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04812_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[241][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[245][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01733_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04813_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[240][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[244][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01734_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04814_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[242][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[246][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01735_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04815_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[243][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[247][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01736_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _04816_ (
    .I0(_00948_),
    .I1(_01738_),
    .I2(_01739_),
    .I3(_03907_),
    .O(_01737_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04817_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[226][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[230][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01738_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04818_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[227][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[231][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01739_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04819_ (
    .I0(_01741_),
    .I1(_01742_),
    .I2(_00955_),
    .I3(_00948_),
    .O(_01740_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04820_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[224][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[228][3] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01741_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04821_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[225][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[229][3] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01742_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _04822_ (
    .I0(\oc8051_decoder1.src_sel1[3] ),
    .I1(\oc8051_alu_src_sel1.op2_r[4] ),
    .I2(\oc8051_sfr1.oc8051_acc1.data_out[4] ),
    .I3(\oc8051_decoder1.src_sel1[5] ),
    .O(_00223_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100101000000000)
  ) _04823_ (
    .I0(_01744_),
    .I1(_01771_),
    .I2(_00978_),
    .I3(_01006_),
    .O(_01743_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04824_ (
    .I0(_01745_),
    .I1(_01758_),
    .I2(_00942_),
    .I3(_03907_),
    .O(_01744_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _04825_ (
    .I0(_01755_),
    .I1(_01752_),
    .I2(_01746_),
    .I3(_01005_),
    .O(_01745_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111011110000)
  ) _04826_ (
    .I0(_01751_),
    .I1(_01750_),
    .I2(_01747_),
    .I3(_00948_),
    .O(_01746_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1110)
  ) _04827_ (
    .I0(_01748_),
    .I1(_01749_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_01747_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04828_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[122][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[126][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01748_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04829_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[123][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[127][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01749_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04830_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[121][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[125][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01750_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04831_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[120][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[124][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01751_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04832_ (
    .I0(_01753_),
    .I1(_01754_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01752_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _04833_ (
    .I0(\oc8051_alu1.add9 ),
    .I1(_00165_),
    .I2(_00151_),
    .I3(_03907_),
    .O(_00224_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04834_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[112][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[116][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01753_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04835_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[113][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[117][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01754_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04836_ (
    .I0(_01756_),
    .I1(_01757_),
    .I2(_00948_),
    .I3(_00955_),
    .O(_01755_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04837_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[114][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[118][3] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01756_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04838_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[115][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[119][3] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01757_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _04839_ (
    .I0(_01759_),
    .I1(_01768_),
    .I2(_01762_),
    .I3(_01765_),
    .O(_01758_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04840_ (
    .I0(_01760_),
    .I1(_01761_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01759_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04841_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[105][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[109][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01760_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04842_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[104][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[108][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01761_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04843_ (
    .I0(_01763_),
    .I1(_01764_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01762_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000001111111)
  ) _04844_ (
    .I0(_00158_),
    .I1(_00126_),
    .I2(\oc8051_alu1.oc8051_div1.src1[0] ),
    .I3(_00226_),
    .O(_00225_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04845_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[96][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[100][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01763_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04846_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[97][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[101][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01764_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04847_ (
    .I0(_01766_),
    .I1(_01767_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01765_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04848_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[98][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[102][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01766_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04849_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[99][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[103][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01767_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04850_ (
    .I0(_01769_),
    .I1(_01770_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01768_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04851_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[106][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[110][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01769_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04852_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[107][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[111][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01770_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000011101110)
  ) _04853_ (
    .I0(_01791_),
    .I1(_01785_),
    .I2(_01772_),
    .I3(_00942_),
    .O(_01771_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _04854_ (
    .I0(_01773_),
    .I1(_01776_),
    .I2(_01779_),
    .I3(_01782_),
    .O(_01772_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011110100)
  ) _04855_ (
    .I0(\oc8051_decoder1.alu_op[0] ),
    .I1(_00164_),
    .I2(_00227_),
    .I3(_00129_),
    .O(_00226_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04856_ (
    .I0(_01774_),
    .I1(_01775_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01773_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04857_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[80][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[84][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01774_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04858_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[81][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[85][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01775_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04859_ (
    .I0(_01777_),
    .I1(_01778_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01776_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04860_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[82][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[86][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01777_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04861_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[83][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[87][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01778_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04862_ (
    .I0(_01780_),
    .I1(_01781_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01779_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04863_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[89][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[93][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01780_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04864_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[88][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[92][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01781_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04865_ (
    .I0(_01783_),
    .I1(_01784_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01782_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111010000000000)
  ) _04866_ (
    .I0(_00126_),
    .I1(_00158_),
    .I2(_00143_),
    .I3(_00136_),
    .O(_00227_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04867_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[90][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[94][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01783_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04868_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[91][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[95][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01784_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04869_ (
    .I0(_01790_),
    .I1(_01789_),
    .I2(_00948_),
    .I3(_01786_),
    .O(_01785_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04870_ (
    .I0(_01787_),
    .I1(_01788_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01786_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04871_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[66][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[70][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01787_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04872_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[67][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[71][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01788_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04873_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[64][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[68][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01789_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04874_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[65][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[69][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01790_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04875_ (
    .I0(_01796_),
    .I1(_01795_),
    .I2(_00948_),
    .I3(_01792_),
    .O(_01791_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04876_ (
    .I0(_01793_),
    .I1(_01794_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01792_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11101000)
  ) _04877_ (
    .I0(\oc8051_alu1.add9 ),
    .I1(\oc8051_alu1.adda ),
    .I2(\oc8051_alu1.addb ),
    .I3(_03907_),
    .O(\oc8051_alu1.addc[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04878_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[74][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[78][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01793_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04879_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[75][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[79][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01794_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04880_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[72][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[76][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01795_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04881_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[73][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[77][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01796_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04882_ (
    .I0(_01798_),
    .I1(_01824_),
    .I2(_01006_),
    .I3(_00978_),
    .O(_01797_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04883_ (
    .I0(_01818_),
    .I1(_00942_),
    .I2(_01812_),
    .I3(_01799_),
    .O(_01798_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101100000000)
  ) _04884_ (
    .I0(_01806_),
    .I1(_01809_),
    .I2(_01800_),
    .I3(_00942_),
    .O(_01799_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04885_ (
    .I0(_01805_),
    .I1(_01804_),
    .I2(_00948_),
    .I3(_01801_),
    .O(_01800_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04886_ (
    .I0(_01802_),
    .I1(_01803_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01801_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04887_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[26][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[27][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01802_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000100000000)
  ) _04888_ (
    .I0(\oc8051_alu1.add9 ),
    .I1(\oc8051_alu1.sub8[3] ),
    .I2(\oc8051_alu1.adda ),
    .I3(_00157_),
    .O(_00228_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04889_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[30][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[31][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01803_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04890_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[24][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[25][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01804_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04891_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[28][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[29][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01805_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100101000000000)
  ) _04892_ (
    .I0(_01807_),
    .I1(_01808_),
    .I2(_00955_),
    .I3(_00948_),
    .O(_01806_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04893_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[17][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[21][3] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01807_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04894_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[16][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[20][3] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01808_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04895_ (
    .I0(_01810_),
    .I1(_01811_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01809_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04896_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[19][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[23][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01810_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04897_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[18][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[22][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01811_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04898_ (
    .I0(_01817_),
    .I1(_01816_),
    .I2(_00948_),
    .I3(_01813_),
    .O(_01812_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101110000000000)
  ) _04899_ (
    .I0(_00231_),
    .I1(_00143_),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_00129_),
    .O(_00230_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04900_ (
    .I0(_01814_),
    .I1(_01815_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01813_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04901_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[2][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[6][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01814_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04902_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[3][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[7][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01815_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04903_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[0][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[4][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01816_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04904_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[1][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[5][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01817_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04905_ (
    .I0(_01823_),
    .I1(_01822_),
    .I2(_00948_),
    .I3(_01819_),
    .O(_01818_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04906_ (
    .I0(_01820_),
    .I1(_01821_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01819_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04907_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[10][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[14][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01820_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04908_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[11][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[15][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01821_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04909_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[8][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[12][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01822_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _04910_ (
    .I0(_00073_),
    .I1(\oc8051_alu_src_sel1.op2_r[5] ),
    .I2(_00078_),
    .I3(_03907_),
    .O(_03711_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000001101)
  ) _04911_ (
    .I0(_00164_),
    .I1(\oc8051_decoder1.alu_op[0] ),
    .I2(_00150_),
    .I3(_00142_),
    .O(_00231_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04912_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[9][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[13][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01823_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _04913_ (
    .I0(_01825_),
    .I1(_01838_),
    .I2(_00942_),
    .I3(_03907_),
    .O(_01824_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _04914_ (
    .I0(_01826_),
    .I1(_01835_),
    .I2(_01829_),
    .I3(_01832_),
    .O(_01825_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04915_ (
    .I0(_01827_),
    .I1(_01828_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01826_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04916_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[57][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[61][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01827_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04917_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[56][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[60][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01828_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04918_ (
    .I0(_01830_),
    .I1(_01831_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01829_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04919_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[48][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[52][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01830_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04920_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[49][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[53][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01831_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04921_ (
    .I0(_01833_),
    .I1(_01834_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01832_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _04922_ (
    .I0(_00234_),
    .I1(_00182_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00233_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04923_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[50][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[54][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01833_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04924_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[51][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[55][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01834_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04925_ (
    .I0(_01836_),
    .I1(_01837_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01835_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04926_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[58][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[62][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01836_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04927_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[59][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[63][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01837_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _04928_ (
    .I0(_01839_),
    .I1(_01848_),
    .I2(_01842_),
    .I3(_01845_),
    .O(_01838_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04929_ (
    .I0(_01840_),
    .I1(_01841_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01839_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04930_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[41][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[45][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01840_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04931_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[40][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[44][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01841_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04932_ (
    .I0(_01843_),
    .I1(_01844_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01842_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _04933_ (
    .I0(_00170_),
    .I1(_00178_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00234_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04934_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[32][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[36][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01843_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04935_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[33][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[37][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01844_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04936_ (
    .I0(_01846_),
    .I1(_01847_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01845_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04937_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[34][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[38][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01846_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04938_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[35][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[39][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01847_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04939_ (
    .I0(_01849_),
    .I1(_01850_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01848_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04940_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[42][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[46][3] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01849_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04941_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[43][3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[47][3] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01850_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04942_ (
    .I0(_01852_),
    .I1(_01878_),
    .I2(_00978_),
    .I3(_01006_),
    .O(_01851_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000011101110)
  ) _04943_ (
    .I0(_01872_),
    .I1(_01866_),
    .I2(_01853_),
    .I3(_00942_),
    .O(_01852_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _04944_ (
    .I0(_00178_),
    .I1(_00182_),
    .I2(_00170_),
    .I3(_03907_),
    .O(_00235_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _04945_ (
    .I0(_01863_),
    .I1(_01860_),
    .I2(_01854_),
    .I3(_01005_),
    .O(_01853_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _04946_ (
    .I0(_01859_),
    .I1(_01858_),
    .I2(_01855_),
    .I3(_00948_),
    .O(_01854_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _04947_ (
    .I0(_01856_),
    .I1(_01857_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_01855_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04948_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[90][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[94][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01856_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04949_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[91][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[95][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01857_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04950_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[89][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[93][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01858_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04951_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[88][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[92][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01859_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _04952_ (
    .I0(_00948_),
    .I1(_01861_),
    .I2(_01862_),
    .I3(_03907_),
    .O(_01860_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04953_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[82][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[86][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01861_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04954_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[83][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[87][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01862_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _04955_ (
    .I0(_00169_),
    .I1(_00182_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00236_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04956_ (
    .I0(_01864_),
    .I1(_01865_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01863_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04957_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[80][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[84][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01864_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04958_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[81][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[85][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01865_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04959_ (
    .I0(_01871_),
    .I1(_01870_),
    .I2(_00948_),
    .I3(_01867_),
    .O(_01866_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04960_ (
    .I0(_01868_),
    .I1(_01869_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01867_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04961_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[66][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[70][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01868_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04962_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[67][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[71][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01869_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04963_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[64][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[68][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01870_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04964_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[65][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[69][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01871_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04965_ (
    .I0(_01877_),
    .I1(_01876_),
    .I2(_00948_),
    .I3(_01873_),
    .O(_01872_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _04966_ (
    .I0(_00238_),
    .I1(_00188_),
    .I2(_00239_),
    .I3(_03907_),
    .O(_00237_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04967_ (
    .I0(_01874_),
    .I1(_01875_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01873_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04968_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[74][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[78][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01874_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04969_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[75][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[79][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01875_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04970_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[72][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[76][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01876_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04971_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[73][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[77][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01877_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000011101110)
  ) _04972_ (
    .I0(_01898_),
    .I1(_01892_),
    .I2(_01879_),
    .I3(_00942_),
    .O(_01878_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _04973_ (
    .I0(_01880_),
    .I1(_01883_),
    .I2(_01886_),
    .I3(_01889_),
    .O(_01879_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04974_ (
    .I0(_01881_),
    .I1(_01882_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01880_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04975_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[112][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[116][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01881_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04976_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[113][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[117][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01882_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _04977_ (
    .I0(_00197_),
    .I1(_00185_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00238_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04978_ (
    .I0(_01884_),
    .I1(_01885_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01883_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04979_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[114][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[118][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01884_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04980_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[115][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[119][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01885_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04981_ (
    .I0(_01887_),
    .I1(_01888_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01886_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04982_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[121][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[125][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01887_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04983_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[120][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[124][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01888_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04984_ (
    .I0(_01890_),
    .I1(_01891_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01889_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _04985_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[122][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[126][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01890_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _04986_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[123][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[127][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01891_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04987_ (
    .I0(_01897_),
    .I1(_01896_),
    .I2(_00948_),
    .I3(_01893_),
    .O(_01892_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _04988_ (
    .I0(_00240_),
    .I1(\oc8051_indi_addr1.wr_bit_r ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00239_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _04989_ (
    .I0(_01894_),
    .I1(_01895_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01893_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04990_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[98][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[102][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01894_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04991_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[99][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[103][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01895_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04992_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[96][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[100][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01896_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04993_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[97][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[101][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01897_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _04994_ (
    .I0(_01903_),
    .I1(_01902_),
    .I2(_00948_),
    .I3(_01899_),
    .O(_01898_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _04995_ (
    .I0(_01900_),
    .I1(_01901_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01899_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04996_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[106][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[110][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01900_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _04997_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[107][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[111][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01901_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _04998_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[104][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[108][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01902_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _04999_ (
    .I0(_00205_),
    .I1(\oc8051_sfr1.wait_data ),
    .I2(\oc8051_decoder1.wr ),
    .I3(_03907_),
    .O(_00240_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05000_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[105][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[109][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01903_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05001_ (
    .I0(_01905_),
    .I1(_01931_),
    .I2(_01006_),
    .I3(_00978_),
    .O(_01904_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05002_ (
    .I0(_01925_),
    .I1(_00942_),
    .I2(_01919_),
    .I3(_01906_),
    .O(_01905_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101100000000)
  ) _05003_ (
    .I0(_01913_),
    .I1(_01916_),
    .I2(_01907_),
    .I3(_00942_),
    .O(_01906_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05004_ (
    .I0(_01912_),
    .I1(_01911_),
    .I2(_00948_),
    .I3(_01908_),
    .O(_01907_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05005_ (
    .I0(_01909_),
    .I1(_01910_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05006_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[26][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[27][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01909_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05007_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[30][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[31][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01910_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05008_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[24][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[25][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01911_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05009_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[28][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[29][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01912_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _05010_ (
    .I0(_00182_),
    .I1(_00242_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00241_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100101000000000)
  ) _05011_ (
    .I0(_01914_),
    .I1(_01915_),
    .I2(_00955_),
    .I3(_00948_),
    .O(_01913_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05012_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[17][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[21][4] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01914_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05013_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[16][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[20][4] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_01915_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05014_ (
    .I0(_01917_),
    .I1(_01918_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01916_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05015_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[19][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[23][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01917_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05016_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[18][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[22][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01918_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05017_ (
    .I0(_01924_),
    .I1(_01923_),
    .I2(_00948_),
    .I3(_01920_),
    .O(_01919_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05018_ (
    .I0(_01921_),
    .I1(_01922_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01920_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05019_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[2][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[6][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01921_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05020_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[3][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[7][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01922_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05021_ (
    .I0(\oc8051_alu1.oc8051_div1.sub1[0] ),
    .I1(\oc8051_alu1.oc8051_div1.rem2[0] ),
    .I2(\oc8051_alu1.oc8051_div1.div1 ),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_div1.rem1[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _05022_ (
    .I0(\oc8051_decoder1.src_sel2[2] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[5] ),
    .I2(_00079_),
    .I3(_03907_),
    .O(_00078_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _05023_ (
    .I0(_00170_),
    .I1(_00178_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00242_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05024_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[0][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[4][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01923_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05025_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[1][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[5][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01924_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05026_ (
    .I0(_01930_),
    .I1(_01929_),
    .I2(_00948_),
    .I3(_01926_),
    .O(_01925_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05027_ (
    .I0(_01927_),
    .I1(_01928_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01926_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05028_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[10][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[14][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01927_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05029_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[11][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[15][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01928_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05030_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[8][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[12][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01929_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05031_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[9][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[13][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01930_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05032_ (
    .I0(_01932_),
    .I1(_01945_),
    .I2(_00942_),
    .I3(_03907_),
    .O(_01931_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _05033_ (
    .I0(_01933_),
    .I1(_01942_),
    .I2(_01936_),
    .I3(_01939_),
    .O(_01932_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _05034_ (
    .I0(_00155_),
    .I1(_03683_),
    .I2(_03733_),
    .I3(\oc8051_alu1.oc8051_mul1.mul_result[0] ),
    .O(_00244_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05035_ (
    .I0(_01934_),
    .I1(_01935_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01933_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05036_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[57][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[61][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01934_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05037_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[56][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[60][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01935_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05038_ (
    .I0(_01937_),
    .I1(_01938_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01936_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05039_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[48][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[52][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01937_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05040_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[49][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[53][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01938_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05041_ (
    .I0(_01940_),
    .I1(_01941_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01939_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05042_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[50][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[54][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01940_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05043_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[51][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[55][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01941_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05044_ (
    .I0(_01943_),
    .I1(_01944_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01942_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05045_ (
    .I0(\oc8051_alu1.dec[8] ),
    .I1(\oc8051_alu1.inc[8] ),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_00137_),
    .O(_00245_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05046_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[58][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[62][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01943_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05047_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[59][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[63][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01944_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _05048_ (
    .I0(_01946_),
    .I1(_01955_),
    .I2(_01949_),
    .I3(_01952_),
    .O(_01945_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05049_ (
    .I0(_01947_),
    .I1(_01948_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01946_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05050_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[41][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[45][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01947_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05051_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[40][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[44][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01948_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05052_ (
    .I0(_01950_),
    .I1(_01951_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01949_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05053_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[32][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[36][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01950_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05054_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[33][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[37][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01951_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05055_ (
    .I0(_01953_),
    .I1(_01954_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01952_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05056_ (
    .I0(\oc8051_sfr1.wait_data ),
    .I1(\oc8051_decoder1.wr_sfr[0] ),
    .I2(\oc8051_decoder1.wr_sfr[1] ),
    .I3(_03907_),
    .O(_00246_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05057_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[34][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[38][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01953_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05058_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[35][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[39][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01954_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05059_ (
    .I0(_01956_),
    .I1(_01957_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01955_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05060_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[42][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[46][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01956_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05061_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[43][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[47][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01957_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05062_ (
    .I0(_01962_),
    .I1(_01963_),
    .I2(_00948_),
    .I3(_01959_),
    .O(_01958_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05063_ (
    .I0(_01961_),
    .I1(_01960_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01959_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05064_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[193][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[197][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01960_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05065_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[192][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[196][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01961_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05066_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[195][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[199][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01962_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _05067_ (
    .I0(_00247_),
    .I1(\oc8051_sfr1.oc8051_acc1.data2_in[1] ),
    .I2(_00246_),
    .I3(_03907_),
    .O(\oc8051_sfr1.oc8051_acc1.acc[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05068_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[194][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[198][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01963_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05069_ (
    .I0(_01969_),
    .I1(_01968_),
    .I2(_00948_),
    .I3(_01965_),
    .O(_01964_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05070_ (
    .I0(_01966_),
    .I1(_01967_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01965_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05071_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[202][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[206][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01966_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05072_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[203][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[207][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01967_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05073_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[201][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[205][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01968_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05074_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[200][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[204][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01969_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05075_ (
    .I0(_01971_),
    .I1(_01972_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01970_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05076_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[208][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[212][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01971_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05077_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[209][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[213][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01972_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _05078_ (
    .I0(\oc8051_memory_interface1.alu[1] ),
    .I1(_00258_),
    .I2(_00166_),
    .I3(_03907_),
    .O(_00247_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05079_ (
    .I0(_01974_),
    .I1(_01975_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01973_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05080_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[210][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[214][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01974_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05081_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[211][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[215][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01975_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05082_ (
    .I0(_01977_),
    .I1(_01978_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_01976_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05083_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[217][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[221][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01977_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05084_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[216][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[220][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01978_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05085_ (
    .I0(_01980_),
    .I1(_01981_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01979_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05086_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[218][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[222][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01980_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05087_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[219][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[223][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01981_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05088_ (
    .I0(_01983_),
    .I1(_00978_),
    .I2(_01996_),
    .I3(_01006_),
    .O(_01982_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _05089_ (
    .I0(\oc8051_alu1.oc8051_div1.rem1[1] ),
    .I1(\oc8051_alu1.oc8051_div1.sub0[1] ),
    .I2(\oc8051_alu1.oc8051_div1.div0 ),
    .I3(_03907_),
    .O(\oc8051_alu1.divsrc1[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _05090_ (
    .I0(_01984_),
    .I1(_01990_),
    .I2(_00942_),
    .I3(_03907_),
    .O(_01983_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05091_ (
    .I0(_01988_),
    .I1(_01989_),
    .I2(_00948_),
    .I3(_01985_),
    .O(_01984_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05092_ (
    .I0(_01987_),
    .I1(_01986_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01985_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05093_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[224][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[228][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01986_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05094_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[225][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[229][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01987_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05095_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[226][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[230][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01988_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05096_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[227][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[231][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01989_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05097_ (
    .I0(_01995_),
    .I1(_01994_),
    .I2(_00948_),
    .I3(_01991_),
    .O(_01990_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05098_ (
    .I0(_01992_),
    .I1(_01993_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01991_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05099_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[234][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[238][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01992_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10110100)
  ) _05100_ (
    .I0(_03415_),
    .I1(\oc8051_alu1.oc8051_div1.div1 ),
    .I2(\oc8051_alu1.oc8051_div1.rem2[1] ),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_div1.rem1[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05101_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[235][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[239][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01993_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05102_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[233][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[237][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_01994_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05103_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[232][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[236][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01995_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101100000000)
  ) _05104_ (
    .I0(_02003_),
    .I1(_02007_),
    .I2(_01997_),
    .I3(_00942_),
    .O(_01996_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05105_ (
    .I0(_02001_),
    .I1(_02002_),
    .I2(_00948_),
    .I3(_01998_),
    .O(_01997_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05106_ (
    .I0(_02000_),
    .I1(_01999_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_01998_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05107_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[240][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[244][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_01999_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05108_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[241][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[245][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02000_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05109_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[242][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[246][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02001_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05110_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[243][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[247][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02002_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01111111)
  ) _05111_ (
    .I0(\oc8051_alu1.oc8051_div1.src2[0] ),
    .I1(\oc8051_alu1.oc8051_div1.cycle[0] ),
    .I2(\oc8051_alu1.oc8051_div1.cycle[1] ),
    .I3(_03907_),
    .O(_03415_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05112_ (
    .I0(_02004_),
    .I1(_02005_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02003_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05113_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[249][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[253][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02004_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05114_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[248][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[252][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02005_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05115_ (
    .I0(_02008_),
    .I1(_02010_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02007_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05116_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[250][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[254][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02008_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05117_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[251][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[255][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02010_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05118_ (
    .I0(_02012_),
    .I1(_02040_),
    .I2(_01006_),
    .I3(_01005_),
    .O(_02011_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _05119_ (
    .I0(_02034_),
    .I1(_02028_),
    .I2(_02014_),
    .I3(_00978_),
    .O(_02012_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _05120_ (
    .I0(_02015_),
    .I1(_02019_),
    .I2(_02022_),
    .I3(_02025_),
    .O(_02014_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05121_ (
    .I0(_02017_),
    .I1(_02018_),
    .I2(_00948_),
    .I3(_00955_),
    .O(_02015_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100110011001010)
  ) _05122_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[1] ),
    .I1(\oc8051_alu1.oc8051_div1.tmp_rem[1] ),
    .I2(\oc8051_alu1.oc8051_div1.cycle[0] ),
    .I3(\oc8051_alu1.oc8051_div1.cycle[1] ),
    .O(\oc8051_alu1.oc8051_div1.rem2[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05123_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[162][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[166][4] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_02017_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05124_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[163][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[167][4] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_02018_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000011111)
  ) _05125_ (
    .I0(_02021_),
    .I1(_02020_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02019_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05126_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[160][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[164][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02020_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05127_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[161][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[165][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02021_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _05128_ (
    .I0(_00948_),
    .I1(_02023_),
    .I2(_02024_),
    .I3(_03907_),
    .O(_02022_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05129_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[178][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[182][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02023_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05130_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[179][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[183][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02024_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05131_ (
    .I0(_02027_),
    .I1(_02026_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02025_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05132_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[177][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[181][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02026_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010001100000000)
  ) _05133_ (
    .I0(\oc8051_sfr1.dat0[5] ),
    .I1(_00080_),
    .I2(_00071_),
    .I3(\oc8051_decoder1.src_sel2[0] ),
    .O(_00079_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000001111101)
  ) _05134_ (
    .I0(_00122_),
    .I1(_00107_),
    .I2(\oc8051_alu1.oc8051_div1.src1[1] ),
    .I3(_00249_),
    .O(_00248_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05135_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[176][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[180][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02027_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05136_ (
    .I0(_02033_),
    .I1(_02032_),
    .I2(_00948_),
    .I3(_02029_),
    .O(_02028_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05137_ (
    .I0(_02030_),
    .I1(_02031_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02029_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05138_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[130][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[134][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02030_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05139_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[131][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[135][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02031_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05140_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[128][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[132][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02032_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05141_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[129][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[133][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02033_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05142_ (
    .I0(_02038_),
    .I1(_02039_),
    .I2(_00948_),
    .I3(_02035_),
    .O(_02034_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05143_ (
    .I0(_02037_),
    .I1(_02036_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02035_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05144_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[144][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[148][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02036_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100010001)
  ) _05145_ (
    .I0(_00251_),
    .I1(_00253_),
    .I2(_00250_),
    .I3(_00137_),
    .O(_00249_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05146_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[145][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[149][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02037_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05147_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[146][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[150][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02038_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05148_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[147][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[151][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02039_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111111101110)
  ) _05149_ (
    .I0(_02041_),
    .I1(_02048_),
    .I2(_02054_),
    .I3(_00978_),
    .O(_02040_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _05150_ (
    .I0(_02042_),
    .I1(_02045_),
    .I2(_00942_),
    .I3(_03907_),
    .O(_02041_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05151_ (
    .I0(_02043_),
    .I1(_02044_),
    .I2(_00952_),
    .I3(_00948_),
    .O(_02042_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05152_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[168][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[169][4] ),
    .I2(_00955_),
    .I3(_03907_),
    .O(_02043_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05153_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[172][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[173][4] ),
    .I2(_00955_),
    .I3(_03907_),
    .O(_02044_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05154_ (
    .I0(_02046_),
    .I1(_02047_),
    .I2(_00948_),
    .I3(_00952_),
    .O(_02045_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05155_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[170][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[171][4] ),
    .I2(_00955_),
    .I3(_03907_),
    .O(_02046_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1001)
  ) _05156_ (
    .I0(\oc8051_alu1.srcCy ),
    .I1(\oc8051_alu1.oc8051_div1.src1[0] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00250_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05157_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[174][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[175][4] ),
    .I2(_00955_),
    .I3(_03907_),
    .O(_02047_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05158_ (
    .I0(_02052_),
    .I1(_02053_),
    .I2(_00948_),
    .I3(_02049_),
    .O(_02048_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05159_ (
    .I0(_02051_),
    .I1(_02050_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02049_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05160_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[184][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[188][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02050_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05161_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[185][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[189][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02051_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05162_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[186][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[190][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02052_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05163_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[187][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[191][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02053_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _05164_ (
    .I0(_02055_),
    .I1(_02058_),
    .I2(_02061_),
    .I3(_02064_),
    .O(_02054_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05165_ (
    .I0(_02056_),
    .I1(_02057_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02055_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05166_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[137][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[141][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02056_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _05167_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[1] ),
    .I1(_00252_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00251_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05168_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[136][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[140][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02057_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05169_ (
    .I0(_02059_),
    .I1(_02060_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02058_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05170_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[138][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[142][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02059_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05171_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[139][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[143][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02060_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05172_ (
    .I0(_02062_),
    .I1(_02063_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02061_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05173_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[153][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[157][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02062_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05174_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[152][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[156][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02063_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05175_ (
    .I0(_02065_),
    .I1(_02066_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02064_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05176_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[154][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[158][4] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02065_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05177_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[155][4] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[159][4] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02066_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011110001)
  ) _05178_ (
    .I0(_00146_),
    .I1(_00143_),
    .I2(_03424_),
    .I3(_00148_),
    .O(_00252_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05179_ (
    .I0(_02068_),
    .I1(_02095_),
    .I2(_01005_),
    .I3(_01006_),
    .O(_02067_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05180_ (
    .I0(_02069_),
    .I1(_02082_),
    .I2(_00978_),
    .I3(_03907_),
    .O(_02068_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _05181_ (
    .I0(_02079_),
    .I1(_02076_),
    .I2(_02070_),
    .I3(_00942_),
    .O(_02069_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _05182_ (
    .I0(_02075_),
    .I1(_02074_),
    .I2(_02071_),
    .I3(_00948_),
    .O(_02070_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _05183_ (
    .I0(_02072_),
    .I1(_02073_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02071_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05184_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[66][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[70][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02072_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05185_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[67][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[71][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02073_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05186_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[64][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[68][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02074_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05187_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[65][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[69][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02075_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05188_ (
    .I0(_02077_),
    .I1(_02078_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02076_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05189_ (
    .I0(_00254_),
    .I1(_00150_),
    .I2(\oc8051_alu1.oc8051_div1.src1[1] ),
    .I3(_03907_),
    .O(_00253_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05190_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[80][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[84][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02077_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05191_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[81][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[85][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02078_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _05192_ (
    .I0(_00948_),
    .I1(_02080_),
    .I2(_02081_),
    .I3(_03907_),
    .O(_02079_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05193_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[82][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[86][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02080_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05194_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[83][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[87][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02081_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _05195_ (
    .I0(_02083_),
    .I1(_02086_),
    .I2(_02089_),
    .I3(_02092_),
    .O(_02082_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _05196_ (
    .I0(_00948_),
    .I1(_02084_),
    .I2(_02085_),
    .I3(_03907_),
    .O(_02083_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05197_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[98][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[102][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02084_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05198_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[99][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[103][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02085_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _05199_ (
    .I0(_02088_),
    .I1(_02087_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02086_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000011101110)
  ) _05200_ (
    .I0(_00146_),
    .I1(_00142_),
    .I2(_03114_),
    .I3(_03424_),
    .O(_00254_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05201_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[96][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[100][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02087_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05202_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[97][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[101][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02088_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _05203_ (
    .I0(_00948_),
    .I1(_02090_),
    .I2(_02091_),
    .I3(_03907_),
    .O(_02089_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05204_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[114][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[118][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02090_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05205_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[115][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[119][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02091_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05206_ (
    .I0(_02094_),
    .I1(_02093_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02092_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05207_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[113][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[117][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02093_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05208_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[112][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[116][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02094_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05209_ (
    .I0(_02096_),
    .I1(_02109_),
    .I2(_00978_),
    .I3(_03907_),
    .O(_02095_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _05210_ (
    .I0(_02106_),
    .I1(_02103_),
    .I2(_02097_),
    .I3(_00942_),
    .O(_02096_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _05211_ (
    .I0(_00157_),
    .I1(\oc8051_alu1.sub4[1] ),
    .I2(_00256_),
    .I3(_03907_),
    .O(_00255_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _05212_ (
    .I0(_02102_),
    .I1(_02101_),
    .I2(_02098_),
    .I3(_00948_),
    .O(_02097_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _05213_ (
    .I0(_02099_),
    .I1(_02100_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02098_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05214_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[74][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[78][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02099_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05215_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[75][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[79][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02100_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05216_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[73][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[77][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02101_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05217_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[72][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[76][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02102_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05218_ (
    .I0(_02104_),
    .I1(_02105_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02103_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05219_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[89][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[93][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02104_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05220_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[88][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[92][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02105_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _05221_ (
    .I0(_00948_),
    .I1(_02107_),
    .I2(_02108_),
    .I3(_03907_),
    .O(_02106_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _05222_ (
    .I0(_00155_),
    .I1(\oc8051_alu1.add4[1] ),
    .I2(\oc8051_alu1.oc8051_mul1.mul_result[9] ),
    .I3(_03733_),
    .O(_00256_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05223_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[90][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[94][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02107_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05224_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[91][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[95][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02108_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _05225_ (
    .I0(_02110_),
    .I1(_02113_),
    .I2(_02116_),
    .I3(_02119_),
    .O(_02109_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _05226_ (
    .I0(_00948_),
    .I1(_02111_),
    .I2(_02112_),
    .I3(_03907_),
    .O(_02110_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05227_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[106][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[110][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02111_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05228_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[107][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[111][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02112_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _05229_ (
    .I0(_02115_),
    .I1(_02114_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02113_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05230_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[105][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[109][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02114_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05231_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[104][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[108][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02115_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _05232_ (
    .I0(_00948_),
    .I1(_02117_),
    .I2(_02118_),
    .I3(_03907_),
    .O(_02116_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _05233_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[0] ),
    .I1(_00164_),
    .I2(\oc8051_alu1.oc8051_div1.src1[2] ),
    .I3(_00158_),
    .O(_00257_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05234_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[122][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[126][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02117_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05235_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[123][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[127][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02118_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05236_ (
    .I0(_02121_),
    .I1(_02120_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02119_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05237_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[120][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[124][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02120_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05238_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[121][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[125][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02121_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011110100)
  ) _05239_ (
    .I0(_02150_),
    .I1(_02164_),
    .I2(_02123_),
    .I3(_01006_),
    .O(_02122_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05240_ (
    .I0(_02124_),
    .I1(_02137_),
    .I2(_01005_),
    .I3(_00978_),
    .O(_02123_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _05241_ (
    .I0(_02134_),
    .I1(_02131_),
    .I2(_02125_),
    .I3(_00942_),
    .O(_02124_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05242_ (
    .I0(_02129_),
    .I1(_02130_),
    .I2(_00948_),
    .I3(_02126_),
    .O(_02125_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05243_ (
    .I0(_02127_),
    .I1(_02128_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02126_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _05244_ (
    .I0(\oc8051_ram_top1.wr_data_r[5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.rd_data[5] ),
    .I2(\oc8051_ram_top1.rd_en_r ),
    .I3(_03907_),
    .O(_00080_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110011001100)
  ) _05245_ (
    .I0(_03133_),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[1] ),
    .I2(_00237_),
    .I3(_00233_),
    .O(_00258_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05246_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[9][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[13][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02127_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05247_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[8][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[12][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02128_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05248_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[10][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[14][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02129_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05249_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[11][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[15][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02130_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05250_ (
    .I0(_02132_),
    .I1(_02133_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02131_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05251_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[25][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[29][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02132_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05252_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[24][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[28][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02133_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _05253_ (
    .I0(_00948_),
    .I1(_02135_),
    .I2(_02136_),
    .I3(_03907_),
    .O(_02134_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05254_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[26][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[30][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02135_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05255_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[27][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[31][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02136_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111110111011)
  ) _05256_ (
    .I0(_00264_),
    .I1(_00259_),
    .I2(_03424_),
    .I3(_00151_),
    .O(\oc8051_sfr1.oc8051_acc1.data2_in[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _05257_ (
    .I0(_02138_),
    .I1(_02141_),
    .I2(_02144_),
    .I3(_02147_),
    .O(_02137_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05258_ (
    .I0(_02139_),
    .I1(_02140_),
    .I2(_00948_),
    .I3(_00952_),
    .O(_02138_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05259_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[42][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[43][5] ),
    .I2(_00955_),
    .I3(_03907_),
    .O(_02139_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05260_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[46][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[47][5] ),
    .I2(_00955_),
    .I3(_03907_),
    .O(_02140_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000011111)
  ) _05261_ (
    .I0(_02143_),
    .I1(_02142_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02141_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05262_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[40][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[41][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02142_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05263_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[44][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[45][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02143_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _05264_ (
    .I0(_00948_),
    .I1(_02145_),
    .I2(_02146_),
    .I3(_03907_),
    .O(_02144_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05265_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[58][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[62][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02145_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05266_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[59][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[63][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02146_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _05267_ (
    .I0(\oc8051_alu1.oc8051_div1.div1 ),
    .I1(_03732_),
    .I2(_00260_),
    .I3(_00261_),
    .O(_00259_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05268_ (
    .I0(_02149_),
    .I1(_02148_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02147_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05269_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[56][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[60][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02148_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05270_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[57][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[61][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02149_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05271_ (
    .I0(_02151_),
    .I1(_02157_),
    .I2(_00978_),
    .I3(_00942_),
    .O(_02150_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000111110000)
  ) _05272_ (
    .I0(_02156_),
    .I1(_02155_),
    .I2(_02152_),
    .I3(_00955_),
    .O(_02151_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _05273_ (
    .I0(_02153_),
    .I1(_02154_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02152_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05274_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[53][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[55][5] ),
    .I2(_00952_),
    .I3(_00948_),
    .O(_02153_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05275_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[49][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[51][5] ),
    .I2(_00948_),
    .I3(_00952_),
    .O(_02154_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05276_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[52][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[54][5] ),
    .I2(_00952_),
    .I3(_00948_),
    .O(_02155_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05277_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[48][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[50][5] ),
    .I2(_00948_),
    .I3(_00952_),
    .O(_02156_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05278_ (
    .I0(\oc8051_alu1.dec[9] ),
    .I1(\oc8051_alu1.inc[9] ),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_00137_),
    .O(_00260_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _05279_ (
    .I0(_02158_),
    .I1(_02161_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02157_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05280_ (
    .I0(_02159_),
    .I1(_02160_),
    .I2(_00948_),
    .I3(_00955_),
    .O(_02158_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05281_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[34][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[38][5] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_02159_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05282_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[35][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[39][5] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_02160_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05283_ (
    .I0(_02162_),
    .I1(_02163_),
    .I2(_00955_),
    .I3(_00948_),
    .O(_02161_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05284_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[32][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[36][5] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_02162_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05285_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[33][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[37][5] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_02163_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10110000)
  ) _05286_ (
    .I0(_02165_),
    .I1(_00978_),
    .I2(_01005_),
    .I3(_03907_),
    .O(_02164_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _05287_ (
    .I0(_02175_),
    .I1(_02172_),
    .I2(_02166_),
    .I3(_00942_),
    .O(_02165_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05288_ (
    .I0(_02170_),
    .I1(_02171_),
    .I2(_00948_),
    .I3(_02167_),
    .O(_02166_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _05289_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[1] ),
    .I1(_00146_),
    .I2(_00262_),
    .I3(_03907_),
    .O(_00261_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05290_ (
    .I0(_02168_),
    .I1(_02169_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02167_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05291_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[0][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[4][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02168_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05292_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[1][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[5][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02169_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05293_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[2][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[6][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02170_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05294_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[3][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[7][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02171_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05295_ (
    .I0(_02173_),
    .I1(_02174_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02172_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05296_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[16][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[20][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02173_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05297_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[17][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[21][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02174_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _05298_ (
    .I0(_00948_),
    .I1(_02176_),
    .I2(_02177_),
    .I3(_03907_),
    .O(_02175_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05299_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[18][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[22][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02176_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _05300_ (
    .I0(_00263_),
    .I1(\oc8051_decoder1.alu_op[0] ),
    .I2(_00155_),
    .I3(_03684_),
    .O(_00262_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05301_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[19][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[23][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02177_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05302_ (
    .I0(_02182_),
    .I1(_02183_),
    .I2(_00948_),
    .I3(_02179_),
    .O(_02178_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05303_ (
    .I0(_02181_),
    .I1(_02180_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02179_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05304_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[193][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[197][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02180_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05305_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[192][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[196][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02181_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05306_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[195][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[199][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02182_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05307_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[194][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[198][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02183_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05308_ (
    .I0(_02189_),
    .I1(_02188_),
    .I2(_00948_),
    .I3(_02185_),
    .O(_02184_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05309_ (
    .I0(_02186_),
    .I1(_02187_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02185_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05310_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[202][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[206][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02186_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _05311_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[5] ),
    .I1(_00164_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00263_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05312_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[203][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[207][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02187_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05313_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[201][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[205][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02188_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05314_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[200][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[204][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02189_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05315_ (
    .I0(_02191_),
    .I1(_02192_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02190_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05316_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[208][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[212][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02191_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05317_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[209][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[213][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02192_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05318_ (
    .I0(_02194_),
    .I1(_02195_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02193_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05319_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[210][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[214][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02194_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05320_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[211][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[215][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02195_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05321_ (
    .I0(_02197_),
    .I1(_02198_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02196_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _05322_ (
    .I0(\oc8051_alu1.oc8051_mul1.mul_result[1] ),
    .I1(_03733_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00264_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05323_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[217][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[221][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02197_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05324_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[216][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[220][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02198_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05325_ (
    .I0(_02200_),
    .I1(_02201_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02199_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05326_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[218][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[222][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02200_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05327_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[219][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[223][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02201_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05328_ (
    .I0(_02203_),
    .I1(_00978_),
    .I2(_02216_),
    .I3(_01006_),
    .O(_02202_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _05329_ (
    .I0(_02204_),
    .I1(_02210_),
    .I2(_00942_),
    .I3(_03907_),
    .O(_02203_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05330_ (
    .I0(_02208_),
    .I1(_02209_),
    .I2(_00948_),
    .I3(_02205_),
    .O(_02204_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05331_ (
    .I0(_02207_),
    .I1(_02206_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02205_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05332_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[224][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[228][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02206_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111100010001000)
  ) _05333_ (
    .I0(_00265_),
    .I1(\oc8051_alu1.oc8051_div1.src1[0] ),
    .I2(_00269_),
    .I3(\oc8051_alu1.oc8051_div1.src1[1] ),
    .O(\oc8051_alu1.oc8051_mul1.mul_result[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05334_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[225][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[229][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02207_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05335_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[226][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[230][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02208_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05336_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[227][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[231][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02209_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05337_ (
    .I0(_02215_),
    .I1(_02214_),
    .I2(_00948_),
    .I3(_02211_),
    .O(_02210_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05338_ (
    .I0(_02212_),
    .I1(_02213_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02211_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05339_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[234][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[238][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02212_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05340_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[235][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[239][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02213_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05341_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[233][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[237][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02214_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05342_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[232][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[236][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02215_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101100000000)
  ) _05343_ (
    .I0(_02224_),
    .I1(_02227_),
    .I2(_02217_),
    .I3(_00942_),
    .O(_02216_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001011)
  ) _05344_ (
    .I0(\oc8051_alu1.adda ),
    .I1(_00268_),
    .I2(_00266_),
    .I3(_03907_),
    .O(_00265_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05345_ (
    .I0(_02222_),
    .I1(_02223_),
    .I2(_00948_),
    .I3(_02219_),
    .O(_02217_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05346_ (
    .I0(_02221_),
    .I1(_02220_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02219_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05347_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[240][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[244][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02220_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05348_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[241][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[245][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02221_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05349_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[242][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[246][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02222_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05350_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[243][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[247][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02223_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05351_ (
    .I0(_02225_),
    .I1(_02226_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02224_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05352_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[249][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[253][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02225_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05353_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[248][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[252][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02226_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05354_ (
    .I0(_02228_),
    .I1(_02229_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02227_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111111111000)
  ) _05355_ (
    .I0(\oc8051_decoder1.src_sel2[2] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[3] ),
    .I2(_00081_),
    .I3(_00083_),
    .O(\oc8051_alu1.oc8051_div1.src2[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011110000000000)
  ) _05356_ (
    .I0(_03424_),
    .I1(\oc8051_alu1.oc8051_mul1.cycle[1] ),
    .I2(\oc8051_alu1.oc8051_mul1.cycle[0] ),
    .I3(_00267_),
    .O(_00266_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05357_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[250][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[254][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02228_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05358_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[251][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[255][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02229_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05359_ (
    .I0(_02231_),
    .I1(_02257_),
    .I2(_01006_),
    .I3(_01005_),
    .O(_02230_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _05360_ (
    .I0(_02251_),
    .I1(_02245_),
    .I2(_02232_),
    .I3(_00978_),
    .O(_02231_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _05361_ (
    .I0(_02233_),
    .I1(_02236_),
    .I2(_02239_),
    .I3(_02242_),
    .O(_02232_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05362_ (
    .I0(_02234_),
    .I1(_02235_),
    .I2(_00948_),
    .I3(_00955_),
    .O(_02233_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05363_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[162][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[166][5] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_02234_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05364_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[163][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[167][5] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_02235_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000011111)
  ) _05365_ (
    .I0(_02238_),
    .I1(_02237_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02236_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05366_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[160][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[164][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02237_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111101000111111)
  ) _05367_ (
    .I0(_03711_),
    .I1(\oc8051_alu1.oc8051_div1.src2[3] ),
    .I2(\oc8051_alu1.oc8051_mul1.cycle[1] ),
    .I3(\oc8051_alu1.oc8051_mul1.cycle[0] ),
    .O(_00267_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05368_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[161][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[165][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02238_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _05369_ (
    .I0(_00948_),
    .I1(_02240_),
    .I2(_02241_),
    .I3(_03907_),
    .O(_02239_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05370_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[178][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[182][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02240_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05371_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[179][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[183][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02241_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05372_ (
    .I0(_02244_),
    .I1(_02243_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02242_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05373_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[177][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[181][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02243_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05374_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[176][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[180][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02244_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05375_ (
    .I0(_02250_),
    .I1(_02249_),
    .I2(_00948_),
    .I3(_02246_),
    .O(_02245_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05376_ (
    .I0(_02247_),
    .I1(_02248_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02246_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05377_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[130][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[134][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02247_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _05378_ (
    .I0(\oc8051_alu1.oc8051_mul1.cycle[1] ),
    .I1(\oc8051_alu1.oc8051_mul1.cycle[0] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00268_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05379_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[131][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[135][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02248_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05380_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[128][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[132][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02249_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05381_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[129][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[133][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02250_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05382_ (
    .I0(_02255_),
    .I1(_02256_),
    .I2(_00948_),
    .I3(_02252_),
    .O(_02251_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05383_ (
    .I0(_02254_),
    .I1(_02253_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02252_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05384_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[144][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[148][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02253_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05385_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[145][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[149][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02254_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05386_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[146][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[150][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02255_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05387_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[147][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[151][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02256_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111111101110)
  ) _05388_ (
    .I0(_02258_),
    .I1(_02265_),
    .I2(_02271_),
    .I3(_00978_),
    .O(_02257_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001011)
  ) _05389_ (
    .I0(\oc8051_alu1.oc8051_div1.src2[6] ),
    .I1(_00268_),
    .I2(_00271_),
    .I3(_03907_),
    .O(_00269_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _05390_ (
    .I0(_02259_),
    .I1(_02262_),
    .I2(_00942_),
    .I3(_03907_),
    .O(_02258_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05391_ (
    .I0(_02260_),
    .I1(_02261_),
    .I2(_00952_),
    .I3(_00948_),
    .O(_02259_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05392_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[168][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[169][5] ),
    .I2(_00955_),
    .I3(_03907_),
    .O(_02260_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05393_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[172][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[173][5] ),
    .I2(_00955_),
    .I3(_03907_),
    .O(_02261_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05394_ (
    .I0(_02263_),
    .I1(_02264_),
    .I2(_00948_),
    .I3(_00952_),
    .O(_02262_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05395_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[170][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[171][5] ),
    .I2(_00955_),
    .I3(_03907_),
    .O(_02263_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05396_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[174][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[175][5] ),
    .I2(_00955_),
    .I3(_03907_),
    .O(_02264_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05397_ (
    .I0(_02269_),
    .I1(_02270_),
    .I2(_00948_),
    .I3(_02266_),
    .O(_02265_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05398_ (
    .I0(_02268_),
    .I1(_02267_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02266_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05399_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[184][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[188][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02267_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111110000000000)
  ) _05400_ (
    .I0(\oc8051_alu1.oc8051_div1.src2[0] ),
    .I1(\oc8051_alu1.oc8051_mul1.cycle[1] ),
    .I2(\oc8051_alu1.oc8051_mul1.cycle[0] ),
    .I3(_00272_),
    .O(_00271_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05401_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[185][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[189][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02268_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05402_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[186][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[190][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02269_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05403_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[187][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[191][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02270_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _05404_ (
    .I0(_02272_),
    .I1(_02275_),
    .I2(_02278_),
    .I3(_02281_),
    .O(_02271_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05405_ (
    .I0(_02273_),
    .I1(_02274_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02272_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05406_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[137][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[141][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02273_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05407_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[136][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[140][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02274_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05408_ (
    .I0(_02276_),
    .I1(_02277_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02275_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05409_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[138][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[142][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02276_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05410_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[139][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[143][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02277_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111010100111111)
  ) _05411_ (
    .I0(\oc8051_alu1.oc8051_div1.src2[2] ),
    .I1(\oc8051_alu1.oc8051_div1.src2[4] ),
    .I2(\oc8051_alu1.oc8051_mul1.cycle[0] ),
    .I3(\oc8051_alu1.oc8051_mul1.cycle[1] ),
    .O(_00272_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05412_ (
    .I0(_02279_),
    .I1(_02280_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02278_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05413_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[153][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[157][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02279_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05414_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[152][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[156][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02280_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05415_ (
    .I0(_02282_),
    .I1(_02283_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02281_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05416_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[154][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[158][5] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02282_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05417_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[155][5] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[159][5] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02283_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000000010001)
  ) _05418_ (
    .I0(_02445_),
    .I1(_02392_),
    .I2(_02284_),
    .I3(\oc8051_ram_top1.rd_addr[7] ),
    .O(_00902_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _05419_ (
    .I0(_02365_),
    .I1(_02338_),
    .I2(_01006_),
    .I3(_02285_),
    .O(_02284_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110000001010)
  ) _05420_ (
    .I0(_02286_),
    .I1(_02312_),
    .I2(_01006_),
    .I3(_00978_),
    .O(_02285_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000111110000)
  ) _05421_ (
    .I0(_02287_),
    .I1(_02293_),
    .I2(_02299_),
    .I3(_00942_),
    .O(_02286_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _05422_ (
    .I0(\oc8051_alu1.oc8051_div1.rem1[2] ),
    .I1(\oc8051_alu1.oc8051_div1.sub0[2] ),
    .I2(\oc8051_alu1.oc8051_div1.div0 ),
    .I3(_03907_),
    .O(\oc8051_alu1.divsrc1[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05423_ (
    .I0(_02291_),
    .I1(_02292_),
    .I2(_00948_),
    .I3(_02288_),
    .O(_02287_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05424_ (
    .I0(_02290_),
    .I1(_02289_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02288_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05425_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[176][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[180][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02289_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05426_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[177][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[181][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02290_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05427_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[178][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[182][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02291_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05428_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[179][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[183][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02292_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05429_ (
    .I0(_02297_),
    .I1(_02298_),
    .I2(_00948_),
    .I3(_02294_),
    .O(_02293_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _05430_ (
    .I0(_02296_),
    .I1(_02295_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02294_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05431_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[185][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[189][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02295_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05432_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[184][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[188][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02296_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05433_ (
    .I0(\oc8051_alu1.oc8051_div1.sub1[2] ),
    .I1(\oc8051_alu1.oc8051_div1.rem2[2] ),
    .I2(\oc8051_alu1.oc8051_div1.div1 ),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_div1.rem1[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05434_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[186][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[190][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02297_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05435_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[187][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[191][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02298_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _05436_ (
    .I0(_02300_),
    .I1(_02303_),
    .I2(_02306_),
    .I3(_02309_),
    .O(_02299_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05437_ (
    .I0(_02301_),
    .I1(_02302_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02300_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05438_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[160][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[164][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02301_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05439_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[161][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[165][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02302_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05440_ (
    .I0(_02304_),
    .I1(_02305_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02303_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05441_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[162][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[166][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02304_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05442_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[163][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[167][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02305_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05443_ (
    .I0(_02307_),
    .I1(_02308_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02306_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100110011001010)
  ) _05444_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[2] ),
    .I1(\oc8051_alu1.oc8051_div1.tmp_rem[2] ),
    .I2(\oc8051_alu1.oc8051_div1.cycle[0] ),
    .I3(\oc8051_alu1.oc8051_div1.cycle[1] ),
    .O(\oc8051_alu1.oc8051_div1.rem2[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05445_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[169][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[173][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02307_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05446_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[168][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[172][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02308_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05447_ (
    .I0(_02310_),
    .I1(_02311_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02309_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05448_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[170][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[174][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02310_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05449_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[171][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[175][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02311_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000111110000)
  ) _05450_ (
    .I0(_02313_),
    .I1(_02319_),
    .I2(_02325_),
    .I3(_00942_),
    .O(_02312_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05451_ (
    .I0(_02318_),
    .I1(_02317_),
    .I2(_00948_),
    .I3(_02314_),
    .O(_02313_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05452_ (
    .I0(_02315_),
    .I1(_02316_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02314_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05453_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[154][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[158][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02315_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05454_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[155][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[159][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02316_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110000100000000)
  ) _05455_ (
    .I0(_00107_),
    .I1(\oc8051_alu1.oc8051_div1.src1[1] ),
    .I2(\oc8051_alu1.oc8051_div1.src1[2] ),
    .I3(_00122_),
    .O(_00274_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05456_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[153][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[157][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02317_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05457_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[152][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[156][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02318_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05458_ (
    .I0(_02323_),
    .I1(_02324_),
    .I2(_00948_),
    .I3(_02320_),
    .O(_02319_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05459_ (
    .I0(_02322_),
    .I1(_02321_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02320_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05460_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[144][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[148][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02321_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05461_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[145][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[149][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02322_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05462_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[146][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[150][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02323_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05463_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[147][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[151][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02324_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _05464_ (
    .I0(_02326_),
    .I1(_02329_),
    .I2(_02332_),
    .I3(_02335_),
    .O(_02325_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05465_ (
    .I0(_02327_),
    .I1(_02328_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02326_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010001100000000)
  ) _05466_ (
    .I0(\oc8051_sfr1.dat0[3] ),
    .I1(_00082_),
    .I2(_00071_),
    .I3(\oc8051_decoder1.src_sel2[0] ),
    .O(_00081_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _05467_ (
    .I0(_03733_),
    .I1(\oc8051_alu1.oc8051_mul1.mul_result[10] ),
    .I2(_00157_),
    .I3(\oc8051_alu1.sub4[2] ),
    .O(_00275_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05468_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[137][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[141][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02327_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05469_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[136][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[140][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02328_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05470_ (
    .I0(_02330_),
    .I1(_02331_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02329_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05471_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[138][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[142][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02330_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05472_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[139][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[143][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02331_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05473_ (
    .I0(_02333_),
    .I1(_02334_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02332_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05474_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[128][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[132][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02333_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05475_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[129][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[133][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02334_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05476_ (
    .I0(_02336_),
    .I1(_02337_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02335_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05477_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[130][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[134][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02336_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _05478_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[3] ),
    .I1(_00158_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00276_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05479_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[131][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[135][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02337_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05480_ (
    .I0(_02339_),
    .I1(_02352_),
    .I2(_00978_),
    .I3(_00942_),
    .O(_02338_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05481_ (
    .I0(_02340_),
    .I1(_02346_),
    .I2(_01005_),
    .I3(_03907_),
    .O(_02339_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111011110000)
  ) _05482_ (
    .I0(_02345_),
    .I1(_02344_),
    .I2(_02341_),
    .I3(_00948_),
    .O(_02340_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1110)
  ) _05483_ (
    .I0(_02342_),
    .I1(_02343_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02341_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05484_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[242][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[246][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02342_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05485_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[243][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[247][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02343_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05486_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[240][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[244][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02344_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05487_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[241][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[245][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02345_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111011110000)
  ) _05488_ (
    .I0(_02351_),
    .I1(_02350_),
    .I2(_02347_),
    .I3(_00948_),
    .O(_02346_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _05489_ (
    .I0(_00278_),
    .I1(_00279_),
    .I2(_00281_),
    .I3(_03907_),
    .O(_00277_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1110)
  ) _05490_ (
    .I0(_02348_),
    .I1(_02349_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02347_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05491_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[250][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[254][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02348_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05492_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[251][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[255][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02349_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05493_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[249][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[253][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02350_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05494_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[248][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[252][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02351_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05495_ (
    .I0(_02353_),
    .I1(_02359_),
    .I2(_01005_),
    .I3(_03907_),
    .O(_02352_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111011110000)
  ) _05496_ (
    .I0(_02358_),
    .I1(_02357_),
    .I2(_02354_),
    .I3(_00948_),
    .O(_02353_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1110)
  ) _05497_ (
    .I0(_02355_),
    .I1(_02356_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02354_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05498_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[226][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[230][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02355_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05499_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[227][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[231][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02356_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05500_ (
    .I0(\oc8051_alu1.dec[2] ),
    .I1(\oc8051_alu1.inc[2] ),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_00137_),
    .O(_00278_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05501_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[224][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[228][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02357_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05502_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[225][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[229][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02358_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111011110000)
  ) _05503_ (
    .I0(_02364_),
    .I1(_02363_),
    .I2(_02360_),
    .I3(_00948_),
    .O(_02359_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1110)
  ) _05504_ (
    .I0(_02361_),
    .I1(_02362_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02360_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05505_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[234][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[238][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02361_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05506_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[235][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[239][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02362_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05507_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[233][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[237][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02363_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05508_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[232][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[236][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02364_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _05509_ (
    .I0(_02366_),
    .I1(_00978_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02365_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000100001111)
  ) _05510_ (
    .I0(_02367_),
    .I1(_02373_),
    .I2(_02379_),
    .I3(_00942_),
    .O(_02366_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _05511_ (
    .I0(_03692_),
    .I1(_03114_),
    .I2(_00280_),
    .I3(_03907_),
    .O(_00279_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05512_ (
    .I0(_02372_),
    .I1(_02371_),
    .I2(_00948_),
    .I3(_02368_),
    .O(_02367_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05513_ (
    .I0(_02369_),
    .I1(_02370_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02368_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05514_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[218][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[222][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02369_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05515_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[219][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[223][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02370_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05516_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[217][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[221][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02371_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05517_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[216][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[220][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02372_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05518_ (
    .I0(_02377_),
    .I1(_02378_),
    .I2(_00948_),
    .I3(_02374_),
    .O(_02373_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05519_ (
    .I0(_02376_),
    .I1(_02375_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02374_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05520_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[208][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[212][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02375_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05521_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[209][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[213][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02376_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0110)
  ) _05522_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[2] ),
    .I1(\oc8051_alu1.oc8051_div1.src2[2] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03692_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05523_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[210][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[214][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02377_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05524_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[211][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[215][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02378_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100111101000100)
  ) _05525_ (
    .I0(_02380_),
    .I1(_02383_),
    .I2(_02386_),
    .I3(_02389_),
    .O(_02379_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05526_ (
    .I0(_02381_),
    .I1(_02382_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02380_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05527_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[192][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[196][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02381_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05528_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[193][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[197][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02382_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05529_ (
    .I0(_02384_),
    .I1(_02385_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02383_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05530_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[194][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[198][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02384_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05531_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[195][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[199][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02385_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05532_ (
    .I0(_02387_),
    .I1(_02388_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02386_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0011000000110111)
  ) _05533_ (
    .I0(\oc8051_alu1.oc8051_div1.src2[2] ),
    .I1(_00150_),
    .I2(\oc8051_alu1.oc8051_div1.src1[2] ),
    .I3(_00148_),
    .O(_00280_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05534_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[201][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[205][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02387_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05535_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[200][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[204][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02388_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05536_ (
    .I0(_02390_),
    .I1(_02391_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02389_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05537_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[202][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[206][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02390_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05538_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[203][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[207][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02391_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100101000000000)
  ) _05539_ (
    .I0(_02393_),
    .I1(_02419_),
    .I2(_00978_),
    .I3(_01006_),
    .O(_02392_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000011101110)
  ) _05540_ (
    .I0(_02413_),
    .I1(_02407_),
    .I2(_02394_),
    .I3(_00942_),
    .O(_02393_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _05541_ (
    .I0(_02404_),
    .I1(_02401_),
    .I2(_02395_),
    .I3(_01005_),
    .O(_02394_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _05542_ (
    .I0(_02400_),
    .I1(_02399_),
    .I2(_02396_),
    .I3(_00948_),
    .O(_02395_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _05543_ (
    .I0(_02397_),
    .I1(_02398_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02396_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011111111111)
  ) _05544_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[2] ),
    .I1(_00142_),
    .I2(_00146_),
    .I3(\oc8051_alu1.oc8051_div1.src2[2] ),
    .O(_00281_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05545_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[122][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[126][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02397_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05546_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[123][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[127][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02398_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05547_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[121][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[125][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02399_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05548_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[120][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[124][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02400_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _05549_ (
    .I0(_00948_),
    .I1(_02402_),
    .I2(_02403_),
    .I3(_03907_),
    .O(_02401_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05550_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[114][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[118][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02402_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05551_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[115][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[119][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02403_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05552_ (
    .I0(_02405_),
    .I1(_02406_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02404_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05553_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[112][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[116][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02405_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05554_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[113][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[117][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02406_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0110)
  ) _05555_ (
    .I0(_03412_),
    .I1(_03411_),
    .I2(_03907_),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_mul1.mul_result[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05556_ (
    .I0(_02412_),
    .I1(_02411_),
    .I2(_00948_),
    .I3(_02408_),
    .O(_02407_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05557_ (
    .I0(_02409_),
    .I1(_02410_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02408_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05558_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[98][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[102][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02409_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05559_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[99][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[103][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02410_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05560_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[96][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[100][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02411_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05561_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[97][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[101][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02412_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05562_ (
    .I0(_02418_),
    .I1(_02417_),
    .I2(_00948_),
    .I3(_02414_),
    .O(_02413_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05563_ (
    .I0(_02415_),
    .I1(_02416_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02414_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05564_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[106][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[110][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02415_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05565_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[107][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[111][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02416_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _05566_ (
    .I0(_00282_),
    .I1(_03682_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03412_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05567_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[104][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[108][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02417_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05568_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[105][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[109][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02418_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000011101110)
  ) _05569_ (
    .I0(_02439_),
    .I1(_02433_),
    .I2(_02420_),
    .I3(_00942_),
    .O(_02419_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _05570_ (
    .I0(_02421_),
    .I1(_02424_),
    .I2(_02427_),
    .I3(_02430_),
    .O(_02420_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05571_ (
    .I0(_02422_),
    .I1(_02423_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02421_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05572_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[80][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[84][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02422_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05573_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[81][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[85][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02423_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05574_ (
    .I0(_02425_),
    .I1(_02426_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02424_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05575_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[82][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[86][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02425_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05576_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[83][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[87][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02426_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _05577_ (
    .I0(\oc8051_ram_top1.wr_data_r[3] ),
    .I1(\oc8051_ram_top1.oc8051_idata.rd_data[3] ),
    .I2(\oc8051_ram_top1.rd_en_r ),
    .I3(_03907_),
    .O(_00082_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _05578_ (
    .I0(_00265_),
    .I1(\oc8051_alu1.oc8051_div1.src1[1] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00282_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05579_ (
    .I0(_02428_),
    .I1(_02429_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02427_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05580_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[89][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[93][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02428_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05581_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[88][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[92][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02429_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05582_ (
    .I0(_02431_),
    .I1(_02432_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02430_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05583_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[90][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[94][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02431_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05584_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[91][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[95][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02432_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05585_ (
    .I0(_02438_),
    .I1(_02437_),
    .I2(_00948_),
    .I3(_02434_),
    .O(_02433_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05586_ (
    .I0(_02435_),
    .I1(_02436_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02434_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05587_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[66][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[70][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02435_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05588_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[67][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[71][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02436_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _05589_ (
    .I0(_00269_),
    .I1(\oc8051_alu1.oc8051_div1.src1[0] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03682_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05590_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[64][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[68][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02437_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05591_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[65][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[69][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02438_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05592_ (
    .I0(_02444_),
    .I1(_02443_),
    .I2(_00948_),
    .I3(_02440_),
    .O(_02439_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05593_ (
    .I0(_02441_),
    .I1(_02442_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02440_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05594_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[74][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[78][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02441_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05595_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[75][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[79][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02442_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05596_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[72][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[76][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02443_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05597_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[73][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[77][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02444_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110000001010)
  ) _05598_ (
    .I0(_02446_),
    .I1(_02473_),
    .I2(_01006_),
    .I3(_00978_),
    .O(_02445_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05599_ (
    .I0(_02447_),
    .I1(_02460_),
    .I2(_00942_),
    .I3(_03907_),
    .O(_02446_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100101110110100)
  ) _05600_ (
    .I0(_00268_),
    .I1(\oc8051_alu1.oc8051_mul1.tmp_mul[0] ),
    .I2(_00282_),
    .I3(_00283_),
    .O(_03411_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _05601_ (
    .I0(_02457_),
    .I1(_02454_),
    .I2(_02448_),
    .I3(_01005_),
    .O(_02447_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05602_ (
    .I0(_02452_),
    .I1(_02453_),
    .I2(_00948_),
    .I3(_02449_),
    .O(_02448_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05603_ (
    .I0(_02450_),
    .I1(_02451_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02449_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05604_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[57][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[61][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02450_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05605_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[56][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[60][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02451_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05606_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[58][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[62][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02452_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05607_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[59][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[63][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02453_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05608_ (
    .I0(_02455_),
    .I1(_02456_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02454_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05609_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[48][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[52][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02455_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05610_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[49][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[53][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02456_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _05611_ (
    .I0(_00269_),
    .I1(\oc8051_alu1.oc8051_div1.src1[2] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00283_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05612_ (
    .I0(_02458_),
    .I1(_02459_),
    .I2(_00948_),
    .I3(_00955_),
    .O(_02457_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05613_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[50][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[54][6] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_02458_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05614_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[51][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[55][6] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_02459_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _05615_ (
    .I0(_02461_),
    .I1(_02470_),
    .I2(_02464_),
    .I3(_02467_),
    .O(_02460_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05616_ (
    .I0(_02462_),
    .I1(_02463_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02461_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05617_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[41][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[45][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02462_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05618_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[40][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[44][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02463_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05619_ (
    .I0(_02465_),
    .I1(_02466_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02464_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05620_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[32][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[36][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02465_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05621_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[33][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[37][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02466_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _05622_ (
    .I0(_03732_),
    .I1(\oc8051_alu1.oc8051_div1.tmp_div[0] ),
    .I2(_03685_),
    .I3(_00155_),
    .O(_00284_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05623_ (
    .I0(_02468_),
    .I1(_02469_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02467_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05624_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[34][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[38][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02468_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05625_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[35][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[39][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02469_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05626_ (
    .I0(_02471_),
    .I1(_02472_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02470_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05627_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[42][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[46][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02471_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05628_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[43][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[47][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02472_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05629_ (
    .I0(_02493_),
    .I1(_00942_),
    .I2(_02487_),
    .I3(_02474_),
    .O(_02473_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05630_ (
    .I0(_02475_),
    .I1(_02481_),
    .I2(_00942_),
    .I3(_03907_),
    .O(_02474_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05631_ (
    .I0(_02480_),
    .I1(_02479_),
    .I2(_00948_),
    .I3(_02476_),
    .O(_02475_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05632_ (
    .I0(_02477_),
    .I1(_02478_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02476_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05633_ (
    .I0(\oc8051_alu1.dec[10] ),
    .I1(\oc8051_alu1.inc[10] ),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_00137_),
    .O(_00285_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05634_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[18][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[22][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02477_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05635_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[19][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[23][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02478_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05636_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[16][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[20][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02479_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05637_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[17][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[21][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02480_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05638_ (
    .I0(_02486_),
    .I1(_02485_),
    .I2(_00948_),
    .I3(_02482_),
    .O(_02481_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05639_ (
    .I0(_02483_),
    .I1(_02484_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02482_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05640_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[26][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[30][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02483_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05641_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[27][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[31][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02484_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05642_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[24][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[28][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02485_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05643_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[25][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[29][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02486_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _05644_ (
    .I0(_00182_),
    .I1(_00178_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00286_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05645_ (
    .I0(_02492_),
    .I1(_02491_),
    .I2(_00948_),
    .I3(_02488_),
    .O(_02487_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05646_ (
    .I0(_02489_),
    .I1(_02490_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02488_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05647_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[2][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[6][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02489_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05648_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[3][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[7][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02490_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05649_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[0][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[4][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02491_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05650_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[1][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[5][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02492_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05651_ (
    .I0(_02498_),
    .I1(_02497_),
    .I2(_00948_),
    .I3(_02494_),
    .O(_02493_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05652_ (
    .I0(_02495_),
    .I1(_02496_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02494_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05653_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[10][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[14][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02495_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05654_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[11][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[15][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02496_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _05655_ (
    .I0(\oc8051_alu1.oc8051_div1.rem1[3] ),
    .I1(\oc8051_alu1.oc8051_div1.sub0[3] ),
    .I2(\oc8051_alu1.oc8051_div1.div0 ),
    .I3(_03907_),
    .O(\oc8051_alu1.divsrc1[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05656_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[8][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[12][6] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02497_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05657_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[9][6] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[13][6] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02498_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000000010001)
  ) _05658_ (
    .I0(_02661_),
    .I1(_02607_),
    .I2(_02499_),
    .I3(\oc8051_ram_top1.rd_addr[7] ),
    .O(_00906_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _05659_ (
    .I0(_02580_),
    .I1(_02553_),
    .I2(_01006_),
    .I3(_02500_),
    .O(_02499_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110000001010)
  ) _05660_ (
    .I0(_02501_),
    .I1(_02527_),
    .I2(_01006_),
    .I3(_00978_),
    .O(_02500_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000111110000)
  ) _05661_ (
    .I0(_02502_),
    .I1(_02508_),
    .I2(_02514_),
    .I3(_00942_),
    .O(_02501_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05662_ (
    .I0(_02506_),
    .I1(_02507_),
    .I2(_00948_),
    .I3(_02503_),
    .O(_02502_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05663_ (
    .I0(_02505_),
    .I1(_02504_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02503_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05664_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[176][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[180][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02504_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05665_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[177][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[181][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02505_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05666_ (
    .I0(\oc8051_alu1.oc8051_div1.sub1[3] ),
    .I1(\oc8051_alu1.oc8051_div1.rem2[3] ),
    .I2(\oc8051_alu1.oc8051_div1.div1 ),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_div1.rem1[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05667_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[178][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[182][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02506_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05668_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[179][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[183][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02507_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05669_ (
    .I0(_02512_),
    .I1(_02513_),
    .I2(_00948_),
    .I3(_02509_),
    .O(_02508_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _05670_ (
    .I0(_02511_),
    .I1(_02510_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02509_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05671_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[185][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[189][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02510_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05672_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[184][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[188][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02511_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05673_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[186][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[190][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02512_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05674_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[187][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[191][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02513_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _05675_ (
    .I0(_02515_),
    .I1(_02518_),
    .I2(_02521_),
    .I3(_02524_),
    .O(_02514_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05676_ (
    .I0(_02516_),
    .I1(_02517_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02515_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100110011001010)
  ) _05677_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[3] ),
    .I1(\oc8051_alu1.oc8051_div1.tmp_rem[3] ),
    .I2(\oc8051_alu1.oc8051_div1.cycle[0] ),
    .I3(\oc8051_alu1.oc8051_div1.cycle[1] ),
    .O(\oc8051_alu1.oc8051_div1.rem2[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05678_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[160][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[164][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02516_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05679_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[161][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[165][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02517_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05680_ (
    .I0(_02519_),
    .I1(_02520_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02518_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05681_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[162][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[166][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02519_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05682_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[163][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[167][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02520_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05683_ (
    .I0(_02522_),
    .I1(_02523_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02521_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05684_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[169][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[173][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02522_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05685_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[168][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[172][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02523_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05686_ (
    .I0(_02525_),
    .I1(_02526_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02524_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05687_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[170][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[174][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02525_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _05688_ (
    .I0(_00073_),
    .I1(\oc8051_alu_src_sel1.op2_r[3] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00083_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05689_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[3] ),
    .I1(_03253_),
    .I2(_00107_),
    .I3(_00122_),
    .O(_00287_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05690_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[171][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[175][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02526_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000111110000)
  ) _05691_ (
    .I0(_02528_),
    .I1(_02534_),
    .I2(_02540_),
    .I3(_00942_),
    .O(_02527_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05692_ (
    .I0(_02533_),
    .I1(_02532_),
    .I2(_00948_),
    .I3(_02529_),
    .O(_02528_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05693_ (
    .I0(_02530_),
    .I1(_02531_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02529_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05694_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[154][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[158][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02530_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05695_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[155][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[159][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02531_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05696_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[153][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[157][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02532_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05697_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[152][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[156][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02533_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05698_ (
    .I0(_02538_),
    .I1(_02539_),
    .I2(_00948_),
    .I3(_02535_),
    .O(_02534_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05699_ (
    .I0(_02537_),
    .I1(_02536_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02535_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05700_ (
    .I0(_00289_),
    .I1(_00290_),
    .I2(_00137_),
    .I3(_00291_),
    .O(_00288_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05701_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[144][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[148][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02536_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05702_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[145][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[149][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02537_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05703_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[146][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[150][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02538_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05704_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[147][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[151][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02539_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _05705_ (
    .I0(_02541_),
    .I1(_02544_),
    .I2(_02547_),
    .I3(_02550_),
    .O(_02540_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05706_ (
    .I0(_02542_),
    .I1(_02543_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02541_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05707_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[137][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[141][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02542_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05708_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[136][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[140][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02543_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05709_ (
    .I0(_02545_),
    .I1(_02546_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02544_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05710_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[138][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[142][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02545_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111000)
  ) _05711_ (
    .I0(\oc8051_decoder1.cy_sel[1] ),
    .I1(_00129_),
    .I2(_00136_),
    .I3(\oc8051_alu1.dec[3] ),
    .O(_00289_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05712_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[139][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[143][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02546_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05713_ (
    .I0(_02548_),
    .I1(_02549_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02547_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05714_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[128][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[132][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02548_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05715_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[129][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[133][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02549_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05716_ (
    .I0(_02551_),
    .I1(_02552_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02550_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05717_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[130][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[134][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02551_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05718_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[131][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[135][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02552_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0011010100000000)
  ) _05719_ (
    .I0(_02554_),
    .I1(_02567_),
    .I2(_01005_),
    .I3(_00978_),
    .O(_02553_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _05720_ (
    .I0(_02564_),
    .I1(_02561_),
    .I2(_02555_),
    .I3(_00942_),
    .O(_02554_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111111101110)
  ) _05721_ (
    .I0(_02560_),
    .I1(_02559_),
    .I2(_02556_),
    .I3(_00948_),
    .O(_02555_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000111)
  ) _05722_ (
    .I0(_00129_),
    .I1(\oc8051_decoder1.cy_sel[1] ),
    .I2(_00136_),
    .I3(\oc8051_alu1.inc[3] ),
    .O(_00290_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _05723_ (
    .I0(_02557_),
    .I1(_02558_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02556_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05724_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[201][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[205][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02557_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05725_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[200][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[204][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02558_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05726_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[202][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[206][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02559_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05727_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[203][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[207][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02560_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05728_ (
    .I0(_02562_),
    .I1(_02563_),
    .I2(_00955_),
    .I3(_00948_),
    .O(_02561_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _05729_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[216][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[220][7] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_02562_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _05730_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[217][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[221][7] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_02563_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _05731_ (
    .I0(_00948_),
    .I1(_02565_),
    .I2(_02566_),
    .I3(_03907_),
    .O(_02564_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05732_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[218][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[222][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02565_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _05733_ (
    .I0(_00292_),
    .I1(_00293_),
    .I2(_00294_),
    .I3(_03907_),
    .O(_00291_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05734_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[219][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[223][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02566_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _05735_ (
    .I0(_02577_),
    .I1(_02574_),
    .I2(_02568_),
    .I3(_00942_),
    .O(_02567_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111111101110)
  ) _05736_ (
    .I0(_02573_),
    .I1(_02572_),
    .I2(_02569_),
    .I3(_00948_),
    .O(_02568_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _05737_ (
    .I0(_02570_),
    .I1(_02571_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02569_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05738_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[192][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[196][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02570_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05739_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[193][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[197][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02571_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05740_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[194][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[198][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02572_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05741_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[195][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[199][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02573_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05742_ (
    .I0(_02575_),
    .I1(_02576_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02574_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05743_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[208][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[212][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02575_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01100000)
  ) _05744_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[3] ),
    .I1(\oc8051_alu1.oc8051_div1.src2[3] ),
    .I2(_03114_),
    .I3(_03907_),
    .O(_00292_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05745_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[209][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[213][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02576_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _05746_ (
    .I0(_00948_),
    .I1(_02578_),
    .I2(_02579_),
    .I3(_03907_),
    .O(_02577_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05747_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[210][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[214][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02578_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05748_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[211][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[215][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02579_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000001100000101)
  ) _05749_ (
    .I0(_02581_),
    .I1(_02594_),
    .I2(_00978_),
    .I3(_01005_),
    .O(_02580_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05750_ (
    .I0(_02591_),
    .I1(_00942_),
    .I2(_02588_),
    .I3(_02582_),
    .O(_02581_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05751_ (
    .I0(_02586_),
    .I1(_02587_),
    .I2(_00948_),
    .I3(_02583_),
    .O(_02582_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05752_ (
    .I0(_02585_),
    .I1(_02584_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02583_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05753_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[248][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[252][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02584_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05754_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[249][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[253][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02585_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011111111111)
  ) _05755_ (
    .I0(_00142_),
    .I1(\oc8051_alu1.oc8051_div1.src1[3] ),
    .I2(_00146_),
    .I3(\oc8051_alu1.oc8051_div1.src2[3] ),
    .O(_00293_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05756_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[250][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[254][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02586_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05757_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[251][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[255][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02587_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _05758_ (
    .I0(_00948_),
    .I1(_02589_),
    .I2(_02590_),
    .I3(_03907_),
    .O(_02588_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05759_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[234][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[238][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02589_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05760_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[235][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[239][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02590_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05761_ (
    .I0(_02592_),
    .I1(_02593_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02591_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05762_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[232][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[233][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02592_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05763_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[236][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[237][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02593_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05764_ (
    .I0(_02604_),
    .I1(_00942_),
    .I2(_02601_),
    .I3(_02595_),
    .O(_02594_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05765_ (
    .I0(_02599_),
    .I1(_02600_),
    .I2(_00948_),
    .I3(_02596_),
    .O(_02595_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0011000000110111)
  ) _05766_ (
    .I0(\oc8051_alu1.oc8051_div1.src2[3] ),
    .I1(_00150_),
    .I2(\oc8051_alu1.oc8051_div1.src1[3] ),
    .I3(_00148_),
    .O(_00294_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05767_ (
    .I0(_02598_),
    .I1(_02597_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02596_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05768_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[241][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[245][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02597_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05769_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[240][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[244][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02598_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05770_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[242][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[246][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02599_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05771_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[243][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[247][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02600_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _05772_ (
    .I0(_00948_),
    .I1(_02602_),
    .I2(_02603_),
    .I3(_03907_),
    .O(_02601_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05773_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[226][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[230][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02602_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05774_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[227][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[231][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02603_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05775_ (
    .I0(_02605_),
    .I1(_02606_),
    .I2(_00955_),
    .I3(_00948_),
    .O(_02604_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05776_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[224][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[228][7] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_02605_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _05777_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[2] ),
    .I1(_00164_),
    .I2(_00296_),
    .I3(_00297_),
    .O(_00295_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05778_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[225][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[229][7] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_02606_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110000001010)
  ) _05779_ (
    .I0(_02608_),
    .I1(_02635_),
    .I2(_01006_),
    .I3(_00978_),
    .O(_02607_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05780_ (
    .I0(_02609_),
    .I1(_02622_),
    .I2(_00942_),
    .I3(_03907_),
    .O(_02608_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _05781_ (
    .I0(_02619_),
    .I1(_02616_),
    .I2(_02610_),
    .I3(_01005_),
    .O(_02609_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05782_ (
    .I0(_02614_),
    .I1(_02615_),
    .I2(_00948_),
    .I3(_02611_),
    .O(_02610_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05783_ (
    .I0(_02612_),
    .I1(_02613_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02611_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05784_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[57][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[61][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02612_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05785_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[56][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[60][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02613_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05786_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[58][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[62][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02614_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05787_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[59][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[63][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02615_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _05788_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[4] ),
    .I1(_00158_),
    .I2(_00155_),
    .I3(\oc8051_alu1.add4[3] ),
    .O(_00296_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05789_ (
    .I0(_02617_),
    .I1(_02618_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02616_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05790_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[48][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[52][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02617_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05791_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[49][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[53][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02618_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05792_ (
    .I0(_02620_),
    .I1(_02621_),
    .I2(_00948_),
    .I3(_00955_),
    .O(_02619_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05793_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[50][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[54][7] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_02620_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05794_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[51][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[55][7] ),
    .I2(_00952_),
    .I3(_03907_),
    .O(_02621_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _05795_ (
    .I0(_02623_),
    .I1(_02632_),
    .I2(_02626_),
    .I3(_02629_),
    .O(_02622_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05796_ (
    .I0(_02624_),
    .I1(_02625_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02623_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05797_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[41][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[45][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02624_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05798_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[40][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[44][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02625_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01011100)
  ) _05799_ (
    .I0(\oc8051_alu1.adda ),
    .I1(_03711_),
    .I2(\oc8051_alu1.oc8051_div1.cycle[0] ),
    .I3(_03907_),
    .O(_00084_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _05800_ (
    .I0(_03733_),
    .I1(\oc8051_alu1.oc8051_mul1.mul_result[11] ),
    .I2(_00157_),
    .I3(\oc8051_alu1.sub4[3] ),
    .O(_00297_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05801_ (
    .I0(_02627_),
    .I1(_02628_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02626_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05802_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[32][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[36][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02627_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05803_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[33][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[37][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02628_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05804_ (
    .I0(_02630_),
    .I1(_02631_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02629_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05805_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[34][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[38][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02630_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05806_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[35][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[39][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02631_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05807_ (
    .I0(_02633_),
    .I1(_02634_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02632_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05808_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[42][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[46][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02633_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05809_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[43][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[47][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02634_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05810_ (
    .I0(_02655_),
    .I1(_00942_),
    .I2(_02649_),
    .I3(_02636_),
    .O(_02635_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110011001100)
  ) _05811_ (
    .I0(_03133_),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[3] ),
    .I2(_00237_),
    .I3(_00299_),
    .O(_00298_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05812_ (
    .I0(_02637_),
    .I1(_02643_),
    .I2(_00942_),
    .I3(_03907_),
    .O(_02636_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05813_ (
    .I0(_02642_),
    .I1(_02641_),
    .I2(_00948_),
    .I3(_02638_),
    .O(_02637_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05814_ (
    .I0(_02639_),
    .I1(_02640_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02638_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05815_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[18][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[22][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02639_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05816_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[19][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[23][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02640_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05817_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[16][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[20][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02641_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05818_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[17][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[21][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02642_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05819_ (
    .I0(_02648_),
    .I1(_02647_),
    .I2(_00948_),
    .I3(_02644_),
    .O(_02643_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05820_ (
    .I0(_02645_),
    .I1(_02646_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02644_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05821_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[26][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[30][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02645_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _05822_ (
    .I0(_00242_),
    .I1(_00182_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00299_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05823_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[27][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[31][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02646_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05824_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[24][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[28][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02647_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05825_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[25][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[29][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02648_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05826_ (
    .I0(_02654_),
    .I1(_02653_),
    .I2(_00948_),
    .I3(_02650_),
    .O(_02649_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05827_ (
    .I0(_02651_),
    .I1(_02652_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02650_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05828_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[2][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[6][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02651_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05829_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[3][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[7][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02652_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05830_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[0][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[4][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02653_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05831_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[1][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[5][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02654_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05832_ (
    .I0(_02660_),
    .I1(_02659_),
    .I2(_00948_),
    .I3(_02656_),
    .O(_02655_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000001110111)
  ) _05833_ (
    .I0(_00300_),
    .I1(_00224_),
    .I2(\oc8051_alu1.oc8051_div1.src2[3] ),
    .I3(_00151_),
    .O(\oc8051_sfr1.oc8051_acc1.data2_in[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05834_ (
    .I0(_02657_),
    .I1(_02658_),
    .I2(_00948_),
    .I3(_01005_),
    .O(_02656_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05835_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[10][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[14][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02657_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05836_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[11][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[15][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02658_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05837_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[8][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[12][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02659_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100000011)
  ) _05838_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[9][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[13][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02660_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _05839_ (
    .I0(_02662_),
    .I1(_02689_),
    .I2(_00978_),
    .I3(_01006_),
    .O(_02661_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05840_ (
    .I0(_02663_),
    .I1(_02676_),
    .I2(_01005_),
    .I3(_03907_),
    .O(_02662_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100111101000100)
  ) _05841_ (
    .I0(_02664_),
    .I1(_02667_),
    .I2(_02670_),
    .I3(_02673_),
    .O(_02663_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05842_ (
    .I0(_02665_),
    .I1(_02666_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02664_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05843_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[80][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[84][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02665_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _05844_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[3] ),
    .I1(_00146_),
    .I2(_00301_),
    .I3(_00302_),
    .O(_00300_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05845_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[81][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[85][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02666_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05846_ (
    .I0(_02668_),
    .I1(_02669_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02667_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05847_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[82][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[86][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02668_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05848_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[83][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[87][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02669_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05849_ (
    .I0(_02671_),
    .I1(_02672_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02670_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05850_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[64][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[68][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02671_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05851_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[65][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[69][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02672_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05852_ (
    .I0(_02674_),
    .I1(_02675_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02673_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05853_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[66][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[70][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02674_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05854_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[67][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[71][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02675_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05855_ (
    .I0(\oc8051_alu1.dec[11] ),
    .I1(\oc8051_alu1.inc[11] ),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_00137_),
    .O(_00301_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100111101000100)
  ) _05856_ (
    .I0(_02677_),
    .I1(_02680_),
    .I2(_02683_),
    .I3(_02686_),
    .O(_02676_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05857_ (
    .I0(_02678_),
    .I1(_02679_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02677_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05858_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[89][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[93][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02678_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05859_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[88][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[92][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02679_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05860_ (
    .I0(_02681_),
    .I1(_02682_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02680_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05861_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[90][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[94][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02681_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05862_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[91][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[95][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02682_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05863_ (
    .I0(_02684_),
    .I1(_02685_),
    .I2(_00948_),
    .I3(_03907_),
    .O(_02683_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05864_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[73][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[77][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02684_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05865_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[72][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[76][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02685_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _05866_ (
    .I0(_03733_),
    .I1(\oc8051_alu1.oc8051_mul1.mul_result[3] ),
    .I2(_00303_),
    .I3(_03907_),
    .O(_00302_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111110)
  ) _05867_ (
    .I0(_02687_),
    .I1(_02688_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02686_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05868_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[74][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[78][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02687_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05869_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[75][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[79][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02688_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000011101110)
  ) _05870_ (
    .I0(_02709_),
    .I1(_02703_),
    .I2(_02690_),
    .I3(_01005_),
    .O(_02689_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100111101000100)
  ) _05871_ (
    .I0(_02691_),
    .I1(_02694_),
    .I2(_02697_),
    .I3(_02700_),
    .O(_02690_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _05872_ (
    .I0(_00948_),
    .I1(_02692_),
    .I2(_02693_),
    .I3(_03907_),
    .O(_02691_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05873_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[98][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[102][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02692_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05874_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[99][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[103][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02693_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _05875_ (
    .I0(_02696_),
    .I1(_02695_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02694_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05876_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[96][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[100][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02695_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _05877_ (
    .I0(_03732_),
    .I1(\oc8051_alu1.oc8051_div1.tmp_div[1] ),
    .I2(_03686_),
    .I3(_00155_),
    .O(_00303_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05878_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[97][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[101][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02696_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _05879_ (
    .I0(_00948_),
    .I1(_02698_),
    .I2(_02699_),
    .I3(_03907_),
    .O(_02697_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05880_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[114][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[118][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02698_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05881_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[115][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[119][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02699_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05882_ (
    .I0(_02702_),
    .I1(_02701_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02700_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05883_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[113][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[117][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02701_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05884_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[112][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[116][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02702_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05885_ (
    .I0(_02707_),
    .I1(_02708_),
    .I2(_00948_),
    .I3(_02704_),
    .O(_02703_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _05886_ (
    .I0(_02706_),
    .I1(_02705_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02704_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05887_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[105][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[109][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02705_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11000101)
  ) _05888_ (
    .I0(_00304_),
    .I1(\oc8051_sfr1.oc8051_acc1.data2_in[4] ),
    .I2(_00246_),
    .I3(_03907_),
    .O(\oc8051_sfr1.oc8051_acc1.acc[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05889_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[104][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[108][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02706_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05890_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[106][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[110][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02707_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05891_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[107][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[111][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02708_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _05892_ (
    .I0(_02713_),
    .I1(_02714_),
    .I2(_00948_),
    .I3(_02710_),
    .O(_02709_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _05893_ (
    .I0(_02712_),
    .I1(_02711_),
    .I2(_00948_),
    .I3(_00942_),
    .O(_02710_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05894_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[120][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[124][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02711_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05895_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[121][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[125][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02712_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05896_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[122][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[126][7] ),
    .I2(_00952_),
    .I3(_00955_),
    .O(_02713_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _05897_ (
    .I0(\oc8051_ram_top1.oc8051_idata.buff[123][7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.buff[127][7] ),
    .I2(_00955_),
    .I3(_00952_),
    .O(_02714_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _05898_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[7] ),
    .I2(_00643_),
    .I3(_03907_),
    .O(_01020_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11000101)
  ) _05899_ (
    .I0(\oc8051_memory_interface1.alu[4] ),
    .I1(_00320_),
    .I2(_00166_),
    .I3(_03907_),
    .O(_00304_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11000101)
  ) _05900_ (
    .I0(_02715_),
    .I1(\oc8051_indi_addr1.data_in[6] ),
    .I2(_00643_),
    .I3(_03907_),
    .O(_01023_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01011100)
  ) _05901_ (
    .I0(_03133_),
    .I1(_02716_),
    .I2(_00784_),
    .I3(_03907_),
    .O(_02715_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000001110111)
  ) _05902_ (
    .I0(_00155_),
    .I1(\oc8051_alu1.add7 ),
    .I2(\oc8051_alu1.sub4[4] ),
    .I3(_00157_),
    .O(_02716_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _05903_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[5] ),
    .I2(_00643_),
    .I3(_03907_),
    .O(_01025_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _05904_ (
    .I0(_00643_),
    .I1(_03133_),
    .I2(_00648_),
    .I3(_03907_),
    .O(_01027_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _05905_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[3] ),
    .I2(_00643_),
    .I3(_03907_),
    .O(_01029_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11000101)
  ) _05906_ (
    .I0(_02717_),
    .I1(\oc8051_indi_addr1.data_in[2] ),
    .I2(_00643_),
    .I3(_03907_),
    .O(_01033_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111101000100)
  ) _05907_ (
    .I0(_02725_),
    .I1(_02718_),
    .I2(_03133_),
    .I3(_00784_),
    .O(_02717_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _05908_ (
    .I0(_02719_),
    .I1(_02724_),
    .I2(_02720_),
    .I3(_03907_),
    .O(_02718_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _05909_ (
    .I0(\oc8051_alu1.oc8051_div1.src2[4] ),
    .I1(\oc8051_alu1.oc8051_div1.src2[3] ),
    .I2(_00093_),
    .I3(_03711_),
    .O(_02719_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10001111)
  ) _05910_ (
    .I0(\oc8051_alu_src_sel1.op2_r[7] ),
    .I1(_00073_),
    .I2(_00085_),
    .I3(_03907_),
    .O(\oc8051_alu1.adda )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _05911_ (
    .I0(\oc8051_alu1.oc8051_div1.rem1[4] ),
    .I1(\oc8051_alu1.oc8051_div1.sub0[4] ),
    .I2(\oc8051_alu1.oc8051_div1.div0 ),
    .I3(_03907_),
    .O(\oc8051_alu1.divsrc1[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010001111)
  ) _05912_ (
    .I0(_02723_),
    .I1(_02722_),
    .I2(_03733_),
    .I3(_02721_),
    .O(_02720_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100001000000000)
  ) _05913_ (
    .I0(\oc8051_alu1.add9 ),
    .I1(\oc8051_alu1.adda ),
    .I2(\oc8051_alu1.sub8[3] ),
    .I3(_00157_),
    .O(_02721_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000001)
  ) _05914_ (
    .I0(\oc8051_alu1.oc8051_mul1.mul_result[11] ),
    .I1(\oc8051_alu1.oc8051_mul1.mul_result[10] ),
    .I2(\oc8051_alu1.oc8051_mul1.mul_result[9] ),
    .I3(\oc8051_alu1.oc8051_mul1.mul_result[8] ),
    .O(_02722_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000001)
  ) _05915_ (
    .I0(\oc8051_alu1.oc8051_mul1.mul_result[15] ),
    .I1(\oc8051_alu1.oc8051_mul1.mul_result[14] ),
    .I2(\oc8051_alu1.oc8051_mul1.mul_result[13] ),
    .I3(\oc8051_alu1.oc8051_mul1.mul_result[12] ),
    .O(_02723_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _05916_ (
    .I0(\oc8051_alu1.oc8051_div1.src2[2] ),
    .I1(\oc8051_alu1.oc8051_div1.src2[0] ),
    .I2(_03424_),
    .I3(_03732_),
    .O(_02724_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001100000000000)
  ) _05917_ (
    .I0(\oc8051_alu1.add9 ),
    .I1(\oc8051_alu1.adda ),
    .I2(\oc8051_alu1.addb ),
    .I3(_00155_),
    .O(_02725_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _05918_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.data_in[1] ),
    .I2(_00643_),
    .I3(_03907_),
    .O(_01035_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _05919_ (
    .I0(\oc8051_memory_interface1.alu[0] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data2_in[0] ),
    .I2(_00788_),
    .I3(_03907_),
    .O(_01101_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _05920_ (
    .I0(\oc8051_memory_interface1.alu[1] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data2_in[1] ),
    .I2(_00788_),
    .I3(_03907_),
    .O(_01105_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _05921_ (
    .I0(\oc8051_memory_interface1.alu[2] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data2_in[2] ),
    .I2(_00788_),
    .I3(_03907_),
    .O(_01109_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05922_ (
    .I0(\oc8051_alu1.oc8051_div1.sub1[4] ),
    .I1(\oc8051_alu1.oc8051_div1.rem2[4] ),
    .I2(\oc8051_alu1.oc8051_div1.div1 ),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_div1.rem1[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _05923_ (
    .I0(\oc8051_memory_interface1.alu[3] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data2_in[3] ),
    .I2(_00788_),
    .I3(_03907_),
    .O(_01113_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _05924_ (
    .I0(\oc8051_memory_interface1.alu[4] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data2_in[4] ),
    .I2(_00788_),
    .I3(_03907_),
    .O(_01117_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _05925_ (
    .I0(\oc8051_memory_interface1.alu[5] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data2_in[5] ),
    .I2(_00788_),
    .I3(_03907_),
    .O(_01121_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _05926_ (
    .I0(\oc8051_memory_interface1.alu[6] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data2_in[6] ),
    .I2(_00788_),
    .I3(_03907_),
    .O(_01125_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _05927_ (
    .I0(\oc8051_memory_interface1.alu[7] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data2_in[7] ),
    .I2(_00788_),
    .I3(_03907_),
    .O(_01128_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05928_ (
    .I0(\oc8051_indi_addr1.data_in[2] ),
    .I1(\oc8051_sfr1.oc8051_sp1.sp[2] ),
    .I2(_00681_),
    .I3(_03907_),
    .O(\oc8051_sfr1.oc8051_sp1.sp_t[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05929_ (
    .I0(\oc8051_indi_addr1.data_in[3] ),
    .I1(\oc8051_sfr1.oc8051_sp1.sp[3] ),
    .I2(_00681_),
    .I3(_03907_),
    .O(\oc8051_sfr1.oc8051_sp1.sp_t[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05930_ (
    .I0(\oc8051_indi_addr1.data_in[4] ),
    .I1(\oc8051_sfr1.oc8051_sp1.sp[4] ),
    .I2(_00681_),
    .I3(_03907_),
    .O(\oc8051_sfr1.oc8051_sp1.sp_t[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05931_ (
    .I0(\oc8051_indi_addr1.data_in[5] ),
    .I1(\oc8051_sfr1.oc8051_sp1.sp[5] ),
    .I2(_00681_),
    .I3(_03907_),
    .O(\oc8051_sfr1.oc8051_sp1.sp_t[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05932_ (
    .I0(\oc8051_indi_addr1.data_in[6] ),
    .I1(\oc8051_sfr1.oc8051_sp1.sp[6] ),
    .I2(_00681_),
    .I3(_03907_),
    .O(\oc8051_sfr1.oc8051_sp1.sp_t[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100110011001010)
  ) _05933_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[4] ),
    .I1(\oc8051_alu1.oc8051_div1.tmp_rem[4] ),
    .I2(\oc8051_alu1.oc8051_div1.cycle[0] ),
    .I3(\oc8051_alu1.oc8051_div1.cycle[1] ),
    .O(\oc8051_alu1.oc8051_div1.rem2[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05934_ (
    .I0(\oc8051_indi_addr1.data_in[7] ),
    .I1(\oc8051_sfr1.oc8051_sp1.sp[7] ),
    .I2(_00681_),
    .I3(_03907_),
    .O(\oc8051_sfr1.oc8051_sp1.sp_t[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _05935_ (
    .I0(\oc8051_indi_addr1.wr_bit_r ),
    .I1(\oc8051_memory_interface1.alu[7] ),
    .I2(_02726_),
    .I3(_03907_),
    .O(_01239_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _05936_ (
    .I0(_03133_),
    .I1(\oc8051_indi_addr1.wr_bit_r ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02726_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _05937_ (
    .I0(\oc8051_indi_addr1.wr_bit_r ),
    .I1(\oc8051_memory_interface1.alu[6] ),
    .I2(_02726_),
    .I3(_03907_),
    .O(_01241_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _05938_ (
    .I0(\oc8051_indi_addr1.wr_bit_r ),
    .I1(\oc8051_memory_interface1.alu[5] ),
    .I2(_02726_),
    .I3(_03907_),
    .O(_01243_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _05939_ (
    .I0(\oc8051_indi_addr1.wr_bit_r ),
    .I1(\oc8051_memory_interface1.alu[4] ),
    .I2(_02726_),
    .I3(_03907_),
    .O(_01245_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _05940_ (
    .I0(\oc8051_indi_addr1.wr_bit_r ),
    .I1(\oc8051_memory_interface1.alu[3] ),
    .I2(_02726_),
    .I3(_03907_),
    .O(_01247_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _05941_ (
    .I0(\oc8051_indi_addr1.wr_bit_r ),
    .I1(\oc8051_memory_interface1.alu[2] ),
    .I2(_02726_),
    .I3(_03907_),
    .O(_01249_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _05942_ (
    .I0(\oc8051_indi_addr1.wr_bit_r ),
    .I1(\oc8051_memory_interface1.alu[1] ),
    .I2(_02726_),
    .I3(_03907_),
    .O(_01251_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _05943_ (
    .I0(\oc8051_indi_addr1.wr_bit_r ),
    .I1(\oc8051_memory_interface1.alu[0] ),
    .I2(_02726_),
    .I3(_03907_),
    .O(_01253_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05944_ (
    .I0(_03256_),
    .I1(_03257_),
    .I2(_00307_),
    .I3(_00122_),
    .O(_00306_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _05945_ (
    .I0(_00268_),
    .I1(\oc8051_alu1.oc8051_mul1.tmp_mul[7] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_mul1.shifted[9] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _05946_ (
    .I0(_00268_),
    .I1(\oc8051_alu1.oc8051_mul1.tmp_mul[8] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_mul1.shifted[10] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _05947_ (
    .I0(_00268_),
    .I1(\oc8051_alu1.oc8051_mul1.tmp_mul[9] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_mul1.shifted[11] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _05948_ (
    .I0(_00268_),
    .I1(\oc8051_alu1.oc8051_mul1.tmp_mul[10] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_mul1.shifted[12] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _05949_ (
    .I0(_00268_),
    .I1(\oc8051_alu1.oc8051_mul1.tmp_mul[11] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_mul1.shifted[13] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _05950_ (
    .I0(_00268_),
    .I1(\oc8051_alu1.oc8051_mul1.tmp_mul[12] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_mul1.shifted[14] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _05951_ (
    .I0(_00268_),
    .I1(\oc8051_alu1.oc8051_mul1.tmp_mul[13] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_mul1.shifted[15] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _05952_ (
    .I0(_02727_),
    .I1(_02729_),
    .I2(_00590_),
    .I3(_03907_),
    .O(_01553_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _05953_ (
    .I0(_00392_),
    .I1(_00564_),
    .I2(_02728_),
    .I3(_00583_),
    .O(_02727_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05954_ (
    .I0(_00913_),
    .I1(_00667_),
    .I2(_00587_),
    .I3(_03907_),
    .O(_02728_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _05955_ (
    .I0(_03255_),
    .I1(_00209_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00307_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _05956_ (
    .I0(_00571_),
    .I1(_00588_),
    .I2(_02730_),
    .I3(_03119_),
    .O(_02729_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001011)
  ) _05957_ (
    .I0(_00531_),
    .I1(_00546_),
    .I2(_00543_),
    .I3(_03907_),
    .O(_02730_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00011111)
  ) _05958_ (
    .I0(_00590_),
    .I1(_02729_),
    .I2(_00524_),
    .I3(_03907_),
    .O(_01556_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _05959_ (
    .I0(_02732_),
    .I1(_00573_),
    .I2(_02734_),
    .I3(_03907_),
    .O(_02731_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _05960_ (
    .I0(_00498_),
    .I1(_00526_),
    .I2(_02733_),
    .I3(_03907_),
    .O(_02732_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000011111111)
  ) _05961_ (
    .I0(_00523_),
    .I1(_00481_),
    .I2(_00531_),
    .I3(_00533_),
    .O(_02733_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _05962_ (
    .I0(_00521_),
    .I1(_00481_),
    .I2(_00542_),
    .I3(_00483_),
    .O(_02734_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _05963_ (
    .I0(_02736_),
    .I1(_02743_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02735_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _05964_ (
    .I0(_02737_),
    .I1(_02742_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02736_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _05965_ (
    .I0(_02738_),
    .I1(_02741_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02737_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _05966_ (
    .I0(_00157_),
    .I1(\oc8051_alu1.sub8[0] ),
    .I2(_00311_),
    .I3(_03907_),
    .O(_00309_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000011111)
  ) _05967_ (
    .I0(_02740_),
    .I1(_00563_),
    .I2(_00564_),
    .I3(_02739_),
    .O(_02738_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _05968_ (
    .I0(_00511_),
    .I1(_00532_),
    .I2(_00548_),
    .I3(_03907_),
    .O(_02739_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _05969_ (
    .I0(_00483_),
    .I1(_00512_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02740_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000001111111)
  ) _05970_ (
    .I0(_00506_),
    .I1(_00483_),
    .I2(_00392_),
    .I3(_00547_),
    .O(_02741_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101110111011)
  ) _05971_ (
    .I0(_00497_),
    .I1(_00655_),
    .I2(_00537_),
    .I3(_00498_),
    .O(_02742_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000000000000)
  ) _05972_ (
    .I0(_00497_),
    .I1(_00559_),
    .I2(_02744_),
    .I3(_02745_),
    .O(_02743_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _05973_ (
    .I0(_00392_),
    .I1(_00499_),
    .I2(_00664_),
    .I3(_00483_),
    .O(_02744_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111100000111)
  ) _05974_ (
    .I0(_00392_),
    .I1(_00506_),
    .I2(_00664_),
    .I3(_00483_),
    .O(_02745_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000100000000)
  ) _05975_ (
    .I0(_00520_),
    .I1(_00570_),
    .I2(_00571_),
    .I3(_02747_),
    .O(_02746_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101110111011)
  ) _05976_ (
    .I0(_00531_),
    .I1(_00546_),
    .I2(_00527_),
    .I3(_00482_),
    .O(_02747_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _05977_ (
    .I0(_00155_),
    .I1(\oc8051_alu1.add8[0] ),
    .I2(\oc8051_alu1.oc8051_mul1.mul_result[12] ),
    .I3(_03733_),
    .O(_00311_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _05978_ (
    .I0(_02735_),
    .I1(_00573_),
    .I2(_00590_),
    .I3(_03907_),
    .O(_02016_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010111111)
  ) _05979_ (
    .I0(_00910_),
    .I1(_02748_),
    .I2(_00567_),
    .I3(_00590_),
    .O(_03116_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _05980_ (
    .I0(_00918_),
    .I1(_00916_),
    .I2(_02749_),
    .I3(_03907_),
    .O(_02748_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _05981_ (
    .I0(_00481_),
    .I1(_00564_),
    .I2(_00526_),
    .I3(_00492_),
    .O(_02749_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _05982_ (
    .I0(\oc8051_sfr1.oc8051_dptr1.data_hi[0] ),
    .I1(\oc8051_memory_interface1.pc[8] ),
    .I2(\oc8051_decoder1.src_sel3 ),
    .I3(_03907_),
    .O(\oc8051_alu1.src3[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05983_ (
    .I0(\oc8051_memory_interface1.pc[9] ),
    .I1(\oc8051_sfr1.oc8051_dptr1.data_hi[1] ),
    .I2(\oc8051_decoder1.src_sel3 ),
    .I3(_03907_),
    .O(\oc8051_alu1.src3[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05984_ (
    .I0(\oc8051_memory_interface1.pc[10] ),
    .I1(\oc8051_sfr1.oc8051_dptr1.data_hi[2] ),
    .I2(\oc8051_decoder1.src_sel3 ),
    .I3(_03907_),
    .O(\oc8051_alu1.src3[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05985_ (
    .I0(\oc8051_memory_interface1.pc[11] ),
    .I1(\oc8051_sfr1.oc8051_dptr1.data_hi[3] ),
    .I2(\oc8051_decoder1.src_sel3 ),
    .I3(_03907_),
    .O(\oc8051_alu1.src3[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05986_ (
    .I0(\oc8051_memory_interface1.pc[12] ),
    .I1(\oc8051_sfr1.oc8051_dptr1.data_hi[4] ),
    .I2(\oc8051_decoder1.src_sel3 ),
    .I3(_03907_),
    .O(\oc8051_alu1.src3[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05987_ (
    .I0(\oc8051_memory_interface1.pc[13] ),
    .I1(\oc8051_sfr1.oc8051_dptr1.data_hi[5] ),
    .I2(\oc8051_decoder1.src_sel3 ),
    .I3(_03907_),
    .O(\oc8051_alu1.src3[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _05988_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[3] ),
    .I1(_00164_),
    .I2(\oc8051_alu1.oc8051_div1.src1[5] ),
    .I3(_00158_),
    .O(_00312_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05989_ (
    .I0(\oc8051_memory_interface1.pc[14] ),
    .I1(\oc8051_sfr1.oc8051_dptr1.data_hi[6] ),
    .I2(\oc8051_decoder1.src_sel3 ),
    .I3(_03907_),
    .O(\oc8051_alu1.src3[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05990_ (
    .I0(\oc8051_memory_interface1.pc[15] ),
    .I1(\oc8051_sfr1.oc8051_dptr1.data_hi[7] ),
    .I2(\oc8051_decoder1.src_sel3 ),
    .I3(_03907_),
    .O(\oc8051_alu1.src3[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11000101)
  ) _05991_ (
    .I0(_02750_),
    .I1(\oc8051_memory_interface1.iadr_t[0] ),
    .I2(\oc8051_memory_interface1.istb_t ),
    .I3(_03907_),
    .O(\wbi_adr_o[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _05992_ (
    .I0(_03266_),
    .I1(\oc8051_memory_interface1.pc_buf[0] ),
    .I2(_02751_),
    .I3(_03907_),
    .O(_02750_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111111100000)
  ) _05993_ (
    .I0(\oc8051_memory_interface1.op_pos[2] ),
    .I1(_02752_),
    .I2(_00404_),
    .I3(\oc8051_memory_interface1.pc_wr_r2 ),
    .O(_02751_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _05994_ (
    .I0(\oc8051_memory_interface1.op_pos[1] ),
    .I1(\oc8051_memory_interface1.op_pos[0] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02752_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _05995_ (
    .I0(\oc8051_memory_interface1.iadr_t[1] ),
    .I1(\oc8051_memory_interface1.pc_buf[1] ),
    .I2(\oc8051_memory_interface1.istb_t ),
    .I3(_03907_),
    .O(\wbi_adr_o[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010101000111100)
  ) _05996_ (
    .I0(\oc8051_memory_interface1.iadr_t[2] ),
    .I1(_02751_),
    .I2(\oc8051_memory_interface1.pc_buf[2] ),
    .I3(\oc8051_memory_interface1.istb_t ),
    .O(\wbi_adr_o[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _05997_ (
    .I0(_02753_),
    .I1(\oc8051_memory_interface1.iadr_t[3] ),
    .I2(\oc8051_memory_interface1.istb_t ),
    .I3(_03907_),
    .O(\wbi_adr_o[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01111000)
  ) _05998_ (
    .I0(_02751_),
    .I1(\oc8051_memory_interface1.pc_buf[2] ),
    .I2(\oc8051_memory_interface1.pc_buf[3] ),
    .I3(_03907_),
    .O(_02753_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _05999_ (
    .I0(\oc8051_alu1.dec[4] ),
    .I1(\oc8051_alu1.inc[4] ),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_00137_),
    .O(_00313_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11000101)
  ) _06000_ (
    .I0(_02754_),
    .I1(\oc8051_memory_interface1.iadr_t[4] ),
    .I2(\oc8051_memory_interface1.istb_t ),
    .I3(_03907_),
    .O(\wbi_adr_o[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _06001_ (
    .I0(_03267_),
    .I1(\oc8051_memory_interface1.pc_buf[4] ),
    .I2(_02751_),
    .I3(_03907_),
    .O(_02754_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11000101)
  ) _06002_ (
    .I0(_02755_),
    .I1(\oc8051_memory_interface1.iadr_t[5] ),
    .I2(\oc8051_memory_interface1.istb_t ),
    .I3(_03907_),
    .O(\wbi_adr_o[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _06003_ (
    .I0(_03268_),
    .I1(\oc8051_memory_interface1.pc_buf[5] ),
    .I2(_02751_),
    .I3(_03907_),
    .O(_02755_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11000101)
  ) _06004_ (
    .I0(_02756_),
    .I1(\oc8051_memory_interface1.iadr_t[6] ),
    .I2(\oc8051_memory_interface1.istb_t ),
    .I3(_03907_),
    .O(\wbi_adr_o[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _06005_ (
    .I0(_03269_),
    .I1(\oc8051_memory_interface1.pc_buf[6] ),
    .I2(_02751_),
    .I3(_03907_),
    .O(_02756_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11000101)
  ) _06006_ (
    .I0(_02757_),
    .I1(\oc8051_memory_interface1.iadr_t[7] ),
    .I2(\oc8051_memory_interface1.istb_t ),
    .I3(_03907_),
    .O(\wbi_adr_o[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _06007_ (
    .I0(_03270_),
    .I1(\oc8051_memory_interface1.pc_buf[7] ),
    .I2(_02751_),
    .I3(_03907_),
    .O(_02757_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11000101)
  ) _06008_ (
    .I0(_02758_),
    .I1(\oc8051_memory_interface1.iadr_t[8] ),
    .I2(\oc8051_memory_interface1.istb_t ),
    .I3(_03907_),
    .O(\wbi_adr_o[8] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _06009_ (
    .I0(_03271_),
    .I1(\oc8051_memory_interface1.pc_buf[8] ),
    .I2(_02751_),
    .I3(_03907_),
    .O(_02758_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001111100000000)
  ) _06010_ (
    .I0(_00315_),
    .I1(_00316_),
    .I2(_00146_),
    .I3(_00317_),
    .O(_00314_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11000101)
  ) _06011_ (
    .I0(_02759_),
    .I1(\oc8051_memory_interface1.iadr_t[9] ),
    .I2(\oc8051_memory_interface1.istb_t ),
    .I3(_03907_),
    .O(\wbi_adr_o[9] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _06012_ (
    .I0(_03272_),
    .I1(\oc8051_memory_interface1.pc_buf[9] ),
    .I2(_02751_),
    .I3(_03907_),
    .O(_02759_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11000101)
  ) _06013_ (
    .I0(_02760_),
    .I1(\oc8051_memory_interface1.iadr_t[10] ),
    .I2(\oc8051_memory_interface1.istb_t ),
    .I3(_03907_),
    .O(\wbi_adr_o[10] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _06014_ (
    .I0(_03274_),
    .I1(\oc8051_memory_interface1.pc_buf[10] ),
    .I2(_02751_),
    .I3(_03907_),
    .O(_02760_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11000101)
  ) _06015_ (
    .I0(_02761_),
    .I1(\oc8051_memory_interface1.iadr_t[11] ),
    .I2(\oc8051_memory_interface1.istb_t ),
    .I3(_03907_),
    .O(\wbi_adr_o[11] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _06016_ (
    .I0(_03275_),
    .I1(\oc8051_memory_interface1.pc_buf[11] ),
    .I2(_02751_),
    .I3(_03907_),
    .O(_02761_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11000101)
  ) _06017_ (
    .I0(_02762_),
    .I1(\oc8051_memory_interface1.iadr_t[12] ),
    .I2(\oc8051_memory_interface1.istb_t ),
    .I3(_03907_),
    .O(\wbi_adr_o[12] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _06018_ (
    .I0(_03276_),
    .I1(\oc8051_memory_interface1.pc_buf[12] ),
    .I2(_02751_),
    .I3(_03907_),
    .O(_02762_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11000101)
  ) _06019_ (
    .I0(_02763_),
    .I1(\oc8051_memory_interface1.iadr_t[13] ),
    .I2(\oc8051_memory_interface1.istb_t ),
    .I3(_03907_),
    .O(\wbi_adr_o[13] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _06020_ (
    .I0(_03277_),
    .I1(\oc8051_memory_interface1.pc_buf[13] ),
    .I2(_02751_),
    .I3(_03907_),
    .O(_02763_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _06021_ (
    .I0(\oc8051_decoder1.src_sel2[2] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[7] ),
    .I2(_00086_),
    .I3(_03907_),
    .O(_00085_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111100000000000)
  ) _06022_ (
    .I0(\oc8051_decoder1.cy_sel[1] ),
    .I1(_00129_),
    .I2(_00136_),
    .I3(\oc8051_alu1.oc8051_div1.src2[4] ),
    .O(_00315_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11000101)
  ) _06023_ (
    .I0(_02764_),
    .I1(\oc8051_memory_interface1.iadr_t[14] ),
    .I2(\oc8051_memory_interface1.istb_t ),
    .I3(_03907_),
    .O(\wbi_adr_o[14] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _06024_ (
    .I0(_03278_),
    .I1(\oc8051_memory_interface1.pc_buf[14] ),
    .I2(_02751_),
    .I3(_03907_),
    .O(_02764_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11000101)
  ) _06025_ (
    .I0(_02765_),
    .I1(\oc8051_memory_interface1.iadr_t[15] ),
    .I2(\oc8051_memory_interface1.istb_t ),
    .I3(_03907_),
    .O(\wbi_adr_o[15] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _06026_ (
    .I0(_03279_),
    .I1(\oc8051_memory_interface1.pc_buf[15] ),
    .I2(_02751_),
    .I3(_03907_),
    .O(_02765_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111101011111100)
  ) _06027_ (
    .I0(_02771_),
    .I1(\oc8051_alu_src_sel1.op3_r[0] ),
    .I2(_02766_),
    .I3(_00404_),
    .O(\oc8051_alu_src_sel1.op3[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110100000000)
  ) _06028_ (
    .I0(_00400_),
    .I1(\oc8051_memory_interface1.idat_cur[24] ),
    .I2(_02767_),
    .I3(_00695_),
    .O(_02766_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _06029_ (
    .I0(_00419_),
    .I1(\oc8051_memory_interface1.idat_old[24] ),
    .I2(_02768_),
    .I3(_02770_),
    .O(_02767_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101000000111111)
  ) _06030_ (
    .I0(\oc8051_memory_interface1.idat_cur[16] ),
    .I1(\oc8051_memory_interface1.idat_old[16] ),
    .I2(_02769_),
    .I3(\oc8051_memory_interface1.op_pos[2] ),
    .O(_02768_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _06031_ (
    .I0(\oc8051_memory_interface1.op_pos[1] ),
    .I1(\oc8051_memory_interface1.op_pos[0] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02769_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06032_ (
    .I0(_00418_),
    .I1(\oc8051_memory_interface1.idat_cur[8] ),
    .I2(_00694_),
    .I3(\oc8051_memory_interface1.idat_cur[0] ),
    .O(_02770_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06033_ (
    .I0(_00129_),
    .I1(\oc8051_decoder1.cy_sel[1] ),
    .I2(_00136_),
    .I3(\oc8051_alu1.oc8051_div1.src1[4] ),
    .O(_00316_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06034_ (
    .I0(_00403_),
    .I1(\oc8051_memory_interface1.int_vec_buff[0] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02771_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06035_ (
    .I0(\oc8051_alu_src_sel1.op2[0] ),
    .I1(\oc8051_alu_src_sel1.op3[0] ),
    .I2(_02772_),
    .I3(_03907_),
    .O(\oc8051_memory_interface1.pcs_source[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000001)
  ) _06036_ (
    .I0(_02773_),
    .I1(_00672_),
    .I2(_02774_),
    .I3(_02775_),
    .O(_02772_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _06037_ (
    .I0(_00913_),
    .I1(_00915_),
    .I2(_00900_),
    .I3(_00500_),
    .O(_02773_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _06038_ (
    .I0(_00590_),
    .I1(_00506_),
    .I2(_00492_),
    .I3(_03907_),
    .O(_02774_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _06039_ (
    .I0(_00590_),
    .I1(_00499_),
    .I2(_00498_),
    .I3(_03907_),
    .O(_02775_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111101011111100)
  ) _06040_ (
    .I0(_02780_),
    .I1(\oc8051_alu_src_sel1.op3_r[1] ),
    .I2(_02776_),
    .I3(_00404_),
    .O(\oc8051_alu_src_sel1.op3[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110100000000)
  ) _06041_ (
    .I0(_00400_),
    .I1(\oc8051_memory_interface1.idat_cur[25] ),
    .I2(_02777_),
    .I3(_00695_),
    .O(_02776_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _06042_ (
    .I0(_00419_),
    .I1(\oc8051_memory_interface1.idat_old[25] ),
    .I2(_02778_),
    .I3(_02779_),
    .O(_02777_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101000000111111)
  ) _06043_ (
    .I0(\oc8051_memory_interface1.idat_cur[17] ),
    .I1(\oc8051_memory_interface1.idat_old[17] ),
    .I2(_02769_),
    .I3(\oc8051_memory_interface1.op_pos[2] ),
    .O(_02778_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _06044_ (
    .I0(_00318_),
    .I1(_00319_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00317_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06045_ (
    .I0(_00418_),
    .I1(\oc8051_memory_interface1.idat_cur[9] ),
    .I2(_00694_),
    .I3(\oc8051_memory_interface1.idat_cur[1] ),
    .O(_02779_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06046_ (
    .I0(_00403_),
    .I1(\oc8051_memory_interface1.int_vec_buff[1] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02780_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06047_ (
    .I0(\oc8051_alu_src_sel1.op2[1] ),
    .I1(\oc8051_alu_src_sel1.op3[1] ),
    .I2(_02772_),
    .I3(_03907_),
    .O(\oc8051_memory_interface1.pcs_source[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111101011111100)
  ) _06048_ (
    .I0(_02785_),
    .I1(\oc8051_alu_src_sel1.op3_r[2] ),
    .I2(_02781_),
    .I3(_00404_),
    .O(\oc8051_alu_src_sel1.op3[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110100000000)
  ) _06049_ (
    .I0(_00400_),
    .I1(\oc8051_memory_interface1.idat_cur[26] ),
    .I2(_02782_),
    .I3(_00695_),
    .O(_02781_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _06050_ (
    .I0(_00419_),
    .I1(\oc8051_memory_interface1.idat_old[26] ),
    .I2(_02783_),
    .I3(_02784_),
    .O(_02782_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101000000111111)
  ) _06051_ (
    .I0(\oc8051_memory_interface1.idat_cur[18] ),
    .I1(\oc8051_memory_interface1.idat_old[18] ),
    .I2(_02769_),
    .I3(\oc8051_memory_interface1.op_pos[2] ),
    .O(_02783_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06052_ (
    .I0(_00418_),
    .I1(\oc8051_memory_interface1.idat_cur[10] ),
    .I2(_00694_),
    .I3(\oc8051_memory_interface1.idat_cur[2] ),
    .O(_02784_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06053_ (
    .I0(_00403_),
    .I1(\oc8051_memory_interface1.int_vec_buff[2] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02785_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06054_ (
    .I0(\oc8051_alu_src_sel1.op2[2] ),
    .I1(\oc8051_alu_src_sel1.op3[2] ),
    .I2(_02772_),
    .I3(_03907_),
    .O(\oc8051_memory_interface1.pcs_source[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100111011100000)
  ) _06055_ (
    .I0(_03114_),
    .I1(_00150_),
    .I2(\oc8051_alu1.oc8051_div1.src2[4] ),
    .I3(\oc8051_alu1.oc8051_div1.src1[4] ),
    .O(_00318_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111101011111100)
  ) _06056_ (
    .I0(_02790_),
    .I1(\oc8051_alu_src_sel1.op3_r[3] ),
    .I2(_02786_),
    .I3(_00404_),
    .O(\oc8051_alu_src_sel1.op3[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110100000000)
  ) _06057_ (
    .I0(_00400_),
    .I1(\oc8051_memory_interface1.idat_cur[27] ),
    .I2(_02787_),
    .I3(_00695_),
    .O(_02786_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _06058_ (
    .I0(_00694_),
    .I1(\oc8051_memory_interface1.idat_cur[3] ),
    .I2(_02788_),
    .I3(_02789_),
    .O(_02787_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101000000111111)
  ) _06059_ (
    .I0(\oc8051_memory_interface1.idat_cur[19] ),
    .I1(\oc8051_memory_interface1.idat_old[19] ),
    .I2(_02769_),
    .I3(\oc8051_memory_interface1.op_pos[2] ),
    .O(_02788_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06060_ (
    .I0(_00418_),
    .I1(\oc8051_memory_interface1.idat_cur[11] ),
    .I2(_00419_),
    .I3(\oc8051_memory_interface1.idat_old[27] ),
    .O(_02789_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06061_ (
    .I0(_00403_),
    .I1(\oc8051_memory_interface1.int_vec_buff[3] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02790_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06062_ (
    .I0(\oc8051_alu_src_sel1.op2[3] ),
    .I1(\oc8051_alu_src_sel1.op3[3] ),
    .I2(_02772_),
    .I3(_03907_),
    .O(\oc8051_memory_interface1.pcs_source[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11111000)
  ) _06063_ (
    .I0(_02791_),
    .I1(_00695_),
    .I2(_02796_),
    .I3(_03907_),
    .O(\oc8051_alu_src_sel1.op3[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000010111011)
  ) _06064_ (
    .I0(_02795_),
    .I1(_02792_),
    .I2(\oc8051_memory_interface1.idat_cur[28] ),
    .I3(_00400_),
    .O(_02791_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06065_ (
    .I0(_00694_),
    .I1(\oc8051_memory_interface1.idat_cur[4] ),
    .I2(_02794_),
    .I3(_02793_),
    .O(_02792_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111011100001111)
  ) _06066_ (
    .I0(_00142_),
    .I1(\oc8051_alu1.oc8051_div1.src2[4] ),
    .I2(_00148_),
    .I3(\oc8051_alu1.oc8051_div1.src1[4] ),
    .O(_00319_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001111111111)
  ) _06067_ (
    .I0(\oc8051_memory_interface1.idat_cur[20] ),
    .I1(\oc8051_memory_interface1.idat_old[20] ),
    .I2(\oc8051_memory_interface1.op_pos[2] ),
    .I3(_02769_),
    .O(_02793_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06068_ (
    .I0(_00419_),
    .I1(\oc8051_memory_interface1.idat_old[28] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02794_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06069_ (
    .I0(_00418_),
    .I1(\oc8051_memory_interface1.idat_cur[12] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02795_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000100011110000)
  ) _06070_ (
    .I0(\oc8051_memory_interface1.int_vec_buff[4] ),
    .I1(_00403_),
    .I2(\oc8051_alu_src_sel1.op3_r[4] ),
    .I3(_00404_),
    .O(_02796_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06071_ (
    .I0(\oc8051_alu_src_sel1.op2[4] ),
    .I1(\oc8051_alu_src_sel1.op3[4] ),
    .I2(_02772_),
    .I3(_03907_),
    .O(\oc8051_memory_interface1.pcs_source[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111101011111100)
  ) _06072_ (
    .I0(_02801_),
    .I1(\oc8051_alu_src_sel1.op3_r[5] ),
    .I2(_02797_),
    .I3(_00404_),
    .O(\oc8051_alu_src_sel1.op3[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110100000000)
  ) _06073_ (
    .I0(_00400_),
    .I1(\oc8051_memory_interface1.idat_cur[29] ),
    .I2(_02798_),
    .I3(_00695_),
    .O(_02797_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _06074_ (
    .I0(_00694_),
    .I1(\oc8051_memory_interface1.idat_cur[5] ),
    .I2(_02799_),
    .I3(_02800_),
    .O(_02798_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101000000111111)
  ) _06075_ (
    .I0(\oc8051_memory_interface1.idat_cur[21] ),
    .I1(\oc8051_memory_interface1.idat_old[21] ),
    .I2(_02769_),
    .I3(\oc8051_memory_interface1.op_pos[2] ),
    .O(_02799_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06076_ (
    .I0(_00418_),
    .I1(\oc8051_memory_interface1.idat_cur[13] ),
    .I2(_00419_),
    .I3(\oc8051_memory_interface1.idat_old[29] ),
    .O(_02800_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100110011)
  ) _06077_ (
    .I0(_03133_),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[4] ),
    .I2(_00237_),
    .I3(_00321_),
    .O(_00320_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06078_ (
    .I0(_00403_),
    .I1(\oc8051_memory_interface1.int_vec_buff[5] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02801_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06079_ (
    .I0(\oc8051_alu_src_sel1.op2[5] ),
    .I1(\oc8051_alu_src_sel1.op3[5] ),
    .I2(_02772_),
    .I3(_03907_),
    .O(\oc8051_memory_interface1.pcs_source[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11111000)
  ) _06080_ (
    .I0(_02802_),
    .I1(_00695_),
    .I2(_02807_),
    .I3(_03907_),
    .O(\oc8051_alu_src_sel1.op3[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000010111011)
  ) _06081_ (
    .I0(_02806_),
    .I1(_02803_),
    .I2(\oc8051_memory_interface1.idat_cur[30] ),
    .I3(_00400_),
    .O(_02802_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06082_ (
    .I0(_00418_),
    .I1(\oc8051_memory_interface1.idat_cur[14] ),
    .I2(_02804_),
    .I3(_02805_),
    .O(_02803_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06083_ (
    .I0(_00422_),
    .I1(\oc8051_memory_interface1.idat_old[22] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02804_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06084_ (
    .I0(_00694_),
    .I1(\oc8051_memory_interface1.idat_cur[6] ),
    .I2(\oc8051_memory_interface1.idat_old[30] ),
    .I3(_00419_),
    .O(_02805_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06085_ (
    .I0(_00438_),
    .I1(\oc8051_memory_interface1.idat_cur[22] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02806_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000100011110000)
  ) _06086_ (
    .I0(\oc8051_memory_interface1.int_vec_buff[6] ),
    .I1(_00403_),
    .I2(\oc8051_alu_src_sel1.op3_r[6] ),
    .I3(_00404_),
    .O(_02807_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06087_ (
    .I0(\oc8051_alu_src_sel1.op2[6] ),
    .I1(\oc8051_alu_src_sel1.op3[6] ),
    .I2(_02772_),
    .I3(_03907_),
    .O(\oc8051_memory_interface1.pcs_source[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _06088_ (
    .I0(_00182_),
    .I1(_00169_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00321_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111101011111100)
  ) _06089_ (
    .I0(_02812_),
    .I1(\oc8051_alu_src_sel1.op3_r[7] ),
    .I2(_02808_),
    .I3(_00404_),
    .O(\oc8051_alu_src_sel1.op3[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110100000000)
  ) _06090_ (
    .I0(_00400_),
    .I1(\oc8051_memory_interface1.idat_cur[31] ),
    .I2(_02809_),
    .I3(_00695_),
    .O(_02808_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _06091_ (
    .I0(_00694_),
    .I1(\oc8051_memory_interface1.idat_cur[7] ),
    .I2(_02810_),
    .I3(_02811_),
    .O(_02809_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101000000111111)
  ) _06092_ (
    .I0(\oc8051_memory_interface1.idat_cur[23] ),
    .I1(\oc8051_memory_interface1.idat_old[23] ),
    .I2(_02769_),
    .I3(\oc8051_memory_interface1.op_pos[2] ),
    .O(_02810_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06093_ (
    .I0(_00418_),
    .I1(\oc8051_memory_interface1.idat_cur[15] ),
    .I2(_00419_),
    .I3(\oc8051_memory_interface1.idat_old[31] ),
    .O(_02811_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06094_ (
    .I0(_00403_),
    .I1(\oc8051_memory_interface1.int_vec_buff[7] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02812_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06095_ (
    .I0(\oc8051_alu_src_sel1.op2[7] ),
    .I1(\oc8051_alu_src_sel1.op3[7] ),
    .I2(_02772_),
    .I3(_03907_),
    .O(\oc8051_memory_interface1.pcs_source[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _06096_ (
    .I0(_02813_),
    .I1(_02761_),
    .I2(\oc8051_memory_interface1.pc_wr ),
    .I3(_03907_),
    .O(_03280_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06097_ (
    .I0(_02821_),
    .I1(\oc8051_memory_interface1.pc_buf[11] ),
    .I2(_02817_),
    .I3(_02814_),
    .O(_02813_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _06098_ (
    .I0(\oc8051_memory_interface1.alu[3] ),
    .I1(_00672_),
    .I2(_02815_),
    .I3(_03907_),
    .O(_02814_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06099_ (
    .I0(\oc8051_alu1.dec[12] ),
    .I1(\oc8051_alu1.inc[12] ),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_00137_),
    .O(_00322_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06100_ (
    .I0(\oc8051_sfr1.oc8051_acc1.data2_in[3] ),
    .I1(_02816_),
    .I2(_02775_),
    .I3(\oc8051_alu_src_sel1.op2[3] ),
    .O(_02815_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06101_ (
    .I0(_00536_),
    .I1(_00500_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02816_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _06102_ (
    .I0(_03333_),
    .I1(_03332_),
    .I2(_03120_),
    .I3(\oc8051_memory_interface1.pcs_source[7] ),
    .O(_02817_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _06103_ (
    .I0(_02773_),
    .I1(_02819_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02818_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _06104_ (
    .I0(_00919_),
    .I1(_00593_),
    .I2(_00911_),
    .I3(_00500_),
    .O(_02819_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _06105_ (
    .I0(_00923_),
    .I1(_02816_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02820_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06106_ (
    .I0(_02772_),
    .I1(_02818_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02821_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _06107_ (
    .I0(_02822_),
    .I1(_02762_),
    .I2(\oc8051_memory_interface1.pc_wr ),
    .I3(_03907_),
    .O(_03281_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06108_ (
    .I0(_02821_),
    .I1(\oc8051_memory_interface1.pc_buf[12] ),
    .I2(_02826_),
    .I3(_02823_),
    .O(_02822_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000111)
  ) _06109_ (
    .I0(\oc8051_memory_interface1.alu[4] ),
    .I1(_00672_),
    .I2(_02825_),
    .I3(_02824_),
    .O(_02823_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06110_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[4] ),
    .I1(\oc8051_alu1.oc8051_div1.src2[4] ),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_00146_),
    .O(_00323_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06111_ (
    .I0(\oc8051_sfr1.oc8051_acc1.data2_in[4] ),
    .I1(_02816_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02824_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06112_ (
    .I0(_02775_),
    .I1(\oc8051_alu_src_sel1.op2[4] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02825_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _06113_ (
    .I0(_03335_),
    .I1(_03334_),
    .I2(_03120_),
    .I3(\oc8051_memory_interface1.pcs_source[7] ),
    .O(_02826_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011101100001111)
  ) _06114_ (
    .I0(_02830_),
    .I1(_02827_),
    .I2(_02763_),
    .I3(\oc8051_memory_interface1.pc_wr ),
    .O(_03282_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _06115_ (
    .I0(\oc8051_memory_interface1.alu[5] ),
    .I1(_00672_),
    .I2(_02828_),
    .I3(_03907_),
    .O(_02827_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _06116_ (
    .I0(_02821_),
    .I1(\oc8051_memory_interface1.pc_buf[13] ),
    .I2(_02829_),
    .I3(_03907_),
    .O(_02828_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06117_ (
    .I0(\oc8051_sfr1.oc8051_acc1.data2_in[5] ),
    .I1(_02816_),
    .I2(_02775_),
    .I3(\oc8051_alu_src_sel1.op2[5] ),
    .O(_02829_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _06118_ (
    .I0(_03337_),
    .I1(_03336_),
    .I2(_03120_),
    .I3(\oc8051_memory_interface1.pcs_source[7] ),
    .O(_02830_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111011100001111)
  ) _06119_ (
    .I0(_02834_),
    .I1(_02831_),
    .I2(_02764_),
    .I3(\oc8051_memory_interface1.pc_wr ),
    .O(_03283_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _06120_ (
    .I0(_02821_),
    .I1(\oc8051_memory_interface1.pc_buf[14] ),
    .I2(_02832_),
    .I3(_03907_),
    .O(_02831_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _06121_ (
    .I0(_03732_),
    .I1(\oc8051_alu1.oc8051_div1.tmp_div[2] ),
    .I2(_00325_),
    .I3(_03907_),
    .O(_00324_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _06122_ (
    .I0(\oc8051_memory_interface1.alu[6] ),
    .I1(_00672_),
    .I2(_02833_),
    .I3(_03907_),
    .O(_02832_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06123_ (
    .I0(_02775_),
    .I1(\oc8051_alu_src_sel1.op2[6] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02833_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _06124_ (
    .I0(\oc8051_sfr1.oc8051_acc1.data2_in[6] ),
    .I1(_02816_),
    .I2(_02835_),
    .I3(_03907_),
    .O(_02834_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _06125_ (
    .I0(_03339_),
    .I1(_03338_),
    .I2(_03120_),
    .I3(\oc8051_memory_interface1.pcs_source[7] ),
    .O(_02835_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011101100001111)
  ) _06126_ (
    .I0(_02839_),
    .I1(_02836_),
    .I2(_02765_),
    .I3(\oc8051_memory_interface1.pc_wr ),
    .O(_03284_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _06127_ (
    .I0(\oc8051_memory_interface1.alu[7] ),
    .I1(_00672_),
    .I2(_02837_),
    .I3(_03907_),
    .O(_02836_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _06128_ (
    .I0(_02821_),
    .I1(\oc8051_memory_interface1.pc_buf[15] ),
    .I2(_02838_),
    .I3(_03907_),
    .O(_02837_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06129_ (
    .I0(\oc8051_sfr1.oc8051_acc1.data2_in[7] ),
    .I1(_02816_),
    .I2(_02775_),
    .I3(\oc8051_alu_src_sel1.op2[7] ),
    .O(_02838_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _06130_ (
    .I0(_03341_),
    .I1(_03340_),
    .I2(_03120_),
    .I3(\oc8051_memory_interface1.pcs_source[7] ),
    .O(_02839_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111011100001111)
  ) _06131_ (
    .I0(_02844_),
    .I1(_02840_),
    .I2(_02758_),
    .I3(\oc8051_memory_interface1.pc_wr ),
    .O(_03285_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _06132_ (
    .I0(\oc8051_alu1.oc8051_div1.sub1[8] ),
    .I1(_03422_),
    .I2(_00065_),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_div1.div1 )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010001100000000)
  ) _06133_ (
    .I0(\oc8051_sfr1.dat0[7] ),
    .I1(_00088_),
    .I2(_00071_),
    .I3(\oc8051_decoder1.src_sel2[0] ),
    .O(_00086_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06134_ (
    .I0(_00155_),
    .I1(_03687_),
    .I2(_03733_),
    .I3(\oc8051_alu1.oc8051_mul1.mul_result[4] ),
    .O(_00325_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000111)
  ) _06135_ (
    .I0(\oc8051_memory_interface1.alu[0] ),
    .I1(_00672_),
    .I2(_02843_),
    .I3(_02841_),
    .O(_02840_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06136_ (
    .I0(_02842_),
    .I1(\oc8051_alu_src_sel1.op1[5] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02841_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _06137_ (
    .I0(_02820_),
    .I1(_02821_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02842_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06138_ (
    .I0(\oc8051_sfr1.oc8051_acc1.data2_in[0] ),
    .I1(_02816_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02843_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000111)
  ) _06139_ (
    .I0(_02845_),
    .I1(\oc8051_memory_interface1.pc_buf[8] ),
    .I2(_02847_),
    .I3(_02846_),
    .O(_02844_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06140_ (
    .I0(_02821_),
    .I1(_02820_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02845_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _06141_ (
    .I0(_03327_),
    .I1(_03326_),
    .I2(_03120_),
    .I3(\oc8051_memory_interface1.pcs_source[7] ),
    .O(_02846_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06142_ (
    .I0(_02775_),
    .I1(\oc8051_alu_src_sel1.op2[0] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02847_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _06143_ (
    .I0(_02848_),
    .I1(_02759_),
    .I2(\oc8051_memory_interface1.pc_wr ),
    .I3(_03907_),
    .O(_03286_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06144_ (
    .I0(_02842_),
    .I1(\oc8051_alu_src_sel1.op1[6] ),
    .I2(_02852_),
    .I3(_02849_),
    .O(_02848_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11111000)
  ) _06145_ (
    .I0(_00246_),
    .I1(\oc8051_sfr1.oc8051_acc1.data2_in[5] ),
    .I2(_00326_),
    .I3(_03907_),
    .O(\oc8051_sfr1.oc8051_acc1.acc[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06146_ (
    .I0(\oc8051_memory_interface1.alu[1] ),
    .I1(_00672_),
    .I2(_02851_),
    .I3(_02850_),
    .O(_02849_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06147_ (
    .I0(_02845_),
    .I1(\oc8051_memory_interface1.pc_buf[9] ),
    .I2(\oc8051_alu_src_sel1.op2[1] ),
    .I3(_02775_),
    .O(_02850_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06148_ (
    .I0(\oc8051_sfr1.oc8051_acc1.data2_in[1] ),
    .I1(_02816_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02851_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _06149_ (
    .I0(_03329_),
    .I1(_03328_),
    .I2(_03120_),
    .I3(\oc8051_memory_interface1.pcs_source[7] ),
    .O(_02852_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _06150_ (
    .I0(_02853_),
    .I1(_02760_),
    .I2(\oc8051_memory_interface1.pc_wr ),
    .I3(_03907_),
    .O(_03287_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _06151_ (
    .I0(_02842_),
    .I1(\oc8051_alu_src_sel1.op1[7] ),
    .I2(_02854_),
    .I3(_02857_),
    .O(_02853_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000111)
  ) _06152_ (
    .I0(\oc8051_memory_interface1.alu[2] ),
    .I1(_00672_),
    .I2(_02856_),
    .I3(_02855_),
    .O(_02854_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06153_ (
    .I0(\oc8051_sfr1.oc8051_acc1.data2_in[2] ),
    .I1(_02816_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02855_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _06154_ (
    .I0(_03331_),
    .I1(_03330_),
    .I2(_03120_),
    .I3(\oc8051_memory_interface1.pcs_source[7] ),
    .O(_02856_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06155_ (
    .I0(_02845_),
    .I1(\oc8051_memory_interface1.pc_buf[10] ),
    .I2(\oc8051_alu_src_sel1.op2[2] ),
    .I3(_02775_),
    .O(_02857_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110000001010)
  ) _06156_ (
    .I0(\oc8051_memory_interface1.alu[5] ),
    .I1(_00336_),
    .I2(_00246_),
    .I3(_00166_),
    .O(_00326_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _06157_ (
    .I0(_02858_),
    .I1(_02750_),
    .I2(\oc8051_memory_interface1.pc_wr ),
    .I3(_03907_),
    .O(_03288_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110100000000)
  ) _06158_ (
    .I0(\oc8051_memory_interface1.alu[0] ),
    .I1(_02859_),
    .I2(_02862_),
    .I3(_02860_),
    .O(_02858_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _06159_ (
    .I0(_02845_),
    .I1(_02816_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02859_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _06160_ (
    .I0(_02842_),
    .I1(\oc8051_alu_src_sel1.op2[0] ),
    .I2(_02861_),
    .I3(_03907_),
    .O(_02860_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06161_ (
    .I0(_00672_),
    .I1(\oc8051_memory_interface1.pc_buf[0] ),
    .I2(\oc8051_alu_src_sel1.op3[0] ),
    .I3(_02775_),
    .O(_02861_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _06162_ (
    .I0(_03343_),
    .I1(_03342_),
    .I2(_03120_),
    .I3(\oc8051_memory_interface1.pcs_source[7] ),
    .O(_02862_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101010100111100)
  ) _06163_ (
    .I0(_02863_),
    .I1(_02751_),
    .I2(\oc8051_memory_interface1.pc_buf[2] ),
    .I3(\oc8051_memory_interface1.pc_wr ),
    .O(_03289_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110100000000)
  ) _06164_ (
    .I0(\oc8051_memory_interface1.alu[2] ),
    .I1(_02859_),
    .I2(_02866_),
    .I3(_02864_),
    .O(_02863_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _06165_ (
    .I0(_02842_),
    .I1(\oc8051_alu_src_sel1.op2[2] ),
    .I2(_02865_),
    .I3(_03907_),
    .O(_02864_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06166_ (
    .I0(_00672_),
    .I1(\oc8051_memory_interface1.pc_buf[2] ),
    .I2(\oc8051_alu_src_sel1.op3[2] ),
    .I3(_02775_),
    .O(_02865_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _06167_ (
    .I0(\oc8051_alu1.oc8051_div1.rem1[5] ),
    .I1(\oc8051_alu1.oc8051_div1.sub0[5] ),
    .I2(\oc8051_alu1.oc8051_div1.div0 ),
    .I3(_03907_),
    .O(\oc8051_alu1.divsrc1[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _06168_ (
    .I0(_03347_),
    .I1(_03346_),
    .I2(_03120_),
    .I3(\oc8051_memory_interface1.pcs_source[7] ),
    .O(_02866_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011101111110000)
  ) _06169_ (
    .I0(_02870_),
    .I1(_02867_),
    .I2(_02753_),
    .I3(\oc8051_memory_interface1.pc_wr ),
    .O(_03290_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110100000000)
  ) _06170_ (
    .I0(\oc8051_memory_interface1.alu[3] ),
    .I1(_02859_),
    .I2(_02868_),
    .I3(_02869_),
    .O(_02867_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06171_ (
    .I0(_02842_),
    .I1(\oc8051_alu_src_sel1.op2[3] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02868_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06172_ (
    .I0(_00672_),
    .I1(\oc8051_memory_interface1.pc_buf[3] ),
    .I2(\oc8051_alu_src_sel1.op3[3] ),
    .I3(_02775_),
    .O(_02869_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _06173_ (
    .I0(_03349_),
    .I1(_03348_),
    .I2(_03120_),
    .I3(\oc8051_memory_interface1.pcs_source[7] ),
    .O(_02870_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011101100001111)
  ) _06174_ (
    .I0(_02874_),
    .I1(_02871_),
    .I2(_02754_),
    .I3(\oc8051_memory_interface1.pc_wr ),
    .O(_03291_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11010000)
  ) _06175_ (
    .I0(\oc8051_memory_interface1.alu[4] ),
    .I1(_02859_),
    .I2(_02872_),
    .I3(_03907_),
    .O(_02871_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _06176_ (
    .I0(_02842_),
    .I1(\oc8051_alu_src_sel1.op2[4] ),
    .I2(_02873_),
    .I3(_03907_),
    .O(_02872_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06177_ (
    .I0(_00672_),
    .I1(\oc8051_memory_interface1.pc_buf[4] ),
    .I2(\oc8051_alu_src_sel1.op3[4] ),
    .I3(_02775_),
    .O(_02873_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06178_ (
    .I0(\oc8051_alu1.oc8051_div1.sub1[5] ),
    .I1(\oc8051_alu1.oc8051_div1.rem2[5] ),
    .I2(\oc8051_alu1.oc8051_div1.div1 ),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_div1.rem1[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _06179_ (
    .I0(_03351_),
    .I1(_03350_),
    .I2(_03120_),
    .I3(\oc8051_memory_interface1.pcs_source[7] ),
    .O(_02874_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011101100001111)
  ) _06180_ (
    .I0(_02878_),
    .I1(_02875_),
    .I2(_02755_),
    .I3(\oc8051_memory_interface1.pc_wr ),
    .O(_03292_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110100000000)
  ) _06181_ (
    .I0(\oc8051_memory_interface1.alu[5] ),
    .I1(_02859_),
    .I2(_02877_),
    .I3(_02876_),
    .O(_02875_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06182_ (
    .I0(_02842_),
    .I1(\oc8051_alu_src_sel1.op2[5] ),
    .I2(_00672_),
    .I3(\oc8051_memory_interface1.pc_buf[5] ),
    .O(_02876_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06183_ (
    .I0(_02775_),
    .I1(\oc8051_alu_src_sel1.op3[5] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02877_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _06184_ (
    .I0(_03353_),
    .I1(_03352_),
    .I2(_03120_),
    .I3(\oc8051_memory_interface1.pcs_source[7] ),
    .O(_02878_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011101100001111)
  ) _06185_ (
    .I0(_02882_),
    .I1(_02879_),
    .I2(_02756_),
    .I3(\oc8051_memory_interface1.pc_wr ),
    .O(_03293_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110100000000)
  ) _06186_ (
    .I0(\oc8051_memory_interface1.alu[6] ),
    .I1(_02859_),
    .I2(_02881_),
    .I3(_02880_),
    .O(_02879_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06187_ (
    .I0(_02842_),
    .I1(\oc8051_alu_src_sel1.op2[6] ),
    .I2(_00672_),
    .I3(\oc8051_memory_interface1.pc_buf[6] ),
    .O(_02880_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06188_ (
    .I0(_02775_),
    .I1(\oc8051_alu_src_sel1.op3[6] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02881_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100110011001010)
  ) _06189_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[5] ),
    .I1(\oc8051_alu1.oc8051_div1.tmp_rem[5] ),
    .I2(\oc8051_alu1.oc8051_div1.cycle[0] ),
    .I3(\oc8051_alu1.oc8051_div1.cycle[1] ),
    .O(\oc8051_alu1.oc8051_div1.rem2[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _06190_ (
    .I0(_03355_),
    .I1(_03354_),
    .I2(_03120_),
    .I3(\oc8051_memory_interface1.pcs_source[7] ),
    .O(_02882_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _06191_ (
    .I0(_02883_),
    .I1(_02757_),
    .I2(\oc8051_memory_interface1.pc_wr ),
    .I3(_03907_),
    .O(_03294_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1101000000000000)
  ) _06192_ (
    .I0(\oc8051_memory_interface1.alu[7] ),
    .I1(_02859_),
    .I2(_02884_),
    .I3(_02885_),
    .O(_02883_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06193_ (
    .I0(_02842_),
    .I1(\oc8051_alu_src_sel1.op2[7] ),
    .I2(_02775_),
    .I3(\oc8051_alu_src_sel1.op3[7] ),
    .O(_02884_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _06194_ (
    .I0(_00672_),
    .I1(\oc8051_memory_interface1.pc_buf[7] ),
    .I2(_02886_),
    .I3(_03907_),
    .O(_02885_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _06195_ (
    .I0(_03357_),
    .I1(_03356_),
    .I2(_03120_),
    .I3(\oc8051_memory_interface1.pcs_source[7] ),
    .O(_02886_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06196_ (
    .I0(\oc8051_memory_interface1.pc_buf[0] ),
    .I1(_03295_),
    .I2(\oc8051_memory_interface1.pc_wr_r2 ),
    .I3(_03907_),
    .O(_03296_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010101000111100)
  ) _06197_ (
    .I0(\oc8051_memory_interface1.pc_buf[1] ),
    .I1(_03410_),
    .I2(_03409_),
    .I3(\oc8051_memory_interface1.pc_wr_r2 ),
    .O(_03297_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11101000)
  ) _06198_ (
    .I0(\oc8051_memory_interface1.op_length[0] ),
    .I1(\oc8051_memory_interface1.op_pos[0] ),
    .I2(\oc8051_memory_interface1.pc_buf[0] ),
    .I3(_03907_),
    .O(_03410_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10010110)
  ) _06199_ (
    .I0(\oc8051_memory_interface1.op_length[1] ),
    .I1(\oc8051_memory_interface1.op_pos[1] ),
    .I2(\oc8051_memory_interface1.pc_buf[1] ),
    .I3(_03907_),
    .O(_03409_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06200_ (
    .I0(_03258_),
    .I1(_03259_),
    .I2(_00307_),
    .I3(_00122_),
    .O(_00327_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06201_ (
    .I0(\oc8051_memory_interface1.pc_buf[2] ),
    .I1(_03298_),
    .I2(\oc8051_memory_interface1.pc_wr_r2 ),
    .I3(_03907_),
    .O(_03299_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06202_ (
    .I0(\oc8051_memory_interface1.pc_buf[3] ),
    .I1(_03300_),
    .I2(\oc8051_memory_interface1.pc_wr_r2 ),
    .I3(_03907_),
    .O(_03301_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06203_ (
    .I0(\oc8051_memory_interface1.pc_buf[4] ),
    .I1(_03302_),
    .I2(\oc8051_memory_interface1.pc_wr_r2 ),
    .I3(_03907_),
    .O(_03303_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06204_ (
    .I0(\oc8051_memory_interface1.pc_buf[5] ),
    .I1(_03304_),
    .I2(\oc8051_memory_interface1.pc_wr_r2 ),
    .I3(_03907_),
    .O(_03305_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06205_ (
    .I0(\oc8051_memory_interface1.pc_buf[6] ),
    .I1(_03306_),
    .I2(\oc8051_memory_interface1.pc_wr_r2 ),
    .I3(_03907_),
    .O(_03307_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06206_ (
    .I0(\oc8051_memory_interface1.pc_buf[7] ),
    .I1(_03308_),
    .I2(\oc8051_memory_interface1.pc_wr_r2 ),
    .I3(_03907_),
    .O(_03309_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06207_ (
    .I0(\oc8051_memory_interface1.pc_buf[8] ),
    .I1(_03310_),
    .I2(\oc8051_memory_interface1.pc_wr_r2 ),
    .I3(_03907_),
    .O(_03311_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06208_ (
    .I0(\oc8051_memory_interface1.pc_buf[9] ),
    .I1(_03312_),
    .I2(\oc8051_memory_interface1.pc_wr_r2 ),
    .I3(_03907_),
    .O(_03313_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06209_ (
    .I0(\oc8051_memory_interface1.pc_buf[10] ),
    .I1(_03314_),
    .I2(\oc8051_memory_interface1.pc_wr_r2 ),
    .I3(_03907_),
    .O(_03315_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06210_ (
    .I0(\oc8051_memory_interface1.pc_buf[11] ),
    .I1(_03316_),
    .I2(\oc8051_memory_interface1.pc_wr_r2 ),
    .I3(_03907_),
    .O(_03317_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000100000000)
  ) _06211_ (
    .I0(_00329_),
    .I1(_00330_),
    .I2(_00331_),
    .I3(_00332_),
    .O(_00328_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06212_ (
    .I0(\oc8051_memory_interface1.pc_buf[12] ),
    .I1(_03318_),
    .I2(\oc8051_memory_interface1.pc_wr_r2 ),
    .I3(_03907_),
    .O(_03319_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06213_ (
    .I0(\oc8051_memory_interface1.pc_buf[13] ),
    .I1(_03320_),
    .I2(\oc8051_memory_interface1.pc_wr_r2 ),
    .I3(_03907_),
    .O(_03321_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06214_ (
    .I0(\oc8051_memory_interface1.pc_buf[14] ),
    .I1(_03322_),
    .I2(\oc8051_memory_interface1.pc_wr_r2 ),
    .I3(_03907_),
    .O(_03323_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06215_ (
    .I0(\oc8051_memory_interface1.pc_buf[15] ),
    .I1(_03324_),
    .I2(\oc8051_memory_interface1.pc_wr_r2 ),
    .I3(_03907_),
    .O(_03325_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _06216_ (
    .I0(\oc8051_memory_interface1.op_pos[2] ),
    .I1(\oc8051_memory_interface1.pc_wr_r2 ),
    .I2(_02752_),
    .I3(_00404_),
    .O(_02887_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _06217_ (
    .I0(_02888_),
    .I1(_03360_),
    .I2(\oc8051_memory_interface1.pc_wr_r2 ),
    .I3(_02887_),
    .O(_03362_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0110)
  ) _06218_ (
    .I0(\oc8051_memory_interface1.op_length[0] ),
    .I1(\oc8051_memory_interface1.op_pos[0] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02888_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000010100001100)
  ) _06219_ (
    .I0(_02889_),
    .I1(_03361_),
    .I2(\oc8051_memory_interface1.pc_wr_r2 ),
    .I3(_02887_),
    .O(_03363_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011010011000011)
  ) _06220_ (
    .I0(_00597_),
    .I1(\oc8051_memory_interface1.op_length[1] ),
    .I2(\oc8051_memory_interface1.op_pos[1] ),
    .I3(\oc8051_memory_interface1.op_pos[0] ),
    .O(_02889_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100110011001010)
  ) _06221_ (
    .I0(\oc8051_memory_interface1.ri[0] ),
    .I1(\oc8051_sfr1.oc8051_dptr1.data_lo[0] ),
    .I2(\oc8051_decoder1.mem_act[1] ),
    .I3(\oc8051_decoder1.mem_act[4] ),
    .O(_03365_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06222_ (
    .I0(\oc8051_alu1.dec[5] ),
    .I1(\oc8051_alu1.inc[5] ),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_00137_),
    .O(_00329_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100110011001010)
  ) _06223_ (
    .I0(\oc8051_memory_interface1.ri[1] ),
    .I1(\oc8051_sfr1.oc8051_dptr1.data_lo[1] ),
    .I2(\oc8051_decoder1.mem_act[1] ),
    .I3(\oc8051_decoder1.mem_act[4] ),
    .O(_03366_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100110011001010)
  ) _06224_ (
    .I0(\oc8051_memory_interface1.ri[2] ),
    .I1(\oc8051_sfr1.oc8051_dptr1.data_lo[2] ),
    .I2(\oc8051_decoder1.mem_act[1] ),
    .I3(\oc8051_decoder1.mem_act[4] ),
    .O(_03367_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100110011001010)
  ) _06225_ (
    .I0(\oc8051_memory_interface1.ri[3] ),
    .I1(\oc8051_sfr1.oc8051_dptr1.data_lo[3] ),
    .I2(\oc8051_decoder1.mem_act[1] ),
    .I3(\oc8051_decoder1.mem_act[4] ),
    .O(_03368_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100110011001010)
  ) _06226_ (
    .I0(\oc8051_memory_interface1.ri[4] ),
    .I1(\oc8051_sfr1.oc8051_dptr1.data_lo[4] ),
    .I2(\oc8051_decoder1.mem_act[1] ),
    .I3(\oc8051_decoder1.mem_act[4] ),
    .O(_03369_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100110011001010)
  ) _06227_ (
    .I0(\oc8051_memory_interface1.ri[5] ),
    .I1(\oc8051_sfr1.oc8051_dptr1.data_lo[5] ),
    .I2(\oc8051_decoder1.mem_act[1] ),
    .I3(\oc8051_decoder1.mem_act[4] ),
    .O(_03370_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100110011001010)
  ) _06228_ (
    .I0(\oc8051_memory_interface1.ri[6] ),
    .I1(\oc8051_sfr1.oc8051_dptr1.data_lo[6] ),
    .I2(\oc8051_decoder1.mem_act[1] ),
    .I3(\oc8051_decoder1.mem_act[4] ),
    .O(_03371_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100110011001010)
  ) _06229_ (
    .I0(\oc8051_memory_interface1.ri[7] ),
    .I1(\oc8051_sfr1.oc8051_dptr1.data_lo[7] ),
    .I2(\oc8051_decoder1.mem_act[1] ),
    .I3(\oc8051_decoder1.mem_act[4] ),
    .O(_03372_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _06230_ (
    .I0(\oc8051_decoder1.mem_act[1] ),
    .I1(\oc8051_decoder1.mem_act[4] ),
    .I2(\oc8051_sfr1.oc8051_dptr1.data_hi[0] ),
    .I3(_03907_),
    .O(_03373_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _06231_ (
    .I0(\oc8051_decoder1.mem_act[1] ),
    .I1(\oc8051_decoder1.mem_act[4] ),
    .I2(\oc8051_sfr1.oc8051_dptr1.data_hi[1] ),
    .I3(_03907_),
    .O(_03374_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _06232_ (
    .I0(\oc8051_decoder1.mem_act[1] ),
    .I1(\oc8051_decoder1.mem_act[4] ),
    .I2(\oc8051_sfr1.oc8051_dptr1.data_hi[2] ),
    .I3(_03907_),
    .O(_03375_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101110000000000)
  ) _06233_ (
    .I0(_03711_),
    .I1(\oc8051_alu1.oc8051_div1.src1[5] ),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_00146_),
    .O(_00330_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _06234_ (
    .I0(\oc8051_decoder1.mem_act[1] ),
    .I1(\oc8051_decoder1.mem_act[4] ),
    .I2(\oc8051_sfr1.oc8051_dptr1.data_hi[3] ),
    .I3(_03907_),
    .O(_03376_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _06235_ (
    .I0(\oc8051_decoder1.mem_act[1] ),
    .I1(\oc8051_decoder1.mem_act[4] ),
    .I2(\oc8051_sfr1.oc8051_dptr1.data_hi[4] ),
    .I3(_03907_),
    .O(_03377_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _06236_ (
    .I0(\oc8051_decoder1.mem_act[1] ),
    .I1(\oc8051_decoder1.mem_act[4] ),
    .I2(\oc8051_sfr1.oc8051_dptr1.data_hi[5] ),
    .I3(_03907_),
    .O(_03378_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _06237_ (
    .I0(\oc8051_decoder1.mem_act[1] ),
    .I1(\oc8051_decoder1.mem_act[4] ),
    .I2(\oc8051_sfr1.oc8051_dptr1.data_hi[6] ),
    .I3(_03907_),
    .O(_03379_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _06238_ (
    .I0(\oc8051_decoder1.mem_act[1] ),
    .I1(\oc8051_decoder1.mem_act[4] ),
    .I2(\oc8051_sfr1.oc8051_dptr1.data_hi[7] ),
    .I3(_03907_),
    .O(_03380_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _06239_ (
    .I0(\oc8051_decoder1.mem_act[3] ),
    .I1(\oc8051_decoder1.mem_act[1] ),
    .I2(wbd_ack_i),
    .I3(_03907_),
    .O(_03381_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _06240_ (
    .I0(\oc8051_decoder1.mem_act[3] ),
    .I1(\oc8051_decoder1.mem_act[1] ),
    .I2(\oc8051_sfr1.oc8051_acc1.data_out[0] ),
    .I3(_03907_),
    .O(_03382_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _06241_ (
    .I0(\oc8051_decoder1.mem_act[3] ),
    .I1(\oc8051_decoder1.mem_act[1] ),
    .I2(\oc8051_sfr1.oc8051_acc1.data_out[1] ),
    .I3(_03907_),
    .O(_03383_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _06242_ (
    .I0(\oc8051_decoder1.mem_act[3] ),
    .I1(\oc8051_decoder1.mem_act[1] ),
    .I2(\oc8051_sfr1.oc8051_acc1.data_out[2] ),
    .I3(_03907_),
    .O(_03384_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _06243_ (
    .I0(\oc8051_decoder1.mem_act[3] ),
    .I1(\oc8051_decoder1.mem_act[1] ),
    .I2(\oc8051_sfr1.oc8051_acc1.data_out[3] ),
    .I3(_03907_),
    .O(_03385_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _06244_ (
    .I0(\oc8051_ram_top1.wr_data_r[7] ),
    .I1(\oc8051_ram_top1.oc8051_idata.rd_data[7] ),
    .I2(\oc8051_ram_top1.rd_en_r ),
    .I3(_03907_),
    .O(_00088_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110110000001110)
  ) _06245_ (
    .I0(_03114_),
    .I1(_00150_),
    .I2(_03711_),
    .I3(\oc8051_alu1.oc8051_div1.src1[5] ),
    .O(_00331_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _06246_ (
    .I0(\oc8051_decoder1.mem_act[3] ),
    .I1(\oc8051_decoder1.mem_act[1] ),
    .I2(\oc8051_sfr1.oc8051_acc1.data_out[4] ),
    .I3(_03907_),
    .O(_03386_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _06247_ (
    .I0(\oc8051_decoder1.mem_act[3] ),
    .I1(\oc8051_decoder1.mem_act[1] ),
    .I2(\oc8051_sfr1.oc8051_acc1.data_out[5] ),
    .I3(_03907_),
    .O(_03387_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _06248_ (
    .I0(\oc8051_decoder1.mem_act[3] ),
    .I1(\oc8051_decoder1.mem_act[1] ),
    .I2(\oc8051_sfr1.oc8051_acc1.data_out[6] ),
    .I3(_03907_),
    .O(_03388_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _06249_ (
    .I0(\oc8051_decoder1.mem_act[3] ),
    .I1(\oc8051_decoder1.mem_act[1] ),
    .I2(\oc8051_sfr1.oc8051_acc1.data_out[7] ),
    .I3(_03907_),
    .O(_03389_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111011110000)
  ) _06250_ (
    .I0(_03215_),
    .I1(_02939_),
    .I2(_02940_),
    .I3(_02937_),
    .O(_03390_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06251_ (
    .I0(_02891_),
    .I1(_00843_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02890_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _06252_ (
    .I0(_00829_),
    .I1(_00878_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02891_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000001011)
  ) _06253_ (
    .I0(_02896_),
    .I1(\oc8051_ram_top1.rd_addr[2] ),
    .I2(_02893_),
    .I3(_02895_),
    .O(_02892_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06254_ (
    .I0(\oc8051_sfr1.oc8051_int1.ie[7] ),
    .I1(\oc8051_sfr1.oc8051_int1.ie[3] ),
    .I2(\oc8051_ram_top1.rd_addr[2] ),
    .I3(_00875_),
    .O(_02893_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06255_ (
    .I0(\oc8051_sfr1.oc8051_int1.ie[4] ),
    .I1(\oc8051_sfr1.oc8051_int1.ie[0] ),
    .I2(\oc8051_ram_top1.rd_addr[2] ),
    .I3(_00802_),
    .O(_02895_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011101100001111)
  ) _06256_ (
    .I0(_03711_),
    .I1(_00142_),
    .I2(_00148_),
    .I3(\oc8051_alu1.oc8051_div1.src1[5] ),
    .O(_00332_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111010100111111)
  ) _06257_ (
    .I0(\oc8051_sfr1.oc8051_int1.ie[6] ),
    .I1(\oc8051_sfr1.oc8051_int1.ie[5] ),
    .I2(\oc8051_ram_top1.rd_addr[0] ),
    .I3(\oc8051_ram_top1.rd_addr[1] ),
    .O(_02896_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111010100111111)
  ) _06258_ (
    .I0(\oc8051_sfr1.oc8051_int1.ie[2] ),
    .I1(\oc8051_sfr1.oc8051_int1.ie[1] ),
    .I2(\oc8051_ram_top1.rd_addr[0] ),
    .I3(\oc8051_ram_top1.rd_addr[1] ),
    .O(_02897_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001111100000000)
  ) _06259_ (
    .I0(\oc8051_ram_top1.rd_addr[2] ),
    .I1(_02904_),
    .I2(_02900_),
    .I3(_02899_),
    .O(_02898_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06260_ (
    .I0(_00803_),
    .I1(_00843_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02899_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000001011)
  ) _06261_ (
    .I0(_02903_),
    .I1(\oc8051_ram_top1.rd_addr[2] ),
    .I2(_02901_),
    .I3(_02902_),
    .O(_02900_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06262_ (
    .I0(\oc8051_sfr1.oc8051_acc1.data_out[7] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[3] ),
    .I2(\oc8051_ram_top1.rd_addr[2] ),
    .I3(_00875_),
    .O(_02901_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06263_ (
    .I0(\oc8051_sfr1.oc8051_acc1.data_out[4] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[0] ),
    .I2(\oc8051_ram_top1.rd_addr[2] ),
    .I3(_00802_),
    .O(_02902_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111010100111111)
  ) _06264_ (
    .I0(\oc8051_sfr1.oc8051_acc1.data_out[6] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[5] ),
    .I2(\oc8051_ram_top1.rd_addr[0] ),
    .I3(\oc8051_ram_top1.rd_addr[1] ),
    .O(_02903_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111010100111111)
  ) _06265_ (
    .I0(\oc8051_sfr1.oc8051_acc1.data_out[2] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[1] ),
    .I2(\oc8051_ram_top1.rd_addr[0] ),
    .I3(\oc8051_ram_top1.rd_addr[1] ),
    .O(_02904_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _06266_ (
    .I0(_02907_),
    .I1(\oc8051_sfr1.oc8051_int1.ip[1] ),
    .I2(_02908_),
    .I3(_02906_),
    .O(_02905_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _06267_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[4] ),
    .I1(_00164_),
    .I2(_00334_),
    .I3(_00335_),
    .O(_00333_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _06268_ (
    .I0(_00802_),
    .I1(\oc8051_sfr1.oc8051_int1.ip[0] ),
    .I2(\oc8051_ram_top1.rd_addr[2] ),
    .I3(_03907_),
    .O(_02906_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _06269_ (
    .I0(\oc8051_ram_top1.rd_addr[1] ),
    .I1(\oc8051_ram_top1.rd_addr[0] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02907_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001111111111)
  ) _06270_ (
    .I0(\oc8051_sfr1.oc8051_int1.ip[3] ),
    .I1(\oc8051_sfr1.oc8051_int1.ip[2] ),
    .I2(\oc8051_ram_top1.rd_addr[0] ),
    .I3(\oc8051_ram_top1.rd_addr[1] ),
    .O(_02908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _06271_ (
    .I0(_00875_),
    .I1(\oc8051_sfr1.oc8051_int1.ip[7] ),
    .I2(_02910_),
    .I3(_03907_),
    .O(_02909_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _06272_ (
    .I0(_00888_),
    .I1(\oc8051_sfr1.oc8051_int1.ip[6] ),
    .I2(\oc8051_ram_top1.rd_addr[2] ),
    .I3(_02911_),
    .O(_02910_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111010111110011)
  ) _06273_ (
    .I0(\oc8051_sfr1.oc8051_int1.ip[5] ),
    .I1(\oc8051_sfr1.oc8051_int1.ip[4] ),
    .I2(\oc8051_ram_top1.rd_addr[1] ),
    .I3(\oc8051_ram_top1.rd_addr[0] ),
    .O(_02911_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101100000000)
  ) _06274_ (
    .I0(_02913_),
    .I1(_02917_),
    .I2(_02922_),
    .I3(_00868_),
    .O(_02912_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _06275_ (
    .I0(_02914_),
    .I1(_00802_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02913_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101010111000011)
  ) _06276_ (
    .I0(\oc8051_sfr1.oc8051_psw1.data[3] ),
    .I1(_02916_),
    .I2(_02915_),
    .I3(\oc8051_ram_top1.rd_addr[2] ),
    .O(_02914_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _06277_ (
    .I0(\oc8051_sfr1.oc8051_acc1.acc[4] ),
    .I1(\oc8051_sfr1.oc8051_acc1.acc[5] ),
    .I2(\oc8051_sfr1.oc8051_acc1.acc[6] ),
    .I3(\oc8051_sfr1.oc8051_acc1.acc[7] ),
    .O(_02915_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06278_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[6] ),
    .I1(_00158_),
    .I2(_00157_),
    .I3(\oc8051_alu1.sub8[1] ),
    .O(_00334_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _06279_ (
    .I0(\oc8051_sfr1.oc8051_acc1.acc[0] ),
    .I1(\oc8051_sfr1.oc8051_acc1.acc[1] ),
    .I2(\oc8051_sfr1.oc8051_acc1.acc[2] ),
    .I3(\oc8051_sfr1.oc8051_acc1.acc[3] ),
    .O(_02916_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06280_ (
    .I0(_02920_),
    .I1(_02921_),
    .I2(\oc8051_ram_top1.rd_addr[2] ),
    .I3(_02918_),
    .O(_02917_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _06281_ (
    .I0(_02919_),
    .I1(_00853_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02918_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06282_ (
    .I0(\oc8051_alu1.srcAc ),
    .I1(\oc8051_sfr1.oc8051_psw1.data[1] ),
    .I2(\oc8051_ram_top1.rd_addr[2] ),
    .I3(_00888_),
    .O(_02919_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001111111111)
  ) _06283_ (
    .I0(cy),
    .I1(\oc8051_sfr1.oc8051_psw1.data[4] ),
    .I2(\oc8051_ram_top1.rd_addr[1] ),
    .I3(\oc8051_ram_top1.rd_addr[0] ),
    .O(_02920_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001111111111)
  ) _06284_ (
    .I0(\oc8051_sfr1.oc8051_psw1.data[2] ),
    .I1(\oc8051_sfr1.oc8051_psw1.data[0] ),
    .I2(\oc8051_ram_top1.rd_addr[1] ),
    .I3(\oc8051_ram_top1.rd_addr[0] ),
    .O(_02921_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000100000000)
  ) _06285_ (
    .I0(_02926_),
    .I1(_02927_),
    .I2(_00853_),
    .I3(_02923_),
    .O(_02922_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _06286_ (
    .I0(_02924_),
    .I1(_02925_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02923_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06287_ (
    .I0(\oc8051_sfr1.oc8051_b_register.data_out[6] ),
    .I1(\oc8051_sfr1.oc8051_b_register.data_out[2] ),
    .I2(\oc8051_ram_top1.rd_addr[2] ),
    .I3(_00888_),
    .O(_02924_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06288_ (
    .I0(\oc8051_sfr1.oc8051_b_register.data_out[4] ),
    .I1(\oc8051_sfr1.oc8051_b_register.data_out[0] ),
    .I2(\oc8051_ram_top1.rd_addr[2] ),
    .I3(_00802_),
    .O(_02925_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06289_ (
    .I0(_00155_),
    .I1(\oc8051_alu1.add8[1] ),
    .I2(\oc8051_alu1.oc8051_mul1.mul_result[13] ),
    .I3(_03733_),
    .O(_00335_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06290_ (
    .I0(\oc8051_sfr1.oc8051_b_register.data_out[7] ),
    .I1(\oc8051_sfr1.oc8051_b_register.data_out[3] ),
    .I2(\oc8051_ram_top1.rd_addr[2] ),
    .I3(_00875_),
    .O(_02926_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06291_ (
    .I0(\oc8051_sfr1.oc8051_b_register.data_out[5] ),
    .I1(\oc8051_sfr1.oc8051_b_register.data_out[1] ),
    .I2(\oc8051_ram_top1.rd_addr[2] ),
    .I3(_02907_),
    .O(_02927_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06292_ (
    .I0(_00881_),
    .I1(\oc8051_indi_addr1.wr_bit_r ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02928_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _06293_ (
    .I0(_02930_),
    .I1(_02934_),
    .I2(_02933_),
    .I3(_03907_),
    .O(_02929_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _06294_ (
    .I0(_00875_),
    .I1(\oc8051_sfr1.oc8051_int1.tcon_ie1 ),
    .I2(_02931_),
    .I3(_03907_),
    .O(_02930_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06295_ (
    .I0(_00802_),
    .I1(\oc8051_sfr1.oc8051_int1.tcon_s[0] ),
    .I2(\oc8051_ram_top1.rd_addr[2] ),
    .I3(_02932_),
    .O(_02931_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111010100111111)
  ) _06296_ (
    .I0(\oc8051_sfr1.oc8051_int1.tcon_s[1] ),
    .I1(\oc8051_sfr1.oc8051_int1.tcon_ie0 ),
    .I2(\oc8051_ram_top1.rd_addr[0] ),
    .I3(\oc8051_ram_top1.rd_addr[1] ),
    .O(_02932_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100111100000101)
  ) _06297_ (
    .I0(_02891_),
    .I1(_03185_),
    .I2(_00803_),
    .I3(_00853_),
    .O(_02933_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _06298_ (
    .I0(_00802_),
    .I1(\oc8051_sfr1.oc8051_int1.tr0 ),
    .I2(_02936_),
    .I3(_02935_),
    .O(_02934_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _06299_ (
    .I0(_00888_),
    .I1(\oc8051_sfr1.oc8051_int1.tr1 ),
    .I2(\oc8051_ram_top1.rd_addr[2] ),
    .I3(_03907_),
    .O(_02935_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110011001100)
  ) _06300_ (
    .I0(_03133_),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[5] ),
    .I2(_00237_),
    .I3(_00337_),
    .O(_00336_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001111111111)
  ) _06301_ (
    .I0(\oc8051_sfr1.oc8051_int1.tcon_tf1 ),
    .I1(\oc8051_sfr1.oc8051_int1.tcon_tf0 ),
    .I2(\oc8051_ram_top1.rd_addr[1] ),
    .I3(\oc8051_ram_top1.rd_addr[0] ),
    .O(_02936_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _06302_ (
    .I0(_02938_),
    .I1(_00891_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02937_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _06303_ (
    .I0(\oc8051_sfr1.wait_data ),
    .I1(\oc8051_decoder1.wr_sfr[1] ),
    .I2(\oc8051_decoder1.wr_sfr[0] ),
    .I3(_02899_),
    .O(_02938_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06304_ (
    .I0(_02928_),
    .I1(_03133_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02939_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1011)
  ) _06305_ (
    .I0(_02945_),
    .I1(_02941_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02940_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _06306_ (
    .I0(_02943_),
    .I1(_02944_),
    .I2(_02942_),
    .I3(\oc8051_ram_top1.rd_addr[2] ),
    .O(_02941_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06307_ (
    .I0(\oc8051_indi_addr1.data_in[7] ),
    .I1(\oc8051_indi_addr1.data_in[3] ),
    .I2(\oc8051_ram_top1.rd_addr[2] ),
    .I3(_00875_),
    .O(_02942_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111010100111111)
  ) _06308_ (
    .I0(\oc8051_indi_addr1.data_in[6] ),
    .I1(\oc8051_indi_addr1.data_in[5] ),
    .I2(\oc8051_ram_top1.rd_addr[0] ),
    .I3(\oc8051_ram_top1.rd_addr[1] ),
    .O(_02943_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111010100111111)
  ) _06309_ (
    .I0(\oc8051_indi_addr1.data_in[2] ),
    .I1(\oc8051_indi_addr1.data_in[1] ),
    .I2(\oc8051_ram_top1.rd_addr[0] ),
    .I3(\oc8051_ram_top1.rd_addr[1] ),
    .O(_02944_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06310_ (
    .I0(\oc8051_indi_addr1.data_in[4] ),
    .I1(\oc8051_indi_addr1.data_in[0] ),
    .I2(\oc8051_ram_top1.rd_addr[2] ),
    .I3(_00802_),
    .O(_02945_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _06311_ (
    .I0(_00182_),
    .I1(_00234_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00337_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000000010001)
  ) _06312_ (
    .I0(_02946_),
    .I1(_02958_),
    .I2(\oc8051_memory_interface1.alu[0] ),
    .I3(_00885_),
    .O(_03391_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100000000000000)
  ) _06313_ (
    .I0(_02952_),
    .I1(_02947_),
    .I2(_02954_),
    .I3(_02956_),
    .O(_02946_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06314_ (
    .I0(_02951_),
    .I1(\oc8051_sfr1.oc8051_b_register.data_out[0] ),
    .I2(_02948_),
    .I3(_02949_),
    .O(_02947_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01100000)
  ) _06315_ (
    .I0(_02915_),
    .I1(_02916_),
    .I2(_00867_),
    .I3(_03907_),
    .O(_02948_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06316_ (
    .I0(_00876_),
    .I1(\oc8051_sfr1.oc8051_dptr1.data_hi[0] ),
    .I2(_02950_),
    .I3(\oc8051_sfr1.oc8051_int1.ip[0] ),
    .O(_02949_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100000000000000)
  ) _06317_ (
    .I0(_00853_),
    .I1(_00869_),
    .I2(_00878_),
    .I3(_00874_),
    .O(_02950_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _06318_ (
    .I0(_00853_),
    .I1(_00868_),
    .I2(_00801_),
    .I3(_03907_),
    .O(_02951_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001111100000000)
  ) _06319_ (
    .I0(_00868_),
    .I1(_02890_),
    .I2(_00801_),
    .I3(_02953_),
    .O(_02952_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000001101)
  ) _06320_ (
    .I0(_00877_),
    .I1(_00802_),
    .I2(_00800_),
    .I3(_02950_),
    .O(_02953_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06321_ (
    .I0(_02955_),
    .I1(\oc8051_sfr1.oc8051_int1.ie[0] ),
    .I2(\oc8051_sfr1.oc8051_dptr1.data_lo[0] ),
    .I3(_00886_),
    .O(_02954_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1011)
  ) _06322_ (
    .I0(_00343_),
    .I1(_00338_),
    .I2(_03907_),
    .I3(_03907_),
    .O(\oc8051_sfr1.oc8051_acc1.data2_in[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06323_ (
    .I0(_02890_),
    .I1(_00801_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02955_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06324_ (
    .I0(_00800_),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[0] ),
    .I2(_01193_),
    .I3(_02957_),
    .O(_02956_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06325_ (
    .I0(_00877_),
    .I1(_02907_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02957_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _06326_ (
    .I0(\oc8051_sfr1.oc8051_int1.tcon_s[0] ),
    .I1(_02952_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02958_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06327_ (
    .I0(_00876_),
    .I1(\oc8051_sfr1.oc8051_dptr1.data_hi[1] ),
    .I2(_00886_),
    .I3(\oc8051_sfr1.oc8051_dptr1.data_lo[1] ),
    .O(_02960_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06328_ (
    .I0(_02955_),
    .I1(\oc8051_sfr1.oc8051_int1.ie[1] ),
    .I2(_02950_),
    .I3(\oc8051_sfr1.oc8051_int1.ip[1] ),
    .O(_02961_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06329_ (
    .I0(_00800_),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[1] ),
    .I2(_01195_),
    .I3(_02957_),
    .O(_02962_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000000010001)
  ) _06330_ (
    .I0(_02963_),
    .I1(_02970_),
    .I2(\oc8051_memory_interface1.alu[2] ),
    .I3(_00885_),
    .O(_03393_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100000000000000)
  ) _06331_ (
    .I0(_02952_),
    .I1(_02964_),
    .I2(_02967_),
    .I3(_02969_),
    .O(_02963_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06332_ (
    .I0(_02965_),
    .I1(_02966_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02964_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110100000000)
  ) _06333_ (
    .I0(_00151_),
    .I1(_03711_),
    .I2(_00339_),
    .I3(_00340_),
    .O(_00338_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06334_ (
    .I0(_00886_),
    .I1(\oc8051_sfr1.oc8051_dptr1.data_lo[2] ),
    .I2(_02951_),
    .I3(\oc8051_sfr1.oc8051_b_register.data_out[2] ),
    .O(_02965_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06335_ (
    .I0(_00867_),
    .I1(\oc8051_sfr1.oc8051_psw1.data[1] ),
    .I2(\oc8051_sfr1.oc8051_dptr1.data_hi[2] ),
    .I3(_00876_),
    .O(_02966_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06336_ (
    .I0(_02955_),
    .I1(\oc8051_sfr1.oc8051_int1.ie[2] ),
    .I2(_02968_),
    .I3(\oc8051_sfr1.oc8051_int1.ip[2] ),
    .O(_02967_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100000000000000)
  ) _06337_ (
    .I0(_00853_),
    .I1(_00869_),
    .I2(_00878_),
    .I3(_00874_),
    .O(_02968_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06338_ (
    .I0(_00800_),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[2] ),
    .I2(_01197_),
    .I3(_02957_),
    .O(_02969_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _06339_ (
    .I0(\oc8051_sfr1.oc8051_int1.tcon_s[1] ),
    .I1(_02952_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02970_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000000010001)
  ) _06340_ (
    .I0(_02971_),
    .I1(_02977_),
    .I2(\oc8051_memory_interface1.alu[3] ),
    .I3(_00885_),
    .O(_03394_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100000000000000)
  ) _06341_ (
    .I0(_02952_),
    .I1(_02972_),
    .I2(_02975_),
    .I3(_02976_),
    .O(_02971_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06342_ (
    .I0(_00800_),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[3] ),
    .I2(_02973_),
    .I3(_02974_),
    .O(_02972_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06343_ (
    .I0(_02951_),
    .I1(\oc8051_sfr1.oc8051_b_register.data_out[3] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02973_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06344_ (
    .I0(\oc8051_alu1.dec[13] ),
    .I1(\oc8051_alu1.inc[13] ),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_00137_),
    .O(_00339_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06345_ (
    .I0(_00867_),
    .I1(\oc8051_sfr1.oc8051_psw1.data[2] ),
    .I2(_00886_),
    .I3(\oc8051_sfr1.oc8051_dptr1.data_lo[3] ),
    .O(_02974_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06346_ (
    .I0(_02955_),
    .I1(\oc8051_sfr1.oc8051_int1.ie[3] ),
    .I2(\oc8051_sfr1.oc8051_dptr1.data_hi[3] ),
    .I3(_00876_),
    .O(_02975_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06347_ (
    .I0(_02968_),
    .I1(\oc8051_sfr1.oc8051_int1.ip[3] ),
    .I2(_01198_),
    .I3(_02957_),
    .O(_02976_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _06348_ (
    .I0(\oc8051_sfr1.oc8051_int1.tcon_ie1 ),
    .I1(_02952_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02977_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06349_ (
    .I0(_02955_),
    .I1(\oc8051_sfr1.oc8051_int1.ie[4] ),
    .I2(\oc8051_sfr1.oc8051_psw1.data[3] ),
    .I3(_00867_),
    .O(_02978_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06350_ (
    .I0(_00876_),
    .I1(\oc8051_sfr1.oc8051_dptr1.data_hi[4] ),
    .I2(\oc8051_sfr1.oc8051_acc1.data_out[4] ),
    .I3(_00800_),
    .O(_02979_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06351_ (
    .I0(_02951_),
    .I1(\oc8051_sfr1.oc8051_b_register.data_out[4] ),
    .I2(\oc8051_sfr1.oc8051_int1.ip[4] ),
    .I3(_02968_),
    .O(_02980_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000000010001)
  ) _06352_ (
    .I0(_02981_),
    .I1(_02987_),
    .I2(\oc8051_memory_interface1.alu[5] ),
    .I3(_00885_),
    .O(_03396_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100000000000000)
  ) _06353_ (
    .I0(_02952_),
    .I1(_02982_),
    .I2(_02985_),
    .I3(_02986_),
    .O(_02981_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06354_ (
    .I0(_02955_),
    .I1(\oc8051_sfr1.oc8051_int1.ie[5] ),
    .I2(_02983_),
    .I3(_02984_),
    .O(_02982_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00110101)
  ) _06355_ (
    .I0(\oc8051_alu1.oc8051_div1.src2[2] ),
    .I1(\oc8051_alu1.oc8051_div1.src2[4] ),
    .I2(\oc8051_alu1.oc8051_div1.cycle[0] ),
    .I3(_03907_),
    .O(_00089_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06356_ (
    .I0(_00341_),
    .I1(_00342_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00340_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06357_ (
    .I0(_02957_),
    .I1(_01201_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02983_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06358_ (
    .I0(_00800_),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[5] ),
    .I2(_00886_),
    .I3(\oc8051_sfr1.oc8051_dptr1.data_lo[5] ),
    .O(_02984_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06359_ (
    .I0(_00867_),
    .I1(\oc8051_sfr1.oc8051_psw1.data[4] ),
    .I2(\oc8051_sfr1.oc8051_dptr1.data_hi[5] ),
    .I3(_00876_),
    .O(_02985_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06360_ (
    .I0(_02951_),
    .I1(\oc8051_sfr1.oc8051_b_register.data_out[5] ),
    .I2(\oc8051_sfr1.oc8051_int1.ip[5] ),
    .I3(_02968_),
    .O(_02986_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _06361_ (
    .I0(\oc8051_sfr1.oc8051_int1.tcon_tf0 ),
    .I1(_02952_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02987_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06362_ (
    .I0(_00800_),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[6] ),
    .I2(_02950_),
    .I3(\oc8051_sfr1.oc8051_int1.ip[6] ),
    .O(_02988_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06363_ (
    .I0(_02955_),
    .I1(\oc8051_sfr1.oc8051_int1.ie[6] ),
    .I2(\oc8051_sfr1.oc8051_dptr1.data_hi[6] ),
    .I3(_00876_),
    .O(_02989_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06364_ (
    .I0(_00886_),
    .I1(\oc8051_sfr1.oc8051_dptr1.data_lo[6] ),
    .I2(_01203_),
    .I3(_02957_),
    .O(_02990_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06365_ (
    .I0(_00876_),
    .I1(\oc8051_sfr1.oc8051_dptr1.data_hi[7] ),
    .I2(_00886_),
    .I3(\oc8051_sfr1.oc8051_dptr1.data_lo[7] ),
    .O(_02991_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06366_ (
    .I0(_02955_),
    .I1(\oc8051_sfr1.oc8051_int1.ie[7] ),
    .I2(\oc8051_sfr1.oc8051_acc1.data_out[7] ),
    .I3(_00800_),
    .O(_02992_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06367_ (
    .I0(_00165_),
    .I1(\oc8051_alu1.oc8051_div1.src1[1] ),
    .I2(_03733_),
    .I3(\oc8051_alu1.oc8051_mul1.mul_result[5] ),
    .O(_00341_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06368_ (
    .I0(_02950_),
    .I1(\oc8051_sfr1.oc8051_int1.ip[7] ),
    .I2(_01205_),
    .I3(_02957_),
    .O(_02993_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110001)
  ) _06369_ (
    .I0(_00590_),
    .I1(_02994_),
    .I2(_00388_),
    .I3(_03907_),
    .O(_03400_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1101000000000000)
  ) _06370_ (
    .I0(_00523_),
    .I1(_03003_),
    .I2(_02995_),
    .I3(_02729_),
    .O(_02994_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100000000000000)
  ) _06371_ (
    .I0(_00518_),
    .I1(_00530_),
    .I2(_02996_),
    .I3(_03001_),
    .O(_02995_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _06372_ (
    .I0(_02998_),
    .I1(_02997_),
    .I2(_00504_),
    .I3(_03907_),
    .O(_02996_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _06373_ (
    .I0(_00492_),
    .I1(_00546_),
    .I2(_00579_),
    .I3(_03907_),
    .O(_02997_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _06374_ (
    .I0(_02740_),
    .I1(_00679_),
    .I2(_03000_),
    .I3(_03907_),
    .O(_02998_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001110)
  ) _06375_ (
    .I0(_00453_),
    .I1(_00461_),
    .I2(_00473_),
    .I3(_03907_),
    .O(_03000_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _06376_ (
    .I0(_00538_),
    .I1(_00542_),
    .I2(_03002_),
    .I3(_03907_),
    .O(_03001_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06377_ (
    .I0(_00482_),
    .I1(_00511_),
    .I2(_00537_),
    .I3(_00527_),
    .O(_03002_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06378_ (
    .I0(_03732_),
    .I1(\oc8051_alu1.oc8051_div1.tmp_div[3] ),
    .I2(_03688_),
    .I3(_00155_),
    .O(_00342_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10001111)
  ) _06379_ (
    .I0(_00483_),
    .I1(_00461_),
    .I2(_00515_),
    .I3(_03907_),
    .O(_03003_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1110)
  ) _06380_ (
    .I0(_03004_),
    .I1(_03005_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03401_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010111111)
  ) _06381_ (
    .I0(_00547_),
    .I1(_02738_),
    .I2(_02997_),
    .I3(_00590_),
    .O(_03004_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _06382_ (
    .I0(_00524_),
    .I1(\oc8051_decoder1.state[1] ),
    .I2(_00494_),
    .I3(_03907_),
    .O(_03005_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111100011111111)
  ) _06383_ (
    .I0(_00660_),
    .I1(_00500_),
    .I2(_03006_),
    .I3(_03021_),
    .O(_03402_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000001111111)
  ) _06384_ (
    .I0(_03121_),
    .I1(_03007_),
    .I2(_03009_),
    .I3(_00590_),
    .O(_03006_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001111100000000)
  ) _06385_ (
    .I0(_02740_),
    .I1(_00563_),
    .I2(_00564_),
    .I3(_03008_),
    .O(_03007_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06386_ (
    .I0(_00526_),
    .I1(_00532_),
    .I2(_00657_),
    .I3(_00595_),
    .O(_03008_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100000000000000)
  ) _06387_ (
    .I0(_00495_),
    .I1(_03013_),
    .I2(_03010_),
    .I3(_03018_),
    .O(_03009_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06388_ (
    .I0(_03011_),
    .I1(_00578_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03010_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010001100000000)
  ) _06389_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[5] ),
    .I1(_03711_),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_00146_),
    .O(_00343_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010111111)
  ) _06390_ (
    .I0(_00473_),
    .I1(_00563_),
    .I2(_00461_),
    .I3(_03012_),
    .O(_03011_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _06391_ (
    .I0(_00522_),
    .I1(_00564_),
    .I2(_00679_),
    .I3(_03907_),
    .O(_03012_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _06392_ (
    .I0(_00521_),
    .I1(_00498_),
    .I2(_00557_),
    .I3(_03014_),
    .O(_03013_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000100000000)
  ) _06393_ (
    .I0(_00575_),
    .I1(_03015_),
    .I2(_03016_),
    .I3(_03017_),
    .O(_03014_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06394_ (
    .I0(_00499_),
    .I1(_00532_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03015_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06395_ (
    .I0(_00492_),
    .I1(_00539_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03016_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06396_ (
    .I0(_00498_),
    .I1(_00548_),
    .I2(_00526_),
    .I3(_00512_),
    .O(_03017_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _06397_ (
    .I0(_03019_),
    .I1(_00586_),
    .I2(_00514_),
    .I3(_03907_),
    .O(_03018_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _06398_ (
    .I0(\oc8051_indi_addr1.sel ),
    .I1(_00558_),
    .I2(_00481_),
    .I3(_03907_),
    .O(_03019_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010111111)
  ) _06399_ (
    .I0(_00473_),
    .I1(_00549_),
    .I2(_00461_),
    .I3(_00510_),
    .O(_03020_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _06400_ (
    .I0(_00344_),
    .I1(\oc8051_sfr1.oc8051_acc1.data2_in[6] ),
    .I2(_00246_),
    .I3(_03907_),
    .O(\oc8051_sfr1.oc8051_acc1.acc[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _06401_ (
    .I0(_00495_),
    .I1(_00500_),
    .I2(_03005_),
    .I3(_03907_),
    .O(_03021_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111100011111111)
  ) _06402_ (
    .I0(_00660_),
    .I1(_00500_),
    .I2(_03231_),
    .I3(_03021_),
    .O(_03403_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06403_ (
    .I0(_00481_),
    .I1(_00655_),
    .I2(_00495_),
    .I3(_03024_),
    .O(_03023_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _06404_ (
    .I0(_00526_),
    .I1(_00512_),
    .I2(_03016_),
    .I3(_03907_),
    .O(_03024_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1011)
  ) _06405_ (
    .I0(_03025_),
    .I1(_03021_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03404_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010111111)
  ) _06406_ (
    .I0(_00495_),
    .I1(_03026_),
    .I2(_03011_),
    .I3(_00590_),
    .O(_03025_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000111)
  ) _06407_ (
    .I0(_00492_),
    .I1(_00548_),
    .I2(_00562_),
    .I3(_03015_),
    .O(_03026_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111101000000)
  ) _06408_ (
    .I0(_00590_),
    .I1(_00526_),
    .I2(_00511_),
    .I3(_03005_),
    .O(_03405_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111001011111111)
  ) _06409_ (
    .I0(\oc8051_memory_interface1.alu[1] ),
    .I1(_02859_),
    .I2(_03029_),
    .I3(_03027_),
    .O(_03406_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _06410_ (
    .I0(_02842_),
    .I1(\oc8051_alu_src_sel1.op2[1] ),
    .I2(_03028_),
    .I3(_03907_),
    .O(_03027_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _06411_ (
    .I0(\oc8051_memory_interface1.alu[6] ),
    .I1(_00355_),
    .I2(_00166_),
    .I3(_03907_),
    .O(_00344_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06412_ (
    .I0(_00672_),
    .I1(\oc8051_memory_interface1.pc_buf[1] ),
    .I2(\oc8051_alu_src_sel1.op3[1] ),
    .I3(_02775_),
    .O(_03028_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101000001100)
  ) _06413_ (
    .I0(_03345_),
    .I1(_03344_),
    .I2(_03120_),
    .I3(\oc8051_memory_interface1.pcs_source[7] ),
    .O(_03029_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0011000111110011)
  ) _06414_ (
    .I0(\oc8051_alu_src_sel1.op1[4] ),
    .I1(\oc8051_alu_src_sel1.op1[6] ),
    .I2(\oc8051_alu_src_sel1.op1[7] ),
    .I3(\oc8051_alu_src_sel1.op1[5] ),
    .O(_03030_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000000000000000)
  ) _06415_ (
    .I0(_00621_),
    .I1(\oc8051_alu_src_sel1.op1[7] ),
    .I2(\oc8051_alu_src_sel1.op1[5] ),
    .I3(\oc8051_alu_src_sel1.op1[6] ),
    .O(_03031_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1001)
  ) _06416_ (
    .I0(\oc8051_decoder1.state[0] ),
    .I1(\oc8051_decoder1.state[1] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03408_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01001111)
  ) _06417_ (
    .I0(\oc8051_indi_addr1.wr_bit_r ),
    .I1(\oc8051_indi_addr1.data_in[0] ),
    .I2(_03032_),
    .I3(_03907_),
    .O(\oc8051_ram_top1.oc8051_idata.wr_data[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101110011111111)
  ) _06418_ (
    .I0(_03133_),
    .I1(_00100_),
    .I2(_03033_),
    .I3(\oc8051_indi_addr1.wr_bit_r ),
    .O(_03032_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _06419_ (
    .I0(\oc8051_ram_top1.bit_select[0] ),
    .I1(\oc8051_ram_top1.bit_select[1] ),
    .I2(\oc8051_ram_top1.bit_select[2] ),
    .I3(_03907_),
    .O(_03033_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111110011111010)
  ) _06420_ (
    .I0(\oc8051_indi_addr1.data_in[1] ),
    .I1(_03035_),
    .I2(_03034_),
    .I3(\oc8051_indi_addr1.wr_bit_r ),
    .O(\oc8051_ram_top1.oc8051_idata.wr_data[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _06421_ (
    .I0(\oc8051_ram_top1.bit_select[1] ),
    .I1(\oc8051_ram_top1.bit_select[2] ),
    .I2(_02726_),
    .I3(\oc8051_ram_top1.bit_select[0] ),
    .O(_03034_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _06422_ (
    .I0(\oc8051_alu1.oc8051_div1.rem1[6] ),
    .I1(\oc8051_alu1.oc8051_div1.sub0[6] ),
    .I2(\oc8051_alu1.oc8051_div1.div0 ),
    .I3(_03907_),
    .O(\oc8051_alu1.divsrc1[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _06423_ (
    .I0(\oc8051_ram_top1.bit_select[2] ),
    .I1(\oc8051_ram_top1.bit_select[1] ),
    .I2(\oc8051_ram_top1.bit_select[0] ),
    .I3(_00097_),
    .O(_03035_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111110011111010)
  ) _06424_ (
    .I0(\oc8051_indi_addr1.data_in[2] ),
    .I1(_03037_),
    .I2(_03036_),
    .I3(\oc8051_indi_addr1.wr_bit_r ),
    .O(\oc8051_ram_top1.oc8051_idata.wr_data[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _06425_ (
    .I0(\oc8051_ram_top1.bit_select[0] ),
    .I1(\oc8051_ram_top1.bit_select[2] ),
    .I2(\oc8051_ram_top1.bit_select[1] ),
    .I3(_02726_),
    .O(_03036_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _06426_ (
    .I0(\oc8051_ram_top1.bit_select[2] ),
    .I1(\oc8051_ram_top1.bit_select[0] ),
    .I2(\oc8051_ram_top1.bit_select[1] ),
    .I3(_00092_),
    .O(_03037_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06427_ (
    .I0(\oc8051_ram_top1.bit_select[0] ),
    .I1(\oc8051_ram_top1.bit_select[1] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03038_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06428_ (
    .I0(\oc8051_indi_addr1.wr_bit_r ),
    .I1(\oc8051_ram_top1.bit_select[2] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03039_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111110011111010)
  ) _06429_ (
    .I0(\oc8051_indi_addr1.data_in[5] ),
    .I1(_03041_),
    .I2(_03040_),
    .I3(\oc8051_indi_addr1.wr_bit_r ),
    .O(\oc8051_ram_top1.oc8051_idata.wr_data[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100000000000000)
  ) _06430_ (
    .I0(\oc8051_ram_top1.bit_select[1] ),
    .I1(_03039_),
    .I2(\oc8051_ram_top1.bit_select[0] ),
    .I3(_03133_),
    .O(_03040_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010111111)
  ) _06431_ (
    .I0(\oc8051_ram_top1.bit_select[1] ),
    .I1(\oc8051_ram_top1.bit_select[2] ),
    .I2(\oc8051_ram_top1.bit_select[0] ),
    .I3(_00080_),
    .O(_03041_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111110011111010)
  ) _06432_ (
    .I0(\oc8051_indi_addr1.data_in[6] ),
    .I1(_03043_),
    .I2(_03042_),
    .I3(\oc8051_indi_addr1.wr_bit_r ),
    .O(\oc8051_ram_top1.oc8051_idata.wr_data[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06433_ (
    .I0(\oc8051_alu1.oc8051_div1.sub1[6] ),
    .I1(\oc8051_alu1.oc8051_div1.rem2[6] ),
    .I2(\oc8051_alu1.oc8051_div1.div1 ),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_div1.rem1[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100000000000000)
  ) _06434_ (
    .I0(\oc8051_ram_top1.bit_select[0] ),
    .I1(_03039_),
    .I2(_03133_),
    .I3(\oc8051_ram_top1.bit_select[1] ),
    .O(_03042_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010111111)
  ) _06435_ (
    .I0(\oc8051_ram_top1.bit_select[0] ),
    .I1(\oc8051_ram_top1.bit_select[2] ),
    .I2(\oc8051_ram_top1.bit_select[1] ),
    .I3(_00072_),
    .O(_03043_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10111111)
  ) _06436_ (
    .I0(_03424_),
    .I1(\oc8051_alu1.oc8051_div1.cycle[0] ),
    .I2(\oc8051_alu1.oc8051_div1.cycle[1] ),
    .I3(_03907_),
    .O(_03416_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1011)
  ) _06437_ (
    .I0(_03044_),
    .I1(\oc8051_alu1.oc8051_div1.cycle[1] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03417_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _06438_ (
    .I0(\oc8051_alu1.oc8051_div1.src2[2] ),
    .I1(\oc8051_alu1.oc8051_div1.src2[0] ),
    .I2(\oc8051_alu1.oc8051_div1.cycle[0] ),
    .I3(_03907_),
    .O(_03044_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1011)
  ) _06439_ (
    .I0(_00094_),
    .I1(\oc8051_alu1.oc8051_div1.cycle[1] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03418_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000001110111)
  ) _06440_ (
    .I0(\oc8051_alu1.oc8051_div1.cycle[0] ),
    .I1(\oc8051_alu1.oc8051_div1.src2[0] ),
    .I2(_00089_),
    .I3(\oc8051_alu1.oc8051_div1.cycle[1] ),
    .O(_03419_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000010111011)
  ) _06441_ (
    .I0(_03424_),
    .I1(\oc8051_alu1.oc8051_div1.cycle[0] ),
    .I2(_00077_),
    .I3(\oc8051_alu1.oc8051_div1.cycle[1] ),
    .O(_03420_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06442_ (
    .I0(_00068_),
    .I1(_03044_),
    .I2(\oc8051_alu1.oc8051_div1.cycle[1] ),
    .I3(_03907_),
    .O(_03421_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06443_ (
    .I0(_03045_),
    .I1(_03122_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03425_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100110011001010)
  ) _06444_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[6] ),
    .I1(\oc8051_alu1.oc8051_div1.tmp_rem[6] ),
    .I2(\oc8051_alu1.oc8051_div1.cycle[0] ),
    .I3(\oc8051_alu1.oc8051_div1.cycle[1] ),
    .O(\oc8051_alu1.oc8051_div1.rem2[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06445_ (
    .I0(_03046_),
    .I1(_03050_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03045_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06446_ (
    .I0(_03047_),
    .I1(_03049_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03046_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06447_ (
    .I0(_00198_),
    .I1(_00185_),
    .I2(_03048_),
    .I3(_03907_),
    .O(_03047_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06448_ (
    .I0(_00201_),
    .I1(\oc8051_indi_addr1.wr_bit_r ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03048_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011101111110000)
  ) _06449_ (
    .I0(_00189_),
    .I1(_00201_),
    .I2(_00182_),
    .I3(\oc8051_indi_addr1.wr_bit_r ),
    .O(_03049_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _06450_ (
    .I0(_03052_),
    .I1(_03051_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03050_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011101111110000)
  ) _06451_ (
    .I0(_00185_),
    .I1(_00201_),
    .I2(_00170_),
    .I3(\oc8051_indi_addr1.wr_bit_r ),
    .O(_03051_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011101111110000)
  ) _06452_ (
    .I0(_00193_),
    .I1(_00201_),
    .I2(_00178_),
    .I3(\oc8051_indi_addr1.wr_bit_r ),
    .O(_03052_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000111111111)
  ) _06453_ (
    .I0(_00201_),
    .I1(_00205_),
    .I2(\oc8051_sfr1.wait_data ),
    .I3(\oc8051_decoder1.wr ),
    .O(_03053_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06454_ (
    .I0(_03054_),
    .I1(_03122_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03426_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06455_ (
    .I0(_03260_),
    .I1(_03261_),
    .I2(_00307_),
    .I3(_00122_),
    .O(_00345_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06456_ (
    .I0(_03046_),
    .I1(_03055_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03054_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _06457_ (
    .I0(_03051_),
    .I1(_03052_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03055_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06458_ (
    .I0(_03056_),
    .I1(_03122_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03427_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06459_ (
    .I0(_03057_),
    .I1(_03058_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03056_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _06460_ (
    .I0(_03049_),
    .I1(_03047_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03057_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06461_ (
    .I0(_03051_),
    .I1(_03052_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03058_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06462_ (
    .I0(_03059_),
    .I1(_03122_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03428_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06463_ (
    .I0(_03057_),
    .I1(_03060_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03059_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _06464_ (
    .I0(_03051_),
    .I1(_03052_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03060_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06465_ (
    .I0(_03061_),
    .I1(_03122_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03429_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10001111)
  ) _06466_ (
    .I0(\oc8051_alu_src_sel1.op2_r[2] ),
    .I1(_00073_),
    .I2(_00090_),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_div1.src2[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _06467_ (
    .I0(_00352_),
    .I1(_00347_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00346_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06468_ (
    .I0(_03057_),
    .I1(_03050_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03061_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06469_ (
    .I0(_03062_),
    .I1(_03122_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03430_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06470_ (
    .I0(_03057_),
    .I1(_03055_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03062_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06471_ (
    .I0(_03063_),
    .I1(_03122_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03431_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06472_ (
    .I0(_03064_),
    .I1(_03050_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03063_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _06473_ (
    .I0(_03047_),
    .I1(_03049_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03064_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06474_ (
    .I0(_03065_),
    .I1(_03122_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03432_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06475_ (
    .I0(_03064_),
    .I1(_03055_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03065_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06476_ (
    .I0(_03066_),
    .I1(_03122_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03433_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06477_ (
    .I0(_03067_),
    .I1(_03058_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03066_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06478_ (
    .I0(_03712_),
    .I1(_03114_),
    .I2(_00348_),
    .I3(_00349_),
    .O(_00347_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _06479_ (
    .I0(_03047_),
    .I1(_03049_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03067_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06480_ (
    .I0(_03068_),
    .I1(_03122_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03434_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06481_ (
    .I0(_03067_),
    .I1(_03060_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03068_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06482_ (
    .I0(_03070_),
    .I1(_03122_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03435_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06483_ (
    .I0(_03067_),
    .I1(_03050_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03070_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06484_ (
    .I0(_03071_),
    .I1(_03122_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03436_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06485_ (
    .I0(_03067_),
    .I1(_03055_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03071_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06486_ (
    .I0(_03045_),
    .I1(_03072_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03438_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _06487_ (
    .I0(_03053_),
    .I1(\oc8051_indi_addr1.wr_bit_r ),
    .I2(_00795_),
    .I3(_03907_),
    .O(_03072_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06488_ (
    .I0(_03054_),
    .I1(_03072_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03439_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06489_ (
    .I0(\oc8051_alu1.oc8051_div1.src2[6] ),
    .I1(\oc8051_alu1.oc8051_div1.src1[6] ),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_00146_),
    .O(_00348_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06490_ (
    .I0(_03056_),
    .I1(_03072_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03440_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06491_ (
    .I0(_03059_),
    .I1(_03072_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03441_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06492_ (
    .I0(_03061_),
    .I1(_03072_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03442_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06493_ (
    .I0(_03062_),
    .I1(_03072_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03443_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06494_ (
    .I0(_03073_),
    .I1(_03072_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03444_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06495_ (
    .I0(_03064_),
    .I1(_03060_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03073_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06496_ (
    .I0(_03063_),
    .I1(_03072_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03445_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06497_ (
    .I0(_03065_),
    .I1(_03072_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03446_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06498_ (
    .I0(_03066_),
    .I1(_03072_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03447_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06499_ (
    .I0(_03068_),
    .I1(_03072_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03448_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000001011)
  ) _06500_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[6] ),
    .I1(_00148_),
    .I2(_00350_),
    .I3(_00351_),
    .O(_00349_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06501_ (
    .I0(_03070_),
    .I1(_03072_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03449_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06502_ (
    .I0(_03071_),
    .I1(_03072_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03450_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06503_ (
    .I0(_03074_),
    .I1(_03075_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03451_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06504_ (
    .I0(_03046_),
    .I1(_03058_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03074_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111000)
  ) _06505_ (
    .I0(_00188_),
    .I1(_00702_),
    .I2(_03048_),
    .I3(_03053_),
    .O(_03075_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06506_ (
    .I0(_03076_),
    .I1(_03075_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03452_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06507_ (
    .I0(_03046_),
    .I1(_03060_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03076_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06508_ (
    .I0(_03045_),
    .I1(_03075_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03453_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06509_ (
    .I0(_03054_),
    .I1(_03075_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03454_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06510_ (
    .I0(_03056_),
    .I1(_03075_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03455_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _06511_ (
    .I0(\oc8051_alu1.oc8051_div1.src2[6] ),
    .I1(\oc8051_alu1.oc8051_div1.src1[6] ),
    .I2(_00150_),
    .I3(_03907_),
    .O(_00350_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06512_ (
    .I0(_03059_),
    .I1(_03075_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03456_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06513_ (
    .I0(_03061_),
    .I1(_03075_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03457_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06514_ (
    .I0(_03062_),
    .I1(_03075_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03458_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06515_ (
    .I0(_03077_),
    .I1(_03075_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03459_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06516_ (
    .I0(_03064_),
    .I1(_03058_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03077_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06517_ (
    .I0(_03073_),
    .I1(_03075_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03460_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06518_ (
    .I0(_03063_),
    .I1(_03075_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03461_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06519_ (
    .I0(_03065_),
    .I1(_03075_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03462_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06520_ (
    .I0(_03066_),
    .I1(_03075_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03463_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06521_ (
    .I0(_03068_),
    .I1(_03075_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03464_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _06522_ (
    .I0(\oc8051_alu1.oc8051_div1.src2[6] ),
    .I1(_00142_),
    .I2(\oc8051_alu1.oc8051_div1.src1[6] ),
    .I3(_03907_),
    .O(_00351_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06523_ (
    .I0(_03070_),
    .I1(_03075_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03465_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06524_ (
    .I0(_03071_),
    .I1(_03075_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03466_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06525_ (
    .I0(_03074_),
    .I1(_03078_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03467_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _06526_ (
    .I0(_00702_),
    .I1(_00779_),
    .I2(_00206_),
    .I3(_03907_),
    .O(_03078_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06527_ (
    .I0(_03076_),
    .I1(_03078_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03468_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06528_ (
    .I0(_03045_),
    .I1(_03078_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03469_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06529_ (
    .I0(_03054_),
    .I1(_03078_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03470_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06530_ (
    .I0(_03056_),
    .I1(_03078_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03471_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06531_ (
    .I0(_03059_),
    .I1(_03078_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03472_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06532_ (
    .I0(_03061_),
    .I1(_03078_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03473_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0110)
  ) _06533_ (
    .I0(\oc8051_alu1.oc8051_div1.src2[6] ),
    .I1(\oc8051_alu1.oc8051_div1.src1[6] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03712_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06534_ (
    .I0(_03062_),
    .I1(_03078_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03474_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06535_ (
    .I0(_03077_),
    .I1(_03078_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03475_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06536_ (
    .I0(_03073_),
    .I1(_03078_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03476_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06537_ (
    .I0(_03063_),
    .I1(_03078_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03477_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06538_ (
    .I0(_03065_),
    .I1(_03078_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03478_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06539_ (
    .I0(_03066_),
    .I1(_03078_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03479_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06540_ (
    .I0(_03068_),
    .I1(_03078_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03480_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06541_ (
    .I0(_03070_),
    .I1(_03078_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03481_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06542_ (
    .I0(_03071_),
    .I1(_03078_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03482_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06543_ (
    .I0(_03074_),
    .I1(_03079_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03483_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06544_ (
    .I0(\oc8051_alu1.dec[6] ),
    .I1(\oc8051_alu1.inc[6] ),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_00137_),
    .O(_00352_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06545_ (
    .I0(_03239_),
    .I1(_00684_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03079_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06546_ (
    .I0(_03076_),
    .I1(_03079_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03484_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06547_ (
    .I0(_03045_),
    .I1(_03079_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03485_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06548_ (
    .I0(_03054_),
    .I1(_03079_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03486_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06549_ (
    .I0(_03056_),
    .I1(_03079_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03487_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06550_ (
    .I0(_03059_),
    .I1(_03079_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03488_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06551_ (
    .I0(_03061_),
    .I1(_03079_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03489_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06552_ (
    .I0(_03062_),
    .I1(_03079_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03490_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06553_ (
    .I0(_03077_),
    .I1(_03079_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03491_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06554_ (
    .I0(_03073_),
    .I1(_03079_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03492_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _06555_ (
    .I0(_03733_),
    .I1(\oc8051_alu1.oc8051_mul1.mul_result[14] ),
    .I2(_00354_),
    .I3(_03907_),
    .O(_00353_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06556_ (
    .I0(_03063_),
    .I1(_03079_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03493_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06557_ (
    .I0(_03065_),
    .I1(_03079_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03494_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06558_ (
    .I0(_03066_),
    .I1(_03079_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03495_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06559_ (
    .I0(_03068_),
    .I1(_03079_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03496_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06560_ (
    .I0(_03070_),
    .I1(_03079_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03497_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06561_ (
    .I0(_03071_),
    .I1(_03079_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03498_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06562_ (
    .I0(_03074_),
    .I1(_03080_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03499_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06563_ (
    .I0(_03239_),
    .I1(_00644_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03080_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06564_ (
    .I0(_03076_),
    .I1(_03080_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03500_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06565_ (
    .I0(_03045_),
    .I1(_03080_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03501_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06566_ (
    .I0(_00155_),
    .I1(\oc8051_alu1.add8[2] ),
    .I2(\oc8051_alu1.sub8[2] ),
    .I3(_00157_),
    .O(_00354_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06567_ (
    .I0(_03054_),
    .I1(_03080_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03502_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06568_ (
    .I0(_03056_),
    .I1(_03080_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03503_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06569_ (
    .I0(_03059_),
    .I1(_03080_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03504_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06570_ (
    .I0(_03061_),
    .I1(_03080_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03505_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06571_ (
    .I0(_03062_),
    .I1(_03080_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03506_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06572_ (
    .I0(_03077_),
    .I1(_03080_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03507_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06573_ (
    .I0(_03073_),
    .I1(_03080_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03508_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06574_ (
    .I0(_03063_),
    .I1(_03080_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03509_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06575_ (
    .I0(_03065_),
    .I1(_03080_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03510_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06576_ (
    .I0(_03066_),
    .I1(_03080_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03511_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _06577_ (
    .I0(\oc8051_decoder1.src_sel2[2] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[2] ),
    .I2(_00091_),
    .I3(_03907_),
    .O(_00090_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110011001100)
  ) _06578_ (
    .I0(_03133_),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[6] ),
    .I2(_00237_),
    .I3(_00356_),
    .O(_00355_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06579_ (
    .I0(_03068_),
    .I1(_03080_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03512_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06580_ (
    .I0(_03070_),
    .I1(_03080_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03513_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06581_ (
    .I0(_03071_),
    .I1(_03080_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03514_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06582_ (
    .I0(_03074_),
    .I1(_03081_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03515_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06583_ (
    .I0(_03239_),
    .I1(_00188_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03081_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06584_ (
    .I0(_03076_),
    .I1(_03081_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03516_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06585_ (
    .I0(_03045_),
    .I1(_03081_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03517_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06586_ (
    .I0(_03054_),
    .I1(_03081_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03518_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06587_ (
    .I0(_03056_),
    .I1(_03081_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03519_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06588_ (
    .I0(_03059_),
    .I1(_03081_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03520_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _06589_ (
    .I0(_00182_),
    .I1(_00178_),
    .I2(_00170_),
    .I3(_03907_),
    .O(_00356_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06590_ (
    .I0(_03061_),
    .I1(_03081_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03521_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06591_ (
    .I0(_03062_),
    .I1(_03081_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03522_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06592_ (
    .I0(_03077_),
    .I1(_03081_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03523_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06593_ (
    .I0(_03073_),
    .I1(_03081_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03524_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06594_ (
    .I0(_03063_),
    .I1(_03081_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03525_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06595_ (
    .I0(_03065_),
    .I1(_03081_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03526_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06596_ (
    .I0(_03066_),
    .I1(_03081_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03527_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06597_ (
    .I0(_03068_),
    .I1(_03081_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03528_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06598_ (
    .I0(_03070_),
    .I1(_03081_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03529_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06599_ (
    .I0(_03071_),
    .I1(_03081_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03530_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _06600_ (
    .I0(_00361_),
    .I1(_00357_),
    .I2(\oc8051_alu1.oc8051_div1.src2[6] ),
    .I3(_00151_),
    .O(\oc8051_sfr1.oc8051_acc1.data2_in[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06601_ (
    .I0(_03074_),
    .I1(_03082_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03531_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06602_ (
    .I0(_03239_),
    .I1(_00779_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03082_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06603_ (
    .I0(_03076_),
    .I1(_03082_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03532_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06604_ (
    .I0(_03045_),
    .I1(_03082_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03533_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06605_ (
    .I0(_03054_),
    .I1(_03082_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03534_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06606_ (
    .I0(_03056_),
    .I1(_03082_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03535_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06607_ (
    .I0(_03059_),
    .I1(_03082_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03536_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06608_ (
    .I0(_03061_),
    .I1(_03082_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03537_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06609_ (
    .I0(_03062_),
    .I1(_03082_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03538_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06610_ (
    .I0(_03077_),
    .I1(_03082_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03539_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06611_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[2] ),
    .I1(_00165_),
    .I2(_00358_),
    .I3(_00359_),
    .O(_00357_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06612_ (
    .I0(_03073_),
    .I1(_03082_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03540_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06613_ (
    .I0(_03063_),
    .I1(_03082_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03541_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06614_ (
    .I0(_03065_),
    .I1(_03082_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03542_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06615_ (
    .I0(_03066_),
    .I1(_03082_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03543_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06616_ (
    .I0(_03068_),
    .I1(_03082_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03544_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06617_ (
    .I0(_03070_),
    .I1(_03082_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03545_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06618_ (
    .I0(_03071_),
    .I1(_03082_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03546_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06619_ (
    .I0(_03074_),
    .I1(_03083_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03547_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _06620_ (
    .I0(_03053_),
    .I1(_00684_),
    .I2(_00683_),
    .I3(_03907_),
    .O(_03083_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06621_ (
    .I0(_03076_),
    .I1(_03083_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03548_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06622_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[6] ),
    .I1(\oc8051_alu1.oc8051_div1.src2[6] ),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_00146_),
    .O(_00358_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06623_ (
    .I0(_03045_),
    .I1(_03083_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03549_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06624_ (
    .I0(_03054_),
    .I1(_03083_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03550_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06625_ (
    .I0(_03056_),
    .I1(_03083_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03551_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06626_ (
    .I0(_03059_),
    .I1(_03083_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03552_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06627_ (
    .I0(_03061_),
    .I1(_03083_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03553_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06628_ (
    .I0(_03062_),
    .I1(_03083_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03554_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06629_ (
    .I0(_03077_),
    .I1(_03083_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03555_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06630_ (
    .I0(_03073_),
    .I1(_03083_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03556_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06631_ (
    .I0(_03063_),
    .I1(_03083_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03557_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06632_ (
    .I0(_03065_),
    .I1(_03083_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03558_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06633_ (
    .I0(_03733_),
    .I1(\oc8051_alu1.oc8051_mul1.mul_result[6] ),
    .I2(_00151_),
    .I3(_00360_),
    .O(_00359_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06634_ (
    .I0(_03066_),
    .I1(_03083_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03559_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06635_ (
    .I0(_03068_),
    .I1(_03083_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03560_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06636_ (
    .I0(_03070_),
    .I1(_03083_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03561_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06637_ (
    .I0(_03071_),
    .I1(_03083_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03562_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06638_ (
    .I0(_03074_),
    .I1(_03085_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03563_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _06639_ (
    .I0(_03053_),
    .I1(_00683_),
    .I2(_00644_),
    .I3(_03907_),
    .O(_03085_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06640_ (
    .I0(_03076_),
    .I1(_03085_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03564_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06641_ (
    .I0(_03045_),
    .I1(_03085_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03565_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06642_ (
    .I0(_03054_),
    .I1(_03085_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03566_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06643_ (
    .I0(_03056_),
    .I1(_03085_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03567_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06644_ (
    .I0(_03732_),
    .I1(\oc8051_alu1.oc8051_div1.tmp_div[4] ),
    .I2(_03689_),
    .I3(_00155_),
    .O(_00360_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06645_ (
    .I0(_03059_),
    .I1(_03085_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03568_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06646_ (
    .I0(_03061_),
    .I1(_03085_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03569_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06647_ (
    .I0(_03062_),
    .I1(_03085_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03570_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06648_ (
    .I0(_03077_),
    .I1(_03085_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03571_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06649_ (
    .I0(_03073_),
    .I1(_03085_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03572_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06650_ (
    .I0(_03063_),
    .I1(_03085_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03573_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06651_ (
    .I0(_03065_),
    .I1(_03085_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03574_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06652_ (
    .I0(_03066_),
    .I1(_03085_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03575_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06653_ (
    .I0(_03068_),
    .I1(_03085_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03576_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06654_ (
    .I0(_03070_),
    .I1(_03085_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03577_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06655_ (
    .I0(\oc8051_alu1.dec[14] ),
    .I1(\oc8051_alu1.inc[14] ),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_00137_),
    .O(_00361_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06656_ (
    .I0(_03071_),
    .I1(_03085_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03578_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06657_ (
    .I0(_03074_),
    .I1(_03123_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03579_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06658_ (
    .I0(_03076_),
    .I1(_03123_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03580_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06659_ (
    .I0(_03045_),
    .I1(_03123_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03581_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06660_ (
    .I0(_03054_),
    .I1(_03123_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03582_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06661_ (
    .I0(_03056_),
    .I1(_03123_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03583_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06662_ (
    .I0(_03059_),
    .I1(_03123_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03584_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06663_ (
    .I0(_03061_),
    .I1(_03123_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03585_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06664_ (
    .I0(_03062_),
    .I1(_03123_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03586_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06665_ (
    .I0(_03077_),
    .I1(_03123_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03587_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11111000)
  ) _06666_ (
    .I0(_00246_),
    .I1(\oc8051_sfr1.oc8051_acc1.data2_in[7] ),
    .I2(_00362_),
    .I3(_03907_),
    .O(\oc8051_sfr1.oc8051_acc1.acc[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06667_ (
    .I0(_03073_),
    .I1(_03123_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03588_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06668_ (
    .I0(_03063_),
    .I1(_03123_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03589_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06669_ (
    .I0(_03065_),
    .I1(_03123_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03590_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06670_ (
    .I0(_03066_),
    .I1(_03123_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03591_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06671_ (
    .I0(_03068_),
    .I1(_03123_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03592_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06672_ (
    .I0(_03070_),
    .I1(_03123_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03593_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06673_ (
    .I0(_03071_),
    .I1(_03123_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03594_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06674_ (
    .I0(_03074_),
    .I1(_03086_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03595_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _06675_ (
    .I0(_03053_),
    .I1(_00778_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03086_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06676_ (
    .I0(_03076_),
    .I1(_03086_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03596_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110000001010)
  ) _06677_ (
    .I0(\oc8051_memory_interface1.alu[7] ),
    .I1(_00380_),
    .I2(_00246_),
    .I3(_00166_),
    .O(_00362_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06678_ (
    .I0(_03045_),
    .I1(_03086_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03597_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06679_ (
    .I0(_03054_),
    .I1(_03086_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03598_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06680_ (
    .I0(_03056_),
    .I1(_03086_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03599_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06681_ (
    .I0(_03059_),
    .I1(_03086_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03600_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06682_ (
    .I0(_03061_),
    .I1(_03086_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03601_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06683_ (
    .I0(_03062_),
    .I1(_03086_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03602_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06684_ (
    .I0(_03077_),
    .I1(_03086_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03603_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06685_ (
    .I0(_03073_),
    .I1(_03086_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03604_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06686_ (
    .I0(_03063_),
    .I1(_03086_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03605_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06687_ (
    .I0(_03065_),
    .I1(_03086_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03606_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010001100000000)
  ) _06688_ (
    .I0(\oc8051_sfr1.dat0[2] ),
    .I1(_00092_),
    .I2(_00071_),
    .I3(\oc8051_decoder1.src_sel2[0] ),
    .O(_00091_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _06689_ (
    .I0(\oc8051_alu1.oc8051_div1.rem1[7] ),
    .I1(\oc8051_alu1.oc8051_div1.sub0[7] ),
    .I2(\oc8051_alu1.oc8051_div1.div0 ),
    .I3(_03907_),
    .O(\oc8051_alu1.divsrc1[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06690_ (
    .I0(_03066_),
    .I1(_03086_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03607_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06691_ (
    .I0(_03068_),
    .I1(_03086_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03608_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06692_ (
    .I0(_03070_),
    .I1(_03086_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03609_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06693_ (
    .I0(_03071_),
    .I1(_03086_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03610_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06694_ (
    .I0(_03074_),
    .I1(_03087_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03611_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06695_ (
    .I0(_03088_),
    .I1(_00684_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03087_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _06696_ (
    .I0(_03053_),
    .I1(_00197_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03088_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06697_ (
    .I0(_03076_),
    .I1(_03087_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03612_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06698_ (
    .I0(_03045_),
    .I1(_03087_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03613_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06699_ (
    .I0(_03054_),
    .I1(_03087_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03614_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06700_ (
    .I0(\oc8051_alu1.oc8051_div1.sub1[7] ),
    .I1(\oc8051_alu1.oc8051_div1.rem2[7] ),
    .I2(\oc8051_alu1.oc8051_div1.div1 ),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_div1.rem1[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06701_ (
    .I0(_03056_),
    .I1(_03087_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03615_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06702_ (
    .I0(_03059_),
    .I1(_03087_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03616_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06703_ (
    .I0(_03061_),
    .I1(_03087_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03617_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06704_ (
    .I0(_03062_),
    .I1(_03087_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03618_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06705_ (
    .I0(_03077_),
    .I1(_03087_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03619_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06706_ (
    .I0(_03073_),
    .I1(_03087_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03620_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06707_ (
    .I0(_03063_),
    .I1(_03087_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03621_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06708_ (
    .I0(_03065_),
    .I1(_03087_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03622_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06709_ (
    .I0(_03066_),
    .I1(_03087_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03623_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06710_ (
    .I0(_03068_),
    .I1(_03087_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03624_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100110011001010)
  ) _06711_ (
    .I0(\oc8051_alu1.add9 ),
    .I1(\oc8051_alu1.oc8051_div1.tmp_rem[7] ),
    .I2(\oc8051_alu1.oc8051_div1.cycle[0] ),
    .I3(\oc8051_alu1.oc8051_div1.cycle[1] ),
    .O(\oc8051_alu1.oc8051_div1.rem2[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06712_ (
    .I0(_03070_),
    .I1(_03087_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03625_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06713_ (
    .I0(_03071_),
    .I1(_03087_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03626_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06714_ (
    .I0(_03074_),
    .I1(_03089_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03627_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06715_ (
    .I0(_03088_),
    .I1(_00644_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03089_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06716_ (
    .I0(_03076_),
    .I1(_03089_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03628_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06717_ (
    .I0(_03045_),
    .I1(_03089_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03629_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06718_ (
    .I0(_03054_),
    .I1(_03089_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03630_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06719_ (
    .I0(_03056_),
    .I1(_03089_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03631_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06720_ (
    .I0(_03059_),
    .I1(_03089_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03632_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06721_ (
    .I0(_03061_),
    .I1(_03089_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03633_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06722_ (
    .I0(_03262_),
    .I1(_03263_),
    .I2(_00307_),
    .I3(_00122_),
    .O(_00366_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06723_ (
    .I0(_03062_),
    .I1(_03089_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03634_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06724_ (
    .I0(_03077_),
    .I1(_03089_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03635_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06725_ (
    .I0(_03073_),
    .I1(_03089_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03636_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06726_ (
    .I0(_03063_),
    .I1(_03089_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03637_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06727_ (
    .I0(_03065_),
    .I1(_03089_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03638_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06728_ (
    .I0(_03066_),
    .I1(_03089_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03639_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06729_ (
    .I0(_03068_),
    .I1(_03089_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03640_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06730_ (
    .I0(_03070_),
    .I1(_03089_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03641_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06731_ (
    .I0(_03071_),
    .I1(_03089_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03642_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06732_ (
    .I0(_03074_),
    .I1(_03124_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03643_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06733_ (
    .I0(_03733_),
    .I1(\oc8051_alu1.oc8051_mul1.mul_result[15] ),
    .I2(_00372_),
    .I3(_00368_),
    .O(_00367_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06734_ (
    .I0(_03076_),
    .I1(_03124_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03644_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06735_ (
    .I0(_03045_),
    .I1(_03124_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03645_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06736_ (
    .I0(_03054_),
    .I1(_03124_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03646_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06737_ (
    .I0(_03056_),
    .I1(_03124_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03647_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06738_ (
    .I0(_03059_),
    .I1(_03124_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03648_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06739_ (
    .I0(_03061_),
    .I1(_03124_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03649_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06740_ (
    .I0(_03062_),
    .I1(_03124_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03650_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06741_ (
    .I0(_03077_),
    .I1(_03124_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03651_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06742_ (
    .I0(_03073_),
    .I1(_03124_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03652_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06743_ (
    .I0(_03063_),
    .I1(_03124_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03653_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _06744_ (
    .I0(_00371_),
    .I1(_00157_),
    .I2(_00369_),
    .I3(_03907_),
    .O(_00368_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06745_ (
    .I0(_03065_),
    .I1(_03124_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03654_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06746_ (
    .I0(_03066_),
    .I1(_03124_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03655_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06747_ (
    .I0(_03068_),
    .I1(_03124_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03656_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06748_ (
    .I0(_03070_),
    .I1(_03124_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03657_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06749_ (
    .I0(_03071_),
    .I1(_03124_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03658_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06750_ (
    .I0(_03074_),
    .I1(_03090_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03659_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06751_ (
    .I0(_03088_),
    .I1(_00779_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03090_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06752_ (
    .I0(_03076_),
    .I1(_03090_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03660_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06753_ (
    .I0(_03045_),
    .I1(_03090_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03661_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06754_ (
    .I0(_03054_),
    .I1(_03090_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03662_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _06755_ (
    .I0(\oc8051_alu1.srcCy ),
    .I1(_00158_),
    .I2(_00126_),
    .I3(_03907_),
    .O(_00369_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06756_ (
    .I0(_03056_),
    .I1(_03090_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03663_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06757_ (
    .I0(_03059_),
    .I1(_03090_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03664_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06758_ (
    .I0(_03061_),
    .I1(_03090_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03665_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06759_ (
    .I0(_03062_),
    .I1(_03090_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03666_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06760_ (
    .I0(_03077_),
    .I1(_03090_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03667_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _06761_ (
    .I0(\oc8051_sfr1.wait_data ),
    .I1(_00414_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03668_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06762_ (
    .I0(_03065_),
    .I1(_03090_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03669_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06763_ (
    .I0(_03063_),
    .I1(_03090_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03670_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06764_ (
    .I0(_03073_),
    .I1(_03090_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03671_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06765_ (
    .I0(_03066_),
    .I1(_03090_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03672_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01101001)
  ) _06766_ (
    .I0(\oc8051_alu1.add9 ),
    .I1(\oc8051_alu1.adda ),
    .I2(\oc8051_alu1.sub8[3] ),
    .I3(_03907_),
    .O(_00371_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06767_ (
    .I0(_03068_),
    .I1(_03090_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03673_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06768_ (
    .I0(_03070_),
    .I1(_03090_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03674_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06769_ (
    .I0(_03071_),
    .I1(_03090_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03675_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06770_ (
    .I0(_02751_),
    .I1(wbi_ack_i),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03676_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _06771_ (
    .I0(_03091_),
    .I1(_03096_),
    .I2(_03098_),
    .I3(_03907_),
    .O(_03677_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _06772_ (
    .I0(_03094_),
    .I1(_03092_),
    .I2(_03095_),
    .I3(_03907_),
    .O(_03091_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06773_ (
    .I0(_00436_),
    .I1(_03161_),
    .I2(_03093_),
    .I3(_00432_),
    .O(_03092_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06774_ (
    .I0(_00485_),
    .I1(_03172_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03093_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _06775_ (
    .I0(_03164_),
    .I1(_00456_),
    .I2(_00457_),
    .I3(_03907_),
    .O(_03094_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _06776_ (
    .I0(_03167_),
    .I1(_00465_),
    .I2(_00467_),
    .I3(_03907_),
    .O(_03095_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1001011000000000)
  ) _06777_ (
    .I0(\oc8051_alu1.add9 ),
    .I1(\oc8051_alu1.adda ),
    .I2(\oc8051_alu1.addb ),
    .I3(_00155_),
    .O(_00372_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010001111)
  ) _06778_ (
    .I0(_00399_),
    .I1(_03156_),
    .I2(_00402_),
    .I3(_03097_),
    .O(_03096_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _06779_ (
    .I0(_03170_),
    .I1(_00476_),
    .I2(_00477_),
    .I3(_03907_),
    .O(_03097_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010001111)
  ) _06780_ (
    .I0(_00409_),
    .I1(_03159_),
    .I2(_00410_),
    .I3(_03099_),
    .O(_03098_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _06781_ (
    .I0(_00417_),
    .I1(_00421_),
    .I2(_00426_),
    .I3(_03907_),
    .O(_03099_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _06782_ (
    .I0(\oc8051_memory_interface1.int_ack_t ),
    .I1(\oc8051_memory_interface1.int_ack_buff ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03678_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00011110)
  ) _06783_ (
    .I0(_03048_),
    .I1(_00193_),
    .I2(_00942_),
    .I3(_03907_),
    .O(_03100_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010100)
  ) _06784_ (
    .I0(_03053_),
    .I1(\oc8051_ram_top1.rd_addr[7] ),
    .I2(_00201_),
    .I3(_03907_),
    .O(_03101_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _06785_ (
    .I0(_03048_),
    .I1(_00189_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03102_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0110)
  ) _06786_ (
    .I0(\oc8051_alu1.oc8051_mul1.cycle[1] ),
    .I1(\oc8051_alu1.oc8051_mul1.cycle[0] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03679_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0110)
  ) _06787_ (
    .I0(\oc8051_alu1.oc8051_div1.cycle[0] ),
    .I1(\oc8051_alu1.oc8051_div1.cycle[1] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03681_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000100000000)
  ) _06788_ (
    .I0(_00375_),
    .I1(_00376_),
    .I2(_00377_),
    .I3(_00378_),
    .O(_00374_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1001)
  ) _06789_ (
    .I0(_00250_),
    .I1(\oc8051_alu1.oc8051_div1.src2[0] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03691_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0110)
  ) _06790_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[3] ),
    .I1(\oc8051_alu1.oc8051_div1.src2[3] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03693_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110001)
  ) _06791_ (
    .I0(\oc8051_alu1.srcCy ),
    .I1(\oc8051_alu1.oc8051_div1.src2[0] ),
    .I2(\oc8051_alu1.oc8051_div1.src1[0] ),
    .I3(_03907_),
    .O(_03694_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1011)
  ) _06792_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[2] ),
    .I1(\oc8051_alu1.oc8051_div1.src2[2] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03695_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1011)
  ) _06793_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[3] ),
    .I1(\oc8051_alu1.oc8051_div1.src2[3] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03696_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _06794_ (
    .I0(_00268_),
    .I1(_03103_),
    .I2(\oc8051_alu1.oc8051_mul1.tmp_mul[6] ),
    .I3(_03907_),
    .O(_03697_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06795_ (
    .I0(_00265_),
    .I1(\oc8051_alu1.add9 ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03103_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100101110110100)
  ) _06796_ (
    .I0(_00268_),
    .I1(\oc8051_alu1.oc8051_mul1.tmp_mul[1] ),
    .I2(_03104_),
    .I3(_03105_),
    .O(_03698_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06797_ (
    .I0(_00265_),
    .I1(\oc8051_alu1.oc8051_div1.src1[2] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03104_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06798_ (
    .I0(_00269_),
    .I1(\oc8051_alu1.oc8051_div1.src1[3] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03105_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _06799_ (
    .I0(\oc8051_ram_top1.wr_data_r[2] ),
    .I1(\oc8051_ram_top1.oc8051_idata.rd_data[2] ),
    .I2(\oc8051_ram_top1.rd_en_r ),
    .I3(_03907_),
    .O(_00092_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06800_ (
    .I0(\oc8051_alu1.dec[7] ),
    .I1(\oc8051_alu1.inc[7] ),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_00137_),
    .O(_00375_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100101110110100)
  ) _06801_ (
    .I0(_00268_),
    .I1(\oc8051_alu1.oc8051_mul1.tmp_mul[2] ),
    .I2(_03106_),
    .I3(_03107_),
    .O(_03699_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06802_ (
    .I0(_00265_),
    .I1(\oc8051_alu1.oc8051_div1.src1[3] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03106_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06803_ (
    .I0(_00269_),
    .I1(\oc8051_alu1.oc8051_div1.src1[4] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03107_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100101110110100)
  ) _06804_ (
    .I0(_00268_),
    .I1(\oc8051_alu1.oc8051_mul1.tmp_mul[3] ),
    .I2(_03108_),
    .I3(_03109_),
    .O(_03700_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06805_ (
    .I0(_00265_),
    .I1(\oc8051_alu1.oc8051_div1.src1[4] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03108_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06806_ (
    .I0(_00269_),
    .I1(\oc8051_alu1.oc8051_div1.src1[5] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03109_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100101110110100)
  ) _06807_ (
    .I0(_00268_),
    .I1(\oc8051_alu1.oc8051_mul1.tmp_mul[4] ),
    .I2(_03110_),
    .I3(_03111_),
    .O(_03701_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06808_ (
    .I0(_00265_),
    .I1(\oc8051_alu1.oc8051_div1.src1[5] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03110_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06809_ (
    .I0(_00269_),
    .I1(\oc8051_alu1.oc8051_div1.src1[6] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03111_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100101110110100)
  ) _06810_ (
    .I0(_00268_),
    .I1(\oc8051_alu1.oc8051_mul1.tmp_mul[5] ),
    .I2(_03112_),
    .I3(_03113_),
    .O(_03702_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06811_ (
    .I0(\oc8051_alu1.adda ),
    .I1(\oc8051_alu1.add9 ),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_00146_),
    .O(_00376_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06812_ (
    .I0(_00265_),
    .I1(\oc8051_alu1.oc8051_div1.src1[6] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03112_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06813_ (
    .I0(_00269_),
    .I1(\oc8051_alu1.add9 ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03113_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10110100)
  ) _06814_ (
    .I0(_00268_),
    .I1(\oc8051_alu1.oc8051_mul1.tmp_mul[6] ),
    .I2(_03103_),
    .I3(_03907_),
    .O(_03703_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011001010100000)
  ) _06815_ (
    .I0(_00282_),
    .I1(_00268_),
    .I2(_00283_),
    .I3(\oc8051_alu1.oc8051_mul1.tmp_mul[0] ),
    .O(_03704_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011001010100000)
  ) _06816_ (
    .I0(_03104_),
    .I1(_00268_),
    .I2(_03105_),
    .I3(\oc8051_alu1.oc8051_mul1.tmp_mul[1] ),
    .O(_03705_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011001010100000)
  ) _06817_ (
    .I0(_03106_),
    .I1(_00268_),
    .I2(_03107_),
    .I3(\oc8051_alu1.oc8051_mul1.tmp_mul[2] ),
    .O(_03706_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011001010100000)
  ) _06818_ (
    .I0(_03108_),
    .I1(_00268_),
    .I2(_03109_),
    .I3(\oc8051_alu1.oc8051_mul1.tmp_mul[3] ),
    .O(_03707_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011001010100000)
  ) _06819_ (
    .I0(_03110_),
    .I1(_00268_),
    .I2(_03111_),
    .I3(\oc8051_alu1.oc8051_mul1.tmp_mul[4] ),
    .O(_03708_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011001010100000)
  ) _06820_ (
    .I0(_03112_),
    .I1(_00268_),
    .I2(_03113_),
    .I3(\oc8051_alu1.oc8051_mul1.tmp_mul[5] ),
    .O(_03709_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01101001)
  ) _06821_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[4] ),
    .I1(\oc8051_alu1.oc8051_div1.src2[4] ),
    .I2(\oc8051_alu1.sub4[4] ),
    .I3(_03907_),
    .O(_03710_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100111011100000)
  ) _06822_ (
    .I0(_03114_),
    .I1(_00150_),
    .I2(\oc8051_alu1.adda ),
    .I3(\oc8051_alu1.add9 ),
    .O(_00377_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10110010)
  ) _06823_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[4] ),
    .I1(\oc8051_alu1.oc8051_div1.src2[4] ),
    .I2(\oc8051_alu1.sub4[4] ),
    .I3(_03907_),
    .O(_03713_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1011)
  ) _06824_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[6] ),
    .I1(\oc8051_alu1.oc8051_div1.src2[6] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03714_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0110)
  ) _06825_ (
    .I0(\oc8051_memory_interface1.op_pos[2] ),
    .I1(\oc8051_memory_interface1.pc_buf[2] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03715_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06826_ (
    .I0(\oc8051_memory_interface1.op_pos[2] ),
    .I1(\oc8051_memory_interface1.pc_buf[2] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03729_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10010110)
  ) _06827_ (
    .I0(\oc8051_memory_interface1.op_length[0] ),
    .I1(\oc8051_memory_interface1.op_pos[0] ),
    .I2(\oc8051_memory_interface1.pc_buf[0] ),
    .I3(_03907_),
    .O(_03730_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11101000)
  ) _06828_ (
    .I0(\oc8051_memory_interface1.op_length[1] ),
    .I1(\oc8051_memory_interface1.op_pos[1] ),
    .I2(\oc8051_memory_interface1.pc_buf[1] ),
    .I3(_03907_),
    .O(_03731_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:39" *)
  SB_LUT4 #(
    .LUT_INIT(2'b01)
  ) _06829_ (
    .I0(\oc8051_alu1.oc8051_mul1.cycle[0] ),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00009_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111111110010)
  ) _06830_ (
    .I0(_00797_),
    .I1(_00880_),
    .I2(_00885_),
    .I3(\oc8051_sfr1.wait_data ),
    .O(_00064_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:39" *)
  SB_LUT4 #(
    .LUT_INIT(2'b01)
  ) _06831_ (
    .I0(_03424_),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_div1.src2[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:39" *)
  SB_LUT4 #(
    .LUT_INIT(2'b01)
  ) _06832_ (
    .I0(_03711_),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_div1.src2[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111011100001111)
  ) _06833_ (
    .I0(_00142_),
    .I1(\oc8051_alu1.adda ),
    .I2(_00148_),
    .I3(\oc8051_alu1.add9 ),
    .O(_00378_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:39" *)
  SB_LUT4 #(
    .LUT_INIT(2'b01)
  ) _06834_ (
    .I0(wbd_ack_i),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03364_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:39" *)
  SB_LUT4 #(
    .LUT_INIT(2'b01)
  ) _06835_ (
    .I0(\oc8051_sfr1.oc8051_sp1.pop ),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03423_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:39" *)
  SB_LUT4 #(
    .LUT_INIT(2'b01)
  ) _06836_ (
    .I0(\oc8051_alu1.oc8051_div1.cycle[0] ),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03680_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:39" *)
  SB_LUT4 #(
    .LUT_INIT(2'b01)
  ) _06837_ (
    .I0(\oc8051_memory_interface1.pc_buf[3] ),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03716_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:39" *)
  SB_LUT4 #(
    .LUT_INIT(2'b01)
  ) _06838_ (
    .I0(\oc8051_memory_interface1.pc_buf[4] ),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03717_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:39" *)
  SB_LUT4 #(
    .LUT_INIT(2'b01)
  ) _06839_ (
    .I0(\oc8051_memory_interface1.pc_buf[5] ),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03718_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:39" *)
  SB_LUT4 #(
    .LUT_INIT(2'b01)
  ) _06840_ (
    .I0(\oc8051_memory_interface1.pc_buf[6] ),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03719_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:39" *)
  SB_LUT4 #(
    .LUT_INIT(2'b01)
  ) _06841_ (
    .I0(\oc8051_memory_interface1.pc_buf[7] ),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03720_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:39" *)
  SB_LUT4 #(
    .LUT_INIT(2'b01)
  ) _06842_ (
    .I0(\oc8051_memory_interface1.pc_buf[8] ),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03721_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:39" *)
  SB_LUT4 #(
    .LUT_INIT(2'b01)
  ) _06843_ (
    .I0(\oc8051_memory_interface1.pc_buf[9] ),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03722_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _06844_ (
    .I0(_00126_),
    .I1(_00158_),
    .I2(\oc8051_alu1.oc8051_div1.src1[0] ),
    .I3(_03907_),
    .O(_00379_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:39" *)
  SB_LUT4 #(
    .LUT_INIT(2'b01)
  ) _06845_ (
    .I0(\oc8051_memory_interface1.pc_buf[10] ),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03723_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:39" *)
  SB_LUT4 #(
    .LUT_INIT(2'b01)
  ) _06846_ (
    .I0(\oc8051_memory_interface1.pc_buf[11] ),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03724_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:39" *)
  SB_LUT4 #(
    .LUT_INIT(2'b01)
  ) _06847_ (
    .I0(\oc8051_memory_interface1.pc_buf[12] ),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03725_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:39" *)
  SB_LUT4 #(
    .LUT_INIT(2'b01)
  ) _06848_ (
    .I0(\oc8051_memory_interface1.pc_buf[13] ),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03726_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:39" *)
  SB_LUT4 #(
    .LUT_INIT(2'b01)
  ) _06849_ (
    .I0(\oc8051_memory_interface1.pc_buf[14] ),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03727_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:39" *)
  SB_LUT4 #(
    .LUT_INIT(2'b01)
  ) _06850_ (
    .I0(\oc8051_memory_interface1.pc_buf[15] ),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03728_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:39" *)
  SB_LUT4 #(
    .LUT_INIT(2'b01)
  ) _06851_ (
    .I0(\oc8051_sfr1.wait_data ),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03735_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:39" *)
  SB_LUT4 #(
    .LUT_INIT(2'b01)
  ) _06852_ (
    .I0(\oc8051_ram_top1.rd_en ),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03737_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:39" *)
  SB_LUT4 #(
    .LUT_INIT(2'b01)
  ) _06853_ (
    .I0(wbd_ack_i),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03736_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _06854_ (
    .I0(\oc8051_decoder1.alu_op[0] ),
    .I1(\oc8051_decoder1.alu_op[1] ),
    .I2(_00123_),
    .I3(_03907_),
    .O(_03732_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110011001100)
  ) _06855_ (
    .I0(_03133_),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[7] ),
    .I2(_00237_),
    .I3(_00241_),
    .O(_00380_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _06856_ (
    .I0(\oc8051_decoder1.alu_op[0] ),
    .I1(\oc8051_decoder1.alu_op[1] ),
    .I2(_00144_),
    .I3(_03907_),
    .O(_03114_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _06857_ (
    .I0(\oc8051_memory_interface1.op_pos[0] ),
    .I1(\oc8051_memory_interface1.op_pos[1] ),
    .I2(\oc8051_memory_interface1.idat_old[16] ),
    .I3(_03907_),
    .O(_03115_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _06858_ (
    .I0(_00518_),
    .I1(_00520_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03117_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _06859_ (
    .I0(\oc8051_alu_src_sel1.op1[5] ),
    .I1(_00602_),
    .I2(_00599_),
    .I3(_03907_),
    .O(_03118_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00011111)
  ) _06860_ (
    .I0(_00512_),
    .I1(_00523_),
    .I2(_00506_),
    .I3(_03907_),
    .O(_03119_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001011)
  ) _06861_ (
    .I0(_02818_),
    .I1(_02820_),
    .I2(_02774_),
    .I3(_03907_),
    .O(_03120_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _06862_ (
    .I0(_00574_),
    .I1(_00659_),
    .I2(_00669_),
    .I3(_03020_),
    .O(_03121_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _06863_ (
    .I0(_03053_),
    .I1(_00793_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03122_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _06864_ (
    .I0(_03053_),
    .I1(_00683_),
    .I2(_00188_),
    .I3(_03907_),
    .O(_03123_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06865_ (
    .I0(_03088_),
    .I1(_00188_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03124_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _06866_ (
    .I0(_00385_),
    .I1(_00381_),
    .I2(\oc8051_alu1.adda ),
    .I3(_00151_),
    .O(\oc8051_sfr1.oc8051_acc1.data2_in[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _06867_ (
    .I0(_00793_),
    .I1(_00286_),
    .I2(_00206_),
    .I3(_03907_),
    .O(_03125_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01011100)
  ) _06868_ (
    .I0(_00931_),
    .I1(\oc8051_sfr1.oc8051_int1.isrc[1][1] ),
    .I2(\oc8051_sfr1.oc8051_int1.int_dept[0] ),
    .I3(_03907_),
    .O(_00308_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111110110000)
  ) _06869_ (
    .I0(_00242_),
    .I1(_00182_),
    .I2(\oc8051_sfr1.oc8051_acc1.data_out[0] ),
    .I3(_03133_),
    .O(_03126_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _06870_ (
    .I0(\oc8051_memory_interface1.alu[0] ),
    .I1(_03247_),
    .I2(_00166_),
    .I3(_03907_),
    .O(_03127_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06871_ (
    .I0(\oc8051_sfr1.oc8051_acc1.data2_in[0] ),
    .I1(_03127_),
    .I2(_00246_),
    .I3(_03907_),
    .O(\oc8051_sfr1.oc8051_acc1.acc[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0011010111111111)
  ) _06872_ (
    .I0(\oc8051_alu1.add9 ),
    .I1(\oc8051_alu1.srcCy ),
    .I2(\oc8051_decoder1.alu_op[0] ),
    .I3(_00164_),
    .O(_03128_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _06873_ (
    .I0(_00158_),
    .I1(\oc8051_alu1.oc8051_div1.src1[1] ),
    .I2(_00154_),
    .I3(_03128_),
    .O(_03129_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06874_ (
    .I0(_03732_),
    .I1(\oc8051_alu1.divsrc1[0] ),
    .I2(_00106_),
    .I3(_00127_),
    .O(_03130_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000001110111)
  ) _06875_ (
    .I0(_03130_),
    .I1(_03129_),
    .I2(\oc8051_alu1.oc8051_div1.src1[0] ),
    .I3(_00151_),
    .O(\oc8051_memory_interface1.alu[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _06876_ (
    .I0(_00228_),
    .I1(_00230_),
    .I2(_00224_),
    .I3(_00225_),
    .O(_03131_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06877_ (
    .I0(_00165_),
    .I1(\oc8051_alu1.oc8051_div1.src1[3] ),
    .I2(_00382_),
    .I3(_00383_),
    .O(_00381_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06878_ (
    .I0(\oc8051_alu1.addc[1] ),
    .I1(_00155_),
    .I2(_00207_),
    .I3(_03131_),
    .O(_03132_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0011000000111011)
  ) _06879_ (
    .I0(_00148_),
    .I1(_03132_),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_00151_),
    .O(_03133_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06880_ (
    .I0(_00165_),
    .I1(\oc8051_alu1.oc8051_div1.src1[4] ),
    .I2(\oc8051_alu1.oc8051_div1.src1[0] ),
    .I3(_00146_),
    .O(_03134_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06881_ (
    .I0(_03732_),
    .I1(\oc8051_alu1.oc8051_div1.div0 ),
    .I2(_00245_),
    .I3(_00244_),
    .O(_03135_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000001110111)
  ) _06882_ (
    .I0(_03135_),
    .I1(_03134_),
    .I2(\oc8051_alu1.oc8051_div1.src2[0] ),
    .I3(_00151_),
    .O(\oc8051_sfr1.oc8051_acc1.data2_in[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _06883_ (
    .I0(_03732_),
    .I1(\oc8051_alu1.divsrc1[1] ),
    .I2(_00257_),
    .I3(_00255_),
    .O(_03136_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000001110111)
  ) _06884_ (
    .I0(_03136_),
    .I1(_00248_),
    .I2(\oc8051_alu1.oc8051_div1.src1[1] ),
    .I3(_00151_),
    .O(\oc8051_memory_interface1.alu[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111110110000)
  ) _06885_ (
    .I0(_00242_),
    .I1(_00182_),
    .I2(\oc8051_sfr1.oc8051_acc1.data_out[2] ),
    .I3(_03133_),
    .O(_03137_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _06886_ (
    .I0(\oc8051_memory_interface1.alu[2] ),
    .I1(_03248_),
    .I2(_00166_),
    .I3(_03907_),
    .O(_03138_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06887_ (
    .I0(\oc8051_sfr1.oc8051_acc1.data2_in[2] ),
    .I1(_03138_),
    .I2(_00246_),
    .I3(_03907_),
    .O(\oc8051_sfr1.oc8051_acc1.acc[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06888_ (
    .I0(\oc8051_alu1.add9 ),
    .I1(\oc8051_alu1.adda ),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_00146_),
    .O(_00382_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06889_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[1] ),
    .I1(_00164_),
    .I2(\oc8051_alu1.add4[2] ),
    .I3(_00155_),
    .O(_03139_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _06890_ (
    .I0(_00274_),
    .I1(_00276_),
    .I2(_00275_),
    .I3(_00277_),
    .O(_03140_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _06891_ (
    .I0(_03732_),
    .I1(\oc8051_alu1.divsrc1[2] ),
    .I2(_03140_),
    .I3(_03139_),
    .O(_03141_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10100011)
  ) _06892_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[2] ),
    .I1(_03141_),
    .I2(_00151_),
    .I3(_03907_),
    .O(\oc8051_memory_interface1.alu[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06893_ (
    .I0(_00165_),
    .I1(\oc8051_alu1.oc8051_div1.src1[6] ),
    .I2(\oc8051_alu1.oc8051_div1.src1[2] ),
    .I3(_00146_),
    .O(_03142_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06894_ (
    .I0(\oc8051_alu1.oc8051_mul1.mul_result[2] ),
    .I1(_03733_),
    .I2(_00285_),
    .I3(_00284_),
    .O(_03143_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000001110111)
  ) _06895_ (
    .I0(_03142_),
    .I1(_03143_),
    .I2(\oc8051_alu1.oc8051_div1.src2[2] ),
    .I3(_00151_),
    .O(\oc8051_sfr1.oc8051_acc1.data2_in[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _06896_ (
    .I0(\oc8051_memory_interface1.alu[3] ),
    .I1(_00298_),
    .I2(_00166_),
    .I3(_03907_),
    .O(_03144_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06897_ (
    .I0(\oc8051_sfr1.oc8051_acc1.data2_in[3] ),
    .I1(_03144_),
    .I2(_00246_),
    .I3(_03907_),
    .O(\oc8051_sfr1.oc8051_acc1.acc[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _06898_ (
    .I0(_03732_),
    .I1(\oc8051_alu1.divsrc1[3] ),
    .I2(_00295_),
    .I3(_00288_),
    .O(_03145_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06899_ (
    .I0(_03732_),
    .I1(\oc8051_alu1.oc8051_div1.tmp_div[5] ),
    .I2(_00151_),
    .I3(_00384_),
    .O(_00383_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000010111011)
  ) _06900_ (
    .I0(_00287_),
    .I1(_03145_),
    .I2(\oc8051_alu1.oc8051_div1.src1[3] ),
    .I3(_00151_),
    .O(\oc8051_memory_interface1.alu[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100000000000000)
  ) _06901_ (
    .I0(_00313_),
    .I1(_00312_),
    .I2(_00309_),
    .I3(_00314_),
    .O(_03146_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06902_ (
    .I0(_03732_),
    .I1(\oc8051_alu1.divsrc1[4] ),
    .I2(_00306_),
    .I3(_03146_),
    .O(_03147_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11000101)
  ) _06903_ (
    .I0(_03147_),
    .I1(\oc8051_alu1.oc8051_div1.src1[4] ),
    .I2(_00151_),
    .I3(_03907_),
    .O(\oc8051_memory_interface1.alu[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06904_ (
    .I0(_00165_),
    .I1(\oc8051_alu1.oc8051_div1.src1[0] ),
    .I2(_00323_),
    .I3(_00324_),
    .O(_03148_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000010111011)
  ) _06905_ (
    .I0(_00322_),
    .I1(_03148_),
    .I2(\oc8051_alu1.oc8051_div1.src2[4] ),
    .I3(_00151_),
    .O(\oc8051_sfr1.oc8051_acc1.data2_in[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _06906_ (
    .I0(_03732_),
    .I1(\oc8051_alu1.divsrc1[5] ),
    .I2(_00333_),
    .I3(_00328_),
    .O(_03149_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000010111011)
  ) _06907_ (
    .I0(_00327_),
    .I1(_03149_),
    .I2(\oc8051_alu1.oc8051_div1.src1[5] ),
    .I3(_00151_),
    .O(\oc8051_memory_interface1.alu[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06908_ (
    .I0(\oc8051_alu1.add9 ),
    .I1(_00158_),
    .I2(_00263_),
    .I3(_00353_),
    .O(_03150_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06909_ (
    .I0(_03732_),
    .I1(\oc8051_alu1.divsrc1[6] ),
    .I2(_00345_),
    .I3(_00346_),
    .O(_03151_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _06910_ (
    .I0(\oc8051_alu1.adda ),
    .I1(\oc8051_alu1.oc8051_div1.src2[6] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00093_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _06911_ (
    .I0(_00155_),
    .I1(_03690_),
    .I2(_03733_),
    .I3(\oc8051_alu1.oc8051_mul1.mul_result[7] ),
    .O(_00384_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000001110111)
  ) _06912_ (
    .I0(_03150_),
    .I1(_03151_),
    .I2(\oc8051_alu1.oc8051_div1.src1[6] ),
    .I3(_00151_),
    .O(\oc8051_memory_interface1.alu[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06913_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[6] ),
    .I1(_00164_),
    .I2(_00379_),
    .I3(_00374_),
    .O(_03152_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _06914_ (
    .I0(_03732_),
    .I1(\oc8051_alu1.divsrc1[7] ),
    .I2(_00366_),
    .I3(_00367_),
    .O(_03153_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000001110111)
  ) _06915_ (
    .I0(_03152_),
    .I1(_03153_),
    .I2(\oc8051_alu1.add9 ),
    .I3(_00151_),
    .O(\oc8051_memory_interface1.alu[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110000001010)
  ) _06916_ (
    .I0(\oc8051_memory_interface1.idat_old[19] ),
    .I1(\oc8051_memory_interface1.idat_old[27] ),
    .I2(\oc8051_memory_interface1.op_pos[2] ),
    .I3(\oc8051_memory_interface1.op_pos[0] ),
    .O(_03154_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111001111110101)
  ) _06917_ (
    .I0(\oc8051_memory_interface1.idat_old[3] ),
    .I1(\oc8051_memory_interface1.idat_old[11] ),
    .I2(\oc8051_memory_interface1.op_pos[2] ),
    .I3(\oc8051_memory_interface1.op_pos[0] ),
    .O(_03155_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00111010)
  ) _06918_ (
    .I0(_03155_),
    .I1(_03154_),
    .I2(\oc8051_memory_interface1.op_pos[1] ),
    .I3(_03907_),
    .O(_03156_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110000001010)
  ) _06919_ (
    .I0(\oc8051_memory_interface1.idat_old[18] ),
    .I1(\oc8051_memory_interface1.idat_old[26] ),
    .I2(\oc8051_memory_interface1.op_pos[2] ),
    .I3(\oc8051_memory_interface1.op_pos[0] ),
    .O(_03157_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111001111110101)
  ) _06920_ (
    .I0(\oc8051_memory_interface1.idat_old[2] ),
    .I1(\oc8051_memory_interface1.idat_old[10] ),
    .I2(\oc8051_memory_interface1.op_pos[2] ),
    .I3(\oc8051_memory_interface1.op_pos[0] ),
    .O(_03158_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00111010)
  ) _06921_ (
    .I0(_03158_),
    .I1(_03157_),
    .I2(\oc8051_memory_interface1.op_pos[1] ),
    .I3(_03907_),
    .O(_03159_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06922_ (
    .I0(\oc8051_alu1.dec[15] ),
    .I1(\oc8051_alu1.inc[15] ),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_00137_),
    .O(_00385_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100000000001010)
  ) _06923_ (
    .I0(\oc8051_memory_interface1.idat_old[1] ),
    .I1(\oc8051_memory_interface1.idat_old[25] ),
    .I2(\oc8051_memory_interface1.op_pos[0] ),
    .I3(\oc8051_memory_interface1.op_pos[1] ),
    .O(_03160_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000001011)
  ) _06924_ (
    .I0(\oc8051_memory_interface1.op_pos[2] ),
    .I1(_03160_),
    .I2(_00403_),
    .I3(_00445_),
    .O(_03161_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _06925_ (
    .I0(\oc8051_memory_interface1.idat_old[23] ),
    .I1(\oc8051_memory_interface1.idat_old[31] ),
    .I2(\oc8051_memory_interface1.op_pos[0] ),
    .I3(_03907_),
    .O(_03162_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111110111011)
  ) _06926_ (
    .I0(\oc8051_memory_interface1.op_pos[2] ),
    .I1(\oc8051_memory_interface1.idat_old[7] ),
    .I2(\oc8051_memory_interface1.idat_old[15] ),
    .I3(\oc8051_memory_interface1.op_pos[0] ),
    .O(_03163_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00111010)
  ) _06927_ (
    .I0(_03163_),
    .I1(_03162_),
    .I2(\oc8051_memory_interface1.op_pos[1] ),
    .I3(_03907_),
    .O(_03164_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _06928_ (
    .I0(\oc8051_memory_interface1.idat_old[21] ),
    .I1(\oc8051_memory_interface1.idat_old[29] ),
    .I2(\oc8051_memory_interface1.op_pos[0] ),
    .I3(_03907_),
    .O(_03165_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111110111011)
  ) _06929_ (
    .I0(\oc8051_memory_interface1.op_pos[2] ),
    .I1(\oc8051_memory_interface1.idat_old[5] ),
    .I2(\oc8051_memory_interface1.idat_old[13] ),
    .I3(\oc8051_memory_interface1.op_pos[0] ),
    .O(_03166_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00111010)
  ) _06930_ (
    .I0(_03166_),
    .I1(_03165_),
    .I2(\oc8051_memory_interface1.op_pos[1] ),
    .I3(_03907_),
    .O(_03167_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _06931_ (
    .I0(\oc8051_memory_interface1.idat_old[22] ),
    .I1(\oc8051_memory_interface1.idat_old[30] ),
    .I2(\oc8051_memory_interface1.op_pos[0] ),
    .I3(_03907_),
    .O(_03168_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111110111011)
  ) _06932_ (
    .I0(\oc8051_memory_interface1.op_pos[2] ),
    .I1(\oc8051_memory_interface1.idat_old[6] ),
    .I2(\oc8051_memory_interface1.idat_old[14] ),
    .I3(\oc8051_memory_interface1.op_pos[0] ),
    .O(_03169_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11111000)
  ) _06933_ (
    .I0(\oc8051_decoder1.src_sel1[6] ),
    .I1(\oc8051_sfr1.wait_data ),
    .I2(_00388_),
    .I3(_03907_),
    .O(_00001_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00111010)
  ) _06934_ (
    .I0(_03169_),
    .I1(_03168_),
    .I2(\oc8051_memory_interface1.op_pos[1] ),
    .I3(_03907_),
    .O(_03170_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100000000001010)
  ) _06935_ (
    .I0(\oc8051_memory_interface1.idat_old[4] ),
    .I1(\oc8051_memory_interface1.idat_old[28] ),
    .I2(\oc8051_memory_interface1.op_pos[0] ),
    .I3(\oc8051_memory_interface1.op_pos[1] ),
    .O(_03171_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000001011)
  ) _06936_ (
    .I0(\oc8051_memory_interface1.op_pos[2] ),
    .I1(_03171_),
    .I2(_00403_),
    .I3(_00488_),
    .O(_03172_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100000000000000)
  ) _06937_ (
    .I0(_00391_),
    .I1(_00501_),
    .I2(_00551_),
    .I3(_00555_),
    .O(_03173_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110000001010)
  ) _06938_ (
    .I0(_03173_),
    .I1(_00524_),
    .I2(_00495_),
    .I3(\oc8051_decoder1.state[1] ),
    .O(_03174_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111110111011)
  ) _06939_ (
    .I0(\oc8051_decoder1.state[0] ),
    .I1(_03174_),
    .I2(\oc8051_decoder1.src_sel1[0] ),
    .I3(\oc8051_sfr1.wait_data ),
    .O(_03175_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1011)
  ) _06940_ (
    .I0(_00560_),
    .I1(_03175_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_02218_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000001001111)
  ) _06941_ (
    .I0(_00511_),
    .I1(_00531_),
    .I2(_00548_),
    .I3(_00565_),
    .O(_03176_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _06942_ (
    .I0(_00553_),
    .I1(_00562_),
    .I2(_03176_),
    .I3(_00567_),
    .O(_03177_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _06943_ (
    .I0(_00575_),
    .I1(_00579_),
    .I2(_00595_),
    .I3(_00596_),
    .O(_03178_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _06944_ (
    .I0(_00390_),
    .I1(\oc8051_decoder1.state[1] ),
    .I2(_00494_),
    .I3(_03907_),
    .O(_00388_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011111111111111)
  ) _06945_ (
    .I0(_00561_),
    .I1(_03178_),
    .I2(_00581_),
    .I3(_00591_),
    .O(_03179_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000001110111)
  ) _06946_ (
    .I0(_03734_),
    .I1(_03179_),
    .I2(\oc8051_decoder1.cy_sel[0] ),
    .I3(\oc8051_sfr1.wait_data ),
    .O(_03251_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110001111111111)
  ) _06947_ (
    .I0(_00453_),
    .I1(_00483_),
    .I2(_00473_),
    .I3(_00461_),
    .O(_03180_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _06948_ (
    .I0(_00532_),
    .I1(_03180_),
    .I2(_00666_),
    .I3(_03907_),
    .O(_03181_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _06949_ (
    .I0(_00736_),
    .I1(\oc8051_indi_addr1.buff[6][6] ),
    .I2(_00807_),
    .I3(_00808_),
    .O(_03182_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000001110111)
  ) _06950_ (
    .I0(_03182_),
    .I1(_00806_),
    .I2(\oc8051_indi_addr1.buff[0][6] ),
    .I3(_00715_),
    .O(_03183_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06951_ (
    .I0(\oc8051_indi_addr1.data_in[6] ),
    .I1(_03183_),
    .I2(_00698_),
    .I3(_03907_),
    .O(\oc8051_memory_interface1.ri[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000011111111)
  ) _06952_ (
    .I0(\oc8051_indi_addr1.bank[1] ),
    .I1(_00687_),
    .I2(_00675_),
    .I3(_00689_),
    .O(_03184_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _06953_ (
    .I0(_01199_),
    .I1(_00000_),
    .I2(_00844_),
    .I3(_03184_),
    .O(_03185_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _06954_ (
    .I0(_00709_),
    .I1(\oc8051_indi_addr1.buff[5][4] ),
    .I2(_00846_),
    .I3(_00847_),
    .O(_03186_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000011111)
  ) _06955_ (
    .I0(_00492_),
    .I1(_00481_),
    .I2(_00482_),
    .I3(_00391_),
    .O(_00390_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000001110111)
  ) _06956_ (
    .I0(_03186_),
    .I1(_00845_),
    .I2(\oc8051_indi_addr1.buff[0][4] ),
    .I3(_00715_),
    .O(_03187_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06957_ (
    .I0(\oc8051_indi_addr1.data_in[4] ),
    .I1(_03187_),
    .I2(_00698_),
    .I3(_03907_),
    .O(\oc8051_memory_interface1.ri[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000100001111)
  ) _06958_ (
    .I0(_01129_),
    .I1(_01135_),
    .I2(_01095_),
    .I3(_00978_),
    .O(_03188_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000100001111)
  ) _06959_ (
    .I0(_01141_),
    .I1(_01149_),
    .I2(_01111_),
    .I3(_00978_),
    .O(_03189_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _06960_ (
    .I0(_03189_),
    .I1(_03188_),
    .I2(_00942_),
    .I3(_03907_),
    .O(_03190_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000111110000)
  ) _06961_ (
    .I0(_01068_),
    .I1(_01158_),
    .I2(_03190_),
    .I3(_01006_),
    .O(_03191_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100101011111111)
  ) _06962_ (
    .I0(_01200_),
    .I1(_01230_),
    .I2(_00978_),
    .I3(_01006_),
    .O(_03192_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _06963_ (
    .I0(_01395_),
    .I1(_03198_),
    .I2(_00978_),
    .I3(_03907_),
    .O(_03193_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000011101110)
  ) _06964_ (
    .I0(_01319_),
    .I1(_01346_),
    .I2(_03193_),
    .I3(_01006_),
    .O(_03194_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100010011110000)
  ) _06965_ (
    .I0(_01265_),
    .I1(_03192_),
    .I2(_03194_),
    .I3(\oc8051_ram_top1.rd_addr[7] ),
    .O(_00887_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _06966_ (
    .I0(_00392_),
    .I1(_00452_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00391_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000011111111)
  ) _06967_ (
    .I0(_01390_),
    .I1(_01391_),
    .I2(_00948_),
    .I3(_01392_),
    .O(_03195_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11111110)
  ) _06968_ (
    .I0(_00948_),
    .I1(_01376_),
    .I2(_01377_),
    .I3(_03907_),
    .O(_03196_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111010001000100)
  ) _06969_ (
    .I0(_01378_),
    .I1(_01381_),
    .I2(_03196_),
    .I3(_01373_),
    .O(_03197_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011101111110000)
  ) _06970_ (
    .I0(_01384_),
    .I1(_03195_),
    .I2(_03197_),
    .I3(_00942_),
    .O(_03198_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000100001111)
  ) _06971_ (
    .I0(_01583_),
    .I1(_01589_),
    .I2(_01557_),
    .I3(_00978_),
    .O(_03199_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000100001111)
  ) _06972_ (
    .I0(_01595_),
    .I1(_01601_),
    .I2(_01570_),
    .I3(_00978_),
    .O(_03200_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _06973_ (
    .I0(_03200_),
    .I1(_03199_),
    .I2(_00942_),
    .I3(_03907_),
    .O(_03201_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111011110000)
  ) _06974_ (
    .I0(_01528_),
    .I1(_01607_),
    .I2(_03201_),
    .I3(_01006_),
    .O(_03202_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _06975_ (
    .I0(_01976_),
    .I1(_01979_),
    .I2(_01970_),
    .I3(_01973_),
    .O(_03203_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111111101110)
  ) _06976_ (
    .I0(_01958_),
    .I1(_01964_),
    .I2(_03203_),
    .I3(_00942_),
    .O(_03204_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _06977_ (
    .I0(_00393_),
    .I1(\oc8051_indi_addr1.sel ),
    .I2(\oc8051_decoder1.op_cur[1] ),
    .I3(_03907_),
    .O(_00392_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010001111)
  ) _06978_ (
    .I0(_00978_),
    .I1(_03204_),
    .I2(_01982_),
    .I3(_02011_),
    .O(_03205_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000000010001)
  ) _06979_ (
    .I0(_01851_),
    .I1(_01904_),
    .I2(_03205_),
    .I3(\oc8051_ram_top1.rd_addr[7] ),
    .O(_00894_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011000010111011)
  ) _06980_ (
    .I0(_02196_),
    .I1(_02199_),
    .I2(_02190_),
    .I3(_02193_),
    .O(_03206_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111111101110)
  ) _06981_ (
    .I0(_02178_),
    .I1(_02184_),
    .I2(_03206_),
    .I3(_00942_),
    .O(_03207_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010001111)
  ) _06982_ (
    .I0(_00978_),
    .I1(_03207_),
    .I2(_02202_),
    .I3(_02230_),
    .O(_03208_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000000010001)
  ) _06983_ (
    .I0(_02067_),
    .I1(_02122_),
    .I2(_03208_),
    .I3(\oc8051_ram_top1.rd_addr[7] ),
    .O(_00898_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000111111111)
  ) _06984_ (
    .I0(_00529_),
    .I1(_00537_),
    .I2(_00576_),
    .I3(_00392_),
    .O(_03209_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111111111111111)
  ) _06985_ (
    .I0(_02731_),
    .I1(_02737_),
    .I2(_02745_),
    .I3(_02746_),
    .O(_03210_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _06986_ (
    .I0(_00590_),
    .I1(_03210_),
    .I2(_00528_),
    .I3(_03907_),
    .O(_02009_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _06987_ (
    .I0(\oc8051_memory_interface1.op_pos[1] ),
    .I1(_00597_),
    .I2(\oc8051_memory_interface1.op_pos[2] ),
    .I3(\oc8051_memory_interface1.op_pos[0] ),
    .O(_03211_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110000011101110)
  ) _06988_ (
    .I0(_00395_),
    .I1(_00413_),
    .I2(_00407_),
    .I3(_00415_),
    .O(_00393_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111110011111010)
  ) _06989_ (
    .I0(_03358_),
    .I1(_03211_),
    .I2(\oc8051_memory_interface1.pc_wr_r2 ),
    .I3(_02887_),
    .O(_03359_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110000011111111)
  ) _06990_ (
    .I0(\oc8051_ram_top1.rd_addr[2] ),
    .I1(_02897_),
    .I2(_02892_),
    .I3(_00843_),
    .O(_03212_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111111111110)
  ) _06991_ (
    .I0(_00853_),
    .I1(_02905_),
    .I2(_02909_),
    .I3(_03185_),
    .O(_03213_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010001111)
  ) _06992_ (
    .I0(_03213_),
    .I1(_03212_),
    .I2(_02891_),
    .I3(_02929_),
    .O(_03214_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _06993_ (
    .I0(_02898_),
    .I1(_02912_),
    .I2(_03214_),
    .I3(_02928_),
    .O(_03215_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _06994_ (
    .I0(\oc8051_sfr1.oc8051_psw1.data[0] ),
    .I1(\oc8051_sfr1.oc8051_b_register.data_out[1] ),
    .I2(_00853_),
    .I3(_00868_),
    .O(_03216_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _06995_ (
    .I0(_00801_),
    .I1(_03216_),
    .I2(_02960_),
    .I3(_02962_),
    .O(_03217_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000001110111)
  ) _06996_ (
    .I0(_03217_),
    .I1(_02961_),
    .I2(\oc8051_sfr1.oc8051_int1.tcon_ie0 ),
    .I3(_02952_),
    .O(_03218_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _06997_ (
    .I0(\oc8051_memory_interface1.alu[1] ),
    .I1(_03218_),
    .I2(_00885_),
    .I3(_03907_),
    .O(_03392_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111100010001000)
  ) _06998_ (
    .I0(_01199_),
    .I1(_02907_),
    .I2(\oc8051_sfr1.oc8051_dptr1.data_lo[4] ),
    .I3(_00888_),
    .O(_03219_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101100000000)
  ) _06999_ (
    .I0(_00396_),
    .I1(_00406_),
    .I2(_00405_),
    .I3(_00404_),
    .O(_00395_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _07000_ (
    .I0(_00877_),
    .I1(_03219_),
    .I2(_02979_),
    .I3(_02980_),
    .O(_03220_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000001110111)
  ) _07001_ (
    .I0(_03220_),
    .I1(_02978_),
    .I2(\oc8051_sfr1.oc8051_int1.tr0 ),
    .I3(_02952_),
    .O(_03221_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _07002_ (
    .I0(\oc8051_memory_interface1.alu[4] ),
    .I1(_03221_),
    .I2(_00885_),
    .I3(_03907_),
    .O(_03395_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _07003_ (
    .I0(\oc8051_alu1.srcAc ),
    .I1(\oc8051_sfr1.oc8051_b_register.data_out[6] ),
    .I2(_00853_),
    .I3(_00868_),
    .O(_03222_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _07004_ (
    .I0(_00801_),
    .I1(_03222_),
    .I2(_02988_),
    .I3(_02990_),
    .O(_03223_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000001110111)
  ) _07005_ (
    .I0(_03223_),
    .I1(_02989_),
    .I2(\oc8051_sfr1.oc8051_int1.tr1 ),
    .I3(_02952_),
    .O(_03224_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _07006_ (
    .I0(\oc8051_memory_interface1.alu[6] ),
    .I1(_03224_),
    .I2(_00885_),
    .I3(_03907_),
    .O(_03397_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _07007_ (
    .I0(cy),
    .I1(\oc8051_sfr1.oc8051_b_register.data_out[7] ),
    .I2(_00853_),
    .I3(_00868_),
    .O(_03225_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _07008_ (
    .I0(_00801_),
    .I1(_03225_),
    .I2(_02991_),
    .I3(_02993_),
    .O(_03226_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000001110111)
  ) _07009_ (
    .I0(_03226_),
    .I1(_02992_),
    .I2(\oc8051_sfr1.oc8051_int1.tcon_tf1 ),
    .I3(_02952_),
    .O(_03227_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010001111)
  ) _07010_ (
    .I0(_03156_),
    .I1(_00399_),
    .I2(_00402_),
    .I3(\oc8051_memory_interface1.cdone ),
    .O(_00396_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _07011_ (
    .I0(\oc8051_memory_interface1.alu[7] ),
    .I1(_03227_),
    .I2(_00885_),
    .I3(_03907_),
    .O(_03398_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _07012_ (
    .I0(_00586_),
    .I1(_00670_),
    .I2(_00669_),
    .I3(_00596_),
    .O(_03228_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001111100000000)
  ) _07013_ (
    .I0(_00508_),
    .I1(_00537_),
    .I2(_00511_),
    .I3(_03228_),
    .O(_03229_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000000000000000)
  ) _07014_ (
    .I0(_03229_),
    .I1(_00509_),
    .I2(_03008_),
    .I3(_03023_),
    .O(_03230_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010001111)
  ) _07015_ (
    .I0(_00392_),
    .I1(_00533_),
    .I2(_03230_),
    .I3(_00590_),
    .O(_03231_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100000000000101)
  ) _07016_ (
    .I0(_03030_),
    .I1(_00612_),
    .I2(\oc8051_alu_src_sel1.op1[0] ),
    .I3(\oc8051_alu_src_sel1.op1[1] ),
    .O(_03232_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000111)
  ) _07017_ (
    .I0(_00601_),
    .I1(_03232_),
    .I2(_00628_),
    .I3(_03031_),
    .O(_03233_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _07018_ (
    .I0(_00604_),
    .I1(_03118_),
    .I2(_00615_),
    .I3(_03233_),
    .O(_03234_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111000)
  ) _07019_ (
    .I0(_03234_),
    .I1(_00623_),
    .I2(\oc8051_decoder1.state[1] ),
    .I3(\oc8051_decoder1.state[0] ),
    .O(_03407_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0011101000110011)
  ) _07020_ (
    .I0(_03133_),
    .I1(_00082_),
    .I2(\oc8051_ram_top1.bit_select[2] ),
    .I3(_03038_),
    .O(_03235_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _07021_ (
    .I0(_00084_),
    .I1(_00094_),
    .I2(\oc8051_alu1.oc8051_div1.cycle[1] ),
    .I3(_03907_),
    .O(_03422_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _07022_ (
    .I0(\oc8051_memory_interface1.op_pos[2] ),
    .I1(\oc8051_memory_interface1.idat_cur[3] ),
    .I2(_00400_),
    .I3(_03907_),
    .O(_00399_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _07023_ (
    .I0(\oc8051_indi_addr1.data_in[3] ),
    .I1(_03235_),
    .I2(\oc8051_indi_addr1.wr_bit_r ),
    .I3(_03907_),
    .O(\oc8051_ram_top1.oc8051_idata.wr_data[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _07024_ (
    .I0(\oc8051_ram_top1.bit_select[0] ),
    .I1(\oc8051_ram_top1.bit_select[1] ),
    .I2(\oc8051_ram_top1.bit_select[2] ),
    .I3(_03907_),
    .O(_03236_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11000101)
  ) _07025_ (
    .I0(_00075_),
    .I1(_03133_),
    .I2(_03236_),
    .I3(_03907_),
    .O(_03237_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _07026_ (
    .I0(\oc8051_indi_addr1.data_in[4] ),
    .I1(_03237_),
    .I2(\oc8051_indi_addr1.wr_bit_r ),
    .I3(_03907_),
    .O(\oc8051_ram_top1.oc8051_idata.wr_data[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010001100110011)
  ) _07027_ (
    .I0(_03133_),
    .I1(_00088_),
    .I2(\oc8051_ram_top1.bit_select[2] ),
    .I3(_03038_),
    .O(_03238_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _07028_ (
    .I0(\oc8051_indi_addr1.data_in[7] ),
    .I1(_03238_),
    .I2(\oc8051_indi_addr1.wr_bit_r ),
    .I3(_03907_),
    .O(\oc8051_ram_top1.oc8051_idata.wr_data[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _07029_ (
    .I0(\oc8051_indi_addr1.wr_bit_r ),
    .I1(_00198_),
    .I2(\oc8051_decoder1.wr ),
    .I3(_00201_),
    .O(_03239_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1001000000001001)
  ) _07030_ (
    .I0(_00948_),
    .I1(_03052_),
    .I2(_03047_),
    .I3(_01005_),
    .O(_03240_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1001000000001001)
  ) _07031_ (
    .I0(_00952_),
    .I1(_03049_),
    .I2(_00955_),
    .I3(_03051_),
    .O(_03241_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _07032_ (
    .I0(_00538_),
    .I1(_00543_),
    .I2(_03119_),
    .I3(_03209_),
    .O(_03242_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _07033_ (
    .I0(\oc8051_memory_interface1.op_pos[1] ),
    .I1(\oc8051_memory_interface1.op_pos[0] ),
    .I2(\oc8051_memory_interface1.op_pos[2] ),
    .I3(_03907_),
    .O(_00400_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011111111111111)
  ) _07034_ (
    .I0(_00391_),
    .I1(_03242_),
    .I2(_02732_),
    .I3(_02736_),
    .O(_03243_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _07035_ (
    .I0(_00590_),
    .I1(_03243_),
    .I2(_00528_),
    .I3(_03907_),
    .O(_02006_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011111111111111)
  ) _07036_ (
    .I0(_00538_),
    .I1(_02731_),
    .I2(_02738_),
    .I3(_02744_),
    .O(_03244_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _07037_ (
    .I0(_00590_),
    .I1(_03244_),
    .I2(_00525_),
    .I3(_03907_),
    .O(_02013_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0011000011110101)
  ) _07038_ (
    .I0(_00689_),
    .I1(_01203_),
    .I2(_00675_),
    .I3(_00813_),
    .O(_03245_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _07039_ (
    .I0(_03245_),
    .I1(_00805_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03246_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110011001100)
  ) _07040_ (
    .I0(_03126_),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[0] ),
    .I2(_00236_),
    .I3(_00237_),
    .O(_03247_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110011001100)
  ) _07041_ (
    .I0(_03137_),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[2] ),
    .I2(_00235_),
    .I3(_00237_),
    .O(_03248_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001111000000000)
  ) _07042_ (
    .I0(_00198_),
    .I1(_03048_),
    .I2(_01006_),
    .I3(_03240_),
    .O(_03249_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1001000000000000)
  ) _07043_ (
    .I0(_00978_),
    .I1(_03102_),
    .I2(_03101_),
    .I3(_03241_),
    .O(_03250_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001101)
  ) _07044_ (
    .I0(_00400_),
    .I1(\oc8051_memory_interface1.idat_cur[11] ),
    .I2(_00403_),
    .I3(_03907_),
    .O(_00402_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _07045_ (
    .I0(_03249_),
    .I1(_03250_),
    .I2(_03100_),
    .I3(_03907_),
    .O(\oc8051_ram_top1.rd_en )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07046_ (
    .CI(\oc8051_alu1.oc8051_div1.src1[4] ),
    .CO(_03738_),
    .I0(\oc8051_alu1.oc8051_div1.src1[5] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07047_ (
    .CI(_03738_),
    .CO(_03739_),
    .I0(\oc8051_alu1.oc8051_div1.src1[6] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07048_ (
    .CI(_03739_),
    .CO(_03413_),
    .I0(\oc8051_alu1.add9 ),
    .I1(_03907_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07049_ (
    .CI(\oc8051_alu1.oc8051_div1.src1[0] ),
    .CO(_03740_),
    .I0(\oc8051_alu1.oc8051_div1.src1[1] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07050_ (
    .CI(_03740_),
    .CO(_03741_),
    .I0(\oc8051_alu1.oc8051_div1.src1[2] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07051_ (
    .CI(_03741_),
    .CO(_03414_),
    .I0(\oc8051_alu1.oc8051_div1.src1[3] ),
    .I1(_03907_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07052_ (
    .I0(_03907_),
    .I1(\oc8051_sfr1.oc8051_sp1.sp_t[0] ),
    .I2(_03423_),
    .I3(_03908_),
    .O(_01148_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07053_ (
    .CI(_03908_),
    .CO(_03742_),
    .I0(\oc8051_sfr1.oc8051_sp1.sp_t[0] ),
    .I1(_03423_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07054_ (
    .I0(_03907_),
    .I1(\oc8051_sfr1.oc8051_sp1.sp_t[1] ),
    .I2(_03908_),
    .I3(_03742_),
    .O(_01152_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _07055_ (
    .I0(wbi_ack_i),
    .I1(\oc8051_memory_interface1.int_ack_t ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00403_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07056_ (
    .CI(_03742_),
    .CO(_03743_),
    .I0(\oc8051_sfr1.oc8051_sp1.sp_t[1] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07057_ (
    .I0(_03907_),
    .I1(\oc8051_sfr1.oc8051_sp1.sp_t[2] ),
    .I2(_03908_),
    .I3(_03743_),
    .O(_01157_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07058_ (
    .CI(_03743_),
    .CO(_03744_),
    .I0(\oc8051_sfr1.oc8051_sp1.sp_t[2] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07059_ (
    .I0(_03907_),
    .I1(\oc8051_sfr1.oc8051_sp1.sp_t[3] ),
    .I2(_03908_),
    .I3(_03744_),
    .O(_01162_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07060_ (
    .CI(_03744_),
    .CO(_03745_),
    .I0(\oc8051_sfr1.oc8051_sp1.sp_t[3] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07061_ (
    .I0(_03907_),
    .I1(\oc8051_sfr1.oc8051_sp1.sp_t[4] ),
    .I2(_03908_),
    .I3(_03745_),
    .O(_01167_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07062_ (
    .CI(_03745_),
    .CO(_03746_),
    .I0(\oc8051_sfr1.oc8051_sp1.sp_t[4] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07063_ (
    .I0(_03907_),
    .I1(\oc8051_sfr1.oc8051_sp1.sp_t[5] ),
    .I2(_03908_),
    .I3(_03746_),
    .O(_01172_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07064_ (
    .CI(_03746_),
    .CO(_03747_),
    .I0(\oc8051_sfr1.oc8051_sp1.sp_t[5] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07065_ (
    .I0(_03907_),
    .I1(\oc8051_sfr1.oc8051_sp1.sp_t[6] ),
    .I2(_03908_),
    .I3(_03747_),
    .O(_01177_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _07066_ (
    .I0(\oc8051_sfr1.wait_data ),
    .I1(_03734_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00404_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07067_ (
    .CI(_03747_),
    .CO(_03748_),
    .I0(\oc8051_sfr1.oc8051_sp1.sp_t[6] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07068_ (
    .I0(_03907_),
    .I1(\oc8051_sfr1.oc8051_sp1.sp_t[7] ),
    .I2(_03908_),
    .I3(_03748_),
    .O(_01182_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07069_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src2[0] ),
    .I2(\oc8051_alu1.oc8051_div1.src1[0] ),
    .I3(\oc8051_alu1.srcCy ),
    .O(\oc8051_alu1.add4[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07070_ (
    .CI(\oc8051_alu1.srcCy ),
    .CO(_03749_),
    .I0(\oc8051_alu1.oc8051_div1.src2[0] ),
    .I1(\oc8051_alu1.oc8051_div1.src1[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07071_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src2[1] ),
    .I2(\oc8051_alu1.oc8051_div1.src1[1] ),
    .I3(_03749_),
    .O(\oc8051_alu1.add4[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07072_ (
    .CI(_03749_),
    .CO(_03750_),
    .I0(\oc8051_alu1.oc8051_div1.src2[1] ),
    .I1(\oc8051_alu1.oc8051_div1.src1[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07073_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src2[2] ),
    .I2(\oc8051_alu1.oc8051_div1.src1[2] ),
    .I3(_03750_),
    .O(\oc8051_alu1.add4[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07074_ (
    .CI(_03750_),
    .CO(_03751_),
    .I0(\oc8051_alu1.oc8051_div1.src2[2] ),
    .I1(\oc8051_alu1.oc8051_div1.src1[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07075_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src2[3] ),
    .I2(\oc8051_alu1.oc8051_div1.src1[3] ),
    .I3(_03751_),
    .O(\oc8051_alu1.add4[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07076_ (
    .CI(_03751_),
    .CO(_03752_),
    .I0(\oc8051_alu1.oc8051_div1.src2[3] ),
    .I1(\oc8051_alu1.oc8051_div1.src1[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _07077_ (
    .I0(\oc8051_decoder1.state[0] ),
    .I1(\oc8051_decoder1.state[1] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03734_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07078_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03752_),
    .O(\oc8051_alu1.add7 )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07079_ (
    .I0(_03907_),
    .I1(_03908_),
    .I2(\oc8051_sfr1.oc8051_sp1.sp_t[0] ),
    .I3(_03907_),
    .O(_01146_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07080_ (
    .CI(\oc8051_sfr1.oc8051_sp1.sp_t[0] ),
    .CO(_03753_),
    .I0(_03907_),
    .I1(\oc8051_sfr1.oc8051_sp1.sp_t[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07081_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_sfr1.oc8051_sp1.sp_t[2] ),
    .I3(_03753_),
    .O(_01155_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07082_ (
    .CI(_03753_),
    .CO(_03754_),
    .I0(_03907_),
    .I1(\oc8051_sfr1.oc8051_sp1.sp_t[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07083_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_sfr1.oc8051_sp1.sp_t[3] ),
    .I3(_03754_),
    .O(_01160_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07084_ (
    .CI(_03754_),
    .CO(_03755_),
    .I0(_03907_),
    .I1(\oc8051_sfr1.oc8051_sp1.sp_t[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07085_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_sfr1.oc8051_sp1.sp_t[4] ),
    .I3(_03755_),
    .O(_01165_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07086_ (
    .CI(_03755_),
    .CO(_03756_),
    .I0(_03907_),
    .I1(\oc8051_sfr1.oc8051_sp1.sp_t[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07087_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_sfr1.oc8051_sp1.sp_t[5] ),
    .I3(_03756_),
    .O(_01170_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _07088_ (
    .I0(\oc8051_memory_interface1.dack_ir ),
    .I1(\oc8051_memory_interface1.ddat_ir[3] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00405_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07089_ (
    .CI(_03756_),
    .CO(_03757_),
    .I0(_03907_),
    .I1(\oc8051_sfr1.oc8051_sp1.sp_t[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07090_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_sfr1.oc8051_sp1.sp_t[6] ),
    .I3(_03757_),
    .O(_01175_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07091_ (
    .CI(_03757_),
    .CO(_03758_),
    .I0(_03907_),
    .I1(\oc8051_sfr1.oc8051_sp1.sp_t[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07092_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_sfr1.oc8051_sp1.sp_t[7] ),
    .I3(_03758_),
    .O(_01180_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07093_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src2[4] ),
    .I2(\oc8051_alu1.oc8051_div1.src1[4] ),
    .I3(\oc8051_alu1.add7 ),
    .O(\oc8051_alu1.add8[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07094_ (
    .CI(\oc8051_alu1.add7 ),
    .CO(_03759_),
    .I0(\oc8051_alu1.oc8051_div1.src2[4] ),
    .I1(\oc8051_alu1.oc8051_div1.src1[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07095_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src2[5] ),
    .I2(\oc8051_alu1.oc8051_div1.src1[5] ),
    .I3(_03759_),
    .O(\oc8051_alu1.add8[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07096_ (
    .CI(_03759_),
    .CO(_03760_),
    .I0(\oc8051_alu1.oc8051_div1.src2[5] ),
    .I1(\oc8051_alu1.oc8051_div1.src1[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07097_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src2[6] ),
    .I2(\oc8051_alu1.oc8051_div1.src1[6] ),
    .I3(_03760_),
    .O(\oc8051_alu1.add8[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07098_ (
    .CI(_03760_),
    .CO(_03761_),
    .I0(\oc8051_alu1.oc8051_div1.src2[6] ),
    .I1(\oc8051_alu1.oc8051_div1.src1[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001101)
  ) _07099_ (
    .I0(\oc8051_memory_interface1.cdone ),
    .I1(\oc8051_memory_interface1.cdata[3] ),
    .I2(\oc8051_memory_interface1.dack_ir ),
    .I3(_03907_),
    .O(_00406_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07100_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03761_),
    .O(\oc8051_alu1.addb )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07101_ (
    .I0(_03907_),
    .I1(_03908_),
    .I2(\oc8051_sfr1.oc8051_sp1.sp[0] ),
    .I3(_03907_),
    .O(\oc8051_memory_interface1.sp_w[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07102_ (
    .CI(\oc8051_sfr1.oc8051_sp1.sp[0] ),
    .CO(_03762_),
    .I0(_03907_),
    .I1(\oc8051_sfr1.oc8051_sp1.sp[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07103_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_sfr1.oc8051_sp1.sp[2] ),
    .I3(_03762_),
    .O(\oc8051_memory_interface1.sp_w[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07104_ (
    .CI(_03762_),
    .CO(_03763_),
    .I0(_03907_),
    .I1(\oc8051_sfr1.oc8051_sp1.sp[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07105_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_sfr1.oc8051_sp1.sp[3] ),
    .I3(_03763_),
    .O(\oc8051_memory_interface1.sp_w[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07106_ (
    .CI(_03763_),
    .CO(_03764_),
    .I0(_03907_),
    .I1(\oc8051_sfr1.oc8051_sp1.sp[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07107_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_sfr1.oc8051_sp1.sp[4] ),
    .I3(_03764_),
    .O(\oc8051_memory_interface1.sp_w[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07108_ (
    .CI(_03764_),
    .CO(_03765_),
    .I0(_03907_),
    .I1(\oc8051_sfr1.oc8051_sp1.sp[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07109_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_sfr1.oc8051_sp1.sp[5] ),
    .I3(_03765_),
    .O(\oc8051_memory_interface1.sp_w[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101100000000)
  ) _07110_ (
    .I0(_00408_),
    .I1(_00412_),
    .I2(_00411_),
    .I3(_00404_),
    .O(_00407_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07111_ (
    .CI(_03765_),
    .CO(_03766_),
    .I0(_03907_),
    .I1(\oc8051_sfr1.oc8051_sp1.sp[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07112_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_sfr1.oc8051_sp1.sp[6] ),
    .I3(_03766_),
    .O(\oc8051_memory_interface1.sp_w[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07113_ (
    .CI(_03766_),
    .CO(_03767_),
    .I0(_03907_),
    .I1(\oc8051_sfr1.oc8051_sp1.sp[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07114_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_sfr1.oc8051_sp1.sp[7] ),
    .I3(_03767_),
    .O(\oc8051_memory_interface1.sp_w[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07115_ (
    .I0(_03907_),
    .I1(_03908_),
    .I2(\oc8051_alu1.oc8051_div1.src1[0] ),
    .I3(_03907_),
    .O(\oc8051_alu1.inc[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07116_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.oc8051_div1.src2[2] ),
    .I3(_03768_),
    .O(\oc8051_alu1.inc[10] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07117_ (
    .CI(_03768_),
    .CO(_03769_),
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src2[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07118_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.oc8051_div1.src2[3] ),
    .I3(_03769_),
    .O(\oc8051_alu1.inc[11] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07119_ (
    .CI(_03769_),
    .CO(_03770_),
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src2[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07120_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.oc8051_div1.src2[4] ),
    .I3(_03770_),
    .O(\oc8051_alu1.inc[12] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010001111)
  ) _07121_ (
    .I0(_03159_),
    .I1(_00409_),
    .I2(_00410_),
    .I3(\oc8051_memory_interface1.cdone ),
    .O(_00408_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07122_ (
    .CI(_03770_),
    .CO(_03771_),
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src2[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07123_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.oc8051_div1.src2[5] ),
    .I3(_03771_),
    .O(\oc8051_alu1.inc[13] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07124_ (
    .CI(_03771_),
    .CO(_03772_),
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src2[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07125_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.oc8051_div1.src2[6] ),
    .I3(_03772_),
    .O(\oc8051_alu1.inc[14] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07126_ (
    .CI(_03772_),
    .CO(_03773_),
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src2[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07127_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.adda ),
    .I3(_03773_),
    .O(\oc8051_alu1.inc[15] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07128_ (
    .CI(\oc8051_alu1.oc8051_div1.src1[0] ),
    .CO(_03774_),
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src1[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07129_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.oc8051_div1.src1[2] ),
    .I3(_03774_),
    .O(\oc8051_alu1.inc[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07130_ (
    .CI(_03774_),
    .CO(_03775_),
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src1[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07131_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.oc8051_div1.src1[3] ),
    .I3(_03775_),
    .O(\oc8051_alu1.inc[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00111010)
  ) _07132_ (
    .I0(_03424_),
    .I1(\oc8051_alu1.oc8051_div1.src2[3] ),
    .I2(\oc8051_alu1.oc8051_div1.cycle[0] ),
    .I3(_03907_),
    .O(_00094_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _07133_ (
    .I0(\oc8051_memory_interface1.op_pos[2] ),
    .I1(\oc8051_memory_interface1.idat_cur[2] ),
    .I2(_00400_),
    .I3(_03907_),
    .O(_00409_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07134_ (
    .CI(_03775_),
    .CO(_03776_),
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src1[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07135_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.oc8051_div1.src1[4] ),
    .I3(_03776_),
    .O(\oc8051_alu1.inc[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07136_ (
    .CI(_03776_),
    .CO(_03777_),
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src1[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07137_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.oc8051_div1.src1[5] ),
    .I3(_03777_),
    .O(\oc8051_alu1.inc[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07138_ (
    .CI(_03777_),
    .CO(_03778_),
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src1[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07139_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.oc8051_div1.src1[6] ),
    .I3(_03778_),
    .O(\oc8051_alu1.inc[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07140_ (
    .CI(_03778_),
    .CO(_03779_),
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src1[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07141_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.add9 ),
    .I3(_03779_),
    .O(\oc8051_alu1.inc[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07142_ (
    .CI(_03779_),
    .CO(_03780_),
    .I0(_03907_),
    .I1(\oc8051_alu1.add9 )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07143_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.oc8051_div1.src2[0] ),
    .I3(_03780_),
    .O(\oc8051_alu1.inc[8] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001101)
  ) _07144_ (
    .I0(_00400_),
    .I1(\oc8051_memory_interface1.idat_cur[10] ),
    .I2(_00403_),
    .I3(_03907_),
    .O(_00410_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07145_ (
    .CI(_03780_),
    .CO(_03781_),
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src2[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07146_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.oc8051_div1.src2[1] ),
    .I3(_03781_),
    .O(\oc8051_alu1.inc[9] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07147_ (
    .CI(_03781_),
    .CO(_03768_),
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src2[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07148_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.addc[1] ),
    .I2(\oc8051_alu1.src3[0] ),
    .I3(_03907_),
    .O(_03683_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07149_ (
    .CI(_03907_),
    .CO(_03782_),
    .I0(\oc8051_alu1.addc[1] ),
    .I1(\oc8051_alu1.src3[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07150_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.src3[1] ),
    .I3(_03782_),
    .O(_03684_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07151_ (
    .CI(_03782_),
    .CO(_03783_),
    .I0(_03907_),
    .I1(\oc8051_alu1.src3[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07152_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.src3[2] ),
    .I3(_03783_),
    .O(_03685_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07153_ (
    .CI(_03783_),
    .CO(_03784_),
    .I0(_03907_),
    .I1(\oc8051_alu1.src3[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07154_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.src3[3] ),
    .I3(_03784_),
    .O(_03686_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _07155_ (
    .I0(\oc8051_memory_interface1.dack_ir ),
    .I1(\oc8051_memory_interface1.ddat_ir[2] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00411_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07156_ (
    .CI(_03784_),
    .CO(_03785_),
    .I0(_03907_),
    .I1(\oc8051_alu1.src3[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07157_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.src3[4] ),
    .I3(_03785_),
    .O(_03687_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07158_ (
    .CI(_03785_),
    .CO(_03786_),
    .I0(_03907_),
    .I1(\oc8051_alu1.src3[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07159_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.src3[5] ),
    .I3(_03786_),
    .O(_03688_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07160_ (
    .CI(_03786_),
    .CO(_03787_),
    .I0(_03907_),
    .I1(\oc8051_alu1.src3[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07161_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.src3[6] ),
    .I3(_03787_),
    .O(_03689_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07162_ (
    .CI(_03787_),
    .CO(_03788_),
    .I0(_03907_),
    .I1(\oc8051_alu1.src3[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07163_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.src3[7] ),
    .I3(_03788_),
    .O(_03690_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07164_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.oc8051_div1.src1[0] ),
    .I3(_03907_),
    .O(_03252_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07165_ (
    .CI(\oc8051_alu1.oc8051_div1.src1[1] ),
    .CO(_03789_),
    .I0(_03908_),
    .I1(\oc8051_alu1.oc8051_div1.src1[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001101)
  ) _07166_ (
    .I0(\oc8051_memory_interface1.cdone ),
    .I1(\oc8051_memory_interface1.cdata[2] ),
    .I2(\oc8051_memory_interface1.dack_ir ),
    .I3(_03907_),
    .O(_00412_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07167_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.oc8051_div1.src1[3] ),
    .I3(_03789_),
    .O(_03253_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07168_ (
    .CI(_03789_),
    .CO(_03790_),
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src1[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07169_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03790_),
    .O(_03254_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07170_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.oc8051_div1.src1[4] ),
    .I3(_03255_),
    .O(_03257_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07171_ (
    .CI(_03255_),
    .CO(_03791_),
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src1[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07172_ (
    .I0(_03907_),
    .I1(_03908_),
    .I2(\oc8051_alu1.oc8051_div1.src1[5] ),
    .I3(_03791_),
    .O(_03259_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07173_ (
    .CI(_03791_),
    .CO(_03792_),
    .I0(_03908_),
    .I1(\oc8051_alu1.oc8051_div1.src1[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07174_ (
    .I0(_03907_),
    .I1(_03908_),
    .I2(\oc8051_alu1.oc8051_div1.src1[6] ),
    .I3(_03792_),
    .O(_03261_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07175_ (
    .CI(_03792_),
    .CO(_03793_),
    .I0(_03908_),
    .I1(\oc8051_alu1.oc8051_div1.src1[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07176_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.add9 ),
    .I3(_03793_),
    .O(_03263_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00011111)
  ) _07177_ (
    .I0(\oc8051_decoder1.op[3] ),
    .I1(_00404_),
    .I2(_00414_),
    .I3(_03907_),
    .O(_00413_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07178_ (
    .CI(_03793_),
    .CO(_03794_),
    .I0(_03907_),
    .I1(\oc8051_alu1.add9 )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07179_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_03794_),
    .O(_03265_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07180_ (
    .I0(_03907_),
    .I1(_03255_),
    .I2(\oc8051_alu1.oc8051_div1.src1[4] ),
    .I3(_03907_),
    .O(_03256_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07181_ (
    .CI(_03907_),
    .CO(_03795_),
    .I0(_03255_),
    .I1(\oc8051_alu1.oc8051_div1.src1[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07182_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.oc8051_div1.src1[5] ),
    .I3(_03795_),
    .O(_03258_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07183_ (
    .CI(_03795_),
    .CO(_03796_),
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src1[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07184_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.oc8051_div1.src1[6] ),
    .I3(_03796_),
    .O(_03260_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07185_ (
    .CI(_03796_),
    .CO(_03797_),
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src1[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07186_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.add9 ),
    .I3(_03797_),
    .O(_03262_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07187_ (
    .CI(_03797_),
    .CO(_03798_),
    .I0(_03907_),
    .I1(\oc8051_alu1.add9 )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _07188_ (
    .I0(\oc8051_memory_interface1.pc_wr_r2 ),
    .I1(\oc8051_memory_interface1.imem_wait ),
    .I2(\oc8051_memory_interface1.dstb_o ),
    .I3(_03907_),
    .O(_00414_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07189_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_03798_),
    .O(_03264_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07190_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc[8] ),
    .I2(_03799_),
    .I3(_03908_),
    .O(_03327_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07191_ (
    .CI(_03908_),
    .CO(_03800_),
    .I0(\oc8051_memory_interface1.pc[8] ),
    .I1(_03799_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07192_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc[9] ),
    .I2(_03908_),
    .I3(_03800_),
    .O(_03329_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07193_ (
    .CI(_03800_),
    .CO(_03801_),
    .I0(\oc8051_memory_interface1.pc[9] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07194_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc[10] ),
    .I2(_03908_),
    .I3(_03801_),
    .O(_03331_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07195_ (
    .CI(_03801_),
    .CO(_03802_),
    .I0(\oc8051_memory_interface1.pc[10] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07196_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc[11] ),
    .I2(_03908_),
    .I3(_03802_),
    .O(_03333_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07197_ (
    .CI(_03802_),
    .CO(_03803_),
    .I0(\oc8051_memory_interface1.pc[11] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07198_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc[12] ),
    .I2(_03908_),
    .I3(_03803_),
    .O(_03335_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _07199_ (
    .I0(_00404_),
    .I1(\oc8051_decoder1.op[2] ),
    .I2(_00414_),
    .I3(_03907_),
    .O(_00415_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07200_ (
    .CI(_03803_),
    .CO(_03804_),
    .I0(\oc8051_memory_interface1.pc[12] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07201_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc[13] ),
    .I2(_03908_),
    .I3(_03804_),
    .O(_03337_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07202_ (
    .CI(_03804_),
    .CO(_03805_),
    .I0(\oc8051_memory_interface1.pc[13] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07203_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc[14] ),
    .I2(_03908_),
    .I3(_03805_),
    .O(_03339_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07204_ (
    .CI(_03805_),
    .CO(_03806_),
    .I0(\oc8051_memory_interface1.pc[14] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07205_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc[15] ),
    .I2(_03908_),
    .I3(_03806_),
    .O(_03341_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07206_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src1[0] ),
    .I2(_03907_),
    .I3(_03908_),
    .O(\oc8051_alu1.dec[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07207_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src2[2] ),
    .I2(_03908_),
    .I3(_03807_),
    .O(\oc8051_alu1.dec[10] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07208_ (
    .CI(_03807_),
    .CO(_03808_),
    .I0(\oc8051_alu1.oc8051_div1.src2[2] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07209_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src2[3] ),
    .I2(_03908_),
    .I3(_03808_),
    .O(\oc8051_alu1.dec[11] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10110000)
  ) _07210_ (
    .I0(\oc8051_alu_src_sel1.op1[0] ),
    .I1(_00404_),
    .I2(_00429_),
    .I3(_03907_),
    .O(\oc8051_indi_addr1.sel )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07211_ (
    .CI(_03808_),
    .CO(_03809_),
    .I0(\oc8051_alu1.oc8051_div1.src2[3] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07212_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src2[4] ),
    .I2(_03908_),
    .I3(_03809_),
    .O(\oc8051_alu1.dec[12] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07213_ (
    .CI(_03809_),
    .CO(_03810_),
    .I0(\oc8051_alu1.oc8051_div1.src2[4] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07214_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src2[5] ),
    .I2(_03908_),
    .I3(_03810_),
    .O(\oc8051_alu1.dec[13] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07215_ (
    .CI(_03810_),
    .CO(_03811_),
    .I0(\oc8051_alu1.oc8051_div1.src2[5] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07216_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src2[6] ),
    .I2(_03908_),
    .I3(_03811_),
    .O(\oc8051_alu1.dec[14] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07217_ (
    .CI(_03811_),
    .CO(_03812_),
    .I0(\oc8051_alu1.oc8051_div1.src2[6] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07218_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.adda ),
    .I2(_03908_),
    .I3(_03812_),
    .O(\oc8051_alu1.dec[15] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07219_ (
    .CI(\oc8051_alu1.oc8051_div1.src1[0] ),
    .CO(_03813_),
    .I0(\oc8051_alu1.oc8051_div1.src1[1] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07220_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src1[2] ),
    .I2(_03908_),
    .I3(_03813_),
    .O(\oc8051_alu1.dec[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000000010001)
  ) _07221_ (
    .I0(_00416_),
    .I1(_00427_),
    .I2(\oc8051_memory_interface1.ddat_ir[0] ),
    .I3(\oc8051_memory_interface1.dack_ir ),
    .O(\oc8051_alu_src_sel1.op1[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07222_ (
    .CI(_03813_),
    .CO(_03814_),
    .I0(\oc8051_alu1.oc8051_div1.src1[2] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07223_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src1[3] ),
    .I2(_03908_),
    .I3(_03814_),
    .O(\oc8051_alu1.dec[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07224_ (
    .CI(_03814_),
    .CO(_03815_),
    .I0(\oc8051_alu1.oc8051_div1.src1[3] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07225_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src1[4] ),
    .I2(_03908_),
    .I3(_03815_),
    .O(\oc8051_alu1.dec[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07226_ (
    .CI(_03815_),
    .CO(_03816_),
    .I0(\oc8051_alu1.oc8051_div1.src1[4] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07227_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src1[5] ),
    .I2(_03908_),
    .I3(_03816_),
    .O(\oc8051_alu1.dec[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07228_ (
    .CI(_03816_),
    .CO(_03817_),
    .I0(\oc8051_alu1.oc8051_div1.src1[5] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07229_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src1[6] ),
    .I2(_03908_),
    .I3(_03817_),
    .O(\oc8051_alu1.dec[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07230_ (
    .CI(_03817_),
    .CO(_03818_),
    .I0(\oc8051_alu1.oc8051_div1.src1[6] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07231_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.add9 ),
    .I2(_03908_),
    .I3(_03818_),
    .O(\oc8051_alu1.dec[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010001111)
  ) _07232_ (
    .I0(_00417_),
    .I1(_00421_),
    .I2(_00426_),
    .I3(\oc8051_memory_interface1.cdone ),
    .O(_00416_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07233_ (
    .CI(_03818_),
    .CO(_03819_),
    .I0(\oc8051_alu1.add9 ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07234_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src2[0] ),
    .I2(_03908_),
    .I3(_03819_),
    .O(\oc8051_alu1.dec[8] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07235_ (
    .CI(_03819_),
    .CO(_03820_),
    .I0(\oc8051_alu1.oc8051_div1.src2[0] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07236_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src2[1] ),
    .I2(_03908_),
    .I3(_03820_),
    .O(\oc8051_alu1.dec[9] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07237_ (
    .CI(_03820_),
    .CO(_03807_),
    .I0(\oc8051_alu1.oc8051_div1.src2[1] ),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07238_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.rem2[0] ),
    .I2(_03908_),
    .I3(_03908_),
    .O(\oc8051_alu1.oc8051_div1.sub1[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07239_ (
    .CI(_03908_),
    .CO(_03821_),
    .I0(\oc8051_alu1.oc8051_div1.rem2[1] ),
    .I1(_03415_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07240_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.rem2[2] ),
    .I2(_03416_),
    .I3(_03821_),
    .O(\oc8051_alu1.oc8051_div1.sub1[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07241_ (
    .CI(_03821_),
    .CO(_03822_),
    .I0(\oc8051_alu1.oc8051_div1.rem2[2] ),
    .I1(_03416_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07242_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.rem2[3] ),
    .I2(_03417_),
    .I3(_03822_),
    .O(\oc8051_alu1.oc8051_div1.sub1[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001110)
  ) _07243_ (
    .I0(_00093_),
    .I1(\oc8051_alu1.oc8051_div1.cycle[0] ),
    .I2(_00066_),
    .I3(_03907_),
    .O(_00065_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _07244_ (
    .I0(_00073_),
    .I1(\oc8051_alu_src_sel1.op2_r[1] ),
    .I2(_00095_),
    .I3(_03907_),
    .O(_03424_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _07245_ (
    .I0(_00418_),
    .I1(\oc8051_memory_interface1.idat_old[24] ),
    .I2(\oc8051_memory_interface1.idat_old[8] ),
    .I3(_00419_),
    .O(_00417_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07246_ (
    .CI(_03822_),
    .CO(_03823_),
    .I0(\oc8051_alu1.oc8051_div1.rem2[3] ),
    .I1(_03417_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07247_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.rem2[4] ),
    .I2(_03418_),
    .I3(_03823_),
    .O(\oc8051_alu1.oc8051_div1.sub1[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07248_ (
    .CI(_03823_),
    .CO(_03824_),
    .I0(\oc8051_alu1.oc8051_div1.rem2[4] ),
    .I1(_03418_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07249_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.rem2[5] ),
    .I2(_03419_),
    .I3(_03824_),
    .O(\oc8051_alu1.oc8051_div1.sub1[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07250_ (
    .CI(_03824_),
    .CO(_03825_),
    .I0(\oc8051_alu1.oc8051_div1.rem2[5] ),
    .I1(_03419_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07251_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.rem2[6] ),
    .I2(_03420_),
    .I3(_03825_),
    .O(\oc8051_alu1.oc8051_div1.sub1[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07252_ (
    .CI(_03825_),
    .CO(_03826_),
    .I0(\oc8051_alu1.oc8051_div1.rem2[6] ),
    .I1(_03420_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07253_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.rem2[7] ),
    .I2(_03421_),
    .I3(_03826_),
    .O(\oc8051_alu1.oc8051_div1.sub1[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07254_ (
    .CI(_03826_),
    .CO(_03827_),
    .I0(\oc8051_alu1.oc8051_div1.rem2[7] ),
    .I1(_03421_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07255_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(_03908_),
    .I3(_03827_),
    .O(\oc8051_alu1.oc8051_div1.sub1[8] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _07256_ (
    .I0(\oc8051_memory_interface1.op_pos[2] ),
    .I1(\oc8051_memory_interface1.op_pos[0] ),
    .I2(\oc8051_memory_interface1.op_pos[1] ),
    .I3(_03907_),
    .O(_00418_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07257_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.rem1[0] ),
    .I2(_03415_),
    .I3(_03908_),
    .O(\oc8051_alu1.oc8051_div1.sub0[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07258_ (
    .CI(_03908_),
    .CO(_03828_),
    .I0(\oc8051_alu1.oc8051_div1.rem1[0] ),
    .I1(_03415_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07259_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.rem1[1] ),
    .I2(_03416_),
    .I3(_03828_),
    .O(\oc8051_alu1.oc8051_div1.sub0[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07260_ (
    .CI(_03828_),
    .CO(_03829_),
    .I0(\oc8051_alu1.oc8051_div1.rem1[1] ),
    .I1(_03416_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07261_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.rem1[2] ),
    .I2(_03417_),
    .I3(_03829_),
    .O(\oc8051_alu1.oc8051_div1.sub0[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07262_ (
    .CI(_03829_),
    .CO(_03830_),
    .I0(\oc8051_alu1.oc8051_div1.rem1[2] ),
    .I1(_03417_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07263_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.rem1[3] ),
    .I2(_03418_),
    .I3(_03830_),
    .O(\oc8051_alu1.oc8051_div1.sub0[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07264_ (
    .CI(_03830_),
    .CO(_03831_),
    .I0(\oc8051_alu1.oc8051_div1.rem1[3] ),
    .I1(_03418_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07265_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.rem1[4] ),
    .I2(_03419_),
    .I3(_03831_),
    .O(\oc8051_alu1.oc8051_div1.sub0[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07266_ (
    .CI(_03831_),
    .CO(_03832_),
    .I0(\oc8051_alu1.oc8051_div1.rem1[4] ),
    .I1(_03419_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _07267_ (
    .I0(\oc8051_memory_interface1.op_pos[1] ),
    .I1(\oc8051_memory_interface1.op_pos[2] ),
    .I2(\oc8051_memory_interface1.op_pos[0] ),
    .I3(_03907_),
    .O(_00419_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07268_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.rem1[5] ),
    .I2(_03420_),
    .I3(_03832_),
    .O(\oc8051_alu1.oc8051_div1.sub0[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07269_ (
    .CI(_03832_),
    .CO(_03833_),
    .I0(\oc8051_alu1.oc8051_div1.rem1[5] ),
    .I1(_03420_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07270_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.rem1[6] ),
    .I2(_03421_),
    .I3(_03833_),
    .O(\oc8051_alu1.oc8051_div1.sub0[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07271_ (
    .CI(_03833_),
    .CO(_03834_),
    .I0(\oc8051_alu1.oc8051_div1.rem1[6] ),
    .I1(_03421_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07272_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.rem1[7] ),
    .I2(_03422_),
    .I3(_03834_),
    .O(\oc8051_alu1.oc8051_div1.sub0[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07273_ (
    .CI(_03834_),
    .CO(_03835_),
    .I0(\oc8051_alu1.oc8051_div1.rem1[7] ),
    .I1(_03422_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07274_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(_03908_),
    .I3(_03835_),
    .O(\oc8051_alu1.oc8051_div1.sub0[8] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07275_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_memory_interface1.pc_buf[0] ),
    .I3(_03907_),
    .O(_03266_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07276_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_memory_interface1.pc_buf[10] ),
    .I3(_03836_),
    .O(_03274_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07277_ (
    .CI(_03836_),
    .CO(_03837_),
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc_buf[10] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000111)
  ) _07278_ (
    .I0(_00422_),
    .I1(\oc8051_memory_interface1.idat_old[0] ),
    .I2(_03115_),
    .I3(_00424_),
    .O(_00421_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07279_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_memory_interface1.pc_buf[11] ),
    .I3(_03837_),
    .O(_03275_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07280_ (
    .CI(_03837_),
    .CO(_03838_),
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc_buf[11] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07281_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_memory_interface1.pc_buf[12] ),
    .I3(_03838_),
    .O(_03276_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07282_ (
    .CI(_03838_),
    .CO(_03839_),
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc_buf[12] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07283_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_memory_interface1.pc_buf[13] ),
    .I3(_03839_),
    .O(_03277_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07284_ (
    .CI(_03839_),
    .CO(_03840_),
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc_buf[13] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07285_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_memory_interface1.pc_buf[14] ),
    .I3(_03840_),
    .O(_03278_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07286_ (
    .CI(_03840_),
    .CO(_03841_),
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc_buf[14] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07287_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_memory_interface1.pc_buf[15] ),
    .I3(_03841_),
    .O(_03279_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07288_ (
    .CI(\oc8051_memory_interface1.pc_buf[2] ),
    .CO(_03842_),
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc_buf[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _07289_ (
    .I0(\oc8051_memory_interface1.op_pos[1] ),
    .I1(\oc8051_memory_interface1.op_pos[0] ),
    .I2(\oc8051_memory_interface1.op_pos[2] ),
    .I3(_03907_),
    .O(_00422_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07290_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_memory_interface1.pc_buf[4] ),
    .I3(_03842_),
    .O(_03267_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07291_ (
    .CI(_03842_),
    .CO(_03843_),
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc_buf[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07292_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_memory_interface1.pc_buf[5] ),
    .I3(_03843_),
    .O(_03268_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07293_ (
    .CI(_03843_),
    .CO(_03844_),
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc_buf[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07294_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_memory_interface1.pc_buf[6] ),
    .I3(_03844_),
    .O(_03269_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07295_ (
    .CI(_03844_),
    .CO(_03845_),
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc_buf[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07296_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_memory_interface1.pc_buf[7] ),
    .I3(_03845_),
    .O(_03270_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07297_ (
    .CI(_03845_),
    .CO(_03846_),
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc_buf[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07298_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_memory_interface1.pc_buf[8] ),
    .I3(_03846_),
    .O(_03271_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07299_ (
    .CI(_03846_),
    .CO(_03847_),
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc_buf[8] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _07300_ (
    .I0(\oc8051_memory_interface1.op_pos[1] ),
    .I1(\oc8051_memory_interface1.idat_cur[0] ),
    .I2(\oc8051_memory_interface1.op_pos[0] ),
    .I3(\oc8051_memory_interface1.op_pos[2] ),
    .O(_00424_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07301_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_memory_interface1.pc_buf[9] ),
    .I3(_03847_),
    .O(_03272_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07302_ (
    .CI(_03847_),
    .CO(_03836_),
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc_buf[9] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07303_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.op_length[0] ),
    .I2(\oc8051_memory_interface1.op_pos[0] ),
    .I3(_03907_),
    .O(_03360_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07304_ (
    .CI(_03907_),
    .CO(_03848_),
    .I0(\oc8051_memory_interface1.op_length[0] ),
    .I1(\oc8051_memory_interface1.op_pos[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07305_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.op_length[1] ),
    .I2(\oc8051_memory_interface1.op_pos[1] ),
    .I3(_03848_),
    .O(_03361_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07306_ (
    .CI(_03848_),
    .CO(_03849_),
    .I0(\oc8051_memory_interface1.op_length[1] ),
    .I1(\oc8051_memory_interface1.op_pos[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07307_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_memory_interface1.op_pos[2] ),
    .I3(_03849_),
    .O(_03358_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07308_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pcs_source[0] ),
    .I2(\oc8051_memory_interface1.pc[0] ),
    .I3(_03907_),
    .O(_03343_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07309_ (
    .CI(_03907_),
    .CO(_03850_),
    .I0(\oc8051_memory_interface1.pcs_source[0] ),
    .I1(\oc8051_memory_interface1.pc[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07310_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pcs_source[1] ),
    .I2(\oc8051_memory_interface1.pc[1] ),
    .I3(_03850_),
    .O(_03345_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001101)
  ) _07311_ (
    .I0(_00400_),
    .I1(\oc8051_memory_interface1.idat_cur[8] ),
    .I2(_00403_),
    .I3(_03907_),
    .O(_00426_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07312_ (
    .CI(_03850_),
    .CO(_03851_),
    .I0(\oc8051_memory_interface1.pcs_source[1] ),
    .I1(\oc8051_memory_interface1.pc[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07313_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pcs_source[2] ),
    .I2(\oc8051_memory_interface1.pc[2] ),
    .I3(_03851_),
    .O(_03347_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07314_ (
    .CI(_03851_),
    .CO(_03852_),
    .I0(\oc8051_memory_interface1.pcs_source[2] ),
    .I1(\oc8051_memory_interface1.pc[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07315_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pcs_source[3] ),
    .I2(\oc8051_memory_interface1.pc[3] ),
    .I3(_03852_),
    .O(_03349_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07316_ (
    .CI(_03852_),
    .CO(_03853_),
    .I0(\oc8051_memory_interface1.pcs_source[3] ),
    .I1(\oc8051_memory_interface1.pc[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07317_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pcs_source[4] ),
    .I2(\oc8051_memory_interface1.pc[4] ),
    .I3(_03853_),
    .O(_03351_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07318_ (
    .CI(_03853_),
    .CO(_03854_),
    .I0(\oc8051_memory_interface1.pcs_source[4] ),
    .I1(\oc8051_memory_interface1.pc[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07319_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pcs_source[5] ),
    .I2(\oc8051_memory_interface1.pc[5] ),
    .I3(_03854_),
    .O(_03353_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07320_ (
    .CI(_03854_),
    .CO(_03855_),
    .I0(\oc8051_memory_interface1.pcs_source[5] ),
    .I1(\oc8051_memory_interface1.pc[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07321_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pcs_source[6] ),
    .I2(\oc8051_memory_interface1.pc[6] ),
    .I3(_03855_),
    .O(_03355_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _07322_ (
    .I0(\oc8051_memory_interface1.cdata[0] ),
    .I1(\oc8051_memory_interface1.cdone ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00427_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07323_ (
    .CI(_03855_),
    .CO(_03856_),
    .I0(\oc8051_memory_interface1.pcs_source[6] ),
    .I1(\oc8051_memory_interface1.pc[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07324_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pcs_source[7] ),
    .I2(\oc8051_memory_interface1.pc[7] ),
    .I3(_03856_),
    .O(_03357_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07325_ (
    .CI(_03856_),
    .CO(_03857_),
    .I0(\oc8051_memory_interface1.pcs_source[7] ),
    .I1(\oc8051_memory_interface1.pc[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07326_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(_03907_),
    .I3(_03857_),
    .O(_03799_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07327_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pcs_source[0] ),
    .I2(\oc8051_memory_interface1.pc[0] ),
    .I3(_03907_),
    .O(_03342_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07328_ (
    .CI(_03907_),
    .CO(_03864_),
    .I0(\oc8051_memory_interface1.pcs_source[0] ),
    .I1(\oc8051_memory_interface1.pc[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07329_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_memory_interface1.pc[10] ),
    .I3(_03858_),
    .O(_03330_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07330_ (
    .CI(_03858_),
    .CO(_03859_),
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc[10] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07331_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_memory_interface1.pc[11] ),
    .I3(_03859_),
    .O(_03332_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07332_ (
    .CI(_03859_),
    .CO(_03860_),
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc[11] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _07333_ (
    .I0(_00404_),
    .I1(\oc8051_decoder1.op[0] ),
    .I2(_00414_),
    .I3(_03907_),
    .O(_00429_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07334_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_memory_interface1.pc[12] ),
    .I3(_03860_),
    .O(_03334_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07335_ (
    .CI(_03860_),
    .CO(_03861_),
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc[12] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07336_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_memory_interface1.pc[13] ),
    .I3(_03861_),
    .O(_03336_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07337_ (
    .CI(_03861_),
    .CO(_03862_),
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc[13] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07338_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_memory_interface1.pc[14] ),
    .I3(_03862_),
    .O(_03338_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07339_ (
    .CI(_03862_),
    .CO(_03863_),
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc[14] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07340_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_memory_interface1.pc[15] ),
    .I3(_03863_),
    .O(_03340_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07341_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pcs_source[1] ),
    .I2(\oc8051_memory_interface1.pc[1] ),
    .I3(_03864_),
    .O(_03344_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07342_ (
    .CI(_03864_),
    .CO(_03865_),
    .I0(\oc8051_memory_interface1.pcs_source[1] ),
    .I1(\oc8051_memory_interface1.pc[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07343_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pcs_source[2] ),
    .I2(\oc8051_memory_interface1.pc[2] ),
    .I3(_03865_),
    .O(_03346_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111111100000)
  ) _07344_ (
    .I0(_00451_),
    .I1(_00434_),
    .I2(_00432_),
    .I3(_00450_),
    .O(\oc8051_decoder1.op_cur[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07345_ (
    .CI(_03865_),
    .CO(_03866_),
    .I0(\oc8051_memory_interface1.pcs_source[2] ),
    .I1(\oc8051_memory_interface1.pc[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07346_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pcs_source[3] ),
    .I2(\oc8051_memory_interface1.pc[3] ),
    .I3(_03866_),
    .O(_03348_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07347_ (
    .CI(_03866_),
    .CO(_03867_),
    .I0(\oc8051_memory_interface1.pcs_source[3] ),
    .I1(\oc8051_memory_interface1.pc[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07348_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pcs_source[4] ),
    .I2(\oc8051_memory_interface1.pc[4] ),
    .I3(_03867_),
    .O(_03350_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07349_ (
    .CI(_03867_),
    .CO(_03868_),
    .I0(\oc8051_memory_interface1.pcs_source[4] ),
    .I1(\oc8051_memory_interface1.pc[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07350_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pcs_source[5] ),
    .I2(\oc8051_memory_interface1.pc[5] ),
    .I3(_03868_),
    .O(_03352_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07351_ (
    .CI(_03868_),
    .CO(_03869_),
    .I0(\oc8051_memory_interface1.pcs_source[5] ),
    .I1(\oc8051_memory_interface1.pc[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07352_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pcs_source[6] ),
    .I2(\oc8051_memory_interface1.pc[6] ),
    .I3(_03869_),
    .O(_03354_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07353_ (
    .CI(_03869_),
    .CO(_03870_),
    .I0(\oc8051_memory_interface1.pcs_source[6] ),
    .I1(\oc8051_memory_interface1.pc[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07354_ (
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pcs_source[7] ),
    .I2(\oc8051_memory_interface1.pc[7] ),
    .I3(_03870_),
    .O(_03356_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _07355_ (
    .I0(\oc8051_decoder1.src_sel2[2] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[1] ),
    .I2(_00096_),
    .I3(_03907_),
    .O(_00095_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _07356_ (
    .I0(_00404_),
    .I1(_00414_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00432_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07357_ (
    .CI(_03870_),
    .CO(_03871_),
    .I0(\oc8051_memory_interface1.pcs_source[7] ),
    .I1(\oc8051_memory_interface1.pc[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07358_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_memory_interface1.pc[8] ),
    .I3(_03871_),
    .O(_03326_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07359_ (
    .CI(_03871_),
    .CO(_03872_),
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc[8] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07360_ (
    .I0(_03907_),
    .I1(_03907_),
    .I2(\oc8051_memory_interface1.pc[9] ),
    .I3(_03872_),
    .O(_03328_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07361_ (
    .CI(_03872_),
    .CO(_03858_),
    .I0(_03907_),
    .I1(\oc8051_memory_interface1.pc[9] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07362_ (
    .I0(_03907_),
    .I1(_03682_),
    .I2(_03907_),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_mul1.mul_result[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07363_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_mul1.shifted[10] ),
    .I2(_03907_),
    .I3(_03873_),
    .O(\oc8051_alu1.oc8051_mul1.mul_result[10] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07364_ (
    .CI(_03873_),
    .CO(_03874_),
    .I0(\oc8051_alu1.oc8051_mul1.shifted[10] ),
    .I1(_03907_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07365_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_mul1.shifted[11] ),
    .I2(_03907_),
    .I3(_03874_),
    .O(\oc8051_alu1.oc8051_mul1.mul_result[11] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07366_ (
    .CI(_03874_),
    .CO(_03875_),
    .I0(\oc8051_alu1.oc8051_mul1.shifted[11] ),
    .I1(_03907_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011111100000000)
  ) _07367_ (
    .I0(\oc8051_memory_interface1.cdone ),
    .I1(_03161_),
    .I2(_00436_),
    .I3(_00449_),
    .O(_00434_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07368_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_mul1.shifted[12] ),
    .I2(_03907_),
    .I3(_03875_),
    .O(\oc8051_alu1.oc8051_mul1.mul_result[12] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07369_ (
    .CI(_03875_),
    .CO(_03876_),
    .I0(\oc8051_alu1.oc8051_mul1.shifted[12] ),
    .I1(_03907_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07370_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_mul1.shifted[13] ),
    .I2(_03907_),
    .I3(_03876_),
    .O(\oc8051_alu1.oc8051_mul1.mul_result[13] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07371_ (
    .CI(_03876_),
    .CO(_03877_),
    .I0(\oc8051_alu1.oc8051_mul1.shifted[13] ),
    .I1(_03907_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07372_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_mul1.shifted[14] ),
    .I2(_03907_),
    .I3(_03877_),
    .O(\oc8051_alu1.oc8051_mul1.mul_result[14] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07373_ (
    .CI(_03877_),
    .CO(_03878_),
    .I0(\oc8051_alu1.oc8051_mul1.shifted[14] ),
    .I1(_03907_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07374_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_mul1.shifted[15] ),
    .I2(_03907_),
    .I3(_03878_),
    .O(\oc8051_alu1.oc8051_mul1.mul_result[15] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07375_ (
    .CI(_03907_),
    .CO(_03879_),
    .I0(_03411_),
    .I1(_03412_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07376_ (
    .I0(_03907_),
    .I1(_03698_),
    .I2(_03704_),
    .I3(_03879_),
    .O(\oc8051_alu1.oc8051_mul1.mul_result[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07377_ (
    .CI(_03879_),
    .CO(_03880_),
    .I0(_03698_),
    .I1(_03704_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000111)
  ) _07378_ (
    .I0(_00438_),
    .I1(\oc8051_memory_interface1.idat_cur[1] ),
    .I2(_00442_),
    .I3(_00440_),
    .O(_00436_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07379_ (
    .I0(_03907_),
    .I1(_03699_),
    .I2(_03705_),
    .I3(_03880_),
    .O(\oc8051_alu1.oc8051_mul1.mul_result[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07380_ (
    .CI(_03880_),
    .CO(_03881_),
    .I0(_03699_),
    .I1(_03705_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07381_ (
    .I0(_03907_),
    .I1(_03700_),
    .I2(_03706_),
    .I3(_03881_),
    .O(\oc8051_alu1.oc8051_mul1.mul_result[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07382_ (
    .CI(_03881_),
    .CO(_03882_),
    .I0(_03700_),
    .I1(_03706_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07383_ (
    .I0(_03907_),
    .I1(_03701_),
    .I2(_03707_),
    .I3(_03882_),
    .O(\oc8051_alu1.oc8051_mul1.mul_result[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07384_ (
    .CI(_03882_),
    .CO(_03883_),
    .I0(_03701_),
    .I1(_03707_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07385_ (
    .I0(_03907_),
    .I1(_03702_),
    .I2(_03708_),
    .I3(_03883_),
    .O(\oc8051_alu1.oc8051_mul1.mul_result[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07386_ (
    .CI(_03883_),
    .CO(_03884_),
    .I0(_03702_),
    .I1(_03708_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07387_ (
    .I0(_03907_),
    .I1(_03703_),
    .I2(_03709_),
    .I3(_03884_),
    .O(\oc8051_alu1.oc8051_mul1.mul_result[8] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07388_ (
    .CI(_03884_),
    .CO(_03885_),
    .I0(_03703_),
    .I1(_03709_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _07389_ (
    .I0(\oc8051_memory_interface1.op_pos[1] ),
    .I1(\oc8051_memory_interface1.op_pos[0] ),
    .I2(\oc8051_memory_interface1.op_pos[2] ),
    .I3(_03907_),
    .O(_00438_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07390_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_mul1.shifted[9] ),
    .I2(_03697_),
    .I3(_03885_),
    .O(\oc8051_alu1.oc8051_mul1.mul_result[9] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07391_ (
    .CI(_03885_),
    .CO(_03873_),
    .I0(\oc8051_alu1.oc8051_mul1.shifted[9] ),
    .I1(_03697_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07392_ (
    .I0(_03907_),
    .I1(_03710_),
    .I2(\oc8051_alu1.oc8051_div1.src1[5] ),
    .I3(\oc8051_alu1.oc8051_div1.src1[5] ),
    .O(\oc8051_alu1.sub8[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07393_ (
    .CI(\oc8051_alu1.oc8051_div1.src1[5] ),
    .CO(_03886_),
    .I0(_03710_),
    .I1(\oc8051_alu1.oc8051_div1.src1[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07394_ (
    .I0(_03907_),
    .I1(_03711_),
    .I2(_03713_),
    .I3(_03886_),
    .O(\oc8051_alu1.sub8[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07395_ (
    .CI(_03886_),
    .CO(_03887_),
    .I0(_03711_),
    .I1(_03713_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07396_ (
    .I0(_03907_),
    .I1(_03712_),
    .I2(_03908_),
    .I3(_03887_),
    .O(\oc8051_alu1.sub8[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07397_ (
    .CI(_03887_),
    .CO(_03888_),
    .I0(_03712_),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07398_ (
    .I0(_03907_),
    .I1(_03908_),
    .I2(_03714_),
    .I3(_03888_),
    .O(\oc8051_alu1.sub8[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07399_ (
    .I0(_03907_),
    .I1(_03730_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_03295_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _07400_ (
    .I0(\oc8051_memory_interface1.op_pos[1] ),
    .I1(\oc8051_memory_interface1.op_pos[2] ),
    .I2(\oc8051_memory_interface1.op_pos[0] ),
    .I3(\oc8051_memory_interface1.idat_old[9] ),
    .O(_00440_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07401_ (
    .I0(_03907_),
    .I1(_03723_),
    .I2(\oc8051_memory_interface1.pc_buf[9] ),
    .I3(_03889_),
    .O(_03314_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07402_ (
    .CI(_03889_),
    .CO(_03890_),
    .I0(_03723_),
    .I1(\oc8051_memory_interface1.pc_buf[9] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07403_ (
    .I0(_03907_),
    .I1(_03724_),
    .I2(\oc8051_memory_interface1.pc_buf[10] ),
    .I3(_03890_),
    .O(_03316_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07404_ (
    .CI(_03890_),
    .CO(_03891_),
    .I0(_03724_),
    .I1(\oc8051_memory_interface1.pc_buf[10] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07405_ (
    .I0(_03907_),
    .I1(_03725_),
    .I2(\oc8051_memory_interface1.pc_buf[11] ),
    .I3(_03891_),
    .O(_03318_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07406_ (
    .CI(_03891_),
    .CO(_03892_),
    .I0(_03725_),
    .I1(\oc8051_memory_interface1.pc_buf[11] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07407_ (
    .I0(_03907_),
    .I1(_03726_),
    .I2(\oc8051_memory_interface1.pc_buf[12] ),
    .I3(_03892_),
    .O(_03320_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07408_ (
    .CI(_03892_),
    .CO(_03893_),
    .I0(_03726_),
    .I1(\oc8051_memory_interface1.pc_buf[12] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07409_ (
    .I0(_03907_),
    .I1(_03727_),
    .I2(\oc8051_memory_interface1.pc_buf[13] ),
    .I3(_03893_),
    .O(_03322_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07410_ (
    .CI(_03893_),
    .CO(_03894_),
    .I0(_03727_),
    .I1(\oc8051_memory_interface1.pc_buf[13] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _07411_ (
    .I0(\oc8051_memory_interface1.op_pos[0] ),
    .I1(\oc8051_memory_interface1.op_pos[2] ),
    .I2(\oc8051_memory_interface1.op_pos[1] ),
    .I3(\oc8051_memory_interface1.idat_old[17] ),
    .O(_00442_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07412_ (
    .I0(_03907_),
    .I1(_03728_),
    .I2(\oc8051_memory_interface1.pc_buf[14] ),
    .I3(_03894_),
    .O(_03324_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07413_ (
    .CI(_03907_),
    .CO(_03895_),
    .I0(_03409_),
    .I1(_03410_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07414_ (
    .I0(_03907_),
    .I1(_03715_),
    .I2(_03731_),
    .I3(_03895_),
    .O(_03298_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07415_ (
    .CI(_03895_),
    .CO(_03896_),
    .I0(_03715_),
    .I1(_03731_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07416_ (
    .I0(_03907_),
    .I1(_03716_),
    .I2(_03729_),
    .I3(_03896_),
    .O(_03300_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07417_ (
    .CI(_03896_),
    .CO(_03897_),
    .I0(_03716_),
    .I1(_03729_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07418_ (
    .I0(_03907_),
    .I1(_03717_),
    .I2(\oc8051_memory_interface1.pc_buf[3] ),
    .I3(_03897_),
    .O(_03302_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07419_ (
    .CI(_03897_),
    .CO(_03898_),
    .I0(_03717_),
    .I1(\oc8051_memory_interface1.pc_buf[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07420_ (
    .I0(_03907_),
    .I1(_03718_),
    .I2(\oc8051_memory_interface1.pc_buf[4] ),
    .I3(_03898_),
    .O(_03304_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07421_ (
    .CI(_03898_),
    .CO(_03899_),
    .I0(_03718_),
    .I1(\oc8051_memory_interface1.pc_buf[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110000000000000)
  ) _07422_ (
    .I0(\oc8051_memory_interface1.op_pos[1] ),
    .I1(\oc8051_memory_interface1.op_pos[0] ),
    .I2(\oc8051_memory_interface1.op_pos[2] ),
    .I3(\oc8051_memory_interface1.idat_cur[9] ),
    .O(_00445_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07423_ (
    .I0(_03907_),
    .I1(_03719_),
    .I2(\oc8051_memory_interface1.pc_buf[5] ),
    .I3(_03899_),
    .O(_03306_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07424_ (
    .CI(_03899_),
    .CO(_03900_),
    .I0(_03719_),
    .I1(\oc8051_memory_interface1.pc_buf[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07425_ (
    .I0(_03907_),
    .I1(_03720_),
    .I2(\oc8051_memory_interface1.pc_buf[6] ),
    .I3(_03900_),
    .O(_03308_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07426_ (
    .CI(_03900_),
    .CO(_03901_),
    .I0(_03720_),
    .I1(\oc8051_memory_interface1.pc_buf[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07427_ (
    .I0(_03907_),
    .I1(_03721_),
    .I2(\oc8051_memory_interface1.pc_buf[7] ),
    .I3(_03901_),
    .O(_03310_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07428_ (
    .CI(_03901_),
    .CO(_03902_),
    .I0(_03721_),
    .I1(\oc8051_memory_interface1.pc_buf[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07429_ (
    .I0(_03907_),
    .I1(_03722_),
    .I2(\oc8051_memory_interface1.pc_buf[8] ),
    .I3(_03902_),
    .O(_03312_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07430_ (
    .CI(_03902_),
    .CO(_03889_),
    .I0(_03722_),
    .I1(\oc8051_memory_interface1.pc_buf[8] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07431_ (
    .I0(_03907_),
    .I1(_03691_),
    .I2(_03424_),
    .I3(_03424_),
    .O(\oc8051_alu1.sub4[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07432_ (
    .CI(_03424_),
    .CO(_03903_),
    .I0(_03691_),
    .I1(_03424_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001101)
  ) _07433_ (
    .I0(\oc8051_memory_interface1.cdone ),
    .I1(\oc8051_memory_interface1.cdata[1] ),
    .I2(\oc8051_memory_interface1.dack_ir ),
    .I3(_03907_),
    .O(_00449_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07434_ (
    .I0(_03907_),
    .I1(\oc8051_alu1.oc8051_div1.src1[1] ),
    .I2(_03694_),
    .I3(_03903_),
    .O(\oc8051_alu1.sub4[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07435_ (
    .CI(_03903_),
    .CO(_03904_),
    .I0(\oc8051_alu1.oc8051_div1.src1[1] ),
    .I1(_03694_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07436_ (
    .I0(_03907_),
    .I1(_03692_),
    .I2(_03908_),
    .I3(_03904_),
    .O(\oc8051_alu1.sub4[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07437_ (
    .CI(_03904_),
    .CO(_03905_),
    .I0(_03692_),
    .I1(_03908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07438_ (
    .I0(_03907_),
    .I1(_03693_),
    .I2(_03695_),
    .I3(_03905_),
    .O(\oc8051_alu1.sub4[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:47" *)
  SB_CARRY _07439_ (
    .CI(_03905_),
    .CO(_03906_),
    .I0(_03693_),
    .I1(_03695_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/arith_map.v:53" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110100110010110)
  ) _07440_ (
    .I0(_03907_),
    .I1(_03908_),
    .I2(_03696_),
    .I3(_03906_),
    .O(\oc8051_alu1.sub4[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07441_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03439_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[19][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07442_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03439_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[19][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07443_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03439_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[19][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _07444_ (
    .I0(_00404_),
    .I1(_00414_),
    .I2(\oc8051_decoder1.op[1] ),
    .I3(_03907_),
    .O(_00450_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07445_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03439_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[19][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07446_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03439_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[19][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07447_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03439_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[19][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07448_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03439_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[19][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07449_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03439_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[19][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07450_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03435_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[14][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07451_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03435_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[14][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07452_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03435_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[14][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07453_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03435_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[14][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07454_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03435_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[14][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _07455_ (
    .I0(\oc8051_memory_interface1.dack_ir ),
    .I1(\oc8051_memory_interface1.ddat_ir[1] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00451_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07456_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03435_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[14][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07457_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03435_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[14][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07458_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03435_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[14][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07459_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03438_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[18][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07460_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03438_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[18][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07461_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03438_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[18][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07462_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03438_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[18][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07463_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03438_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[18][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07464_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03438_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[18][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07465_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03438_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[18][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010001100000000)
  ) _07466_ (
    .I0(\oc8051_sfr1.dat0[1] ),
    .I1(_00097_),
    .I2(_00071_),
    .I3(\oc8051_decoder1.src_sel2[0] ),
    .O(_00096_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _07467_ (
    .I0(_00453_),
    .I1(_00461_),
    .I2(_00473_),
    .I3(_03907_),
    .O(_00452_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07468_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03438_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[18][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07469_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_00061_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[17][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07470_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_00061_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[17][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07471_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_00061_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[17][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07472_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_00061_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[17][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07473_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_00061_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[17][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07474_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_00061_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[17][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07475_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_00061_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[17][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07476_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_00061_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[17][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07477_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03467_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[48][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _07478_ (
    .I0(_00454_),
    .I1(_00460_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00453_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07479_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03467_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[48][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07480_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03467_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[48][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07481_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03467_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[48][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07482_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03467_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[48][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07483_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03467_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[48][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07484_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03467_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[48][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07485_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03467_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[48][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07486_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03466_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[47][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07487_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03466_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[47][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07488_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03466_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[47][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111010000000000)
  ) _07489_ (
    .I0(_00455_),
    .I1(_00459_),
    .I2(_00458_),
    .I3(_00432_),
    .O(_00454_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07490_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03466_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[47][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07491_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03466_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[47][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07492_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03466_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[47][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07493_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03466_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[47][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07494_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03466_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[47][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07495_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03430_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[7][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07496_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03430_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[7][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07497_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03430_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[7][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07498_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03430_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[7][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07499_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03430_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[7][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010001111)
  ) _07500_ (
    .I0(_03164_),
    .I1(_00456_),
    .I2(_00457_),
    .I3(\oc8051_memory_interface1.cdone ),
    .O(_00455_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07501_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03430_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[7][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07502_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03430_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[7][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07503_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03430_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[7][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07504_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03672_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[252][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07505_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03672_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[252][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07506_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03672_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[252][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07507_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03672_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[252][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07508_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03672_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[252][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07509_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03672_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[252][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07510_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03672_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[252][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _07511_ (
    .I0(\oc8051_memory_interface1.op_pos[2] ),
    .I1(\oc8051_memory_interface1.idat_cur[7] ),
    .I2(_00400_),
    .I3(_03907_),
    .O(_00456_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07512_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03672_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[252][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07513_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03664_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[245][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07514_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03664_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[245][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07515_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03664_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[245][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07516_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03664_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[245][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07517_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03664_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[245][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07518_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03664_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[245][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07519_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03664_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[245][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07520_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03664_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[245][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07521_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03665_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[246][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001101)
  ) _07522_ (
    .I0(_00400_),
    .I1(\oc8051_memory_interface1.idat_cur[15] ),
    .I2(_00403_),
    .I3(_03907_),
    .O(_00457_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07523_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03665_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[246][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07524_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03665_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[246][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07525_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03665_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[246][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07526_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03665_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[246][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07527_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03665_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[246][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07528_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03665_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[246][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07529_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03665_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[246][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07530_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03666_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[247][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07531_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03666_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[247][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07532_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03666_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[247][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _07533_ (
    .I0(\oc8051_memory_interface1.dack_ir ),
    .I1(\oc8051_memory_interface1.ddat_ir[7] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00458_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07534_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03666_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[247][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07535_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03666_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[247][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07536_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03666_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[247][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07537_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03666_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[247][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07538_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03666_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[247][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07539_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03673_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[253][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07540_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03673_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[253][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07541_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03673_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[253][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07542_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03673_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[253][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07543_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03673_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[253][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001101)
  ) _07544_ (
    .I0(\oc8051_memory_interface1.cdone ),
    .I1(\oc8051_memory_interface1.cdata[7] ),
    .I2(\oc8051_memory_interface1.dack_ir ),
    .I3(_03907_),
    .O(_00459_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07545_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03673_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[253][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07546_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03673_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[253][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07547_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03673_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[253][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07548_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03667_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[248][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07549_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03667_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[248][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07550_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03667_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[248][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07551_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03667_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[248][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07552_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03667_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[248][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07553_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03667_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[248][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07554_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03667_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[248][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _07555_ (
    .I0(_00404_),
    .I1(_00414_),
    .I2(\oc8051_decoder1.op[7] ),
    .I3(_03907_),
    .O(_00460_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07556_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03667_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[248][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07557_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03669_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[251][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07558_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03669_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[251][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07559_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03669_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[251][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07560_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03669_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[251][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07561_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03669_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[251][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07562_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03669_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[251][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07563_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03669_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[251][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07564_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03669_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[251][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07565_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03671_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[249][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _07566_ (
    .I0(_00462_),
    .I1(_00472_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00461_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07567_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03671_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[249][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07568_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03671_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[249][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07569_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03671_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[249][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07570_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03671_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[249][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07571_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03671_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[249][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07572_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03671_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[249][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07573_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03671_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[249][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07574_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03674_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[254][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07575_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03674_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[254][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07576_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03674_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[254][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _07577_ (
    .I0(\oc8051_ram_top1.wr_data_r[1] ),
    .I1(\oc8051_ram_top1.oc8051_idata.rd_data[1] ),
    .I2(\oc8051_ram_top1.rd_en_r ),
    .I3(_03907_),
    .O(_00097_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101100000000)
  ) _07578_ (
    .I0(_00463_),
    .I1(_00471_),
    .I2(_00469_),
    .I3(_00404_),
    .O(_00462_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07579_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03674_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[254][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07580_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03674_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[254][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07581_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03674_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[254][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07582_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03674_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[254][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07583_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03674_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[254][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07584_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03670_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[250][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07585_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03670_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[250][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07586_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03670_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[250][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07587_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03670_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[250][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07588_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03670_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[250][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010001111)
  ) _07589_ (
    .I0(_03167_),
    .I1(_00465_),
    .I2(_00467_),
    .I3(\oc8051_memory_interface1.cdone ),
    .O(_00463_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07590_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03670_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[250][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07591_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03670_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[250][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07592_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03670_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[250][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07593_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03675_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[255][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07594_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03675_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[255][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07595_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03675_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[255][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07596_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03675_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[255][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07597_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03675_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[255][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07598_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03675_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[255][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07599_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03675_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[255][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _07600_ (
    .I0(\oc8051_memory_interface1.op_pos[2] ),
    .I1(\oc8051_memory_interface1.idat_cur[5] ),
    .I2(_00400_),
    .I3(_03907_),
    .O(_00465_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07601_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03675_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[255][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07602_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_00058_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[8][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07603_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_00058_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[8][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07604_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_00058_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[8][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07605_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_00058_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[8][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07606_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_00058_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[8][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07607_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_00058_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[8][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07608_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_00058_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[8][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07609_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_00058_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[8][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07610_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_00059_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[9][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001101)
  ) _07611_ (
    .I0(_00400_),
    .I1(\oc8051_memory_interface1.idat_cur[13] ),
    .I2(_00403_),
    .I3(_03907_),
    .O(_00467_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07612_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_00059_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[9][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07613_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_00059_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[9][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07614_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_00059_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[9][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07615_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_00059_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[9][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07616_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_00059_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[9][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07617_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_00059_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[9][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07618_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_00059_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[9][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07619_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03431_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[10][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07620_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03431_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[10][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07621_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03431_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[10][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _07622_ (
    .I0(\oc8051_memory_interface1.dack_ir ),
    .I1(\oc8051_memory_interface1.ddat_ir[5] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00469_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07623_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03431_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[10][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07624_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03431_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[10][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07625_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03431_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[10][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07626_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03431_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[10][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07627_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03431_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[10][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07628_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03432_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[11][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07629_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03432_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[11][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07630_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03432_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[11][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07631_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03432_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[11][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07632_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03432_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[11][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001101)
  ) _07633_ (
    .I0(\oc8051_memory_interface1.cdone ),
    .I1(\oc8051_memory_interface1.cdata[5] ),
    .I2(\oc8051_memory_interface1.dack_ir ),
    .I3(_03907_),
    .O(_00471_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07634_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03432_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[11][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07635_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03432_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[11][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07636_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03432_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[11][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07637_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03433_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[12][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07638_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03433_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[12][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07639_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03433_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[12][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07640_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03433_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[12][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07641_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03433_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[12][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07642_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03433_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[12][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07643_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03433_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[12][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00011111)
  ) _07644_ (
    .I0(\oc8051_decoder1.op[5] ),
    .I1(_00404_),
    .I2(_00414_),
    .I3(_03907_),
    .O(_00472_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07645_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03433_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[12][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07646_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03434_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[13][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07647_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03434_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[13][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07648_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03434_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[13][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07649_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03434_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[13][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07650_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03434_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[13][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07651_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03434_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[13][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07652_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03434_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[13][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07653_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03434_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[13][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07654_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03465_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[46][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _07655_ (
    .I0(_00474_),
    .I1(_00480_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00473_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07656_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03465_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[46][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07657_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03465_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[46][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07658_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03465_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[46][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07659_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03465_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[46][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07660_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03465_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[46][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07661_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03465_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[46][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07662_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03465_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[46][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07663_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03468_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[49][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07664_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03468_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[49][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07665_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03468_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[49][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111010000000000)
  ) _07666_ (
    .I0(_00475_),
    .I1(_00479_),
    .I2(_00478_),
    .I3(_00432_),
    .O(_00474_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07667_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03468_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[49][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07668_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03468_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[49][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07669_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03468_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[49][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07670_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03468_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[49][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07671_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03468_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[49][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07672_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03663_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[244][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07673_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03663_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[244][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07674_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03663_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[244][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07675_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03663_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[244][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07676_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03663_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[244][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010001111)
  ) _07677_ (
    .I0(_03170_),
    .I1(_00476_),
    .I2(_00477_),
    .I3(\oc8051_memory_interface1.cdone ),
    .O(_00475_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07678_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03663_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[244][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07679_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03663_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[244][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07680_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03663_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[244][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07681_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03660_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[241][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07682_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03660_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[241][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07683_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03660_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[241][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07684_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03660_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[241][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07685_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03660_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[241][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07686_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03660_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[241][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07687_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03660_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[241][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100110011001010)
  ) _07688_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[0] ),
    .I1(\oc8051_alu1.oc8051_div1.tmp_rem[0] ),
    .I2(\oc8051_alu1.oc8051_div1.cycle[0] ),
    .I3(\oc8051_alu1.oc8051_div1.cycle[1] ),
    .O(\oc8051_alu1.oc8051_div1.rem2[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _07689_ (
    .I0(\oc8051_memory_interface1.op_pos[2] ),
    .I1(\oc8051_memory_interface1.idat_cur[6] ),
    .I2(_00400_),
    .I3(_03907_),
    .O(_00476_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07690_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03660_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[241][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07691_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03661_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[242][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07692_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03661_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[242][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07693_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03661_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[242][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07694_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03661_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[242][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07695_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03661_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[242][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07696_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03661_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[242][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07697_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03661_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[242][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07698_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03661_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[242][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07699_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03662_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[243][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001101)
  ) _07700_ (
    .I0(_00400_),
    .I1(\oc8051_memory_interface1.idat_cur[14] ),
    .I2(_00403_),
    .I3(_03907_),
    .O(_00477_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07701_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03662_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[243][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07702_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03662_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[243][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07703_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03662_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[243][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07704_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03662_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[243][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07705_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03662_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[243][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07706_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03662_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[243][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07707_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03662_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[243][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07708_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03657_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[238][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07709_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03657_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[238][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07710_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03657_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[238][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _07711_ (
    .I0(\oc8051_memory_interface1.dack_ir ),
    .I1(\oc8051_memory_interface1.ddat_ir[6] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00478_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07712_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03657_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[238][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07713_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03657_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[238][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07714_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03657_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[238][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07715_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03657_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[238][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07716_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03657_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[238][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07717_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03658_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[239][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07718_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03658_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[239][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07719_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03658_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[239][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07720_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03658_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[239][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07721_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03658_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[239][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001101)
  ) _07722_ (
    .I0(\oc8051_memory_interface1.cdone ),
    .I1(\oc8051_memory_interface1.cdata[6] ),
    .I2(\oc8051_memory_interface1.dack_ir ),
    .I3(_03907_),
    .O(_00479_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07723_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03658_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[239][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07724_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03658_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[239][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07725_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03658_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[239][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07726_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03659_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[240][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07727_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03659_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[240][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07728_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03659_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[240][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07729_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03659_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[240][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07730_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03659_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[240][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07731_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03659_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[240][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07732_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03659_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[240][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _07733_ (
    .I0(_00404_),
    .I1(_00414_),
    .I2(\oc8051_decoder1.op[6] ),
    .I3(_03907_),
    .O(_00480_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07734_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03659_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[240][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07735_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03449_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[30][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07736_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03449_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[30][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07737_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03449_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[30][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07738_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03449_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[30][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07739_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03449_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[30][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07740_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03449_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[30][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07741_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03449_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[30][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07742_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03449_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[30][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07743_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03443_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[23][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _07744_ (
    .I0(_00393_),
    .I1(\oc8051_decoder1.op_cur[1] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00481_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07745_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03443_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[23][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07746_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03443_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[23][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07747_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03443_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[23][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07748_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03443_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[23][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07749_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03443_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[23][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07750_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03443_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[23][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07751_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03443_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[23][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07752_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03464_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[45][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07753_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03464_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[45][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07754_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03464_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[45][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000100000000)
  ) _07755_ (
    .I0(_00453_),
    .I1(_00473_),
    .I2(_00483_),
    .I3(_00461_),
    .O(_00482_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07756_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03464_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[45][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07757_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03464_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[45][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07758_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03464_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[45][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07759_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03464_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[45][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07760_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03464_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[45][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07761_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03447_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[28][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07762_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03447_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[28][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07763_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03447_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[28][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07764_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03447_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[28][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07765_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03447_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[28][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011101111)
  ) _07766_ (
    .I0(_00491_),
    .I1(_00484_),
    .I2(_00404_),
    .I3(_00490_),
    .O(_00483_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07767_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03447_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[28][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07768_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03447_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[28][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07769_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03447_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[28][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07770_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_00060_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[16][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07771_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_00060_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[16][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07772_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_00060_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[16][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07773_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_00060_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[16][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07774_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_00060_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[16][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07775_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_00060_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[16][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07776_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_00060_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[16][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011111100000000)
  ) _07777_ (
    .I0(\oc8051_memory_interface1.cdone ),
    .I1(_03172_),
    .I2(_00485_),
    .I3(_00489_),
    .O(_00484_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07778_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_00060_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[16][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07779_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_00057_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[1][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07780_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_00057_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[1][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07781_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_00057_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[1][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07782_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_00057_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[1][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07783_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_00057_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[1][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07784_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_00057_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[1][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07785_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_00057_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[1][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07786_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_00057_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[1][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07787_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03463_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[44][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000111)
  ) _07788_ (
    .I0(_00438_),
    .I1(\oc8051_memory_interface1.idat_cur[4] ),
    .I2(_00487_),
    .I3(_00486_),
    .O(_00485_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07789_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03463_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[44][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07790_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03463_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[44][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07791_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03463_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[44][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07792_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03463_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[44][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07793_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03463_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[44][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07794_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03463_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[44][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07795_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03463_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[44][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07796_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03426_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[3][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07797_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03426_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[3][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07798_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03426_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[3][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000001110111)
  ) _07799_ (
    .I0(_00098_),
    .I1(_00104_),
    .I2(\oc8051_memory_interface1.pc[0] ),
    .I3(_00102_),
    .O(\oc8051_alu1.oc8051_div1.src1[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _07800_ (
    .I0(\oc8051_memory_interface1.op_pos[1] ),
    .I1(\oc8051_memory_interface1.op_pos[2] ),
    .I2(\oc8051_memory_interface1.op_pos[0] ),
    .I3(\oc8051_memory_interface1.idat_old[12] ),
    .O(_00486_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07801_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03426_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[3][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07802_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03426_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[3][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07803_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03426_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[3][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07804_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03426_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[3][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07805_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03426_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[3][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07806_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03458_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[39][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07807_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03458_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[39][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07808_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03458_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[39][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07809_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03458_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[39][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07810_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03458_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[39][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _07811_ (
    .I0(\oc8051_memory_interface1.op_pos[0] ),
    .I1(\oc8051_memory_interface1.op_pos[2] ),
    .I2(\oc8051_memory_interface1.op_pos[1] ),
    .I3(\oc8051_memory_interface1.idat_old[20] ),
    .O(_00487_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07812_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03458_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[39][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07813_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03458_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[39][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07814_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03458_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[39][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07815_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03427_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[4][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07816_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03427_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[4][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07817_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03427_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[4][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07818_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03427_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[4][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07819_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03427_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[4][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07820_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03427_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[4][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07821_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03427_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[4][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110000000000000)
  ) _07822_ (
    .I0(\oc8051_memory_interface1.op_pos[1] ),
    .I1(\oc8051_memory_interface1.op_pos[0] ),
    .I2(\oc8051_memory_interface1.op_pos[2] ),
    .I3(\oc8051_memory_interface1.idat_cur[12] ),
    .O(_00488_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07823_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03427_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[4][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07824_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03462_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[43][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07825_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03462_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[43][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07826_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03462_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[43][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07827_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03462_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[43][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07828_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03462_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[43][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07829_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03462_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[43][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07830_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03462_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[43][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07831_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03462_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[43][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07832_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03469_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[50][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001101)
  ) _07833_ (
    .I0(\oc8051_memory_interface1.cdone ),
    .I1(\oc8051_memory_interface1.cdata[4] ),
    .I2(\oc8051_memory_interface1.dack_ir ),
    .I3(_03907_),
    .O(_00489_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07834_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03469_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[50][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07835_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03469_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[50][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07836_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03469_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[50][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07837_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03469_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[50][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07838_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03469_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[50][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07839_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03469_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[50][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07840_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03469_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[50][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07841_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03470_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[51][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07842_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03470_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[51][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07843_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03470_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[51][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00011111)
  ) _07844_ (
    .I0(\oc8051_decoder1.op[4] ),
    .I1(_00404_),
    .I2(_00414_),
    .I3(_03907_),
    .O(_00490_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07845_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03470_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[51][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07846_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03470_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[51][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07847_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03470_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[51][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07848_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03470_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[51][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07849_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03470_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[51][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07850_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03471_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[52][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07851_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03471_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[52][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07852_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03471_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[52][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07853_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03471_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[52][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07854_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03471_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[52][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _07855_ (
    .I0(\oc8051_memory_interface1.dack_ir ),
    .I1(\oc8051_memory_interface1.ddat_ir[4] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00491_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07856_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03471_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[52][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07857_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03471_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[52][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07858_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03471_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[52][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07859_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03472_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[53][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07860_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03472_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[53][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07861_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03472_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[53][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07862_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03472_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[53][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07863_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03472_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[53][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07864_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03472_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[53][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07865_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03472_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[53][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _07866_ (
    .I0(_00393_),
    .I1(_00493_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00492_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07867_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03472_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[53][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07868_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03473_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[54][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07869_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03473_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[54][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07870_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03473_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[54][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07871_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03473_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[54][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07872_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03473_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[54][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07873_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03473_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[54][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07874_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03473_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[54][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07875_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03473_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[54][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07876_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03474_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[55][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000001001111)
  ) _07877_ (
    .I0(\oc8051_alu_src_sel1.op1[0] ),
    .I1(_00404_),
    .I2(_00429_),
    .I3(\oc8051_decoder1.op_cur[1] ),
    .O(_00493_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07878_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03474_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[55][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07879_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03474_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[55][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07880_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03474_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[55][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07881_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03474_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[55][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07882_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03474_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[55][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07883_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03474_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[55][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07884_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03474_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[55][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07885_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03475_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[56][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07886_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03475_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[56][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07887_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03475_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[56][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _07888_ (
    .I0(\oc8051_sfr1.wait_data ),
    .I1(\oc8051_decoder1.state[0] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00494_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07889_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03475_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[56][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07890_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03475_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[56][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07891_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03475_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[56][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07892_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03475_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[56][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07893_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03475_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[56][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07894_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03476_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[57][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07895_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03476_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[57][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07896_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03476_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[57][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07897_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03476_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[57][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07898_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03476_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[57][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _07899_ (
    .I0(_00407_),
    .I1(_00415_),
    .I2(_03907_),
    .I3(_03907_),
    .O(\oc8051_decoder1.op_cur[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07900_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03476_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[57][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07901_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03476_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[57][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07902_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03476_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[57][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07903_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03477_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[58][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07904_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03477_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[58][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07905_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03477_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[58][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07906_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03477_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[58][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07907_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03477_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[58][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07908_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03477_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[58][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07909_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03477_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[58][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000111)
  ) _07910_ (
    .I0(\oc8051_decoder1.src_sel1[2] ),
    .I1(\oc8051_alu_src_sel1.op3_r[0] ),
    .I2(_00099_),
    .I3(_00101_),
    .O(_00098_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111100010001000)
  ) _07911_ (
    .I0(_00495_),
    .I1(_00500_),
    .I2(\oc8051_sfr1.wait_data ),
    .I3(\oc8051_decoder1.src_sel1[1] ),
    .O(_00087_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07912_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03477_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[58][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07913_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03478_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[59][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07914_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03478_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[59][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07915_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03478_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[59][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07916_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03478_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[59][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07917_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03478_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[59][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07918_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03478_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[59][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07919_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03478_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[59][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07920_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03478_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[59][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07921_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03479_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[60][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _07922_ (
    .I0(_00496_),
    .I1(_00483_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00495_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07923_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03479_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[60][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07924_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03479_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[60][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07925_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03479_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[60][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07926_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03479_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[60][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07927_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03479_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[60][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07928_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03479_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[60][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07929_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03479_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[60][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07930_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03480_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[61][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07931_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03480_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[61][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07932_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03480_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[61][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _07933_ (
    .I0(_00497_),
    .I1(\oc8051_indi_addr1.sel ),
    .I2(_00499_),
    .I3(_00498_),
    .O(_00496_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07934_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03480_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[61][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07935_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03480_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[61][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07936_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03480_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[61][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07937_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03480_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[61][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07938_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03480_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[61][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07939_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03481_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[62][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07940_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03481_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[62][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07941_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03481_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[62][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07942_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03481_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[62][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07943_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03481_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[62][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _07944_ (
    .I0(\oc8051_decoder1.op_cur[1] ),
    .I1(_00393_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00497_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07945_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03481_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[62][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07946_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03481_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[62][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07947_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03481_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[62][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07948_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03482_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[63][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07949_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03482_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[63][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07950_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03482_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[63][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07951_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03482_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[63][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07952_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03482_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[63][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07953_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03482_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[63][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07954_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03482_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[63][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _07955_ (
    .I0(\oc8051_indi_addr1.sel ),
    .I1(_00393_),
    .I2(\oc8051_decoder1.op_cur[1] ),
    .I3(_03907_),
    .O(_00498_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07956_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03482_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[63][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07957_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03483_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[64][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07958_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03483_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[64][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07959_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03483_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[64][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07960_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03483_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[64][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07961_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03483_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[64][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07962_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03483_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[64][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07963_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03483_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[64][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07964_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03483_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[64][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07965_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03484_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[65][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _07966_ (
    .I0(_00461_),
    .I1(_00453_),
    .I2(_00473_),
    .I3(_03907_),
    .O(_00499_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07967_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03484_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[65][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07968_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03484_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[65][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07969_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03484_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[65][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07970_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03484_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[65][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07971_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03484_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[65][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07972_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03484_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[65][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07973_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03484_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[65][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07974_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03485_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[66][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07975_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03485_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[66][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07976_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03485_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[66][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _07977_ (
    .I0(\oc8051_sfr1.wait_data ),
    .I1(\oc8051_decoder1.state[0] ),
    .I2(\oc8051_decoder1.state[1] ),
    .I3(_03907_),
    .O(_00500_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07978_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03485_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[66][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07979_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03485_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[66][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07980_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03485_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[66][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07981_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03485_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[66][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07982_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03485_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[66][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07983_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03486_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[67][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07984_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03486_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[67][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07985_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03486_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[67][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07986_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03486_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[67][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07987_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03486_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[67][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _07988_ (
    .I0(_00408_),
    .I1(_00412_),
    .I2(_00411_),
    .I3(_03907_),
    .O(\oc8051_alu_src_sel1.op1[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07989_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03486_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[67][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07990_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03486_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[67][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07991_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03486_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[67][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07992_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03487_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[68][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07993_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03487_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[68][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07994_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03487_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[68][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07995_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03487_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[68][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07996_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03487_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[68][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07997_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03487_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[68][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _07998_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03487_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[68][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _07999_ (
    .I0(_00463_),
    .I1(_00471_),
    .I2(_00469_),
    .I3(_03907_),
    .O(\oc8051_alu_src_sel1.op1[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08000_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03487_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[68][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08001_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03488_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[69][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08002_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03488_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[69][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08003_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03488_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[69][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08004_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03488_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[69][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08005_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03488_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[69][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08006_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03488_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[69][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08007_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03488_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[69][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08008_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03488_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[69][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08009_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03489_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[70][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1110)
  ) _08010_ (
    .I0(_00484_),
    .I1(_00491_),
    .I2(_03907_),
    .I3(_03907_),
    .O(\oc8051_alu_src_sel1.op1[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08011_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03489_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[70][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08012_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03489_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[70][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08013_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03489_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[70][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08014_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03489_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[70][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08015_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03489_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[70][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08016_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03489_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[70][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08017_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03489_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[70][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08018_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03490_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[71][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08019_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03490_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[71][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08020_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03490_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[71][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010001100000000)
  ) _08021_ (
    .I0(\oc8051_sfr1.dat0[0] ),
    .I1(_00100_),
    .I2(_00071_),
    .I3(\oc8051_decoder1.src_sel1[0] ),
    .O(_00099_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000000000000000)
  ) _08022_ (
    .I0(_00502_),
    .I1(_00534_),
    .I2(_00540_),
    .I3(_00544_),
    .O(_00501_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08023_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03490_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[71][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08024_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03490_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[71][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08025_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03490_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[71][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08026_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03490_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[71][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08027_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03490_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[71][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08028_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03491_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[72][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08029_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03491_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[72][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08030_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03491_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[72][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08031_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03491_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[72][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08032_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03491_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[72][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000000000000000)
  ) _08033_ (
    .I0(_00503_),
    .I1(_03117_),
    .I2(_00524_),
    .I3(_00530_),
    .O(_00502_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08034_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03491_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[72][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08035_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03491_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[72][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08036_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03491_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[72][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08037_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03492_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[73][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08038_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03492_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[73][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08039_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03492_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[73][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08040_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03492_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[73][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08041_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03492_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[73][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08042_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03492_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[73][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08043_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03492_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[73][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _08044_ (
    .I0(_00517_),
    .I1(_00509_),
    .I2(_00504_),
    .I3(_03907_),
    .O(_00503_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08045_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03492_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[73][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08046_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03493_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[74][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08047_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03493_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[74][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08048_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03493_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[74][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08049_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03493_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[74][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08050_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03493_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[74][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08051_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03493_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[74][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08052_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03493_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[74][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08053_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03493_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[74][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08054_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03494_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[75][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00011111)
  ) _08055_ (
    .I0(_00508_),
    .I1(_00505_),
    .I2(_00392_),
    .I3(_03907_),
    .O(_00504_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08056_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03494_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[75][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08057_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03494_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[75][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08058_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03494_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[75][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08059_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03494_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[75][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08060_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03494_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[75][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08061_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03494_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[75][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08062_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03494_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[75][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08063_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03495_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[76][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08064_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03495_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[76][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08065_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03495_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[76][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _08066_ (
    .I0(_00483_),
    .I1(_00506_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00505_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08067_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03495_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[76][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08068_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03495_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[76][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08069_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03495_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[76][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08070_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03495_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[76][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08071_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03495_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[76][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08072_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03496_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[77][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08073_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03496_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[77][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08074_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03496_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[77][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08075_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03496_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[77][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08076_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03496_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[77][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _08077_ (
    .I0(_00453_),
    .I1(_00507_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00506_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08078_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03496_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[77][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08079_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03496_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[77][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08080_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03496_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[77][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08081_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03497_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[78][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08082_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03497_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[78][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08083_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03497_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[78][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08084_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03497_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[78][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08085_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03497_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[78][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08086_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03497_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[78][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08087_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03497_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[78][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000001)
  ) _08088_ (
    .I0(_00462_),
    .I1(_00474_),
    .I2(_00472_),
    .I3(_00480_),
    .O(_00507_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08089_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03497_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[78][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08090_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03498_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[79][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08091_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03498_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[79][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08092_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03498_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[79][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08093_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03498_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[79][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08094_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03498_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[79][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08095_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03498_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[79][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08096_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03498_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[79][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08097_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03498_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[79][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08098_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03499_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[80][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _08099_ (
    .I0(_00461_),
    .I1(_00483_),
    .I2(_00473_),
    .I3(_00453_),
    .O(_00508_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08100_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03499_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[80][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08101_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03499_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[80][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08102_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03499_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[80][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08103_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03499_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[80][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08104_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03499_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[80][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08105_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03499_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[80][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08106_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03499_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[80][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08107_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03500_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[81][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08108_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03500_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[81][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08109_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03500_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[81][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001101)
  ) _08110_ (
    .I0(_00514_),
    .I1(\oc8051_indi_addr1.sel ),
    .I2(_00510_),
    .I3(_03907_),
    .O(_00509_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08111_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03500_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[81][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08112_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03500_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[81][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08113_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03500_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[81][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08114_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03500_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[81][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08115_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03500_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[81][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08116_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03501_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[82][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08117_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03501_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[82][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08118_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03501_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[82][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08119_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03501_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[82][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08120_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03501_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[82][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _08121_ (
    .I0(_00511_),
    .I1(_00513_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00510_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08122_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03501_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[82][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08123_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03501_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[82][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08124_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03501_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[82][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08125_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03502_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[83][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08126_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03502_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[83][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08127_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03502_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[83][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08128_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03502_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[83][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08129_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03502_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[83][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08130_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03502_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[83][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08131_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03502_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[83][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00110101)
  ) _08132_ (
    .I0(\oc8051_ram_top1.oc8051_idata.rd_data[0] ),
    .I1(\oc8051_ram_top1.wr_data_r[0] ),
    .I2(\oc8051_ram_top1.rd_en_r ),
    .I3(_03907_),
    .O(_00100_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _08133_ (
    .I0(_00512_),
    .I1(\oc8051_decoder1.op_cur[1] ),
    .I2(\oc8051_indi_addr1.sel ),
    .I3(\oc8051_decoder1.op_cur[2] ),
    .O(_00511_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08134_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03502_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[83][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08135_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03503_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[84][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08136_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03503_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[84][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08137_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03503_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[84][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08138_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03503_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[84][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08139_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03503_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[84][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08140_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03503_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[84][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08141_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03503_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[84][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08142_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03503_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[84][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08143_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03504_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[85][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _08144_ (
    .I0(_00395_),
    .I1(_00413_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00512_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08145_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03504_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[85][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08146_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03504_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[85][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08147_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03504_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[85][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08148_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03504_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[85][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08149_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03504_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[85][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08150_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03504_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[85][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08151_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03504_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[85][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08152_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03505_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[86][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08153_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03505_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[86][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08154_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03505_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[86][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _08155_ (
    .I0(_00453_),
    .I1(_00473_),
    .I2(_00461_),
    .I3(_00483_),
    .O(_00513_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08156_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03505_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[86][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08157_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03505_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[86][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08158_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03505_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[86][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08159_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03505_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[86][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08160_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03505_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[86][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08161_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03506_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[87][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08162_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03506_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[87][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08163_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03506_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[87][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08164_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03506_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[87][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08165_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03506_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[87][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000000000000000)
  ) _08166_ (
    .I0(_00393_),
    .I1(_00515_),
    .I2(_00516_),
    .I3(\oc8051_decoder1.op_cur[1] ),
    .O(_00514_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08167_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03506_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[87][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08168_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03506_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[87][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08169_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03506_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[87][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08170_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03507_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[88][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08171_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03507_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[88][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08172_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03507_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[88][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08173_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03507_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[88][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08174_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03507_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[88][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08175_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03507_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[88][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08176_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03507_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[88][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000001110)
  ) _08177_ (
    .I0(_00474_),
    .I1(_00480_),
    .I2(_00460_),
    .I3(_00454_),
    .O(_00515_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08178_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03507_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[88][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08179_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03508_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[89][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08180_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03508_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[89][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08181_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03508_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[89][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08182_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03508_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[89][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08183_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03508_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[89][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08184_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03508_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[89][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08185_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03508_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[89][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08186_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03508_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[89][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08187_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03509_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[90][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _08188_ (
    .I0(_00462_),
    .I1(_00472_),
    .I2(_00483_),
    .I3(_03907_),
    .O(_00516_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08189_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03509_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[90][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08190_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03509_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[90][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08191_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03509_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[90][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08192_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03509_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[90][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08193_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03509_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[90][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08194_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03509_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[90][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08195_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03509_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[90][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08196_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03510_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[91][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08197_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03510_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[91][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08198_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03510_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[91][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _08199_ (
    .I0(_00392_),
    .I1(_00452_),
    .I2(_00483_),
    .I3(_03907_),
    .O(_00517_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08200_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03510_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[91][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08201_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03510_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[91][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08202_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03510_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[91][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08203_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03510_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[91][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08204_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03510_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[91][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08205_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03511_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[92][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08206_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03511_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[92][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08207_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03511_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[92][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08208_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03511_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[92][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08209_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03511_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[92][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _08210_ (
    .I0(_00519_),
    .I1(_00392_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00518_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08211_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03511_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[92][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08212_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03511_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[92][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08213_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03511_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[92][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08214_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03512_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[93][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08215_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03512_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[93][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08216_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03512_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[93][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08217_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03512_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[93][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08218_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03512_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[93][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08219_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03512_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[93][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08220_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03512_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[93][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00011111)
  ) _08221_ (
    .I0(_00499_),
    .I1(_00506_),
    .I2(_00483_),
    .I3(_03907_),
    .O(_00519_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08222_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03512_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[93][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08223_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03460_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[41][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08224_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03460_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[41][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08225_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03460_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[41][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08226_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03460_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[41][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08227_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03460_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[41][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08228_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03460_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[41][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08229_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03460_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[41][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08230_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03460_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[41][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08231_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03513_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[94][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _08232_ (
    .I0(_00521_),
    .I1(_00523_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00520_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08233_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03513_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[94][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08234_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03513_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[94][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08235_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03513_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[94][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08236_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03513_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[94][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08237_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03513_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[94][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08238_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03513_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[94][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08239_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03513_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[94][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08240_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03514_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[95][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08241_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03514_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[95][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08242_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03514_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[95][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _08243_ (
    .I0(\oc8051_decoder1.src_sel1[5] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[0] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00101_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _08244_ (
    .I0(_00522_),
    .I1(_00483_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00521_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08245_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03514_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[95][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08246_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03514_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[95][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08247_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03514_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[95][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08248_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03514_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[95][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08249_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03514_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[95][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08250_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03515_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[96][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08251_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03515_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[96][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08252_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03515_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[96][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08253_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03515_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[96][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08254_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03515_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[96][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _08255_ (
    .I0(_00453_),
    .I1(_00507_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00522_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08256_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03515_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[96][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08257_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03515_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[96][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08258_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03515_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[96][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08259_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03516_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[97][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08260_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03516_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[97][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08261_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03516_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[97][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08262_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03516_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[97][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08263_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03516_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[97][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08264_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03516_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[97][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08265_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03516_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[97][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _08266_ (
    .I0(_00512_),
    .I1(\oc8051_decoder1.op_cur[1] ),
    .I2(\oc8051_decoder1.op_cur[2] ),
    .I3(_03907_),
    .O(_00523_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08267_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03516_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[97][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08268_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03517_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[98][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08269_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03517_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[98][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08270_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03517_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[98][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08271_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03517_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[98][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08272_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03517_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[98][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08273_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03517_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[98][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08274_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03517_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[98][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08275_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03517_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[98][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08276_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03518_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[99][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _08277_ (
    .I0(_00525_),
    .I1(_00528_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00524_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08278_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03518_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[99][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08279_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03518_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[99][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08280_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03518_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[99][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08281_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03518_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[99][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08282_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03518_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[99][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08283_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03518_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[99][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08284_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03518_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[99][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08285_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03519_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[100][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08286_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03519_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[100][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08287_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03519_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[100][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _08288_ (
    .I0(_00526_),
    .I1(_00527_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00525_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08289_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03519_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[100][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08290_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03519_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[100][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08291_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03519_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[100][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08292_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03519_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[100][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08293_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03519_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[100][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08294_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03520_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[101][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08295_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03520_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[101][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08296_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03520_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[101][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08297_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03520_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[101][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08298_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03520_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[101][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000100000000)
  ) _08299_ (
    .I0(_00453_),
    .I1(_00461_),
    .I2(_00483_),
    .I3(_00473_),
    .O(_00526_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08300_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03520_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[101][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08301_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03520_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[101][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08302_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03520_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[101][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08303_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03521_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[102][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08304_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03521_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[102][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08305_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03521_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[102][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08306_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03521_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[102][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08307_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03521_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[102][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08308_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03521_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[102][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08309_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03521_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[102][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000100000000)
  ) _08310_ (
    .I0(_00512_),
    .I1(\oc8051_indi_addr1.sel ),
    .I2(\oc8051_decoder1.op_cur[1] ),
    .I3(\oc8051_decoder1.op_cur[2] ),
    .O(_00527_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08311_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03521_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[102][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08312_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03522_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[103][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08313_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03522_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[103][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08314_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03522_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[103][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08315_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03522_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[103][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08316_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03522_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[103][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08317_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03522_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[103][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08318_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03522_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[103][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08319_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03522_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[103][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08320_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03523_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[104][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _08321_ (
    .I0(_00527_),
    .I1(_00529_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00528_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08322_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03523_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[104][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08323_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03523_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[104][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08324_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03523_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[104][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08325_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03523_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[104][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08326_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03523_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[104][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08327_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03523_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[104][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08328_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03523_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[104][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08329_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03524_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[105][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08330_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03524_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[105][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08331_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03524_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[105][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _08332_ (
    .I0(_00453_),
    .I1(_00483_),
    .I2(_00507_),
    .I3(_03907_),
    .O(_00529_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08333_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03524_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[105][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08334_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03524_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[105][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08335_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03524_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[105][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08336_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03524_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[105][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08337_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03524_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[105][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08338_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03525_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[106][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08339_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03525_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[106][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08340_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03525_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[106][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08341_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03525_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[106][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08342_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03525_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[106][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101110111011)
  ) _08343_ (
    .I0(_00531_),
    .I1(_00533_),
    .I2(_00527_),
    .I3(_00499_),
    .O(_00530_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08344_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03525_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[106][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08345_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03525_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[106][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08346_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03525_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[106][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08347_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03526_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[107][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08348_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03526_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[107][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08349_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03526_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[107][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08350_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03526_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[107][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08351_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03526_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[107][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08352_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03526_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[107][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08353_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03526_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[107][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000001111111)
  ) _08354_ (
    .I0(_00089_),
    .I1(_00067_),
    .I2(_00084_),
    .I3(\oc8051_alu1.oc8051_div1.cycle[1] ),
    .O(_00066_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _08355_ (
    .I0(\oc8051_decoder1.src_sel1[1] ),
    .I1(\oc8051_decoder1.src_sel1[2] ),
    .I2(_00103_),
    .I3(_03907_),
    .O(_00102_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _08356_ (
    .I0(_00532_),
    .I1(_00512_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00531_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08357_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03526_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[107][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08358_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03527_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[108][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08359_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03527_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[108][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08360_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03527_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[108][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08361_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03527_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[108][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08362_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03527_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[108][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08363_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03527_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[108][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08364_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03527_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[108][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08365_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03527_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[108][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08366_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03528_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[109][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _08367_ (
    .I0(_00512_),
    .I1(\oc8051_decoder1.op_cur[2] ),
    .I2(\oc8051_decoder1.op_cur[1] ),
    .I3(_03907_),
    .O(_00532_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08368_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03528_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[109][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08369_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03528_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[109][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08370_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03528_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[109][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08371_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03528_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[109][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08372_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03528_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[109][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08373_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03528_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[109][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08374_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03528_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[109][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08375_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03529_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[110][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08376_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03529_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[110][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08377_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03529_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[110][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _08378_ (
    .I0(_00515_),
    .I1(_00516_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00533_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08379_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03529_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[110][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08380_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03529_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[110][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08381_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03529_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[110][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08382_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03529_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[110][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08383_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03529_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[110][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08384_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03530_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[111][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08385_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03530_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[111][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08386_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03530_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[111][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08387_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03530_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[111][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08388_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03530_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[111][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _08389_ (
    .I0(_00536_),
    .I1(_00538_),
    .I2(_00535_),
    .I3(_03907_),
    .O(_00534_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08390_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03530_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[111][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08391_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03530_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[111][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08392_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03530_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[111][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08393_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03531_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[112][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08394_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03531_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[112][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08395_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03531_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[112][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08396_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03531_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[112][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08397_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03531_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[112][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08398_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03531_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[112][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08399_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03531_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[112][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000111111111)
  ) _08400_ (
    .I0(_00533_),
    .I1(_00506_),
    .I2(_00521_),
    .I3(_00511_),
    .O(_00535_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08401_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03531_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[112][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08402_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03532_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[113][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08403_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03532_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[113][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08404_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03532_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[113][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08405_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03532_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[113][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08406_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03532_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[113][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08407_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03532_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[113][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08408_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03532_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[113][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08409_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03532_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[113][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08410_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03533_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[114][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _08411_ (
    .I0(_00392_),
    .I1(_00537_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00536_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08412_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03533_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[114][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08413_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03533_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[114][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08414_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03533_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[114][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08415_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03533_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[114][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08416_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03533_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[114][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08417_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03533_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[114][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08418_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03533_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[114][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08419_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03534_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[115][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08420_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03534_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[115][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08421_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03534_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[115][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _08422_ (
    .I0(_00461_),
    .I1(_00515_),
    .I2(_00483_),
    .I3(_03907_),
    .O(_00537_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08423_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03534_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[115][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08424_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03534_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[115][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08425_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03534_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[115][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08426_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03534_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[115][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08427_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03534_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[115][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08428_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03535_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[116][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08429_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03535_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[116][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08430_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03535_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[116][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08431_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03535_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[116][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08432_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03535_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[116][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _08433_ (
    .I0(_00527_),
    .I1(_00539_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00538_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08434_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03535_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[116][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08435_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03535_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[116][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08436_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03535_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[116][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08437_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03536_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[117][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08438_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03536_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[117][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08439_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03536_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[117][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08440_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03536_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[117][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08441_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03536_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[117][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08442_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03536_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[117][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08443_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03536_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[117][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000100000000)
  ) _08444_ (
    .I0(_00453_),
    .I1(_00461_),
    .I2(_00473_),
    .I3(_00483_),
    .O(_00539_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08445_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03536_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[117][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08446_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03537_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[118][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08447_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03537_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[118][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08448_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03537_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[118][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08449_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03537_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[118][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08450_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03537_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[118][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08451_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03537_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[118][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08452_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03537_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[118][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08453_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03537_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[118][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08454_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03538_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[119][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _08455_ (
    .I0(_00542_),
    .I1(_00543_),
    .I2(_00541_),
    .I3(_03907_),
    .O(_00540_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08456_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03538_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[119][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08457_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03538_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[119][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08458_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03538_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[119][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08459_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03538_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[119][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08460_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03538_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[119][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08461_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03538_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[119][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08462_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03538_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[119][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08463_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03539_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[120][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08464_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03539_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[120][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08465_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03539_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[120][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000001)
  ) _08466_ (
    .I0(\oc8051_decoder1.src_sel1[3] ),
    .I1(\oc8051_decoder1.src_sel1[6] ),
    .I2(\oc8051_decoder1.src_sel1[5] ),
    .I3(\oc8051_decoder1.src_sel1[0] ),
    .O(_00103_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _08467_ (
    .I0(_00505_),
    .I1(_00512_),
    .I2(_00532_),
    .I3(_00513_),
    .O(_00541_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08468_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03539_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[120][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08469_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03539_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[120][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08470_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03539_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[120][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08471_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03539_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[120][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08472_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03539_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[120][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08473_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03540_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[121][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08474_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03540_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[121][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08475_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03540_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[121][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08476_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03540_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[121][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08477_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03540_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[121][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _08478_ (
    .I0(_00453_),
    .I1(_00473_),
    .I2(_00461_),
    .I3(_00527_),
    .O(_00542_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08479_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03540_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[121][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08480_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03540_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[121][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08481_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03540_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[121][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08482_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03541_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[122][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08483_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03541_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[122][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08484_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03541_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[122][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08485_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03541_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[122][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08486_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03541_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[122][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08487_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03541_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[122][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08488_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03541_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[122][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _08489_ (
    .I0(_00506_),
    .I1(_00532_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00543_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08490_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03541_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[122][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08491_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03542_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[123][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08492_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03542_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[123][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08493_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03542_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[123][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08494_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03542_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[123][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08495_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03542_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[123][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08496_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03542_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[123][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08497_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03542_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[123][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08498_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03542_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[123][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08499_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03543_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[124][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110100000000)
  ) _08500_ (
    .I0(_00549_),
    .I1(_00550_),
    .I2(_00547_),
    .I3(_00545_),
    .O(_00544_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08501_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03543_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[124][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08502_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03543_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[124][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08503_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03543_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[124][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08504_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03543_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[124][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08505_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03543_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[124][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08506_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03543_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[124][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08507_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03543_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[124][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08508_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03544_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[125][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08509_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03544_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[125][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08510_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03544_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[125][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111101110111)
  ) _08511_ (
    .I0(\oc8051_decoder1.op_cur[2] ),
    .I1(_00546_),
    .I2(_00513_),
    .I3(_00512_),
    .O(_00545_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08512_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03544_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[125][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08513_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03544_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[125][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08514_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03544_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[125][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08515_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03544_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[125][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08516_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03544_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[125][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08517_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03545_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[126][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08518_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03545_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[126][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08519_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03545_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[126][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08520_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03545_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[126][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08521_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03545_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[126][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _08522_ (
    .I0(_00453_),
    .I1(_00461_),
    .I2(_00473_),
    .I3(_00483_),
    .O(_00546_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08523_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03545_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[126][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08524_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03545_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[126][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08525_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03545_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[126][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08526_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03546_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[127][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08527_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03546_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[127][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08528_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03546_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[127][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08529_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03546_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[127][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08530_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03546_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[127][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08531_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03546_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[127][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08532_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03546_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[127][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _08533_ (
    .I0(_00527_),
    .I1(_00548_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00547_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08534_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03546_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[127][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08535_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03547_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[128][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08536_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03547_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[128][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08537_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03547_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[128][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08538_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03547_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[128][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08539_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03547_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[128][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08540_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03547_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[128][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08541_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03547_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[128][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08542_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03547_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[128][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08543_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03548_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[129][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000001)
  ) _08544_ (
    .I0(_00453_),
    .I1(_00461_),
    .I2(_00473_),
    .I3(_00483_),
    .O(_00548_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08545_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03548_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[129][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08546_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03548_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[129][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08547_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03548_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[129][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08548_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03548_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[129][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08549_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03548_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[129][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08550_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03548_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[129][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08551_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03548_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[129][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08552_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03549_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[130][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08553_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03549_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[130][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08554_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03549_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[130][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _08555_ (
    .I0(_00512_),
    .I1(_00483_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00549_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08556_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03549_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[130][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08557_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03549_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[130][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08558_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03549_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[130][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08559_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03549_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[130][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08560_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03549_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[130][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08561_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03550_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[131][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08562_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03550_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[131][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08563_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03550_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[131][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08564_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03550_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[131][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08565_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03550_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[131][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01101111)
  ) _08566_ (
    .I0(_00453_),
    .I1(_00461_),
    .I2(_00473_),
    .I3(_03907_),
    .O(_00550_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08567_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03550_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[131][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08568_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03550_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[131][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08569_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03550_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[131][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08570_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03551_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[132][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08571_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03551_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[132][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08572_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03551_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[132][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08573_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03551_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[132][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08574_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03551_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[132][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08575_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03551_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[132][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08576_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03551_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[132][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _08577_ (
    .I0(\oc8051_decoder1.src_sel1[6] ),
    .I1(\oc8051_alu_src_sel1.op1_r[0] ),
    .I2(_00105_),
    .I3(_03907_),
    .O(_00104_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100111100000000)
  ) _08578_ (
    .I0(_00527_),
    .I1(_00531_),
    .I2(_00537_),
    .I3(_00552_),
    .O(_00551_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08579_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03551_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[132][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08580_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03552_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[133][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08581_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03552_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[133][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08582_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03552_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[133][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08583_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03552_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[133][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08584_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03552_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[133][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08585_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03552_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[133][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08586_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03552_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[133][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08587_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03552_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[133][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08588_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03553_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[134][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _08589_ (
    .I0(_00527_),
    .I1(_00554_),
    .I2(_00553_),
    .I3(_03907_),
    .O(_00552_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08590_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03553_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[134][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08591_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03553_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[134][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08592_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03553_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[134][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08593_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03553_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[134][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08594_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03553_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[134][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08595_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03553_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[134][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08596_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03553_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[134][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08597_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03554_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[135][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08598_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03554_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[135][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08599_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03554_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[135][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _08600_ (
    .I0(_00533_),
    .I1(_00506_),
    .I2(_00527_),
    .I3(_03907_),
    .O(_00553_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08601_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03554_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[135][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08602_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03554_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[135][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08603_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03554_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[135][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08604_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03554_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[135][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08605_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03554_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[135][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08606_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03555_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[136][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08607_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03555_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[136][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08608_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03555_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[136][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08609_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03555_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[136][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08610_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03555_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[136][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _08611_ (
    .I0(_00483_),
    .I1(_00515_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00554_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08612_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03555_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[136][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08613_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03555_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[136][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08614_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03555_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[136][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08615_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03556_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[137][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08616_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03556_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[137][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08617_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03556_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[137][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08618_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03556_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[137][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08619_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03556_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[137][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08620_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03556_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[137][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08621_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03556_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[137][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _08622_ (
    .I0(_00392_),
    .I1(_00559_),
    .I2(_00556_),
    .I3(_00557_),
    .O(_00555_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08623_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03556_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[137][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08624_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03557_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[138][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08625_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03557_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[138][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08626_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03557_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[138][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08627_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03557_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[138][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08628_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03557_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[138][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08629_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03557_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[138][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08630_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03557_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[138][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08631_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03557_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[138][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08632_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03558_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[139][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _08633_ (
    .I0(_00392_),
    .I1(_00533_),
    .I2(_00492_),
    .I3(_00546_),
    .O(_00556_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08634_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03558_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[139][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08635_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03558_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[139][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08636_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03558_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[139][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08637_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03558_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[139][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08638_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03558_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[139][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08639_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03558_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[139][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08640_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03558_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[139][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08641_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03559_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[140][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08642_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03559_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[140][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08643_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03559_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[140][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _08644_ (
    .I0(_00392_),
    .I1(_00558_),
    .I2(_00511_),
    .I3(_00537_),
    .O(_00557_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08645_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03559_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[140][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08646_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03559_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[140][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08647_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03559_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[140][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08648_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03559_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[140][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08649_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03559_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[140][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08650_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03560_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[141][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08651_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03560_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[141][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08652_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03560_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[141][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08653_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03560_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[141][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08654_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03560_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[141][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _08655_ (
    .I0(_00461_),
    .I1(_00483_),
    .I2(_00515_),
    .I3(_03907_),
    .O(_00558_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08656_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03560_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[141][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08657_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03560_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[141][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08658_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03560_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[141][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08659_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03561_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[142][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08660_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03561_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[142][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08661_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03561_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[142][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08662_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03561_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[142][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08663_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03561_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[142][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08664_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03561_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[142][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08665_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03561_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[142][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _08666_ (
    .I0(_00483_),
    .I1(_00515_),
    .I2(_00461_),
    .I3(_03907_),
    .O(_00559_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08667_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03561_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[142][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08668_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03562_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[143][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08669_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03562_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[143][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08670_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03562_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[143][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08671_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03562_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[143][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08672_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03562_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[143][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08673_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03562_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[143][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08674_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03562_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[143][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08675_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03562_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[143][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08676_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03563_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[144][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110000000000000)
  ) _08677_ (
    .I0(_00390_),
    .I1(\oc8051_decoder1.state[1] ),
    .I2(_00494_),
    .I3(_00524_),
    .O(_00560_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08678_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03563_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[144][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08679_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03563_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[144][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08680_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03563_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[144][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08681_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03563_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[144][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08682_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03563_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[144][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08683_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03563_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[144][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08684_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03563_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[144][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08685_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03564_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[145][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08686_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03564_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[145][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08687_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03564_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[145][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _08688_ (
    .I0(\oc8051_decoder1.src_sel1[1] ),
    .I1(\oc8051_memory_interface1.pc[8] ),
    .I2(\oc8051_decoder1.src_sel1[3] ),
    .I3(\oc8051_alu_src_sel1.op2_r[0] ),
    .O(_00105_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000000011111111)
  ) _08689_ (
    .I0(_00572_),
    .I1(_03177_),
    .I2(_00568_),
    .I3(_00580_),
    .O(_02894_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08690_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03564_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[145][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08691_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03564_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[145][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08692_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03564_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[145][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08693_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03564_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[145][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08694_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03564_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[145][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08695_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03565_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[146][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08696_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03565_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[146][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08697_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03565_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[146][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08698_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03565_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[146][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08699_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03565_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[146][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _08700_ (
    .I0(_00531_),
    .I1(_00548_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00561_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08701_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03565_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[146][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08702_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03565_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[146][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08703_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03565_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[146][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08704_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03566_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[147][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08705_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03566_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[147][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08706_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03566_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[147][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08707_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03566_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[147][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08708_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03566_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[147][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08709_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03566_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[147][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08710_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03566_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[147][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _08711_ (
    .I0(_00563_),
    .I1(_00564_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00562_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08712_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03566_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[147][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08713_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03567_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[148][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08714_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03567_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[148][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08715_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03567_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[148][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08716_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03567_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[148][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08717_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03567_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[148][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08718_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03567_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[148][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08719_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03567_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[148][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08720_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03567_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[148][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08721_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03568_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[149][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _08722_ (
    .I0(_00532_),
    .I1(_00483_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00563_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08723_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03568_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[149][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08724_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03568_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[149][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08725_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03568_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[149][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08726_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03568_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[149][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08727_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03568_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[149][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08728_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03568_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[149][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08729_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03568_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[149][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08730_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03569_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[150][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08731_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03569_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[150][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08732_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03569_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[150][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000001)
  ) _08733_ (
    .I0(_00453_),
    .I1(_00461_),
    .I2(_00473_),
    .I3(_03907_),
    .O(_00564_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08734_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03569_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[150][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08735_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03569_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[150][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08736_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03569_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[150][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08737_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03569_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[150][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08738_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03569_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[150][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08739_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03570_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[151][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08740_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03570_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[151][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08741_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03570_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[151][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08742_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03570_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[151][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08743_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03570_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[151][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10110000)
  ) _08744_ (
    .I0(_00498_),
    .I1(_00393_),
    .I2(_00554_),
    .I3(_03907_),
    .O(_00565_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08745_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03570_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[151][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08746_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03570_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[151][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08747_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03570_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[151][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08748_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03571_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[152][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08749_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03571_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[152][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08750_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03571_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[152][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08751_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03571_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[152][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08752_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03571_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[152][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08753_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03571_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[152][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08754_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03571_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[152][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _08755_ (
    .I0(_00511_),
    .I1(_00548_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00566_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08756_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03571_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[152][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08757_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03572_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[153][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08758_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03572_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[153][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08759_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03572_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[153][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08760_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03572_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[153][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08761_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03572_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[153][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08762_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03572_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[153][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08763_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03572_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[153][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08764_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03572_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[153][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08765_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03573_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[154][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110001)
  ) _08766_ (
    .I0(_00391_),
    .I1(_00542_),
    .I2(_00483_),
    .I3(_03907_),
    .O(_00567_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08767_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03573_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[154][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08768_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03573_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[154][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08769_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03573_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[154][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08770_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03573_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[154][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08771_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03573_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[154][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08772_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03573_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[154][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08773_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03573_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[154][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08774_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03574_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[155][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08775_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03574_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[155][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08776_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03574_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[155][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _08777_ (
    .I0(_00492_),
    .I1(_00546_),
    .I2(_00569_),
    .I3(_00404_),
    .O(_00568_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08778_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03574_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[155][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08779_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03574_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[155][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08780_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03574_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[155][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08781_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03574_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[155][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08782_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03574_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[155][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08783_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03575_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[156][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08784_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03575_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[156][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08785_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03575_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[156][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08786_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03575_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[156][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08787_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03575_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[156][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011110001)
  ) _08788_ (
    .I0(_00520_),
    .I1(_00571_),
    .I2(\oc8051_indi_addr1.sel ),
    .I3(_00570_),
    .O(_00569_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08789_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03575_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[156][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08790_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03575_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[156][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08791_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03575_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[156][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08792_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03576_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[157][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08793_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03576_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[157][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08794_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03576_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[157][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08795_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03576_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[157][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08796_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03576_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[157][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08797_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03576_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[157][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08798_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03576_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[157][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _08799_ (
    .I0(\oc8051_alu1.oc8051_div1.sub0[8] ),
    .I1(_00065_),
    .I2(_03907_),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_div1.div0 )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _08800_ (
    .I0(_00531_),
    .I1(_00521_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00570_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08801_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03576_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[157][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08802_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03577_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[158][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08803_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03577_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[158][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08804_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03577_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[158][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08805_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03577_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[158][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08806_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03577_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[158][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08807_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03577_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[158][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08808_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03577_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[158][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08809_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03577_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[158][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08810_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03578_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[159][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _08811_ (
    .I0(_00523_),
    .I1(_00546_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00571_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08812_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03578_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[159][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08813_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03578_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[159][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08814_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03578_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[159][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08815_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03578_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[159][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08816_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03578_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[159][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08817_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03578_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[159][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08818_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03578_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[159][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08819_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03579_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[160][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08820_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03579_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[160][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08821_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03579_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[160][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _08822_ (
    .I0(_00579_),
    .I1(_00573_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00572_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08823_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03579_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[160][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08824_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03579_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[160][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08825_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03579_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[160][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08826_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03579_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[160][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08827_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03579_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[160][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08828_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03580_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[161][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08829_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03580_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[161][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08830_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03580_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[161][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08831_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03580_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[161][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08832_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03580_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[161][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _08833_ (
    .I0(_00574_),
    .I1(_00575_),
    .I2(_00577_),
    .I3(_00578_),
    .O(_00573_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08834_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03580_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[161][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08835_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03580_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[161][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08836_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03580_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[161][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08837_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03581_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[162][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08838_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03581_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[162][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08839_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03581_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[162][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08840_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03581_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[162][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08841_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03581_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[162][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08842_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03581_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[162][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08843_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03581_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[162][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _08844_ (
    .I0(_00539_),
    .I1(_00508_),
    .I2(_00512_),
    .I3(_03907_),
    .O(_00574_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08845_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03581_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[162][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08846_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03582_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[163][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08847_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03582_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[163][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08848_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03582_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[163][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08849_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03582_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[163][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08850_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03582_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[163][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08851_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03582_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[163][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08852_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03582_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[163][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08853_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03582_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[163][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08854_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03583_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[164][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _08855_ (
    .I0(_00576_),
    .I1(_00512_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00575_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08856_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03583_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[164][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08857_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03583_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[164][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08858_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03583_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[164][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08859_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03583_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[164][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08860_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03583_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[164][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08861_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03583_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[164][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08862_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03583_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[164][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08863_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03584_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[165][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08864_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03584_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[165][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08865_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03584_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[165][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100000000000000)
  ) _08866_ (
    .I0(_00461_),
    .I1(_00453_),
    .I2(_00473_),
    .I3(_00483_),
    .O(_00576_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08867_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03584_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[165][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08868_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03584_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[165][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08869_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03584_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[165][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08870_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03584_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[165][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08871_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03584_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[165][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08872_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03585_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[166][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08873_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03585_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[166][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08874_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03585_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[166][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08875_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03585_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[166][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08876_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03585_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[166][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00011111)
  ) _08877_ (
    .I0(_00532_),
    .I1(_00527_),
    .I2(_00499_),
    .I3(_03907_),
    .O(_00577_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08878_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03585_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[166][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08879_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03585_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[166][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08880_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03585_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[166][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08881_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03586_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[167][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08882_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03586_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[167][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08883_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03586_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[167][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08884_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03586_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[167][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08885_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03586_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[167][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08886_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03586_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[167][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08887_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03586_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[167][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011111111111)
  ) _08888_ (
    .I0(_00483_),
    .I1(_00564_),
    .I2(_00499_),
    .I3(_00511_),
    .O(_00578_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08889_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03586_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[167][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08890_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03587_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[168][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08891_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03587_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[168][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08892_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03587_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[168][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08893_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03587_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[168][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08894_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03587_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[168][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08895_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03587_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[168][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08896_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03587_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[168][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08897_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03587_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[168][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08898_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03588_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[169][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _08899_ (
    .I0(_00392_),
    .I1(_00529_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00579_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08900_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03588_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[169][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08901_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03588_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[169][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08902_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03588_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[169][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08903_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03588_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[169][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08904_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03588_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[169][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08905_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03588_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[169][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08906_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03588_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[169][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08907_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03589_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[170][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08908_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03589_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[170][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08909_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03589_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[170][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _08910_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[0] ),
    .I1(_03252_),
    .I2(_00107_),
    .I3(_00122_),
    .O(_00106_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00111010)
  ) _08911_ (
    .I0(_03734_),
    .I1(\oc8051_decoder1.src_sel2[0] ),
    .I2(\oc8051_sfr1.wait_data ),
    .I3(_03907_),
    .O(_00580_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08912_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03589_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[170][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08913_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03589_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[170][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08914_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03589_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[170][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08915_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03589_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[170][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08916_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03589_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[170][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08917_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03590_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[171][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08918_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03590_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[171][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08919_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03590_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[171][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08920_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03590_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[171][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08921_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03590_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[171][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111010001000100)
  ) _08922_ (
    .I0(_00572_),
    .I1(_00404_),
    .I2(\oc8051_sfr1.wait_data ),
    .I3(\oc8051_decoder1.src_sel2[1] ),
    .O(_02959_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08923_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03590_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[171][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08924_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03590_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[171][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08925_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03590_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[171][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08926_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03591_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[172][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08927_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03591_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[172][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08928_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03591_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[172][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08929_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03591_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[172][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08930_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03591_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[172][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08931_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03591_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[172][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08932_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03591_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[172][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111010001000100)
  ) _08933_ (
    .I0(_03177_),
    .I1(_00404_),
    .I2(\oc8051_sfr1.wait_data ),
    .I3(\oc8051_decoder1.src_sel2[2] ),
    .O(_02999_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08934_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03591_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[172][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08935_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03592_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[173][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08936_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03592_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[173][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08937_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03592_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[173][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08938_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03592_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[173][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08939_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03592_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[173][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08940_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03592_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[173][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08941_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03592_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[173][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08942_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03592_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[173][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08943_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03593_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[174][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111010001000100)
  ) _08944_ (
    .I0(_00581_),
    .I1(_00404_),
    .I2(\oc8051_sfr1.wait_data ),
    .I3(\oc8051_decoder1.cy_sel[2] ),
    .O(_03022_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08945_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03593_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[174][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08946_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03593_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[174][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08947_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03593_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[174][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08948_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03593_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[174][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08949_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03593_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[174][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08950_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03593_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[174][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08951_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03593_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[174][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08952_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03594_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[175][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08953_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03594_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[175][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08954_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03594_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[175][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _08955_ (
    .I0(_00588_),
    .I1(_00587_),
    .I2(_00582_),
    .I3(_03907_),
    .O(_00581_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08956_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03594_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[175][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08957_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03594_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[175][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08958_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03594_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[175][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08959_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03594_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[175][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08960_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03594_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[175][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08961_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03595_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[176][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08962_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03595_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[176][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08963_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03595_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[176][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08964_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03595_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[176][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08965_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03595_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[176][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _08966_ (
    .I0(_00571_),
    .I1(_00586_),
    .I2(_00583_),
    .I3(_00585_),
    .O(_00582_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08967_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03595_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[176][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08968_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03595_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[176][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08969_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03595_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[176][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08970_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03596_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[177][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08971_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03596_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[177][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08972_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03596_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[177][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08973_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03596_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[177][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08974_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03596_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[177][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08975_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03596_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[177][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08976_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03596_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[177][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001111100000000)
  ) _08977_ (
    .I0(_00529_),
    .I1(_00521_),
    .I2(_00492_),
    .I3(_00584_),
    .O(_00583_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08978_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03596_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[177][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08979_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03597_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[178][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08980_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03597_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[178][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08981_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03597_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[178][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08982_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03597_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[178][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08983_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03597_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[178][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08984_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03597_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[178][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08985_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03597_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[178][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08986_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03597_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[178][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08987_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03598_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[179][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00011111)
  ) _08988_ (
    .I0(_00537_),
    .I1(_00526_),
    .I2(_00498_),
    .I3(_03907_),
    .O(_00584_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08989_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03598_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[179][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08990_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03598_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[179][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08991_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03598_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[179][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08992_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03598_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[179][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08993_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03598_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[179][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08994_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03598_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[179][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08995_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03598_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[179][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08996_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03599_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[180][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08997_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03599_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[180][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _08998_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03599_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[180][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110001)
  ) _08999_ (
    .I0(_00563_),
    .I1(_00549_),
    .I2(_00550_),
    .I3(_03907_),
    .O(_00585_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09000_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03599_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[180][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09001_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03599_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[180][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09002_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03599_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[180][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09003_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03599_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[180][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09004_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03599_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[180][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09005_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03600_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[181][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09006_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03600_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[181][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09007_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03600_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[181][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09008_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03600_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[181][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09009_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03600_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[181][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _09010_ (
    .I0(_00498_),
    .I1(_00546_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00586_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09011_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03600_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[181][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09012_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03600_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[181][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09013_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03600_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[181][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09014_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03601_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[182][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09015_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03601_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[182][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09016_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03601_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[182][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09017_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03601_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[182][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09018_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03601_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[182][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09019_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03601_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[182][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09020_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03601_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[182][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001011)
  ) _09021_ (
    .I0(_00108_),
    .I1(_03414_),
    .I2(\oc8051_alu1.srcAc ),
    .I3(_03907_),
    .O(_00107_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000001001111)
  ) _09022_ (
    .I0(_00521_),
    .I1(_00519_),
    .I2(_00392_),
    .I3(_00538_),
    .O(_00587_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09023_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03601_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[182][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09024_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03602_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[183][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09025_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03602_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[183][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09026_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03602_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[183][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09027_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03602_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[183][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09028_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03602_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[183][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09029_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03602_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[183][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09030_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03602_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[183][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09031_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03602_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[183][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09032_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03603_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[184][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _09033_ (
    .I0(_00523_),
    .I1(_00506_),
    .I2(_00483_),
    .I3(_03907_),
    .O(_00588_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09034_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03603_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[184][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09035_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03603_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[184][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09036_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03603_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[184][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09037_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03603_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[184][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09038_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03603_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[184][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09039_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03603_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[184][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09040_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03603_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[184][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09041_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03604_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[185][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09042_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03604_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[185][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09043_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03604_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[185][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111010001000100)
  ) _09044_ (
    .I0(_00551_),
    .I1(_00404_),
    .I2(\oc8051_sfr1.wait_data ),
    .I3(\oc8051_decoder1.src_sel1[3] ),
    .O(_03069_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09045_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03604_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[185][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09046_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03604_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[185][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09047_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03604_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[185][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09048_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03604_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[185][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09049_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03604_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[185][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09050_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03605_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[186][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09051_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03605_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[186][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09052_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03605_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[186][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09053_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03605_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[186][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09054_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03605_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[186][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01001111)
  ) _09055_ (
    .I0(_00501_),
    .I1(_00404_),
    .I2(_00589_),
    .I3(_03907_),
    .O(_03084_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09056_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03605_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[186][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09057_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03605_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[186][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09058_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03605_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[186][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09059_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03606_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[187][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09060_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03606_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[187][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09061_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03606_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[187][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09062_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03606_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[187][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09063_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03606_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[187][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09064_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03606_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[187][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09065_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03606_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[187][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101110111011)
  ) _09066_ (
    .I0(_00524_),
    .I1(_00590_),
    .I2(\oc8051_sfr1.wait_data ),
    .I3(\oc8051_decoder1.src_sel1[5] ),
    .O(_00589_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09067_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03606_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[187][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09068_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03607_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[188][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09069_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03607_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[188][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09070_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03607_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[188][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09071_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03607_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[188][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09072_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03607_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[188][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09073_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03607_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[188][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09074_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03607_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[188][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09075_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03607_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[188][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09076_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03608_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[189][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _09077_ (
    .I0(_03734_),
    .I1(\oc8051_sfr1.wait_data ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00590_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09078_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03608_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[189][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09079_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03608_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[189][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09080_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03608_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[189][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09081_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03608_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[189][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09082_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03608_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[189][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09083_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03608_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[189][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09084_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03608_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[189][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09085_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03609_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[190][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09086_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03609_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[190][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09087_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03609_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[190][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10110000)
  ) _09088_ (
    .I0(_00577_),
    .I1(_00483_),
    .I2(_00592_),
    .I3(_03907_),
    .O(_00591_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09089_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03609_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[190][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09090_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03609_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[190][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09091_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03609_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[190][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09092_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03609_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[190][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09093_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03609_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[190][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09094_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03610_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[191][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09095_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03610_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[191][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09096_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03610_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[191][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09097_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03610_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[191][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09098_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03610_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[191][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000111)
  ) _09099_ (
    .I0(_00392_),
    .I1(_00539_),
    .I2(_00593_),
    .I3(_00594_),
    .O(_00592_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09100_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03610_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[191][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09101_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03610_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[191][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09102_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03610_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[191][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09103_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03611_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[192][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09104_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03611_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[192][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09105_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03611_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[192][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09106_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03611_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[192][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09107_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03611_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[192][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09108_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03611_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[192][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09109_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03611_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[192][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _09110_ (
    .I0(_00539_),
    .I1(_00512_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00593_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09111_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03611_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[192][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09112_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03612_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[193][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09113_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03612_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[193][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09114_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03612_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[193][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09115_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03612_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[193][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09116_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03612_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[193][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09117_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03612_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[193][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09118_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03612_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[193][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09119_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03612_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[193][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09120_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03613_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[194][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _09121_ (
    .I0(_00498_),
    .I1(_00522_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00594_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09122_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03613_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[194][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09123_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03613_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[194][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09124_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03613_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[194][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09125_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03613_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[194][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09126_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03613_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[194][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09127_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03613_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[194][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09128_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03613_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[194][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09129_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03614_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[195][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09130_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03614_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[195][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09131_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03614_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[195][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _09132_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[2] ),
    .I1(\oc8051_alu1.oc8051_div1.src1[1] ),
    .I2(\oc8051_alu1.oc8051_div1.src1[0] ),
    .I3(\oc8051_alu1.oc8051_div1.src1[3] ),
    .O(_00108_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _09133_ (
    .I0(_00498_),
    .I1(_00539_),
    .I2(_00566_),
    .I3(_03907_),
    .O(_00595_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09134_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03614_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[195][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09135_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03614_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[195][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09136_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03614_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[195][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09137_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03614_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[195][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09138_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03614_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[195][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09139_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03615_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[196][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09140_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03615_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[196][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09141_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03615_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[196][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09142_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03615_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[196][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09143_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03615_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[196][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00011111)
  ) _09144_ (
    .I0(_00576_),
    .I1(_00539_),
    .I2(_00511_),
    .I3(_03907_),
    .O(_00596_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09145_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03615_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[196][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09146_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03615_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[196][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09147_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03615_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[196][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09148_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03616_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[197][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09149_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03616_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[197][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09150_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03616_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[197][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09151_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03616_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[197][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09152_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03616_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[197][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09153_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03616_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[197][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09154_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03616_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[197][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011111111111111)
  ) _09155_ (
    .I0(_00640_),
    .I1(_00622_),
    .I2(_00630_),
    .I3(_00597_),
    .O(\oc8051_memory_interface1.op_length[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09156_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03616_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[197][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09157_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03617_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[198][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09158_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03617_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[198][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09159_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03617_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[198][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09160_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03617_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[198][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09161_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03617_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[198][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09162_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03617_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[198][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09163_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03617_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[198][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09164_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03617_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[198][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09165_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03618_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[199][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _09166_ (
    .I0(_00608_),
    .I1(_00620_),
    .I2(_00615_),
    .I3(_00598_),
    .O(_00597_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09167_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03618_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[199][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09168_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03618_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[199][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09169_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03618_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[199][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09170_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03618_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[199][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09171_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03618_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[199][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09172_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03618_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[199][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09173_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03618_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[199][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09174_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03619_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[200][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09175_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03619_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[200][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09176_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03619_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[200][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000001101)
  ) _09177_ (
    .I0(_00603_),
    .I1(_00607_),
    .I2(_00604_),
    .I3(_03118_),
    .O(_00598_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09178_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03619_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[200][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09179_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03619_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[200][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09180_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03619_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[200][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09181_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03619_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[200][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09182_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03619_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[200][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09183_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03620_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[201][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09184_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03620_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[201][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09185_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03620_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[201][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09186_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03620_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[201][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09187_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03620_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[201][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _09188_ (
    .I0(_00600_),
    .I1(\oc8051_alu_src_sel1.op1[1] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00599_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09189_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03620_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[201][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09190_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03620_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[201][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09191_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03620_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[201][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09192_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03621_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[202][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09193_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03621_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[202][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09194_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03621_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[202][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09195_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03621_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[202][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09196_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03621_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[202][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09197_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03621_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[202][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09198_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03621_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[202][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _09199_ (
    .I0(\oc8051_alu_src_sel1.op1[0] ),
    .I1(_00601_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00600_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09200_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03621_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[202][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09201_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03622_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[203][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09202_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03622_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[203][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09203_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03622_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[203][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09204_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03622_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[203][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09205_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03622_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[203][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09206_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03622_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[203][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09207_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03622_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[203][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09208_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03622_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[203][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09209_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03623_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[204][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _09210_ (
    .I0(\oc8051_alu_src_sel1.op1[3] ),
    .I1(\oc8051_alu_src_sel1.op1[2] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00601_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09211_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03623_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[204][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09212_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03623_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[204][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09213_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03623_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[204][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09214_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03623_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[204][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09215_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03623_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[204][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09216_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03623_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[204][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09217_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03623_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[204][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09218_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03461_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[42][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09219_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03461_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[42][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09220_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03461_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[42][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _09221_ (
    .I0(_00396_),
    .I1(_00406_),
    .I2(_00405_),
    .I3(_03907_),
    .O(\oc8051_alu_src_sel1.op1[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09222_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03461_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[42][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09223_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03461_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[42][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09224_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03461_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[42][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09225_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03461_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[42][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09226_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03461_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[42][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09227_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03448_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[29][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09228_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03448_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[29][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09229_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03448_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[29][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09230_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03448_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[29][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09231_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03448_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[29][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1110)
  ) _09232_ (
    .I0(_00434_),
    .I1(_00451_),
    .I2(_03907_),
    .I3(_03907_),
    .O(\oc8051_alu_src_sel1.op1[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09233_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03448_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[29][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09234_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03448_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[29][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09235_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03448_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[29][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09236_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_00063_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[24][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09237_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_00063_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[24][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09238_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_00063_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[24][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09239_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_00063_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[24][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09240_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_00063_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[24][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09241_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_00063_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[24][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09242_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_00063_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[24][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10001111)
  ) _09243_ (
    .I0(\oc8051_memory_interface1.pc[2] ),
    .I1(_00102_),
    .I2(_00109_),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_div1.src1[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _09244_ (
    .I0(\oc8051_alu_src_sel1.op1[7] ),
    .I1(\oc8051_alu_src_sel1.op1[6] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00602_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09245_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_00063_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[24][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09246_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03624_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[205][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09247_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03624_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[205][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09248_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03624_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[205][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09249_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03624_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[205][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09250_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03624_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[205][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09251_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03624_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[205][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09252_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03624_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[205][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09253_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03624_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[205][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09254_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03450_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[31][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _09255_ (
    .I0(_00455_),
    .I1(_00459_),
    .I2(_00458_),
    .I3(_03907_),
    .O(\oc8051_alu_src_sel1.op1[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09256_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03450_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[31][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09257_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03450_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[31][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09258_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03450_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[31][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09259_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03450_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[31][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09260_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03450_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[31][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09261_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03450_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[31][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09262_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03450_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[31][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09263_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03425_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[2][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09264_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03425_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[2][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09265_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03425_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[2][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _09266_ (
    .I0(_00475_),
    .I1(_00479_),
    .I2(_00478_),
    .I3(_03907_),
    .O(\oc8051_alu_src_sel1.op1[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09267_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03425_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[2][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09268_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03425_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[2][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09269_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03425_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[2][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09270_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03425_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[2][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09271_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03425_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[2][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09272_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03451_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[32][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09273_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03451_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[32][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09274_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03451_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[32][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09275_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03451_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[32][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09276_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03451_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[32][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _09277_ (
    .I0(\oc8051_alu_src_sel1.op1[1] ),
    .I1(_00600_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00603_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09278_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03451_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[32][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09279_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03451_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[32][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09280_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03451_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[32][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09281_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03457_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[38][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09282_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03457_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[38][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09283_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03457_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[38][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09284_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03457_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[38][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09285_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03457_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[38][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09286_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03457_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[38][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09287_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03457_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[38][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _09288_ (
    .I0(_00601_),
    .I1(_00605_),
    .I2(_00606_),
    .I3(_03907_),
    .O(_00604_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09289_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03457_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[38][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09290_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03442_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[22][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09291_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03442_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[22][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09292_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03442_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[22][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09293_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03442_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[22][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09294_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03442_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[22][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09295_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03442_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[22][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09296_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03442_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[22][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09297_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03442_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[22][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09298_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_00056_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[0][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _09299_ (
    .I0(\oc8051_alu_src_sel1.op1[6] ),
    .I1(\oc8051_alu_src_sel1.op1[7] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00605_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09300_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_00056_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[0][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09301_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_00056_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[0][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09302_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_00056_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[0][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09303_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_00056_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[0][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09304_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_00056_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[0][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09305_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_00056_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[0][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09306_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_00056_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[0][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09307_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03441_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[21][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09308_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03441_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[21][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09309_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03441_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[21][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _09310_ (
    .I0(\oc8051_alu_src_sel1.op1[5] ),
    .I1(\oc8051_alu_src_sel1.op1[4] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00606_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09311_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03441_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[21][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09312_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03441_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[21][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09313_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03441_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[21][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09314_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03441_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[21][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09315_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03441_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[21][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09316_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03456_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[37][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09317_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03456_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[37][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09318_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03456_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[37][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09319_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03456_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[37][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09320_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03456_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[37][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110101111111111)
  ) _09321_ (
    .I0(\oc8051_alu_src_sel1.op1[6] ),
    .I1(\oc8051_alu_src_sel1.op1[7] ),
    .I2(\oc8051_alu_src_sel1.op1[5] ),
    .I3(\oc8051_alu_src_sel1.op1[4] ),
    .O(_00607_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09322_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03456_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[37][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09323_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03456_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[37][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09324_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03456_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[37][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09325_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03455_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[36][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09326_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03455_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[36][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09327_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03455_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[36][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09328_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03455_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[36][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09329_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03455_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[36][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09330_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03455_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[36][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09331_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03455_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[36][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111100000000000)
  ) _09332_ (
    .I0(_00614_),
    .I1(_00605_),
    .I2(_00612_),
    .I3(_00609_),
    .O(_00608_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09333_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03455_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[36][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09334_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03454_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[35][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09335_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03454_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[35][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09336_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03454_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[35][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09337_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03454_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[35][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09338_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03454_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[35][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09339_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03454_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[35][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09340_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03454_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[35][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09341_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03454_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[35][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09342_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03452_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[33][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _09343_ (
    .I0(_00610_),
    .I1(\oc8051_alu_src_sel1.op1[0] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00609_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09344_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03452_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[33][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09345_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03452_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[33][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09346_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03452_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[33][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09347_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03452_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[33][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09348_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03452_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[33][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09349_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03452_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[33][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09350_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03452_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[33][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09351_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03446_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[27][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09352_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03446_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[27][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09353_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03446_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[27][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _09354_ (
    .I0(_00110_),
    .I1(_00111_),
    .I2(_00113_),
    .I3(_03907_),
    .O(_00109_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _09355_ (
    .I0(_00611_),
    .I1(\oc8051_alu_src_sel1.op1[2] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00610_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09356_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03446_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[27][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09357_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03446_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[27][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09358_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03446_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[27][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09359_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03446_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[27][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09360_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03446_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[27][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09361_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03628_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[209][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09362_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03628_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[209][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09363_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03628_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[209][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09364_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03628_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[209][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09365_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03628_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[209][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _09366_ (
    .I0(\oc8051_alu_src_sel1.op1[3] ),
    .I1(\oc8051_alu_src_sel1.op1[1] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00611_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09367_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03628_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[209][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09368_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03628_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[209][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09369_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03628_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[209][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09370_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03429_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[6][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09371_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03429_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[6][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09372_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03429_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[6][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09373_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03429_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[6][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09374_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03429_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[6][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09375_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03429_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[6][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09376_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03429_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[6][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _09377_ (
    .I0(_00613_),
    .I1(_00606_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00612_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09378_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03429_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[6][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09379_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03629_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[210][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09380_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03629_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[210][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09381_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03629_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[210][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09382_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03629_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[210][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09383_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03629_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[210][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09384_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03629_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[210][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09385_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03629_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[210][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09386_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03629_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[210][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09387_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03630_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[211][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _09388_ (
    .I0(\oc8051_alu_src_sel1.op1[7] ),
    .I1(\oc8051_alu_src_sel1.op1[6] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00613_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09389_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03630_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[211][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09390_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03630_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[211][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09391_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03630_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[211][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09392_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03630_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[211][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09393_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03630_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[211][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09394_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03630_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[211][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09395_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03630_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[211][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09396_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03631_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[212][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09397_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03631_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[212][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09398_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03631_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[212][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _09399_ (
    .I0(\oc8051_alu_src_sel1.op1[5] ),
    .I1(\oc8051_alu_src_sel1.op1[4] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00614_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09400_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03631_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[212][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09401_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03631_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[212][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09402_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03631_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[212][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09403_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03631_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[212][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09404_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03631_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[212][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09405_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03632_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[213][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09406_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03632_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[213][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09407_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03632_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[213][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09408_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03632_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[213][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09409_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03632_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[213][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _09410_ (
    .I0(_00609_),
    .I1(_00618_),
    .I2(_00616_),
    .I3(_03907_),
    .O(_00615_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09411_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03632_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[213][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09412_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03632_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[213][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09413_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03632_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[213][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09414_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03633_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[214][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09415_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03633_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[214][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09416_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03633_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[214][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09417_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03633_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[214][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09418_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03633_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[214][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09419_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03633_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[214][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09420_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03633_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[214][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _09421_ (
    .I0(_00617_),
    .I1(_00602_),
    .I2(_00600_),
    .I3(_03907_),
    .O(_00616_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09422_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03633_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[214][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09423_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03634_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[215][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09424_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03634_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[215][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09425_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03634_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[215][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09426_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03634_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[215][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09427_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03634_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[215][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09428_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03634_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[215][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09429_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03634_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[215][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09430_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03634_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[215][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09431_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03635_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[216][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100011)
  ) _09432_ (
    .I0(\oc8051_alu_src_sel1.op1[1] ),
    .I1(\oc8051_alu_src_sel1.op1[4] ),
    .I2(\oc8051_alu_src_sel1.op1[5] ),
    .I3(_03907_),
    .O(_00617_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09433_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03635_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[216][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09434_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03635_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[216][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09435_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03635_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[216][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09436_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03635_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[216][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09437_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03635_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[216][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09438_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03635_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[216][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09439_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03635_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[216][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09440_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03636_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[217][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09441_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03636_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[217][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09442_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03636_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[217][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _09443_ (
    .I0(_00619_),
    .I1(\oc8051_alu_src_sel1.op1[7] ),
    .I2(\oc8051_alu_src_sel1.op1[6] ),
    .I3(_03907_),
    .O(_00618_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09444_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03636_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[217][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09445_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03636_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[217][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09446_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03636_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[217][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09447_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03636_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[217][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09448_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03636_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[217][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09449_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03637_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[218][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09450_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03637_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[218][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09451_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03637_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[218][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09452_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03637_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[218][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09453_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03637_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[218][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _09454_ (
    .I0(\oc8051_alu_src_sel1.op1[5] ),
    .I1(\oc8051_alu_src_sel1.op1[4] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00619_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09455_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03637_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[218][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09456_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03637_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[218][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09457_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03637_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[218][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09458_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03638_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[219][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09459_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03638_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[219][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09460_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03638_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[219][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09461_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03638_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[219][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09462_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03638_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[219][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09463_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03638_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[219][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09464_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03638_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[219][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _09465_ (
    .I0(_00068_),
    .I1(_00077_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00067_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010001100000000)
  ) _09466_ (
    .I0(\oc8051_sfr1.dat0[2] ),
    .I1(_00092_),
    .I2(_00071_),
    .I3(\oc8051_decoder1.src_sel1[0] ),
    .O(_00110_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100000000000000)
  ) _09467_ (
    .I0(_00606_),
    .I1(_00613_),
    .I2(_00621_),
    .I3(\oc8051_alu_src_sel1.op1[0] ),
    .O(_00620_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09468_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03638_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[219][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09469_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03639_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[220][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09470_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03639_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[220][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09471_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03639_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[220][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09472_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03639_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[220][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09473_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03639_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[220][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09474_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03639_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[220][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09475_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03639_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[220][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09476_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03639_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[220][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09477_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03640_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[221][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _09478_ (
    .I0(_00601_),
    .I1(\oc8051_alu_src_sel1.op1[1] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00621_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09479_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03640_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[221][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09480_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03640_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[221][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09481_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03640_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[221][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09482_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03640_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[221][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09483_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03640_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[221][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09484_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03640_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[221][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09485_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03640_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[221][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09486_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03641_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[222][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09487_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03641_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[222][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09488_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03641_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[222][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _09489_ (
    .I0(_00625_),
    .I1(_00629_),
    .I2(_00627_),
    .I3(_00623_),
    .O(_00622_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09490_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03641_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[222][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09491_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03641_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[222][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09492_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03641_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[222][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09493_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03641_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[222][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09494_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03641_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[222][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09495_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03642_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[223][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09496_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03642_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[223][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09497_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03642_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[223][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09498_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03642_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[223][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09499_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03642_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[223][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _09500_ (
    .I0(_00618_),
    .I1(\oc8051_alu_src_sel1.op1[3] ),
    .I2(_00624_),
    .I3(_03907_),
    .O(_00623_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09501_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03642_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[223][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09502_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03642_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[223][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09503_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03642_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[223][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09504_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03459_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[40][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09505_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03459_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[40][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09506_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03459_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[40][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09507_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03459_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[40][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09508_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03459_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[40][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09509_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03459_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[40][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09510_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03459_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[40][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _09511_ (
    .I0(_00603_),
    .I1(_00605_),
    .I2(_00614_),
    .I3(_03907_),
    .O(_00624_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09512_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03459_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[40][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09513_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03643_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[224][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09514_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03643_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[224][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09515_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03643_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[224][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09516_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03643_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[224][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09517_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03643_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[224][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09518_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03643_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[224][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09519_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03643_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[224][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09520_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03643_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[224][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09521_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03644_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[225][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _09522_ (
    .I0(_00599_),
    .I1(_00626_),
    .I2(\oc8051_alu_src_sel1.op1[4] ),
    .I3(_00605_),
    .O(_00625_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09523_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03644_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[225][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09524_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03644_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[225][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09525_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03644_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[225][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09526_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03644_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[225][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09527_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03644_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[225][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09528_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03644_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[225][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09529_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03644_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[225][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09530_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03625_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[206][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09531_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03625_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[206][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09532_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03625_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[206][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _09533_ (
    .I0(_00601_),
    .I1(_00611_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00626_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09534_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03625_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[206][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09535_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03625_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[206][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09536_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03625_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[206][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09537_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03625_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[206][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09538_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03625_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[206][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09539_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03428_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[5][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09540_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03428_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[5][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09541_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03428_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[5][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09542_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03428_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[5][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09543_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03428_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[5][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _09544_ (
    .I0(_00626_),
    .I1(_00612_),
    .I2(_00628_),
    .I3(_03907_),
    .O(_00627_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09545_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03428_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[5][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09546_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03428_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[5][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09547_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03428_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[5][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09548_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03453_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[34][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09549_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03453_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[34][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09550_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03453_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[34][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09551_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03453_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[34][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09552_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03453_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[34][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09553_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03453_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[34][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09554_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03453_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[34][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _09555_ (
    .I0(\oc8051_alu_src_sel1.op1[1] ),
    .I1(_00601_),
    .I2(\oc8051_alu_src_sel1.op1[0] ),
    .I3(_03907_),
    .O(_00628_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09556_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03453_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[34][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09557_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03627_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[208][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09558_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03627_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[208][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09559_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03627_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[208][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09560_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03627_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[208][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09561_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03627_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[208][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09562_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03627_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[208][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09563_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03627_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[208][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09564_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03627_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[208][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09565_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03626_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[207][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _09566_ (
    .I0(_00610_),
    .I1(_00605_),
    .I2(_00619_),
    .I3(_03907_),
    .O(_00629_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09567_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03626_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[207][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09568_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03626_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[207][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09569_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03626_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[207][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09570_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03626_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[207][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09571_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03626_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[207][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09572_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03626_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[207][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09573_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03626_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[207][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09574_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03648_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[229][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09575_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03648_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[229][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09576_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03648_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[229][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _09577_ (
    .I0(\oc8051_decoder1.src_sel1[1] ),
    .I1(\oc8051_memory_interface1.pc[10] ),
    .I2(_00112_),
    .I3(_03907_),
    .O(_00111_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110100000000)
  ) _09578_ (
    .I0(_00603_),
    .I1(_00639_),
    .I2(_00637_),
    .I3(_00631_),
    .O(_00630_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09579_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03648_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[229][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09580_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03648_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[229][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09581_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03648_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[229][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09582_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03648_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[229][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09583_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03648_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[229][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09584_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03652_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[233][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09585_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03652_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[233][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09586_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03652_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[233][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09587_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03652_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[233][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09588_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03652_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[233][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000001101)
  ) _09589_ (
    .I0(_00610_),
    .I1(_00636_),
    .I2(_00632_),
    .I3(_00634_),
    .O(_00631_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09590_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03652_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[233][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09591_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03652_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[233][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09592_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03652_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[233][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09593_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03646_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[227][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09594_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03646_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[227][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09595_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03646_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[227][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09596_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03646_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[227][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09597_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03646_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[227][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09598_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03646_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[227][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09599_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03646_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[227][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _09600_ (
    .I0(_00633_),
    .I1(_00599_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00632_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09601_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03646_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[227][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09602_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03649_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[230][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09603_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03649_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[230][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09604_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03649_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[230][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09605_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03649_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[230][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09606_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03649_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[230][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09607_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03649_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[230][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09608_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03649_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[230][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09609_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03649_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[230][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09610_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03653_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[234][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111110111001111)
  ) _09611_ (
    .I0(\oc8051_alu_src_sel1.op1[6] ),
    .I1(\oc8051_alu_src_sel1.op1[5] ),
    .I2(\oc8051_alu_src_sel1.op1[7] ),
    .I3(\oc8051_alu_src_sel1.op1[4] ),
    .O(_00633_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09612_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03653_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[234][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09613_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03653_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[234][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09614_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03653_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[234][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09615_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03653_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[234][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09616_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03653_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[234][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09617_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03653_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[234][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09618_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03653_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[234][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09619_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03650_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[231][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09620_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03650_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[231][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09621_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03650_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[231][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111100000000000)
  ) _09622_ (
    .I0(_00635_),
    .I1(_00605_),
    .I2(_00618_),
    .I3(_00600_),
    .O(_00634_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09623_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03650_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[231][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09624_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03650_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[231][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09625_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03650_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[231][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09626_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03650_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[231][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09627_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03650_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[231][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09628_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03656_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[237][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09629_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03656_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[237][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09630_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03656_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[237][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09631_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03656_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[237][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09632_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03656_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[237][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _09633_ (
    .I0(\oc8051_alu_src_sel1.op1[4] ),
    .I1(\oc8051_alu_src_sel1.op1[5] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00635_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09634_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03656_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[237][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09635_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03656_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[237][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09636_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03656_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[237][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09637_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03654_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[235][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09638_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03654_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[235][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09639_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03654_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[235][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09640_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03654_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[235][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09641_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03654_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[235][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09642_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03654_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[235][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09643_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03654_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[235][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111110111001111)
  ) _09644_ (
    .I0(\oc8051_alu_src_sel1.op1[4] ),
    .I1(\oc8051_alu_src_sel1.op1[7] ),
    .I2(\oc8051_alu_src_sel1.op1[5] ),
    .I3(\oc8051_alu_src_sel1.op1[6] ),
    .O(_00636_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09645_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03654_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[235][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09646_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03647_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[228][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09647_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03647_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[228][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09648_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03647_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[228][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09649_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03647_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[228][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09650_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03647_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[228][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09651_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03647_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[228][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09652_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03647_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[228][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09653_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03647_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[228][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09654_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03651_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[232][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _09655_ (
    .I0(_00621_),
    .I1(_00610_),
    .I2(_00638_),
    .I3(_03907_),
    .O(_00637_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09656_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03651_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[232][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09657_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03651_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[232][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09658_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03651_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[232][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09659_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03651_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[232][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09660_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03651_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[232][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09661_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03651_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[232][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09662_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03651_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[232][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09663_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03655_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[236][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09664_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03655_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[236][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09665_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03655_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[236][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111000000000)
  ) _09666_ (
    .I0(_00614_),
    .I1(_00606_),
    .I2(\oc8051_alu_src_sel1.op1[0] ),
    .I3(_00613_),
    .O(_00638_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09667_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03655_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[236][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09668_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03655_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[236][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09669_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03655_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[236][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09670_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03655_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[236][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09671_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03655_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[236][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09672_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03645_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[226][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09673_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03645_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[226][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09674_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03645_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[226][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09675_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03645_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[226][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09676_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03645_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[226][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010100001111111)
  ) _09677_ (
    .I0(\oc8051_alu_src_sel1.op1[7] ),
    .I1(\oc8051_alu_src_sel1.op1[5] ),
    .I2(\oc8051_alu_src_sel1.op1[4] ),
    .I3(\oc8051_alu_src_sel1.op1[6] ),
    .O(_00639_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09678_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03645_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[226][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09679_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03645_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[226][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09680_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03645_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[226][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09681_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03445_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[26][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09682_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03445_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[26][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09683_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03445_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[26][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09684_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03445_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[26][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09685_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03445_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[26][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09686_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03445_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[26][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09687_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03445_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[26][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _09688_ (
    .I0(\oc8051_decoder1.src_sel1[2] ),
    .I1(\oc8051_alu_src_sel1.op3_r[2] ),
    .I2(\oc8051_decoder1.src_sel1[3] ),
    .I3(\oc8051_alu_src_sel1.op2_r[2] ),
    .O(_00112_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001110)
  ) _09689_ (
    .I0(_00599_),
    .I1(_00610_),
    .I2(_00641_),
    .I3(_03907_),
    .O(_00640_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09690_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03445_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[26][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09691_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03444_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[25][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09692_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03444_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[25][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09693_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03444_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[25][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09694_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03444_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[25][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09695_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03444_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[25][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09696_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03444_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[25][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09697_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03444_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[25][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09698_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03444_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[25][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09699_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03436_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[15][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101110111011)
  ) _09700_ (
    .I0(_00642_),
    .I1(_00609_),
    .I2(_00635_),
    .I3(_00613_),
    .O(_00641_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09701_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03436_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[15][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09702_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03436_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[15][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09703_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03436_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[15][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09704_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03436_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[15][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09705_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03436_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[15][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09706_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03436_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[15][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09707_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03436_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[15][7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09708_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .E(_03440_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[20][0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09709_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .E(_03440_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[20][1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09710_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .E(_03440_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[20][2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0011101011111100)
  ) _09711_ (
    .I0(\oc8051_alu_src_sel1.op1[4] ),
    .I1(\oc8051_alu_src_sel1.op1[7] ),
    .I2(\oc8051_alu_src_sel1.op1[5] ),
    .I3(\oc8051_alu_src_sel1.op1[6] ),
    .O(_00642_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09712_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .E(_03440_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[20][3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09713_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .E(_03440_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[20][4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09714_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .E(_03440_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[20][5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09715_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .E(_03440_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[20][6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:8" *)
  SB_DFFE _09716_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .E(_03440_),
    .Q(\oc8051_ram_top1.oc8051_idata.buff[20][7] )
  );
  (* src = "oc8051_int.v:348|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09717_ (
    .C(wb_clk_i),
    .D(int0_i),
    .Q(\oc8051_sfr1.oc8051_int1.ie0_buff ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:348|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09718_ (
    .C(wb_clk_i),
    .D(int1_i),
    .Q(\oc8051_sfr1.oc8051_int1.ie1_buff ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:281|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09719_ (
    .C(wb_clk_i),
    .D(_00386_),
    .E(_00002_),
    .Q(\oc8051_sfr1.oc8051_int1.int_vec[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:281|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09720_ (
    .C(wb_clk_i),
    .D(_00386_),
    .E(_00002_),
    .Q(\oc8051_sfr1.oc8051_int1.int_vec[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:281|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09721_ (
    .C(wb_clk_i),
    .D(_03907_),
    .E(_00002_),
    .Q(\oc8051_sfr1.oc8051_int1.int_vec[2] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0111)
  ) _09722_ (
    .I0(\oc8051_memory_interface1.op_length[1] ),
    .I1(_00597_),
    .I2(_03907_),
    .I3(_03907_),
    .O(\oc8051_memory_interface1.op_length[0] )
  );
  (* src = "oc8051_int.v:281|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09723_ (
    .C(wb_clk_i),
    .D(_00387_),
    .E(_00002_),
    .Q(\oc8051_sfr1.oc8051_int1.int_vec[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:281|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09724_ (
    .C(wb_clk_i),
    .D(_00389_),
    .E(_00002_),
    .Q(\oc8051_sfr1.oc8051_int1.int_vec[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:281|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09725_ (
    .C(wb_clk_i),
    .D(_03907_),
    .E(_00002_),
    .Q(\oc8051_sfr1.oc8051_int1.int_vec[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:281|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09726_ (
    .C(wb_clk_i),
    .D(_03907_),
    .E(_00002_),
    .Q(\oc8051_sfr1.oc8051_int1.int_vec[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:281|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09727_ (
    .C(wb_clk_i),
    .D(_03907_),
    .E(_00002_),
    .Q(\oc8051_sfr1.oc8051_int1.int_vec[7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:281|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09728_ (
    .C(wb_clk_i),
    .D(_00370_),
    .E(_00003_),
    .Q(\oc8051_sfr1.oc8051_int1.int_dept[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:281|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09729_ (
    .C(wb_clk_i),
    .D(_00373_),
    .E(_00003_),
    .Q(\oc8051_sfr1.oc8051_int1.int_dept[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:281|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09730_ (
    .C(wb_clk_i),
    .D(_00002_),
    .E(_00004_),
    .Q(\oc8051_sfr1.oc8051_int1.int_proc ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:281|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09731_ (
    .C(wb_clk_i),
    .D(_00363_),
    .E(_00006_),
    .Q(\oc8051_sfr1.oc8051_int1.isrc[0][0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:281|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09732_ (
    .C(wb_clk_i),
    .D(_00364_),
    .E(_00006_),
    .Q(\oc8051_sfr1.oc8051_int1.isrc[0][1] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111010001000100)
  ) _09733_ (
    .I0(_00555_),
    .I1(_00404_),
    .I2(\oc8051_sfr1.wait_data ),
    .I3(\oc8051_decoder1.src_sel1[2] ),
    .O(_03273_)
  );
  (* src = "oc8051_int.v:281|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09734_ (
    .C(wb_clk_i),
    .D(_00365_),
    .E(_00006_),
    .Q(\oc8051_sfr1.oc8051_int1.isrc[0][2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:281|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09735_ (
    .C(wb_clk_i),
    .D(_00305_),
    .E(_00006_),
    .Q(\oc8051_sfr1.oc8051_int1.isrc[1][0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:281|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09736_ (
    .C(wb_clk_i),
    .D(_00308_),
    .E(_00006_),
    .Q(\oc8051_sfr1.oc8051_int1.isrc[1][1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:281|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09737_ (
    .C(wb_clk_i),
    .D(_00310_),
    .E(_00006_),
    .Q(\oc8051_sfr1.oc8051_int1.isrc[1][2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:281|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09738_ (
    .C(wb_clk_i),
    .D(_00005_),
    .E(_00007_),
    .Q(\oc8051_sfr1.oc8051_int1.int_lev[0][0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:281|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09739_ (
    .C(wb_clk_i),
    .D(_00005_),
    .E(_00008_),
    .Q(\oc8051_sfr1.oc8051_int1.int_lev[1][0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:262|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09740_ (
    .C(wb_clk_i),
    .D(_00394_),
    .E(_00010_),
    .Q(\oc8051_sfr1.oc8051_int1.tcon_ie1 ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:241|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09741_ (
    .C(wb_clk_i),
    .D(_00397_),
    .E(_00011_),
    .Q(\oc8051_sfr1.oc8051_int1.tcon_ie0 ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:222|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09742_ (
    .C(wb_clk_i),
    .D(_00398_),
    .E(_00012_),
    .Q(\oc8051_sfr1.oc8051_int1.tcon_tf0 ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:204|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09743_ (
    .C(wb_clk_i),
    .D(_00401_),
    .E(_00013_),
    .Q(\oc8051_sfr1.oc8051_int1.tcon_tf1 ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111100010001000)
  ) _09744_ (
    .I0(_00594_),
    .I1(_00404_),
    .I2(\oc8051_sfr1.wait_data ),
    .I3(\oc8051_decoder1.cy_sel[1] ),
    .O(_03437_)
  );
  (* src = "oc8051_int.v:185|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09745_ (
    .C(wb_clk_i),
    .D(_00428_),
    .E(_00014_),
    .Q(\oc8051_sfr1.oc8051_int1.tcon_s[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:185|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09746_ (
    .C(wb_clk_i),
    .D(_00425_),
    .E(_00015_),
    .Q(\oc8051_sfr1.oc8051_int1.tcon_s[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:185|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09747_ (
    .C(wb_clk_i),
    .D(_00423_),
    .E(_00016_),
    .Q(\oc8051_sfr1.oc8051_int1.tr0 ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:185|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09748_ (
    .C(wb_clk_i),
    .D(_00420_),
    .E(_00017_),
    .Q(\oc8051_sfr1.oc8051_int1.tr1 ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:160|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09749_ (
    .C(wb_clk_i),
    .D(_00470_),
    .E(_00018_),
    .Q(\oc8051_sfr1.oc8051_int1.ip[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:160|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09750_ (
    .C(wb_clk_i),
    .D(_00468_),
    .E(_00019_),
    .Q(\oc8051_sfr1.oc8051_int1.ip[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:160|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09751_ (
    .C(wb_clk_i),
    .D(_00466_),
    .E(_00020_),
    .Q(\oc8051_sfr1.oc8051_int1.ip[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:160|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09752_ (
    .C(wb_clk_i),
    .D(_00464_),
    .E(_00021_),
    .Q(\oc8051_sfr1.oc8051_int1.ip[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:160|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09753_ (
    .C(wb_clk_i),
    .D(_00448_),
    .E(_00022_),
    .Q(\oc8051_sfr1.oc8051_int1.ip[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:160|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09754_ (
    .C(wb_clk_i),
    .D(_00447_),
    .E(_00023_),
    .Q(\oc8051_sfr1.oc8051_int1.ip[5] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1011101111110000)
  ) _09755_ (
    .I0(_00645_),
    .I1(_00288_),
    .I2(\oc8051_sfr1.oc8051_psw1.data[2] ),
    .I3(_00643_),
    .O(\oc8051_indi_addr1.bank[0] )
  );
  (* src = "oc8051_int.v:160|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09756_ (
    .C(wb_clk_i),
    .D(_00446_),
    .E(_00024_),
    .Q(\oc8051_sfr1.oc8051_int1.ip[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:160|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09757_ (
    .C(wb_clk_i),
    .D(_00444_),
    .E(_00025_),
    .Q(\oc8051_sfr1.oc8051_int1.ip[7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:172|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09758_ (
    .C(wb_clk_i),
    .D(_00443_),
    .E(_00026_),
    .Q(\oc8051_sfr1.oc8051_int1.ie[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:172|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09759_ (
    .C(wb_clk_i),
    .D(_00441_),
    .E(_00027_),
    .Q(\oc8051_sfr1.oc8051_int1.ie[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:172|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09760_ (
    .C(wb_clk_i),
    .D(_00439_),
    .E(_00028_),
    .Q(\oc8051_sfr1.oc8051_int1.ie[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:172|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09761_ (
    .C(wb_clk_i),
    .D(_00437_),
    .E(_00029_),
    .Q(\oc8051_sfr1.oc8051_int1.ie[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:172|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09762_ (
    .C(wb_clk_i),
    .D(_00435_),
    .E(_00030_),
    .Q(\oc8051_sfr1.oc8051_int1.ie[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:172|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09763_ (
    .C(wb_clk_i),
    .D(_00433_),
    .E(_00031_),
    .Q(\oc8051_sfr1.oc8051_int1.ie[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:172|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09764_ (
    .C(wb_clk_i),
    .D(_00431_),
    .E(_00032_),
    .Q(\oc8051_sfr1.oc8051_int1.ie[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_int.v:172|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09765_ (
    .C(wb_clk_i),
    .D(_00430_),
    .E(_00033_),
    .Q(\oc8051_sfr1.oc8051_int1.ie[7] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000000000000000)
  ) _09766_ (
    .I0(_00168_),
    .I1(_00197_),
    .I2(_00644_),
    .I3(_00204_),
    .O(_00643_)
  );
  (* src = "oc8051_psw.v:106|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09767_ (
    .C(wb_clk_i),
    .D(_01035_),
    .E(_00034_),
    .Q(\oc8051_sfr1.oc8051_psw1.data[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_psw.v:106|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09768_ (
    .C(wb_clk_i),
    .D(_01033_),
    .E(_00035_),
    .Q(\oc8051_sfr1.oc8051_psw1.data[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_psw.v:106|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09769_ (
    .C(wb_clk_i),
    .D(_01029_),
    .E(_00036_),
    .Q(\oc8051_sfr1.oc8051_psw1.data[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_psw.v:106|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09770_ (
    .C(wb_clk_i),
    .D(_01027_),
    .E(_00037_),
    .Q(\oc8051_sfr1.oc8051_psw1.data[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_psw.v:106|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09771_ (
    .C(wb_clk_i),
    .D(_01025_),
    .E(_00038_),
    .Q(\oc8051_sfr1.oc8051_psw1.data[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_psw.v:106|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09772_ (
    .C(wb_clk_i),
    .D(_01023_),
    .E(_00039_),
    .Q(\oc8051_alu1.srcAc ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_psw.v:106|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09773_ (
    .C(wb_clk_i),
    .D(_01020_),
    .E(_00040_),
    .Q(cy),
    .R(wb_rst_i)
  );
  (* src = "oc8051_dptr.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09774_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.alu[0] ),
    .E(_00041_),
    .Q(\oc8051_sfr1.oc8051_dptr1.data_lo[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_dptr.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09775_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.alu[1] ),
    .E(_00041_),
    .Q(\oc8051_sfr1.oc8051_dptr1.data_lo[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_dptr.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09776_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.alu[2] ),
    .E(_00041_),
    .Q(\oc8051_sfr1.oc8051_dptr1.data_lo[2] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _09777_ (
    .I0(_00193_),
    .I1(_00189_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00644_)
  );
  (* src = "oc8051_dptr.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09778_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.alu[3] ),
    .E(_00041_),
    .Q(\oc8051_sfr1.oc8051_dptr1.data_lo[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_dptr.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09779_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.alu[4] ),
    .E(_00041_),
    .Q(\oc8051_sfr1.oc8051_dptr1.data_lo[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_dptr.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09780_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.alu[5] ),
    .E(_00041_),
    .Q(\oc8051_sfr1.oc8051_dptr1.data_lo[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_dptr.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09781_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.alu[6] ),
    .E(_00041_),
    .Q(\oc8051_sfr1.oc8051_dptr1.data_lo[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_dptr.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09782_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.alu[7] ),
    .E(_00041_),
    .Q(\oc8051_sfr1.oc8051_dptr1.data_lo[7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_dptr.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09783_ (
    .C(wb_clk_i),
    .D(_01101_),
    .E(_00042_),
    .Q(\oc8051_sfr1.oc8051_dptr1.data_hi[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_dptr.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09784_ (
    .C(wb_clk_i),
    .D(_01105_),
    .E(_00042_),
    .Q(\oc8051_sfr1.oc8051_dptr1.data_hi[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_dptr.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09785_ (
    .C(wb_clk_i),
    .D(_01109_),
    .E(_00042_),
    .Q(\oc8051_sfr1.oc8051_dptr1.data_hi[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_dptr.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09786_ (
    .C(wb_clk_i),
    .D(_01113_),
    .E(_00042_),
    .Q(\oc8051_sfr1.oc8051_dptr1.data_hi[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_dptr.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09787_ (
    .C(wb_clk_i),
    .D(_01117_),
    .E(_00042_),
    .Q(\oc8051_sfr1.oc8051_dptr1.data_hi[4] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _09788_ (
    .I0(_00646_),
    .I1(\oc8051_alu1.oc8051_div1.src1[3] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00645_)
  );
  (* src = "oc8051_dptr.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09789_ (
    .C(wb_clk_i),
    .D(_01121_),
    .E(_00042_),
    .Q(\oc8051_sfr1.oc8051_dptr1.data_hi[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_dptr.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09790_ (
    .C(wb_clk_i),
    .D(_01125_),
    .E(_00042_),
    .Q(\oc8051_sfr1.oc8051_dptr1.data_hi[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_dptr.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09791_ (
    .C(wb_clk_i),
    .D(_01128_),
    .E(_00042_),
    .Q(\oc8051_sfr1.oc8051_dptr1.data_hi[7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_sp.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:18" *)
  SB_DFFS _09792_ (
    .C(wb_clk_i),
    .D(_01193_),
    .Q(\oc8051_sfr1.oc8051_sp1.sp[0] ),
    .S(wb_rst_i)
  );
  (* src = "oc8051_sp.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:18" *)
  SB_DFFS _09793_ (
    .C(wb_clk_i),
    .D(_01195_),
    .Q(\oc8051_sfr1.oc8051_sp1.sp[1] ),
    .S(wb_rst_i)
  );
  (* src = "oc8051_sp.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:18" *)
  SB_DFFS _09794_ (
    .C(wb_clk_i),
    .D(_01197_),
    .Q(\oc8051_sfr1.oc8051_sp1.sp[2] ),
    .S(wb_rst_i)
  );
  (* src = "oc8051_sp.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09795_ (
    .C(wb_clk_i),
    .D(_01198_),
    .Q(\oc8051_sfr1.oc8051_sp1.sp[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_sp.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09796_ (
    .C(wb_clk_i),
    .D(_01199_),
    .Q(\oc8051_sfr1.oc8051_sp1.sp[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_sp.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09797_ (
    .C(wb_clk_i),
    .D(_01201_),
    .Q(\oc8051_sfr1.oc8051_sp1.sp[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_sp.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09798_ (
    .C(wb_clk_i),
    .D(_01203_),
    .Q(\oc8051_sfr1.oc8051_sp1.sp[6] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _09799_ (
    .I0(\oc8051_decoder1.src_sel1[6] ),
    .I1(\oc8051_alu_src_sel1.op1_r[2] ),
    .I2(\oc8051_sfr1.oc8051_acc1.data_out[2] ),
    .I3(\oc8051_decoder1.src_sel1[5] ),
    .O(_00113_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111110100000000)
  ) _09800_ (
    .I0(_00145_),
    .I1(\oc8051_decoder1.alu_op[1] ),
    .I2(\oc8051_decoder1.alu_op[2] ),
    .I3(_00152_),
    .O(_00646_)
  );
  (* src = "oc8051_sp.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09801_ (
    .C(wb_clk_i),
    .D(_01205_),
    .Q(\oc8051_sfr1.oc8051_sp1.sp[7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_sp.v:119|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09802_ (
    .C(wb_clk_i),
    .D(_00000_),
    .Q(\oc8051_sfr1.oc8051_sp1.pop ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_b_register.v:79|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09803_ (
    .C(wb_clk_i),
    .D(_01253_),
    .E(_00043_),
    .Q(\oc8051_sfr1.oc8051_b_register.data_out[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_b_register.v:79|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09804_ (
    .C(wb_clk_i),
    .D(_01251_),
    .E(_00044_),
    .Q(\oc8051_sfr1.oc8051_b_register.data_out[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_b_register.v:79|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09805_ (
    .C(wb_clk_i),
    .D(_01249_),
    .E(_00045_),
    .Q(\oc8051_sfr1.oc8051_b_register.data_out[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_b_register.v:79|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09806_ (
    .C(wb_clk_i),
    .D(_01247_),
    .E(_00046_),
    .Q(\oc8051_sfr1.oc8051_b_register.data_out[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_b_register.v:79|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09807_ (
    .C(wb_clk_i),
    .D(_01245_),
    .E(_00047_),
    .Q(\oc8051_sfr1.oc8051_b_register.data_out[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_b_register.v:79|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09808_ (
    .C(wb_clk_i),
    .D(_01243_),
    .E(_00048_),
    .Q(\oc8051_sfr1.oc8051_b_register.data_out[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_b_register.v:79|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09809_ (
    .C(wb_clk_i),
    .D(_01241_),
    .E(_00049_),
    .Q(\oc8051_sfr1.oc8051_b_register.data_out[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_b_register.v:79|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09810_ (
    .C(wb_clk_i),
    .D(_01239_),
    .E(_00050_),
    .Q(\oc8051_sfr1.oc8051_b_register.data_out[7] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1110)
  ) _09811_ (
    .I0(_00647_),
    .I1(_00648_),
    .I2(_03907_),
    .I3(_03907_),
    .O(\oc8051_indi_addr1.bank[1] )
  );
  (* src = "oc8051_acc.v:125|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09812_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_acc1.acc[0] ),
    .Q(\oc8051_sfr1.oc8051_acc1.data_out[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_acc.v:125|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09813_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_acc1.acc[1] ),
    .Q(\oc8051_sfr1.oc8051_acc1.data_out[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_acc.v:125|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09814_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_acc1.acc[2] ),
    .Q(\oc8051_sfr1.oc8051_acc1.data_out[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_acc.v:125|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09815_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_acc1.acc[3] ),
    .Q(\oc8051_sfr1.oc8051_acc1.data_out[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_acc.v:125|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09816_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_acc1.acc[4] ),
    .Q(\oc8051_sfr1.oc8051_acc1.data_out[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_acc.v:125|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09817_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_acc1.acc[5] ),
    .Q(\oc8051_sfr1.oc8051_acc1.data_out[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_acc.v:125|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09818_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_acc1.acc[6] ),
    .Q(\oc8051_sfr1.oc8051_acc1.data_out[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_acc.v:125|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09819_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_acc1.acc[7] ),
    .Q(\oc8051_sfr1.oc8051_acc1.data_out[7] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:18" *)
  SB_DFFS _09820_ (
    .C(wb_clk_i),
    .D(_02894_),
    .Q(\oc8051_decoder1.src_sel2[0] ),
    .S(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09821_ (
    .C(wb_clk_i),
    .D(_02959_),
    .Q(\oc8051_decoder1.src_sel2[1] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _09822_ (
    .I0(_00643_),
    .I1(\oc8051_sfr1.oc8051_psw1.data[3] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00647_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09823_ (
    .C(wb_clk_i),
    .D(_02999_),
    .Q(\oc8051_decoder1.src_sel2[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_divide.v:111|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09824_ (
    .C(wb_clk_i),
    .D(_03680_),
    .E(_03732_),
    .Q(\oc8051_alu1.oc8051_div1.cycle[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_divide.v:111|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09825_ (
    .C(wb_clk_i),
    .D(_03681_),
    .E(_03732_),
    .Q(\oc8051_alu1.oc8051_div1.cycle[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_divide.v:111|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09826_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.divsrc1[0] ),
    .Q(\oc8051_alu1.oc8051_div1.tmp_rem[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_divide.v:111|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09827_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.divsrc1[1] ),
    .Q(\oc8051_alu1.oc8051_div1.tmp_rem[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_divide.v:111|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09828_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.divsrc1[2] ),
    .Q(\oc8051_alu1.oc8051_div1.tmp_rem[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_divide.v:111|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09829_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.divsrc1[3] ),
    .Q(\oc8051_alu1.oc8051_div1.tmp_rem[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_divide.v:111|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09830_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.divsrc1[4] ),
    .Q(\oc8051_alu1.oc8051_div1.tmp_rem[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_divide.v:111|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09831_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.divsrc1[5] ),
    .Q(\oc8051_alu1.oc8051_div1.tmp_rem[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_divide.v:111|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09832_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.divsrc1[6] ),
    .Q(\oc8051_alu1.oc8051_div1.tmp_rem[6] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _09833_ (
    .I0(_00649_),
    .I1(_00313_),
    .I2(_00314_),
    .I3(_00643_),
    .O(_00648_)
  );
  (* src = "oc8051_divide.v:111|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09834_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.divsrc1[7] ),
    .Q(\oc8051_alu1.oc8051_div1.tmp_rem[7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_divide.v:111|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09835_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.oc8051_div1.div0 ),
    .Q(\oc8051_alu1.oc8051_div1.tmp_div[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_divide.v:111|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09836_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.oc8051_div1.div1 ),
    .Q(\oc8051_alu1.oc8051_div1.tmp_div[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_divide.v:111|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09837_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.oc8051_div1.tmp_div[0] ),
    .Q(\oc8051_alu1.oc8051_div1.tmp_div[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_divide.v:111|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09838_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.oc8051_div1.tmp_div[1] ),
    .Q(\oc8051_alu1.oc8051_div1.tmp_div[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_divide.v:111|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09839_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.oc8051_div1.tmp_div[2] ),
    .Q(\oc8051_alu1.oc8051_div1.tmp_div[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_divide.v:111|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09840_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.oc8051_div1.tmp_div[3] ),
    .Q(\oc8051_alu1.oc8051_div1.tmp_div[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_multiply.v:101|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09841_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.oc8051_mul1.mul_result[0] ),
    .Q(\oc8051_alu1.oc8051_mul1.tmp_mul[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_multiply.v:101|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09842_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.oc8051_mul1.mul_result[1] ),
    .Q(\oc8051_alu1.oc8051_mul1.tmp_mul[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_multiply.v:101|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09843_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.oc8051_mul1.mul_result[2] ),
    .Q(\oc8051_alu1.oc8051_mul1.tmp_mul[2] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _09844_ (
    .I0(_00646_),
    .I1(\oc8051_alu1.oc8051_div1.src1[4] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00649_)
  );
  (* src = "oc8051_multiply.v:101|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09845_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.oc8051_mul1.mul_result[3] ),
    .Q(\oc8051_alu1.oc8051_mul1.tmp_mul[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_multiply.v:101|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09846_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.oc8051_mul1.mul_result[4] ),
    .Q(\oc8051_alu1.oc8051_mul1.tmp_mul[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_multiply.v:101|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09847_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.oc8051_mul1.mul_result[5] ),
    .Q(\oc8051_alu1.oc8051_mul1.tmp_mul[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_multiply.v:101|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09848_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.oc8051_mul1.mul_result[6] ),
    .Q(\oc8051_alu1.oc8051_mul1.tmp_mul[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_multiply.v:101|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09849_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.oc8051_mul1.mul_result[7] ),
    .Q(\oc8051_alu1.oc8051_mul1.tmp_mul[7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_multiply.v:101|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09850_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.oc8051_mul1.mul_result[8] ),
    .Q(\oc8051_alu1.oc8051_mul1.tmp_mul[8] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_multiply.v:101|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09851_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.oc8051_mul1.mul_result[9] ),
    .Q(\oc8051_alu1.oc8051_mul1.tmp_mul[9] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_multiply.v:101|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09852_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.oc8051_mul1.mul_result[10] ),
    .Q(\oc8051_alu1.oc8051_mul1.tmp_mul[10] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_multiply.v:101|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09853_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.oc8051_mul1.mul_result[11] ),
    .Q(\oc8051_alu1.oc8051_mul1.tmp_mul[11] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_multiply.v:101|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09854_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.oc8051_mul1.mul_result[12] ),
    .Q(\oc8051_alu1.oc8051_mul1.tmp_mul[12] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11101111)
  ) _09855_ (
    .I0(_00650_),
    .I1(_00696_),
    .I2(_00686_),
    .I3(_03907_),
    .O(\oc8051_ram_top1.rd_addr[0] )
  );
  (* src = "oc8051_multiply.v:101|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09856_ (
    .C(wb_clk_i),
    .D(\oc8051_alu1.oc8051_mul1.mul_result[13] ),
    .Q(\oc8051_alu1.oc8051_mul1.tmp_mul[13] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_multiply.v:101|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09857_ (
    .C(wb_clk_i),
    .D(_00009_),
    .E(_03733_),
    .Q(\oc8051_alu1.oc8051_mul1.cycle[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_multiply.v:101|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09858_ (
    .C(wb_clk_i),
    .D(_03679_),
    .E(_03733_),
    .Q(\oc8051_alu1.oc8051_mul1.cycle[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:2705|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09859_ (
    .C(wb_clk_i),
    .D(\oc8051_decoder1.ram_rd_sel[0] ),
    .Q(\oc8051_decoder1.ram_rd_sel_r[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:2705|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09860_ (
    .C(wb_clk_i),
    .D(\oc8051_decoder1.ram_rd_sel[1] ),
    .Q(\oc8051_decoder1.ram_rd_sel_r[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:2705|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09861_ (
    .C(wb_clk_i),
    .D(\oc8051_decoder1.ram_rd_sel[2] ),
    .Q(\oc8051_decoder1.ram_rd_sel_r[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:2638|/usr/bin/../share/yosys/ice40/cells_map.v:28" *)
  SB_DFFES _09862_ (
    .C(wb_clk_i),
    .D(_03407_),
    .E(_03668_),
    .Q(\oc8051_decoder1.state[0] ),
    .S(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:2638|/usr/bin/../share/yosys/ice40/cells_map.v:28" *)
  SB_DFFES _09863_ (
    .C(wb_clk_i),
    .D(_03408_),
    .E(_03668_),
    .Q(\oc8051_decoder1.state[1] ),
    .S(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:2632|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09864_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op1[0] ),
    .E(_03734_),
    .Q(\oc8051_decoder1.op[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:2632|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09865_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op1[1] ),
    .E(_03734_),
    .Q(\oc8051_decoder1.op[1] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _09866_ (
    .I0(_00000_),
    .I1(_01193_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00650_)
  );
  (* src = "oc8051_decoder.v:2632|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09867_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op1[2] ),
    .E(_03734_),
    .Q(\oc8051_decoder1.op[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:2632|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09868_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op1[3] ),
    .E(_03734_),
    .Q(\oc8051_decoder1.op[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:2632|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09869_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op1[4] ),
    .E(_03734_),
    .Q(\oc8051_decoder1.op[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:2632|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09870_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op1[5] ),
    .E(_03734_),
    .Q(\oc8051_decoder1.op[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:2632|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09871_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op1[6] ),
    .E(_03734_),
    .Q(\oc8051_decoder1.op[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:2632|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09872_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op1[7] ),
    .E(_03734_),
    .Q(\oc8051_decoder1.op[7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:1191|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09873_ (
    .C(wb_clk_i),
    .D(_03116_),
    .E(_03735_),
    .Q(\oc8051_decoder1.src_sel3 ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:1191|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09874_ (
    .C(wb_clk_i),
    .D(_03400_),
    .E(_03735_),
    .Q(\oc8051_decoder1.wr_sfr[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:1191|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09875_ (
    .C(wb_clk_i),
    .D(_03401_),
    .E(_03735_),
    .Q(\oc8051_decoder1.wr_sfr[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:1191|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09876_ (
    .C(wb_clk_i),
    .D(_03403_),
    .E(_03735_),
    .Q(\oc8051_decoder1.ram_wr_sel[0] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100101000000000)
  ) _09877_ (
    .I0(\oc8051_decoder1.ram_rd_sel[1] ),
    .I1(\oc8051_decoder1.ram_rd_sel_r[1] ),
    .I2(\oc8051_sfr1.wait_data ),
    .I3(_00270_),
    .O(_00000_)
  );
  (* src = "oc8051_decoder.v:1191|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09878_ (
    .C(wb_clk_i),
    .D(_03404_),
    .E(_03735_),
    .Q(\oc8051_decoder1.ram_wr_sel[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:1191|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09879_ (
    .C(wb_clk_i),
    .D(_03405_),
    .E(_03735_),
    .Q(\oc8051_decoder1.ram_wr_sel[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:1191|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09880_ (
    .C(wb_clk_i),
    .D(_02006_),
    .E(_03735_),
    .Q(\oc8051_decoder1.alu_op[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:1191|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09881_ (
    .C(wb_clk_i),
    .D(_02009_),
    .E(_03735_),
    .Q(\oc8051_decoder1.alu_op[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:1191|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09882_ (
    .C(wb_clk_i),
    .D(_02013_),
    .E(_03735_),
    .Q(\oc8051_decoder1.alu_op[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:1191|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09883_ (
    .C(wb_clk_i),
    .D(_02016_),
    .E(_03735_),
    .Q(\oc8051_decoder1.alu_op[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:1191|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09884_ (
    .C(wb_clk_i),
    .D(_03402_),
    .E(_03735_),
    .Q(\oc8051_decoder1.wr ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:1191|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09885_ (
    .C(wb_clk_i),
    .D(_01553_),
    .E(_03735_),
    .Q(\oc8051_decoder1.psw_set[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_decoder.v:1191|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09886_ (
    .C(wb_clk_i),
    .D(_01556_),
    .E(_03735_),
    .Q(\oc8051_decoder1.psw_set[1] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:18" *)
  SB_DFFS _09887_ (
    .C(wb_clk_i),
    .D(_03251_),
    .Q(\oc8051_decoder1.cy_sel[0] ),
    .S(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011111111111)
  ) _09888_ (
    .I0(_00651_),
    .I1(_00661_),
    .I2(_00590_),
    .I3(_00671_),
    .O(\oc8051_decoder1.ram_rd_sel[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09889_ (
    .C(wb_clk_i),
    .D(_03437_),
    .Q(\oc8051_decoder1.cy_sel[1] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09890_ (
    .C(wb_clk_i),
    .D(_03022_),
    .Q(\oc8051_decoder1.cy_sel[2] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:18" *)
  SB_DFFS _09891_ (
    .C(wb_clk_i),
    .D(_02218_),
    .Q(\oc8051_decoder1.src_sel1[0] ),
    .S(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09892_ (
    .C(wb_clk_i),
    .D(_00087_),
    .Q(\oc8051_decoder1.src_sel1[1] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09893_ (
    .C(wb_clk_i),
    .D(_03273_),
    .Q(\oc8051_decoder1.src_sel1[2] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09894_ (
    .C(wb_clk_i),
    .D(_03069_),
    .Q(\oc8051_decoder1.src_sel1[3] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09895_ (
    .C(wb_clk_i),
    .D(_03084_),
    .Q(\oc8051_decoder1.src_sel1[5] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09896_ (
    .C(wb_clk_i),
    .D(_00001_),
    .Q(\oc8051_decoder1.src_sel1[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09897_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op1[0] ),
    .Q(\oc8051_alu_src_sel1.op1_r[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09898_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op1[1] ),
    .Q(\oc8051_alu_src_sel1.op1_r[1] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000000000000000)
  ) _09899_ (
    .I0(_00595_),
    .I1(_00652_),
    .I2(_00654_),
    .I3(_00656_),
    .O(_00651_)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09900_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op1[2] ),
    .Q(\oc8051_alu_src_sel1.op1_r[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09901_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op1[3] ),
    .Q(\oc8051_alu_src_sel1.op1_r[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09902_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op1[4] ),
    .Q(\oc8051_alu_src_sel1.op1_r[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09903_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op1[5] ),
    .Q(\oc8051_alu_src_sel1.op1_r[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09904_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op1[6] ),
    .Q(\oc8051_alu_src_sel1.op1_r[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09905_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op1[7] ),
    .Q(\oc8051_alu_src_sel1.op1_r[7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09906_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op3[0] ),
    .Q(\oc8051_alu_src_sel1.op3_r[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09907_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op3[1] ),
    .Q(\oc8051_alu_src_sel1.op3_r[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09908_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op3[2] ),
    .Q(\oc8051_alu_src_sel1.op3_r[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09909_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op3[3] ),
    .Q(\oc8051_alu_src_sel1.op3_r[3] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111100011111111)
  ) _09910_ (
    .I0(_00102_),
    .I1(\oc8051_memory_interface1.pc[1] ),
    .I2(_00114_),
    .I3(_00115_),
    .O(\oc8051_alu1.oc8051_div1.src1[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001111100000000)
  ) _09911_ (
    .I0(_00559_),
    .I1(_00482_),
    .I2(_00511_),
    .I3(_00653_),
    .O(_00652_)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09912_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op3[4] ),
    .Q(\oc8051_alu_src_sel1.op3_r[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09913_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op3[5] ),
    .Q(\oc8051_alu_src_sel1.op3_r[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09914_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op3[6] ),
    .Q(\oc8051_alu_src_sel1.op3_r[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09915_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op3[7] ),
    .Q(\oc8051_alu_src_sel1.op3_r[7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09916_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op2[0] ),
    .Q(\oc8051_alu_src_sel1.op2_r[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09917_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op2[1] ),
    .Q(\oc8051_alu_src_sel1.op2_r[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09918_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op2[2] ),
    .Q(\oc8051_alu_src_sel1.op2_r[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09919_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op2[3] ),
    .Q(\oc8051_alu_src_sel1.op2_r[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09920_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op2[4] ),
    .Q(\oc8051_alu_src_sel1.op2_r[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09921_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op2[5] ),
    .Q(\oc8051_alu_src_sel1.op2_r[5] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000111111111)
  ) _09922_ (
    .I0(_00506_),
    .I1(_00508_),
    .I2(_00533_),
    .I3(_00511_),
    .O(_00653_)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09923_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op2[6] ),
    .Q(\oc8051_alu_src_sel1.op2_r[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_alu_src_sel.v:141|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09924_ (
    .C(wb_clk_i),
    .D(\oc8051_alu_src_sel1.op2[7] ),
    .Q(\oc8051_alu_src_sel1.op2_r[7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:1134|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09925_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.rd_addr[7] ),
    .Q(\oc8051_memory_interface1.rd_addr_r ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:1134|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09926_ (
    .C(wb_clk_i),
    .D(wbd_ack_i),
    .Q(\oc8051_memory_interface1.dack_ir ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:1134|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09927_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.sel ),
    .Q(\oc8051_memory_interface1.rn_r[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:1134|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09928_ (
    .C(wb_clk_i),
    .D(\oc8051_decoder1.op_cur[1] ),
    .Q(\oc8051_memory_interface1.rn_r[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:1134|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09929_ (
    .C(wb_clk_i),
    .D(\oc8051_decoder1.op_cur[2] ),
    .Q(\oc8051_memory_interface1.rn_r[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:1134|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09930_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.bank[0] ),
    .Q(\oc8051_memory_interface1.rn_r[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:1134|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09931_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.bank[1] ),
    .Q(\oc8051_memory_interface1.rn_r[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:1134|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09932_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.ri[0] ),
    .Q(\oc8051_memory_interface1.ri_r[0] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _09933_ (
    .I0(_00521_),
    .I1(_00511_),
    .I2(_00392_),
    .I3(_00655_),
    .O(_00654_)
  );
  (* src = "oc8051_memory_interface.v:1134|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09934_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.ri[1] ),
    .Q(\oc8051_memory_interface1.ri_r[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:1134|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09935_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.ri[2] ),
    .Q(\oc8051_memory_interface1.ri_r[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:1134|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09936_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.ri[3] ),
    .Q(\oc8051_memory_interface1.ri_r[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:1134|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09937_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.ri[4] ),
    .Q(\oc8051_memory_interface1.ri_r[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:1134|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09938_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.ri[5] ),
    .Q(\oc8051_memory_interface1.ri_r[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:1134|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09939_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.ri[6] ),
    .Q(\oc8051_memory_interface1.ri_r[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:1134|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09940_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.ri[7] ),
    .Q(\oc8051_memory_interface1.ri_r[7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:1134|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09941_ (
    .C(wb_clk_i),
    .D(_00273_),
    .Q(\oc8051_memory_interface1.pc_wr_r ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:1134|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09942_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.pc_wr_r ),
    .Q(\oc8051_memory_interface1.pc_wr_r2 ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:973|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09943_ (
    .C(wb_clk_i),
    .D(\wbd_dat_i[0] ),
    .E(wbd_ack_i),
    .Q(\oc8051_memory_interface1.ddat_ir[0] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _09944_ (
    .I0(_00461_),
    .I1(_00483_),
    .I2(_00515_),
    .I3(_03907_),
    .O(_00655_)
  );
  (* src = "oc8051_memory_interface.v:973|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09945_ (
    .C(wb_clk_i),
    .D(\wbd_dat_i[1] ),
    .E(wbd_ack_i),
    .Q(\oc8051_memory_interface1.ddat_ir[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:973|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09946_ (
    .C(wb_clk_i),
    .D(\wbd_dat_i[2] ),
    .E(wbd_ack_i),
    .Q(\oc8051_memory_interface1.ddat_ir[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:973|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09947_ (
    .C(wb_clk_i),
    .D(\wbd_dat_i[3] ),
    .E(wbd_ack_i),
    .Q(\oc8051_memory_interface1.ddat_ir[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:973|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09948_ (
    .C(wb_clk_i),
    .D(\wbd_dat_i[4] ),
    .E(wbd_ack_i),
    .Q(\oc8051_memory_interface1.ddat_ir[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:973|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09949_ (
    .C(wb_clk_i),
    .D(\wbd_dat_i[5] ),
    .E(wbd_ack_i),
    .Q(\oc8051_memory_interface1.ddat_ir[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:973|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09950_ (
    .C(wb_clk_i),
    .D(\wbd_dat_i[6] ),
    .E(wbd_ack_i),
    .Q(\oc8051_memory_interface1.ddat_ir[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:973|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09951_ (
    .C(wb_clk_i),
    .D(\wbd_dat_i[7] ),
    .E(wbd_ack_i),
    .Q(\oc8051_memory_interface1.ddat_ir[7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:941|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09952_ (
    .C(wb_clk_i),
    .D(_03288_),
    .Q(\oc8051_memory_interface1.pc_buf[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:941|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09953_ (
    .C(wb_clk_i),
    .D(_03406_),
    .E(\oc8051_memory_interface1.pc_wr ),
    .Q(\oc8051_memory_interface1.pc_buf[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:941|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09954_ (
    .C(wb_clk_i),
    .D(_03289_),
    .Q(\oc8051_memory_interface1.pc_buf[2] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000100000000)
  ) _09955_ (
    .I0(_00657_),
    .I1(_00659_),
    .I2(_00660_),
    .I3(_00658_),
    .O(_00656_)
  );
  (* src = "oc8051_memory_interface.v:941|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09956_ (
    .C(wb_clk_i),
    .D(_03290_),
    .Q(\oc8051_memory_interface1.pc_buf[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:941|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09957_ (
    .C(wb_clk_i),
    .D(_03291_),
    .Q(\oc8051_memory_interface1.pc_buf[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:941|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09958_ (
    .C(wb_clk_i),
    .D(_03292_),
    .Q(\oc8051_memory_interface1.pc_buf[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:941|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09959_ (
    .C(wb_clk_i),
    .D(_03293_),
    .Q(\oc8051_memory_interface1.pc_buf[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:941|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09960_ (
    .C(wb_clk_i),
    .D(_03294_),
    .Q(\oc8051_memory_interface1.pc_buf[7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:941|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09961_ (
    .C(wb_clk_i),
    .D(_03285_),
    .Q(\oc8051_memory_interface1.pc_buf[8] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:941|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09962_ (
    .C(wb_clk_i),
    .D(_03286_),
    .Q(\oc8051_memory_interface1.pc_buf[9] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:941|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09963_ (
    .C(wb_clk_i),
    .D(_03287_),
    .Q(\oc8051_memory_interface1.pc_buf[10] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:941|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09964_ (
    .C(wb_clk_i),
    .D(_03280_),
    .Q(\oc8051_memory_interface1.pc_buf[11] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:941|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09965_ (
    .C(wb_clk_i),
    .D(_03281_),
    .Q(\oc8051_memory_interface1.pc_buf[12] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _09966_ (
    .I0(_00481_),
    .I1(_00559_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00657_)
  );
  (* src = "oc8051_memory_interface.v:941|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09967_ (
    .C(wb_clk_i),
    .D(_03282_),
    .Q(\oc8051_memory_interface1.pc_buf[13] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:941|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09968_ (
    .C(wb_clk_i),
    .D(_03283_),
    .Q(\oc8051_memory_interface1.pc_buf[14] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:941|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09969_ (
    .C(wb_clk_i),
    .D(_03284_),
    .Q(\oc8051_memory_interface1.pc_buf[15] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:930|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09970_ (
    .C(wb_clk_i),
    .D(_03296_),
    .E(_00051_),
    .Q(\oc8051_memory_interface1.pc[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:930|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09971_ (
    .C(wb_clk_i),
    .D(_03297_),
    .E(_00051_),
    .Q(\oc8051_memory_interface1.pc[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:930|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09972_ (
    .C(wb_clk_i),
    .D(_03299_),
    .E(_00051_),
    .Q(\oc8051_memory_interface1.pc[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:930|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09973_ (
    .C(wb_clk_i),
    .D(_03301_),
    .E(_00051_),
    .Q(\oc8051_memory_interface1.pc[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:930|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09974_ (
    .C(wb_clk_i),
    .D(_03303_),
    .E(_00051_),
    .Q(\oc8051_memory_interface1.pc[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:930|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09975_ (
    .C(wb_clk_i),
    .D(_03305_),
    .E(_00051_),
    .Q(\oc8051_memory_interface1.pc[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:930|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09976_ (
    .C(wb_clk_i),
    .D(_03307_),
    .E(_00051_),
    .Q(\oc8051_memory_interface1.pc[6] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000011111)
  ) _09977_ (
    .I0(_00655_),
    .I1(_00546_),
    .I2(_00498_),
    .I3(_00514_),
    .O(_00658_)
  );
  (* src = "oc8051_memory_interface.v:930|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09978_ (
    .C(wb_clk_i),
    .D(_03309_),
    .E(_00051_),
    .Q(\oc8051_memory_interface1.pc[7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:930|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09979_ (
    .C(wb_clk_i),
    .D(_03311_),
    .E(_00051_),
    .Q(\oc8051_memory_interface1.pc[8] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:930|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09980_ (
    .C(wb_clk_i),
    .D(_03313_),
    .E(_00051_),
    .Q(\oc8051_memory_interface1.pc[9] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:930|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09981_ (
    .C(wb_clk_i),
    .D(_03315_),
    .E(_00051_),
    .Q(\oc8051_memory_interface1.pc[10] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:930|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09982_ (
    .C(wb_clk_i),
    .D(_03317_),
    .E(_00051_),
    .Q(\oc8051_memory_interface1.pc[11] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:930|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09983_ (
    .C(wb_clk_i),
    .D(_03319_),
    .E(_00051_),
    .Q(\oc8051_memory_interface1.pc[12] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:930|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09984_ (
    .C(wb_clk_i),
    .D(_03321_),
    .E(_00051_),
    .Q(\oc8051_memory_interface1.pc[13] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:930|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09985_ (
    .C(wb_clk_i),
    .D(_03323_),
    .E(_00051_),
    .Q(\oc8051_memory_interface1.pc[14] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:930|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09986_ (
    .C(wb_clk_i),
    .D(_03325_),
    .E(_00051_),
    .Q(\oc8051_memory_interface1.pc[15] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:886|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09987_ (
    .C(wb_clk_i),
    .D(_03678_),
    .Q(\oc8051_memory_interface1.int_ack ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _09988_ (
    .I0(_00532_),
    .I1(_00512_),
    .I2(_00529_),
    .I3(_03907_),
    .O(_00659_)
  );
  (* src = "oc8051_memory_interface.v:882|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _09989_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.int_ack_t ),
    .Q(\oc8051_memory_interface1.int_ack_buff ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:873|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09990_ (
    .C(wb_clk_i),
    .D(intr),
    .E(_00052_),
    .Q(\oc8051_memory_interface1.int_ack_t ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:873|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09991_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_int1.int_vec[0] ),
    .E(intr),
    .Q(\oc8051_memory_interface1.int_vec_buff[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:873|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09992_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_int1.int_vec[1] ),
    .E(intr),
    .Q(\oc8051_memory_interface1.int_vec_buff[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:873|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09993_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_int1.int_vec[2] ),
    .E(intr),
    .Q(\oc8051_memory_interface1.int_vec_buff[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:873|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09994_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_int1.int_vec[3] ),
    .E(intr),
    .Q(\oc8051_memory_interface1.int_vec_buff[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:873|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09995_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_int1.int_vec[4] ),
    .E(intr),
    .Q(\oc8051_memory_interface1.int_vec_buff[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:873|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09996_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_int1.int_vec[5] ),
    .E(intr),
    .Q(\oc8051_memory_interface1.int_vec_buff[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:873|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09997_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_int1.int_vec[6] ),
    .E(intr),
    .Q(\oc8051_memory_interface1.int_vec_buff[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:873|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _09998_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_int1.int_vec[7] ),
    .E(intr),
    .Q(\oc8051_memory_interface1.int_vec_buff[7] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _09999_ (
    .I0(_00492_),
    .I1(_00576_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00660_)
  );
  (* src = "oc8051_memory_interface.v:847|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10000_ (
    .C(wb_clk_i),
    .D(_03362_),
    .E(_00053_),
    .Q(\oc8051_memory_interface1.op_pos[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:847|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10001_ (
    .C(wb_clk_i),
    .D(_03363_),
    .E(_00053_),
    .Q(\oc8051_memory_interface1.op_pos[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:847|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10002_ (
    .C(wb_clk_i),
    .D(_03359_),
    .E(_00053_),
    .Q(\oc8051_memory_interface1.op_pos[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:660|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10003_ (
    .C(wb_clk_i),
    .D(_03677_),
    .Q(\oc8051_memory_interface1.reti ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:560|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10004_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[0] ),
    .E(\oc8051_memory_interface1.istb_t ),
    .Q(\oc8051_memory_interface1.cdata[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:560|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10005_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[1] ),
    .E(\oc8051_memory_interface1.istb_t ),
    .Q(\oc8051_memory_interface1.cdata[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:560|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10006_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[2] ),
    .E(\oc8051_memory_interface1.istb_t ),
    .Q(\oc8051_memory_interface1.cdata[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:560|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10007_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[3] ),
    .E(\oc8051_memory_interface1.istb_t ),
    .Q(\oc8051_memory_interface1.cdata[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:560|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10008_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[4] ),
    .E(\oc8051_memory_interface1.istb_t ),
    .Q(\oc8051_memory_interface1.cdata[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:560|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10009_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[5] ),
    .E(\oc8051_memory_interface1.istb_t ),
    .Q(\oc8051_memory_interface1.cdata[5] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100000000000000)
  ) _10010_ (
    .I0(_00670_),
    .I1(_00665_),
    .I2(_00596_),
    .I3(_00662_),
    .O(_00661_)
  );
  (* src = "oc8051_memory_interface.v:560|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10011_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[6] ),
    .E(\oc8051_memory_interface1.istb_t ),
    .Q(\oc8051_memory_interface1.cdata[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:560|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10012_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[7] ),
    .E(\oc8051_memory_interface1.istb_t ),
    .Q(\oc8051_memory_interface1.cdata[7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:560|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10013_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.istb_t ),
    .Q(\oc8051_memory_interface1.cdone ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10014_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[0] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10015_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[1] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10016_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[2] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10017_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[3] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10018_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[4] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10019_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[5] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10020_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[6] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[6] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010001100000000)
  ) _10021_ (
    .I0(\oc8051_sfr1.dat0[1] ),
    .I1(_00097_),
    .I2(_00071_),
    .I3(\oc8051_decoder1.src_sel1[0] ),
    .O(_00114_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01110000)
  ) _10022_ (
    .I0(_00492_),
    .I1(_00506_),
    .I2(_00663_),
    .I3(_03907_),
    .O(_00662_)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10023_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[7] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10024_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[8] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[8] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10025_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[9] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[9] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10026_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[10] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[10] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10027_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[11] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[11] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10028_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[12] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[12] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10029_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[13] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[13] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10030_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[14] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[14] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10031_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[15] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[15] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10032_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[16] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[16] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000011111)
  ) _10033_ (
    .I0(_00537_),
    .I1(_00526_),
    .I2(_00498_),
    .I3(_00664_),
    .O(_00663_)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10034_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[17] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[17] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10035_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[18] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[18] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10036_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[19] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[19] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10037_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[20] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[20] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10038_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[21] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[21] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10039_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[22] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[22] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10040_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[23] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[23] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10041_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[24] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[24] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10042_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[25] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[25] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10043_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[26] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[26] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100000000000000)
  ) _10044_ (
    .I0(_00453_),
    .I1(_00393_),
    .I2(_00493_),
    .I3(_00507_),
    .O(_00664_)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10045_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[27] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[27] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10046_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[28] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[28] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10047_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[29] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[29] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10048_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[30] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[30] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10049_ (
    .C(wb_clk_i),
    .D(\wbi_dat_i[31] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_cur[31] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10050_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[0] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10051_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[1] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10052_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[2] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10053_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[3] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10054_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[4] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[4] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _10055_ (
    .I0(_00667_),
    .I1(_00668_),
    .I2(_00666_),
    .I3(_00669_),
    .O(_00665_)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10056_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[5] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10057_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[6] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10058_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[7] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10059_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[8] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[8] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10060_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[9] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[9] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10061_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[10] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[10] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10062_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[11] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[11] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10063_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[12] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[12] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10064_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[13] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[13] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10065_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[14] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[14] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10066_ (
    .I0(_00492_),
    .I1(_00539_),
    .I2(_00498_),
    .I3(_00506_),
    .O(_00666_)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10067_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[15] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[15] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10068_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[16] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[16] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10069_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[17] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[17] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10070_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[18] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[18] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10071_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[19] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[19] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10072_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[20] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[20] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10073_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[21] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[21] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10074_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[22] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[22] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10075_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[23] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[23] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10076_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[24] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[24] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _10077_ (
    .I0(_00483_),
    .I1(_00522_),
    .I2(_00498_),
    .I3(_03907_),
    .O(_00667_)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10078_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[25] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[25] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10079_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[26] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[26] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10080_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[27] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[27] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10081_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[28] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[28] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10082_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[29] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[29] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10083_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[30] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[30] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:548|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10084_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.idat_cur[31] ),
    .E(_03676_),
    .Q(\oc8051_memory_interface1.idat_old[31] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10085_ (
    .C(wb_clk_i),
    .D(_03382_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.ddat_o[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10086_ (
    .C(wb_clk_i),
    .D(_03383_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.ddat_o[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10087_ (
    .C(wb_clk_i),
    .D(_03384_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.ddat_o[2] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _10088_ (
    .I0(_00546_),
    .I1(_00558_),
    .I2(_00511_),
    .I3(_03907_),
    .O(_00668_)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10089_ (
    .C(wb_clk_i),
    .D(_03385_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.ddat_o[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10090_ (
    .C(wb_clk_i),
    .D(_03386_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.ddat_o[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10091_ (
    .C(wb_clk_i),
    .D(_03387_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.ddat_o[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10092_ (
    .C(wb_clk_i),
    .D(_03388_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.ddat_o[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10093_ (
    .C(wb_clk_i),
    .D(_03389_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.ddat_o[7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10094_ (
    .C(wb_clk_i),
    .D(_03381_),
    .Q(\oc8051_memory_interface1.dwe_o ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10095_ (
    .C(wb_clk_i),
    .D(_03364_),
    .Q(\oc8051_memory_interface1.dstb_o ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10096_ (
    .C(wb_clk_i),
    .D(_03365_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.dadr_ot[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10097_ (
    .C(wb_clk_i),
    .D(_03366_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.dadr_ot[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10098_ (
    .C(wb_clk_i),
    .D(_03367_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.dadr_ot[2] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10099_ (
    .I0(_00492_),
    .I1(_00548_),
    .I2(_00511_),
    .I3(_00526_),
    .O(_00669_)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10100_ (
    .C(wb_clk_i),
    .D(_03368_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.dadr_ot[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10101_ (
    .C(wb_clk_i),
    .D(_03369_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.dadr_ot[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10102_ (
    .C(wb_clk_i),
    .D(_03370_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.dadr_ot[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10103_ (
    .C(wb_clk_i),
    .D(_03371_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.dadr_ot[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10104_ (
    .C(wb_clk_i),
    .D(_03372_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.dadr_ot[7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10105_ (
    .C(wb_clk_i),
    .D(_03373_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.dadr_ot[8] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10106_ (
    .C(wb_clk_i),
    .D(_03374_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.dadr_ot[9] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10107_ (
    .C(wb_clk_i),
    .D(_03375_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.dadr_ot[10] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10108_ (
    .C(wb_clk_i),
    .D(_03376_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.dadr_ot[11] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10109_ (
    .C(wb_clk_i),
    .D(_03377_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.dadr_ot[12] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _10110_ (
    .I0(_00522_),
    .I1(_00564_),
    .I2(_00483_),
    .I3(_00498_),
    .O(_00670_)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10111_ (
    .C(wb_clk_i),
    .D(_03378_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.dadr_ot[13] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10112_ (
    .C(wb_clk_i),
    .D(_03379_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.dadr_ot[14] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:494|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10113_ (
    .C(wb_clk_i),
    .D(_03380_),
    .E(_03736_),
    .Q(\oc8051_memory_interface1.dadr_ot[15] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:465|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10114_ (
    .C(wb_clk_i),
    .D(\oc8051_decoder1.mem_act[2] ),
    .E(_00054_),
    .Q(\oc8051_memory_interface1.istb_t ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:465|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10115_ (
    .C(wb_clk_i),
    .D(\oc8051_decoder1.mem_act[2] ),
    .E(_00055_),
    .Q(\oc8051_memory_interface1.imem_wait ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:437|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10116_ (
    .C(wb_clk_i),
    .D(_00270_),
    .Q(\oc8051_memory_interface1.rd_ind ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:465|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10117_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.alu[0] ),
    .E(\oc8051_decoder1.mem_act[2] ),
    .Q(\oc8051_memory_interface1.iadr_t[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:465|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10118_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.alu[1] ),
    .E(\oc8051_decoder1.mem_act[2] ),
    .Q(\oc8051_memory_interface1.iadr_t[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:465|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10119_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.alu[2] ),
    .E(\oc8051_decoder1.mem_act[2] ),
    .Q(\oc8051_memory_interface1.iadr_t[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:465|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10120_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.alu[3] ),
    .E(\oc8051_decoder1.mem_act[2] ),
    .Q(\oc8051_memory_interface1.iadr_t[3] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _10121_ (
    .I0(_00672_),
    .I1(_00674_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00671_)
  );
  (* src = "oc8051_memory_interface.v:465|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10122_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.alu[4] ),
    .E(\oc8051_decoder1.mem_act[2] ),
    .Q(\oc8051_memory_interface1.iadr_t[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:465|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10123_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.alu[5] ),
    .E(\oc8051_decoder1.mem_act[2] ),
    .Q(\oc8051_memory_interface1.iadr_t[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:465|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10124_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.alu[6] ),
    .E(\oc8051_decoder1.mem_act[2] ),
    .Q(\oc8051_memory_interface1.iadr_t[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:465|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10125_ (
    .C(wb_clk_i),
    .D(\oc8051_memory_interface1.alu[7] ),
    .E(\oc8051_decoder1.mem_act[2] ),
    .Q(\oc8051_memory_interface1.iadr_t[7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:465|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10126_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_acc1.data2_in[0] ),
    .E(\oc8051_decoder1.mem_act[2] ),
    .Q(\oc8051_memory_interface1.iadr_t[8] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:465|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10127_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_acc1.data2_in[1] ),
    .E(\oc8051_decoder1.mem_act[2] ),
    .Q(\oc8051_memory_interface1.iadr_t[9] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:465|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10128_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_acc1.data2_in[2] ),
    .E(\oc8051_decoder1.mem_act[2] ),
    .Q(\oc8051_memory_interface1.iadr_t[10] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:465|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10129_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_acc1.data2_in[3] ),
    .E(\oc8051_decoder1.mem_act[2] ),
    .Q(\oc8051_memory_interface1.iadr_t[11] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:465|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10130_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_acc1.data2_in[4] ),
    .E(\oc8051_decoder1.mem_act[2] ),
    .Q(\oc8051_memory_interface1.iadr_t[12] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:465|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10131_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_acc1.data2_in[5] ),
    .E(\oc8051_decoder1.mem_act[2] ),
    .Q(\oc8051_memory_interface1.iadr_t[13] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _10132_ (
    .I0(\oc8051_decoder1.src_sel1[5] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[1] ),
    .I2(_00116_),
    .I3(_00117_),
    .O(_00115_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _10133_ (
    .I0(_00498_),
    .I1(_00506_),
    .I2(_00673_),
    .I3(_03907_),
    .O(_00672_)
  );
  (* src = "oc8051_memory_interface.v:465|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10134_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_acc1.data2_in[6] ),
    .E(\oc8051_decoder1.mem_act[2] ),
    .Q(\oc8051_memory_interface1.iadr_t[14] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_memory_interface.v:465|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10135_ (
    .C(wb_clk_i),
    .D(\oc8051_sfr1.oc8051_acc1.data2_in[7] ),
    .E(\oc8051_decoder1.mem_act[2] ),
    .Q(\oc8051_memory_interface1.iadr_t[15] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:122|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10136_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.wr_bit ),
    .Q(\oc8051_indi_addr1.wr_bit_r ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10137_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[0] ),
    .E(_00056_),
    .Q(\oc8051_indi_addr1.buff[0][0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10138_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[1] ),
    .E(_00056_),
    .Q(\oc8051_indi_addr1.buff[0][1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10139_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[2] ),
    .E(_00056_),
    .Q(\oc8051_indi_addr1.buff[0][2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10140_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[3] ),
    .E(_00056_),
    .Q(\oc8051_indi_addr1.buff[0][3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10141_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[4] ),
    .E(_00056_),
    .Q(\oc8051_indi_addr1.buff[0][4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10142_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[5] ),
    .E(_00056_),
    .Q(\oc8051_indi_addr1.buff[0][5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10143_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[6] ),
    .E(_00056_),
    .Q(\oc8051_indi_addr1.buff[0][6] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _10144_ (
    .I0(\oc8051_sfr1.wait_data ),
    .I1(\oc8051_decoder1.state[0] ),
    .I2(\oc8051_decoder1.state[1] ),
    .I3(_03907_),
    .O(_00673_)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10145_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[7] ),
    .E(_00056_),
    .Q(\oc8051_indi_addr1.buff[0][7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10146_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[0] ),
    .E(_00057_),
    .Q(\oc8051_indi_addr1.buff[1][0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10147_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[1] ),
    .E(_00057_),
    .Q(\oc8051_indi_addr1.buff[1][1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10148_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[2] ),
    .E(_00057_),
    .Q(\oc8051_indi_addr1.buff[1][2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10149_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[3] ),
    .E(_00057_),
    .Q(\oc8051_indi_addr1.buff[1][3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10150_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[4] ),
    .E(_00057_),
    .Q(\oc8051_indi_addr1.buff[1][4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10151_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[5] ),
    .E(_00057_),
    .Q(\oc8051_indi_addr1.buff[1][5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10152_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[6] ),
    .E(_00057_),
    .Q(\oc8051_indi_addr1.buff[1][6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10153_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[7] ),
    .E(_00057_),
    .Q(\oc8051_indi_addr1.buff[1][7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10154_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[0] ),
    .E(_00058_),
    .Q(\oc8051_indi_addr1.buff[2][0] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000000000000000)
  ) _10155_ (
    .I0(_00393_),
    .I1(_00493_),
    .I2(_00515_),
    .I3(_00500_),
    .O(_00674_)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10156_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[1] ),
    .E(_00058_),
    .Q(\oc8051_indi_addr1.buff[2][1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10157_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[2] ),
    .E(_00058_),
    .Q(\oc8051_indi_addr1.buff[2][2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10158_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[3] ),
    .E(_00058_),
    .Q(\oc8051_indi_addr1.buff[2][3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10159_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[4] ),
    .E(_00058_),
    .Q(\oc8051_indi_addr1.buff[2][4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10160_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[5] ),
    .E(_00058_),
    .Q(\oc8051_indi_addr1.buff[2][5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10161_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[6] ),
    .E(_00058_),
    .Q(\oc8051_indi_addr1.buff[2][6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10162_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[7] ),
    .E(_00058_),
    .Q(\oc8051_indi_addr1.buff[2][7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10163_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[0] ),
    .E(_00059_),
    .Q(\oc8051_indi_addr1.buff[3][0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10164_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[1] ),
    .E(_00059_),
    .Q(\oc8051_indi_addr1.buff[3][1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10165_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[2] ),
    .E(_00059_),
    .Q(\oc8051_indi_addr1.buff[3][2] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100101000000000)
  ) _10166_ (
    .I0(\oc8051_decoder1.ram_rd_sel[0] ),
    .I1(\oc8051_decoder1.ram_rd_sel_r[0] ),
    .I2(\oc8051_sfr1.wait_data ),
    .I3(_00675_),
    .O(_00270_)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10167_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[3] ),
    .E(_00059_),
    .Q(\oc8051_indi_addr1.buff[3][3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10168_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[4] ),
    .E(_00059_),
    .Q(\oc8051_indi_addr1.buff[3][4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10169_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[5] ),
    .E(_00059_),
    .Q(\oc8051_indi_addr1.buff[3][5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10170_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[6] ),
    .E(_00059_),
    .Q(\oc8051_indi_addr1.buff[3][6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10171_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[7] ),
    .E(_00059_),
    .Q(\oc8051_indi_addr1.buff[3][7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10172_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[0] ),
    .E(_00060_),
    .Q(\oc8051_indi_addr1.buff[4][0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10173_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[1] ),
    .E(_00060_),
    .Q(\oc8051_indi_addr1.buff[4][1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10174_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[2] ),
    .E(_00060_),
    .Q(\oc8051_indi_addr1.buff[4][2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10175_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[3] ),
    .E(_00060_),
    .Q(\oc8051_indi_addr1.buff[4][3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10176_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[4] ),
    .E(_00060_),
    .Q(\oc8051_indi_addr1.buff[4][4] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00110101)
  ) _10177_ (
    .I0(\oc8051_decoder1.ram_rd_sel[2] ),
    .I1(\oc8051_decoder1.ram_rd_sel_r[2] ),
    .I2(\oc8051_sfr1.wait_data ),
    .I3(_03907_),
    .O(_00675_)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10178_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[5] ),
    .E(_00060_),
    .Q(\oc8051_indi_addr1.buff[4][5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10179_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[6] ),
    .E(_00060_),
    .Q(\oc8051_indi_addr1.buff[4][6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10180_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[7] ),
    .E(_00060_),
    .Q(\oc8051_indi_addr1.buff[4][7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10181_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[0] ),
    .E(_00061_),
    .Q(\oc8051_indi_addr1.buff[5][0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10182_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[1] ),
    .E(_00061_),
    .Q(\oc8051_indi_addr1.buff[5][1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10183_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[2] ),
    .E(_00061_),
    .Q(\oc8051_indi_addr1.buff[5][2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10184_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[3] ),
    .E(_00061_),
    .Q(\oc8051_indi_addr1.buff[5][3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10185_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[4] ),
    .E(_00061_),
    .Q(\oc8051_indi_addr1.buff[5][4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10186_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[5] ),
    .E(_00061_),
    .Q(\oc8051_indi_addr1.buff[5][5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10187_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[6] ),
    .E(_00061_),
    .Q(\oc8051_indi_addr1.buff[5][6] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000101111111111)
  ) _10188_ (
    .I0(_00517_),
    .I1(_00676_),
    .I2(_00590_),
    .I3(_00677_),
    .O(\oc8051_decoder1.ram_rd_sel[2] )
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10189_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[7] ),
    .E(_00061_),
    .Q(\oc8051_indi_addr1.buff[5][7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10190_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[0] ),
    .E(_00062_),
    .Q(\oc8051_indi_addr1.buff[7][0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10191_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[1] ),
    .E(_00062_),
    .Q(\oc8051_indi_addr1.buff[7][1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10192_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[2] ),
    .E(_00062_),
    .Q(\oc8051_indi_addr1.buff[7][2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10193_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[3] ),
    .E(_00062_),
    .Q(\oc8051_indi_addr1.buff[7][3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10194_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[4] ),
    .E(_00062_),
    .Q(\oc8051_indi_addr1.buff[7][4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10195_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[5] ),
    .E(_00062_),
    .Q(\oc8051_indi_addr1.buff[7][5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10196_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[6] ),
    .E(_00062_),
    .Q(\oc8051_indi_addr1.buff[7][6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10197_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[7] ),
    .E(_00062_),
    .Q(\oc8051_indi_addr1.buff[7][7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10198_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[0] ),
    .E(_00063_),
    .Q(\oc8051_indi_addr1.buff[6][0] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00011111)
  ) _10199_ (
    .I0(_00537_),
    .I1(_00529_),
    .I2(_00392_),
    .I3(_03907_),
    .O(_00676_)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10200_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[1] ),
    .E(_00063_),
    .Q(\oc8051_indi_addr1.buff[6][1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10201_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[2] ),
    .E(_00063_),
    .Q(\oc8051_indi_addr1.buff[6][2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10202_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[3] ),
    .E(_00063_),
    .Q(\oc8051_indi_addr1.buff[6][3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10203_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[4] ),
    .E(_00063_),
    .Q(\oc8051_indi_addr1.buff[6][4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10204_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[5] ),
    .E(_00063_),
    .Q(\oc8051_indi_addr1.buff[6][5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10205_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[6] ),
    .E(_00063_),
    .Q(\oc8051_indi_addr1.buff[6][6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_indi_addr.v:87|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10206_ (
    .C(wb_clk_i),
    .D(\oc8051_indi_addr1.data_in[7] ),
    .E(_00063_),
    .Q(\oc8051_indi_addr1.buff[6][7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_sfr.v:656|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10207_ (
    .C(wb_clk_i),
    .D(_03390_),
    .Q(\oc8051_sfr1.bit_out ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_sfr.v:568|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10208_ (
    .C(wb_clk_i),
    .D(_03399_),
    .Q(\oc8051_sfr1.wait_data ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_sfr.v:568|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10209_ (
    .C(wb_clk_i),
    .D(_03391_),
    .E(_00064_),
    .Q(\oc8051_sfr1.dat0[0] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000011111)
  ) _10210_ (
    .I0(_00529_),
    .I1(_00526_),
    .I2(_00527_),
    .I3(_00674_),
    .O(_00677_)
  );
  (* src = "oc8051_sfr.v:568|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10211_ (
    .C(wb_clk_i),
    .D(_03392_),
    .E(_00064_),
    .Q(\oc8051_sfr1.dat0[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_sfr.v:568|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10212_ (
    .C(wb_clk_i),
    .D(_03393_),
    .E(_00064_),
    .Q(\oc8051_sfr1.dat0[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_sfr.v:568|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10213_ (
    .C(wb_clk_i),
    .D(_03394_),
    .E(_00064_),
    .Q(\oc8051_sfr1.dat0[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_sfr.v:568|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10214_ (
    .C(wb_clk_i),
    .D(_03395_),
    .E(_00064_),
    .Q(\oc8051_sfr1.dat0[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_sfr.v:568|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10215_ (
    .C(wb_clk_i),
    .D(_03396_),
    .E(_00064_),
    .Q(\oc8051_sfr1.dat0[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_sfr.v:568|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10216_ (
    .C(wb_clk_i),
    .D(_03397_),
    .E(_00064_),
    .Q(\oc8051_sfr1.dat0[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_sfr.v:568|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10217_ (
    .C(wb_clk_i),
    .D(_03398_),
    .E(_00064_),
    .Q(\oc8051_sfr1.dat0[7] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10218_ (
    .C(wb_clk_i),
    .D(_00232_),
    .Q(\oc8051_decoder1.mem_act[1] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10219_ (
    .C(wb_clk_i),
    .D(_00216_),
    .Q(\oc8051_decoder1.mem_act[2] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10220_ (
    .C(wb_clk_i),
    .D(_00243_),
    .Q(\oc8051_decoder1.mem_act[3] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111100000111)
  ) _10221_ (
    .I0(_00678_),
    .I1(_03181_),
    .I2(_00590_),
    .I3(_00680_),
    .O(\oc8051_decoder1.ram_rd_sel[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10222_ (
    .C(wb_clk_i),
    .D(_00229_),
    .Q(\oc8051_decoder1.mem_act[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_ram_top.v:167|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10223_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.rd_addr[0] ),
    .Q(\oc8051_ram_top1.bit_select[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_ram_top.v:167|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10224_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.rd_addr[1] ),
    .Q(\oc8051_ram_top1.bit_select[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_ram_top.v:167|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10225_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.rd_addr[2] ),
    .Q(\oc8051_ram_top1.bit_select[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_ram_top.v:177|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10226_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[0] ),
    .Q(\oc8051_ram_top1.wr_data_r[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_ram_top.v:177|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10227_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[1] ),
    .Q(\oc8051_ram_top1.wr_data_r[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_ram_top.v:177|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10228_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[2] ),
    .Q(\oc8051_ram_top1.wr_data_r[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_ram_top.v:177|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10229_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[3] ),
    .Q(\oc8051_ram_top1.wr_data_r[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_ram_top.v:177|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10230_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[4] ),
    .Q(\oc8051_ram_top1.wr_data_r[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_ram_top.v:177|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10231_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[5] ),
    .Q(\oc8051_ram_top1.wr_data_r[5] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10232_ (
    .I0(_00517_),
    .I1(_00676_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00678_)
  );
  (* src = "oc8051_ram_top.v:177|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10233_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[6] ),
    .Q(\oc8051_ram_top1.wr_data_r[6] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_ram_top.v:177|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10234_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.oc8051_idata.wr_data[7] ),
    .Q(\oc8051_ram_top1.wr_data_r[7] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_ram_top.v:177|/usr/bin/../share/yosys/ice40/cells_map.v:17" *)
  SB_DFFR _10235_ (
    .C(wb_clk_i),
    .D(\oc8051_ram_top1.rd_en ),
    .Q(\oc8051_ram_top1.rd_en_r ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_ram_256x8_two_bist.v:166|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10236_ (
    .C(wb_clk_i),
    .D(_00883_),
    .E(_03737_),
    .Q(\oc8051_ram_top1.oc8051_idata.rd_data[0] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_ram_256x8_two_bist.v:166|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10237_ (
    .C(wb_clk_i),
    .D(_00887_),
    .E(_03737_),
    .Q(\oc8051_ram_top1.oc8051_idata.rd_data[1] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_ram_256x8_two_bist.v:166|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10238_ (
    .C(wb_clk_i),
    .D(_00889_),
    .E(_03737_),
    .Q(\oc8051_ram_top1.oc8051_idata.rd_data[2] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_ram_256x8_two_bist.v:166|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10239_ (
    .C(wb_clk_i),
    .D(_00890_),
    .E(_03737_),
    .Q(\oc8051_ram_top1.oc8051_idata.rd_data[3] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_ram_256x8_two_bist.v:166|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10240_ (
    .C(wb_clk_i),
    .D(_00894_),
    .E(_03737_),
    .Q(\oc8051_ram_top1.oc8051_idata.rd_data[4] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_ram_256x8_two_bist.v:166|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10241_ (
    .C(wb_clk_i),
    .D(_00898_),
    .E(_03737_),
    .Q(\oc8051_ram_top1.oc8051_idata.rd_data[5] ),
    .R(wb_rst_i)
  );
  (* src = "oc8051_ram_256x8_two_bist.v:166|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10242_ (
    .C(wb_clk_i),
    .D(_00902_),
    .E(_03737_),
    .Q(\oc8051_ram_top1.oc8051_idata.rd_data[6] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10243_ (
    .I0(\oc8051_decoder1.src_sel1[1] ),
    .I1(\oc8051_memory_interface1.pc[9] ),
    .I2(\oc8051_decoder1.src_sel1[6] ),
    .I3(\oc8051_alu_src_sel1.op1_r[1] ),
    .O(_00116_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _10244_ (
    .I0(_00512_),
    .I1(_00483_),
    .I2(\oc8051_decoder1.op_cur[1] ),
    .I3(\oc8051_decoder1.op_cur[2] ),
    .O(_00679_)
  );
  (* src = "oc8051_ram_256x8_two_bist.v:166|/usr/bin/../share/yosys/ice40/cells_map.v:27" *)
  SB_DFFER _10245_ (
    .C(wb_clk_i),
    .D(_00906_),
    .E(_03737_),
    .Q(\oc8051_ram_top1.oc8051_idata.rd_data[7] ),
    .R(wb_rst_i)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _10246_ (
    .I0(_00672_),
    .I1(_00674_),
    .I2(_00461_),
    .I3(_03907_),
    .O(_00680_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _10247_ (
    .I0(\oc8051_indi_addr1.data_in[0] ),
    .I1(_00685_),
    .I2(_00681_),
    .I3(_03907_),
    .O(_01193_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10001111)
  ) _10248_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[0] ),
    .I1(_00646_),
    .I2(_00127_),
    .I3(_03907_),
    .O(\oc8051_indi_addr1.data_in[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000000000000000)
  ) _10249_ (
    .I0(_00233_),
    .I1(_00682_),
    .I2(_00185_),
    .I3(_00204_),
    .O(_00681_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10250_ (
    .I0(_00683_),
    .I1(_00684_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00682_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10251_ (
    .I0(_00201_),
    .I1(_00198_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00683_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10252_ (
    .I0(_00189_),
    .I1(_00193_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00684_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _10253_ (
    .I0(_01146_),
    .I1(_01148_),
    .I2(_00173_),
    .I3(_03907_),
    .O(_00685_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001111111111)
  ) _10254_ (
    .I0(\oc8051_indi_addr1.sel ),
    .I1(\oc8051_alu_src_sel1.op2[0] ),
    .I2(_00687_),
    .I3(_00688_),
    .O(_00686_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10255_ (
    .I0(\oc8051_decoder1.src_sel1[2] ),
    .I1(\oc8051_alu_src_sel1.op3_r[1] ),
    .I2(\oc8051_decoder1.src_sel1[3] ),
    .I3(\oc8051_alu_src_sel1.op2_r[1] ),
    .O(_00117_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00110101)
  ) _10256_ (
    .I0(\oc8051_decoder1.ram_rd_sel[1] ),
    .I1(\oc8051_decoder1.ram_rd_sel_r[1] ),
    .I2(\oc8051_sfr1.wait_data ),
    .I3(_03907_),
    .O(_00687_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10257_ (
    .I0(_00689_),
    .I1(_00675_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00688_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00110101)
  ) _10258_ (
    .I0(\oc8051_decoder1.ram_rd_sel[0] ),
    .I1(\oc8051_decoder1.ram_rd_sel_r[0] ),
    .I2(\oc8051_sfr1.wait_data ),
    .I3(_03907_),
    .O(_00689_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _10259_ (
    .I0(_00404_),
    .I1(\oc8051_alu_src_sel1.op2_r[0] ),
    .I2(_00690_),
    .I3(_03907_),
    .O(\oc8051_alu_src_sel1.op2[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100010100000000)
  ) _10260_ (
    .I0(_00691_),
    .I1(\oc8051_memory_interface1.idat_cur[16] ),
    .I2(_00400_),
    .I3(_00695_),
    .O(_00690_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _10261_ (
    .I0(_00418_),
    .I1(\oc8051_memory_interface1.idat_cur[0] ),
    .I2(_00692_),
    .I3(_00693_),
    .O(_00691_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10262_ (
    .I0(_00438_),
    .I1(\oc8051_memory_interface1.idat_cur[8] ),
    .I2(_00419_),
    .I3(\oc8051_memory_interface1.idat_old[16] ),
    .O(_00692_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10263_ (
    .I0(_00694_),
    .I1(\oc8051_memory_interface1.idat_old[24] ),
    .I2(\oc8051_memory_interface1.idat_old[8] ),
    .I3(_00422_),
    .O(_00693_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _10264_ (
    .I0(\oc8051_memory_interface1.op_pos[0] ),
    .I1(\oc8051_memory_interface1.op_pos[2] ),
    .I2(\oc8051_memory_interface1.op_pos[1] ),
    .I3(_03907_),
    .O(_00694_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10265_ (
    .I0(_00403_),
    .I1(_00404_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00695_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111100011111111)
  ) _10266_ (
    .I0(_00102_),
    .I1(\oc8051_memory_interface1.pc[3] ),
    .I2(_00118_),
    .I3(_00119_),
    .O(\oc8051_alu1.oc8051_div1.src1[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10267_ (
    .I0(_00697_),
    .I1(\oc8051_memory_interface1.ri[0] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00696_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0011010100000000)
  ) _10268_ (
    .I0(\oc8051_decoder1.ram_rd_sel[1] ),
    .I1(\oc8051_decoder1.ram_rd_sel_r[1] ),
    .I2(\oc8051_sfr1.wait_data ),
    .I3(_00270_),
    .O(_00697_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000000010001)
  ) _10269_ (
    .I0(_00714_),
    .I1(_00703_),
    .I2(\oc8051_indi_addr1.data_in[0] ),
    .I3(_00698_),
    .O(\oc8051_memory_interface1.ri[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _10270_ (
    .I0(\oc8051_indi_addr1.bank[1] ),
    .I1(_00193_),
    .I2(_00700_),
    .I3(_00699_),
    .O(_00698_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111011100000)
  ) _10271_ (
    .I0(\oc8051_indi_addr1.bank[1] ),
    .I1(_00193_),
    .I2(\oc8051_indi_addr1.bank[0] ),
    .I3(_00185_),
    .O(_00699_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01100000)
  ) _10272_ (
    .I0(\oc8051_indi_addr1.sel ),
    .I1(_00170_),
    .I2(_00701_),
    .I3(_03907_),
    .O(_00700_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000000000000000)
  ) _10273_ (
    .I0(_00286_),
    .I1(_00702_),
    .I2(_00189_),
    .I3(_00206_),
    .O(_00701_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10274_ (
    .I0(_00198_),
    .I1(_00201_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00702_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000000000000000)
  ) _10275_ (
    .I0(_00704_),
    .I1(_00707_),
    .I2(_00710_),
    .I3(_00711_),
    .O(_00703_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10276_ (
    .I0(_00705_),
    .I1(\oc8051_indi_addr1.buff[3][0] ),
    .I2(_00706_),
    .I3(\oc8051_indi_addr1.buff[4][0] ),
    .O(_00704_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01010011)
  ) _10277_ (
    .I0(\oc8051_alu1.oc8051_div1.src2[6] ),
    .I1(\oc8051_alu1.oc8051_div1.src2[4] ),
    .I2(\oc8051_alu1.oc8051_div1.cycle[0] ),
    .I3(_03907_),
    .O(_00068_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010001100000000)
  ) _10278_ (
    .I0(\oc8051_sfr1.dat0[3] ),
    .I1(_00082_),
    .I2(_00071_),
    .I3(\oc8051_decoder1.src_sel1[0] ),
    .O(_00118_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _10279_ (
    .I0(_00647_),
    .I1(_00648_),
    .I2(\oc8051_indi_addr1.bank[0] ),
    .I3(\oc8051_indi_addr1.sel ),
    .O(_00705_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000001110)
  ) _10280_ (
    .I0(_00647_),
    .I1(_00648_),
    .I2(\oc8051_indi_addr1.bank[0] ),
    .I3(\oc8051_indi_addr1.sel ),
    .O(_00706_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10281_ (
    .I0(_00708_),
    .I1(\oc8051_indi_addr1.buff[7][0] ),
    .I2(\oc8051_indi_addr1.buff[5][0] ),
    .I3(_00709_),
    .O(_00707_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110000000000000)
  ) _10282_ (
    .I0(_00647_),
    .I1(_00648_),
    .I2(\oc8051_indi_addr1.bank[0] ),
    .I3(\oc8051_indi_addr1.sel ),
    .O(_00708_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111000000000)
  ) _10283_ (
    .I0(_00647_),
    .I1(_00648_),
    .I2(\oc8051_indi_addr1.bank[0] ),
    .I3(\oc8051_indi_addr1.sel ),
    .O(_00709_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1101111111111100)
  ) _10284_ (
    .I0(\oc8051_indi_addr1.buff[6][0] ),
    .I1(\oc8051_indi_addr1.sel ),
    .I2(\oc8051_indi_addr1.bank[0] ),
    .I3(\oc8051_indi_addr1.bank[1] ),
    .O(_00710_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10285_ (
    .I0(_00712_),
    .I1(\oc8051_indi_addr1.buff[1][0] ),
    .I2(_00713_),
    .I3(\oc8051_indi_addr1.buff[2][0] ),
    .O(_00711_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000100000000)
  ) _10286_ (
    .I0(\oc8051_indi_addr1.bank[0] ),
    .I1(_00647_),
    .I2(_00648_),
    .I3(\oc8051_indi_addr1.sel ),
    .O(_00712_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000100000000)
  ) _10287_ (
    .I0(_00647_),
    .I1(_00648_),
    .I2(\oc8051_indi_addr1.sel ),
    .I3(\oc8051_indi_addr1.bank[0] ),
    .O(_00713_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10288_ (
    .I0(\oc8051_indi_addr1.buff[0][0] ),
    .I1(_00715_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00714_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _10289_ (
    .I0(\oc8051_decoder1.src_sel1[5] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[3] ),
    .I2(_00120_),
    .I3(_00121_),
    .O(_00119_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10290_ (
    .I0(\oc8051_indi_addr1.bank[1] ),
    .I1(_00716_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00715_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _10291_ (
    .I0(\oc8051_indi_addr1.bank[0] ),
    .I1(\oc8051_indi_addr1.sel ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00716_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11101111)
  ) _10292_ (
    .I0(_00717_),
    .I1(_00719_),
    .I2(_00726_),
    .I3(_03907_),
    .O(\oc8051_ram_top1.rd_addr[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10293_ (
    .I0(_00000_),
    .I1(_01197_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00717_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _10294_ (
    .I0(\oc8051_indi_addr1.data_in[2] ),
    .I1(_00718_),
    .I2(_00681_),
    .I3(_03907_),
    .O(_01197_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10001111)
  ) _10295_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[2] ),
    .I1(_00646_),
    .I2(_00277_),
    .I3(_03907_),
    .O(\oc8051_indi_addr1.data_in[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _10296_ (
    .I0(_01155_),
    .I1(_01157_),
    .I2(_00173_),
    .I3(_03907_),
    .O(_00718_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10297_ (
    .I0(_00697_),
    .I1(\oc8051_memory_interface1.ri[2] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00719_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000000010001)
  ) _10298_ (
    .I0(_00725_),
    .I1(_00720_),
    .I2(\oc8051_indi_addr1.data_in[2] ),
    .I3(_00698_),
    .O(\oc8051_memory_interface1.ri[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000000000000000)
  ) _10299_ (
    .I0(_00721_),
    .I1(_00722_),
    .I2(_00723_),
    .I3(_00724_),
    .O(_00720_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10300_ (
    .I0(\oc8051_decoder1.src_sel1[1] ),
    .I1(\oc8051_memory_interface1.pc[11] ),
    .I2(\oc8051_decoder1.src_sel1[2] ),
    .I3(\oc8051_alu_src_sel1.op3_r[3] ),
    .O(_00120_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10301_ (
    .I0(_00705_),
    .I1(\oc8051_indi_addr1.buff[3][2] ),
    .I2(\oc8051_indi_addr1.buff[2][2] ),
    .I3(_00713_),
    .O(_00721_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10302_ (
    .I0(_00706_),
    .I1(\oc8051_indi_addr1.buff[4][2] ),
    .I2(_00709_),
    .I3(\oc8051_indi_addr1.buff[5][2] ),
    .O(_00722_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1101111111111100)
  ) _10303_ (
    .I0(\oc8051_indi_addr1.buff[6][2] ),
    .I1(\oc8051_indi_addr1.sel ),
    .I2(\oc8051_indi_addr1.bank[0] ),
    .I3(\oc8051_indi_addr1.bank[1] ),
    .O(_00723_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10304_ (
    .I0(_00708_),
    .I1(\oc8051_indi_addr1.buff[7][2] ),
    .I2(\oc8051_indi_addr1.buff[1][2] ),
    .I3(_00712_),
    .O(_00724_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10305_ (
    .I0(\oc8051_indi_addr1.buff[0][2] ),
    .I1(_00715_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00725_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001111111111)
  ) _10306_ (
    .I0(\oc8051_decoder1.op_cur[2] ),
    .I1(\oc8051_alu_src_sel1.op2[2] ),
    .I2(_00687_),
    .I3(_00688_),
    .O(_00726_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _10307_ (
    .I0(_00404_),
    .I1(\oc8051_alu_src_sel1.op2_r[2] ),
    .I2(_00727_),
    .I3(_03907_),
    .O(\oc8051_alu_src_sel1.op2[2] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100010100000000)
  ) _10308_ (
    .I0(_00728_),
    .I1(\oc8051_memory_interface1.idat_cur[18] ),
    .I2(_00400_),
    .I3(_00695_),
    .O(_00727_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _10309_ (
    .I0(_00418_),
    .I1(\oc8051_memory_interface1.idat_cur[2] ),
    .I2(_00729_),
    .I3(_00730_),
    .O(_00728_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10310_ (
    .I0(_00438_),
    .I1(\oc8051_memory_interface1.idat_cur[10] ),
    .I2(_00419_),
    .I3(\oc8051_memory_interface1.idat_old[18] ),
    .O(_00729_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10311_ (
    .I0(\oc8051_decoder1.src_sel1[3] ),
    .I1(\oc8051_alu_src_sel1.op2_r[3] ),
    .I2(\oc8051_decoder1.src_sel1[6] ),
    .I3(\oc8051_alu_src_sel1.op1_r[3] ),
    .O(_00121_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10312_ (
    .I0(_00694_),
    .I1(\oc8051_memory_interface1.idat_old[26] ),
    .I2(\oc8051_memory_interface1.idat_old[10] ),
    .I3(_00422_),
    .O(_00730_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111100011111111)
  ) _10313_ (
    .I0(_00744_),
    .I1(\oc8051_alu_src_sel1.op2[1] ),
    .I2(_00731_),
    .I3(_00741_),
    .O(\oc8051_ram_top1.rd_addr[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10314_ (
    .I0(\oc8051_memory_interface1.ri[1] ),
    .I1(_00697_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00731_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000000010001)
  ) _10315_ (
    .I0(_00732_),
    .I1(_00740_),
    .I2(\oc8051_indi_addr1.data_in[1] ),
    .I3(_00698_),
    .O(\oc8051_memory_interface1.ri[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _10316_ (
    .I0(_00735_),
    .I1(_00737_),
    .I2(_00733_),
    .I3(_00738_),
    .O(_00732_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100111100000000)
  ) _10317_ (
    .I0(\oc8051_indi_addr1.buff[4][1] ),
    .I1(\oc8051_indi_addr1.bank[1] ),
    .I2(_00716_),
    .I3(_00734_),
    .O(_00733_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10318_ (
    .I0(_00709_),
    .I1(\oc8051_indi_addr1.buff[5][1] ),
    .I2(\oc8051_indi_addr1.buff[2][1] ),
    .I3(_00713_),
    .O(_00734_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10319_ (
    .I0(_00736_),
    .I1(\oc8051_indi_addr1.buff[6][1] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00735_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111000000000)
  ) _10320_ (
    .I0(_00647_),
    .I1(_00648_),
    .I2(\oc8051_indi_addr1.sel ),
    .I3(\oc8051_indi_addr1.bank[0] ),
    .O(_00736_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10321_ (
    .I0(_00712_),
    .I1(\oc8051_indi_addr1.buff[1][1] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00737_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10322_ (
    .I0(_00123_),
    .I1(_00125_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00122_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001111111111)
  ) _10323_ (
    .I0(\oc8051_indi_addr1.buff[7][1] ),
    .I1(\oc8051_indi_addr1.buff[3][1] ),
    .I2(\oc8051_indi_addr1.bank[1] ),
    .I3(_00739_),
    .O(_00738_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10324_ (
    .I0(\oc8051_indi_addr1.bank[0] ),
    .I1(\oc8051_indi_addr1.sel ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00739_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10325_ (
    .I0(\oc8051_indi_addr1.buff[0][1] ),
    .I1(_00715_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00740_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11111000)
  ) _10326_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[1] ),
    .I1(_00646_),
    .I2(_00249_),
    .I3(_03907_),
    .O(\oc8051_indi_addr1.data_in[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _10327_ (
    .I0(_00000_),
    .I1(_01195_),
    .I2(_00742_),
    .I3(_03907_),
    .O(_00741_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000001100000000)
  ) _10328_ (
    .I0(\oc8051_decoder1.op_cur[1] ),
    .I1(_00689_),
    .I2(_00675_),
    .I3(_00687_),
    .O(_00742_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _10329_ (
    .I0(_00743_),
    .I1(\oc8051_indi_addr1.data_in[1] ),
    .I2(_00681_),
    .I3(_03907_),
    .O(_01195_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0011110010101010)
  ) _10330_ (
    .I0(_01152_),
    .I1(\oc8051_sfr1.oc8051_sp1.sp_t[0] ),
    .I2(\oc8051_sfr1.oc8051_sp1.sp_t[1] ),
    .I3(_00173_),
    .O(_00743_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _10331_ (
    .I0(\oc8051_indi_addr1.data_in[0] ),
    .I1(\oc8051_sfr1.oc8051_sp1.sp[0] ),
    .I2(_00681_),
    .I3(_03907_),
    .O(\oc8051_sfr1.oc8051_sp1.sp_t[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _10332_ (
    .I0(\oc8051_indi_addr1.data_in[1] ),
    .I1(\oc8051_sfr1.oc8051_sp1.sp[1] ),
    .I2(_00681_),
    .I3(_03907_),
    .O(\oc8051_sfr1.oc8051_sp1.sp_t[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10333_ (
    .I0(\oc8051_decoder1.alu_op[3] ),
    .I1(_00124_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00123_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10334_ (
    .I0(_00687_),
    .I1(_00688_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00744_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _10335_ (
    .I0(_00404_),
    .I1(\oc8051_alu_src_sel1.op2_r[1] ),
    .I2(_00745_),
    .I3(_03907_),
    .O(\oc8051_alu_src_sel1.op2[1] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100010100000000)
  ) _10336_ (
    .I0(_00746_),
    .I1(\oc8051_memory_interface1.idat_cur[17] ),
    .I2(_00400_),
    .I3(_00695_),
    .O(_00745_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _10337_ (
    .I0(_00418_),
    .I1(\oc8051_memory_interface1.idat_cur[1] ),
    .I2(_00747_),
    .I3(_00748_),
    .O(_00746_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10338_ (
    .I0(_00438_),
    .I1(\oc8051_memory_interface1.idat_cur[9] ),
    .I2(_00419_),
    .I3(\oc8051_memory_interface1.idat_old[17] ),
    .O(_00747_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10339_ (
    .I0(_00694_),
    .I1(\oc8051_memory_interface1.idat_old[25] ),
    .I2(\oc8051_memory_interface1.idat_old[9] ),
    .I3(_00422_),
    .O(_00748_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0111)
  ) _10340_ (
    .I0(\oc8051_sfr1.oc8051_int1.int_proc ),
    .I1(\oc8051_memory_interface1.reti ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00002_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1011)
  ) _10341_ (
    .I0(_00386_),
    .I1(_00002_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00003_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1110)
  ) _10342_ (
    .I0(_00749_),
    .I1(_00005_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00386_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _10343_ (
    .I0(_00750_),
    .I1(_00752_),
    .I2(\oc8051_sfr1.oc8051_int1.int_proc ),
    .I3(\oc8051_sfr1.oc8051_int1.ie[7] ),
    .O(_00749_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10344_ (
    .I0(\oc8051_sfr1.wait_data ),
    .I1(\oc8051_decoder1.alu_op[2] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00124_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010111111)
  ) _10345_ (
    .I0(\oc8051_sfr1.oc8051_int1.ip[2] ),
    .I1(\oc8051_sfr1.oc8051_int1.tcon_ie1 ),
    .I2(\oc8051_sfr1.oc8051_int1.ie[2] ),
    .I3(_00751_),
    .O(_00750_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _10346_ (
    .I0(\oc8051_sfr1.oc8051_int1.ip[1] ),
    .I1(\oc8051_sfr1.oc8051_int1.ie[1] ),
    .I2(\oc8051_sfr1.oc8051_int1.tcon_tf0 ),
    .I3(_03907_),
    .O(_00751_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010111111)
  ) _10347_ (
    .I0(\oc8051_sfr1.oc8051_int1.ip[3] ),
    .I1(\oc8051_sfr1.oc8051_int1.tcon_tf1 ),
    .I2(\oc8051_sfr1.oc8051_int1.ie[3] ),
    .I3(_00753_),
    .O(_00752_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _10348_ (
    .I0(\oc8051_sfr1.oc8051_int1.ip[0] ),
    .I1(\oc8051_sfr1.oc8051_int1.ie[0] ),
    .I2(\oc8051_sfr1.oc8051_int1.tcon_ie0 ),
    .I3(_03907_),
    .O(_00753_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000001110111)
  ) _10349_ (
    .I0(_00754_),
    .I1(_00756_),
    .I2(_00758_),
    .I3(\oc8051_sfr1.oc8051_int1.int_proc ),
    .O(_00005_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000001111111)
  ) _10350_ (
    .I0(\oc8051_sfr1.oc8051_int1.ie[2] ),
    .I1(\oc8051_sfr1.oc8051_int1.ip[2] ),
    .I2(\oc8051_sfr1.oc8051_int1.tcon_ie1 ),
    .I3(_00755_),
    .O(_00754_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _10351_ (
    .I0(\oc8051_sfr1.oc8051_int1.tcon_tf0 ),
    .I1(\oc8051_sfr1.oc8051_int1.ie[1] ),
    .I2(\oc8051_sfr1.oc8051_int1.ip[1] ),
    .I3(_03907_),
    .O(_00755_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000001111111)
  ) _10352_ (
    .I0(\oc8051_sfr1.oc8051_int1.ie[3] ),
    .I1(\oc8051_sfr1.oc8051_int1.ip[3] ),
    .I2(\oc8051_sfr1.oc8051_int1.tcon_tf1 ),
    .I3(_00757_),
    .O(_00756_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _10353_ (
    .I0(\oc8051_sfr1.oc8051_int1.tcon_ie0 ),
    .I1(\oc8051_sfr1.oc8051_int1.ie[0] ),
    .I2(\oc8051_sfr1.oc8051_int1.ip[0] ),
    .I3(_03907_),
    .O(_00757_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _10354_ (
    .I0(\oc8051_sfr1.oc8051_int1.int_lev[0][0] ),
    .I1(\oc8051_sfr1.oc8051_int1.int_lev[1][0] ),
    .I2(\oc8051_sfr1.oc8051_int1.int_dept[0] ),
    .I3(\oc8051_sfr1.oc8051_int1.ie[7] ),
    .O(_00758_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10355_ (
    .I0(\oc8051_decoder1.alu_op[1] ),
    .I1(_00126_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00125_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000001000100)
  ) _10356_ (
    .I0(\oc8051_sfr1.oc8051_int1.int_dept[1] ),
    .I1(\oc8051_sfr1.oc8051_int1.int_dept[0] ),
    .I2(_00386_),
    .I3(_00002_),
    .O(_00004_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10357_ (
    .I0(_00386_),
    .I1(_00002_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00006_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10358_ (
    .I0(\oc8051_sfr1.oc8051_int1.int_dept[0] ),
    .I1(_00006_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00007_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10359_ (
    .I0(_00006_),
    .I1(\oc8051_sfr1.oc8051_int1.int_dept[0] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00008_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111100011111111)
  ) _10360_ (
    .I0(_00761_),
    .I1(_00299_),
    .I2(_00759_),
    .I3(_00762_),
    .O(_00010_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _10361_ (
    .I0(_00760_),
    .I1(_00682_),
    .I2(_00204_),
    .I3(_03907_),
    .O(_00759_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10362_ (
    .I0(_00185_),
    .I1(_00236_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00760_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _10363_ (
    .I0(_00185_),
    .I1(_00682_),
    .I2(_00239_),
    .I3(_03907_),
    .O(_00761_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000001111111)
  ) _10364_ (
    .I0(_00766_),
    .I1(\oc8051_memory_interface1.int_ack ),
    .I2(_00763_),
    .I3(_00765_),
    .O(_00762_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _10365_ (
    .I0(\oc8051_sfr1.oc8051_int1.isrc[0][2] ),
    .I1(\oc8051_sfr1.oc8051_int1.isrc[1][2] ),
    .I2(\oc8051_sfr1.oc8051_int1.int_dept[0] ),
    .I3(_00764_),
    .O(_00763_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10366_ (
    .I0(\oc8051_sfr1.wait_data ),
    .I1(\oc8051_decoder1.alu_op[0] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00126_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _10367_ (
    .I0(\oc8051_sfr1.oc8051_int1.isrc[0][1] ),
    .I1(\oc8051_sfr1.oc8051_int1.isrc[1][1] ),
    .I2(\oc8051_sfr1.oc8051_int1.int_dept[0] ),
    .I3(\oc8051_sfr1.oc8051_int1.int_proc ),
    .O(_00764_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01001111)
  ) _10368_ (
    .I0(int1_i),
    .I1(\oc8051_sfr1.oc8051_int1.ie1_buff ),
    .I2(\oc8051_sfr1.oc8051_int1.tcon_s[1] ),
    .I3(_03907_),
    .O(_00765_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _10369_ (
    .I0(\oc8051_sfr1.oc8051_int1.isrc[0][0] ),
    .I1(\oc8051_sfr1.oc8051_int1.isrc[1][0] ),
    .I2(\oc8051_sfr1.oc8051_int1.int_dept[0] ),
    .I3(\oc8051_sfr1.oc8051_int1.int_proc ),
    .O(_00766_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111011111111)
  ) _10370_ (
    .I0(_00759_),
    .I1(_00767_),
    .I2(_00770_),
    .I3(_00768_),
    .O(_00011_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10371_ (
    .I0(_00761_),
    .I1(_00233_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00767_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10372_ (
    .I0(_00769_),
    .I1(\oc8051_sfr1.oc8051_int1.tcon_s[0] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00768_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00001101)
  ) _10373_ (
    .I0(\oc8051_sfr1.oc8051_int1.tcon_s[0] ),
    .I1(\oc8051_sfr1.oc8051_int1.ie0_buff ),
    .I2(int0_i),
    .I3(_03907_),
    .O(_00769_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _10374_ (
    .I0(_00764_),
    .I1(_00771_),
    .I2(_00766_),
    .I3(\oc8051_memory_interface1.int_ack ),
    .O(_00770_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _10375_ (
    .I0(\oc8051_sfr1.oc8051_int1.isrc[0][2] ),
    .I1(\oc8051_sfr1.oc8051_int1.isrc[1][2] ),
    .I2(\oc8051_sfr1.oc8051_int1.int_dept[0] ),
    .I3(\oc8051_sfr1.oc8051_int1.int_proc ),
    .O(_00771_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1011)
  ) _10376_ (
    .I0(_00773_),
    .I1(_00772_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00012_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _10377_ (
    .I0(_00128_),
    .I1(_00138_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00127_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010111111)
  ) _10378_ (
    .I0(_00766_),
    .I1(\oc8051_memory_interface1.int_ack ),
    .I2(_00763_),
    .I3(_00759_),
    .O(_00772_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10379_ (
    .I0(_00761_),
    .I1(_00337_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00773_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1011)
  ) _10380_ (
    .I0(_00776_),
    .I1(_00774_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00013_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010111111)
  ) _10381_ (
    .I0(_00766_),
    .I1(\oc8051_memory_interface1.int_ack ),
    .I2(_00775_),
    .I3(_00759_),
    .O(_00774_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001100000000)
  ) _10382_ (
    .I0(\oc8051_sfr1.oc8051_int1.isrc[0][1] ),
    .I1(\oc8051_sfr1.oc8051_int1.isrc[1][1] ),
    .I2(\oc8051_sfr1.oc8051_int1.int_dept[0] ),
    .I3(_00771_),
    .O(_00775_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10383_ (
    .I0(_00761_),
    .I1(_00241_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00776_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11111000)
  ) _10384_ (
    .I0(_00236_),
    .I1(_00761_),
    .I2(_00759_),
    .I3(_03907_),
    .O(_00014_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11111000)
  ) _10385_ (
    .I0(_00235_),
    .I1(_00761_),
    .I2(_00759_),
    .I3(_03907_),
    .O(_00015_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11111000)
  ) _10386_ (
    .I0(_00321_),
    .I1(_00761_),
    .I2(_00759_),
    .I3(_03907_),
    .O(_00016_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111100010000)
  ) _10387_ (
    .I0(_00235_),
    .I1(_00169_),
    .I2(_00761_),
    .I3(_00759_),
    .O(_00017_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10001111)
  ) _10388_ (
    .I0(\oc8051_alu_src_sel1.op2_r[6] ),
    .I1(_00073_),
    .I2(_00069_),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_div1.src2[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110000000000)
  ) _10389_ (
    .I0(\oc8051_alu1.dec[0] ),
    .I1(\oc8051_alu1.inc[0] ),
    .I2(\oc8051_alu1.srcCy ),
    .I3(_00137_),
    .O(_00128_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _10390_ (
    .I0(_00777_),
    .I1(_00236_),
    .I2(_00780_),
    .I3(_03907_),
    .O(_00018_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000000000000000)
  ) _10391_ (
    .I0(_00241_),
    .I1(_00778_),
    .I2(_00185_),
    .I3(_00204_),
    .O(_00777_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10392_ (
    .I0(_00683_),
    .I1(_00779_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00778_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _10393_ (
    .I0(_00189_),
    .I1(_00193_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00779_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _10394_ (
    .I0(_00185_),
    .I1(_00778_),
    .I2(_00239_),
    .I3(_03907_),
    .O(_00780_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _10395_ (
    .I0(_00777_),
    .I1(_00233_),
    .I2(_00780_),
    .I3(_03907_),
    .O(_00019_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _10396_ (
    .I0(_00777_),
    .I1(_00235_),
    .I2(_00780_),
    .I3(_03907_),
    .O(_00020_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _10397_ (
    .I0(_00777_),
    .I1(_00299_),
    .I2(_00780_),
    .I3(_03907_),
    .O(_00021_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _10398_ (
    .I0(_00777_),
    .I1(_00321_),
    .I2(_00780_),
    .I3(_03907_),
    .O(_00022_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _10399_ (
    .I0(_00777_),
    .I1(_00337_),
    .I2(_00780_),
    .I3(_03907_),
    .O(_00023_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11111000)
  ) _10400_ (
    .I0(\oc8051_decoder1.cy_sel[1] ),
    .I1(_00129_),
    .I2(_00136_),
    .I3(_03907_),
    .O(\oc8051_alu1.srcCy )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _10401_ (
    .I0(_00777_),
    .I1(_00356_),
    .I2(_00780_),
    .I3(_03907_),
    .O(_00024_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _10402_ (
    .I0(_00781_),
    .I1(_00778_),
    .I2(_00241_),
    .I3(_03907_),
    .O(_00025_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10011111)
  ) _10403_ (
    .I0(_00185_),
    .I1(\oc8051_indi_addr1.wr_bit_r ),
    .I2(_00240_),
    .I3(_03907_),
    .O(_00781_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11100000)
  ) _10404_ (
    .I0(_00782_),
    .I1(_00783_),
    .I2(_00236_),
    .I3(_03907_),
    .O(_00026_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000000000000000)
  ) _10405_ (
    .I0(_00760_),
    .I1(_00188_),
    .I2(_00683_),
    .I3(_00204_),
    .O(_00782_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100000000000000)
  ) _10406_ (
    .I0(_00185_),
    .I1(_00683_),
    .I2(_00188_),
    .I3(_00239_),
    .O(_00783_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _10407_ (
    .I0(_00782_),
    .I1(_00233_),
    .I2(_00783_),
    .I3(_03907_),
    .O(_00027_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _10408_ (
    .I0(_00782_),
    .I1(_00235_),
    .I2(_00783_),
    .I3(_03907_),
    .O(_00028_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _10409_ (
    .I0(_00782_),
    .I1(_00299_),
    .I2(_00783_),
    .I3(_03907_),
    .O(_00029_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _10410_ (
    .I0(_00782_),
    .I1(_00321_),
    .I2(_00783_),
    .I3(_03907_),
    .O(_00030_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000000010001)
  ) _10411_ (
    .I0(_00130_),
    .I1(_00133_),
    .I2(\oc8051_sfr1.bit_out ),
    .I3(_00071_),
    .O(_00129_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _10412_ (
    .I0(_00782_),
    .I1(_00337_),
    .I2(_00783_),
    .I3(_03907_),
    .O(_00031_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _10413_ (
    .I0(_00782_),
    .I1(_00356_),
    .I2(_00783_),
    .I3(_03907_),
    .O(_00032_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _10414_ (
    .I0(_00782_),
    .I1(_00241_),
    .I2(_00783_),
    .I3(_03907_),
    .O(_00033_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _10415_ (
    .I0(_00643_),
    .I1(_00233_),
    .I2(_00784_),
    .I3(_03907_),
    .O(_00034_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _10416_ (
    .I0(_00238_),
    .I1(_00644_),
    .I2(_00239_),
    .I3(_03907_),
    .O(_00784_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000010111011)
  ) _10417_ (
    .I0(_00643_),
    .I1(_00785_),
    .I2(_00235_),
    .I3(_00784_),
    .O(_00035_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10418_ (
    .I0(\oc8051_decoder1.psw_set[1] ),
    .I1(\oc8051_decoder1.psw_set[0] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00785_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _10419_ (
    .I0(_00643_),
    .I1(_00299_),
    .I2(_00784_),
    .I3(_03907_),
    .O(_00036_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _10420_ (
    .I0(_00643_),
    .I1(_00321_),
    .I2(_00784_),
    .I3(_03907_),
    .O(_00037_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11001010)
  ) _10421_ (
    .I0(_00643_),
    .I1(_00337_),
    .I2(_00784_),
    .I3(_03907_),
    .O(_00038_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _10422_ (
    .I0(_00131_),
    .I1(_00132_),
    .I2(\oc8051_ram_top1.bit_select[2] ),
    .I3(_03907_),
    .O(_00130_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000011101110)
  ) _10423_ (
    .I0(_00643_),
    .I1(_00786_),
    .I2(_00356_),
    .I3(_00784_),
    .O(_00039_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000001)
  ) _10424_ (
    .I0(_00151_),
    .I1(\oc8051_decoder1.psw_set[0] ),
    .I2(\oc8051_decoder1.psw_set[1] ),
    .I3(_03907_),
    .O(_00786_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1011)
  ) _10425_ (
    .I0(_00241_),
    .I1(_00784_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00040_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111101000000)
  ) _10426_ (
    .I0(_00178_),
    .I1(_00787_),
    .I2(_00170_),
    .I3(_00788_),
    .O(_00041_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000000000000000)
  ) _10427_ (
    .I0(_00682_),
    .I1(_00182_),
    .I2(_00185_),
    .I3(_00204_),
    .O(_00787_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _10428_ (
    .I0(\oc8051_sfr1.wait_data ),
    .I1(\oc8051_decoder1.wr_sfr[0] ),
    .I2(\oc8051_decoder1.wr_sfr[1] ),
    .I3(_03907_),
    .O(_00788_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11111000)
  ) _10429_ (
    .I0(_00787_),
    .I1(_00242_),
    .I2(_00788_),
    .I3(_03907_),
    .O(_00042_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _10430_ (
    .I0(_00789_),
    .I1(_00236_),
    .I2(_00240_),
    .I3(_03907_),
    .O(_00043_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10431_ (
    .I0(_00238_),
    .I1(_00779_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00789_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010001111)
  ) _10432_ (
    .I0(_00233_),
    .I1(_00789_),
    .I2(\oc8051_indi_addr1.wr_bit_r ),
    .I3(_00790_),
    .O(_00044_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010111111111100)
  ) _10433_ (
    .I0(_00088_),
    .I1(_00075_),
    .I2(\oc8051_ram_top1.bit_select[0] ),
    .I3(\oc8051_ram_top1.bit_select[1] ),
    .O(_00131_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _10434_ (
    .I0(_00043_),
    .I1(_00239_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00790_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010001111)
  ) _10435_ (
    .I0(_00235_),
    .I1(_00789_),
    .I2(\oc8051_indi_addr1.wr_bit_r ),
    .I3(_00790_),
    .O(_00045_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010001111)
  ) _10436_ (
    .I0(_00299_),
    .I1(_00789_),
    .I2(\oc8051_indi_addr1.wr_bit_r ),
    .I3(_00790_),
    .O(_00046_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010001111)
  ) _10437_ (
    .I0(_00321_),
    .I1(_00789_),
    .I2(\oc8051_indi_addr1.wr_bit_r ),
    .I3(_00790_),
    .O(_00047_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010001111)
  ) _10438_ (
    .I0(_00337_),
    .I1(_00789_),
    .I2(\oc8051_indi_addr1.wr_bit_r ),
    .I3(_00790_),
    .O(_00048_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010001111)
  ) _10439_ (
    .I0(_00356_),
    .I1(_00789_),
    .I2(\oc8051_indi_addr1.wr_bit_r ),
    .I3(_00790_),
    .O(_00049_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000010001111)
  ) _10440_ (
    .I0(_00241_),
    .I1(_00789_),
    .I2(\oc8051_indi_addr1.wr_bit_r ),
    .I3(_00790_),
    .O(_00050_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _10441_ (
    .I0(\oc8051_memory_interface1.int_ack_t ),
    .I1(_00404_),
    .I2(\oc8051_memory_interface1.pc_wr_r2 ),
    .I3(_03907_),
    .O(_00051_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0111)
  ) _10442_ (
    .I0(_00791_),
    .I1(_00792_),
    .I2(_03907_),
    .I3(_03907_),
    .O(intr)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000001)
  ) _10443_ (
    .I0(\oc8051_sfr1.oc8051_int1.int_vec[3] ),
    .I1(\oc8051_sfr1.oc8051_int1.int_vec[2] ),
    .I2(\oc8051_sfr1.oc8051_int1.int_vec[1] ),
    .I3(\oc8051_sfr1.oc8051_int1.int_vec[0] ),
    .O(_00791_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111101011001111)
  ) _10444_ (
    .I0(_00080_),
    .I1(_00072_),
    .I2(\oc8051_ram_top1.bit_select[1] ),
    .I3(\oc8051_ram_top1.bit_select[0] ),
    .O(_00132_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000001)
  ) _10445_ (
    .I0(\oc8051_sfr1.oc8051_int1.int_vec[7] ),
    .I1(\oc8051_sfr1.oc8051_int1.int_vec[6] ),
    .I2(\oc8051_sfr1.oc8051_int1.int_vec[5] ),
    .I3(\oc8051_sfr1.oc8051_int1.int_vec[4] ),
    .O(_00792_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111101000000)
  ) _10446_ (
    .I0(\oc8051_memory_interface1.pc_wr_r2 ),
    .I1(wbi_ack_i),
    .I2(_00404_),
    .I3(intr),
    .O(_00052_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1110)
  ) _10447_ (
    .I0(_00404_),
    .I1(\oc8051_memory_interface1.pc_wr_r2 ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00053_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _10448_ (
    .I0(\oc8051_memory_interface1.imem_wait ),
    .I1(\oc8051_memory_interface1.istb_t ),
    .I2(\oc8051_decoder1.mem_act[2] ),
    .I3(_03907_),
    .O(_00054_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111110110000)
  ) _10449_ (
    .I0(\oc8051_memory_interface1.imem_wait ),
    .I1(\oc8051_memory_interface1.istb_t ),
    .I2(wbi_ack_i),
    .I3(\oc8051_decoder1.mem_act[2] ),
    .O(_00055_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _10450_ (
    .I0(_00168_),
    .I1(_00793_),
    .I2(_00206_),
    .I3(_03907_),
    .O(_00056_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10451_ (
    .I0(_00684_),
    .I1(_00702_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00793_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000000000000000)
  ) _10452_ (
    .I0(_00233_),
    .I1(_00793_),
    .I2(_00185_),
    .I3(_00206_),
    .O(_00057_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _10453_ (
    .I0(_00760_),
    .I1(_00793_),
    .I2(_00206_),
    .I3(_03907_),
    .O(_00058_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10454_ (
    .I0(_00794_),
    .I1(_00206_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00059_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _10455_ (
    .I0(\oc8051_ram_top1.bit_select[2] ),
    .I1(_00135_),
    .I2(_00134_),
    .I3(_03907_),
    .O(_00133_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _10456_ (
    .I0(_00185_),
    .I1(_00793_),
    .I2(_00233_),
    .I3(_03907_),
    .O(_00794_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _10457_ (
    .I0(_00168_),
    .I1(_00795_),
    .I2(_00206_),
    .I3(_03907_),
    .O(_00060_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10458_ (
    .I0(_00644_),
    .I1(_00702_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00795_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000000000000000)
  ) _10459_ (
    .I0(_00233_),
    .I1(_00795_),
    .I2(_00185_),
    .I3(_00206_),
    .O(_00061_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _10460_ (
    .I0(_00794_),
    .I1(_03125_),
    .I2(_00796_),
    .I3(_03907_),
    .O(_00062_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011111111111)
  ) _10461_ (
    .I0(_00185_),
    .I1(_00233_),
    .I2(_00236_),
    .I3(_00795_),
    .O(_00796_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _10462_ (
    .I0(_00760_),
    .I1(_00795_),
    .I2(_00206_),
    .I3(_03907_),
    .O(_00063_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000001101)
  ) _10463_ (
    .I0(_00797_),
    .I1(_00880_),
    .I2(_00885_),
    .I3(\oc8051_sfr1.wait_data ),
    .O(_03399_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _10464_ (
    .I0(_00876_),
    .I1(_00788_),
    .I2(_00870_),
    .I3(_00798_),
    .O(_00797_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000011111)
  ) _10465_ (
    .I0(\oc8051_decoder1.psw_set[1] ),
    .I1(\oc8051_decoder1.psw_set[0] ),
    .I2(_00867_),
    .I3(_00799_),
    .O(_00798_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010110011111111)
  ) _10466_ (
    .I0(_00082_),
    .I1(_00097_),
    .I2(\oc8051_ram_top1.bit_select[1] ),
    .I3(\oc8051_ram_top1.bit_select[0] ),
    .O(_00134_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001010000000000)
  ) _10467_ (
    .I0(\oc8051_sfr1.wait_data ),
    .I1(\oc8051_decoder1.wr_sfr[0] ),
    .I2(\oc8051_decoder1.wr_sfr[1] ),
    .I3(_00800_),
    .O(_00799_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _10468_ (
    .I0(_00801_),
    .I1(_00803_),
    .I2(_00843_),
    .I3(_03907_),
    .O(_00800_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10469_ (
    .I0(\oc8051_ram_top1.rd_addr[2] ),
    .I1(_00802_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00801_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _10470_ (
    .I0(\oc8051_ram_top1.rd_addr[1] ),
    .I1(\oc8051_ram_top1.rd_addr[0] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00802_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10471_ (
    .I0(_00804_),
    .I1(_00829_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00803_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10472_ (
    .I0(_03246_),
    .I1(\oc8051_ram_top1.rd_addr[7] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00804_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10473_ (
    .I0(_00744_),
    .I1(\oc8051_alu_src_sel1.op2[6] ),
    .I2(_00697_),
    .I3(\oc8051_memory_interface1.ri[6] ),
    .O(_00805_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10474_ (
    .I0(_00708_),
    .I1(\oc8051_indi_addr1.buff[7][6] ),
    .I2(\oc8051_indi_addr1.buff[5][6] ),
    .I3(_00709_),
    .O(_00806_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10475_ (
    .I0(_00705_),
    .I1(\oc8051_indi_addr1.buff[3][6] ),
    .I2(\oc8051_indi_addr1.buff[2][6] ),
    .I3(_00713_),
    .O(_00807_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10476_ (
    .I0(_00706_),
    .I1(\oc8051_indi_addr1.buff[4][6] ),
    .I2(\oc8051_indi_addr1.buff[1][6] ),
    .I3(_00712_),
    .O(_00808_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111110011111010)
  ) _10477_ (
    .I0(_00100_),
    .I1(_00092_),
    .I2(\oc8051_ram_top1.bit_select[0] ),
    .I3(\oc8051_ram_top1.bit_select[1] ),
    .O(_00135_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10001111)
  ) _10478_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[6] ),
    .I1(_00646_),
    .I2(_00346_),
    .I3(_03907_),
    .O(\oc8051_indi_addr1.data_in[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _10479_ (
    .I0(_00404_),
    .I1(\oc8051_alu_src_sel1.op2_r[6] ),
    .I2(_00809_),
    .I3(_03907_),
    .O(\oc8051_alu_src_sel1.op2[6] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100010100000000)
  ) _10480_ (
    .I0(_00810_),
    .I1(\oc8051_memory_interface1.idat_cur[22] ),
    .I2(_00400_),
    .I3(_00695_),
    .O(_00809_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _10481_ (
    .I0(_00438_),
    .I1(\oc8051_memory_interface1.idat_cur[14] ),
    .I2(_00811_),
    .I3(_00812_),
    .O(_00810_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10482_ (
    .I0(_00694_),
    .I1(\oc8051_memory_interface1.idat_old[30] ),
    .I2(\oc8051_memory_interface1.idat_old[14] ),
    .I3(_00422_),
    .O(_00811_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10483_ (
    .I0(_00418_),
    .I1(\oc8051_memory_interface1.idat_cur[6] ),
    .I2(\oc8051_memory_interface1.idat_old[22] ),
    .I3(_00419_),
    .O(_00812_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000110000001010)
  ) _10484_ (
    .I0(\oc8051_decoder1.ram_rd_sel[1] ),
    .I1(\oc8051_decoder1.ram_rd_sel_r[1] ),
    .I2(_00689_),
    .I3(\oc8051_sfr1.wait_data ),
    .O(_00813_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _10485_ (
    .I0(\oc8051_indi_addr1.data_in[6] ),
    .I1(_00814_),
    .I2(_00681_),
    .I3(_03907_),
    .O(_01203_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _10486_ (
    .I0(_01175_),
    .I1(_01177_),
    .I2(_00173_),
    .I3(_03907_),
    .O(_00814_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11101111)
  ) _10487_ (
    .I0(_00815_),
    .I1(_00824_),
    .I2(_00822_),
    .I3(_03907_),
    .O(\oc8051_ram_top1.rd_addr[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000000010001)
  ) _10488_ (
    .I0(\oc8051_decoder1.cy_sel[1] ),
    .I1(\oc8051_decoder1.cy_sel[0] ),
    .I2(cy),
    .I3(\oc8051_decoder1.cy_sel[2] ),
    .O(_00136_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10489_ (
    .I0(_00697_),
    .I1(\oc8051_memory_interface1.ri[7] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00815_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000000010001)
  ) _10490_ (
    .I0(_00821_),
    .I1(_00816_),
    .I2(\oc8051_indi_addr1.data_in[7] ),
    .I3(_00698_),
    .O(\oc8051_memory_interface1.ri[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000000000000000)
  ) _10491_ (
    .I0(_00817_),
    .I1(_00818_),
    .I2(_00819_),
    .I3(_00820_),
    .O(_00816_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10492_ (
    .I0(_00709_),
    .I1(\oc8051_indi_addr1.buff[5][7] ),
    .I2(\oc8051_indi_addr1.buff[2][7] ),
    .I3(_00713_),
    .O(_00817_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10493_ (
    .I0(_00736_),
    .I1(\oc8051_indi_addr1.buff[6][7] ),
    .I2(\oc8051_indi_addr1.buff[1][7] ),
    .I3(_00712_),
    .O(_00818_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001111111111)
  ) _10494_ (
    .I0(\oc8051_indi_addr1.buff[7][7] ),
    .I1(\oc8051_indi_addr1.buff[3][7] ),
    .I2(\oc8051_indi_addr1.bank[1] ),
    .I3(_00739_),
    .O(_00819_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01001111)
  ) _10495_ (
    .I0(\oc8051_indi_addr1.buff[4][7] ),
    .I1(\oc8051_indi_addr1.bank[1] ),
    .I2(_00716_),
    .I3(_03907_),
    .O(_00820_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10496_ (
    .I0(\oc8051_indi_addr1.buff[0][7] ),
    .I1(_00715_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00821_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10001111)
  ) _10497_ (
    .I0(\oc8051_alu1.add9 ),
    .I1(_00646_),
    .I2(_00374_),
    .I3(_03907_),
    .O(\oc8051_indi_addr1.data_in[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01001111)
  ) _10498_ (
    .I0(_01205_),
    .I1(_00675_),
    .I2(_00813_),
    .I3(_03907_),
    .O(_00822_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _10499_ (
    .I0(\oc8051_decoder1.src_sel2[2] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[6] ),
    .I2(_00070_),
    .I3(_03907_),
    .O(_00069_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100000000000000)
  ) _10500_ (
    .I0(\oc8051_decoder1.alu_op[0] ),
    .I1(_00124_),
    .I2(\oc8051_decoder1.alu_op[1] ),
    .I3(\oc8051_decoder1.alu_op[3] ),
    .O(_00137_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _10501_ (
    .I0(\oc8051_indi_addr1.data_in[7] ),
    .I1(_00823_),
    .I2(_00681_),
    .I3(_03907_),
    .O(_01205_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _10502_ (
    .I0(_01180_),
    .I1(_01182_),
    .I2(_00173_),
    .I3(_03907_),
    .O(_00823_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0011101100110000)
  ) _10503_ (
    .I0(\oc8051_alu_src_sel1.op2[7] ),
    .I1(_00675_),
    .I2(_00687_),
    .I3(_00689_),
    .O(_00824_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _10504_ (
    .I0(_00404_),
    .I1(\oc8051_alu_src_sel1.op2_r[7] ),
    .I2(_00825_),
    .I3(_03907_),
    .O(\oc8051_alu_src_sel1.op2[7] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100010100000000)
  ) _10505_ (
    .I0(_00826_),
    .I1(\oc8051_memory_interface1.idat_cur[23] ),
    .I2(_00400_),
    .I3(_00695_),
    .O(_00825_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _10506_ (
    .I0(_00418_),
    .I1(\oc8051_memory_interface1.idat_cur[7] ),
    .I2(_00827_),
    .I3(_00828_),
    .O(_00826_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10507_ (
    .I0(_00438_),
    .I1(\oc8051_memory_interface1.idat_cur[15] ),
    .I2(_00419_),
    .I3(\oc8051_memory_interface1.idat_old[23] ),
    .O(_00827_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10508_ (
    .I0(_00694_),
    .I1(\oc8051_memory_interface1.idat_old[31] ),
    .I2(\oc8051_memory_interface1.idat_old[15] ),
    .I3(_00422_),
    .O(_00828_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _10509_ (
    .I0(_00000_),
    .I1(_01198_),
    .I2(_00835_),
    .I3(_00830_),
    .O(_00829_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001111111111)
  ) _10510_ (
    .I0(\oc8051_indi_addr1.bank[0] ),
    .I1(\oc8051_alu_src_sel1.op2[3] ),
    .I2(_00687_),
    .I3(_00688_),
    .O(_00830_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111000001111)
  ) _10511_ (
    .I0(_00150_),
    .I1(_00139_),
    .I2(_00147_),
    .I3(\oc8051_alu1.oc8051_div1.src1[0] ),
    .O(_00138_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _10512_ (
    .I0(_00404_),
    .I1(\oc8051_alu_src_sel1.op2_r[3] ),
    .I2(_00831_),
    .I3(_03907_),
    .O(\oc8051_alu_src_sel1.op2[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100010100000000)
  ) _10513_ (
    .I0(_00832_),
    .I1(\oc8051_memory_interface1.idat_cur[19] ),
    .I2(_00400_),
    .I3(_00695_),
    .O(_00831_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _10514_ (
    .I0(_00438_),
    .I1(\oc8051_memory_interface1.idat_cur[11] ),
    .I2(_00833_),
    .I3(_00834_),
    .O(_00832_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10515_ (
    .I0(_00694_),
    .I1(\oc8051_memory_interface1.idat_old[27] ),
    .I2(\oc8051_memory_interface1.idat_old[11] ),
    .I3(_00422_),
    .O(_00833_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10516_ (
    .I0(_00418_),
    .I1(\oc8051_memory_interface1.idat_cur[3] ),
    .I2(\oc8051_memory_interface1.idat_old[19] ),
    .I3(_00419_),
    .O(_00834_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10517_ (
    .I0(_00697_),
    .I1(\oc8051_memory_interface1.ri[3] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00835_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000000010001)
  ) _10518_ (
    .I0(_00841_),
    .I1(_00836_),
    .I2(\oc8051_indi_addr1.data_in[3] ),
    .I3(_00698_),
    .O(\oc8051_memory_interface1.ri[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000000000000000)
  ) _10519_ (
    .I0(_00837_),
    .I1(_00838_),
    .I2(_00839_),
    .I3(_00840_),
    .O(_00836_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10520_ (
    .I0(_00708_),
    .I1(\oc8051_indi_addr1.buff[7][3] ),
    .I2(\oc8051_indi_addr1.buff[6][3] ),
    .I3(_00736_),
    .O(_00837_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01001111)
  ) _10521_ (
    .I0(\oc8051_indi_addr1.buff[4][3] ),
    .I1(\oc8051_indi_addr1.bank[1] ),
    .I2(_00716_),
    .I3(_03907_),
    .O(_00838_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111011110000)
  ) _10522_ (
    .I0(_00146_),
    .I1(_00142_),
    .I2(_00143_),
    .I3(\oc8051_alu1.oc8051_div1.src2[0] ),
    .O(_00139_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10523_ (
    .I0(_00705_),
    .I1(\oc8051_indi_addr1.buff[3][3] ),
    .I2(\oc8051_indi_addr1.buff[2][3] ),
    .I3(_00713_),
    .O(_00839_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10524_ (
    .I0(_00709_),
    .I1(\oc8051_indi_addr1.buff[5][3] ),
    .I2(\oc8051_indi_addr1.buff[1][3] ),
    .I3(_00712_),
    .O(_00840_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10525_ (
    .I0(\oc8051_indi_addr1.buff[0][3] ),
    .I1(_00715_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00841_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1011)
  ) _10526_ (
    .I0(_00645_),
    .I1(_00288_),
    .I2(_03907_),
    .I3(_03907_),
    .O(\oc8051_indi_addr1.data_in[3] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _10527_ (
    .I0(\oc8051_indi_addr1.data_in[3] ),
    .I1(_00842_),
    .I2(_00681_),
    .I3(_03907_),
    .O(_01198_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _10528_ (
    .I0(_01160_),
    .I1(_01162_),
    .I2(_00173_),
    .I3(_03907_),
    .O(_00842_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10529_ (
    .I0(_00853_),
    .I1(_03185_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00843_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10530_ (
    .I0(_00744_),
    .I1(\oc8051_alu_src_sel1.op2[4] ),
    .I2(_00697_),
    .I3(\oc8051_memory_interface1.ri[4] ),
    .O(_00844_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10531_ (
    .I0(_00736_),
    .I1(\oc8051_indi_addr1.buff[6][4] ),
    .I2(\oc8051_indi_addr1.buff[1][4] ),
    .I3(_00712_),
    .O(_00845_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10532_ (
    .I0(_00705_),
    .I1(\oc8051_indi_addr1.buff[3][4] ),
    .I2(_00706_),
    .I3(\oc8051_indi_addr1.buff[4][4] ),
    .O(_00846_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10001111)
  ) _10533_ (
    .I0(\oc8051_alu_src_sel1.op2_r[0] ),
    .I1(_00073_),
    .I2(_00140_),
    .I3(_03907_),
    .O(\oc8051_alu1.oc8051_div1.src2[0] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10534_ (
    .I0(_00708_),
    .I1(\oc8051_indi_addr1.buff[7][4] ),
    .I2(\oc8051_indi_addr1.buff[2][4] ),
    .I3(_00713_),
    .O(_00847_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11101111)
  ) _10535_ (
    .I0(_00313_),
    .I1(_00649_),
    .I2(_00314_),
    .I3(_03907_),
    .O(\oc8051_indi_addr1.data_in[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _10536_ (
    .I0(_00404_),
    .I1(\oc8051_alu_src_sel1.op2_r[4] ),
    .I2(_00848_),
    .I3(_03907_),
    .O(\oc8051_alu_src_sel1.op2[4] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100010100000000)
  ) _10537_ (
    .I0(_00849_),
    .I1(\oc8051_memory_interface1.idat_cur[20] ),
    .I2(_00400_),
    .I3(_00695_),
    .O(_00848_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _10538_ (
    .I0(_00438_),
    .I1(\oc8051_memory_interface1.idat_cur[12] ),
    .I2(_00850_),
    .I3(_00851_),
    .O(_00849_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10539_ (
    .I0(_00419_),
    .I1(\oc8051_memory_interface1.idat_old[20] ),
    .I2(\oc8051_memory_interface1.idat_old[12] ),
    .I3(_00422_),
    .O(_00850_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10540_ (
    .I0(_00418_),
    .I1(\oc8051_memory_interface1.idat_cur[4] ),
    .I2(\oc8051_memory_interface1.idat_old[28] ),
    .I3(_00694_),
    .O(_00851_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _10541_ (
    .I0(\oc8051_indi_addr1.data_in[4] ),
    .I1(_00852_),
    .I2(_00681_),
    .I3(_03907_),
    .O(_01199_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _10542_ (
    .I0(_01165_),
    .I1(_01167_),
    .I2(_00173_),
    .I3(_03907_),
    .O(_00852_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10543_ (
    .I0(_00854_),
    .I1(_00862_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00853_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _10544_ (
    .I0(\oc8051_decoder1.src_sel2[2] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[0] ),
    .I2(_00141_),
    .I3(_03907_),
    .O(_00140_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001111111111)
  ) _10545_ (
    .I0(\oc8051_memory_interface1.ri[5] ),
    .I1(_01201_),
    .I2(_00687_),
    .I3(_00270_),
    .O(_00854_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111000000010001)
  ) _10546_ (
    .I0(_00860_),
    .I1(_00855_),
    .I2(\oc8051_indi_addr1.data_in[5] ),
    .I3(_00698_),
    .O(\oc8051_memory_interface1.ri[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1000000000000000)
  ) _10547_ (
    .I0(_00856_),
    .I1(_00857_),
    .I2(_00858_),
    .I3(_00859_),
    .O(_00855_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10548_ (
    .I0(_00706_),
    .I1(\oc8051_indi_addr1.buff[4][5] ),
    .I2(\oc8051_indi_addr1.buff[2][5] ),
    .I3(_00713_),
    .O(_00856_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001111111111)
  ) _10549_ (
    .I0(\oc8051_indi_addr1.buff[7][5] ),
    .I1(\oc8051_indi_addr1.buff[3][5] ),
    .I2(\oc8051_indi_addr1.bank[1] ),
    .I3(_00739_),
    .O(_00857_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1101111111111100)
  ) _10550_ (
    .I0(\oc8051_indi_addr1.buff[5][5] ),
    .I1(\oc8051_indi_addr1.bank[0] ),
    .I2(\oc8051_indi_addr1.sel ),
    .I3(\oc8051_indi_addr1.bank[1] ),
    .O(_00858_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10551_ (
    .I0(_00736_),
    .I1(\oc8051_indi_addr1.buff[6][5] ),
    .I2(\oc8051_indi_addr1.buff[1][5] ),
    .I3(_00712_),
    .O(_00859_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10552_ (
    .I0(\oc8051_indi_addr1.buff[0][5] ),
    .I1(_00715_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00860_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10001111)
  ) _10553_ (
    .I0(\oc8051_alu1.oc8051_div1.src1[5] ),
    .I1(_00646_),
    .I2(_00328_),
    .I3(_03907_),
    .O(\oc8051_indi_addr1.data_in[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _10554_ (
    .I0(\oc8051_indi_addr1.data_in[5] ),
    .I1(_00861_),
    .I2(_00681_),
    .I3(_03907_),
    .O(_01201_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1010001100000000)
  ) _10555_ (
    .I0(\oc8051_sfr1.dat0[0] ),
    .I1(_00100_),
    .I2(_00071_),
    .I3(\oc8051_decoder1.src_sel2[0] ),
    .O(_00141_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10101100)
  ) _10556_ (
    .I0(_01170_),
    .I1(_01172_),
    .I2(_00173_),
    .I3(_03907_),
    .O(_00861_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1101001111111100)
  ) _10557_ (
    .I0(\oc8051_alu_src_sel1.op2[5] ),
    .I1(_00687_),
    .I2(_00675_),
    .I3(_00689_),
    .O(_00862_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11110100)
  ) _10558_ (
    .I0(_00404_),
    .I1(\oc8051_alu_src_sel1.op2_r[5] ),
    .I2(_00863_),
    .I3(_03907_),
    .O(\oc8051_alu_src_sel1.op2[5] )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1100010100000000)
  ) _10559_ (
    .I0(_00864_),
    .I1(\oc8051_memory_interface1.idat_cur[21] ),
    .I2(_00400_),
    .I3(_00695_),
    .O(_00863_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0111000000000000)
  ) _10560_ (
    .I0(_00438_),
    .I1(\oc8051_memory_interface1.idat_cur[13] ),
    .I2(_00865_),
    .I3(_00866_),
    .O(_00864_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10561_ (
    .I0(_00419_),
    .I1(\oc8051_memory_interface1.idat_old[21] ),
    .I2(\oc8051_memory_interface1.idat_old[13] ),
    .I3(_00422_),
    .O(_00865_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011101110111)
  ) _10562_ (
    .I0(_00418_),
    .I1(\oc8051_memory_interface1.idat_cur[5] ),
    .I2(\oc8051_memory_interface1.idat_old[29] ),
    .I3(_00694_),
    .O(_00866_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _10563_ (
    .I0(_00801_),
    .I1(_00868_),
    .I2(_00853_),
    .I3(_03907_),
    .O(_00867_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10564_ (
    .I0(_00804_),
    .I1(_00869_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00868_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10565_ (
    .I0(_03185_),
    .I1(_00829_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00869_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _10566_ (
    .I0(_00123_),
    .I1(_00126_),
    .I2(\oc8051_decoder1.alu_op[1] ),
    .I3(_03907_),
    .O(_00142_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001000000000000)
  ) _10567_ (
    .I0(_00874_),
    .I1(_00201_),
    .I2(_00871_),
    .I3(_00239_),
    .O(_00870_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1001000000000000)
  ) _10568_ (
    .I0(_03246_),
    .I1(_00198_),
    .I2(_00873_),
    .I3(_00872_),
    .O(_00871_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1001000000001001)
  ) _10569_ (
    .I0(_03185_),
    .I1(_00193_),
    .I2(_00189_),
    .I3(_00853_),
    .O(_00872_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000100110010000)
  ) _10570_ (
    .I0(_00829_),
    .I1(_00185_),
    .I2(\oc8051_ram_top1.rd_addr[7] ),
    .I3(_00201_),
    .O(_00873_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10571_ (
    .I0(_00875_),
    .I1(\oc8051_ram_top1.rd_addr[2] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00874_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10572_ (
    .I0(\oc8051_ram_top1.rd_addr[1] ),
    .I1(\oc8051_ram_top1.rd_addr[0] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00875_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10573_ (
    .I0(_00877_),
    .I1(_00875_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00876_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0100000000000000)
  ) _10574_ (
    .I0(\oc8051_ram_top1.rd_addr[2] ),
    .I1(_00879_),
    .I2(_00878_),
    .I3(_00853_),
    .O(_00877_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10575_ (
    .I0(_03246_),
    .I1(\oc8051_ram_top1.rd_addr[7] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00878_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10576_ (
    .I0(_03185_),
    .I1(_00829_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00879_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10577_ (
    .I0(\oc8051_decoder1.alu_op[1] ),
    .I1(_00144_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00143_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _10578_ (
    .I0(_00201_),
    .I1(\oc8051_indi_addr1.wr_bit_r ),
    .I2(_00881_),
    .I3(_03907_),
    .O(_00880_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10579_ (
    .I0(_00871_),
    .I1(_00882_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00881_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0110000000000000)
  ) _10580_ (
    .I0(\oc8051_ram_top1.rd_addr[1] ),
    .I1(_00178_),
    .I2(_00884_),
    .I3(_00240_),
    .O(_00882_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0001010000101000)
  ) _10581_ (
    .I0(\oc8051_ram_top1.rd_addr[0] ),
    .I1(\oc8051_ram_top1.rd_addr[2] ),
    .I2(_00182_),
    .I3(_00170_),
    .O(_00884_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10582_ (
    .I0(_00886_),
    .I1(_00788_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00885_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10583_ (
    .I0(_00877_),
    .I1(_00888_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00886_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10584_ (
    .I0(\oc8051_ram_top1.rd_addr[0] ),
    .I1(\oc8051_ram_top1.rd_addr[1] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00888_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10585_ (
    .I0(_00391_),
    .I1(_00404_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00216_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _10586_ (
    .I0(_00492_),
    .I1(_00513_),
    .I2(_00404_),
    .I3(_03907_),
    .O(_00229_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _10587_ (
    .I0(_00482_),
    .I1(_00492_),
    .I2(_00404_),
    .I3(_03907_),
    .O(_00232_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10588_ (
    .I0(\oc8051_decoder1.alu_op[2] ),
    .I1(_00145_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00144_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b10000000)
  ) _10589_ (
    .I0(_00481_),
    .I1(_00482_),
    .I2(_00404_),
    .I3(_03907_),
    .O(_00243_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _10590_ (
    .I0(_00891_),
    .I1(_00899_),
    .I2(_00880_),
    .I3(_00892_),
    .O(\oc8051_memory_interface1.pc_wr )
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b01000000)
  ) _10591_ (
    .I0(_00241_),
    .I1(_00871_),
    .I2(_00204_),
    .I3(_03907_),
    .O(_00891_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b11010000)
  ) _10592_ (
    .I0(_00893_),
    .I1(_00923_),
    .I2(_00917_),
    .I3(_03907_),
    .O(_00892_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000001001111)
  ) _10593_ (
    .I0(_00912_),
    .I1(_00895_),
    .I2(_00500_),
    .I3(_00672_),
    .O(_00893_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000011100000000)
  ) _10594_ (
    .I0(_00498_),
    .I1(_00506_),
    .I2(_00896_),
    .I3(_00911_),
    .O(_00895_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000011111000)
  ) _10595_ (
    .I0(_00559_),
    .I1(_00492_),
    .I2(_00910_),
    .I3(_00897_),
    .O(_00896_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000111101000100)
  ) _10596_ (
    .I0(_00901_),
    .I1(_00905_),
    .I2(_00129_),
    .I3(_00899_),
    .O(_00897_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0001)
  ) _10597_ (
    .I0(_00900_),
    .I1(_00494_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00899_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00011111)
  ) _10598_ (
    .I0(_00576_),
    .I1(_00506_),
    .I2(_00492_),
    .I3(_03907_),
    .O(_00900_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b0100)
  ) _10599_ (
    .I0(\oc8051_sfr1.wait_data ),
    .I1(\oc8051_decoder1.alu_op[3] ),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00145_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00010000)
  ) _10600_ (
    .I0(_00674_),
    .I1(_00371_),
    .I2(_00903_),
    .I3(_03907_),
    .O(_00901_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000100000000)
  ) _10601_ (
    .I0(\oc8051_alu1.sub8[0] ),
    .I1(\oc8051_alu1.sub8[1] ),
    .I2(\oc8051_alu1.sub8[2] ),
    .I3(_00904_),
    .O(_00903_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000001)
  ) _10602_ (
    .I0(\oc8051_alu1.sub4[0] ),
    .I1(\oc8051_alu1.sub4[1] ),
    .I2(\oc8051_alu1.sub4[2] ),
    .I3(\oc8051_alu1.sub4[3] ),
    .O(_00904_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0101001111111111)
  ) _10603_ (
    .I0(_00907_),
    .I1(cy),
    .I2(_00461_),
    .I3(_00674_),
    .O(_00905_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:43" *)
  SB_LUT4 #(
    .LUT_INIT(4'b1000)
  ) _10604_ (
    .I0(_00908_),
    .I1(_00909_),
    .I2(_03907_),
    .I3(_03907_),
    .O(_00907_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000001)
  ) _10605_ (
    .I0(\oc8051_sfr1.oc8051_acc1.data_out[0] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[1] ),
    .I2(\oc8051_sfr1.oc8051_acc1.data_out[2] ),
    .I3(\oc8051_sfr1.oc8051_acc1.data_out[3] ),
    .O(_00908_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b0000000000000001)
  ) _10606_ (
    .I0(\oc8051_sfr1.oc8051_acc1.data_out[4] ),
    .I1(\oc8051_sfr1.oc8051_acc1.data_out[5] ),
    .I2(\oc8051_sfr1.oc8051_acc1.data_out[6] ),
    .I3(\oc8051_sfr1.oc8051_acc1.data_out[7] ),
    .O(_00909_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1111111000000000)
  ) _10607_ (
    .I0(_00576_),
    .I1(_00558_),
    .I2(_00505_),
    .I3(_00492_),
    .O(_00910_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:47" *)
  SB_LUT4 #(
    .LUT_INIT(8'b00000111)
  ) _10608_ (
    .I0(_00492_),
    .I1(_00526_),
    .I2(_00536_),
    .I3(_03907_),
    .O(_00911_)
  );
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:51" *)
  SB_LUT4 #(
    .LUT_INIT(16'b1110111100000000)
  ) _10609_ (
    .I0(_00593_),
    .I1(_00913_),
    .I2(_00914_),
    .I3(_00897_),
    .O(_00912_)
  );
  assign _03907_ = 1'b0;
  assign _03908_ = 1'b1;
  assign _03909_ = 1'bx;
  assign \wr_dat[7]  = \oc8051_indi_addr1.data_in[7] ;
  assign \wr_dat[6]  = \oc8051_indi_addr1.data_in[6] ;
  assign \wr_dat[5]  = \oc8051_indi_addr1.data_in[5] ;
  assign \wr_dat[4]  = \oc8051_indi_addr1.data_in[4] ;
  assign \wr_dat[3]  = \oc8051_indi_addr1.data_in[3] ;
  assign \wr_dat[2]  = \oc8051_indi_addr1.data_in[2] ;
  assign \wr_dat[1]  = \oc8051_indi_addr1.data_in[1] ;
  assign \wr_dat[0]  = \oc8051_indi_addr1.data_in[0] ;
  assign wbi_stb_o = _03908_;
  assign wbi_cyc_o = _03908_;
  assign wbd_we_o = \oc8051_memory_interface1.dwe_o ;
  assign wbd_stb_o = \oc8051_memory_interface1.dstb_o ;
  assign \wbd_dat_o[7]  = \oc8051_memory_interface1.ddat_o[7] ;
  assign \wbd_dat_o[6]  = \oc8051_memory_interface1.ddat_o[6] ;
  assign \wbd_dat_o[5]  = \oc8051_memory_interface1.ddat_o[5] ;
  assign \wbd_dat_o[4]  = \oc8051_memory_interface1.ddat_o[4] ;
  assign \wbd_dat_o[3]  = \oc8051_memory_interface1.ddat_o[3] ;
  assign \wbd_dat_o[2]  = \oc8051_memory_interface1.ddat_o[2] ;
  assign \wbd_dat_o[1]  = \oc8051_memory_interface1.ddat_o[1] ;
  assign \wbd_dat_o[0]  = \oc8051_memory_interface1.ddat_o[0] ;
  assign wbd_cyc_o = \oc8051_memory_interface1.dstb_o ;
  assign \wbd_adr_o[15]  = \oc8051_memory_interface1.dadr_ot[15] ;
  assign \wbd_adr_o[14]  = \oc8051_memory_interface1.dadr_ot[14] ;
  assign \wbd_adr_o[13]  = \oc8051_memory_interface1.dadr_ot[13] ;
  assign \wbd_adr_o[12]  = \oc8051_memory_interface1.dadr_ot[12] ;
  assign \wbd_adr_o[11]  = \oc8051_memory_interface1.dadr_ot[11] ;
  assign \wbd_adr_o[10]  = \oc8051_memory_interface1.dadr_ot[10] ;
  assign \wbd_adr_o[9]  = \oc8051_memory_interface1.dadr_ot[9] ;
  assign \wbd_adr_o[8]  = \oc8051_memory_interface1.dadr_ot[8] ;
  assign \wbd_adr_o[7]  = \oc8051_memory_interface1.dadr_ot[7] ;
  assign \wbd_adr_o[6]  = \oc8051_memory_interface1.dadr_ot[6] ;
  assign \wbd_adr_o[5]  = \oc8051_memory_interface1.dadr_ot[5] ;
  assign \wbd_adr_o[4]  = \oc8051_memory_interface1.dadr_ot[4] ;
  assign \wbd_adr_o[3]  = \oc8051_memory_interface1.dadr_ot[3] ;
  assign \wbd_adr_o[2]  = \oc8051_memory_interface1.dadr_ot[2] ;
  assign \wbd_adr_o[1]  = \oc8051_memory_interface1.dadr_ot[1] ;
  assign \wbd_adr_o[0]  = \oc8051_memory_interface1.dadr_ot[0] ;
  assign wait_data = \oc8051_sfr1.wait_data ;
  assign \sub_result[7]  = \oc8051_alu1.sub_result[7] ;
  assign \sub_result[6]  = \oc8051_alu1.sub8[2] ;
  assign \sub_result[5]  = \oc8051_alu1.sub8[1] ;
  assign \sub_result[4]  = \oc8051_alu1.sub8[0] ;
  assign \sub_result[3]  = \oc8051_alu1.sub4[3] ;
  assign \sub_result[2]  = \oc8051_alu1.sub4[2] ;
  assign \sub_result[1]  = \oc8051_alu1.sub4[1] ;
  assign \sub_result[0]  = \oc8051_alu1.sub4[0] ;
  assign src_sel3 = \oc8051_decoder1.src_sel3 ;
  assign srcAc = \oc8051_alu1.srcAc ;
  assign \src3[7]  = \oc8051_alu1.src3[7] ;
  assign \src3[6]  = \oc8051_alu1.src3[6] ;
  assign \src3[5]  = \oc8051_alu1.src3[5] ;
  assign \src3[4]  = \oc8051_alu1.src3[4] ;
  assign \src3[3]  = \oc8051_alu1.src3[3] ;
  assign \src3[2]  = \oc8051_alu1.src3[2] ;
  assign \src3[1]  = \oc8051_alu1.src3[1] ;
  assign \src3[0]  = \oc8051_alu1.src3[0] ;
  assign \src2[7]  = \oc8051_alu1.adda ;
  assign \src2[6]  = \oc8051_alu1.oc8051_div1.src2[6] ;
  assign \src2[5]  = \oc8051_alu1.oc8051_div1.src2[5] ;
  assign \src2[4]  = \oc8051_alu1.oc8051_div1.src2[4] ;
  assign \src2[3]  = \oc8051_alu1.oc8051_div1.src2[3] ;
  assign \src2[2]  = \oc8051_alu1.oc8051_div1.src2[2] ;
  assign \src2[1]  = \oc8051_alu1.oc8051_div1.src2[1] ;
  assign \src2[0]  = \oc8051_alu1.oc8051_div1.src2[0] ;
  assign \src1[7]  = \oc8051_alu1.add9 ;
  assign \src1[6]  = \oc8051_alu1.oc8051_div1.src1[6] ;
  assign \src1[5]  = \oc8051_alu1.oc8051_div1.src1[5] ;
  assign \src1[4]  = \oc8051_alu1.oc8051_div1.src1[4] ;
  assign \src1[3]  = \oc8051_alu1.oc8051_div1.src1[3] ;
  assign \src1[2]  = \oc8051_alu1.oc8051_div1.src1[2] ;
  assign \src1[1]  = \oc8051_alu1.oc8051_div1.src1[1] ;
  assign \src1[0]  = \oc8051_alu1.oc8051_div1.src1[0] ;
  assign \sp_w[7]  = \oc8051_memory_interface1.sp_w[7] ;
  assign \sp_w[6]  = \oc8051_memory_interface1.sp_w[6] ;
  assign \sp_w[5]  = \oc8051_memory_interface1.sp_w[5] ;
  assign \sp_w[4]  = \oc8051_memory_interface1.sp_w[4] ;
  assign \sp_w[3]  = \oc8051_memory_interface1.sp_w[3] ;
  assign \sp_w[2]  = \oc8051_memory_interface1.sp_w[2] ;
  assign \sp_w[1]  = \oc8051_memory_interface1.sp_w[1] ;
  assign \sp_w[0]  = \oc8051_memory_interface1.sp_w[0] ;
  assign \sfr_out[7]  = \oc8051_sfr1.dat0[7] ;
  assign \sfr_out[6]  = \oc8051_sfr1.dat0[6] ;
  assign \sfr_out[5]  = \oc8051_sfr1.dat0[5] ;
  assign \sfr_out[4]  = \oc8051_sfr1.dat0[4] ;
  assign \sfr_out[3]  = \oc8051_sfr1.dat0[3] ;
  assign \sfr_out[2]  = \oc8051_sfr1.dat0[2] ;
  assign \sfr_out[1]  = \oc8051_sfr1.dat0[1] ;
  assign \sfr_out[0]  = \oc8051_sfr1.dat0[0] ;
  assign sfr_bit = \oc8051_sfr1.bit_out ;
  assign \ri[7]  = \oc8051_memory_interface1.ri[7] ;
  assign \ri[6]  = \oc8051_memory_interface1.ri[6] ;
  assign \ri[5]  = \oc8051_memory_interface1.ri[5] ;
  assign \ri[4]  = \oc8051_memory_interface1.ri[4] ;
  assign \ri[3]  = \oc8051_memory_interface1.ri[3] ;
  assign \ri[2]  = \oc8051_memory_interface1.ri[2] ;
  assign \ri[1]  = \oc8051_memory_interface1.ri[1] ;
  assign \ri[0]  = \oc8051_memory_interface1.ri[0] ;
  assign reti = \oc8051_memory_interface1.reti ;
  assign rd_ind = \oc8051_memory_interface1.rd_ind ;
  assign \rd_addr[7]  = \oc8051_ram_top1.rd_addr[7] ;
  assign \rd_addr[6]  = \oc8051_memory_interface1.rd_addr[6] ;
  assign \rd_addr[5]  = \oc8051_memory_interface1.rd_addr[5] ;
  assign \rd_addr[4]  = \oc8051_memory_interface1.rd_addr[4] ;
  assign \rd_addr[3]  = \oc8051_memory_interface1.rd_addr[3] ;
  assign \rd_addr[2]  = \oc8051_ram_top1.rd_addr[2] ;
  assign \rd_addr[1]  = \oc8051_ram_top1.rd_addr[1] ;
  assign \rd_addr[0]  = \oc8051_ram_top1.rd_addr[0] ;
  assign \psw_set[1]  = \oc8051_decoder1.psw_set[1] ;
  assign \psw_set[0]  = \oc8051_decoder1.psw_set[0] ;
  assign \pc[15]  = \oc8051_memory_interface1.pc[15] ;
  assign \pc[14]  = \oc8051_memory_interface1.pc[14] ;
  assign \pc[13]  = \oc8051_memory_interface1.pc[13] ;
  assign \pc[12]  = \oc8051_memory_interface1.pc[12] ;
  assign \pc[11]  = \oc8051_memory_interface1.pc[11] ;
  assign \pc[10]  = \oc8051_memory_interface1.pc[10] ;
  assign \pc[9]  = \oc8051_memory_interface1.pc[9] ;
  assign \pc[8]  = \oc8051_memory_interface1.pc[8] ;
  assign \pc[7]  = \oc8051_memory_interface1.pc[7] ;
  assign \pc[6]  = \oc8051_memory_interface1.pc[6] ;
  assign \pc[5]  = \oc8051_memory_interface1.pc[5] ;
  assign \pc[4]  = \oc8051_memory_interface1.pc[4] ;
  assign \pc[3]  = \oc8051_memory_interface1.pc[3] ;
  assign \pc[2]  = \oc8051_memory_interface1.pc[2] ;
  assign \pc[1]  = \oc8051_memory_interface1.pc[1] ;
  assign \pc[0]  = \oc8051_memory_interface1.pc[0] ;
  assign \op3_n[7]  = \oc8051_alu_src_sel1.op3[7] ;
  assign \op3_n[6]  = \oc8051_alu_src_sel1.op3[6] ;
  assign \op3_n[5]  = \oc8051_alu_src_sel1.op3[5] ;
  assign \op3_n[4]  = \oc8051_alu_src_sel1.op3[4] ;
  assign \op3_n[3]  = \oc8051_alu_src_sel1.op3[3] ;
  assign \op3_n[2]  = \oc8051_alu_src_sel1.op3[2] ;
  assign \op3_n[1]  = \oc8051_alu_src_sel1.op3[1] ;
  assign \op3_n[0]  = \oc8051_alu_src_sel1.op3[0] ;
  assign \op2_n[7]  = \oc8051_alu_src_sel1.op2[7] ;
  assign \op2_n[6]  = \oc8051_alu_src_sel1.op2[6] ;
  assign \op2_n[5]  = \oc8051_alu_src_sel1.op2[5] ;
  assign \op2_n[4]  = \oc8051_alu_src_sel1.op2[4] ;
  assign \op2_n[3]  = \oc8051_alu_src_sel1.op2[3] ;
  assign \op2_n[2]  = \oc8051_alu_src_sel1.op2[2] ;
  assign \op2_n[1]  = \oc8051_alu_src_sel1.op2[1] ;
  assign \op2_n[0]  = \oc8051_alu_src_sel1.op2[0] ;
  assign \op1_n[7]  = \oc8051_alu_src_sel1.op1[7] ;
  assign \op1_n[6]  = \oc8051_alu_src_sel1.op1[6] ;
  assign \op1_n[5]  = \oc8051_alu_src_sel1.op1[5] ;
  assign \op1_n[4]  = \oc8051_alu_src_sel1.op1[4] ;
  assign \op1_n[3]  = \oc8051_alu_src_sel1.op1[3] ;
  assign \op1_n[2]  = \oc8051_alu_src_sel1.op1[2] ;
  assign \op1_n[1]  = \oc8051_alu_src_sel1.op1[1] ;
  assign \op1_n[0]  = \oc8051_alu_src_sel1.op1[0] ;
  assign \op1_cur[2]  = \oc8051_decoder1.op_cur[2] ;
  assign \op1_cur[1]  = \oc8051_decoder1.op_cur[1] ;
  assign \op1_cur[0]  = \oc8051_indi_addr1.sel ;
  assign \oc8051_sfr1.wr_bit_r  = \oc8051_indi_addr1.wr_bit_r ;
  assign \oc8051_sfr1.wr_bit  = \oc8051_indi_addr1.wr_bit ;
  assign \oc8051_sfr1.tr1  = \oc8051_sfr1.oc8051_int1.tr1 ;
  assign \oc8051_sfr1.tr0  = \oc8051_sfr1.oc8051_int1.tr0 ;
  assign \oc8051_sfr1.tcon[7]  = \oc8051_sfr1.oc8051_int1.tcon_tf1 ;
  assign \oc8051_sfr1.tcon[6]  = \oc8051_sfr1.oc8051_int1.tr1 ;
  assign \oc8051_sfr1.tcon[5]  = \oc8051_sfr1.oc8051_int1.tcon_tf0 ;
  assign \oc8051_sfr1.tcon[4]  = \oc8051_sfr1.oc8051_int1.tr0 ;
  assign \oc8051_sfr1.tcon[3]  = \oc8051_sfr1.oc8051_int1.tcon_ie1 ;
  assign \oc8051_sfr1.tcon[2]  = \oc8051_sfr1.oc8051_int1.tcon_s[1] ;
  assign \oc8051_sfr1.tcon[1]  = \oc8051_sfr1.oc8051_int1.tcon_ie0 ;
  assign \oc8051_sfr1.tcon[0]  = \oc8051_sfr1.oc8051_int1.tcon_s[0] ;
  assign \oc8051_sfr1.srcAc  = \oc8051_alu1.srcAc ;
  assign \oc8051_sfr1.sp_w[7]  = \oc8051_memory_interface1.sp_w[7] ;
  assign \oc8051_sfr1.sp_w[6]  = \oc8051_memory_interface1.sp_w[6] ;
  assign \oc8051_sfr1.sp_w[5]  = \oc8051_memory_interface1.sp_w[5] ;
  assign \oc8051_sfr1.sp_w[4]  = \oc8051_memory_interface1.sp_w[4] ;
  assign \oc8051_sfr1.sp_w[3]  = \oc8051_memory_interface1.sp_w[3] ;
  assign \oc8051_sfr1.sp_w[2]  = \oc8051_memory_interface1.sp_w[2] ;
  assign \oc8051_sfr1.sp_w[1]  = \oc8051_memory_interface1.sp_w[1] ;
  assign \oc8051_sfr1.sp_w[0]  = \oc8051_memory_interface1.sp_w[0] ;
  assign \oc8051_sfr1.rst  = wb_rst_i;
  assign \oc8051_sfr1.reti  = \oc8051_memory_interface1.reti ;
  assign \oc8051_sfr1.psw_set[1]  = \oc8051_decoder1.psw_set[1] ;
  assign \oc8051_sfr1.psw_set[0]  = \oc8051_decoder1.psw_set[0] ;
  assign \oc8051_sfr1.psw[7]  = cy;
  assign \oc8051_sfr1.psw[6]  = \oc8051_alu1.srcAc ;
  assign \oc8051_sfr1.psw[5]  = \oc8051_sfr1.oc8051_psw1.data[4] ;
  assign \oc8051_sfr1.psw[4]  = \oc8051_sfr1.oc8051_psw1.data[3] ;
  assign \oc8051_sfr1.psw[3]  = \oc8051_sfr1.oc8051_psw1.data[2] ;
  assign \oc8051_sfr1.psw[2]  = \oc8051_sfr1.oc8051_psw1.data[1] ;
  assign \oc8051_sfr1.psw[1]  = \oc8051_sfr1.oc8051_psw1.data[0] ;
  assign \oc8051_sfr1.psw[0]  = \oc8051_sfr1.oc8051_acc1.p ;
  assign \oc8051_sfr1.p  = \oc8051_sfr1.oc8051_acc1.p ;
  assign \oc8051_sfr1.oc8051_sp1.wr_bit  = \oc8051_indi_addr1.wr_bit_r ;
  assign \oc8051_sfr1.oc8051_sp1.sp_w[7]  = \oc8051_memory_interface1.sp_w[7] ;
  assign \oc8051_sfr1.oc8051_sp1.sp_w[6]  = \oc8051_memory_interface1.sp_w[6] ;
  assign \oc8051_sfr1.oc8051_sp1.sp_w[5]  = \oc8051_memory_interface1.sp_w[5] ;
  assign \oc8051_sfr1.oc8051_sp1.sp_w[4]  = \oc8051_memory_interface1.sp_w[4] ;
  assign \oc8051_sfr1.oc8051_sp1.sp_w[3]  = \oc8051_memory_interface1.sp_w[3] ;
  assign \oc8051_sfr1.oc8051_sp1.sp_w[2]  = \oc8051_memory_interface1.sp_w[2] ;
  assign \oc8051_sfr1.oc8051_sp1.sp_w[1]  = \oc8051_memory_interface1.sp_w[1] ;
  assign \oc8051_sfr1.oc8051_sp1.sp_w[0]  = \oc8051_memory_interface1.sp_w[0] ;
  assign \oc8051_sfr1.oc8051_sp1.rst  = wb_rst_i;
  assign \oc8051_sfr1.oc8051_sp1.data_in[7]  = \oc8051_indi_addr1.data_in[7] ;
  assign \oc8051_sfr1.oc8051_sp1.data_in[6]  = \oc8051_indi_addr1.data_in[6] ;
  assign \oc8051_sfr1.oc8051_sp1.data_in[5]  = \oc8051_indi_addr1.data_in[5] ;
  assign \oc8051_sfr1.oc8051_sp1.data_in[4]  = \oc8051_indi_addr1.data_in[4] ;
  assign \oc8051_sfr1.oc8051_sp1.data_in[3]  = \oc8051_indi_addr1.data_in[3] ;
  assign \oc8051_sfr1.oc8051_sp1.data_in[2]  = \oc8051_indi_addr1.data_in[2] ;
  assign \oc8051_sfr1.oc8051_sp1.data_in[1]  = \oc8051_indi_addr1.data_in[1] ;
  assign \oc8051_sfr1.oc8051_sp1.data_in[0]  = \oc8051_indi_addr1.data_in[0] ;
  assign \oc8051_sfr1.oc8051_sp1.clk  = wb_clk_i;
  assign \oc8051_sfr1.oc8051_psw1.wr_bit  = \oc8051_indi_addr1.wr_bit_r ;
  assign \oc8051_sfr1.oc8051_psw1.set[1]  = \oc8051_decoder1.psw_set[1] ;
  assign \oc8051_sfr1.oc8051_psw1.set[0]  = \oc8051_decoder1.psw_set[0] ;
  assign \oc8051_sfr1.oc8051_psw1.rst  = wb_rst_i;
  assign \oc8051_sfr1.oc8051_psw1.p  = \oc8051_sfr1.oc8051_acc1.p ;
  assign \oc8051_sfr1.oc8051_psw1.data_out[7]  = cy;
  assign \oc8051_sfr1.oc8051_psw1.data_out[6]  = \oc8051_alu1.srcAc ;
  assign \oc8051_sfr1.oc8051_psw1.data_out[5]  = \oc8051_sfr1.oc8051_psw1.data[4] ;
  assign \oc8051_sfr1.oc8051_psw1.data_out[4]  = \oc8051_sfr1.oc8051_psw1.data[3] ;
  assign \oc8051_sfr1.oc8051_psw1.data_out[3]  = \oc8051_sfr1.oc8051_psw1.data[2] ;
  assign \oc8051_sfr1.oc8051_psw1.data_out[2]  = \oc8051_sfr1.oc8051_psw1.data[1] ;
  assign \oc8051_sfr1.oc8051_psw1.data_out[1]  = \oc8051_sfr1.oc8051_psw1.data[0] ;
  assign \oc8051_sfr1.oc8051_psw1.data_out[0]  = \oc8051_sfr1.oc8051_acc1.p ;
  assign \oc8051_sfr1.oc8051_psw1.data_in[7]  = \oc8051_indi_addr1.data_in[7] ;
  assign \oc8051_sfr1.oc8051_psw1.data_in[6]  = \oc8051_indi_addr1.data_in[6] ;
  assign \oc8051_sfr1.oc8051_psw1.data_in[5]  = \oc8051_indi_addr1.data_in[5] ;
  assign \oc8051_sfr1.oc8051_psw1.data_in[4]  = \oc8051_indi_addr1.data_in[4] ;
  assign \oc8051_sfr1.oc8051_psw1.data_in[3]  = \oc8051_indi_addr1.data_in[3] ;
  assign \oc8051_sfr1.oc8051_psw1.data_in[2]  = \oc8051_indi_addr1.data_in[2] ;
  assign \oc8051_sfr1.oc8051_psw1.data_in[1]  = \oc8051_indi_addr1.data_in[1] ;
  assign \oc8051_sfr1.oc8051_psw1.data_in[0]  = \oc8051_indi_addr1.data_in[0] ;
  assign \oc8051_sfr1.oc8051_psw1.data[6]  = cy;
  assign \oc8051_sfr1.oc8051_psw1.data[5]  = \oc8051_alu1.srcAc ;
  assign \oc8051_sfr1.oc8051_psw1.clk  = wb_clk_i;
  assign \oc8051_sfr1.oc8051_psw1.bank_sel[1]  = \oc8051_indi_addr1.bank[1] ;
  assign \oc8051_sfr1.oc8051_psw1.bank_sel[0]  = \oc8051_indi_addr1.bank[0] ;
  assign \oc8051_sfr1.oc8051_int1.wr_bit  = \oc8051_indi_addr1.wr_bit_r ;
  assign \oc8051_sfr1.oc8051_int1.tcon_s[3]  = \oc8051_sfr1.oc8051_int1.tr1 ;
  assign \oc8051_sfr1.oc8051_int1.tcon_s[2]  = \oc8051_sfr1.oc8051_int1.tr0 ;
  assign \oc8051_sfr1.oc8051_int1.tcon[7]  = \oc8051_sfr1.oc8051_int1.tcon_tf1 ;
  assign \oc8051_sfr1.oc8051_int1.tcon[6]  = \oc8051_sfr1.oc8051_int1.tr1 ;
  assign \oc8051_sfr1.oc8051_int1.tcon[5]  = \oc8051_sfr1.oc8051_int1.tcon_tf0 ;
  assign \oc8051_sfr1.oc8051_int1.tcon[4]  = \oc8051_sfr1.oc8051_int1.tr0 ;
  assign \oc8051_sfr1.oc8051_int1.tcon[3]  = \oc8051_sfr1.oc8051_int1.tcon_ie1 ;
  assign \oc8051_sfr1.oc8051_int1.tcon[2]  = \oc8051_sfr1.oc8051_int1.tcon_s[1] ;
  assign \oc8051_sfr1.oc8051_int1.tcon[1]  = \oc8051_sfr1.oc8051_int1.tcon_ie0 ;
  assign \oc8051_sfr1.oc8051_int1.tcon[0]  = \oc8051_sfr1.oc8051_int1.tcon_s[0] ;
  assign \oc8051_sfr1.oc8051_int1.rst  = wb_rst_i;
  assign \oc8051_sfr1.oc8051_int1.reti  = \oc8051_memory_interface1.reti ;
  assign \oc8051_sfr1.oc8051_int1.ip_l1[5]  = \oc8051_sfr1.oc8051_int1.ip[5] ;
  assign \oc8051_sfr1.oc8051_int1.ip_l1[4]  = \oc8051_sfr1.oc8051_int1.ip[4] ;
  assign \oc8051_sfr1.oc8051_int1.ip_l1[3]  = \oc8051_sfr1.oc8051_int1.ip[3] ;
  assign \oc8051_sfr1.oc8051_int1.ip_l1[2]  = \oc8051_sfr1.oc8051_int1.ip[2] ;
  assign \oc8051_sfr1.oc8051_int1.ip_l1[1]  = \oc8051_sfr1.oc8051_int1.ip[1] ;
  assign \oc8051_sfr1.oc8051_int1.ip_l1[0]  = \oc8051_sfr1.oc8051_int1.ip[0] ;
  assign \oc8051_sfr1.oc8051_int1.intr  = intr;
  assign \oc8051_sfr1.oc8051_int1.int_src[3]  = \oc8051_sfr1.oc8051_int1.tcon_tf1 ;
  assign \oc8051_sfr1.oc8051_int1.int_src[2]  = \oc8051_sfr1.oc8051_int1.tcon_ie1 ;
  assign \oc8051_sfr1.oc8051_int1.int_src[1]  = \oc8051_sfr1.oc8051_int1.tcon_tf0 ;
  assign \oc8051_sfr1.oc8051_int1.int_src[0]  = \oc8051_sfr1.oc8051_int1.tcon_ie0 ;
  assign \oc8051_sfr1.oc8051_int1.int_lev[1][1]  = _03909_;
  assign \oc8051_sfr1.oc8051_int1.int_lev[0][1]  = _03909_;
  assign \oc8051_sfr1.oc8051_int1.ie1  = int1_i;
  assign \oc8051_sfr1.oc8051_int1.ie0  = int0_i;
  assign \oc8051_sfr1.oc8051_int1.data_in[7]  = \oc8051_indi_addr1.data_in[7] ;
  assign \oc8051_sfr1.oc8051_int1.data_in[6]  = \oc8051_indi_addr1.data_in[6] ;
  assign \oc8051_sfr1.oc8051_int1.data_in[5]  = \oc8051_indi_addr1.data_in[5] ;
  assign \oc8051_sfr1.oc8051_int1.data_in[4]  = \oc8051_indi_addr1.data_in[4] ;
  assign \oc8051_sfr1.oc8051_int1.data_in[3]  = \oc8051_indi_addr1.data_in[3] ;
  assign \oc8051_sfr1.oc8051_int1.data_in[2]  = \oc8051_indi_addr1.data_in[2] ;
  assign \oc8051_sfr1.oc8051_int1.data_in[1]  = \oc8051_indi_addr1.data_in[1] ;
  assign \oc8051_sfr1.oc8051_int1.data_in[0]  = \oc8051_indi_addr1.data_in[0] ;
  assign \oc8051_sfr1.oc8051_int1.clk  = wb_clk_i;
  assign \oc8051_sfr1.oc8051_int1.ack  = \oc8051_memory_interface1.int_ack ;
  assign \oc8051_sfr1.oc8051_dptr1.wr_bit  = \oc8051_indi_addr1.wr_bit_r ;
  assign \oc8051_sfr1.oc8051_dptr1.rst  = wb_rst_i;
  assign \oc8051_sfr1.oc8051_dptr1.data_in[7]  = \oc8051_memory_interface1.alu[7] ;
  assign \oc8051_sfr1.oc8051_dptr1.data_in[6]  = \oc8051_memory_interface1.alu[6] ;
  assign \oc8051_sfr1.oc8051_dptr1.data_in[5]  = \oc8051_memory_interface1.alu[5] ;
  assign \oc8051_sfr1.oc8051_dptr1.data_in[4]  = \oc8051_memory_interface1.alu[4] ;
  assign \oc8051_sfr1.oc8051_dptr1.data_in[3]  = \oc8051_memory_interface1.alu[3] ;
  assign \oc8051_sfr1.oc8051_dptr1.data_in[2]  = \oc8051_memory_interface1.alu[2] ;
  assign \oc8051_sfr1.oc8051_dptr1.data_in[1]  = \oc8051_memory_interface1.alu[1] ;
  assign \oc8051_sfr1.oc8051_dptr1.data_in[0]  = \oc8051_memory_interface1.alu[0] ;
  assign \oc8051_sfr1.oc8051_dptr1.data2_in[7]  = \oc8051_sfr1.oc8051_acc1.data2_in[7] ;
  assign \oc8051_sfr1.oc8051_dptr1.data2_in[6]  = \oc8051_sfr1.oc8051_acc1.data2_in[6] ;
  assign \oc8051_sfr1.oc8051_dptr1.data2_in[5]  = \oc8051_sfr1.oc8051_acc1.data2_in[5] ;
  assign \oc8051_sfr1.oc8051_dptr1.data2_in[4]  = \oc8051_sfr1.oc8051_acc1.data2_in[4] ;
  assign \oc8051_sfr1.oc8051_dptr1.data2_in[3]  = \oc8051_sfr1.oc8051_acc1.data2_in[3] ;
  assign \oc8051_sfr1.oc8051_dptr1.data2_in[2]  = \oc8051_sfr1.oc8051_acc1.data2_in[2] ;
  assign \oc8051_sfr1.oc8051_dptr1.data2_in[1]  = \oc8051_sfr1.oc8051_acc1.data2_in[1] ;
  assign \oc8051_sfr1.oc8051_dptr1.data2_in[0]  = \oc8051_sfr1.oc8051_acc1.data2_in[0] ;
  assign \oc8051_sfr1.oc8051_dptr1.clk  = wb_clk_i;
  assign \oc8051_sfr1.oc8051_b_register.wr_bit  = \oc8051_indi_addr1.wr_bit_r ;
  assign \oc8051_sfr1.oc8051_b_register.rst  = wb_rst_i;
  assign \oc8051_sfr1.oc8051_b_register.data_in[7]  = \oc8051_memory_interface1.alu[7] ;
  assign \oc8051_sfr1.oc8051_b_register.data_in[6]  = \oc8051_memory_interface1.alu[6] ;
  assign \oc8051_sfr1.oc8051_b_register.data_in[5]  = \oc8051_memory_interface1.alu[5] ;
  assign \oc8051_sfr1.oc8051_b_register.data_in[4]  = \oc8051_memory_interface1.alu[4] ;
  assign \oc8051_sfr1.oc8051_b_register.data_in[3]  = \oc8051_memory_interface1.alu[3] ;
  assign \oc8051_sfr1.oc8051_b_register.data_in[2]  = \oc8051_memory_interface1.alu[2] ;
  assign \oc8051_sfr1.oc8051_b_register.data_in[1]  = \oc8051_memory_interface1.alu[1] ;
  assign \oc8051_sfr1.oc8051_b_register.data_in[0]  = \oc8051_memory_interface1.alu[0] ;
  assign \oc8051_sfr1.oc8051_b_register.clk  = wb_clk_i;
  assign \oc8051_sfr1.oc8051_acc1.wr_bit  = \oc8051_indi_addr1.wr_bit_r ;
  assign \oc8051_sfr1.oc8051_acc1.rst  = wb_rst_i;
  assign \oc8051_sfr1.oc8051_acc1.data_in[7]  = \oc8051_memory_interface1.alu[7] ;
  assign \oc8051_sfr1.oc8051_acc1.data_in[6]  = \oc8051_memory_interface1.alu[6] ;
  assign \oc8051_sfr1.oc8051_acc1.data_in[5]  = \oc8051_memory_interface1.alu[5] ;
  assign \oc8051_sfr1.oc8051_acc1.data_in[4]  = \oc8051_memory_interface1.alu[4] ;
  assign \oc8051_sfr1.oc8051_acc1.data_in[3]  = \oc8051_memory_interface1.alu[3] ;
  assign \oc8051_sfr1.oc8051_acc1.data_in[2]  = \oc8051_memory_interface1.alu[2] ;
  assign \oc8051_sfr1.oc8051_acc1.data_in[1]  = \oc8051_memory_interface1.alu[1] ;
  assign \oc8051_sfr1.oc8051_acc1.data_in[0]  = \oc8051_memory_interface1.alu[0] ;
  assign \oc8051_sfr1.oc8051_acc1.clk  = wb_clk_i;
  assign \oc8051_sfr1.ip[7]  = \oc8051_sfr1.oc8051_int1.ip[7] ;
  assign \oc8051_sfr1.ip[6]  = \oc8051_sfr1.oc8051_int1.ip[6] ;
  assign \oc8051_sfr1.ip[5]  = \oc8051_sfr1.oc8051_int1.ip[5] ;
  assign \oc8051_sfr1.ip[4]  = \oc8051_sfr1.oc8051_int1.ip[4] ;
  assign \oc8051_sfr1.ip[3]  = \oc8051_sfr1.oc8051_int1.ip[3] ;
  assign \oc8051_sfr1.ip[2]  = \oc8051_sfr1.oc8051_int1.ip[2] ;
  assign \oc8051_sfr1.ip[1]  = \oc8051_sfr1.oc8051_int1.ip[1] ;
  assign \oc8051_sfr1.ip[0]  = \oc8051_sfr1.oc8051_int1.ip[0] ;
  assign \oc8051_sfr1.intr  = intr;
  assign \oc8051_sfr1.int_src[7]  = \oc8051_sfr1.oc8051_int1.int_vec[7] ;
  assign \oc8051_sfr1.int_src[6]  = \oc8051_sfr1.oc8051_int1.int_vec[6] ;
  assign \oc8051_sfr1.int_src[5]  = \oc8051_sfr1.oc8051_int1.int_vec[5] ;
  assign \oc8051_sfr1.int_src[4]  = \oc8051_sfr1.oc8051_int1.int_vec[4] ;
  assign \oc8051_sfr1.int_src[3]  = \oc8051_sfr1.oc8051_int1.int_vec[3] ;
  assign \oc8051_sfr1.int_src[2]  = \oc8051_sfr1.oc8051_int1.int_vec[2] ;
  assign \oc8051_sfr1.int_src[1]  = \oc8051_sfr1.oc8051_int1.int_vec[1] ;
  assign \oc8051_sfr1.int_src[0]  = \oc8051_sfr1.oc8051_int1.int_vec[0] ;
  assign \oc8051_sfr1.int_ack  = \oc8051_memory_interface1.int_ack ;
  assign \oc8051_sfr1.int1  = int1_i;
  assign \oc8051_sfr1.int0  = int0_i;
  assign \oc8051_sfr1.ie[7]  = \oc8051_sfr1.oc8051_int1.ie[7] ;
  assign \oc8051_sfr1.ie[6]  = \oc8051_sfr1.oc8051_int1.ie[6] ;
  assign \oc8051_sfr1.ie[5]  = \oc8051_sfr1.oc8051_int1.ie[5] ;
  assign \oc8051_sfr1.ie[4]  = \oc8051_sfr1.oc8051_int1.ie[4] ;
  assign \oc8051_sfr1.ie[3]  = \oc8051_sfr1.oc8051_int1.ie[3] ;
  assign \oc8051_sfr1.ie[2]  = \oc8051_sfr1.oc8051_int1.ie[2] ;
  assign \oc8051_sfr1.ie[1]  = \oc8051_sfr1.oc8051_int1.ie[1] ;
  assign \oc8051_sfr1.ie[0]  = \oc8051_sfr1.oc8051_int1.ie[0] ;
  assign \oc8051_sfr1.dptr_lo[7]  = \oc8051_sfr1.oc8051_dptr1.data_lo[7] ;
  assign \oc8051_sfr1.dptr_lo[6]  = \oc8051_sfr1.oc8051_dptr1.data_lo[6] ;
  assign \oc8051_sfr1.dptr_lo[5]  = \oc8051_sfr1.oc8051_dptr1.data_lo[5] ;
  assign \oc8051_sfr1.dptr_lo[4]  = \oc8051_sfr1.oc8051_dptr1.data_lo[4] ;
  assign \oc8051_sfr1.dptr_lo[3]  = \oc8051_sfr1.oc8051_dptr1.data_lo[3] ;
  assign \oc8051_sfr1.dptr_lo[2]  = \oc8051_sfr1.oc8051_dptr1.data_lo[2] ;
  assign \oc8051_sfr1.dptr_lo[1]  = \oc8051_sfr1.oc8051_dptr1.data_lo[1] ;
  assign \oc8051_sfr1.dptr_lo[0]  = \oc8051_sfr1.oc8051_dptr1.data_lo[0] ;
  assign \oc8051_sfr1.dptr_hi[7]  = \oc8051_sfr1.oc8051_dptr1.data_hi[7] ;
  assign \oc8051_sfr1.dptr_hi[6]  = \oc8051_sfr1.oc8051_dptr1.data_hi[6] ;
  assign \oc8051_sfr1.dptr_hi[5]  = \oc8051_sfr1.oc8051_dptr1.data_hi[5] ;
  assign \oc8051_sfr1.dptr_hi[4]  = \oc8051_sfr1.oc8051_dptr1.data_hi[4] ;
  assign \oc8051_sfr1.dptr_hi[3]  = \oc8051_sfr1.oc8051_dptr1.data_hi[3] ;
  assign \oc8051_sfr1.dptr_hi[2]  = \oc8051_sfr1.oc8051_dptr1.data_hi[2] ;
  assign \oc8051_sfr1.dptr_hi[1]  = \oc8051_sfr1.oc8051_dptr1.data_hi[1] ;
  assign \oc8051_sfr1.dptr_hi[0]  = \oc8051_sfr1.oc8051_dptr1.data_hi[0] ;
  assign \oc8051_sfr1.des_acc[7]  = \oc8051_memory_interface1.alu[7] ;
  assign \oc8051_sfr1.des_acc[6]  = \oc8051_memory_interface1.alu[6] ;
  assign \oc8051_sfr1.des_acc[5]  = \oc8051_memory_interface1.alu[5] ;
  assign \oc8051_sfr1.des_acc[4]  = \oc8051_memory_interface1.alu[4] ;
  assign \oc8051_sfr1.des_acc[3]  = \oc8051_memory_interface1.alu[3] ;
  assign \oc8051_sfr1.des_acc[2]  = \oc8051_memory_interface1.alu[2] ;
  assign \oc8051_sfr1.des_acc[1]  = \oc8051_memory_interface1.alu[1] ;
  assign \oc8051_sfr1.des_acc[0]  = \oc8051_memory_interface1.alu[0] ;
  assign \oc8051_sfr1.dat2[7]  = \oc8051_sfr1.oc8051_acc1.data2_in[7] ;
  assign \oc8051_sfr1.dat2[6]  = \oc8051_sfr1.oc8051_acc1.data2_in[6] ;
  assign \oc8051_sfr1.dat2[5]  = \oc8051_sfr1.oc8051_acc1.data2_in[5] ;
  assign \oc8051_sfr1.dat2[4]  = \oc8051_sfr1.oc8051_acc1.data2_in[4] ;
  assign \oc8051_sfr1.dat2[3]  = \oc8051_sfr1.oc8051_acc1.data2_in[3] ;
  assign \oc8051_sfr1.dat2[2]  = \oc8051_sfr1.oc8051_acc1.data2_in[2] ;
  assign \oc8051_sfr1.dat2[1]  = \oc8051_sfr1.oc8051_acc1.data2_in[1] ;
  assign \oc8051_sfr1.dat2[0]  = \oc8051_sfr1.oc8051_acc1.data2_in[0] ;
  assign \oc8051_sfr1.dat1[7]  = \oc8051_indi_addr1.data_in[7] ;
  assign \oc8051_sfr1.dat1[6]  = \oc8051_indi_addr1.data_in[6] ;
  assign \oc8051_sfr1.dat1[5]  = \oc8051_indi_addr1.data_in[5] ;
  assign \oc8051_sfr1.dat1[4]  = \oc8051_indi_addr1.data_in[4] ;
  assign \oc8051_sfr1.dat1[3]  = \oc8051_indi_addr1.data_in[3] ;
  assign \oc8051_sfr1.dat1[2]  = \oc8051_indi_addr1.data_in[2] ;
  assign \oc8051_sfr1.dat1[1]  = \oc8051_indi_addr1.data_in[1] ;
  assign \oc8051_sfr1.dat1[0]  = \oc8051_indi_addr1.data_in[0] ;
  assign \oc8051_sfr1.cy  = cy;
  assign \oc8051_sfr1.clk  = wb_clk_i;
  assign \oc8051_sfr1.bank_sel[1]  = \oc8051_indi_addr1.bank[1] ;
  assign \oc8051_sfr1.bank_sel[0]  = \oc8051_indi_addr1.bank[0] ;
  assign \oc8051_sfr1.b_reg[7]  = \oc8051_sfr1.oc8051_b_register.data_out[7] ;
  assign \oc8051_sfr1.b_reg[6]  = \oc8051_sfr1.oc8051_b_register.data_out[6] ;
  assign \oc8051_sfr1.b_reg[5]  = \oc8051_sfr1.oc8051_b_register.data_out[5] ;
  assign \oc8051_sfr1.b_reg[4]  = \oc8051_sfr1.oc8051_b_register.data_out[4] ;
  assign \oc8051_sfr1.b_reg[3]  = \oc8051_sfr1.oc8051_b_register.data_out[3] ;
  assign \oc8051_sfr1.b_reg[2]  = \oc8051_sfr1.oc8051_b_register.data_out[2] ;
  assign \oc8051_sfr1.b_reg[1]  = \oc8051_sfr1.oc8051_b_register.data_out[1] ;
  assign \oc8051_sfr1.b_reg[0]  = \oc8051_sfr1.oc8051_b_register.data_out[0] ;
  assign \oc8051_sfr1.adr0[7]  = \oc8051_ram_top1.rd_addr[7] ;
  assign \oc8051_sfr1.adr0[6]  = \oc8051_memory_interface1.rd_addr[6] ;
  assign \oc8051_sfr1.adr0[5]  = \oc8051_memory_interface1.rd_addr[5] ;
  assign \oc8051_sfr1.adr0[4]  = \oc8051_memory_interface1.rd_addr[4] ;
  assign \oc8051_sfr1.adr0[3]  = \oc8051_memory_interface1.rd_addr[3] ;
  assign \oc8051_sfr1.adr0[2]  = \oc8051_ram_top1.rd_addr[2] ;
  assign \oc8051_sfr1.adr0[1]  = \oc8051_ram_top1.rd_addr[1] ;
  assign \oc8051_sfr1.adr0[0]  = \oc8051_ram_top1.rd_addr[0] ;
  assign \oc8051_sfr1.acc[7]  = \oc8051_sfr1.oc8051_acc1.data_out[7] ;
  assign \oc8051_sfr1.acc[6]  = \oc8051_sfr1.oc8051_acc1.data_out[6] ;
  assign \oc8051_sfr1.acc[5]  = \oc8051_sfr1.oc8051_acc1.data_out[5] ;
  assign \oc8051_sfr1.acc[4]  = \oc8051_sfr1.oc8051_acc1.data_out[4] ;
  assign \oc8051_sfr1.acc[3]  = \oc8051_sfr1.oc8051_acc1.data_out[3] ;
  assign \oc8051_sfr1.acc[2]  = \oc8051_sfr1.oc8051_acc1.data_out[2] ;
  assign \oc8051_sfr1.acc[1]  = \oc8051_sfr1.oc8051_acc1.data_out[1] ;
  assign \oc8051_sfr1.acc[0]  = \oc8051_sfr1.oc8051_acc1.data_out[0] ;
  assign \oc8051_ram_top1.wr_data_m[7]  = \oc8051_ram_top1.oc8051_idata.wr_data[7] ;
  assign \oc8051_ram_top1.wr_data_m[6]  = \oc8051_ram_top1.oc8051_idata.wr_data[6] ;
  assign \oc8051_ram_top1.wr_data_m[5]  = \oc8051_ram_top1.oc8051_idata.wr_data[5] ;
  assign \oc8051_ram_top1.wr_data_m[4]  = \oc8051_ram_top1.oc8051_idata.wr_data[4] ;
  assign \oc8051_ram_top1.wr_data_m[3]  = \oc8051_ram_top1.oc8051_idata.wr_data[3] ;
  assign \oc8051_ram_top1.wr_data_m[2]  = \oc8051_ram_top1.oc8051_idata.wr_data[2] ;
  assign \oc8051_ram_top1.wr_data_m[1]  = \oc8051_ram_top1.oc8051_idata.wr_data[1] ;
  assign \oc8051_ram_top1.wr_data_m[0]  = \oc8051_ram_top1.oc8051_idata.wr_data[0] ;
  assign \oc8051_ram_top1.wr_data[7]  = \oc8051_indi_addr1.data_in[7] ;
  assign \oc8051_ram_top1.wr_data[6]  = \oc8051_indi_addr1.data_in[6] ;
  assign \oc8051_ram_top1.wr_data[5]  = \oc8051_indi_addr1.data_in[5] ;
  assign \oc8051_ram_top1.wr_data[4]  = \oc8051_indi_addr1.data_in[4] ;
  assign \oc8051_ram_top1.wr_data[3]  = \oc8051_indi_addr1.data_in[3] ;
  assign \oc8051_ram_top1.wr_data[2]  = \oc8051_indi_addr1.data_in[2] ;
  assign \oc8051_ram_top1.wr_data[1]  = \oc8051_indi_addr1.data_in[1] ;
  assign \oc8051_ram_top1.wr_data[0]  = \oc8051_indi_addr1.data_in[0] ;
  assign \oc8051_ram_top1.rst  = wb_rst_i;
  assign \oc8051_ram_top1.rd_data_m[7]  = \oc8051_ram_top1.oc8051_idata.rd_data[7] ;
  assign \oc8051_ram_top1.rd_data_m[6]  = \oc8051_ram_top1.oc8051_idata.rd_data[6] ;
  assign \oc8051_ram_top1.rd_data_m[5]  = \oc8051_ram_top1.oc8051_idata.rd_data[5] ;
  assign \oc8051_ram_top1.rd_data_m[4]  = \oc8051_ram_top1.oc8051_idata.rd_data[4] ;
  assign \oc8051_ram_top1.rd_data_m[3]  = \oc8051_ram_top1.oc8051_idata.rd_data[3] ;
  assign \oc8051_ram_top1.rd_data_m[2]  = \oc8051_ram_top1.oc8051_idata.rd_data[2] ;
  assign \oc8051_ram_top1.rd_data_m[1]  = \oc8051_ram_top1.oc8051_idata.rd_data[1] ;
  assign \oc8051_ram_top1.rd_data_m[0]  = \oc8051_ram_top1.oc8051_idata.rd_data[0] ;
  assign \oc8051_ram_top1.rd_addr[6]  = \oc8051_memory_interface1.rd_addr[6] ;
  assign \oc8051_ram_top1.rd_addr[5]  = \oc8051_memory_interface1.rd_addr[5] ;
  assign \oc8051_ram_top1.rd_addr[4]  = \oc8051_memory_interface1.rd_addr[4] ;
  assign \oc8051_ram_top1.rd_addr[3]  = \oc8051_memory_interface1.rd_addr[3] ;
  assign \oc8051_ram_top1.oc8051_idata.rst  = wb_rst_i;
  assign \oc8051_ram_top1.oc8051_idata.clk  = wb_clk_i;
  assign \oc8051_ram_top1.clk  = wb_clk_i;
  assign \oc8051_ram_top1.bit_addr_r  = \oc8051_indi_addr1.wr_bit_r ;
  assign \oc8051_ram_top1.bit_addr  = \oc8051_indi_addr1.wr_bit ;
  assign \oc8051_memory_interface1.wr_dat[7]  = \oc8051_indi_addr1.data_in[7] ;
  assign \oc8051_memory_interface1.wr_dat[6]  = \oc8051_indi_addr1.data_in[6] ;
  assign \oc8051_memory_interface1.wr_dat[5]  = \oc8051_indi_addr1.data_in[5] ;
  assign \oc8051_memory_interface1.wr_dat[4]  = \oc8051_indi_addr1.data_in[4] ;
  assign \oc8051_memory_interface1.wr_dat[3]  = \oc8051_indi_addr1.data_in[3] ;
  assign \oc8051_memory_interface1.wr_dat[2]  = \oc8051_indi_addr1.data_in[2] ;
  assign \oc8051_memory_interface1.wr_dat[1]  = \oc8051_indi_addr1.data_in[1] ;
  assign \oc8051_memory_interface1.wr_dat[0]  = \oc8051_indi_addr1.data_in[0] ;
  assign \oc8051_memory_interface1.wr_bit_o  = \oc8051_indi_addr1.wr_bit ;
  assign \oc8051_memory_interface1.wr_bit_i  = \oc8051_indi_addr1.wr_bit ;
  assign \oc8051_memory_interface1.sfr_bit  = \oc8051_sfr1.bit_out ;
  assign \oc8051_memory_interface1.sfr[7]  = \oc8051_sfr1.dat0[7] ;
  assign \oc8051_memory_interface1.sfr[6]  = \oc8051_sfr1.dat0[6] ;
  assign \oc8051_memory_interface1.sfr[5]  = \oc8051_sfr1.dat0[5] ;
  assign \oc8051_memory_interface1.sfr[4]  = \oc8051_sfr1.dat0[4] ;
  assign \oc8051_memory_interface1.sfr[3]  = \oc8051_sfr1.dat0[3] ;
  assign \oc8051_memory_interface1.sfr[2]  = \oc8051_sfr1.dat0[2] ;
  assign \oc8051_memory_interface1.sfr[1]  = \oc8051_sfr1.dat0[1] ;
  assign \oc8051_memory_interface1.sfr[0]  = \oc8051_sfr1.dat0[0] ;
  assign \oc8051_memory_interface1.rst  = wb_rst_i;
  assign \oc8051_memory_interface1.rn[4]  = \oc8051_indi_addr1.bank[1] ;
  assign \oc8051_memory_interface1.rn[3]  = \oc8051_indi_addr1.bank[0] ;
  assign \oc8051_memory_interface1.rn[2]  = \oc8051_decoder1.op_cur[2] ;
  assign \oc8051_memory_interface1.rn[1]  = \oc8051_decoder1.op_cur[1] ;
  assign \oc8051_memory_interface1.rn[0]  = \oc8051_indi_addr1.sel ;
  assign \oc8051_memory_interface1.rd_addr[7]  = \oc8051_ram_top1.rd_addr[7] ;
  assign \oc8051_memory_interface1.rd_addr[2]  = \oc8051_ram_top1.rd_addr[2] ;
  assign \oc8051_memory_interface1.rd_addr[1]  = \oc8051_ram_top1.rd_addr[1] ;
  assign \oc8051_memory_interface1.rd_addr[0]  = \oc8051_ram_top1.rd_addr[0] ;
  assign \oc8051_memory_interface1.pc_out[1]  = \oc8051_memory_interface1.pc_buf[1] ;
  assign \oc8051_memory_interface1.op3_out[7]  = \oc8051_alu_src_sel1.op3[7] ;
  assign \oc8051_memory_interface1.op3_out[6]  = \oc8051_alu_src_sel1.op3[6] ;
  assign \oc8051_memory_interface1.op3_out[5]  = \oc8051_alu_src_sel1.op3[5] ;
  assign \oc8051_memory_interface1.op3_out[4]  = \oc8051_alu_src_sel1.op3[4] ;
  assign \oc8051_memory_interface1.op3_out[3]  = \oc8051_alu_src_sel1.op3[3] ;
  assign \oc8051_memory_interface1.op3_out[2]  = \oc8051_alu_src_sel1.op3[2] ;
  assign \oc8051_memory_interface1.op3_out[1]  = \oc8051_alu_src_sel1.op3[1] ;
  assign \oc8051_memory_interface1.op3_out[0]  = \oc8051_alu_src_sel1.op3[0] ;
  assign \oc8051_memory_interface1.op3_buff[7]  = \oc8051_alu_src_sel1.op3_r[7] ;
  assign \oc8051_memory_interface1.op3_buff[6]  = \oc8051_alu_src_sel1.op3_r[6] ;
  assign \oc8051_memory_interface1.op3_buff[5]  = \oc8051_alu_src_sel1.op3_r[5] ;
  assign \oc8051_memory_interface1.op3_buff[4]  = \oc8051_alu_src_sel1.op3_r[4] ;
  assign \oc8051_memory_interface1.op3_buff[3]  = \oc8051_alu_src_sel1.op3_r[3] ;
  assign \oc8051_memory_interface1.op3_buff[2]  = \oc8051_alu_src_sel1.op3_r[2] ;
  assign \oc8051_memory_interface1.op3_buff[1]  = \oc8051_alu_src_sel1.op3_r[1] ;
  assign \oc8051_memory_interface1.op3_buff[0]  = \oc8051_alu_src_sel1.op3_r[0] ;
  assign \oc8051_memory_interface1.op2_out[7]  = \oc8051_alu_src_sel1.op2[7] ;
  assign \oc8051_memory_interface1.op2_out[6]  = \oc8051_alu_src_sel1.op2[6] ;
  assign \oc8051_memory_interface1.op2_out[5]  = \oc8051_alu_src_sel1.op2[5] ;
  assign \oc8051_memory_interface1.op2_out[4]  = \oc8051_alu_src_sel1.op2[4] ;
  assign \oc8051_memory_interface1.op2_out[3]  = \oc8051_alu_src_sel1.op2[3] ;
  assign \oc8051_memory_interface1.op2_out[2]  = \oc8051_alu_src_sel1.op2[2] ;
  assign \oc8051_memory_interface1.op2_out[1]  = \oc8051_alu_src_sel1.op2[1] ;
  assign \oc8051_memory_interface1.op2_out[0]  = \oc8051_alu_src_sel1.op2[0] ;
  assign \oc8051_memory_interface1.op2_buff[7]  = \oc8051_alu_src_sel1.op2_r[7] ;
  assign \oc8051_memory_interface1.op2_buff[6]  = \oc8051_alu_src_sel1.op2_r[6] ;
  assign \oc8051_memory_interface1.op2_buff[5]  = \oc8051_alu_src_sel1.op2_r[5] ;
  assign \oc8051_memory_interface1.op2_buff[4]  = \oc8051_alu_src_sel1.op2_r[4] ;
  assign \oc8051_memory_interface1.op2_buff[3]  = \oc8051_alu_src_sel1.op2_r[3] ;
  assign \oc8051_memory_interface1.op2_buff[2]  = \oc8051_alu_src_sel1.op2_r[2] ;
  assign \oc8051_memory_interface1.op2_buff[1]  = \oc8051_alu_src_sel1.op2_r[1] ;
  assign \oc8051_memory_interface1.op2_buff[0]  = \oc8051_alu_src_sel1.op2_r[0] ;
  assign \oc8051_memory_interface1.op1_out[7]  = \oc8051_alu_src_sel1.op1[7] ;
  assign \oc8051_memory_interface1.op1_out[6]  = \oc8051_alu_src_sel1.op1[6] ;
  assign \oc8051_memory_interface1.op1_out[5]  = \oc8051_alu_src_sel1.op1[5] ;
  assign \oc8051_memory_interface1.op1_out[4]  = \oc8051_alu_src_sel1.op1[4] ;
  assign \oc8051_memory_interface1.op1_out[3]  = \oc8051_alu_src_sel1.op1[3] ;
  assign \oc8051_memory_interface1.op1_out[2]  = \oc8051_alu_src_sel1.op1[2] ;
  assign \oc8051_memory_interface1.op1_out[1]  = \oc8051_alu_src_sel1.op1[1] ;
  assign \oc8051_memory_interface1.op1_out[0]  = \oc8051_alu_src_sel1.op1[0] ;
  assign \oc8051_memory_interface1.intr  = intr;
  assign \oc8051_memory_interface1.int_v[7]  = \oc8051_sfr1.oc8051_int1.int_vec[7] ;
  assign \oc8051_memory_interface1.int_v[6]  = \oc8051_sfr1.oc8051_int1.int_vec[6] ;
  assign \oc8051_memory_interface1.int_v[5]  = \oc8051_sfr1.oc8051_int1.int_vec[5] ;
  assign \oc8051_memory_interface1.int_v[4]  = \oc8051_sfr1.oc8051_int1.int_vec[4] ;
  assign \oc8051_memory_interface1.int_v[3]  = \oc8051_sfr1.oc8051_int1.int_vec[3] ;
  assign \oc8051_memory_interface1.int_v[2]  = \oc8051_sfr1.oc8051_int1.int_vec[2] ;
  assign \oc8051_memory_interface1.int_v[1]  = \oc8051_sfr1.oc8051_int1.int_vec[1] ;
  assign \oc8051_memory_interface1.int_v[0]  = \oc8051_sfr1.oc8051_int1.int_vec[0] ;
  assign \oc8051_memory_interface1.imm_r[7]  = \oc8051_alu_src_sel1.op2_r[7] ;
  assign \oc8051_memory_interface1.imm_r[6]  = \oc8051_alu_src_sel1.op2_r[6] ;
  assign \oc8051_memory_interface1.imm_r[5]  = \oc8051_alu_src_sel1.op2_r[5] ;
  assign \oc8051_memory_interface1.imm_r[4]  = \oc8051_alu_src_sel1.op2_r[4] ;
  assign \oc8051_memory_interface1.imm_r[3]  = \oc8051_alu_src_sel1.op2_r[3] ;
  assign \oc8051_memory_interface1.imm_r[2]  = \oc8051_alu_src_sel1.op2_r[2] ;
  assign \oc8051_memory_interface1.imm_r[1]  = \oc8051_alu_src_sel1.op2_r[1] ;
  assign \oc8051_memory_interface1.imm_r[0]  = \oc8051_alu_src_sel1.op2_r[0] ;
  assign \oc8051_memory_interface1.imm2_r[7]  = \oc8051_alu_src_sel1.op3_r[7] ;
  assign \oc8051_memory_interface1.imm2_r[6]  = \oc8051_alu_src_sel1.op3_r[6] ;
  assign \oc8051_memory_interface1.imm2_r[5]  = \oc8051_alu_src_sel1.op3_r[5] ;
  assign \oc8051_memory_interface1.imm2_r[4]  = \oc8051_alu_src_sel1.op3_r[4] ;
  assign \oc8051_memory_interface1.imm2_r[3]  = \oc8051_alu_src_sel1.op3_r[3] ;
  assign \oc8051_memory_interface1.imm2_r[2]  = \oc8051_alu_src_sel1.op3_r[2] ;
  assign \oc8051_memory_interface1.imm2_r[1]  = \oc8051_alu_src_sel1.op3_r[1] ;
  assign \oc8051_memory_interface1.imm2_r[0]  = \oc8051_alu_src_sel1.op3_r[0] ;
  assign \oc8051_memory_interface1.imm2[7]  = \oc8051_alu_src_sel1.op3[7] ;
  assign \oc8051_memory_interface1.imm2[6]  = \oc8051_alu_src_sel1.op3[6] ;
  assign \oc8051_memory_interface1.imm2[5]  = \oc8051_alu_src_sel1.op3[5] ;
  assign \oc8051_memory_interface1.imm2[4]  = \oc8051_alu_src_sel1.op3[4] ;
  assign \oc8051_memory_interface1.imm2[3]  = \oc8051_alu_src_sel1.op3[3] ;
  assign \oc8051_memory_interface1.imm2[2]  = \oc8051_alu_src_sel1.op3[2] ;
  assign \oc8051_memory_interface1.imm2[1]  = \oc8051_alu_src_sel1.op3[1] ;
  assign \oc8051_memory_interface1.imm2[0]  = \oc8051_alu_src_sel1.op3[0] ;
  assign \oc8051_memory_interface1.imm[7]  = \oc8051_alu_src_sel1.op2[7] ;
  assign \oc8051_memory_interface1.imm[6]  = \oc8051_alu_src_sel1.op2[6] ;
  assign \oc8051_memory_interface1.imm[5]  = \oc8051_alu_src_sel1.op2[5] ;
  assign \oc8051_memory_interface1.imm[4]  = \oc8051_alu_src_sel1.op2[4] ;
  assign \oc8051_memory_interface1.imm[3]  = \oc8051_alu_src_sel1.op2[3] ;
  assign \oc8051_memory_interface1.imm[2]  = \oc8051_alu_src_sel1.op2[2] ;
  assign \oc8051_memory_interface1.imm[1]  = \oc8051_alu_src_sel1.op2[1] ;
  assign \oc8051_memory_interface1.imm[0]  = \oc8051_alu_src_sel1.op2[0] ;
  assign \oc8051_memory_interface1.idat_i[31]  = \wbi_dat_i[31] ;
  assign \oc8051_memory_interface1.idat_i[30]  = \wbi_dat_i[30] ;
  assign \oc8051_memory_interface1.idat_i[29]  = \wbi_dat_i[29] ;
  assign \oc8051_memory_interface1.idat_i[28]  = \wbi_dat_i[28] ;
  assign \oc8051_memory_interface1.idat_i[27]  = \wbi_dat_i[27] ;
  assign \oc8051_memory_interface1.idat_i[26]  = \wbi_dat_i[26] ;
  assign \oc8051_memory_interface1.idat_i[25]  = \wbi_dat_i[25] ;
  assign \oc8051_memory_interface1.idat_i[24]  = \wbi_dat_i[24] ;
  assign \oc8051_memory_interface1.idat_i[23]  = \wbi_dat_i[23] ;
  assign \oc8051_memory_interface1.idat_i[22]  = \wbi_dat_i[22] ;
  assign \oc8051_memory_interface1.idat_i[21]  = \wbi_dat_i[21] ;
  assign \oc8051_memory_interface1.idat_i[20]  = \wbi_dat_i[20] ;
  assign \oc8051_memory_interface1.idat_i[19]  = \wbi_dat_i[19] ;
  assign \oc8051_memory_interface1.idat_i[18]  = \wbi_dat_i[18] ;
  assign \oc8051_memory_interface1.idat_i[17]  = \wbi_dat_i[17] ;
  assign \oc8051_memory_interface1.idat_i[16]  = \wbi_dat_i[16] ;
  assign \oc8051_memory_interface1.idat_i[15]  = \wbi_dat_i[15] ;
  assign \oc8051_memory_interface1.idat_i[14]  = \wbi_dat_i[14] ;
  assign \oc8051_memory_interface1.idat_i[13]  = \wbi_dat_i[13] ;
  assign \oc8051_memory_interface1.idat_i[12]  = \wbi_dat_i[12] ;
  assign \oc8051_memory_interface1.idat_i[11]  = \wbi_dat_i[11] ;
  assign \oc8051_memory_interface1.idat_i[10]  = \wbi_dat_i[10] ;
  assign \oc8051_memory_interface1.idat_i[9]  = \wbi_dat_i[9] ;
  assign \oc8051_memory_interface1.idat_i[8]  = \wbi_dat_i[8] ;
  assign \oc8051_memory_interface1.idat_i[7]  = \wbi_dat_i[7] ;
  assign \oc8051_memory_interface1.idat_i[6]  = \wbi_dat_i[6] ;
  assign \oc8051_memory_interface1.idat_i[5]  = \wbi_dat_i[5] ;
  assign \oc8051_memory_interface1.idat_i[4]  = \wbi_dat_i[4] ;
  assign \oc8051_memory_interface1.idat_i[3]  = \wbi_dat_i[3] ;
  assign \oc8051_memory_interface1.idat_i[2]  = \wbi_dat_i[2] ;
  assign \oc8051_memory_interface1.idat_i[1]  = \wbi_dat_i[1] ;
  assign \oc8051_memory_interface1.idat_i[0]  = \wbi_dat_i[0] ;
  assign \oc8051_memory_interface1.iadr_o[15]  = \wbi_adr_o[15] ;
  assign \oc8051_memory_interface1.iadr_o[14]  = \wbi_adr_o[14] ;
  assign \oc8051_memory_interface1.iadr_o[13]  = \wbi_adr_o[13] ;
  assign \oc8051_memory_interface1.iadr_o[12]  = \wbi_adr_o[12] ;
  assign \oc8051_memory_interface1.iadr_o[11]  = \wbi_adr_o[11] ;
  assign \oc8051_memory_interface1.iadr_o[10]  = \wbi_adr_o[10] ;
  assign \oc8051_memory_interface1.iadr_o[9]  = \wbi_adr_o[9] ;
  assign \oc8051_memory_interface1.iadr_o[8]  = \wbi_adr_o[8] ;
  assign \oc8051_memory_interface1.iadr_o[7]  = \wbi_adr_o[7] ;
  assign \oc8051_memory_interface1.iadr_o[6]  = \wbi_adr_o[6] ;
  assign \oc8051_memory_interface1.iadr_o[5]  = \wbi_adr_o[5] ;
  assign \oc8051_memory_interface1.iadr_o[4]  = \wbi_adr_o[4] ;
  assign \oc8051_memory_interface1.iadr_o[3]  = \wbi_adr_o[3] ;
  assign \oc8051_memory_interface1.iadr_o[2]  = \wbi_adr_o[2] ;
  assign \oc8051_memory_interface1.iadr_o[1]  = \wbi_adr_o[1] ;
  assign \oc8051_memory_interface1.iadr_o[0]  = \wbi_adr_o[0] ;
  assign \oc8051_memory_interface1.iack_i  = wbi_ack_i;
  assign \oc8051_memory_interface1.ea  = ea_in;
  assign \oc8051_memory_interface1.dptr[15]  = \oc8051_sfr1.oc8051_dptr1.data_hi[7] ;
  assign \oc8051_memory_interface1.dptr[14]  = \oc8051_sfr1.oc8051_dptr1.data_hi[6] ;
  assign \oc8051_memory_interface1.dptr[13]  = \oc8051_sfr1.oc8051_dptr1.data_hi[5] ;
  assign \oc8051_memory_interface1.dptr[12]  = \oc8051_sfr1.oc8051_dptr1.data_hi[4] ;
  assign \oc8051_memory_interface1.dptr[11]  = \oc8051_sfr1.oc8051_dptr1.data_hi[3] ;
  assign \oc8051_memory_interface1.dptr[10]  = \oc8051_sfr1.oc8051_dptr1.data_hi[2] ;
  assign \oc8051_memory_interface1.dptr[9]  = \oc8051_sfr1.oc8051_dptr1.data_hi[1] ;
  assign \oc8051_memory_interface1.dptr[8]  = \oc8051_sfr1.oc8051_dptr1.data_hi[0] ;
  assign \oc8051_memory_interface1.dptr[7]  = \oc8051_sfr1.oc8051_dptr1.data_lo[7] ;
  assign \oc8051_memory_interface1.dptr[6]  = \oc8051_sfr1.oc8051_dptr1.data_lo[6] ;
  assign \oc8051_memory_interface1.dptr[5]  = \oc8051_sfr1.oc8051_dptr1.data_lo[5] ;
  assign \oc8051_memory_interface1.dptr[4]  = \oc8051_sfr1.oc8051_dptr1.data_lo[4] ;
  assign \oc8051_memory_interface1.dptr[3]  = \oc8051_sfr1.oc8051_dptr1.data_lo[3] ;
  assign \oc8051_memory_interface1.dptr[2]  = \oc8051_sfr1.oc8051_dptr1.data_lo[2] ;
  assign \oc8051_memory_interface1.dptr[1]  = \oc8051_sfr1.oc8051_dptr1.data_lo[1] ;
  assign \oc8051_memory_interface1.dptr[0]  = \oc8051_sfr1.oc8051_dptr1.data_lo[0] ;
  assign \oc8051_memory_interface1.dmem_wait  = \oc8051_memory_interface1.dstb_o ;
  assign \oc8051_memory_interface1.des_acc[7]  = \oc8051_memory_interface1.alu[7] ;
  assign \oc8051_memory_interface1.des_acc[6]  = \oc8051_memory_interface1.alu[6] ;
  assign \oc8051_memory_interface1.des_acc[5]  = \oc8051_memory_interface1.alu[5] ;
  assign \oc8051_memory_interface1.des_acc[4]  = \oc8051_memory_interface1.alu[4] ;
  assign \oc8051_memory_interface1.des_acc[3]  = \oc8051_memory_interface1.alu[3] ;
  assign \oc8051_memory_interface1.des_acc[2]  = \oc8051_memory_interface1.alu[2] ;
  assign \oc8051_memory_interface1.des_acc[1]  = \oc8051_memory_interface1.alu[1] ;
  assign \oc8051_memory_interface1.des_acc[0]  = \oc8051_memory_interface1.alu[0] ;
  assign \oc8051_memory_interface1.des2[7]  = \oc8051_sfr1.oc8051_acc1.data2_in[7] ;
  assign \oc8051_memory_interface1.des2[6]  = \oc8051_sfr1.oc8051_acc1.data2_in[6] ;
  assign \oc8051_memory_interface1.des2[5]  = \oc8051_sfr1.oc8051_acc1.data2_in[5] ;
  assign \oc8051_memory_interface1.des2[4]  = \oc8051_sfr1.oc8051_acc1.data2_in[4] ;
  assign \oc8051_memory_interface1.des2[3]  = \oc8051_sfr1.oc8051_acc1.data2_in[3] ;
  assign \oc8051_memory_interface1.des2[2]  = \oc8051_sfr1.oc8051_acc1.data2_in[2] ;
  assign \oc8051_memory_interface1.des2[1]  = \oc8051_sfr1.oc8051_acc1.data2_in[1] ;
  assign \oc8051_memory_interface1.des2[0]  = \oc8051_sfr1.oc8051_acc1.data2_in[0] ;
  assign \oc8051_memory_interface1.des1[7]  = \oc8051_indi_addr1.data_in[7] ;
  assign \oc8051_memory_interface1.des1[6]  = \oc8051_indi_addr1.data_in[6] ;
  assign \oc8051_memory_interface1.des1[5]  = \oc8051_indi_addr1.data_in[5] ;
  assign \oc8051_memory_interface1.des1[4]  = \oc8051_indi_addr1.data_in[4] ;
  assign \oc8051_memory_interface1.des1[3]  = \oc8051_indi_addr1.data_in[3] ;
  assign \oc8051_memory_interface1.des1[2]  = \oc8051_indi_addr1.data_in[2] ;
  assign \oc8051_memory_interface1.des1[1]  = \oc8051_indi_addr1.data_in[1] ;
  assign \oc8051_memory_interface1.des1[0]  = \oc8051_indi_addr1.data_in[0] ;
  assign \oc8051_memory_interface1.ddat_i[7]  = \wbd_dat_i[7] ;
  assign \oc8051_memory_interface1.ddat_i[6]  = \wbd_dat_i[6] ;
  assign \oc8051_memory_interface1.ddat_i[5]  = \wbd_dat_i[5] ;
  assign \oc8051_memory_interface1.ddat_i[4]  = \wbd_dat_i[4] ;
  assign \oc8051_memory_interface1.ddat_i[3]  = \wbd_dat_i[3] ;
  assign \oc8051_memory_interface1.ddat_i[2]  = \wbd_dat_i[2] ;
  assign \oc8051_memory_interface1.ddat_i[1]  = \wbd_dat_i[1] ;
  assign \oc8051_memory_interface1.ddat_i[0]  = \wbd_dat_i[0] ;
  assign \oc8051_memory_interface1.dadr_o[15]  = \oc8051_memory_interface1.dadr_ot[15] ;
  assign \oc8051_memory_interface1.dadr_o[14]  = \oc8051_memory_interface1.dadr_ot[14] ;
  assign \oc8051_memory_interface1.dadr_o[13]  = \oc8051_memory_interface1.dadr_ot[13] ;
  assign \oc8051_memory_interface1.dadr_o[12]  = \oc8051_memory_interface1.dadr_ot[12] ;
  assign \oc8051_memory_interface1.dadr_o[11]  = \oc8051_memory_interface1.dadr_ot[11] ;
  assign \oc8051_memory_interface1.dadr_o[10]  = \oc8051_memory_interface1.dadr_ot[10] ;
  assign \oc8051_memory_interface1.dadr_o[9]  = \oc8051_memory_interface1.dadr_ot[9] ;
  assign \oc8051_memory_interface1.dadr_o[8]  = \oc8051_memory_interface1.dadr_ot[8] ;
  assign \oc8051_memory_interface1.dadr_o[7]  = \oc8051_memory_interface1.dadr_ot[7] ;
  assign \oc8051_memory_interface1.dadr_o[6]  = \oc8051_memory_interface1.dadr_ot[6] ;
  assign \oc8051_memory_interface1.dadr_o[5]  = \oc8051_memory_interface1.dadr_ot[5] ;
  assign \oc8051_memory_interface1.dadr_o[4]  = \oc8051_memory_interface1.dadr_ot[4] ;
  assign \oc8051_memory_interface1.dadr_o[3]  = \oc8051_memory_interface1.dadr_ot[3] ;
  assign \oc8051_memory_interface1.dadr_o[2]  = \oc8051_memory_interface1.dadr_ot[2] ;
  assign \oc8051_memory_interface1.dadr_o[1]  = \oc8051_memory_interface1.dadr_ot[1] ;
  assign \oc8051_memory_interface1.dadr_o[0]  = \oc8051_memory_interface1.dadr_ot[0] ;
  assign \oc8051_memory_interface1.dack_i  = wbd_ack_i;
  assign \oc8051_memory_interface1.clk  = wb_clk_i;
  assign \oc8051_memory_interface1.bank[1]  = \oc8051_indi_addr1.bank[1] ;
  assign \oc8051_memory_interface1.bank[0]  = \oc8051_indi_addr1.bank[0] ;
  assign \oc8051_memory_interface1.alu[15]  = \oc8051_sfr1.oc8051_acc1.data2_in[7] ;
  assign \oc8051_memory_interface1.alu[14]  = \oc8051_sfr1.oc8051_acc1.data2_in[6] ;
  assign \oc8051_memory_interface1.alu[13]  = \oc8051_sfr1.oc8051_acc1.data2_in[5] ;
  assign \oc8051_memory_interface1.alu[12]  = \oc8051_sfr1.oc8051_acc1.data2_in[4] ;
  assign \oc8051_memory_interface1.alu[11]  = \oc8051_sfr1.oc8051_acc1.data2_in[3] ;
  assign \oc8051_memory_interface1.alu[10]  = \oc8051_sfr1.oc8051_acc1.data2_in[2] ;
  assign \oc8051_memory_interface1.alu[9]  = \oc8051_sfr1.oc8051_acc1.data2_in[1] ;
  assign \oc8051_memory_interface1.alu[8]  = \oc8051_sfr1.oc8051_acc1.data2_in[0] ;
  assign \oc8051_memory_interface1.acc[7]  = \oc8051_sfr1.oc8051_acc1.data_out[7] ;
  assign \oc8051_memory_interface1.acc[6]  = \oc8051_sfr1.oc8051_acc1.data_out[6] ;
  assign \oc8051_memory_interface1.acc[5]  = \oc8051_sfr1.oc8051_acc1.data_out[5] ;
  assign \oc8051_memory_interface1.acc[4]  = \oc8051_sfr1.oc8051_acc1.data_out[4] ;
  assign \oc8051_memory_interface1.acc[3]  = \oc8051_sfr1.oc8051_acc1.data_out[3] ;
  assign \oc8051_memory_interface1.acc[2]  = \oc8051_sfr1.oc8051_acc1.data_out[2] ;
  assign \oc8051_memory_interface1.acc[1]  = \oc8051_sfr1.oc8051_acc1.data_out[1] ;
  assign \oc8051_memory_interface1.acc[0]  = \oc8051_sfr1.oc8051_acc1.data_out[0] ;
  assign \oc8051_indi_addr1.rst  = wb_rst_i;
  assign \oc8051_indi_addr1.ri_out[7]  = \oc8051_memory_interface1.ri[7] ;
  assign \oc8051_indi_addr1.ri_out[6]  = \oc8051_memory_interface1.ri[6] ;
  assign \oc8051_indi_addr1.ri_out[5]  = \oc8051_memory_interface1.ri[5] ;
  assign \oc8051_indi_addr1.ri_out[4]  = \oc8051_memory_interface1.ri[4] ;
  assign \oc8051_indi_addr1.ri_out[3]  = \oc8051_memory_interface1.ri[3] ;
  assign \oc8051_indi_addr1.ri_out[2]  = \oc8051_memory_interface1.ri[2] ;
  assign \oc8051_indi_addr1.ri_out[1]  = \oc8051_memory_interface1.ri[1] ;
  assign \oc8051_indi_addr1.ri_out[0]  = \oc8051_memory_interface1.ri[0] ;
  assign \oc8051_indi_addr1.clk  = wb_clk_i;
  assign \oc8051_decoder1.wait_data  = \oc8051_sfr1.wait_data ;
  assign \oc8051_decoder1.src_sel2[3]  = _03909_;
  assign \oc8051_decoder1.src_sel1[4]  = _03909_;
  assign \oc8051_decoder1.rst  = wb_rst_i;
  assign \oc8051_decoder1.op_in[7]  = \oc8051_alu_src_sel1.op1[7] ;
  assign \oc8051_decoder1.op_in[6]  = \oc8051_alu_src_sel1.op1[6] ;
  assign \oc8051_decoder1.op_in[5]  = \oc8051_alu_src_sel1.op1[5] ;
  assign \oc8051_decoder1.op_in[4]  = \oc8051_alu_src_sel1.op1[4] ;
  assign \oc8051_decoder1.op_in[3]  = \oc8051_alu_src_sel1.op1[3] ;
  assign \oc8051_decoder1.op_in[2]  = \oc8051_alu_src_sel1.op1[2] ;
  assign \oc8051_decoder1.op_in[1]  = \oc8051_alu_src_sel1.op1[1] ;
  assign \oc8051_decoder1.op_in[0]  = \oc8051_alu_src_sel1.op1[0] ;
  assign \oc8051_decoder1.op_cur[0]  = \oc8051_indi_addr1.sel ;
  assign \oc8051_decoder1.op1_c[2]  = \oc8051_decoder1.op_cur[2] ;
  assign \oc8051_decoder1.op1_c[1]  = \oc8051_decoder1.op_cur[1] ;
  assign \oc8051_decoder1.op1_c[0]  = \oc8051_indi_addr1.sel ;
  assign \oc8051_decoder1.mem_act[5]  = _03909_;
  assign \oc8051_decoder1.mem_act[0]  = _03909_;
  assign \oc8051_decoder1.cy_sel[3]  = _03909_;
  assign \oc8051_decoder1.clk  = wb_clk_i;
  assign \oc8051_decoder1.bit_addr  = \oc8051_indi_addr1.wr_bit ;
  assign \oc8051_cy_select1.data_out  = \oc8051_alu1.srcCy ;
  assign \oc8051_cy_select1.cy_in  = cy;
  assign \oc8051_comp1.des[7]  = \oc8051_alu1.sub_result[7] ;
  assign \oc8051_comp1.des[6]  = \oc8051_alu1.sub8[2] ;
  assign \oc8051_comp1.des[5]  = \oc8051_alu1.sub8[1] ;
  assign \oc8051_comp1.des[4]  = \oc8051_alu1.sub8[0] ;
  assign \oc8051_comp1.des[3]  = \oc8051_alu1.sub4[3] ;
  assign \oc8051_comp1.des[2]  = \oc8051_alu1.sub4[2] ;
  assign \oc8051_comp1.des[1]  = \oc8051_alu1.sub4[1] ;
  assign \oc8051_comp1.des[0]  = \oc8051_alu1.sub4[0] ;
  assign \oc8051_comp1.cy  = cy;
  assign \oc8051_comp1.acc[7]  = \oc8051_sfr1.oc8051_acc1.data_out[7] ;
  assign \oc8051_comp1.acc[6]  = \oc8051_sfr1.oc8051_acc1.data_out[6] ;
  assign \oc8051_comp1.acc[5]  = \oc8051_sfr1.oc8051_acc1.data_out[5] ;
  assign \oc8051_comp1.acc[4]  = \oc8051_sfr1.oc8051_acc1.data_out[4] ;
  assign \oc8051_comp1.acc[3]  = \oc8051_sfr1.oc8051_acc1.data_out[3] ;
  assign \oc8051_comp1.acc[2]  = \oc8051_sfr1.oc8051_acc1.data_out[2] ;
  assign \oc8051_comp1.acc[1]  = \oc8051_sfr1.oc8051_acc1.data_out[1] ;
  assign \oc8051_comp1.acc[0]  = \oc8051_sfr1.oc8051_acc1.data_out[0] ;
  assign \oc8051_alu_src_sel1.src3[7]  = \oc8051_alu1.src3[7] ;
  assign \oc8051_alu_src_sel1.src3[6]  = \oc8051_alu1.src3[6] ;
  assign \oc8051_alu_src_sel1.src3[5]  = \oc8051_alu1.src3[5] ;
  assign \oc8051_alu_src_sel1.src3[4]  = \oc8051_alu1.src3[4] ;
  assign \oc8051_alu_src_sel1.src3[3]  = \oc8051_alu1.src3[3] ;
  assign \oc8051_alu_src_sel1.src3[2]  = \oc8051_alu1.src3[2] ;
  assign \oc8051_alu_src_sel1.src3[1]  = \oc8051_alu1.src3[1] ;
  assign \oc8051_alu_src_sel1.src3[0]  = \oc8051_alu1.src3[0] ;
  assign \oc8051_alu_src_sel1.src2[7]  = \oc8051_alu1.adda ;
  assign \oc8051_alu_src_sel1.src2[6]  = \oc8051_alu1.oc8051_div1.src2[6] ;
  assign \oc8051_alu_src_sel1.src2[5]  = \oc8051_alu1.oc8051_div1.src2[5] ;
  assign \oc8051_alu_src_sel1.src2[4]  = \oc8051_alu1.oc8051_div1.src2[4] ;
  assign \oc8051_alu_src_sel1.src2[3]  = \oc8051_alu1.oc8051_div1.src2[3] ;
  assign \oc8051_alu_src_sel1.src2[2]  = \oc8051_alu1.oc8051_div1.src2[2] ;
  assign \oc8051_alu_src_sel1.src2[1]  = \oc8051_alu1.oc8051_div1.src2[1] ;
  assign \oc8051_alu_src_sel1.src2[0]  = \oc8051_alu1.oc8051_div1.src2[0] ;
  assign \oc8051_alu_src_sel1.src1[7]  = \oc8051_alu1.add9 ;
  assign \oc8051_alu_src_sel1.src1[6]  = \oc8051_alu1.oc8051_div1.src1[6] ;
  assign \oc8051_alu_src_sel1.src1[5]  = \oc8051_alu1.oc8051_div1.src1[5] ;
  assign \oc8051_alu_src_sel1.src1[4]  = \oc8051_alu1.oc8051_div1.src1[4] ;
  assign \oc8051_alu_src_sel1.src1[3]  = \oc8051_alu1.oc8051_div1.src1[3] ;
  assign \oc8051_alu_src_sel1.src1[2]  = \oc8051_alu1.oc8051_div1.src1[2] ;
  assign \oc8051_alu_src_sel1.src1[1]  = \oc8051_alu1.oc8051_div1.src1[1] ;
  assign \oc8051_alu_src_sel1.src1[0]  = \oc8051_alu1.oc8051_div1.src1[0] ;
  assign \oc8051_alu_src_sel1.sel3  = \oc8051_decoder1.src_sel3 ;
  assign \oc8051_alu_src_sel1.rst  = wb_rst_i;
  assign \oc8051_alu_src_sel1.pc[15]  = \oc8051_memory_interface1.pc[15] ;
  assign \oc8051_alu_src_sel1.pc[14]  = \oc8051_memory_interface1.pc[14] ;
  assign \oc8051_alu_src_sel1.pc[13]  = \oc8051_memory_interface1.pc[13] ;
  assign \oc8051_alu_src_sel1.pc[12]  = \oc8051_memory_interface1.pc[12] ;
  assign \oc8051_alu_src_sel1.pc[11]  = \oc8051_memory_interface1.pc[11] ;
  assign \oc8051_alu_src_sel1.pc[10]  = \oc8051_memory_interface1.pc[10] ;
  assign \oc8051_alu_src_sel1.pc[9]  = \oc8051_memory_interface1.pc[9] ;
  assign \oc8051_alu_src_sel1.pc[8]  = \oc8051_memory_interface1.pc[8] ;
  assign \oc8051_alu_src_sel1.pc[7]  = \oc8051_memory_interface1.pc[7] ;
  assign \oc8051_alu_src_sel1.pc[6]  = \oc8051_memory_interface1.pc[6] ;
  assign \oc8051_alu_src_sel1.pc[5]  = \oc8051_memory_interface1.pc[5] ;
  assign \oc8051_alu_src_sel1.pc[4]  = \oc8051_memory_interface1.pc[4] ;
  assign \oc8051_alu_src_sel1.pc[3]  = \oc8051_memory_interface1.pc[3] ;
  assign \oc8051_alu_src_sel1.pc[2]  = \oc8051_memory_interface1.pc[2] ;
  assign \oc8051_alu_src_sel1.pc[1]  = \oc8051_memory_interface1.pc[1] ;
  assign \oc8051_alu_src_sel1.pc[0]  = \oc8051_memory_interface1.pc[0] ;
  assign \oc8051_alu_src_sel1.dptr[15]  = \oc8051_sfr1.oc8051_dptr1.data_hi[7] ;
  assign \oc8051_alu_src_sel1.dptr[14]  = \oc8051_sfr1.oc8051_dptr1.data_hi[6] ;
  assign \oc8051_alu_src_sel1.dptr[13]  = \oc8051_sfr1.oc8051_dptr1.data_hi[5] ;
  assign \oc8051_alu_src_sel1.dptr[12]  = \oc8051_sfr1.oc8051_dptr1.data_hi[4] ;
  assign \oc8051_alu_src_sel1.dptr[11]  = \oc8051_sfr1.oc8051_dptr1.data_hi[3] ;
  assign \oc8051_alu_src_sel1.dptr[10]  = \oc8051_sfr1.oc8051_dptr1.data_hi[2] ;
  assign \oc8051_alu_src_sel1.dptr[9]  = \oc8051_sfr1.oc8051_dptr1.data_hi[1] ;
  assign \oc8051_alu_src_sel1.dptr[8]  = \oc8051_sfr1.oc8051_dptr1.data_hi[0] ;
  assign \oc8051_alu_src_sel1.dptr[7]  = \oc8051_sfr1.oc8051_dptr1.data_lo[7] ;
  assign \oc8051_alu_src_sel1.dptr[6]  = \oc8051_sfr1.oc8051_dptr1.data_lo[6] ;
  assign \oc8051_alu_src_sel1.dptr[5]  = \oc8051_sfr1.oc8051_dptr1.data_lo[5] ;
  assign \oc8051_alu_src_sel1.dptr[4]  = \oc8051_sfr1.oc8051_dptr1.data_lo[4] ;
  assign \oc8051_alu_src_sel1.dptr[3]  = \oc8051_sfr1.oc8051_dptr1.data_lo[3] ;
  assign \oc8051_alu_src_sel1.dptr[2]  = \oc8051_sfr1.oc8051_dptr1.data_lo[2] ;
  assign \oc8051_alu_src_sel1.dptr[1]  = \oc8051_sfr1.oc8051_dptr1.data_lo[1] ;
  assign \oc8051_alu_src_sel1.dptr[0]  = \oc8051_sfr1.oc8051_dptr1.data_lo[0] ;
  assign \oc8051_alu_src_sel1.clk  = wb_clk_i;
  assign \oc8051_alu_src_sel1.acc[7]  = \oc8051_sfr1.oc8051_acc1.data_out[7] ;
  assign \oc8051_alu_src_sel1.acc[6]  = \oc8051_sfr1.oc8051_acc1.data_out[6] ;
  assign \oc8051_alu_src_sel1.acc[5]  = \oc8051_sfr1.oc8051_acc1.data_out[5] ;
  assign \oc8051_alu_src_sel1.acc[4]  = \oc8051_sfr1.oc8051_acc1.data_out[4] ;
  assign \oc8051_alu_src_sel1.acc[3]  = \oc8051_sfr1.oc8051_acc1.data_out[3] ;
  assign \oc8051_alu_src_sel1.acc[2]  = \oc8051_sfr1.oc8051_acc1.data_out[2] ;
  assign \oc8051_alu_src_sel1.acc[1]  = \oc8051_sfr1.oc8051_acc1.data_out[1] ;
  assign \oc8051_alu_src_sel1.acc[0]  = \oc8051_sfr1.oc8051_acc1.data_out[0] ;
  assign \oc8051_alu1.suba  = \oc8051_alu1.adda ;
  assign \oc8051_alu1.sub_result[6]  = \oc8051_alu1.sub8[2] ;
  assign \oc8051_alu1.sub_result[5]  = \oc8051_alu1.sub8[1] ;
  assign \oc8051_alu1.sub_result[4]  = \oc8051_alu1.sub8[0] ;
  assign \oc8051_alu1.sub_result[3]  = \oc8051_alu1.sub4[3] ;
  assign \oc8051_alu1.sub_result[2]  = \oc8051_alu1.sub4[2] ;
  assign \oc8051_alu1.sub_result[1]  = \oc8051_alu1.sub4[1] ;
  assign \oc8051_alu1.sub_result[0]  = \oc8051_alu1.sub4[0] ;
  assign \oc8051_alu1.sub9  = \oc8051_alu1.add9 ;
  assign \oc8051_alu1.sub6[2]  = \oc8051_alu1.oc8051_div1.src2[6] ;
  assign \oc8051_alu1.sub6[1]  = \oc8051_alu1.oc8051_div1.src2[5] ;
  assign \oc8051_alu1.sub6[0]  = \oc8051_alu1.oc8051_div1.src2[4] ;
  assign \oc8051_alu1.sub5[2]  = \oc8051_alu1.oc8051_div1.src1[6] ;
  assign \oc8051_alu1.sub5[1]  = \oc8051_alu1.oc8051_div1.src1[5] ;
  assign \oc8051_alu1.sub5[0]  = \oc8051_alu1.oc8051_div1.src1[4] ;
  assign \oc8051_alu1.sub3[4]  = _03907_;
  assign \oc8051_alu1.sub3[3]  = _03907_;
  assign \oc8051_alu1.sub3[2]  = _03907_;
  assign \oc8051_alu1.sub3[1]  = _03907_;
  assign \oc8051_alu1.sub3[0]  = \oc8051_alu1.srcCy ;
  assign \oc8051_alu1.sub2[3]  = \oc8051_alu1.oc8051_div1.src2[3] ;
  assign \oc8051_alu1.sub2[2]  = \oc8051_alu1.oc8051_div1.src2[2] ;
  assign \oc8051_alu1.sub2[1]  = \oc8051_alu1.oc8051_div1.src2[1] ;
  assign \oc8051_alu1.sub2[0]  = \oc8051_alu1.oc8051_div1.src2[0] ;
  assign \oc8051_alu1.sub1[3]  = \oc8051_alu1.oc8051_div1.src1[3] ;
  assign \oc8051_alu1.sub1[2]  = \oc8051_alu1.oc8051_div1.src1[2] ;
  assign \oc8051_alu1.sub1[1]  = \oc8051_alu1.oc8051_div1.src1[1] ;
  assign \oc8051_alu1.sub1[0]  = \oc8051_alu1.oc8051_div1.src1[0] ;
  assign \oc8051_alu1.src2[7]  = \oc8051_alu1.adda ;
  assign \oc8051_alu1.src2[6]  = \oc8051_alu1.oc8051_div1.src2[6] ;
  assign \oc8051_alu1.src2[5]  = \oc8051_alu1.oc8051_div1.src2[5] ;
  assign \oc8051_alu1.src2[4]  = \oc8051_alu1.oc8051_div1.src2[4] ;
  assign \oc8051_alu1.src2[3]  = \oc8051_alu1.oc8051_div1.src2[3] ;
  assign \oc8051_alu1.src2[2]  = \oc8051_alu1.oc8051_div1.src2[2] ;
  assign \oc8051_alu1.src2[1]  = \oc8051_alu1.oc8051_div1.src2[1] ;
  assign \oc8051_alu1.src2[0]  = \oc8051_alu1.oc8051_div1.src2[0] ;
  assign \oc8051_alu1.src1[7]  = \oc8051_alu1.add9 ;
  assign \oc8051_alu1.src1[6]  = \oc8051_alu1.oc8051_div1.src1[6] ;
  assign \oc8051_alu1.src1[5]  = \oc8051_alu1.oc8051_div1.src1[5] ;
  assign \oc8051_alu1.src1[4]  = \oc8051_alu1.oc8051_div1.src1[4] ;
  assign \oc8051_alu1.src1[3]  = \oc8051_alu1.oc8051_div1.src1[3] ;
  assign \oc8051_alu1.src1[2]  = \oc8051_alu1.oc8051_div1.src1[2] ;
  assign \oc8051_alu1.src1[1]  = \oc8051_alu1.oc8051_div1.src1[1] ;
  assign \oc8051_alu1.src1[0]  = \oc8051_alu1.oc8051_div1.src1[0] ;
  assign \oc8051_alu1.rst  = wb_rst_i;
  assign \oc8051_alu1.oc8051_mul1.tmp_mul[15]  = _03909_;
  assign \oc8051_alu1.oc8051_mul1.tmp_mul[14]  = _03909_;
  assign \oc8051_alu1.oc8051_mul1.src2[7]  = \oc8051_alu1.adda ;
  assign \oc8051_alu1.oc8051_mul1.src2[6]  = \oc8051_alu1.oc8051_div1.src2[6] ;
  assign \oc8051_alu1.oc8051_mul1.src2[5]  = \oc8051_alu1.oc8051_div1.src2[5] ;
  assign \oc8051_alu1.oc8051_mul1.src2[4]  = \oc8051_alu1.oc8051_div1.src2[4] ;
  assign \oc8051_alu1.oc8051_mul1.src2[3]  = \oc8051_alu1.oc8051_div1.src2[3] ;
  assign \oc8051_alu1.oc8051_mul1.src2[2]  = \oc8051_alu1.oc8051_div1.src2[2] ;
  assign \oc8051_alu1.oc8051_mul1.src2[1]  = \oc8051_alu1.oc8051_div1.src2[1] ;
  assign \oc8051_alu1.oc8051_mul1.src2[0]  = \oc8051_alu1.oc8051_div1.src2[0] ;
  assign \oc8051_alu1.oc8051_mul1.src1[7]  = \oc8051_alu1.add9 ;
  assign \oc8051_alu1.oc8051_mul1.src1[6]  = \oc8051_alu1.oc8051_div1.src1[6] ;
  assign \oc8051_alu1.oc8051_mul1.src1[5]  = \oc8051_alu1.oc8051_div1.src1[5] ;
  assign \oc8051_alu1.oc8051_mul1.src1[4]  = \oc8051_alu1.oc8051_div1.src1[4] ;
  assign \oc8051_alu1.oc8051_mul1.src1[3]  = \oc8051_alu1.oc8051_div1.src1[3] ;
  assign \oc8051_alu1.oc8051_mul1.src1[2]  = \oc8051_alu1.oc8051_div1.src1[2] ;
  assign \oc8051_alu1.oc8051_mul1.src1[1]  = \oc8051_alu1.oc8051_div1.src1[1] ;
  assign \oc8051_alu1.oc8051_mul1.src1[0]  = \oc8051_alu1.oc8051_div1.src1[0] ;
  assign \oc8051_alu1.oc8051_mul1.shifted[1]  = _03907_;
  assign \oc8051_alu1.oc8051_mul1.shifted[0]  = _03907_;
  assign \oc8051_alu1.oc8051_mul1.rst  = wb_rst_i;
  assign \oc8051_alu1.oc8051_mul1.des2[7]  = \oc8051_alu1.oc8051_mul1.mul_result[7] ;
  assign \oc8051_alu1.oc8051_mul1.des2[6]  = \oc8051_alu1.oc8051_mul1.mul_result[6] ;
  assign \oc8051_alu1.oc8051_mul1.des2[5]  = \oc8051_alu1.oc8051_mul1.mul_result[5] ;
  assign \oc8051_alu1.oc8051_mul1.des2[4]  = \oc8051_alu1.oc8051_mul1.mul_result[4] ;
  assign \oc8051_alu1.oc8051_mul1.des2[3]  = \oc8051_alu1.oc8051_mul1.mul_result[3] ;
  assign \oc8051_alu1.oc8051_mul1.des2[2]  = \oc8051_alu1.oc8051_mul1.mul_result[2] ;
  assign \oc8051_alu1.oc8051_mul1.des2[1]  = \oc8051_alu1.oc8051_mul1.mul_result[1] ;
  assign \oc8051_alu1.oc8051_mul1.des2[0]  = \oc8051_alu1.oc8051_mul1.mul_result[0] ;
  assign \oc8051_alu1.oc8051_mul1.des1[7]  = \oc8051_alu1.oc8051_mul1.mul_result[15] ;
  assign \oc8051_alu1.oc8051_mul1.des1[6]  = \oc8051_alu1.oc8051_mul1.mul_result[14] ;
  assign \oc8051_alu1.oc8051_mul1.des1[5]  = \oc8051_alu1.oc8051_mul1.mul_result[13] ;
  assign \oc8051_alu1.oc8051_mul1.des1[4]  = \oc8051_alu1.oc8051_mul1.mul_result[12] ;
  assign \oc8051_alu1.oc8051_mul1.des1[3]  = \oc8051_alu1.oc8051_mul1.mul_result[11] ;
  assign \oc8051_alu1.oc8051_mul1.des1[2]  = \oc8051_alu1.oc8051_mul1.mul_result[10] ;
  assign \oc8051_alu1.oc8051_mul1.des1[1]  = \oc8051_alu1.oc8051_mul1.mul_result[9] ;
  assign \oc8051_alu1.oc8051_mul1.des1[0]  = \oc8051_alu1.oc8051_mul1.mul_result[8] ;
  assign \oc8051_alu1.oc8051_mul1.clk  = wb_clk_i;
  assign \oc8051_alu1.oc8051_div1.src2[7]  = \oc8051_alu1.adda ;
  assign \oc8051_alu1.oc8051_div1.src1[7]  = \oc8051_alu1.add9 ;
  assign \oc8051_alu1.oc8051_div1.rst  = wb_rst_i;
  assign \oc8051_alu1.oc8051_div1.rem_out[7]  = \oc8051_alu1.divsrc1[7] ;
  assign \oc8051_alu1.oc8051_div1.rem_out[6]  = \oc8051_alu1.divsrc1[6] ;
  assign \oc8051_alu1.oc8051_div1.rem_out[5]  = \oc8051_alu1.divsrc1[5] ;
  assign \oc8051_alu1.oc8051_div1.rem_out[4]  = \oc8051_alu1.divsrc1[4] ;
  assign \oc8051_alu1.oc8051_div1.rem_out[3]  = \oc8051_alu1.divsrc1[3] ;
  assign \oc8051_alu1.oc8051_div1.rem_out[2]  = \oc8051_alu1.divsrc1[2] ;
  assign \oc8051_alu1.oc8051_div1.rem_out[1]  = \oc8051_alu1.divsrc1[1] ;
  assign \oc8051_alu1.oc8051_div1.rem_out[0]  = \oc8051_alu1.divsrc1[0] ;
  assign \oc8051_alu1.oc8051_div1.rem0[7]  = \oc8051_alu1.divsrc1[7] ;
  assign \oc8051_alu1.oc8051_div1.rem0[6]  = \oc8051_alu1.divsrc1[6] ;
  assign \oc8051_alu1.oc8051_div1.rem0[5]  = \oc8051_alu1.divsrc1[5] ;
  assign \oc8051_alu1.oc8051_div1.rem0[4]  = \oc8051_alu1.divsrc1[4] ;
  assign \oc8051_alu1.oc8051_div1.rem0[3]  = \oc8051_alu1.divsrc1[3] ;
  assign \oc8051_alu1.oc8051_div1.rem0[2]  = \oc8051_alu1.divsrc1[2] ;
  assign \oc8051_alu1.oc8051_div1.rem0[1]  = \oc8051_alu1.divsrc1[1] ;
  assign \oc8051_alu1.oc8051_div1.rem0[0]  = \oc8051_alu1.divsrc1[0] ;
  assign \oc8051_alu1.oc8051_div1.div_out[7]  = \oc8051_alu1.oc8051_div1.tmp_div[5] ;
  assign \oc8051_alu1.oc8051_div1.div_out[6]  = \oc8051_alu1.oc8051_div1.tmp_div[4] ;
  assign \oc8051_alu1.oc8051_div1.div_out[5]  = \oc8051_alu1.oc8051_div1.tmp_div[3] ;
  assign \oc8051_alu1.oc8051_div1.div_out[4]  = \oc8051_alu1.oc8051_div1.tmp_div[2] ;
  assign \oc8051_alu1.oc8051_div1.div_out[3]  = \oc8051_alu1.oc8051_div1.tmp_div[1] ;
  assign \oc8051_alu1.oc8051_div1.div_out[2]  = \oc8051_alu1.oc8051_div1.tmp_div[0] ;
  assign \oc8051_alu1.oc8051_div1.div_out[1]  = \oc8051_alu1.oc8051_div1.div1 ;
  assign \oc8051_alu1.oc8051_div1.div_out[0]  = \oc8051_alu1.oc8051_div1.div0 ;
  assign \oc8051_alu1.oc8051_div1.des2[7]  = \oc8051_alu1.oc8051_div1.tmp_div[5] ;
  assign \oc8051_alu1.oc8051_div1.des2[6]  = \oc8051_alu1.oc8051_div1.tmp_div[4] ;
  assign \oc8051_alu1.oc8051_div1.des2[5]  = \oc8051_alu1.oc8051_div1.tmp_div[3] ;
  assign \oc8051_alu1.oc8051_div1.des2[4]  = \oc8051_alu1.oc8051_div1.tmp_div[2] ;
  assign \oc8051_alu1.oc8051_div1.des2[3]  = \oc8051_alu1.oc8051_div1.tmp_div[1] ;
  assign \oc8051_alu1.oc8051_div1.des2[2]  = \oc8051_alu1.oc8051_div1.tmp_div[0] ;
  assign \oc8051_alu1.oc8051_div1.des2[1]  = \oc8051_alu1.oc8051_div1.div1 ;
  assign \oc8051_alu1.oc8051_div1.des2[0]  = \oc8051_alu1.oc8051_div1.div0 ;
  assign \oc8051_alu1.oc8051_div1.des1[7]  = \oc8051_alu1.divsrc1[7] ;
  assign \oc8051_alu1.oc8051_div1.des1[6]  = \oc8051_alu1.divsrc1[6] ;
  assign \oc8051_alu1.oc8051_div1.des1[5]  = \oc8051_alu1.divsrc1[5] ;
  assign \oc8051_alu1.oc8051_div1.des1[4]  = \oc8051_alu1.divsrc1[4] ;
  assign \oc8051_alu1.oc8051_div1.des1[3]  = \oc8051_alu1.divsrc1[3] ;
  assign \oc8051_alu1.oc8051_div1.des1[2]  = \oc8051_alu1.divsrc1[2] ;
  assign \oc8051_alu1.oc8051_div1.des1[1]  = \oc8051_alu1.divsrc1[1] ;
  assign \oc8051_alu1.oc8051_div1.des1[0]  = \oc8051_alu1.divsrc1[0] ;
  assign \oc8051_alu1.oc8051_div1.clk  = wb_clk_i;
  assign \oc8051_alu1.mulsrc2[7]  = \oc8051_alu1.oc8051_mul1.mul_result[7] ;
  assign \oc8051_alu1.mulsrc2[6]  = \oc8051_alu1.oc8051_mul1.mul_result[6] ;
  assign \oc8051_alu1.mulsrc2[5]  = \oc8051_alu1.oc8051_mul1.mul_result[5] ;
  assign \oc8051_alu1.mulsrc2[4]  = \oc8051_alu1.oc8051_mul1.mul_result[4] ;
  assign \oc8051_alu1.mulsrc2[3]  = \oc8051_alu1.oc8051_mul1.mul_result[3] ;
  assign \oc8051_alu1.mulsrc2[2]  = \oc8051_alu1.oc8051_mul1.mul_result[2] ;
  assign \oc8051_alu1.mulsrc2[1]  = \oc8051_alu1.oc8051_mul1.mul_result[1] ;
  assign \oc8051_alu1.mulsrc2[0]  = \oc8051_alu1.oc8051_mul1.mul_result[0] ;
  assign \oc8051_alu1.mulsrc1[7]  = \oc8051_alu1.oc8051_mul1.mul_result[15] ;
  assign \oc8051_alu1.mulsrc1[6]  = \oc8051_alu1.oc8051_mul1.mul_result[14] ;
  assign \oc8051_alu1.mulsrc1[5]  = \oc8051_alu1.oc8051_mul1.mul_result[13] ;
  assign \oc8051_alu1.mulsrc1[4]  = \oc8051_alu1.oc8051_mul1.mul_result[12] ;
  assign \oc8051_alu1.mulsrc1[3]  = \oc8051_alu1.oc8051_mul1.mul_result[11] ;
  assign \oc8051_alu1.mulsrc1[2]  = \oc8051_alu1.oc8051_mul1.mul_result[10] ;
  assign \oc8051_alu1.mulsrc1[1]  = \oc8051_alu1.oc8051_mul1.mul_result[9] ;
  assign \oc8051_alu1.mulsrc1[0]  = \oc8051_alu1.oc8051_mul1.mul_result[8] ;
  assign \oc8051_alu1.divsrc2[7]  = \oc8051_alu1.oc8051_div1.tmp_div[5] ;
  assign \oc8051_alu1.divsrc2[6]  = \oc8051_alu1.oc8051_div1.tmp_div[4] ;
  assign \oc8051_alu1.divsrc2[5]  = \oc8051_alu1.oc8051_div1.tmp_div[3] ;
  assign \oc8051_alu1.divsrc2[4]  = \oc8051_alu1.oc8051_div1.tmp_div[2] ;
  assign \oc8051_alu1.divsrc2[3]  = \oc8051_alu1.oc8051_div1.tmp_div[1] ;
  assign \oc8051_alu1.divsrc2[2]  = \oc8051_alu1.oc8051_div1.tmp_div[0] ;
  assign \oc8051_alu1.divsrc2[1]  = \oc8051_alu1.oc8051_div1.div1 ;
  assign \oc8051_alu1.divsrc2[0]  = \oc8051_alu1.oc8051_div1.div0 ;
  assign \oc8051_alu1.des_acc[7]  = \oc8051_memory_interface1.alu[7] ;
  assign \oc8051_alu1.des_acc[6]  = \oc8051_memory_interface1.alu[6] ;
  assign \oc8051_alu1.des_acc[5]  = \oc8051_memory_interface1.alu[5] ;
  assign \oc8051_alu1.des_acc[4]  = \oc8051_memory_interface1.alu[4] ;
  assign \oc8051_alu1.des_acc[3]  = \oc8051_memory_interface1.alu[3] ;
  assign \oc8051_alu1.des_acc[2]  = \oc8051_memory_interface1.alu[2] ;
  assign \oc8051_alu1.des_acc[1]  = \oc8051_memory_interface1.alu[1] ;
  assign \oc8051_alu1.des_acc[0]  = \oc8051_memory_interface1.alu[0] ;
  assign \oc8051_alu1.des2[7]  = \oc8051_sfr1.oc8051_acc1.data2_in[7] ;
  assign \oc8051_alu1.des2[6]  = \oc8051_sfr1.oc8051_acc1.data2_in[6] ;
  assign \oc8051_alu1.des2[5]  = \oc8051_sfr1.oc8051_acc1.data2_in[5] ;
  assign \oc8051_alu1.des2[4]  = \oc8051_sfr1.oc8051_acc1.data2_in[4] ;
  assign \oc8051_alu1.des2[3]  = \oc8051_sfr1.oc8051_acc1.data2_in[3] ;
  assign \oc8051_alu1.des2[2]  = \oc8051_sfr1.oc8051_acc1.data2_in[2] ;
  assign \oc8051_alu1.des2[1]  = \oc8051_sfr1.oc8051_acc1.data2_in[1] ;
  assign \oc8051_alu1.des2[0]  = \oc8051_sfr1.oc8051_acc1.data2_in[0] ;
  assign \oc8051_alu1.des1[7]  = \oc8051_indi_addr1.data_in[7] ;
  assign \oc8051_alu1.des1[6]  = \oc8051_indi_addr1.data_in[6] ;
  assign \oc8051_alu1.des1[5]  = \oc8051_indi_addr1.data_in[5] ;
  assign \oc8051_alu1.des1[4]  = \oc8051_indi_addr1.data_in[4] ;
  assign \oc8051_alu1.des1[3]  = \oc8051_indi_addr1.data_in[3] ;
  assign \oc8051_alu1.des1[2]  = \oc8051_indi_addr1.data_in[2] ;
  assign \oc8051_alu1.des1[1]  = \oc8051_indi_addr1.data_in[1] ;
  assign \oc8051_alu1.des1[0]  = \oc8051_indi_addr1.data_in[0] ;
  assign \oc8051_alu1.clk  = wb_clk_i;
  assign \oc8051_alu1.add8[3]  = \oc8051_alu1.addb ;
  assign \oc8051_alu1.add6[2]  = \oc8051_alu1.oc8051_div1.src2[6] ;
  assign \oc8051_alu1.add6[1]  = \oc8051_alu1.oc8051_div1.src2[5] ;
  assign \oc8051_alu1.add6[0]  = \oc8051_alu1.oc8051_div1.src2[4] ;
  assign \oc8051_alu1.add5[2]  = \oc8051_alu1.oc8051_div1.src1[6] ;
  assign \oc8051_alu1.add5[1]  = \oc8051_alu1.oc8051_div1.src1[5] ;
  assign \oc8051_alu1.add5[0]  = \oc8051_alu1.oc8051_div1.src1[4] ;
  assign \oc8051_alu1.add4[4]  = \oc8051_alu1.add7 ;
  assign \oc8051_alu1.add3[4]  = _03907_;
  assign \oc8051_alu1.add3[3]  = _03907_;
  assign \oc8051_alu1.add3[2]  = _03907_;
  assign \oc8051_alu1.add3[1]  = _03907_;
  assign \oc8051_alu1.add3[0]  = \oc8051_alu1.srcCy ;
  assign \oc8051_alu1.add2[3]  = \oc8051_alu1.oc8051_div1.src2[3] ;
  assign \oc8051_alu1.add2[2]  = \oc8051_alu1.oc8051_div1.src2[2] ;
  assign \oc8051_alu1.add2[1]  = \oc8051_alu1.oc8051_div1.src2[1] ;
  assign \oc8051_alu1.add2[0]  = \oc8051_alu1.oc8051_div1.src2[0] ;
  assign \oc8051_alu1.add1[3]  = \oc8051_alu1.oc8051_div1.src1[3] ;
  assign \oc8051_alu1.add1[2]  = \oc8051_alu1.oc8051_div1.src1[2] ;
  assign \oc8051_alu1.add1[1]  = \oc8051_alu1.oc8051_div1.src1[1] ;
  assign \oc8051_alu1.add1[0]  = \oc8051_alu1.oc8051_div1.src1[0] ;
  assign \int_src[7]  = \oc8051_sfr1.oc8051_int1.int_vec[7] ;
  assign \int_src[6]  = \oc8051_sfr1.oc8051_int1.int_vec[6] ;
  assign \int_src[5]  = \oc8051_sfr1.oc8051_int1.int_vec[5] ;
  assign \int_src[4]  = \oc8051_sfr1.oc8051_int1.int_vec[4] ;
  assign \int_src[3]  = \oc8051_sfr1.oc8051_int1.int_vec[3] ;
  assign \int_src[2]  = \oc8051_sfr1.oc8051_int1.int_vec[2] ;
  assign \int_src[1]  = \oc8051_sfr1.oc8051_int1.int_vec[1] ;
  assign \int_src[0]  = \oc8051_sfr1.oc8051_int1.int_vec[0] ;
  assign int_ack = \oc8051_memory_interface1.int_ack ;
  assign \idat_i[31]  = \wbi_dat_i[31] ;
  assign \idat_i[30]  = \wbi_dat_i[30] ;
  assign \idat_i[29]  = \wbi_dat_i[29] ;
  assign \idat_i[28]  = \wbi_dat_i[28] ;
  assign \idat_i[27]  = \wbi_dat_i[27] ;
  assign \idat_i[26]  = \wbi_dat_i[26] ;
  assign \idat_i[25]  = \wbi_dat_i[25] ;
  assign \idat_i[24]  = \wbi_dat_i[24] ;
  assign \idat_i[23]  = \wbi_dat_i[23] ;
  assign \idat_i[22]  = \wbi_dat_i[22] ;
  assign \idat_i[21]  = \wbi_dat_i[21] ;
  assign \idat_i[20]  = \wbi_dat_i[20] ;
  assign \idat_i[19]  = \wbi_dat_i[19] ;
  assign \idat_i[18]  = \wbi_dat_i[18] ;
  assign \idat_i[17]  = \wbi_dat_i[17] ;
  assign \idat_i[16]  = \wbi_dat_i[16] ;
  assign \idat_i[15]  = \wbi_dat_i[15] ;
  assign \idat_i[14]  = \wbi_dat_i[14] ;
  assign \idat_i[13]  = \wbi_dat_i[13] ;
  assign \idat_i[12]  = \wbi_dat_i[12] ;
  assign \idat_i[11]  = \wbi_dat_i[11] ;
  assign \idat_i[10]  = \wbi_dat_i[10] ;
  assign \idat_i[9]  = \wbi_dat_i[9] ;
  assign \idat_i[8]  = \wbi_dat_i[8] ;
  assign \idat_i[7]  = \wbi_dat_i[7] ;
  assign \idat_i[6]  = \wbi_dat_i[6] ;
  assign \idat_i[5]  = \wbi_dat_i[5] ;
  assign \idat_i[4]  = \wbi_dat_i[4] ;
  assign \idat_i[3]  = \wbi_dat_i[3] ;
  assign \idat_i[2]  = \wbi_dat_i[2] ;
  assign \idat_i[1]  = \wbi_dat_i[1] ;
  assign \idat_i[0]  = \wbi_dat_i[0] ;
  assign \iadr_o[15]  = \wbi_adr_o[15] ;
  assign \iadr_o[14]  = \wbi_adr_o[14] ;
  assign \iadr_o[13]  = \wbi_adr_o[13] ;
  assign \iadr_o[12]  = \wbi_adr_o[12] ;
  assign \iadr_o[11]  = \wbi_adr_o[11] ;
  assign \iadr_o[10]  = \wbi_adr_o[10] ;
  assign \iadr_o[9]  = \wbi_adr_o[9] ;
  assign \iadr_o[8]  = \wbi_adr_o[8] ;
  assign \iadr_o[7]  = \wbi_adr_o[7] ;
  assign \iadr_o[6]  = \wbi_adr_o[6] ;
  assign \iadr_o[5]  = \wbi_adr_o[5] ;
  assign \iadr_o[4]  = \wbi_adr_o[4] ;
  assign \iadr_o[3]  = \wbi_adr_o[3] ;
  assign \iadr_o[2]  = \wbi_adr_o[2] ;
  assign \iadr_o[1]  = \wbi_adr_o[1] ;
  assign \iadr_o[0]  = \wbi_adr_o[0] ;
  assign iack_i = wbi_ack_i;
  assign \dptr_lo[7]  = \oc8051_sfr1.oc8051_dptr1.data_lo[7] ;
  assign \dptr_lo[6]  = \oc8051_sfr1.oc8051_dptr1.data_lo[6] ;
  assign \dptr_lo[5]  = \oc8051_sfr1.oc8051_dptr1.data_lo[5] ;
  assign \dptr_lo[4]  = \oc8051_sfr1.oc8051_dptr1.data_lo[4] ;
  assign \dptr_lo[3]  = \oc8051_sfr1.oc8051_dptr1.data_lo[3] ;
  assign \dptr_lo[2]  = \oc8051_sfr1.oc8051_dptr1.data_lo[2] ;
  assign \dptr_lo[1]  = \oc8051_sfr1.oc8051_dptr1.data_lo[1] ;
  assign \dptr_lo[0]  = \oc8051_sfr1.oc8051_dptr1.data_lo[0] ;
  assign \dptr_hi[7]  = \oc8051_sfr1.oc8051_dptr1.data_hi[7] ;
  assign \dptr_hi[6]  = \oc8051_sfr1.oc8051_dptr1.data_hi[6] ;
  assign \dptr_hi[5]  = \oc8051_sfr1.oc8051_dptr1.data_hi[5] ;
  assign \dptr_hi[4]  = \oc8051_sfr1.oc8051_dptr1.data_hi[4] ;
  assign \dptr_hi[3]  = \oc8051_sfr1.oc8051_dptr1.data_hi[3] ;
  assign \dptr_hi[2]  = \oc8051_sfr1.oc8051_dptr1.data_hi[2] ;
  assign \dptr_hi[1]  = \oc8051_sfr1.oc8051_dptr1.data_hi[1] ;
  assign \dptr_hi[0]  = \oc8051_sfr1.oc8051_dptr1.data_hi[0] ;
  assign \des_acc[7]  = \oc8051_memory_interface1.alu[7] ;
  assign \des_acc[6]  = \oc8051_memory_interface1.alu[6] ;
  assign \des_acc[5]  = \oc8051_memory_interface1.alu[5] ;
  assign \des_acc[4]  = \oc8051_memory_interface1.alu[4] ;
  assign \des_acc[3]  = \oc8051_memory_interface1.alu[3] ;
  assign \des_acc[2]  = \oc8051_memory_interface1.alu[2] ;
  assign \des_acc[1]  = \oc8051_memory_interface1.alu[1] ;
  assign \des_acc[0]  = \oc8051_memory_interface1.alu[0] ;
  assign \des2[7]  = \oc8051_sfr1.oc8051_acc1.data2_in[7] ;
  assign \des2[6]  = \oc8051_sfr1.oc8051_acc1.data2_in[6] ;
  assign \des2[5]  = \oc8051_sfr1.oc8051_acc1.data2_in[5] ;
  assign \des2[4]  = \oc8051_sfr1.oc8051_acc1.data2_in[4] ;
  assign \des2[3]  = \oc8051_sfr1.oc8051_acc1.data2_in[3] ;
  assign \des2[2]  = \oc8051_sfr1.oc8051_acc1.data2_in[2] ;
  assign \des2[1]  = \oc8051_sfr1.oc8051_acc1.data2_in[1] ;
  assign \des2[0]  = \oc8051_sfr1.oc8051_acc1.data2_in[0] ;
  assign \des1[7]  = \oc8051_indi_addr1.data_in[7] ;
  assign \des1[6]  = \oc8051_indi_addr1.data_in[6] ;
  assign \des1[5]  = \oc8051_indi_addr1.data_in[5] ;
  assign \des1[4]  = \oc8051_indi_addr1.data_in[4] ;
  assign \des1[3]  = \oc8051_indi_addr1.data_in[3] ;
  assign \des1[2]  = \oc8051_indi_addr1.data_in[2] ;
  assign \des1[1]  = \oc8051_indi_addr1.data_in[1] ;
  assign \des1[0]  = \oc8051_indi_addr1.data_in[0] ;
  assign bit_addr_o = \oc8051_indi_addr1.wr_bit ;
  assign bit_addr = \oc8051_indi_addr1.wr_bit ;
  assign \bank_sel[1]  = \oc8051_indi_addr1.bank[1] ;
  assign \bank_sel[0]  = \oc8051_indi_addr1.bank[0] ;
  assign alu_cy = \oc8051_alu1.srcCy ;
  assign \acc[7]  = \oc8051_sfr1.oc8051_acc1.data_out[7] ;
  assign \acc[6]  = \oc8051_sfr1.oc8051_acc1.data_out[6] ;
  assign \acc[5]  = \oc8051_sfr1.oc8051_acc1.data_out[5] ;
  assign \acc[4]  = \oc8051_sfr1.oc8051_acc1.data_out[4] ;
  assign \acc[3]  = \oc8051_sfr1.oc8051_acc1.data_out[3] ;
  assign \acc[2]  = \oc8051_sfr1.oc8051_acc1.data_out[2] ;
  assign \acc[1]  = \oc8051_sfr1.oc8051_acc1.data_out[1] ;
  assign \acc[0]  = \oc8051_sfr1.oc8051_acc1.data_out[0] ;
endmodule
