Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov  3 20:46:32 2020
| Host         : DESKTOP-6N6MSBK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (24)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (24)
-------------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.705        0.000                      0                  177        0.147        0.000                      0                  177        4.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.705        0.000                      0                  177        0.147        0.000                      0                  177        4.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 manual_tester/alu/arithmeticUnit/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 4.257ns (67.811%)  route 2.021ns (32.189%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.649     5.233    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     9.242 r  manual_tester/alu/arithmeticUnit/s0/P[1]
                         net (fo=1, routed)           1.368    10.609    manual_tester/alu/arithmeticUnit/s0_n_104
    SLICE_X58Y55         LUT4 (Prop_lut4_I0_O)        0.124    10.733 r  manual_tester/alu/arithmeticUnit/M_out_q[1]_i_4/O
                         net (fo=1, routed)           0.653    11.386    manual_tester/alu/arithmeticUnit/M_out_q[1]_i_4_n_0
    SLICE_X60Y55         LUT5 (Prop_lut5_I4_O)        0.124    11.510 r  manual_tester/alu/arithmeticUnit/M_out_q[1]_i_1/O
                         net (fo=1, routed)           0.000    11.510    manual_tester/M_out_d[1]
    SLICE_X60Y55         FDRE                                         r  manual_tester/M_out_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.508    14.912    manual_tester/CLK
    SLICE_X60Y55         FDRE                                         r  manual_tester/M_out_q_reg[1]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X60Y55         FDRE (Setup_fdre_C_D)        0.081    15.216    manual_tester/M_out_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -11.510    
  -------------------------------------------------------------------
                         slack                                  3.705    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 manual_tester/alu/arithmeticUnit/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 4.257ns (68.540%)  route 1.954ns (31.460%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.649     5.233    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     9.242 r  manual_tester/alu/arithmeticUnit/s0/P[13]
                         net (fo=1, routed)           1.274    10.515    manual_tester/alu/arithmeticUnit/s0_n_92
    SLICE_X60Y58         LUT4 (Prop_lut4_I0_O)        0.124    10.639 r  manual_tester/alu/arithmeticUnit/M_out_q[13]_i_4/O
                         net (fo=1, routed)           0.680    11.319    manual_tester/alu/arithmeticUnit/M_out_q[13]_i_4_n_0
    SLICE_X60Y58         LUT5 (Prop_lut5_I4_O)        0.124    11.443 r  manual_tester/alu/arithmeticUnit/M_out_q[13]_i_1/O
                         net (fo=1, routed)           0.000    11.443    manual_tester/M_out_d[13]
    SLICE_X60Y58         FDRE                                         r  manual_tester/M_out_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.507    14.911    manual_tester/CLK
    SLICE_X60Y58         FDRE                                         r  manual_tester/M_out_q_reg[13]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X60Y58         FDRE (Setup_fdre_C_D)        0.077    15.211    manual_tester/M_out_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -11.443    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.845ns  (required time - arrival time)
  Source:                 manual_tester/alu/arithmeticUnit/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 4.257ns (69.395%)  route 1.877ns (30.605%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.649     5.233    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009     9.242 r  manual_tester/alu/arithmeticUnit/s0/P[11]
                         net (fo=1, routed)           1.142    10.383    manual_tester/alu/arithmeticUnit/s0_n_94
    SLICE_X58Y57         LUT4 (Prop_lut4_I0_O)        0.124    10.507 r  manual_tester/alu/arithmeticUnit/M_out_q[11]_i_4/O
                         net (fo=1, routed)           0.735    11.243    manual_tester/alu/arithmeticUnit/M_out_q[11]_i_4_n_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I4_O)        0.124    11.367 r  manual_tester/alu/arithmeticUnit/M_out_q[11]_i_1/O
                         net (fo=1, routed)           0.000    11.367    manual_tester/M_out_d[11]
    SLICE_X64Y57         FDRE                                         r  manual_tester/M_out_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.508    14.912    manual_tester/CLK
    SLICE_X64Y57         FDRE                                         r  manual_tester/M_out_q_reg[11]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X64Y57         FDRE (Setup_fdre_C_D)        0.077    15.212    manual_tester/M_out_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  3.845    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 manual_tester/alu/arithmeticUnit/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 4.257ns (70.830%)  route 1.753ns (29.170%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.649     5.233    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     9.242 r  manual_tester/alu/arithmeticUnit/s0/P[15]
                         net (fo=1, routed)           1.088    10.330    manual_tester/alu/arithmeticUnit/s0_n_90
    SLICE_X59Y59         LUT4 (Prop_lut4_I0_O)        0.124    10.454 r  manual_tester/alu/arithmeticUnit/M_out_q[15]_i_4/O
                         net (fo=1, routed)           0.665    11.119    manual_tester/alu/arithmeticUnit/M_out_q[15]_i_4_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I4_O)        0.124    11.243 r  manual_tester/alu/arithmeticUnit/M_out_q[15]_i_1/O
                         net (fo=1, routed)           0.000    11.243    manual_tester/M_out_d[15]
    SLICE_X59Y59         FDRE                                         r  manual_tester/M_out_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.506    14.910    manual_tester/CLK
    SLICE_X59Y59         FDRE                                         r  manual_tester/M_out_q_reg[15]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X59Y59         FDRE (Setup_fdre_C_D)        0.029    15.162    manual_tester/M_out_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -11.243    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 manual_tester/alu/arithmeticUnit/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 4.257ns (71.472%)  route 1.699ns (28.528%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.649     5.233    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     9.242 r  manual_tester/alu/arithmeticUnit/s0/P[7]
                         net (fo=1, routed)           0.881    10.123    manual_tester/alu/arithmeticUnit/s0_n_98
    SLICE_X60Y56         LUT4 (Prop_lut4_I0_O)        0.124    10.247 r  manual_tester/alu/arithmeticUnit/M_out_q[7]_i_4/O
                         net (fo=1, routed)           0.818    11.065    manual_tester/alu/arithmeticUnit/M_out_q[7]_i_4_n_0
    SLICE_X64Y56         LUT5 (Prop_lut5_I4_O)        0.124    11.189 r  manual_tester/alu/arithmeticUnit/M_out_q[7]_i_1/O
                         net (fo=1, routed)           0.000    11.189    manual_tester/M_out_d[7]
    SLICE_X64Y56         FDRE                                         r  manual_tester/M_out_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.509    14.913    manual_tester/CLK
    SLICE_X64Y56         FDRE                                         r  manual_tester/M_out_q_reg[7]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X64Y56         FDRE (Setup_fdre_C_D)        0.077    15.213    manual_tester/M_out_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -11.189    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 manual_tester/alu/arithmeticUnit/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 4.257ns (72.591%)  route 1.607ns (27.409%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.649     5.233    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.242 r  manual_tester/alu/arithmeticUnit/s0/P[3]
                         net (fo=1, routed)           1.212    10.454    manual_tester/alu/arithmeticUnit/s0_n_102
    SLICE_X58Y55         LUT4 (Prop_lut4_I0_O)        0.124    10.578 r  manual_tester/alu/arithmeticUnit/M_out_q[3]_i_4/O
                         net (fo=1, routed)           0.395    10.973    manual_tester/alu/arithmeticUnit/M_out_q[3]_i_4_n_0
    SLICE_X61Y56         LUT5 (Prop_lut5_I4_O)        0.124    11.097 r  manual_tester/alu/arithmeticUnit/M_out_q[3]_i_1/O
                         net (fo=1, routed)           0.000    11.097    manual_tester/M_out_d[3]
    SLICE_X61Y56         FDRE                                         r  manual_tester/M_out_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.508    14.912    manual_tester/CLK
    SLICE_X61Y56         FDRE                                         r  manual_tester/M_out_q_reg[3]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X61Y56         FDRE (Setup_fdre_C_D)        0.029    15.164    manual_tester/M_out_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -11.097    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 manual_tester/alu/arithmeticUnit/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 4.257ns (72.149%)  route 1.643ns (27.851%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.649     5.233    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.242 r  manual_tester/alu/arithmeticUnit/s0/P[2]
                         net (fo=1, routed)           1.229    10.470    manual_tester/alu/arithmeticUnit/s0_n_103
    SLICE_X58Y55         LUT4 (Prop_lut4_I0_O)        0.124    10.594 r  manual_tester/alu/arithmeticUnit/M_out_q[2]_i_4/O
                         net (fo=1, routed)           0.414    11.009    manual_tester/alu/arithmeticUnit/M_out_q[2]_i_4_n_0
    SLICE_X60Y55         LUT5 (Prop_lut5_I4_O)        0.124    11.133 r  manual_tester/alu/arithmeticUnit/M_out_q[2]_i_1/O
                         net (fo=1, routed)           0.000    11.133    manual_tester/M_out_d[2]
    SLICE_X60Y55         FDRE                                         r  manual_tester/M_out_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.508    14.912    manual_tester/CLK
    SLICE_X60Y55         FDRE                                         r  manual_tester/M_out_q_reg[2]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X60Y55         FDRE (Setup_fdre_C_D)        0.079    15.214    manual_tester/M_out_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -11.133    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 manual_tester/alu/arithmeticUnit/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 4.257ns (73.277%)  route 1.552ns (26.723%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.649     5.233    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     9.242 r  manual_tester/alu/arithmeticUnit/s0/P[8]
                         net (fo=1, routed)           1.061    10.302    manual_tester/alu/arithmeticUnit/s0_n_97
    SLICE_X58Y57         LUT4 (Prop_lut4_I0_O)        0.124    10.426 r  manual_tester/alu/arithmeticUnit/M_out_q[8]_i_4/O
                         net (fo=1, routed)           0.492    10.918    manual_tester/alu/arithmeticUnit/M_out_q[8]_i_4_n_0
    SLICE_X62Y57         LUT5 (Prop_lut5_I4_O)        0.124    11.042 r  manual_tester/alu/arithmeticUnit/M_out_q[8]_i_1/O
                         net (fo=1, routed)           0.000    11.042    manual_tester/M_out_d[8]
    SLICE_X62Y57         FDRE                                         r  manual_tester/M_out_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.508    14.912    manual_tester/CLK
    SLICE_X62Y57         FDRE                                         r  manual_tester/M_out_q_reg[8]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X62Y57         FDRE (Setup_fdre_C_D)        0.031    15.166    manual_tester/M_out_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.133ns  (required time - arrival time)
  Source:                 manual_tester/alu/arithmeticUnit/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 4.257ns (73.421%)  route 1.541ns (26.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.649     5.233    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     9.242 r  manual_tester/alu/arithmeticUnit/s0/P[12]
                         net (fo=1, routed)           1.094    10.335    manual_tester/alu/arithmeticUnit/s0_n_93
    SLICE_X59Y59         LUT4 (Prop_lut4_I0_O)        0.124    10.459 r  manual_tester/alu/arithmeticUnit/M_out_q[12]_i_4/O
                         net (fo=1, routed)           0.447    10.907    manual_tester/alu/arithmeticUnit/M_out_q[12]_i_4_n_0
    SLICE_X62Y57         LUT5 (Prop_lut5_I4_O)        0.124    11.031 r  manual_tester/alu/arithmeticUnit/M_out_q[12]_i_1/O
                         net (fo=1, routed)           0.000    11.031    manual_tester/M_out_d[12]
    SLICE_X62Y57         FDRE                                         r  manual_tester/M_out_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.508    14.912    manual_tester/CLK
    SLICE_X62Y57         FDRE                                         r  manual_tester/M_out_q_reg[12]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X62Y57         FDRE (Setup_fdre_C_D)        0.029    15.164    manual_tester/M_out_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                  4.133    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 manual_tester/alu/arithmeticUnit/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 4.257ns (73.540%)  route 1.532ns (26.460%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.649     5.233    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     9.242 r  manual_tester/alu/arithmeticUnit/s0/P[14]
                         net (fo=1, routed)           1.229    10.470    manual_tester/alu/arithmeticUnit/s0_n_91
    SLICE_X58Y58         LUT4 (Prop_lut4_I0_O)        0.124    10.594 r  manual_tester/alu/arithmeticUnit/M_out_q[14]_i_4/O
                         net (fo=1, routed)           0.303    10.897    manual_tester/alu/arithmeticUnit/M_out_q[14]_i_4_n_0
    SLICE_X58Y59         LUT5 (Prop_lut5_I4_O)        0.124    11.021 r  manual_tester/alu/arithmeticUnit/M_out_q[14]_i_1/O
                         net (fo=1, routed)           0.000    11.021    manual_tester/M_out_d[14]
    SLICE_X58Y59         FDRE                                         r  manual_tester/M_out_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.506    14.910    manual_tester/CLK
    SLICE_X58Y59         FDRE                                         r  manual_tester/M_out_q_reg[14]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X58Y59         FDRE (Setup_fdre_C_D)        0.029    15.162    manual_tester/M_out_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -11.021    
  -------------------------------------------------------------------
                         slack                                  4.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 manual_tester/detectPress/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/FSM_onehot_M_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.564     1.508    manual_tester/detectPress/CLK
    SLICE_X55Y53         FDRE                                         r  manual_tester/detectPress/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  manual_tester/detectPress/M_last_q_reg/Q
                         net (fo=3, routed)           0.102     1.751    manual_tester/button_cond/M_last_q
    SLICE_X54Y53         LUT4 (Prop_lut4_I2_O)        0.048     1.799 r  manual_tester/button_cond/FSM_onehot_M_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.799    manual_tester/button_cond_n_0
    SLICE_X54Y53         FDRE                                         r  manual_tester/FSM_onehot_M_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.834     2.024    manual_tester/CLK
    SLICE_X54Y53         FDRE                                         r  manual_tester/FSM_onehot_M_state_q_reg[2]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X54Y53         FDRE (Hold_fdre_C_D)         0.131     1.652    manual_tester/FSM_onehot_M_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 manual_tester/detectPress/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/FSM_onehot_M_state_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.564     1.508    manual_tester/detectPress/CLK
    SLICE_X55Y53         FDRE                                         r  manual_tester/detectPress/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  manual_tester/detectPress/M_last_q_reg/Q
                         net (fo=3, routed)           0.098     1.747    manual_tester/button_cond/M_last_q
    SLICE_X54Y53         LUT4 (Prop_lut4_I2_O)        0.045     1.792 r  manual_tester/button_cond/FSM_onehot_M_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    manual_tester/button_cond_n_3
    SLICE_X54Y53         FDSE                                         r  manual_tester/FSM_onehot_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.834     2.024    manual_tester/CLK
    SLICE_X54Y53         FDSE                                         r  manual_tester/FSM_onehot_M_state_q_reg[0]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X54Y53         FDSE (Hold_fdse_C_D)         0.120     1.641    manual_tester/FSM_onehot_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 manual_tester/detectPress/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/FSM_onehot_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.564     1.508    manual_tester/detectPress/CLK
    SLICE_X55Y53         FDRE                                         r  manual_tester/detectPress/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  manual_tester/detectPress/M_last_q_reg/Q
                         net (fo=3, routed)           0.102     1.751    manual_tester/button_cond/M_last_q
    SLICE_X54Y53         LUT4 (Prop_lut4_I2_O)        0.045     1.796 r  manual_tester/button_cond/FSM_onehot_M_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    manual_tester/button_cond_n_2
    SLICE_X54Y53         FDRE                                         r  manual_tester/FSM_onehot_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.834     2.024    manual_tester/CLK
    SLICE_X54Y53         FDRE                                         r  manual_tester/FSM_onehot_M_state_q_reg[1]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X54Y53         FDRE (Hold_fdre_C_D)         0.121     1.642    manual_tester/FSM_onehot_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.572%)  route 0.167ns (50.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.564     1.508    reset_cond/CLK
    SLICE_X54Y55         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDSE (Prop_fdse_C_Q)         0.164     1.672 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.167     1.839    reset_cond/M_stage_d[3]
    SLICE_X57Y56         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.834     2.024    reset_cond/CLK
    SLICE_X57Y56         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X57Y56         FDSE (Hold_fdse_C_D)         0.070     1.615    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 manual_tester/FSM_onehot_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/alu/arithmeticUnit/s0/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.442%)  route 0.189ns (53.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.564     1.508    manual_tester/CLK
    SLICE_X54Y53         FDRE                                         r  manual_tester/FSM_onehot_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  manual_tester/FSM_onehot_M_state_q_reg[1]/Q
                         net (fo=38, routed)          0.189     1.861    manual_tester/alu/arithmeticUnit/s0_0[0]
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.924     2.114    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
                         clock pessimism             -0.501     1.613    
    DSP48_X1Y22          DSP48E1 (Hold_dsp48e1_CLK_CEB2)
                                                      0.022     1.635    manual_tester/alu/arithmeticUnit/s0
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 manual_tester/FSM_onehot_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/alu/arithmeticUnit/s0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.469%)  route 0.189ns (53.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.564     1.508    manual_tester/CLK
    SLICE_X54Y53         FDSE                                         r  manual_tester/FSM_onehot_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDSE (Prop_fdse_C_Q)         0.164     1.672 r  manual_tester/FSM_onehot_M_state_q_reg[0]/Q
                         net (fo=37, routed)          0.189     1.861    manual_tester/alu/arithmeticUnit/E[0]
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.924     2.114    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
                         clock pessimism             -0.501     1.613    
    DSP48_X1Y22          DSP48E1 (Hold_dsp48e1_CLK_CEA2)
                                                      0.018     1.631    manual_tester/alu/arithmeticUnit/s0
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 manual_tester/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/button_cond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.564     1.508    manual_tester/button_cond/CLK
    SLICE_X53Y54         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  manual_tester/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.768    manual_tester/button_cond/M_ctr_q_reg[11]
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  manual_tester/button_cond/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    manual_tester/button_cond/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X53Y54         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.834     2.024    manual_tester/button_cond/CLK
    SLICE_X53Y54         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X53Y54         FDRE (Hold_fdre_C_D)         0.105     1.613    manual_tester/button_cond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 manual_tester/button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/button_cond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.564     1.508    manual_tester/button_cond/CLK
    SLICE_X53Y55         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  manual_tester/button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.768    manual_tester/button_cond/M_ctr_q_reg[15]
    SLICE_X53Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  manual_tester/button_cond/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    manual_tester/button_cond/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X53Y55         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.834     2.024    manual_tester/button_cond/CLK
    SLICE_X53Y55         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X53Y55         FDRE (Hold_fdre_C_D)         0.105     1.613    manual_tester/button_cond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 manual_tester/button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/button_cond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.564     1.508    manual_tester/button_cond/CLK
    SLICE_X53Y56         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  manual_tester/button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.768    manual_tester/button_cond/M_ctr_q_reg[19]
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  manual_tester/button_cond/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    manual_tester/button_cond/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X53Y56         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.834     2.024    manual_tester/button_cond/CLK
    SLICE_X53Y56         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X53Y56         FDRE (Hold_fdre_C_D)         0.105     1.613    manual_tester/button_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 manual_tester/button_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/button_cond/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.565     1.509    manual_tester/button_cond/CLK
    SLICE_X53Y52         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  manual_tester/button_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.769    manual_tester/button_cond/M_ctr_q_reg[3]
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  manual_tester/button_cond/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.877    manual_tester/button_cond/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X53Y52         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.835     2.025    manual_tester/button_cond/CLK
    SLICE_X53Y52         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.509    
    SLICE_X53Y52         FDRE (Hold_fdre_C_D)         0.105     1.614    manual_tester/button_cond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y52   manual_tester/button_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y54   manual_tester/button_cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y54   manual_tester/button_cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y55   manual_tester/button_cond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y55   manual_tester/button_cond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y55   manual_tester/button_cond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y55   manual_tester/button_cond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y56   manual_tester/button_cond/M_ctr_q_reg[16]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X54Y53   manual_tester/FSM_onehot_M_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   manual_tester/M_a_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   manual_tester/M_a_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y55   manual_tester/M_a_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y55   manual_tester/M_a_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y55   manual_tester/M_a_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   manual_tester/M_b_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   manual_tester/M_b_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   manual_tester/M_b_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   manual_tester/M_b_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y56   manual_tester/M_out_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y55   manual_tester/M_a_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y57   manual_tester/M_a_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58   manual_tester/M_a_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y58   manual_tester/M_a_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y58   manual_tester/M_a_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   manual_tester/M_a_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   manual_tester/M_a_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y55   manual_tester/M_a_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y55   manual_tester/M_a_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y55   manual_tester/M_a_q_reg[3]/C



