<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='682' ll='691' type='unsigned int llvm::CodeGenRegBank::newRegUnit(llvm::CodeGenRegister * R0, llvm::CodeGenRegister * R1 = nullptr)'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='680'>// Create a native register unit that is associated with one or two root
    // registers.</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='434' u='c' c='_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='443' u='c' c='_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE'/>
