;redcode
;assert 1
	SPL 0, <953
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	JMN 12, <14
	SUB -207, <-120
	SLT #270, <0
	CMP -208, <-120
	MOV -1, <-26
	SUB -207, <-136
	DJN @270, 0
	ADD <-30, 9
	ADD <-30, 9
	ADD <-30, 9
	SUB 12, @70
	SUB -127, 140
	JMZ @72, #400
	DJN @270, 0
	DJN -127, 108
	SLT 20, @12
	SPL 0, <332
	SUB 101, <-201
	DAT #0, <332
	SLT -700, -3
	SPL 100, -101
	DJN @270, 0
	SPL <-3
	MOV 0, @13
	SUB @-127, 100
	ADD <-30, 9
	CMP 0, @13
	SUB 12, @14
	SLT #270, <1
	SUB -7, <-130
	ADD 3, 320
	SUB -207, <-120
	DAT #210, #60
	CMP 0, @13
	SUB 0, @13
	CMP 0, @13
	ADD #270, <1
	SUB @127, 106
	DJN @72, #340
	DJN @270, 0
	CMP -207, <-120
	SPL 0, <953
	DJN @270, 0
	MOV -1, <-26
	SPL 0, <953
