#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Oct 25 11:27:12 2022
# Process ID: 8760
# Current directory: E:/BaiduNetdiskDownload/E203_P3/E203_Zynq_7010
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15512 E:\BaiduNetdiskDownload\E203_P3\E203_Zynq_7010\E203_Zynq_7010.xpr
# Log file: E:/BaiduNetdiskDownload/E203_P3/E203_Zynq_7010/vivado.log
# Journal file: E:/BaiduNetdiskDownload/E203_P3/E203_Zynq_7010\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/BaiduNetdiskDownload/E203_P3/E203_Zynq_7010/E203_Zynq_7010.xpr
INFO: [Project 1-313] Project file moved from 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/software/VIVADO/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'PLL' is locked:
* Current project part 'xc7a35tfgg484-2' and the part 'xc7z010clg400-2' used to customize the IP 'PLL' do not match.
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tfgg484-2
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'e:/BaiduNetdiskDownload/E203_P3/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/ip/PLL/PLL.dcp' for cell 'sys_clk_gen'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.583 . Memory (MB): peak = 1412.184 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5516 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/BaiduNetdiskDownload/E203_P3/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/ip/PLL/PLL_board.xdc] for cell 'sys_clk_gen/inst'
Finished Parsing XDC File [e:/BaiduNetdiskDownload/E203_P3/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/ip/PLL/PLL_board.xdc] for cell 'sys_clk_gen/inst'
Parsing XDC File [e:/BaiduNetdiskDownload/E203_P3/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/ip/PLL/PLL.xdc] for cell 'sys_clk_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/BaiduNetdiskDownload/E203_P3/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/ip/PLL/PLL.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/BaiduNetdiskDownload/E203_P3/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/ip/PLL/PLL.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2136.262 ; gain = 591.004
Finished Parsing XDC File [e:/BaiduNetdiskDownload/E203_P3/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/ip/PLL/PLL.xdc] for cell 'sys_clk_gen/inst'
Parsing XDC File [E:/BaiduNetdiskDownload/E203_P3/XDC/E203_ZYNQ_7010.xdc]
Finished Parsing XDC File [E:/BaiduNetdiskDownload/E203_P3/XDC/E203_ZYNQ_7010.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2136.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2180.664 ; gain = 1095.109
report_utilization -name utilization_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 31 01:11:24 2022...
