<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
      <link rel="shortcut icon" href="../../img/favicon.ico" />
    <title>Five basic performance advice for porting kernels to the GPU - Rémi Bourgeois's blog</title>
    <link rel="stylesheet" href="../../css/theme.css" />
    <link rel="stylesheet" href="../../css/theme_extra.css" />
        <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/styles/github.min.css" />
        <link href="../../css/timeago.css" rel="stylesheet" />
    
      <script>
        // Current page data
        var mkdocs_page_name = "Five basic performance advice for porting kernels to the GPU";
        var mkdocs_page_input_path = "posts/post1.md";
        var mkdocs_page_url = null;
      </script>
    
    <!--[if lt IE 9]>
      <script src="../../js/html5shiv.min.js"></script>
    <![endif]-->
      <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/highlight.min.js"></script>
      <script>hljs.highlightAll();</script> 
</head>

<body class="wy-body-for-nav" role="document">

  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side stickynav">
    <div class="wy-side-scroll">
      <div class="wy-side-nav-search">
          <a href="../.." class="icon icon-home"> Rémi Bourgeois's blog
        </a><div role="search">
  <form id ="rtd-search-form" class="wy-form" action="../../search.html" method="get">
      <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" title="Type search term here" />
  </form>
</div>
      </div>

      <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul>
                <li class="toctree-l1"><a class="reference internal" href="../../about/">About</a>
                </li>
              </ul>
              <ul>
                <li class="toctree-l1"><a class="reference internal" href="../..">Home</a>
                </li>
              </ul>
              <p class="caption"><span class="caption-text">Posts</span></p>
              <ul class="current">
                  <li class="toctree-l1 current"><a class="reference internal current" href="#">Five basic performance advice for porting kernels to the GPU</a>
    <ul class="current">
    <li class="toctree-l2"><a class="reference internal" href="#0-introduction">0. Introduction</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#some-context-and-motivations">Some context and motivations</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#prerequisites-and-recommandations">Prerequisites and recommandations</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#disclaimers">Disclaimers</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#outline">Outline</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#before-we-start">Before we start</a>
        <ul>
    <li class="toctree-l4"><a class="reference internal" href="#refresher-software-hardware-concepts-in-cuda">Refresher: software / hardware concepts in CUDA</a>
    </li>
        </ul>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#1-minimize-redundant-global-memory-accesses">1. Minimize redundant global memory accesses</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#1-minimize-redundant-thread-level-global-memory-accesses">1. Minimize redundant thread-level global memory accesses</a>
        <ul>
    <li class="toctree-l4"><a class="reference internal" href="#a-first-simple-example-temporary-register-storage">A first simple example, temporary register storage</a>
    </li>
    <li class="toctree-l4"><a class="reference internal" href="#profiler-diagnosis">Profiler diagnosis</a>
    </li>
    <li class="toctree-l4"><a class="reference internal" href="#static-arrays-as-temporary-storages">Static arrays as temporary storages</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#minimize-block-level-redundant-memory-accesses-shared-memory">Minimize block-level redundant memory accesses: shared memory</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#minimize-redundant-kernel-level-memory-accesses-coalescing">Minimize redundant kernel-level memory accesses: coalescing</a>
        <ul>
    <li class="toctree-l4"><a class="reference internal" href="#sectors-and-cache-line">Sectors and cache line</a>
    </li>
    <li class="toctree-l4"><a class="reference internal" href="#profiler-diagnosis_1">Profiler diagnosis</a>
    </li>
    <li class="toctree-l4"><a class="reference internal" href="#advices">Advices</a>
    </li>
        </ul>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#2-avoid-the-use-of-local-memory">2. Avoid the use of local memory</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#what-is-local-memory-how-to-detect-its-usage">What is local memory, how to detect it's usage.</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#avoid-stack-usage">Avoid stack usage</a>
        <ul>
    <li class="toctree-l4"><a class="reference internal" href="#precautions-when-using-static-arrays-for-temporary-storage">Precautions when using static arrays for temporary storage</a>
    </li>
    <li class="toctree-l4"><a class="reference internal" href="#profiler-diagnosis_2">Profiler diagnosis</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#avoid-register-spilling">Avoid register spilling</a>
        <ul>
    <li class="toctree-l4"><a class="reference internal" href="#profiler-diagnosis_3">Profiler diagnosis</a>
    </li>
        </ul>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#3-understand-and-improve-occupancy">3. Understand and improve occupancy</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#refresher-on-occupancy">Refresher on occupancy</a>
        <ul>
    <li class="toctree-l4"><a class="reference internal" href="#what-is-occupancy">What is occupancy</a>
    </li>
    <li class="toctree-l4"><a class="reference internal" href="#why-improving-occupancy-latency-hiding">Why improving occupancy: latency hiding</a>
    </li>
    <li class="toctree-l4"><a class="reference internal" href="#when-to-stop-just-make-sure-your-hardware-is-used">When to stop: just make sure your hardware is used</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#profiler-diagnosis_4">Profiler diagnosis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#how-to-reduce-per-thread-register-usage">How to reduce per-thread register usage</a>
        <ul>
    <li class="toctree-l4"><a class="reference internal" href="#re-order-operations">Re-order operations?</a>
    </li>
    <li class="toctree-l4"><a class="reference internal" href="#kokkos-specific-do-not-use-kokkosmdrangepolicy">[Kokkos specific] Do not use Kokkos::MDRangePolicy</a>
    </li>
    <li class="toctree-l4"><a class="reference internal" href="#template-away-heavy-branches">Template away heavy branches</a>
    </li>
        </ul>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#4-avoid-basic-compute-mistakes">4. Avoid basic compute mistakes</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#profiler-diagnosis_5">Profiler diagnosis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#a-few-basic-compute-mistakes">A few basic compute mistakes</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#5-avoid-intra-warp-thread-divergence">5. Avoid intra-warp thread divergence</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#profiler-diagnosis_6">Profiler diagnosis</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#final-advice">Final advice</a>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#special-thanks">Special thanks</a>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#comments">Comments</a>
    </li>
    </ul>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../post2/">The cost of communications</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../post3/">(WIP) Testing mixed precision at runtime with verrou</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../post4/">(WIP) Scheduling different jobs on the same runner with Gitlab's CI</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../post5/">(WIP) My GPU collection</a>
                  </li>
              </ul>
      </div>
    </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">
      <nav class="wy-nav-top" role="navigation" aria-label="Mobile navigation menu">
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../..">Rémi Bourgeois's blog</a>
        
      </nav>
      <div class="wy-nav-content">
        <div class="rst-content"><div role="navigation" aria-label="breadcrumbs navigation">
  <ul class="wy-breadcrumbs">
    <li><a href="../.." class="icon icon-home" aria-label="Docs"></a></li>
          <li class="breadcrumb-item">Posts</li>
      <li class="breadcrumb-item active">Five basic performance advice for porting kernels to the GPU</li>
    <li class="wy-breadcrumbs-aside">
    </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
            <div class="section" itemprop="articleBody">
              
                <h1 id="five-basic-performance-advice-for-porting-kernels-to-the-gpu">Five basic performance advice for porting kernels to the GPU.</h1>
<p>If you find this article useful, leave a thumbs up or a comment <a href="#comments">below</a> !</p>
<p><em>Last updated: <span class="git-revision-date-localized-plugin git-revision-date-localized-plugin-timeago" title="December 1, 2025 12:50:37 UTC"><span class="timeago" datetime="2025-12-01T12:50:37+00:00" locale="en"></span></span><span class="git-revision-date-localized-plugin git-revision-date-localized-plugin-iso_date" title="December 1, 2025 12:50:37 UTC">2025-12-01</span></em>.<br />
<img alt="Visits" src="https://hitscounter.dev/api/hit?url=https%3A%2F%2Frbourgeois33.github.io%2Fposts%2Fpost1%2F&amp;label=Visits" /></p>
<h2 id="0-introduction">0. Introduction</h2>
<h3 id="some-context-and-motivations">Some context and motivations</h3>
<p>I was hired by CEA to join the porting effort of the the legacy code <a href="https://cea-trust-platform.github.io/">TRUST</a> to the GPU using <a href="https://github.com/kokkos/kokkos">Kokkos</a>. This is quite a challenging task as the code is 20 years old, and more than 1400 kernels were identified to be ported to the GPU! In this blog post, the term <em>kernel</em> refers to a single parallel loop, that fits in a so-called CUDA kernel, or equivalently within a <code>Kokkos::parallel_for</code>. As I went and optimized some kernels, something struck me:</p>
<p><strong>The nature of the task of porting kernels to the GPU, especially when time is limited, often leads to small mistakes that can undermine performance.</strong></p>
<p>The goal of this blog post is to give you <em>basic</em>, easy tips to keep in mind when writing / porting / first optimizing your kernels, so that you get a <em>reasonable</em> performance. By applying them, I was able to get the following speedups that are measured relative to an already GPU-enabled baseline:</p>
<ul>
<li>A 40-50% speedup on a CFD <a href="https://github.com/cea-trust-platform/trust-code/blob/509d09ae94bc5189131c6f160f1d42f6024cfa98/src/VEF/Operateurs/Op_Conv/Op_Conv_VEF_Face.cpp#L473">convection kernel</a> from TRUST (obtained on RTX A5000, RTX A6000 Ada and H100 GPUs). <strong>Brace yourself</strong>: this is a monstrous kernel.</li>
<li>A 20-50% speedup on a CFD <a href="https://github.com/cea-trust-platform/trust-code/commit/7ac3ec98ba17a187e84c828c62b035ce66004885">diffusion kernel</a> from TRUST (obtained on RTX A6000 Ada and H100 GPUs).</li>
<li>A 20% speedup on a <a href="https://github.com/Maison-de-la-Simulation/heraclespp/blob/54feb467f046cf21bdca5cfa679b453961ea8d7e/src/hydro/limited_linear_reconstruction.hpp#L54">MUSCL reconstruction kernel</a> from the radiative hydrodynamics code <a href="https://github.com/Maison-de-la-Simulation/heraclespp">heraclescpp</a> (obtained on a A100 GPU).</li>
</ul>
<p>I will not go over what I consider to be <em>advanced</em> optimization techniques such as:</p>
<ul>
<li><a href="https://www.youtube.com/watch?v=A1EkI5t_CJI&amp;t=5s">shared memory</a>,</li>
<li><a href="https://developer.nvidia.com/blog/cuda-pro-tip-increase-performance-with-vectorized-memory-access/">vectorized memory access</a>,</li>
<li><a href="https://developer.nvidia.com/blog/optimizing-gpu-performance-tensor-cores/">tensor core operations</a>,</li>
<li><a href="https://www.nvidia.com/en-us/on-demand/session/gtc25-s72683/?playlistId=playList-600dacf3-7db9-45fe-b0a2-e0156a792bc5">hardware-specific optimizations</a>,</li>
<li><a href="https://developer.nvidia.com/blog/using-cuda-warp-level-primitives/">warp-level primitives</a>.</li>
</ul>
<p>Because they are not required to get reasonable performances on simple kernels such as the ones cited above. Indeed these kernels might be very verbose  but remains simple patterns like stencil operations or matrix filling. Moreover, these advanced optimizations require significant work to be deployed in large codes with hundreds of kernels, such as a CFD solver like TRUST. Keep in mind that maximum performance often comes at the cost of portability. The simple guidelines here should help you gain performance across all GPU platforms.</p>
<p>If you aim for <em>optimal</em> performance, or if you are tackling complex kernels such as the <a href="https://research.nvidia.com/sites/default/files/pubs/2016-03_Single-pass-Parallel-Prefix/nvr-2016-002.pdf">single-pass parallel prefix scan with decoupled look-back</a>, you will need to dive into those <em>advanced</em> topics. But please do not reinvent the wheel ! if a kernel or algorithm is already implemented, optimized, and distributed in a library, do not code it (Except for learning purposes!). Here is a non exhaustive sample:</p>
<ul>
<li><a href="https://docs.Nvidia.com/cuda-libraries/index.html">CUDA Libraries</a>.</li>
<li><a href="https://github.com/nvidia/cccl">CUDA Core Compute Libraries</a>.</li>
<li><a href="https://github.com/kokkos/kokkos-kernels">Kokkos kernels</a> for portable BLAS, sparse BLAS and graph kernels.</li>
<li><a href="https://trilinos.github.io/">Trilinos</a> for high level, portable solutions for the solution of large-scale, complex multi-physics engineering and scientific problems.</li>
<li><a href="https://petsc.org/release/">PETSc</a> for the scalable solution of scientific applications modeled by partial differential equations (PDEs).</li>
</ul>
<p>Lastly, if you are in the process of optimizing/porting your code, and first learning about the GPU, you might want to start with the <a href="https://docs.Nvidia.com/cuda/cuda-c-best-practices-guide/">CUDA C++ Best Practices Guide</a> as kernel-level optimization is too low level to start with. The right approach is to identify the hot spots of your code and focus on them first (Assess, Parallelize, Optimize, Deploy cycle).</p>
<h3 id="prerequisites-and-recommandations">Prerequisites and recommandations</h3>
<p>In this tutorial, I will assume that you are already familiar with:</p>
<ul>
<li>Basic C++.</li>
<li>The reason why you might want to use the GPU, and that you need a big enough problem to make full use of it.</li>
<li>Some understanding of GPU performance:<ul>
<li>the roof-line performance model,</li>
<li>what does compute bound / memory bound mean.</li>
</ul>
</li>
<li>Basic GPU architecture, in particular:<ul>
<li>Some knowledge of the memory hierarchy (registers, L1/L2 caches, DRAM) and the increasing cost of memory accesses. What are CUDA threads / blocks and global memory. <em>You can be confused about what is local memory</em>. <a href="#refresher-software-hardware-concepts-in-cuda">Refresher</a>.</li>
<li>Some knowledge of occupancy. <a href="#refresher-on-occupancy">Refresher</a>.</li>
<li>Here are resources on GPU architecture / CUDA programming:<ul>
<li><a href="https://youtu.be/Sdjn9FOkhnA?si=ky211CLJOV-a5isZ">Modern CUDA C++ class lecture series, by Nicolas Blin (Nvidia)</a>,</li>
<li><a href="https://www.Nvidia.com/en-us/on-demand/session/gtc24-s62191/">1h30 lecture by Athena Elfarou (Nvidia)</a>,</li>
<li><a href="https://www.youtube.com/watch?v=OsK8YFHTtNs&amp;list=PL6RdenZrxrw-zNX7uuGppWETdxt_JxdMj">13 lectures by Bob Crovella (Nvidia)</a>,</li>
<li><a href="https://www.nvidia.com/en-us/on-demand/session/gtc25-s72575/">How You Should Write a CUDA C++ Kernel by Georgii Evtushenko (Nvidia)</a>,</li>
<li><a href="https://docs.Nvidia.com/cuda/cuda-c-best-practices-guide/">CUDA C++ Best Practices Guide</a>,</li>
<li><a href="https://docs.nvidia.com/nsight-compute/index.html">Nsight compute documentation</a>.</li>
</ul>
</li>
</ul>
</li>
</ul>
<p>Although not necessary for getting through this blog post, I recommend you learn about:</p>
<ul>
<li>How to compile a GPU code, generate a report with <a href="https://youtu.be/04dJ-aePYpE?si=wTO9vJsRmVMBfM8a">Nvidia nsight compute</a> and loading in with the ui.</li>
<li>Application-level optimization:<ul>
<li>How to build a sensible optimization road-map with e.g. Nvidia Nsight System.</li>
<li>That you should avoid host to device memory transfers; This tutorial is centered on kernel-level optimization. We assume memory is already available on the GPU.</li>
<li>How to ensure that it is worth it to optimize the kernel you are working on (Do not assume bottleneck, Assess, Parallelize, Optimize, Deploy).</li>
<li>Some resources:<ul>
<li><a href="https://www.youtube.com/watch?v=nhTjq0P9uc8&amp;list=PL6RdenZrxrw-zNX7uuGppWETdxt_JxdMj&amp;index=8">8th lecture from the Bob Crovella (Nvidia) lecture series</a> which focuses on that topic.</li>
<li><a href="https://docs.Nvidia.com/cuda/cuda-c-best-practices-guide/#assess-parallelize-optimize-deploy">APOD cycle</a>.</li>
</ul>
</li>
</ul>
</li>
<li>What is Kokkos, why you might want to use it and how to get started with it. Some resources:<ul>
<li><a href="https://www.youtube.com/watch?v=64Qczo9biBI&amp;list=PLcbxjEfgjpO9OeDu--H9_XqyxPj3MkjdN&amp;index=29">ATPESC 2022 Kokkos session</a> by Damien Lebrun Grandie, co-leader of the Kokkos core team (Oak Ridge National lab).</li>
<li><a href="https://www.youtube.com/watch?v=rUIcWtFU5qM&amp;list=PLqtSvL1MDrdFgDYpITs7aQAH9vkrs6TOF">Kokkos lecture series</a> (kind of outdated, but you can find a lot of resources online, also, join the slack!).</li>
<li><strong>Note:</strong> you really <em>should</em> consider using Kokkos, or any other portable programming model. It's good enough so that CEA adopted it for it's legacy codes! (see <a href="https://cexa-project.org/">the CExA project</a>).</li>
</ul>
</li>
</ul>
<h3 id="disclaimers">Disclaimers</h3>
<p>If you think I wrote something that is wrong, or misleading please let me know! </p>
<p>I am running my performance tests on Nvidia GPUs, just because they are more easily available to me, and that I am more familiar with the performance tools such as <a href="https://developer.Nvidia.com/nsight-systems">nsight systems</a> (<code>nsys</code>) and <a href="https://developer.Nvidia.com/nsight-compute">nsight compute</a> (<code>ncu</code>). However, note that AMD provides similar profilers and that the advice that I give here are general enough so that they apply for GPUs from both vendors. Although, at the time I am writing this (September 2025), rocm's kernel profilers seem a lot less user friendly. Moreover, do not take my word, test and evaluate yourself! </p>
<p>I will use Kokkos as the programming model for the code sample, just because I work with it, and that performance portability is <strong>important</strong>. Again, the concepts are simple enough so that you can translate them to your favorite programming model, OpenMP, SYCL, Cuda, Hip.</p>
<p>It is important to note that I am heavily biased towards memory-related optimization as the CFD code that I am working on is memory bound. Moreover, I plan on adding to this blog post as I learn more.</p>
<p>I acknowledge the use of generative AI to improve wording, and help generating some of the code samples.</p>
<h3 id="outline">Outline</h3>
<p>The outline for this blog post is the following five rules of thumbs,or advice, largely inspired by <a href="https://docs.Nvidia.com/cuda/ampere-tuning-guide/index.html">the Nvidia Ampere tuning guide</a>:</p>
<ol>
<li><a href="#1-minimize-redundant-global-memory-accesses">Minimize redundant global memory accesses</a></li>
<li><a href="#2-avoid-the-use-of-local-memory">Avoid the use of <em>Local memory</em></a></li>
<li><a href="#3-understand-and-improve-occupancy">Understand and improve occupancy</a></li>
<li><a href="#4-avoid-basic-compute-mistakes">Avoid basic compute mistakes</a></li>
<li><a href="#5-avoid-intra-warp-thread-divergence">Avoid intra-warp thread divergence</a></li>
</ol>
<p>Feel free to jump straight into your sections of interest. One of the main interest of this tutorial is to teach you <em>where</em> to look for information in <code>ncu</code>. Look for the <em>"Profiler diagnosis"</em> sections.</p>
<h3 id="before-we-start">Before we start</h3>
<p>Before going into the five advice, I invite you to read <a href="../post2/">my blog post on the cost of communications</a> that is a unnecessary long introduction for advice 1 and 2. I also strongly advise watching <a href="https://www.youtube.com/watch?v=iPCBCjgoAbk">this brilliant talk on communication-avoiding algorithms</a>. </p>
<p>All sample code and <code>ncu</code> reports can be found <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/tree/code-sample/code-sample">here</a> along with compilation and execution instructions. The reports were generated with my <a href="https://www.techpowerup.com/gpu-specs/rtx-6000-ada-generation.c3933">Nvidia RTX 6000 Ada generation</a> GPU.</p>
<h4 id="refresher-software-hardware-concepts-in-cuda">Refresher: software / hardware concepts in CUDA</h4>
<p><img alt="alt text" src="../image-14.png" />
<strong>Figure 1:</strong> Software / hardware memory hierarchy of an Nvidia GPU. <a href="https://www.Nvidia.com/en-us/on-demand/session/gtc24-s62191/">source</a>. </p>
<p>The GPU hardware is organized as follows:</p>
<ul>
<li>A GPU is made of an aggregation of Streaming Multiprocessors (SM) that contains the computational units. This is where the computations are done. Instructions are scheduled as so-called warps, i.e. instruction packs of size 32.</li>
<li>The DRAM is the slowest but largest memory of the GPU. It's speed <strong>is</strong> the GPU bandwidth. It is accessible by all Streaming Multiprocessors (SM).</li>
<li>The L2 cache is much smaller than the DRAM but faster. It is accessible by all SMs.</li>
<li>There is one L1 cache per SM. It is much smaller than the L2 but faster and accessible by only his host SM.</li>
<li>A register file per SM, much smaller than the L1 but the fastest memory, accessible by only his host SM.</li>
</ul>
<p>The software is organized as follows:</p>
<ul>
<li>Threads are uniquely defined sequences of operations defined by the CUDA kernels. They are dispatched on the GPU's SM.</li>
<li>Blocks of threads are groups of threads. Threads of a block may only reside on the same SM.</li>
<li>Global memory is visible by all threads. It may reside in DRAM, L2 or L1 (potentially very slow!).</li>
<li>Shared memory is visible by all threads of a block, and managed by the developer. Resides in L1.</li>
<li><strong>Local memory</strong> is private to a thread. It may reside in DRAM, L2 or L1 (potentially very slow!). Local memory includes both register spilling and stack usage. More on that in <a href="#2-avoid-the-use-of-local-memory">section 2</a>.</li>
<li>Registers are private to a thread and reside in the SM's register file (the fastest!). </li>
</ul>
<h2 id="1-minimize-redundant-global-memory-accesses">1. Minimize redundant global memory accesses</h2>
<p>On an Nvidia GPU, any request to global memory may end up fetching data from:</p>
<ul>
<li>The DRAM, visible by all threads,</li>
<li>the L2 cache, visible by all threads,</li>
<li>the L1 cache, visible by all threads of a block.</li>
</ul>
<p>As discussed in <a href="../post2/">my blog post on the cost of communications</a>, on recent GPUs (V/A/H/B100) it takes 50-100x more time to load a non cached FP64 double from DRAM up to registers than computing a <code>FMA</code> (fused multiply-add) math operation on that number. The cache hierarchy does mitigates that number. If the L1 cache hits, the memory request will be much faster, with a FPL of "only" 5-10x. For the L2 cache, the factor is about 10-50x. But it remains that every access to global memory <em>is</em> more expensive than a register manipulation by a factor of at least 5-10x. Thus you should avoid them <em>at all cost</em>.</p>
<h3 id="1-minimize-redundant-thread-level-global-memory-accesses">1. Minimize redundant thread-level global memory accesses</h3>
<h4 id="a-first-simple-example-temporary-register-storage">A first simple example, temporary register storage</h4>
<p>Let's considers at <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-1.cpp">sample-1.cpp</a> where we create two device views:
If you are not familiar with Kokkos views, in this context, they are just containers for vectors that resides on the GPU.</p>
<pre><code class="language-c++">const int size = 1&lt;&lt;27;
Kokkos::View&lt;float*&gt; A(&quot;A&quot;, size);
Kokkos::View&lt;float*&gt; B(&quot;B&quot;, size);
</code></pre>
<p>We perform the following, rather silly kernel:</p>
<pre><code class="language-c++">Kokkos::parallel_for(&quot;Kernel&quot;, size, KOKKOS_LAMBDA(const int i) { 
    for (int k=0; k&lt;10; k++){
        A(i) += B(i-1);
        A(i) += B(i);
        A(i) += B(i+1);
    }
});
</code></pre>
<p>The issue is probably already striking to you: each instance of <code>A(i)+=</code> is a global memory R/W. The fix is straightforward and found in <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-1-fixed.cpp">sample-1-fixed.cpp</a>: use a temporary storage <code>tmp</code>, and R/W <code>A(i)</code>only once per thread:</p>
<pre><code class="language-c++">Kokkos::parallel_for(&quot;Kernel&quot;, size, KOKKOS_LAMBDA(const int i) { 
    float tmp=0;
    for (int k=0; k&lt;10; k++){
        tmp += B(i-1);
        tmp += B(i);
        tmp += B(i+1);
    }
    A(i) += tmp;
});
</code></pre>
<p><strong>Note</strong>: Since each thread uses the same values of B as it's neighbors, shared memory could be used to further improve performance. However, this kernel is simple enough so that caches probably already do a good job.</p>
<p>With this simple change, we went from 60R, 30W per thread to 31R, 1W. You might think that it is such an obvious thing to avoid that it is not even worth talking about it. But I disagree! Often, when first porting to Kokkos, in a time limited environment, we simply replace the e.g. <code>std::vector</code> by <code>Kokkos::View</code> in the kernel body, check functionality and move onto the next kernel, resulting in this issue hindering performance. Moreover, for more very long, intricate kernels with many Views, spotting and   removing redundant memory accesses is quite tedious. Try for e.g. <a href="https://github.com/cea-trust-platform/trust-code/blob/509d09ae94bc5189131c6f160f1d42f6024cfa98/src/VEF/Operateurs/Op_Conv/Op_Conv_VEF_Face.cpp#L473">this one</a>.</p>
<h4 id="profiler-diagnosis">Profiler diagnosis</h4>
<p>Let's look into the profiler report for the first sample code (Download it and load it in <code>ncu-ui</code>! This works even if you do not have a Nvidia GPU), <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-1.ncu-rep">sample-1.ncu-rep</a>. First, let's look at the GPU Speed Of Light (SOL) section:
<img alt="alt text" src="../image-1.png" />
<strong>Figure 2:</strong> GPU SOL section of <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-1.ncu-rep">sample-1.ncu-rep</a>.</p>
<p><strong>Note:</strong> According to the <a href="https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html"><code>ncu</code> profiling guide</a>; <em>SOL is a High-level overview of the throughput for compute and memory resources of the GPU. For each unit, the throughput reports the achieved percentage of utilization with respect to the theoretical maximum</em>. It's a fancy marketing term, yes, but quite a clever one if you ask me. Essentially, it tells you how much of the physical material's capacities you are using, and quicky tells you if you are limited by compute, or memory. Ideally, you know you are doing a good job of using your GPU when you are using at least 80% of at least one of the two pipeline, and that it is limited by either the DRAM bandwith, or the peak FLOPs capacity.</p>
<p>We can see that both the memory and compute pipelines are heavily used. This begs the question, are we using them effectively? Let's go to the memory workload analysis first and dissect some elements. </p>
<p><img alt="alt text" src="../image-3.png" />
<strong>Figure 3:</strong> Memory workload analysis of <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-1.ncu-rep">sample-1.ncu-rep</a>.</p>
<ul>
<li>Memory Throughput [Gbyte/s] 308.75 <ul>
<li>This is much lower than my GPU's bandwidth of 960.0. Since we saw in the SOL section that we are memory bound, this means that the performance limiter is the caches.</li>
</ul>
</li>
<li>Communications between DRAM (Device memory) and L2:<ul>
<li>1.07 GB reads, which corresponds to:
  <span class="arithmatex">\(2^{27}(\text{size}) \times 2 (\text{A and B}) \times 4 (\text{bytes per float})=1.07\times 10^9\)</span> bytes.
   There is half as much writes, corresponding to A being modified. Both A and B are loaded once into the L2 cache, and A is written back only once into DRAM Good!</li>
</ul>
</li>
<li>Communications between L2 and L1:<ul>
<li>About as much reads into L1, a little more probably due to cache misses. But, an astounding 9.14 GB of data written from L1 to L2, due to cache invalidation! This  is a great hint of redundant memory accesses; a big discrepancy between expected and observed volumes of exchanges between memories. Essentially, this is the cache that is working hard to save you from you own mistakes, by not writing back all the way to DRAM at each <code>A(i)+=</code>. It really is saving you, as if we switch to throughput view, we see that these excessive writes are done at an astounding 1.89 TB/s, twice as fast as my GPU's bandwidth!</li>
</ul>
</li>
</ul>
<p>Lastly, let's look at one of my favorite sections, the warp state statistics session, especially the warp states:
<img alt="alt text" src="../image-7.png" />
<strong>Figure 4:</strong> Warp States of <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-1.ncu-rep">sample-1.ncu-rep</a>.</p>
<p>If you are not familiar with warps states, really consider looking at <a href="https://www.Nvidia.com/en-us/on-demand/session/gtc24-s62191/">the 1h30 lecture by Athena Elfarou (Nvidia)</a>. Essentially, a warp is a group of 32 threads (32 instances of the kernel with neighboring index <code>i</code>). It can be either:</p>
<ul>
<li>Stalled: waiting on a dependency. For instance, to perform <code>A(i)+=B(i)</code>, you need to wait that both values get loaded from global memory into the registers. This takes a while. You can also be waiting on a math operation to be done, a barrier, or the execution queue to have a spot.</li>
<li>Eligible: available to be scheduled.</li>
<li>Selected: will issue an instruction on the next cycle.</li>
</ul>
<p>The warp states shows you the <strong>reasons</strong> why your warps have been stalled during the execution of your kernel, sorted by importance. This is precisely what you should worry about! We see two reasons here with quite obscure names <em>Stall long scoreboard</em> and <em>Stall LG throttle</em>. You can drag over your mouse onto the items to get an explanation, e.g. for the first one:
<img alt="alt text" src="../image-6%20%281%29.jpg" /></p>
<p><strong>Figure 5:</strong> Metric information for Stall long scoreboard.</p>
<p>Stall long scoreboard means that warps are waiting on a memory dependency from global memory, this not surprising and a very common one for memory bound kernels. <em>Stall LG throttle</em> means that the warps are waiting on the warp slot queue to have a spot to be scheduled. Indeed, each warp scheduler has a finite amount of spots for it's warps to be scheduled. If a kernel issues too many requests, warps are waiting, not on a dependency, but simply on a spot in the queue. This is also a good symptom of redundant memory operations! If you still observe that <em>Stall LG throttle</em> is limiting your performance even after removing all redundant memory operations, consider using <a href="https://developer.Nvidia.com/blog/cuda-pro-tip-increase-performance-with-vectorized-memory-access/">vectorized memory access</a> to pull more floating point numbers per request.</p>
<p>Let's now look at the Compute workload analysis since Figure 2 shows us that the compute pipeline is heavily used. This can be surprising at first considering that our kernel is not compute intensive.</p>
<p><img alt="alt text" src="../image-28.png" />
<strong>Figure 6:</strong> Compute workload analysis of <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-1.ncu-rep">sample-1.ncu-rep</a>.</p>
<p>As expected, the FMA pipe is strongly unutilized, and does not cause the heavy usage of the compute pipeline. Instead, the reason for this is that we almost reach the peak usage of the LSU pipe. If you drag your mouse to LSU, you will see that it refers to Load Store Unit. The LSU pipeline issues load, store, atomic, and reduction instructions to the L1TEX unit for global, local, and shared memory. Essentially, each time we load a value from global memory that resides in L1, the LSU pipe is used. We can expect that redundant thread-level global memory access hits in L1 most of the time. Therefore, this is yet another good symptom to look for.</p>
<p>Let's now take a look at <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-1-fixed.ncu-rep">sample-1-fixed.ncu-rep</a>. I recommend using the <em>"add baseline"</em> functionality, so that we can track our progress! First thing you can notice is that we get a huge performance gain: from 5.08ms to 1.81ms, a 64% speedup! Then, going into the several sections:</p>
<ul>
<li>
<p>GPU Speed of light throughput:</p>
<ul>
<li>The compute pipeline is less busy, as the fixed kernel issues much less instructions to the <code>LSU</code> pipe.</li>
<li>The memory pipeline is more used (+6%)</li>
</ul>
</li>
<li>
<p>Memory workload Analysis: 
<img alt="alt text" src="../image-8.png" />
<strong>Figure 7:</strong> Memory workload analysis of <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-1-fixed.ncu-rep">sample-1-fixed.ncu-rep</a>.</p>
<ul>
<li>The memory throughput is much closer to the theoretical peak (865 GB/s, +180%)</li>
<li>The previously healthy memory transfers are unchanged, but the L1 to L2 writes are reduced by 94%, as well as the caches hit rates. This shows that our cleaner implementation relies less on the caches, because it has much fewer redundant memory accesses.</li>
</ul>
</li>
</ul>
<!-- We can see that the kernel uses both memory and compute pipelines extensively. The high value of memory usage is surprising; Each thread is performing a lot of math; around 30 `FMA`, but is is much lower than the FP32 FPL of the GPU I am working with (A [Nvidia RTX 6000 Ada generation](https://www.techpowerup.com/gpu-specs/rtx-6000-ada-generation.c3933), with a FP32 FPL of 379) -->
<!-- - 255.85M request between the kernel and global memory, split among ~130M Reads and ~130M Writes.
    - This corresponds to $2^{27}(30) -->
<h4 id="static-arrays-as-temporary-storages">Static arrays as temporary storages</h4>
<p>Let's now consider a multi-dimensional case, with 2D Views and at least one run-time axis size, here, <code>dim</code>:</p>
<pre><code class="language-c++">const int size = 1&lt;&lt;27;
int dim = 3;
Kokkos::View&lt;float**&gt; A(&quot;A&quot;, size, dim);
Kokkos::View&lt;float**&gt; B(&quot;B&quot;, size, dim);
</code></pre>
<p>and the following kernel from <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-2.cpp">sample-2.cpp</a>:</p>
<pre><code class="language-c++">Kokkos::parallel_for(&quot;Kernel&quot;, size, KOKKOS_LAMBDA(const int i) { 
    for (int k = 0; k &lt; 10; k++){
        for (int dir = 0; dir &lt; dim; dir++){
            for (int dir2 = 0; dir2 &lt; dim; dir2++){
                A(i,dir) += B(i,dir2);
            }
        }
    }
});
</code></pre>
<p>It is clear that there are redundant memory accesses, that we would like to store in a array residing in registers as follows:</p>
<pre><code class="language-c++">Kokkos::parallel_for(&quot;Kernel&quot;, size, KOKKOS_LAMBDA(const int i) { 

    float Atmp[dim], Btmp[dim];

    for (int dir = 0; dir &lt; dim; dir++){
        Atmp[dir] = A(i, dir);
        Btmp[dir] = B(i, dir);
    }

    for (int k = 0; k &lt; 10; k++){
        for (int dir = 0; dir &lt; dim; dir++){
            for (int dir2 = 0; dir2 &lt; dim; dir2++){
            Atmp[dir] += Btmp[dir2];
            }
        }
    }

    for (int dir = 0; dir &lt; dim; dir++){
        A(i,dir) = Atmp[dir];
    }
});
</code></pre>
<p>However, <code>dim</code> is a run-time variable, while arrays must be declared with compile time-value. In this case, this generate a compile error. If you somehow manage to get a run-time sized vector in your kernel and avoid a compilation error, you will at best get a slow runtime, as it will reside in local memory, cf. <a href="#2-avoid-the-use-of-local-memory">section 2</a>. The solution is to wrap the kernel in a <code>dim</code>-templated function, as done in <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-2-fixed.cpp">sample-2-fixed.cpp</a>:</p>
<pre><code class="language-c++">template&lt;int dim&gt;
void apply_kernel(Kokkos::View&lt;float**&gt; A,  Kokkos::View&lt;float**&gt; B, int size){

    Kokkos::parallel_for(&quot;Kernel&quot;, size, KOKKOS_LAMBDA(const int i) { 
    // ... the previous kernel ...
    });
}
</code></pre>
<p>which can be called as follows, with <code>dim</code> picked at runtime:</p>
<pre><code class="language-c++">if (dim==1){
    apply_kernel&lt;1&gt;(A, B, size);
} else if (dim==2){
    apply_kernel&lt;2&gt;(A, B, size);
} else if (dim==3){
    apply_kernel&lt;3&gt;(A, B, size);
} else{
   // Need more instantiations! Fail or warning 
}
</code></pre>
<p>I will not go through the <code>ncu</code> reports for this second example as the behavior is really similar to sample-1, but feel free to look a them yourself. The speedup obtained is 75% which is not surpising, since I pick the examples.</p>
<p><strong>Warning:</strong> Note that when using static arrays as temporary storage, you might accidentally trigger <em>Local memory</em> usage as it may resides in the <em>stack</em> or cause <em>register spilling</em>. Please refer to <a href="#2-avoid-the-use-of-local-memory">section 2</a> to avoid this!</p>
<h3 id="minimize-block-level-redundant-memory-accesses-shared-memory">Minimize block-level redundant memory accesses: shared memory</h3>
<p>If you spot that neighboring threads (that likely reside on the same block) are using extensively the same elements from global memory, I strongly suggest you learn more about shared memory, to reduce redundant <strong>block-level</strong> memory accesses. Shared memory is essentially a portion of the L1 cache managed by the user. But beware, using it means that you think you can do a better job than the runtime!). To use shared memory in Kokkos, look at <a href="https://kokkos.org/kokkos-core-wiki/ProgrammingGuide/HierarchicalParallelism.html">Hierarchical Parallelism</a>. As mentioned in the introduction, I do not wish to delve deeper on this topic in this tutorial.</p>
<h3 id="minimize-redundant-kernel-level-memory-accesses-coalescing">Minimize redundant kernel-level memory accesses: coalescing</h3>
<h4 id="sectors-and-cache-line">Sectors and cache line</h4>
<p>When using Nvidia GPUs, threads are packed in so-called warps of 32 threads which execute instructions simultaneously (SIMD). In the same way, when a memory request if performed, (like load one FP64 number from global memory), it is not done for a single one, but in packs of so-called <em>sectors</em> of 32 bytes (i.e. 4 FP64 numbers). Another way to say this is that the memory access granularity of the GPU is of 32 bytes. As a result, the best case scenario for a warp load, is that it requires data that is coalescing:</p>
<p><img alt="alt text" src="../image-9.png" />
<strong>Figure 8:</strong> Coalesced memory accesses (<a href="https://www.Nvidia.com/en-us/on-demand/session/gtc24-s62191/">Source</a>). </p>
<p>In this ideal case, each thread is loading a FP64 number. There are 32 threads in a warps so this amount to 32 FP64 number, e.g. 256 bytes which is 8 sectors. This is very efficient because 256 bytes are loaded, and 256 bytes are used: the bandwidth of the GPU is fully used. Let's now look at the worst case scenario:</p>
<p><img alt="alt text" src="../image-10.png" />
<strong>Figure 9:</strong> strided memory accesses. Adapted from <a href="https://www.Nvidia.com/en-us/on-demand/session/gtc24-s62191/">source</a>. </p>
<p>In this case, each thread is still loading a FP64 numbers, but there is a sector-wide stride between threads. Since a FP64 number cannot be loaded "on it's own", a whole sector is loaded for each. As a result 32 sectors = 1024 bytes are loaded, for only 256 bytes used. This means that only a quarter of the bandwidth is used, and the case gets worst if you are working with smaller a datatype.</p>
<h4 id="profiler-diagnosis_1">Profiler diagnosis</h4>
<p>The ratio of bytes loaded to bytes used per memory request is actually shown in the memory workload analysis. For example, for <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-1-fixed.ncu-rep">sample-1-fixed.ncu-rep</a>:
<img alt="alt text" src="../image-12.png" />
<strong>Figure 10:</strong> DRAM global Load Access Pattern warning for <code>sample-1-fixed.cpp</code>.</p>
<p>We see that for each 32 bytes sector transmitted, "only" 28.4 are used. This is pretty good of course as this code is very simple. But for more complicated operations, such as numerical simulation on unstructured meshes, this can be very bad. This section of <code>ncu</code> is helpful to detect that precise issue and evaluate the efficiency of a solution.</p>
<p>The <em>"Source Counter"</em> section also detects uncoalesced global memory accesses, for instance in <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/compute-bound-kernel.ncu-rep">compute-bound-kernel.ncu-rep</a>, we can read: <em>This kernel has uncoalesced global accesses resulting in a total of 434661683 excessive sectors (74% of the total 590018216 sectors).</em></p>
<h4 id="advices">Advices</h4>
<p>These observations should make you want to think about layouts when dealing with data that is two-dimensional, or more. What layout should you choose? LayoutLeft (column-major) or LayoutRight (row-major)? The answer depends on how you parallelized your kernel. In particular,</p>
<ul>
<li><strong>You should organize your data so that neighboring threads (within a warp) are performing memory requests on coalescing data</strong>. This allows to reduce the amount of global memory requests, as seen above.</li>
</ul>
<p>Let's look at two ways to practically apply this advice:</p>
<ul>
<li>Considering we are working with a 2D matrix of dimension <code>M</code>,<code>N</code>. If the operation is parallelized along the rows of the matrix (<code>threadIdx.x</code> ranging in <code>[0,M-1]</code>) <code>A</code> should be LayoutLeft (column-major). Alternatively, if the operation is parallelized along the columns of the matrix (<code>threadIdx.x</code> ranging in <code>[0,N-1]</code>) <code>A</code> should be LayoutRight (row-major).</li>
<li>When seeing a memory access in your kernel e.g. <code>A(i,j)</code>, ask yourself: <em>which element is the next thread accessing?</em> <ul>
<li>Is it <code>A(i+1,j)</code>? If so, the operation is parallelized along the rows of the matrix (<code>threadIdx.x=i</code> ranging in <code>[0,M-1]</code>) <code>A</code> should be LayoutLeft (column-major). </li>
<li>Is it <code>A(i,j+1)</code>? If so, the operation is parallelized along the columns of the matrix (<code>threadIdx.x=j</code> ranging in <code>[0,N-1]</code>) <code>A</code> should be LayoutRight (row-major).</li>
</ul>
</li>
</ul>
<p>Let's consider the operation of computing <code>row</code>, a vector of <code>N</code> elements defined as the sum of each row of <code>A</code>, by assigning each row to a thread. In <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-3.cpp">sample-3.cpp</a>, we perform this operation on both a LayoutLeft and a LayoutRight Kokkos View:</p>
<pre><code class="language-c++">int N = 10000; 
Kokkos::View&lt;float**, Kokkos::LayoutLeft&gt;   A_LL(&quot;A_LL&quot;, N, N);      
Kokkos::View&lt;float**, Kokkos::LayoutRight&gt;  A_LR(&quot;A_LR&quot;, N, N);       
Kokkos::View&lt;float*&gt; row_sum(&quot;row_sum&quot;, N); 

// [...]

Kokkos::parallel_for(&quot;RowSumLL&quot;, N, KOKKOS_LAMBDA(int i) {
    float sum = 0.0;
    for (int j = 0; j &lt; N; j++) {
        sum += A_LL(i,j);
    }
    row_sum(i) = sum;
});

Kokkos::parallel_for(&quot;RowSumLR&quot;, N, KOKKOS_LAMBDA(int i) {
    float sum = 0.0;
    for (int j = 0; j &lt; N; j++) {
        sum += A_LR(i,j);
    }
    row_sum(i) = sum;
});
</code></pre>
<p><strong>Note:</strong> This is quite a bad way to parallelize this computation, especially as <code>N</code> grows.</p>
<p>In the first kernel, <code>"RowSumLL"</code>, the memory accesses are coalesced. Considering the <code>j</code>-th memory access of the <code>for</code> loop <code>A_LL(i,j)</code>, we can see that the next thread is accessing <code>A_LL(i+1,j)</code> which is coalescing since <code>A_LL</code> is LayoutLeft (column-major). In the second kernel, <code>"RowSumLR"</code>, the memory accesses are not coalesced. Considering the <code>j</code>-th memory access of the <code>for</code> loop <code>A_LR(i,j)</code>, we can see that the next thread is accessing <code>A_LR(i+1,j)</code> which is strided by <code>M</code> elements (not coalescing) since <code>A_LR</code> is LayoutRight (row-major).</p>
<p>The report can be found at <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-3.ncu-rep">sample-3.ncu-rep</a> in which we can see that:</p>
<ul>
<li><code>RowSumLL</code> runs in 0.52 ms,</li>
<li><code>RowSumLR</code> runs in 1.14 ms (+120%). The memory workload analysis section says: <em>"On average, only 4.0 of the 32 bytes transmitted per sector are utilized by each thread"</em>. This is the worst case scenario with FP32 numbers, and it is caused by the huge stride between elements on the same line of <code>A_LR</code>. Moreover, the L1 cache is used a lot, whereas <code>RowSumLL</code> does not use it at all. The reason for the cache usage is clear: the <code>j</code>-th memory request <code>A_LR(i,j)</code> fetches a segment of memory into cache, that is hit during the <code>j+1</code>-th memory request <code>A_LR(i,j+1)</code>, performed by the same thread.</li>
</ul>
<p><strong>Note:</strong> A non-coalesced write of some data that is later re-loaded by the same thread is especially bad for performance, as it needs to invalidate caches. A single non-coalesced write can invalidate a sector in L1, and L2, requiring the data to be fetched potentially all the way from DRAM for the next load.</p>
<p><strong>Note:</strong> On CPU (either during a serial execution, or via OpenMP/threads) the optimal data layout is opposite to the GPU one! Since there are typically much fewer CPU threads than parallelized elements, we want to favor caching instead of coalescing. For our example, each CPU thread will deal with several rows of the matrix and benefit from caching. The default layout for multidimensional views in Kokkos is LayoutLeft (column-major) on device, and LayoutRight (row-major) on host. I believe that this is due to historical reasons; algorithms from the Trilinos library that is built upon Kokkos are working on multi-dimensional views where the number of rows far exceeds the number of columns, and are therefore parallelized along rows. Refer to <a href="https://www.youtube.com/watch?v=O-asHTtO7O4&amp;t=4337s">this section of the 2nd module of the Kokkos lectures series</a> for more discussions on this topic.</p>
<p>For simulations on unstructured meshes, I recommend using <a href="https://en.wikipedia.org/wiki/Z-order_curve">Z-order curve</a> re-ordering of the mesh elements. For our CFD code TRUST, this enabled an overall +20% speedup due to better coalescing (congrats to <a href="https://www.linkedin.com/in/adrien-bruneton-7bb0ba94/">Adrien Bruneton</a>).</p>
<h2 id="2-avoid-the-use-of-local-memory">2. Avoid the use of local memory</h2>
<h3 id="what-is-local-memory-how-to-detect-its-usage">What is local memory, how to detect it's usage.</h3>
<p>As we saw in the introduction's refresher, local memory is private to a thread and may reside in DRAM, L2 or L1, which is potentially very slow, and in any case much slower than registers. Local memory usage happens in two cases:</p>
<ul>
<li>when the <em>"stack"</em> is used,</li>
<li>when <em>"register spilling"</em> happens.</li>
</ul>
<p>We will try to understand both and remove them from our kernels. One good thing about both of these is that the decision of using them is made at <em>compile-time</em> by <code>nvcc</code>. As a result, using the right compile flag (<code>-Xptas -v</code>), one can detect it easily, without having to run / profile the code. The flags are used in the sample code's <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/CMakeLists.txt">CMakeLists.txt</a>, and each kernel compilation produces such an output:</p>
<pre><code>ptxas info    : Compiling entry function '[verbose Kokkos mangled name]' for 'sm_89'
ptxas info    : Function properties for [verbose Kokkos mangled name]
    24 bytes stack frame, 0 bytes spill stores, 0 bytes spill loads
ptxas info    : Used 28 registers, used 0 barriers, 24 bytes cumulative stack size, 
                    512 bytes cmem[0]
ptxas info    : Compile time = 5.300 ms
</code></pre>
<p>if <code>bytes stack frame</code> is greater than 0, you are using the stack. If either <code>bytes spill stores</code> or <code>bytes spill loads</code>are greater than 0, register spilling is happening.</p>
<p><strong>Note:</strong> As far as I know there is not such a flag for AMD GPUs. You can however dump the <code>asm</code> and look for your kernel and the corresponding information. This is possible, just less straightforward.</p>
<h3 id="avoid-stack-usage">Avoid stack usage</h3>
<h4 id="precautions-when-using-static-arrays-for-temporary-storage">Precautions when using static arrays for temporary storage</h4>
<p>Stack usage arises when using static arrays for temporary storage to reduce redundant thread-level global memory accesses. In particular, this happens when the array is accessed with a runtime variable, that the compiler cannot resolve at compile time. Because the compiler cannot predict the access pattern, it places the array in local memory, which provides the necessary flexibility for dynamic indexing despite terrible performances. Let's look at a mock example:</p>
<pre><code class="language-c++">// Within a GPU kernel, thread id is i
double tmp[3]
tmp[2] = ... //OK! resolvable at compile time
int index = view_with_indexes_in_it(i) 
tmp[index] = .. //Not OK! Compiler cannot resolve this. It cannot compute the value of index. 
//tmp has to reside in local memory from the start
</code></pre>
<p>The fix is quite disappointing in my opinion, but necessary. If you are sure that values from <code>view_with_indexes_in_it(i)</code> are in <span class="arithmatex">\([0,2]\)</span>, then, you can apply a switch, i.e. replace the last line by:</p>
<pre><code class="language-c++">switch(index){
    case 0:
        tmp[0]=...; break;
    case 1:
        tmp[1]=...; break;    
    case 2:
        tmp[2]=...; break; 
    default:
        //Error 
}
</code></pre>
<p>This can also happens when static arrays are used in loops that cannot be unrolled, see <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-5.cpp">sample-5.cpp</a>:</p>
<pre><code class="language-c++">    int bound=3;
    Kokkos::parallel_for(&quot;Kernel&quot;, size, KOKKOS_LAMBDA(const int i) { 
        float tmp[3];  
        // some stuff
        for (int k=0; k&lt;bound; k++){ 
          tmp[k] += A(i+k);
        }
       // some stuff
    });
</code></pre>
<p>in this piece of code, <code>bound</code> is a non-const, runtime variable that <code>nvcc</code> cannot deduce when compiling the kernel. Therefore, <code>tmp</code> is not statically addressed and has to reside in local memory. Try compiling  as it is, and after adding a <code>const</code> clause in <code>bound</code>'s declaration, and observe the difference in the output pf <code>Xptas</code>.</p>
<h4 id="profiler-diagnosis_2">Profiler diagnosis</h4>
<p>Let's look at a <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-4.cpp">sample-4.cpp</a> that resembles sample-2, but with an indirection table that is filled such that it contains values in <span class="arithmatex">\([0, \text{dim}[\)</span>:</p>
<pre><code class="language-c++">Kokkos::View&lt;int**&gt; indirections(&quot;indirections&quot;, size, dim);
Kokkos::parallel_for(&quot;fill indirections&quot;, size, KOKKOS_LAMBDA(const int i) { 
    for (int dir = 0; dir &lt; dim; dir++){
        indirections(i, dir) = (dir+1)%dim; 
    }
});
</code></pre>
<p>Then, the table is used in the kernel:</p>
<pre><code class="language-c++">template&lt;int dim&gt;
void apply_kernel(Kokkos::View&lt;float**&gt; A,  Kokkos::View&lt;float**&gt; B, Kokkos::View&lt;int**&gt; indirections, int size){
Kokkos::parallel_for(&quot;Kernel&quot;, size, KOKKOS_LAMBDA(const int i) { 

        float Atmp[dim], Btmp[dim];
        int indir[dim];

        for (int dir = 0; dir &lt; dim; dir++){
            indir[dir] = indirections(i, dir); //Here we store the indirections
           // ... same as sample-2
        }
        for (int k = 0; k &lt; 10; k++){
            for (int dir = 0; dir &lt; dim; dir++){
                for (int dir2 = 0; dir2 &lt; dim; dir2++){
                    Atmp[indir[dir]] += Btmp[dir2]; //Not OK! Compiler cannot resolve this. 
                    // It cannot predict the value of indir[dir]. 
                    // tmp now resides in local memory
                }
            }
        } 
        // ... same as sample-2
    });
}
</code></pre>
<p>The compilation produces the following compiler output:</p>
<pre><code>ptxas info    : Compiling entry function '[verbose Kokkos mangled name]' for 'sm_89'
ptxas info    : Function properties for [verbose Kokkos mangled name]
    16 bytes stack frame, 0 bytes spill stores, 0 bytes spill loads
ptxas info    : Used 28 registers, used 0 barriers, 16 bytes cumulative stack size, 
                    512 bytes cmem[0]
ptxas info    : Compile time = 103.683 ms
</code></pre>
<p>To fix this, we use a switch in <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-4-fixed.cpp">sample-4-fixed.cpp</a>:</p>
<pre><code class="language-c++">switch (indir[dir]){
    case 0:
        Atmp[0] += Btmp[dir2];
        break;
    case 1:
        Atmp[1] += Btmp[dir2];
        break;
    case 2:
        Atmp[2] += Btmp[dir2];
        break;
}
</code></pre>
<p>which solves the issue, as seen in the logs:</p>
<pre><code>    0 bytes stack frame, 0 bytes spill stores, 0 bytes spill loads
ptxas info    : Used 24 registers, used 0 barriers, 512 bytes cmem[0]
</code></pre>
<p>Now, comparing the <code>ncu</code> reports <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-4.ncu-rep">sample-4.ncu-rep</a>, <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-4-fixed.ncu-rep">sample-4-fixed.ncu-rep</a> we can see that:</p>
<ul>
<li>The fixed version is 32% faster (6.98ms vs 10.37 ms).</li>
<li>Both compute and memory pipelines are used much more effectively in the fixed version (see SOL section).</li>
<li>The warps are much less stalled for <em>"Stall Long Scoreboard"</em> i.e. on local memory dependency in this case.</li>
<li>The memory workload analysis allows to track local memory usage. For the fixed version, it's 0, -100%!
<img alt="alt text" src="../image-17.png" /></li>
</ul>
<p><strong>Figure 11:</strong> Memory workload analysis for sample-4-fixed.ncu-rep, with sample-4.ncu-rep as a baseline. Zoom on Kernel &lt;-&gt; L1 interactions.</p>
<ul>
<li>We also see that the L1 cache is much less used (-92%) in the fixed version, because local memory resides in the L1 cache.</li>
<li>Lastly, the source view allows to track the line(s) responsible for local memory usage:
<img alt="alt text" src="../image-16.png" /><br />
<strong>Figure 12:</strong> Local memory usage localization in <code>ncu</code>'s source view for <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-4.ncu-rep">sample-4.ncu-rep</a>.</li>
</ul>
<p>As you can see, there are many ways to detect stack usage, at compile time with the right flags, or in <code>ncu</code>. This is also the case for register spilling, as detailed in the next section.</p>
<h3 id="avoid-register-spilling">Avoid register spilling</h3>
<p>Register spilling happens when threads are requiring too much registers, so much so that it would hinders <em>occupancy</em> in such an extreme way that the compiler decides to "spill" the memory that should initially be in registers, into slow local memory. Therefore, advice on improving occupancy by reducing per-thread register usage will help avoiding register spilling. As a result, we refer to the the "<a href="#how-to-reduce-per-thread-register-usage">How to reduce per-thread register usage</a>" section as the advice will coincides. You can also play with <a href="https://docs.Nvidia.com/cuda/cuda-c-programming-guide/index.html?highlight=launch%2520bounds#launch-bounds">launch_bounds</a> to avoid register spilling, at the cost of occupancy, but his is beyond the scope of this tutorial.</p>
<p><strong>Note:</strong> If register spilling was always bad, CUDA would not allow it. It might be useful sometimes but in my limited experience I could always get rid of it and get good performances.</p>
<h4 id="profiler-diagnosis_3">Profiler diagnosis</h4>
<p>Register spilling is detected the exact same way than stack usage. It can be detected at compile time, it appears as local memory transactions in the memory workload analysis and shows up in the source view too.</p>
<h2 id="3-understand-and-improve-occupancy">3. Understand and improve occupancy</h2>
<h3 id="refresher-on-occupancy">Refresher on occupancy</h3>
<h4 id="what-is-occupancy">What is occupancy</h4>
<p>Let's start by a short refresher on occupancy. But for the n-th time, consider looking at <a href="https://www.Nvidia.com/en-us/on-demand/session/gtc24-s62191/">the 1h30 lecture by Athena Elfarou (Nvidia)</a>. As we saw in the introduction's <a href="#refresher-software-hardware-concepts-in-cuda">refresher</a>, threads reside on the GPU's SMs as warps of 32. Each SM can host a maximum given number of active warps, e.g. 48 for my <a href="https://www.techpowerup.com/gpu-specs/rtx-6000-ada-generation.c3933">Nvidia RTX 6000 Ada generation</a> GPU. This maximum hardware value depends on the so-called compute capability of the GPU, e.g. the SM's version. The occupancy of a kernel is the average measured ratio of active warps per SM to the maximum hardware value. Discrepancies between the two happen because each SM only has a limited amount of:</p>
<ul>
<li>registers that it can share among threads,</li>
<li>shared memory (hardware L1 cache) that it can share among threads,</li>
<li>numbers of threads and blocks it can host.</li>
</ul>
<p>As a result, in order to improve occupancy, you may consider:</p>
<ul>
<li>reducing per-thread register usage,</li>
<li>reduce shared memory usage,</li>
<li>tuning your launch configuration.</li>
</ul>
<p>I will only cover the first item in depth, as my experience with <a href="https://docs.Nvidia.com/cuda/cuda-c-programming-guide/index.html?highlight=launch%2520bounds#launch-bounds">launch_bounds</a> is limited, and I decided not to talk too much about shared memory in this blog. I still briefly mention it in the "<a href="#kokkos-specific-do-not-use-kokkosmdrangepolicy">Do not use <code>Kokkos::MDRangePolicy</code></a>" section.</p>
<h4 id="why-improving-occupancy-latency-hiding">Why improving occupancy: latency hiding</h4>
<p>The reason why high occupancy is important is that is enables <em>"latency hiding"</em>. As explained in <a href="https://www.youtube.com/watch?v=cXpTDKjjKZE&amp;list=PL6RdenZrxrw-zNX7uuGppWETdxt_JxdMj&amp;index=3">Bob Crovella's 3rd lecture</a>, having multiple active warps allows to not waste clock cycles:
<img alt="alt text" src="../image-18.png" /></p>
<p><strong>Figure 13</strong> Latency hiding, source: <a href="https://www.youtube.com/watch?v=cXpTDKjjKZE&amp;list=PL6RdenZrxrw-zNX7uuGppWETdxt_JxdMj&amp;index=3">Bob Crovella's 3rd lecture</a>.</p>
<p>In this picture, we zoom into an SM for the execution of three instructions:</p>
<ul>
<li><code>I0</code>: Loading <code>a[idx]</code> into register <code>R0</code>.</li>
<li><code>I1</code>: Loading <code>b[idx]</code> into register <code>R1</code>.</li>
<li><code>I2</code>: Computing <code>R0*R1</code> and storing the result into <code>R2</code>.</li>
</ul>
<p><strong>Note:</strong> The same logic is going on on all other SM's, and that registers <code>R0/1/2</code> correspond to different addresses on the SM's register file for each thread.</p>
<p>It is clear that <code>I0</code> and <code>I1</code> are independent i.e. <code>I1</code> can be scheduled without having to wait for <code>I0</code> to be finished. This enables what is called <em>Instruction Level Parallelism (ILP)</em>. Indeed, on clock cycle <code>C0</code>, <code>W0</code> issues <code>I0</code>. Then, while <code>I0</code> has started, on clock cycle <code>C1</code>, <code>W0</code> issues <code>I1</code>. Already some latency hiding is happening at the warp level; during <code>C1</code>, <code>I1</code> was issued while <code>I0</code> has made one clock cycle worth of progress. </p>
<p>Then, <code>W0</code> cannot issue <code>I2</code> since this instructions depends on the result of the two previous instructions. They take 18 clock cycles to finish, and at clock cycle <code>C18</code>, <code>I2</code>is issued. This is quite a lot of latency. But at clock cycle <code>C2</code>, the <em>warp scheduler</em> moved onto the next warp <code>W1</code> to issue <code>W1</code>'s<code>I0</code> and <code>I1</code>. Effectively, <code>W0</code>'s latency is hidden by the other warps, and this continues down to warp 8 so that no clock cycles are lost and each correspond to an issued instruction. Therefore, the more active warps you can fit in your SM, the longest latency you can hide.</p>
<h4 id="when-to-stop-just-make-sure-your-hardware-is-used">When to stop: just make sure your hardware is used</h4>
<p>In general, more occupancy is better and you should try to maximize it. But do not fall in the <em>occupancy trap</em>. Sometime, kernels run better at low occupancy; applying advice 1 i.e. using register storage to avoid thread-level redundant memory accesses might impact negatively occupancy but often improve performance. Same story for shared memory usage. Lastly, having a high ILP often implies using more registers as results of the instructions must coexists in allocated registers. But this might not be an issue as latency is hidden anyway. Imagine Figure 13 with:</p>
<ul>
<li><code>I0</code> an instruction that takes 18 cycles to complete (finishes at <code>C18</code>) followed by</li>
<li><code>I1-I17</code>, 17 instructions that take each one cycle to complete (finishes at <code>C2-C18</code>), and,</li>
<li>the last instruction <code>I18</code>, issued at <code>C18</code> requiring the result of all of them.</li>
</ul>
<p>The SM would issue an instruction per clock cycle, not one cycle would be wasted and only one warp would suffice. That means you can get good hardware usage even at low occupancy. More so than occupancy, this should be your metric: <strong>Tune occupancy to maximize your hardware's usage</strong>. The best occupancy is the one that leads to the biggest global memory throughput / best achieved Flops. So, open up <code>ncu</code>, refer to the SOL section, and experiment!</p>
<h3 id="profiler-diagnosis_4">Profiler diagnosis</h3>
<p>Let's look at  <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-7.ncu-rep">sample-7.ncu-rep</a> that shows an horrendous occupancy (we will understand why and how to fix it later). The issue is striking in the SOL section:
<img alt="alt text" src="../image-19.png" /></p>
<p><strong>Figure 14</strong> SOL section of <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-7.ncu-rep">sample-7.ncu-rep</a>.</p>
<p>Even though the there are a lot of threads, the hardware is barely used, and it is even hinted that there is an issue with latency. The warp state statistics says that we are mostly waiting on long scoreboard dependency. The occupancy section is clear:
<img alt="alt text" src="../image-21.png" /></p>
<p><strong>Figure 15:</strong> Occupancy section of <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-7.ncu-rep">sample-7.ncu-rep</a>.</p>
<p>The achieved occupancy is only of 12%! This is extremely low, and <code>ncu</code> predicts that we could get a 66% speedup by improving it. We will see that this prediction is accurate in the "<a href="#template-away-heavy-branches">Template away heavy branches</a>" section. It also indicates that the limiting factor is the register usage. Indeed, let's look at the occupancy graphs:</p>
<p><img alt="alt text" src="../image-22.png" />
<strong>Figure 16:</strong> Occupancy graphs of <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-7.ncu-rep">sample-7.ncu-rep</a>.</p>
<p>They provide a very accurate prediction of how would the occupancy of your kernel vary if you managed to change: -the register count per threads -the block size -the shared memory usage. The current state of the kernel is represented as dots on the line graphs. Note that these graphs are not the result of the kernel being instrumented, but solely from an occupancy calculation that can be done at compile time.
We can see that we can barely improve the occupancy by changing the block size / shared memory usage, but if we are able to move the register usage to the left, we can expect significant progress. Now, let's see how to do this.</p>
<h3 id="how-to-reduce-per-thread-register-usage">How to reduce per-thread register usage</h3>
<h4 id="re-order-operations">Re-order operations?</h4>
<p>In my limited experience, I have found no success in re-ordering operations within a kernel to optimize occupancy. In all the case that I saw, I was unable to be smarter than <code>nvcc</code> in my reordering. When you “manually” reorder source-level operations, most of the time <code>nvcc</code> will just re-schedule them back to an equivalent order it thinks is best. That’s why you usually don’t see improvements. My guess is that the compiler builds some sort of <a href="https://en.wikipedia.org/wiki/Directed_acyclic_graph">direct acyclic graph</a> from the instruction dependency, and solves a balance between ILP and register usage. But I might be very wrong! Instead, to get real gains the only options is to really change the operations you are doing.</p>
<h4 id="kokkos-specific-do-not-use-kokkosmdrangepolicy">[Kokkos specific] Do not use <code>Kokkos::MDRangePolicy</code></h4>
<p><strong>Important Note:</strong> The issues of <code>Kokkos::MDRangePolicy</code> mentionned in this section have been noticed by <a href="https://cexa-project.org/">the CExA project</a> team and are currently being fixed. I look forward to removing this section.</p>
<p>I really love Kokkos, so I hate to write this but, as of now (September 2025), <code>Kokkos::MDRangePolicy</code> has a few issues that obliges me to advise you not to use it, namely:</p>
<ul>
<li>excessive register usage, probably due to the internal tiling algorithm,</li>
<li>very questionable default block size choice.</li>
</ul>
<p>If these get eventually solved, or if an alternative is proposed, I will happily change this part of my blog. Let's look at <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-6.cpp">sample-6.cpp</a> that applies a blurring kernel to a 2D view:</p>
<pre><code class="language-c++">// ...
Kokkos::View&lt;float**&gt; A(&quot;A&quot;, size, size);
Kokkos::View&lt;float**&gt; B(&quot;B&quot;, size, size);
// ...
auto policy =  Kokkos::MDRangePolicy&lt;Kokkos::Rank&lt;2&gt;&gt; ({1,1}, {size-1, size-1});
Kokkos::parallel_for(&quot;blurr&quot;, policy, KOKKOS_LAMBDA(const int i, const int j) { 

      float tmp=0;

      tmp += B(i-1,j);
      tmp += B(i,j);
      tmp += B(i+1,j);
      tmp += B(i  ,j+1);
      tmp += B(i  ,j-1);

      A(i,j)=tmp*fifth;
});
</code></pre>
<p>When compiling it, we see <code>ptxas info    : Used 30 registers, used 0 barriers, 544 bytes cmem[0]</code>. For <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-6-fixed.cpp">sample-6-fixed.cpp</a> where I linearized the 2D index:</p>
<pre><code class="language-c++">Kokkos::parallel_for(&quot;blurr&quot;, (size-2)*(size-2), KOKKOS_LAMBDA(const int ilin) { 

      const int i = 1 + (ilin % (size-2));
      const int j = 1 + (ilin / (size-2));

      float tmp=0;

      tmp += B(i-1,j);
      tmp += B(i,j);
      tmp += B(i+1,j);
      tmp += B(i  ,j+1);
      tmp += B(i  ,j-1);

      A(i,j)=tmp*fifth;

});
</code></pre>
<p>we see <code>ptxas info    : Used 22 registers, used 0 barriers, 488 bytes cmem[0]</code>. This means that the <code>MDRangePolicy</code> uses 8 extra registers. Moreover, when looking at <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-6.ncu-rep">sample-6.ncu-rep</a>, we see that the base version lasts 36ms vs 9.86ms for <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-6-fixed.ncu-rep">sample-6-fixed.ncu-rep</a>. This huge gain is not due to the 8 saved registers (that would be too much). Instead, let's look at the occupancy graph of <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-6-fixed.ncu-rep">sample-6-fixed.ncu-rep</a>:</p>
<p><img alt="alt text" src="../image-23.png" /></p>
<p><strong>Figure 17:</strong> Occupancy graphs of <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-6-fixed.ncu-rep">sample-6-fixed.ncu-rep</a></p>
<p>The block size picked by the <code>Kokkos::MDRangePolicy</code> is 32, which is a very bad choice and leads to an occupancy of 50%. This explains the performance gain of the fixed version that show a 100% occupancy. I did not wish to go deeper on launch configuration optimization, but if you spot an issue like this in your profiler, go ahead and change the block size!</p>
<p><strong>Note:</strong> The choice of the block size can be tuned in Kokkos, I was simply pointing out that the default choice can be bad. However, I do not think there is a way to fix the extra register usage.</p>
<h4 id="template-away-heavy-branches">Template away heavy branches</h4>
<p>Now, let's look at <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-7.cpp">sample-7.cpp</a> where we added a runtime variable determining if we want to perform an heavy operation in the kernel:</p>
<pre><code class="language-c++">bool expensive_option = false;
</code></pre>
<p>and the kernel:</p>
<pre><code class="language-c++">Kokkos::parallel_for(&quot;blurr&quot;, (size-2)*(size-2), KOKKOS_LAMBDA(const int ilin) { 

      const int i = 1 + (ilin % (size-2));
      const int j = 1 + (ilin / (size-2));

      float tmp = 0.0f;

      tmp += B(i-1,j);
      tmp += B(i,j);
      tmp += B(i+1,j);
      tmp += B(i  ,j+1);
      tmp += B(i  ,j-1);
      tmp *= fifth;

      if (expensive_option) {
        expensive_function(B, tmp, i, j);
      }

      A(i,j) = tmp;
});
</code></pre>
<p>I do not want to detail <code>expensive_function</code> here, but it is an AI-generated inline function that allocates and use a 128 elements array of floats, costing a huge amount of registers. In fact, when compiling the code, we get <code>ptxas info    : Used 198 registers, used 0 barriers, 480 bytes cmem[0]</code>, for an option that is not even used. Just like for sizing the temporary storage of section 1, the solution found in <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-7-fixed.cpp">sample-7-fixed.cpp</a> is to use templates:</p>
<pre><code class="language-c++">template &lt;bool expensive_option&gt;
void blurredKernel(Kokkos::View&lt;float**&gt; A, Kokkos::View&lt;float**&gt; B, const int size){

      Kokkos::parallel_for(&quot;blurr&quot;, (size-2)*(size-2), KOKKOS_LAMBDA(const int ilin) { 

        const int i = 1 + (ilin % (size-2));
        const int j = 1 + (ilin / (size-2));

        float tmp = 0.0f;

        tmp += B(i-1,j);
        tmp += B(i,j);
        tmp += B(i+1,j);
        tmp += B(i  ,j+1);
        tmp += B(i  ,j-1);
        tmp *= fifth;

        if constexpr(expensive_option) {
          expensive_function(B, tmp, i, j);
        }

        A(i,j) = tmp;
    });
</code></pre>
<p>The <code>if constexpr</code> clause allows to compile the <code>expensive_option=true/false</code> versions of the kernel separately, one with heavy register usage, one with light register usage. We write a switch in the main function:</p>
<pre><code class="language-c++">bool expensive_option = false;

if (expensive_option){
  blurredKernel&lt;true&gt;(A, B, size);
}else{
  blurredKernel&lt;false&gt;(A, B, size);
}
</code></pre>
<p>This reduces the register usage to 24 (again, this is huge because I pick the example, but the goal is to show you the principles). The achieved occupancy is bumped from 12% to 77%, reducing the runtime from 26.77 to 9.74ms (-63%), basically what <code>ncu</code> predicted is the "<a href="#profiler-diagnosis_4">Profiler Diagnosis</a>" section.</p>
<h2 id="4-avoid-basic-compute-mistakes">4. Avoid basic compute mistakes</h2>
<p>As mentioned in the introduction, most of the kernels I work with in the context of my CFD code are heavily memory bound. Therefore, this section is much slimmer and not exhaustive at all. However, as mentioned before, I do my performance tests on a <a href="https://www.techpowerup.com/gpu-specs/rtx-6000-ada-generation.c3933">Nvidia RTX 6000 Ada generation</a> GPU which has a very limited amount of FP64 CUDA cores (1:64 compared to FP32). As a result, even with a very memory bound kernel, I can quickly reach the compute limits of my GPU. This led me to figure out a short lists of things to keep in mind when writing math in a GPU kernel</p>
<h3 id="profiler-diagnosis_5">Profiler diagnosis</h3>
<p>For this section, I provide a <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/compute-bound-kernel.ncu-rep"><code>ncu</code> report</a> for a compute bound kernel from TRUST. Let's open it up and look at the relevant sections, starting with SOL:
<img alt="alt text" src="../image-24.png" />
<strong>Figure 18:</strong> GPU SOL section of <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/compute-bound-kernel.ncu-rep">compute-bound-kernel.ncu-rep</a>.</p>
<p>We can see that the kernel is mostly compute bound, and the profiler mentions: <em>The ratio of peak float (fp32) to double (fp64) performance on this device is 64:1. The workload achieved 0% of this device's fp32 peak performance and 61% of its fp64 peak performance. If Compute Workload Analysis determines that this workload is fp64 bound, consider using 32-bit precision floating point operations to improve its performance.</em> <!---The latter point was explored by our intern <a href="https://www.linkedin.com/in/dyhia-elhaddad-912318233/">Dyhia Elhaddad</a>, leading to a X% (WIP) speedup. Refer to <a href="post3.md">my blog post on verrou (WIP)</a> for more details.---> In this blog post, I will not talk about the use of reduced precision. Let's look at the compute section of the <code>ncu</code> report:</p>
<p><img alt="alt text" src="../image-25.png" />
<strong>Figure 19:</strong> Compute workload analysis section of <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/compute-bound-kernel.ncu-rep">compute-bound-kernel.ncu-rep</a>.</p>
<p>Unsurprisingly, we can see that the most used pipeline is <code>FP64</code>(FP64 <code>FMA</code>), followed by <code>ALU</code>(bool manipulations, int32 operations except ADD and MUL), <code>FMA</code> (FP32 and int32 <code>ADD</code> and <code>MUL</code>) and <code>LSU</code> (Load/store operations to L1). The graph on the left shows the percentage of cycle during which the different pipeline were active, while the graph on right shows the achieved % of peak instructions executed. </p>
<p>By itself, this section does not really tell that the compute is the bottleneck, only that the compute pipelines are very active. As suggested, we can look into the warp state statistics sections to identify the bottlenecks:</p>
<p><img alt="alt text" src="../image-26.png" />
<strong>Figure 20:</strong> Warp State Statistics section of <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/compute-bound-kernel.ncu-rep">compute-bound-kernel.ncu-rep</a>.</p>
<p>The main stall reason we observe is <em>“Stall Short Scoreboard”</em>. The metric description is somewhat unclear to me, but based on this <a href="https://stackoverflow.com/questions/66123750/what-are-the-long-and-short-scoreboards-w-r-t-mio-l1tex">Stack Overflow post</a>, it includes stalls caused by dependencies on FP64 math operations on GPUs that have a very small amount of FP64 CUDA cores compared to FP32. This is the case for my GPU. The culprit, therefore, is the FP64 operations. If the bottleneck were instead dependencies on FP32 operations, or on FP64 operations running on a “compute” GPU (e.g. one with an FP32-to-FP64 ratio of 1:2 such as the A100), then the primary stall reason would appear as “Stall Wait”. </p>
<p>If applicable, you should consider using <a href="https://developer.Nvidia.com/blog/optimizing-gpu-performance-tensor-cores/">tensor cores operations</a> that have a much larger throughput than standart FMA pipes. Now, let's look at a few basic, easy to avoid compute mistakes.</p>
<h3 id="a-few-basic-compute-mistakes">A few basic compute mistakes</h3>
<ul>
<li>Use <code>FMA</code> instead of <code>+, *</code>:<ul>
<li>a FP32/FP64 <code>FMA</code> is the same cost as a single addition or a single multiplication. So try to fuse them! Note: You can tell <code>nvcc</code> to do the fusing for you using the compile option <code>--fmad</code>. <strong>Warning</strong> This may lead to different results in floating point arithmetics: doing a <code>+</code> followed by a <code>*</code> is not bitwise equivalent to a <code>FMA</code>.</li>
</ul>
</li>
<li>Avoid <code>/</code>:<ul>
<li>Divisions are expensive, and probably rely on some kind of iterative process, requiring several <code>FMA</code>'s. Try refactoring your math to minimize them, and if you spot that your kernel involves several divisions by the same number, compute the inverse once <code>double inverse = 1.0/number</code>, and multiply by <code>inverse</code> instead.</li>
</ul>
</li>
<li>Do not accidentally use doubles:<ul>
<li>If you work with FP32 numbers, be careful when using hard coded floating point numbers. <code>0.0</code>, <code>3.0</code>are FP64 number. If you do operations on them, it will involve the FP64 pipelines. Instead, use e.g. <code>0.0f</code>.</li>
</ul>
</li>
<li>Int math can be a bottleneck:<ul>
<li>If your kernel involves a lot of not unrolled loop, the integer pipeline can be heavily utilized and become a bottleneck. We typically do not think about this as we only talk about the FP32 and FP64 throughput, but it can happen. To spot this, look for:<ul>
<li>a lot of <code>FMA</code> in the compute workload analysis section,  </li>
<li>a lot of <code>IMAD</code> in the instruction statistics section,</li>
<li>a lot of <em>"Stall Wait"</em> in the warp state statistics section.</li>
</ul>
</li>
</ul>
</li>
</ul>
<h2 id="5-avoid-intra-warp-thread-divergence">5. Avoid intra-warp thread divergence</h2>
<p>As mentioned earlier, threads in Nvidia GPUs are packed into so-called <em>warps</em> of size 32 (64 for AMD GPUs !). The GPU is only able to issue warp-wide instructions. It is still possible to obtain single-thread granularity of instructions, but at a performance cost. Let's look at figure 21:</p>
<p><img alt="alt text" src="../image-29.png" />
<strong>Figure 21:</strong> Representation of intra-warp thread divergence, source: <a href="https://www.Nvidia.com/en-us/on-demand/session/gtc24-s62191/">the 1h30 lecture by Athena Elfarou (Nvidia)</a>.</p>
<p>A fictional 8-threads warp is represented and executes a mock piece of code which has two logical branches: blue and white. Threads 0, 1 and 3 want to execute the blue instructions, threads 2,4,5,6,7 want to execute the white instructions. Since the GPU can only issue warp-wide instructions, granularity is recovered by <em>"de-activating"</em> threads during cycles. For example, during the first represented cycle, threads 0,1,3 issue instruction 1 while the others are de-activated (they probably issue instruction 1 too since instructions are warp-level, but throw away the result). During the 2nd cycle, threads 0,1,3 are de-activated while the other issue instruction 4. This way, granularity is recovered but at the cost of extra clock cycles. Indeed, each thread has to wait on all instructions to be complete, including the ones of the execution path that it is not taking.</p>
<p>As a result, you only have one thing to keep in mind to avoid this issue: <strong>Avoid intra-warp thread divergence</strong>. You don't have to worry about block-level thread divergence or anything else.</p>
<h3 id="profiler-diagnosis_6">Profiler diagnosis</h3>
<p>Let's look at <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-8.cpp">sample-8.cpp</a> where I perform a funky meaningless reduction into <code>reduce</code>:</p>
<pre><code class="language-c++">Kokkos::parallel_reduce(&quot;Kernel&quot;, size, KOKKOS_LAMBDA(const int i, float&amp; lsum) { 

    float x = ((float) i)*dx;

    if ( i%32 &lt; 16 ){
        lsum += x;
    }else{
        lsum += Kokkos::cosh(x);
        lsum -= Kokkos::sinh(x);
    }

}, result);
</code></pre>
<p>I force the thread divergence with the condition <code>if ( i%32 &lt; 16 )</code>. The first half of each warp will perform the simple sum, while the second half will perform <code>cosh</code> and <code>sinh</code> evaluations. Let's open up <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-8.ncu-rep">sample-8.ncu-rep</a> and jump right into the warp state statistics section. It shows the following explicit warning:</p>
<p><img alt="alt text" src="../image-30.png" />
<strong>Figure 22:</strong> Thread divergence warning in the Warp State Statistics section of <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-8.ncu-rep">sample-8.ncu-rep</a>.</p>
<p>In <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-8-fixed.cpp">sample-8-fixed.cpp</a>, I removed the thread divergence by replacing the condition by <code>if ( i%64 &lt; 32 )</code>. As a result, even warps perform the simple sum, while odd warps will perform <code>cosh</code> and <code>sinh</code> evaluations, completely removing the intra-warp divergence. One can open <a href="https://github.com/rbourgeois33/rbourgeois33.github.io/blob/main/code-sample/sample-8-fixed.ncu-rep">sample-8-fixed.ncu-rep</a> and notice the -21% speedup.</p>
<p><strong>Note:</strong> The operation of the base and the fixed versions differ. I chose these sample codes in order to show you where to look at in the profiler to spot this specific issue. In generality, if applicable, consider re-ordering you data / algorithm to avoid the need for intra-thread divergence.</p>
<h2 id="final-advice">Final advice</h2>
<p>Participate to <a href="https://www.openhackathons.org/s/">hackathons</a>! These are a fantastic way to meet GPU experts that will help you on your application, and teach you a lot. If you reside in France, look at the <a href="https://www.cines.fr/">CINES website</a> for AMD hackathons, and the <a href="http://www.idris.fr/">Idris website</a> for Nvidia hackathons.</p>
<h2 id="special-thanks">Special thanks</h2>
<p>Thanks to :</p>
<ul>
<li>Paul Gannay (CEA-MDLS) for providing feedback.</li>
<li>Nicolas Blin (Nvidia) for teaching me most of the content of this blog-post during the 2025 IDRIS Hackathon and the course he taught at CEA Saclay, plus some typo fixing.</li>
</ul>
<h2 id="comments">Comments</h2>
<script src="https://giscus.app/client.js"
        data-repo="rbourgeois33/rbourgeois33.github.io"
        data-repo-id="R_kgDOPmDw5g"
        data-category="General"
        data-category-id="DIC_kwDOPmDw5s4CvWWl"
        data-mapping="pathname"
        data-strict="0"
        data-reactions-enabled="1"
        data-emit-metadata="0"
        data-input-position="top"
        data-theme="preferred_color_scheme"
        data-lang="en"
        crossorigin="anonymous"
        async>
</script>
              
            </div>
          </div><footer>
    <div class="rst-footer-buttons" role="navigation" aria-label="Footer Navigation">
        <a href="../.." class="btn btn-neutral float-left" title="Home"><span class="icon icon-circle-arrow-left"></span> Previous</a>
        <a href="../post2/" class="btn btn-neutral float-right" title="The cost of communications">Next <span class="icon icon-circle-arrow-right"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <!-- Copyright etc -->
  </div>

  Built with <a href="https://www.mkdocs.org/">MkDocs</a> using a <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>.
</footer>
          
        </div>
      </div>

    </section>

  </div>

  <div class="rst-versions" role="note" aria-label="Versions">
  <span class="rst-current-version" data-toggle="rst-current-version">
    
    
      <span><a href="../.." style="color: #fcfcfc">&laquo; Previous</a></span>
    
    
      <span><a href="../post2/" style="color: #fcfcfc">Next &raquo;</a></span>
    
  </span>
</div>
    <script src="../../js/jquery-3.6.0.min.js"></script>
    <script>var base_url = "../..";</script>
    <script src="../../js/theme_extra.js"></script>
    <script src="../../js/theme.js"></script>
      <script src="../../js/timeago.min.js"></script>
      <script src="../../js/timeago_mkdocs_material.js"></script>
      <script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/3.2.2/es5/tex-mml-chtml.js"></script>
      <script src="../../search/main.js"></script>
    <script>
        jQuery(function () {
            SphinxRtdTheme.Navigation.enable(true);
        });
    </script>

</body>
</html>
