<profile>

<section name = "Vitis HLS Report for 'digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s'" level="0">
<item name = "Date">Mon Nov 28 16:40:17 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">project</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 2.932 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">66, 68, 1.320 us, 1.360 us, 66, 68, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_cacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_58">cacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s, 31, 32, 0.620 us, 0.640 us, 31, 32, no</column>
<column name="grp_writeBackCacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_78">writeBackCacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s, 32, 33, 0.640 us, 0.660 us, 32, 32, loop rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 22, 420, -</column>
<column name="Memory">0, -, 216, 56, 0</column>
<column name="Multiplexer">-, -, -, 255, -</column>
<column name="Register">-, -, 7, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_cacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_58">cacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s, 0, 0, 7, 194, 0</column>
<column name="grp_writeBackCacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_78">writeBackCacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s, 0, 0, 15, 226, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="digitReverseBuff_M_real_V_0_U">digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_digitfYi, 0, 54, 14, 0, 32, 27, 1, 864</column>
<column name="digitReverseBuff_M_real_V_1_U">digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_digitfYi, 0, 54, 14, 0, 32, 27, 1, 864</column>
<column name="digitReverseBuff_M_imag_V_0_U">digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_digitfYi, 0, 54, 14, 0, 32, 27, 1, 864</column>
<column name="digitReverseBuff_M_imag_V_1_U">digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_digitfYi, 0, 54, 14, 0, 32, 27, 1, 864</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="digitReverseBuff_M_imag_V_0_address0">14, 3, 5, 15</column>
<column name="digitReverseBuff_M_imag_V_0_ce0">14, 3, 1, 3</column>
<column name="digitReverseBuff_M_imag_V_0_we0">9, 2, 1, 2</column>
<column name="digitReverseBuff_M_imag_V_1_address0">14, 3, 5, 15</column>
<column name="digitReverseBuff_M_imag_V_1_ce0">14, 3, 1, 3</column>
<column name="digitReverseBuff_M_imag_V_1_we0">9, 2, 1, 2</column>
<column name="digitReverseBuff_M_real_V_0_address0">14, 3, 5, 15</column>
<column name="digitReverseBuff_M_real_V_0_ce0">14, 3, 1, 3</column>
<column name="digitReverseBuff_M_real_V_0_we0">9, 2, 1, 2</column>
<column name="digitReverseBuff_M_real_V_1_address0">14, 3, 5, 15</column>
<column name="digitReverseBuff_M_real_V_1_ce0">14, 3, 1, 3</column>
<column name="digitReverseBuff_M_real_V_1_we0">9, 2, 1, 2</column>
<column name="p_inData_0_0_0_0_01_read">9, 2, 1, 2</column>
<column name="p_inData_0_0_0_0_0_read">9, 2, 1, 2</column>
<column name="p_inData_0_1_0_0_02_read">9, 2, 1, 2</column>
<column name="p_inData_0_1_0_0_0_read">9, 2, 1, 2</column>
<column name="p_outData_0_0_0_0_03_write">9, 2, 1, 2</column>
<column name="p_outData_0_0_0_0_0_write">9, 2, 1, 2</column>
<column name="p_outData_0_1_0_0_04_write">9, 2, 1, 2</column>
<column name="p_outData_0_1_0_0_0_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_cacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_58_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_writeBackCacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_78_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, digitReversedDataReOrder&lt;64, 2, ap_fixed&lt;27, 8, 5, 3, 0&gt;, ap_fixed&lt;27, 8, 5, 3, 0&gt; &gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, digitReversedDataReOrder&lt;64, 2, ap_fixed&lt;27, 8, 5, 3, 0&gt;, ap_fixed&lt;27, 8, 5, 3, 0&gt; &gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, digitReversedDataReOrder&lt;64, 2, ap_fixed&lt;27, 8, 5, 3, 0&gt;, ap_fixed&lt;27, 8, 5, 3, 0&gt; &gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, digitReversedDataReOrder&lt;64, 2, ap_fixed&lt;27, 8, 5, 3, 0&gt;, ap_fixed&lt;27, 8, 5, 3, 0&gt; &gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, digitReversedDataReOrder&lt;64, 2, ap_fixed&lt;27, 8, 5, 3, 0&gt;, ap_fixed&lt;27, 8, 5, 3, 0&gt; &gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, digitReversedDataReOrder&lt;64, 2, ap_fixed&lt;27, 8, 5, 3, 0&gt;, ap_fixed&lt;27, 8, 5, 3, 0&gt; &gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, digitReversedDataReOrder&lt;64, 2, ap_fixed&lt;27, 8, 5, 3, 0&gt;, ap_fixed&lt;27, 8, 5, 3, 0&gt; &gt;, return value</column>
<column name="p_inData_0_0_0_0_0_dout">in, 27, ap_fifo, p_inData_0_0_0_0_0, pointer</column>
<column name="p_inData_0_0_0_0_0_empty_n">in, 1, ap_fifo, p_inData_0_0_0_0_0, pointer</column>
<column name="p_inData_0_0_0_0_0_read">out, 1, ap_fifo, p_inData_0_0_0_0_0, pointer</column>
<column name="p_inData_0_0_0_0_01_dout">in, 27, ap_fifo, p_inData_0_0_0_0_01, pointer</column>
<column name="p_inData_0_0_0_0_01_empty_n">in, 1, ap_fifo, p_inData_0_0_0_0_01, pointer</column>
<column name="p_inData_0_0_0_0_01_read">out, 1, ap_fifo, p_inData_0_0_0_0_01, pointer</column>
<column name="p_inData_0_1_0_0_0_dout">in, 27, ap_fifo, p_inData_0_1_0_0_0, pointer</column>
<column name="p_inData_0_1_0_0_0_empty_n">in, 1, ap_fifo, p_inData_0_1_0_0_0, pointer</column>
<column name="p_inData_0_1_0_0_0_read">out, 1, ap_fifo, p_inData_0_1_0_0_0, pointer</column>
<column name="p_inData_0_1_0_0_02_dout">in, 27, ap_fifo, p_inData_0_1_0_0_02, pointer</column>
<column name="p_inData_0_1_0_0_02_empty_n">in, 1, ap_fifo, p_inData_0_1_0_0_02, pointer</column>
<column name="p_inData_0_1_0_0_02_read">out, 1, ap_fifo, p_inData_0_1_0_0_02, pointer</column>
<column name="p_outData_0_0_0_0_0_din">out, 27, ap_fifo, p_outData_0_0_0_0_0, pointer</column>
<column name="p_outData_0_0_0_0_0_full_n">in, 1, ap_fifo, p_outData_0_0_0_0_0, pointer</column>
<column name="p_outData_0_0_0_0_0_write">out, 1, ap_fifo, p_outData_0_0_0_0_0, pointer</column>
<column name="p_outData_0_0_0_0_03_din">out, 27, ap_fifo, p_outData_0_0_0_0_03, pointer</column>
<column name="p_outData_0_0_0_0_03_full_n">in, 1, ap_fifo, p_outData_0_0_0_0_03, pointer</column>
<column name="p_outData_0_0_0_0_03_write">out, 1, ap_fifo, p_outData_0_0_0_0_03, pointer</column>
<column name="p_outData_0_1_0_0_0_din">out, 27, ap_fifo, p_outData_0_1_0_0_0, pointer</column>
<column name="p_outData_0_1_0_0_0_full_n">in, 1, ap_fifo, p_outData_0_1_0_0_0, pointer</column>
<column name="p_outData_0_1_0_0_0_write">out, 1, ap_fifo, p_outData_0_1_0_0_0, pointer</column>
<column name="p_outData_0_1_0_0_04_din">out, 27, ap_fifo, p_outData_0_1_0_0_04, pointer</column>
<column name="p_outData_0_1_0_0_04_full_n">in, 1, ap_fifo, p_outData_0_1_0_0_04, pointer</column>
<column name="p_outData_0_1_0_0_04_write">out, 1, ap_fifo, p_outData_0_1_0_0_04, pointer</column>
</table>
</item>
</section>
</profile>
