###############################################################
#  Generated by:      Cadence Innovus 21.16-s078_1
#  OS:                Linux x86_64(Host ID cadpc24)
#  Generated on:      Tue May  7 00:00:33 2024
#  Design:            ibex_top
#  Command:           report_timing -check_type setup -nworst 10 > "$design_name.setup.rpt"
###############################################################
Path 1: VIOLATED Setup Check with Pin u_ibex_core/if_stage_i/gen_prefetch_
buffer_prefetch_buffer_i/fetch_addr_q_reg_31_/CK 
Endpoint:   u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fetch_
addr_q_reg_31_/D (v) checked with  leading edge of 'clk_i'
Beginpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg_17_/Q              
(v) triggered by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.010
= Required Time                 9.740
- Arrival Time                 10.655
= Slack Time                   -0.914
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+-------------+-------+---------+----------| 
     | u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg_1 | CK ^          |             |       |   0.000 |   -0.914 | 
     | 7_                                                 |               |             |       |         |          | 
     | u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg_1 | CK ^ -> Q v   | DFFRX1TS    | 0.883 |   0.883 |   -0.031 | 
     | 7_                                                 |               |             |       |         |          | 
     | u_ibex_core/cs_registers_i/U966                    | A v -> Y v    | AND2X2TS    | 0.303 |   1.186 |    0.272 | 
     | u_ibex_core/cs_registers_i/FE_RC_798_0             | A v -> Y ^    | NOR2X1TS    | 0.177 |   1.363 |    0.448 | 
     | u_ibex_core/cs_registers_i/FE_RC_796_0             | B ^ -> Y ^    | AND2X4TS    | 0.239 |   1.602 |    0.687 | 
     | u_ibex_core/cs_registers_i/U191                    | AN ^ -> Y ^   | NOR3BX1TS   | 0.344 |   1.946 |    1.032 | 
     | u_ibex_core/cs_registers_i/U84                     | A ^ -> Y v    | NAND4X1TS   | 0.371 |   2.317 |    1.402 | 
     | u_ibex_core/FE_OFC6441_FE_OFN2094_irq_pending      | A v -> Y v    | BUFX8TS     | 0.322 |   2.638 |    1.724 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_812_0    | A v -> Y ^    | NAND2X8TS   | 0.158 |   2.797 |    1.882 | 
     | u_ibex_core/id_stage_i/controller_i/U139           | A0 ^ -> Y v   | AOI21X2TS   | 0.372 |   3.169 |    2.254 | 
     | u_ibex_core/id_stage_i/controller_i/U55            | A v -> Y v    | AND2X4TS    | 0.429 |   3.598 |    2.684 | 
     | u_ibex_core/id_stage_i/controller_i/U137           | B v -> Y ^    | NOR4X2TS    | 0.279 |   3.877 |    2.963 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_245_0    | A ^ -> Y v    | INVX2TS     | 0.145 |   4.022 |    3.108 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_244_0    | B v -> Y v    | OR3X8TS     | 0.395 |   4.417 |    3.503 | 
     | u_ibex_core/if_stage_i/FE_OFC2736_pc_set           | A v -> Y v    | BUFX6TS     | 0.216 |   4.633 |    3.719 | 
     | u_ibex_core/if_stage_i/U37                         | A v -> Y v    | AND2X2TS    | 0.296 |   4.929 |    4.015 | 
     | u_ibex_core/if_stage_i/FE_OFC3220_n72              | A v -> Y v    | CLKBUFX2TS  | 0.332 |   5.260 |    4.346 | 
     | u_ibex_core/if_stage_i/FE_OFC3221_n72              | A v -> Y v    | BUFX3TS     | 0.272 |   5.533 |    4.618 | 
     | u_ibex_core/if_stage_i/FE_OFC3223_n72              | A v -> Y v    | BUFX4TS     | 0.204 |   5.737 |    4.823 | 
     | u_ibex_core/if_stage_i/FE_OFC3224_n72              | A v -> Y v    | BUFX6TS     | 0.178 |   5.914 |    5.000 | 
     | u_ibex_core/if_stage_i/FE_OFC3225_n72              | A v -> Y v    | BUFX6TS     | 0.161 |   6.075 |    5.161 | 
     | u_ibex_core/if_stage_i/FE_OFC3226_n72              | A v -> Y v    | BUFX3TS     | 0.193 |   6.268 |    5.354 | 
     | u_ibex_core/if_stage_i/FE_OFC3227_n72              | A v -> Y v    | BUFX3TS     | 0.207 |   6.475 |    5.561 | 
     | u_ibex_core/if_stage_i/FE_OFC3228_n72              | A v -> Y v    | CLKBUFX2TS  | 0.262 |   6.738 |    5.823 | 
     | u_ibex_core/if_stage_i/FE_OFC3229_n72              | A v -> Y v    | BUFX3TS     | 0.224 |   6.962 |    6.048 | 
     | u_ibex_core/if_stage_i/U191                        | A0 v -> Y ^   | AOI22X1TS   | 0.304 |   7.266 |    6.352 | 
     | u_ibex_core/if_stage_i/U192                        | B0 ^ -> Y v   | OAI2BB1X1TS | 0.283 |   7.549 |    6.635 | 
     | u_ibex_core/if_stage_i/U36                         | B0 v -> Y ^   | AOI211X2TS  | 0.583 |   8.132 |    7.218 | 
     | u_ibex_core/if_stage_i/U49                         | B0 ^ -> Y v   | OAI2BB1X2TS | 0.802 |   8.934 |    8.020 | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v    | CLKMX2X2TS  | 0.608 |   9.542 |    8.628 | 
     | h_buffer_i/U78                                     |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | A v -> CO v   | AHHCINX4TS  | 0.219 |   9.761 |    8.847 | 
     | h_buffer_i/U107                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CI v -> CON ^ | AHHCONX4TS  | 0.099 |   9.860 |    8.946 | 
     | h_buffer_i/U174                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CIN ^ -> CO v | AHHCINX4TS  | 0.079 |   9.939 |    9.025 | 
     | h_buffer_i/U179                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v    | AND2X4TS    | 0.198 |  10.137 |    9.222 | 
     | h_buffer_i/FE_RC_598_0                             |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v    | AND2X6TS    | 0.189 |  10.326 |    9.412 | 
     | h_buffer_i/FE_RC_249_0                             |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> CO v   | CMPR22X4TS  | 0.190 |  10.515 |    9.601 | 
     | h_buffer_i/U181                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | A v -> Y v    | XOR2X4TS    | 0.139 |  10.655 |    9.740 | 
     | h_buffer_i/U110                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | D v           | DFFHQX4TS   | 0.000 |  10.655 |    9.740 | 
     | h_buffer_i/fetch_addr_q_reg_31_                    |               |             |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin u_ibex_core/if_stage_i/gen_prefetch_
buffer_prefetch_buffer_i/fetch_addr_q_reg_31_/CK 
Endpoint:   u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fetch_
addr_q_reg_31_/D (v) checked with  leading edge of 'clk_i'
Beginpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg_15_/Q              
(v) triggered by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.010
= Required Time                 9.740
- Arrival Time                 10.609
= Slack Time                   -0.868
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+-------------+-------+---------+----------| 
     | u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg_1 | CK ^          |             |       |   0.000 |   -0.868 | 
     | 5_                                                 |               |             |       |         |          | 
     | u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg_1 | CK ^ -> Q v   | DFFRXLTS    | 0.835 |   0.835 |   -0.033 | 
     | 5_                                                 |               |             |       |         |          | 
     | u_ibex_core/cs_registers_i/U964                    | A v -> Y v    | AND2X2TS    | 0.349 |   1.183 |    0.315 | 
     | u_ibex_core/cs_registers_i/FE_RC_797_0             | B v -> Y ^    | NOR2X2TS    | 0.172 |   1.355 |    0.487 | 
     | u_ibex_core/cs_registers_i/FE_RC_796_0             | A ^ -> Y ^    | AND2X4TS    | 0.201 |   1.555 |    0.687 | 
     | u_ibex_core/cs_registers_i/U191                    | AN ^ -> Y ^   | NOR3BX1TS   | 0.344 |   1.900 |    1.032 | 
     | u_ibex_core/cs_registers_i/U84                     | A ^ -> Y v    | NAND4X1TS   | 0.371 |   2.271 |    1.402 | 
     | u_ibex_core/FE_OFC6441_FE_OFN2094_irq_pending      | A v -> Y v    | BUFX8TS     | 0.322 |   2.592 |    1.724 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_812_0    | A v -> Y ^    | NAND2X8TS   | 0.158 |   2.751 |    1.882 | 
     | u_ibex_core/id_stage_i/controller_i/U139           | A0 ^ -> Y v   | AOI21X2TS   | 0.372 |   3.123 |    2.254 | 
     | u_ibex_core/id_stage_i/controller_i/U55            | A v -> Y v    | AND2X4TS    | 0.429 |   3.552 |    2.684 | 
     | u_ibex_core/id_stage_i/controller_i/U137           | B v -> Y ^    | NOR4X2TS    | 0.279 |   3.831 |    2.963 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_245_0    | A ^ -> Y v    | INVX2TS     | 0.145 |   3.976 |    3.108 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_244_0    | B v -> Y v    | OR3X8TS     | 0.395 |   4.371 |    3.503 | 
     | u_ibex_core/if_stage_i/FE_OFC2736_pc_set           | A v -> Y v    | BUFX6TS     | 0.216 |   4.587 |    3.719 | 
     | u_ibex_core/if_stage_i/U37                         | A v -> Y v    | AND2X2TS    | 0.296 |   4.883 |    4.015 | 
     | u_ibex_core/if_stage_i/FE_OFC3220_n72              | A v -> Y v    | CLKBUFX2TS  | 0.332 |   5.214 |    4.346 | 
     | u_ibex_core/if_stage_i/FE_OFC3221_n72              | A v -> Y v    | BUFX3TS     | 0.272 |   5.487 |    4.618 | 
     | u_ibex_core/if_stage_i/FE_OFC3223_n72              | A v -> Y v    | BUFX4TS     | 0.204 |   5.691 |    4.823 | 
     | u_ibex_core/if_stage_i/FE_OFC3224_n72              | A v -> Y v    | BUFX6TS     | 0.178 |   5.868 |    5.000 | 
     | u_ibex_core/if_stage_i/FE_OFC3225_n72              | A v -> Y v    | BUFX6TS     | 0.161 |   6.029 |    5.161 | 
     | u_ibex_core/if_stage_i/FE_OFC3226_n72              | A v -> Y v    | BUFX3TS     | 0.193 |   6.222 |    5.354 | 
     | u_ibex_core/if_stage_i/FE_OFC3227_n72              | A v -> Y v    | BUFX3TS     | 0.207 |   6.429 |    5.561 | 
     | u_ibex_core/if_stage_i/FE_OFC3228_n72              | A v -> Y v    | CLKBUFX2TS  | 0.262 |   6.692 |    5.823 | 
     | u_ibex_core/if_stage_i/FE_OFC3229_n72              | A v -> Y v    | BUFX3TS     | 0.224 |   6.916 |    6.048 | 
     | u_ibex_core/if_stage_i/U191                        | A0 v -> Y ^   | AOI22X1TS   | 0.304 |   7.220 |    6.352 | 
     | u_ibex_core/if_stage_i/U192                        | B0 ^ -> Y v   | OAI2BB1X1TS | 0.283 |   7.503 |    6.635 | 
     | u_ibex_core/if_stage_i/U36                         | B0 v -> Y ^   | AOI211X2TS  | 0.583 |   8.086 |    7.218 | 
     | u_ibex_core/if_stage_i/U49                         | B0 ^ -> Y v   | OAI2BB1X2TS | 0.802 |   8.888 |    8.020 | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v    | CLKMX2X2TS  | 0.608 |   9.496 |    8.628 | 
     | h_buffer_i/U78                                     |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | A v -> CO v   | AHHCINX4TS  | 0.219 |   9.715 |    8.847 | 
     | h_buffer_i/U107                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CI v -> CON ^ | AHHCONX4TS  | 0.099 |   9.814 |    8.946 | 
     | h_buffer_i/U174                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CIN ^ -> CO v | AHHCINX4TS  | 0.079 |   9.893 |    9.025 | 
     | h_buffer_i/U179                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v    | AND2X4TS    | 0.198 |  10.091 |    9.222 | 
     | h_buffer_i/FE_RC_598_0                             |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v    | AND2X6TS    | 0.189 |  10.280 |    9.412 | 
     | h_buffer_i/FE_RC_249_0                             |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> CO v   | CMPR22X4TS  | 0.190 |  10.469 |    9.601 | 
     | h_buffer_i/U181                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | A v -> Y v    | XOR2X4TS    | 0.139 |  10.609 |    9.740 | 
     | h_buffer_i/U110                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | D v           | DFFHQX4TS   | 0.000 |  10.609 |    9.740 | 
     | h_buffer_i/fetch_addr_q_reg_31_                    |               |             |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin u_ibex_core/if_stage_i/gen_prefetch_
buffer_prefetch_buffer_i/fetch_addr_q_reg_31_/CK 
Endpoint:   u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fetch_
addr_q_reg_31_/D (v) checked with  leading edge of 'clk_i'
Beginpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg_12_/Q              
(v) triggered by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.010
= Required Time                 9.740
- Arrival Time                 10.605
= Slack Time                   -0.864
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+-------------+-------+---------+----------| 
     | u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg_1 | CK ^          |             |       |   0.000 |   -0.864 | 
     | 2_                                                 |               |             |       |         |          | 
     | u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg_1 | CK ^ -> Q v   | DFFRXLTS    | 0.831 |   0.831 |   -0.033 | 
     | 2_                                                 |               |             |       |         |          | 
     | u_ibex_core/cs_registers_i/U965                    | A v -> Y v    | AND2X2TS    | 0.361 |   1.192 |    0.328 | 
     | u_ibex_core/cs_registers_i/FE_RC_797_0             | A v -> Y ^    | NOR2X2TS    | 0.159 |   1.351 |    0.487 | 
     | u_ibex_core/cs_registers_i/FE_RC_796_0             | A ^ -> Y ^    | AND2X4TS    | 0.201 |   1.552 |    0.687 | 
     | u_ibex_core/cs_registers_i/U191                    | AN ^ -> Y ^   | NOR3BX1TS   | 0.344 |   1.896 |    1.032 | 
     | u_ibex_core/cs_registers_i/U84                     | A ^ -> Y v    | NAND4X1TS   | 0.371 |   2.267 |    1.402 | 
     | u_ibex_core/FE_OFC6441_FE_OFN2094_irq_pending      | A v -> Y v    | BUFX8TS     | 0.322 |   2.588 |    1.724 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_812_0    | A v -> Y ^    | NAND2X8TS   | 0.158 |   2.747 |    1.882 | 
     | u_ibex_core/id_stage_i/controller_i/U139           | A0 ^ -> Y v   | AOI21X2TS   | 0.372 |   3.119 |    2.254 | 
     | u_ibex_core/id_stage_i/controller_i/U55            | A v -> Y v    | AND2X4TS    | 0.429 |   3.548 |    2.684 | 
     | u_ibex_core/id_stage_i/controller_i/U137           | B v -> Y ^    | NOR4X2TS    | 0.279 |   3.827 |    2.963 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_245_0    | A ^ -> Y v    | INVX2TS     | 0.145 |   3.972 |    3.108 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_244_0    | B v -> Y v    | OR3X8TS     | 0.395 |   4.367 |    3.503 | 
     | u_ibex_core/if_stage_i/FE_OFC2736_pc_set           | A v -> Y v    | BUFX6TS     | 0.216 |   4.583 |    3.719 | 
     | u_ibex_core/if_stage_i/U37                         | A v -> Y v    | AND2X2TS    | 0.296 |   4.879 |    4.015 | 
     | u_ibex_core/if_stage_i/FE_OFC3220_n72              | A v -> Y v    | CLKBUFX2TS  | 0.332 |   5.210 |    4.346 | 
     | u_ibex_core/if_stage_i/FE_OFC3221_n72              | A v -> Y v    | BUFX3TS     | 0.272 |   5.483 |    4.618 | 
     | u_ibex_core/if_stage_i/FE_OFC3223_n72              | A v -> Y v    | BUFX4TS     | 0.204 |   5.687 |    4.823 | 
     | u_ibex_core/if_stage_i/FE_OFC3224_n72              | A v -> Y v    | BUFX6TS     | 0.178 |   5.865 |    5.000 | 
     | u_ibex_core/if_stage_i/FE_OFC3225_n72              | A v -> Y v    | BUFX6TS     | 0.161 |   6.025 |    5.161 | 
     | u_ibex_core/if_stage_i/FE_OFC3226_n72              | A v -> Y v    | BUFX3TS     | 0.193 |   6.218 |    5.354 | 
     | u_ibex_core/if_stage_i/FE_OFC3227_n72              | A v -> Y v    | BUFX3TS     | 0.207 |   6.425 |    5.561 | 
     | u_ibex_core/if_stage_i/FE_OFC3228_n72              | A v -> Y v    | CLKBUFX2TS  | 0.262 |   6.688 |    5.823 | 
     | u_ibex_core/if_stage_i/FE_OFC3229_n72              | A v -> Y v    | BUFX3TS     | 0.224 |   6.912 |    6.048 | 
     | u_ibex_core/if_stage_i/U191                        | A0 v -> Y ^   | AOI22X1TS   | 0.304 |   7.216 |    6.352 | 
     | u_ibex_core/if_stage_i/U192                        | B0 ^ -> Y v   | OAI2BB1X1TS | 0.283 |   7.499 |    6.635 | 
     | u_ibex_core/if_stage_i/U36                         | B0 v -> Y ^   | AOI211X2TS  | 0.583 |   8.082 |    7.218 | 
     | u_ibex_core/if_stage_i/U49                         | B0 ^ -> Y v   | OAI2BB1X2TS | 0.802 |   8.885 |    8.020 | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v    | CLKMX2X2TS  | 0.608 |   9.493 |    8.628 | 
     | h_buffer_i/U78                                     |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | A v -> CO v   | AHHCINX4TS  | 0.219 |   9.712 |    8.847 | 
     | h_buffer_i/U107                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CI v -> CON ^ | AHHCONX4TS  | 0.099 |   9.810 |    8.946 | 
     | h_buffer_i/U174                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CIN ^ -> CO v | AHHCINX4TS  | 0.079 |   9.889 |    9.025 | 
     | h_buffer_i/U179                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v    | AND2X4TS    | 0.198 |  10.087 |    9.222 | 
     | h_buffer_i/FE_RC_598_0                             |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v    | AND2X6TS    | 0.189 |  10.276 |    9.412 | 
     | h_buffer_i/FE_RC_249_0                             |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> CO v   | CMPR22X4TS  | 0.190 |  10.465 |    9.601 | 
     | h_buffer_i/U181                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | A v -> Y v    | XOR2X4TS    | 0.139 |  10.605 |    9.740 | 
     | h_buffer_i/U110                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | D v           | DFFHQX4TS   | 0.000 |  10.605 |    9.740 | 
     | h_buffer_i/fetch_addr_q_reg_31_                    |               |             |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin u_ibex_core/if_stage_i/gen_prefetch_
buffer_prefetch_buffer_i/fetch_addr_q_reg_31_/CK 
Endpoint:   u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fetch_
addr_q_reg_31_/D (v) checked with  leading edge of 'clk_i'
Beginpoint: irq_software_i                                                      
(v) triggered by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.010
= Required Time                 9.740
- Arrival Time                 10.603
= Slack Time                   -0.863
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.128
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |    Cell     | Delay | Arrival | Required | 
     |                                                    |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-------------+-------+---------+----------| 
     |                                                    | irq_software_i v |             |       |   0.128 |   -0.735 | 
     | FE_OFC6863_irq_software_i                          | A v -> Y v       | CLKBUFX2TS  | 0.510 |   0.638 |   -0.225 | 
     | u_ibex_core/cs_registers_i/U966                    | B v -> Y v       | AND2X2TS    | 0.497 |   1.134 |    0.272 | 
     | u_ibex_core/cs_registers_i/FE_RC_798_0             | A v -> Y ^       | NOR2X1TS    | 0.177 |   1.311 |    0.448 | 
     | u_ibex_core/cs_registers_i/FE_RC_796_0             | B ^ -> Y ^       | AND2X4TS    | 0.239 |   1.550 |    0.687 | 
     | u_ibex_core/cs_registers_i/U191                    | AN ^ -> Y ^      | NOR3BX1TS   | 0.344 |   1.894 |    1.032 | 
     | u_ibex_core/cs_registers_i/U84                     | A ^ -> Y v       | NAND4X1TS   | 0.371 |   2.265 |    1.402 | 
     | u_ibex_core/FE_OFC6441_FE_OFN2094_irq_pending      | A v -> Y v       | BUFX8TS     | 0.322 |   2.587 |    1.724 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_812_0    | A v -> Y ^       | NAND2X8TS   | 0.158 |   2.745 |    1.882 | 
     | u_ibex_core/id_stage_i/controller_i/U139           | A0 ^ -> Y v      | AOI21X2TS   | 0.372 |   3.117 |    2.254 | 
     | u_ibex_core/id_stage_i/controller_i/U55            | A v -> Y v       | AND2X4TS    | 0.429 |   3.546 |    2.684 | 
     | u_ibex_core/id_stage_i/controller_i/U137           | B v -> Y ^       | NOR4X2TS    | 0.279 |   3.825 |    2.963 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_245_0    | A ^ -> Y v       | INVX2TS     | 0.145 |   3.971 |    3.108 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_244_0    | B v -> Y v       | OR3X8TS     | 0.395 |   4.366 |    3.503 | 
     | u_ibex_core/if_stage_i/FE_OFC2736_pc_set           | A v -> Y v       | BUFX6TS     | 0.216 |   4.581 |    3.719 | 
     | u_ibex_core/if_stage_i/U37                         | A v -> Y v       | AND2X2TS    | 0.296 |   4.877 |    4.015 | 
     | u_ibex_core/if_stage_i/FE_OFC3220_n72              | A v -> Y v       | CLKBUFX2TS  | 0.332 |   5.209 |    4.346 | 
     | u_ibex_core/if_stage_i/FE_OFC3221_n72              | A v -> Y v       | BUFX3TS     | 0.272 |   5.481 |    4.618 | 
     | u_ibex_core/if_stage_i/FE_OFC3223_n72              | A v -> Y v       | BUFX4TS     | 0.204 |   5.685 |    4.823 | 
     | u_ibex_core/if_stage_i/FE_OFC3224_n72              | A v -> Y v       | BUFX6TS     | 0.178 |   5.863 |    5.000 | 
     | u_ibex_core/if_stage_i/FE_OFC3225_n72              | A v -> Y v       | BUFX6TS     | 0.161 |   6.024 |    5.161 | 
     | u_ibex_core/if_stage_i/FE_OFC3226_n72              | A v -> Y v       | BUFX3TS     | 0.193 |   6.216 |    5.354 | 
     | u_ibex_core/if_stage_i/FE_OFC3227_n72              | A v -> Y v       | BUFX3TS     | 0.207 |   6.424 |    5.561 | 
     | u_ibex_core/if_stage_i/FE_OFC3228_n72              | A v -> Y v       | CLKBUFX2TS  | 0.262 |   6.686 |    5.823 | 
     | u_ibex_core/if_stage_i/FE_OFC3229_n72              | A v -> Y v       | BUFX3TS     | 0.224 |   6.911 |    6.048 | 
     | u_ibex_core/if_stage_i/U191                        | A0 v -> Y ^      | AOI22X1TS   | 0.304 |   7.214 |    6.352 | 
     | u_ibex_core/if_stage_i/U192                        | B0 ^ -> Y v      | OAI2BB1X1TS | 0.283 |   7.497 |    6.635 | 
     | u_ibex_core/if_stage_i/U36                         | B0 v -> Y ^      | AOI211X2TS  | 0.583 |   8.081 |    7.218 | 
     | u_ibex_core/if_stage_i/U49                         | B0 ^ -> Y v      | OAI2BB1X2TS | 0.802 |   8.883 |    8.020 | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v       | CLKMX2X2TS  | 0.608 |   9.491 |    8.628 | 
     | h_buffer_i/U78                                     |                  |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | A v -> CO v      | AHHCINX4TS  | 0.219 |   9.710 |    8.847 | 
     | h_buffer_i/U107                                    |                  |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CI v -> CON ^    | AHHCONX4TS  | 0.099 |   9.808 |    8.946 | 
     | h_buffer_i/U174                                    |                  |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CIN ^ -> CO v    | AHHCINX4TS  | 0.079 |   9.887 |    9.025 | 
     | h_buffer_i/U179                                    |                  |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v       | AND2X4TS    | 0.198 |  10.085 |    9.222 | 
     | h_buffer_i/FE_RC_598_0                             |                  |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v       | AND2X6TS    | 0.189 |  10.274 |    9.412 | 
     | h_buffer_i/FE_RC_249_0                             |                  |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> CO v      | CMPR22X4TS  | 0.190 |  10.464 |    9.601 | 
     | h_buffer_i/U181                                    |                  |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | A v -> Y v       | XOR2X4TS    | 0.139 |  10.603 |    9.740 | 
     | h_buffer_i/U110                                    |                  |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | D v              | DFFHQX4TS   | 0.000 |  10.603 |    9.740 | 
     | h_buffer_i/fetch_addr_q_reg_31_                    |                  |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin u_ibex_core/if_stage_i/gen_prefetch_
buffer_prefetch_buffer_i/fetch_addr_q_reg_31_/CK 
Endpoint:   u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fetch_
addr_q_reg_31_/D (^) checked with  leading edge of 'clk_i'
Beginpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg_17_/Q              
(v) triggered by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.240
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.010
= Required Time                 9.750
- Arrival Time                 10.593
= Slack Time                   -0.843
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+-------------+-------+---------+----------| 
     | u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg_1 | CK ^          |             |       |   0.000 |   -0.843 | 
     | 7_                                                 |               |             |       |         |          | 
     | u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg_1 | CK ^ -> Q v   | DFFRX1TS    | 0.883 |   0.883 |    0.040 | 
     | 7_                                                 |               |             |       |         |          | 
     | u_ibex_core/cs_registers_i/U966                    | A v -> Y v    | AND2X2TS    | 0.303 |   1.186 |    0.343 | 
     | u_ibex_core/cs_registers_i/FE_RC_798_0             | A v -> Y ^    | NOR2X1TS    | 0.177 |   1.363 |    0.520 | 
     | u_ibex_core/cs_registers_i/FE_RC_796_0             | B ^ -> Y ^    | AND2X4TS    | 0.239 |   1.602 |    0.759 | 
     | u_ibex_core/cs_registers_i/U191                    | AN ^ -> Y ^   | NOR3BX1TS   | 0.344 |   1.946 |    1.103 | 
     | u_ibex_core/cs_registers_i/U84                     | A ^ -> Y v    | NAND4X1TS   | 0.371 |   2.317 |    1.474 | 
     | u_ibex_core/FE_OFC6441_FE_OFN2094_irq_pending      | A v -> Y v    | BUFX8TS     | 0.322 |   2.638 |    1.795 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_812_0    | A v -> Y ^    | NAND2X8TS   | 0.158 |   2.797 |    1.954 | 
     | u_ibex_core/id_stage_i/controller_i/U139           | A0 ^ -> Y v   | AOI21X2TS   | 0.372 |   3.169 |    2.326 | 
     | u_ibex_core/id_stage_i/controller_i/U55            | A v -> Y v    | AND2X4TS    | 0.429 |   3.598 |    2.755 | 
     | u_ibex_core/id_stage_i/controller_i/U137           | B v -> Y ^    | NOR4X2TS    | 0.279 |   3.877 |    3.034 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_245_0    | A ^ -> Y v    | INVX2TS     | 0.145 |   4.022 |    3.180 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_244_0    | B v -> Y v    | OR3X8TS     | 0.395 |   4.417 |    3.574 | 
     | u_ibex_core/if_stage_i/FE_OFC2736_pc_set           | A v -> Y v    | BUFX6TS     | 0.216 |   4.633 |    3.790 | 
     | u_ibex_core/if_stage_i/U37                         | A v -> Y v    | AND2X2TS    | 0.296 |   4.929 |    4.086 | 
     | u_ibex_core/if_stage_i/FE_OFC3220_n72              | A v -> Y v    | CLKBUFX2TS  | 0.332 |   5.260 |    4.417 | 
     | u_ibex_core/if_stage_i/FE_OFC3221_n72              | A v -> Y v    | BUFX3TS     | 0.272 |   5.533 |    4.690 | 
     | u_ibex_core/if_stage_i/FE_OFC3223_n72              | A v -> Y v    | BUFX4TS     | 0.204 |   5.737 |    4.894 | 
     | u_ibex_core/if_stage_i/FE_OFC3224_n72              | A v -> Y v    | BUFX6TS     | 0.178 |   5.914 |    5.072 | 
     | u_ibex_core/if_stage_i/FE_OFC3225_n72              | A v -> Y v    | BUFX6TS     | 0.161 |   6.075 |    5.232 | 
     | u_ibex_core/if_stage_i/FE_OFC3226_n72              | A v -> Y v    | BUFX3TS     | 0.193 |   6.268 |    5.425 | 
     | u_ibex_core/if_stage_i/FE_OFC3227_n72              | A v -> Y v    | BUFX3TS     | 0.207 |   6.475 |    5.632 | 
     | u_ibex_core/if_stage_i/FE_OFC3228_n72              | A v -> Y v    | CLKBUFX2TS  | 0.262 |   6.738 |    5.895 | 
     | u_ibex_core/if_stage_i/FE_OFC3229_n72              | A v -> Y v    | BUFX3TS     | 0.224 |   6.962 |    6.119 | 
     | u_ibex_core/if_stage_i/U191                        | A0 v -> Y ^   | AOI22X1TS   | 0.304 |   7.266 |    6.423 | 
     | u_ibex_core/if_stage_i/U192                        | B0 ^ -> Y v   | OAI2BB1X1TS | 0.283 |   7.549 |    6.706 | 
     | u_ibex_core/if_stage_i/U36                         | B0 v -> Y ^   | AOI211X2TS  | 0.583 |   8.132 |    7.289 | 
     | u_ibex_core/if_stage_i/U49                         | B0 ^ -> Y v   | OAI2BB1X2TS | 0.802 |   8.934 |    8.092 | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v    | CLKMX2X2TS  | 0.608 |   9.542 |    8.700 | 
     | h_buffer_i/U78                                     |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | A v -> CO v   | AHHCINX4TS  | 0.219 |   9.761 |    8.919 | 
     | h_buffer_i/U107                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CI v -> CON ^ | AHHCONX4TS  | 0.099 |   9.860 |    9.017 | 
     | h_buffer_i/U174                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CIN ^ -> CO v | AHHCINX4TS  | 0.079 |   9.939 |    9.096 | 
     | h_buffer_i/U179                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v    | AND2X4TS    | 0.198 |  10.137 |    9.294 | 
     | h_buffer_i/FE_RC_598_0                             |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v    | AND2X6TS    | 0.189 |  10.326 |    9.483 | 
     | h_buffer_i/FE_RC_249_0                             |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> CO v   | CMPR22X4TS  | 0.190 |  10.515 |    9.672 | 
     | h_buffer_i/U181                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | A v -> Y ^    | XOR2X4TS    | 0.078 |  10.593 |    9.750 | 
     | h_buffer_i/U110                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | D ^           | DFFHQX4TS   | 0.000 |  10.593 |    9.750 | 
     | h_buffer_i/fetch_addr_q_reg_31_                    |               |             |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin u_ibex_core/if_stage_i/gen_prefetch_
buffer_prefetch_buffer_i/fetch_addr_q_reg_31_/CK 
Endpoint:   u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fetch_
addr_q_reg_31_/D (v) checked with  leading edge of 'clk_i'
Beginpoint: irq_fast_i[4]                                                       
(v) triggered by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.010
= Required Time                 9.740
- Arrival Time                 10.571
= Slack Time                   -0.830
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |    Cell     | Delay | Arrival | Required | 
     |                                                    |                 |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-------------+-------+---------+----------| 
     |                                                    | irq_fast_i[4] v |             |       |   0.127 |   -0.703 | 
     | FE_OFC6668_irq_fast_i_4                            | A v -> Y v      | CLKBUFX2TS  | 0.186 |   0.314 |   -0.517 | 
     | FE_OFC6634_irq_fast_i_4                            | A v -> Y ^      | CLKINVX2TS  | 0.070 |   0.384 |   -0.447 | 
     | FE_OFC6635_irq_fast_i_4                            | A ^ -> Y v      | INVXLTS     | 0.069 |   0.452 |   -0.378 | 
     | FE_OFC6426_irq_fast_i_4                            | A v -> Y v      | CLKBUFX2TS  | 0.407 |   0.860 |    0.030 | 
     | u_ibex_core/cs_registers_i/U953                    | B v -> Y v      | CLKAND2X2TS | 0.382 |   1.241 |    0.411 | 
     | u_ibex_core/cs_registers_i/U509                    | D v -> Y ^      | NOR4XLTS    | 0.517 |   1.758 |    0.928 | 
     | u_ibex_core/cs_registers_i/U84                     | D ^ -> Y v      | NAND4X1TS   | 0.474 |   2.233 |    1.402 | 
     | u_ibex_core/FE_OFC6441_FE_OFN2094_irq_pending      | A v -> Y v      | BUFX8TS     | 0.322 |   2.554 |    1.724 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_812_0    | A v -> Y ^      | NAND2X8TS   | 0.158 |   2.713 |    1.882 | 
     | u_ibex_core/id_stage_i/controller_i/U139           | A0 ^ -> Y v     | AOI21X2TS   | 0.372 |   3.085 |    2.254 | 
     | u_ibex_core/id_stage_i/controller_i/U55            | A v -> Y v      | AND2X4TS    | 0.429 |   3.514 |    2.684 | 
     | u_ibex_core/id_stage_i/controller_i/U137           | B v -> Y ^      | NOR4X2TS    | 0.279 |   3.793 |    2.963 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_245_0    | A ^ -> Y v      | INVX2TS     | 0.145 |   3.938 |    3.108 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_244_0    | B v -> Y v      | OR3X8TS     | 0.395 |   4.333 |    3.503 | 
     | u_ibex_core/if_stage_i/FE_OFC2736_pc_set           | A v -> Y v      | BUFX6TS     | 0.216 |   4.549 |    3.719 | 
     | u_ibex_core/if_stage_i/U37                         | A v -> Y v      | AND2X2TS    | 0.296 |   4.845 |    4.015 | 
     | u_ibex_core/if_stage_i/FE_OFC3220_n72              | A v -> Y v      | CLKBUFX2TS  | 0.332 |   5.176 |    4.346 | 
     | u_ibex_core/if_stage_i/FE_OFC3221_n72              | A v -> Y v      | BUFX3TS     | 0.272 |   5.449 |    4.618 | 
     | u_ibex_core/if_stage_i/FE_OFC3223_n72              | A v -> Y v      | BUFX4TS     | 0.204 |   5.653 |    4.823 | 
     | u_ibex_core/if_stage_i/FE_OFC3224_n72              | A v -> Y v      | BUFX6TS     | 0.178 |   5.831 |    5.000 | 
     | u_ibex_core/if_stage_i/FE_OFC3225_n72              | A v -> Y v      | BUFX6TS     | 0.161 |   5.991 |    5.161 | 
     | u_ibex_core/if_stage_i/FE_OFC3226_n72              | A v -> Y v      | BUFX3TS     | 0.193 |   6.184 |    5.354 | 
     | u_ibex_core/if_stage_i/FE_OFC3227_n72              | A v -> Y v      | BUFX3TS     | 0.207 |   6.391 |    5.561 | 
     | u_ibex_core/if_stage_i/FE_OFC3228_n72              | A v -> Y v      | CLKBUFX2TS  | 0.262 |   6.654 |    5.823 | 
     | u_ibex_core/if_stage_i/FE_OFC3229_n72              | A v -> Y v      | BUFX3TS     | 0.224 |   6.878 |    6.048 | 
     | u_ibex_core/if_stage_i/U191                        | A0 v -> Y ^     | AOI22X1TS   | 0.304 |   7.182 |    6.352 | 
     | u_ibex_core/if_stage_i/U192                        | B0 ^ -> Y v     | OAI2BB1X1TS | 0.283 |   7.465 |    6.635 | 
     | u_ibex_core/if_stage_i/U36                         | B0 v -> Y ^     | AOI211X2TS  | 0.583 |   8.048 |    7.218 | 
     | u_ibex_core/if_stage_i/U49                         | B0 ^ -> Y v     | OAI2BB1X2TS | 0.802 |   8.851 |    8.020 | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v      | CLKMX2X2TS  | 0.608 |   9.459 |    8.628 | 
     | h_buffer_i/U78                                     |                 |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | A v -> CO v     | AHHCINX4TS  | 0.219 |   9.678 |    8.847 | 
     | h_buffer_i/U107                                    |                 |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CI v -> CON ^   | AHHCONX4TS  | 0.099 |   9.776 |    8.946 | 
     | h_buffer_i/U174                                    |                 |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CIN ^ -> CO v   | AHHCINX4TS  | 0.079 |   9.855 |    9.025 | 
     | h_buffer_i/U179                                    |                 |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v      | AND2X4TS    | 0.198 |  10.053 |    9.222 | 
     | h_buffer_i/FE_RC_598_0                             |                 |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v      | AND2X6TS    | 0.189 |  10.242 |    9.412 | 
     | h_buffer_i/FE_RC_249_0                             |                 |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> CO v     | CMPR22X4TS  | 0.190 |  10.431 |    9.601 | 
     | h_buffer_i/U181                                    |                 |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | A v -> Y v      | XOR2X4TS    | 0.139 |  10.571 |    9.740 | 
     | h_buffer_i/U110                                    |                 |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | D v             | DFFHQX4TS   | 0.000 |  10.571 |    9.740 | 
     | h_buffer_i/fetch_addr_q_reg_31_                    |                 |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin u_ibex_core/if_stage_i/gen_prefetch_
buffer_prefetch_buffer_i/fetch_addr_q_reg_31_/CK 
Endpoint:   u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fetch_
addr_q_reg_31_/D (v) checked with  leading edge of 'clk_i'
Beginpoint: irq_timer_i                                                         
(v) triggered by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.010
= Required Time                 9.740
- Arrival Time                 10.562
= Slack Time                   -0.822
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+-------------+-------+---------+----------| 
     |                                                    | irq_timer_i v |             |       |   0.127 |   -0.695 | 
     | FE_OFC6865_irq_timer_i                             | A v -> Y v    | CLKBUFX2TS  | 0.509 |   0.636 |   -0.186 | 
     | u_ibex_core/cs_registers_i/U967                    | B v -> Y v    | CLKAND2X2TS | 0.444 |   1.080 |    0.258 | 
     | u_ibex_core/cs_registers_i/FE_RC_798_0             | B v -> Y ^    | NOR2X1TS    | 0.190 |   1.270 |    0.448 | 
     | u_ibex_core/cs_registers_i/FE_RC_796_0             | B ^ -> Y ^    | AND2X4TS    | 0.239 |   1.509 |    0.687 | 
     | u_ibex_core/cs_registers_i/U191                    | AN ^ -> Y ^   | NOR3BX1TS   | 0.344 |   1.854 |    1.032 | 
     | u_ibex_core/cs_registers_i/U84                     | A ^ -> Y v    | NAND4X1TS   | 0.371 |   2.224 |    1.402 | 
     | u_ibex_core/FE_OFC6441_FE_OFN2094_irq_pending      | A v -> Y v    | BUFX8TS     | 0.322 |   2.546 |    1.724 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_812_0    | A v -> Y ^    | NAND2X8TS   | 0.158 |   2.704 |    1.882 | 
     | u_ibex_core/id_stage_i/controller_i/U139           | A0 ^ -> Y v   | AOI21X2TS   | 0.372 |   3.076 |    2.254 | 
     | u_ibex_core/id_stage_i/controller_i/U55            | A v -> Y v    | AND2X4TS    | 0.429 |   3.506 |    2.684 | 
     | u_ibex_core/id_stage_i/controller_i/U137           | B v -> Y ^    | NOR4X2TS    | 0.279 |   3.785 |    2.963 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_245_0    | A ^ -> Y v    | INVX2TS     | 0.145 |   3.930 |    3.108 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_244_0    | B v -> Y v    | OR3X8TS     | 0.395 |   4.325 |    3.503 | 
     | u_ibex_core/if_stage_i/FE_OFC2736_pc_set           | A v -> Y v    | BUFX6TS     | 0.216 |   4.541 |    3.719 | 
     | u_ibex_core/if_stage_i/U37                         | A v -> Y v    | AND2X2TS    | 0.296 |   4.836 |    4.015 | 
     | u_ibex_core/if_stage_i/FE_OFC3220_n72              | A v -> Y v    | CLKBUFX2TS  | 0.332 |   5.168 |    4.346 | 
     | u_ibex_core/if_stage_i/FE_OFC3221_n72              | A v -> Y v    | BUFX3TS     | 0.272 |   5.440 |    4.618 | 
     | u_ibex_core/if_stage_i/FE_OFC3223_n72              | A v -> Y v    | BUFX4TS     | 0.204 |   5.645 |    4.823 | 
     | u_ibex_core/if_stage_i/FE_OFC3224_n72              | A v -> Y v    | BUFX6TS     | 0.178 |   5.822 |    5.000 | 
     | u_ibex_core/if_stage_i/FE_OFC3225_n72              | A v -> Y v    | BUFX6TS     | 0.161 |   5.983 |    5.161 | 
     | u_ibex_core/if_stage_i/FE_OFC3226_n72              | A v -> Y v    | BUFX3TS     | 0.193 |   6.176 |    5.354 | 
     | u_ibex_core/if_stage_i/FE_OFC3227_n72              | A v -> Y v    | BUFX3TS     | 0.207 |   6.383 |    5.561 | 
     | u_ibex_core/if_stage_i/FE_OFC3228_n72              | A v -> Y v    | CLKBUFX2TS  | 0.262 |   6.645 |    5.823 | 
     | u_ibex_core/if_stage_i/FE_OFC3229_n72              | A v -> Y v    | BUFX3TS     | 0.224 |   6.870 |    6.048 | 
     | u_ibex_core/if_stage_i/U191                        | A0 v -> Y ^   | AOI22X1TS   | 0.304 |   7.174 |    6.352 | 
     | u_ibex_core/if_stage_i/U192                        | B0 ^ -> Y v   | OAI2BB1X1TS | 0.283 |   7.457 |    6.635 | 
     | u_ibex_core/if_stage_i/U36                         | B0 v -> Y ^   | AOI211X2TS  | 0.583 |   8.040 |    7.218 | 
     | u_ibex_core/if_stage_i/U49                         | B0 ^ -> Y v   | OAI2BB1X2TS | 0.802 |   8.842 |    8.020 | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v    | CLKMX2X2TS  | 0.608 |   9.450 |    8.628 | 
     | h_buffer_i/U78                                     |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | A v -> CO v   | AHHCINX4TS  | 0.219 |   9.669 |    8.847 | 
     | h_buffer_i/U107                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CI v -> CON ^ | AHHCONX4TS  | 0.099 |   9.768 |    8.946 | 
     | h_buffer_i/U174                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CIN ^ -> CO v | AHHCINX4TS  | 0.079 |   9.846 |    9.025 | 
     | h_buffer_i/U179                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v    | AND2X4TS    | 0.198 |  10.044 |    9.222 | 
     | h_buffer_i/FE_RC_598_0                             |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v    | AND2X6TS    | 0.189 |  10.233 |    9.412 | 
     | h_buffer_i/FE_RC_249_0                             |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> CO v   | CMPR22X4TS  | 0.190 |  10.423 |    9.601 | 
     | h_buffer_i/U181                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | A v -> Y v    | XOR2X4TS    | 0.139 |  10.562 |    9.740 | 
     | h_buffer_i/U110                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | D v           | DFFHQX4TS   | 0.000 |  10.562 |    9.740 | 
     | h_buffer_i/fetch_addr_q_reg_31_                    |               |             |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin u_ibex_core/if_stage_i/gen_prefetch_
buffer_prefetch_buffer_i/fetch_addr_q_reg_31_/CK 
Endpoint:   u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fetch_
addr_q_reg_31_/D (v) checked with  leading edge of 'clk_i'
Beginpoint: irq_external_i                                                      
(v) triggered by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.010
= Required Time                 9.740
- Arrival Time                 10.555
= Slack Time                   -0.815
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time            0.134
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |    Cell     | Delay | Arrival | Required | 
     |                                                    |                  |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------+-------------+-------+---------+----------| 
     |                                                    | irq_external_i v |             |       |   0.134 |   -0.681 | 
     | u_ibex_core/cs_registers_i/FE_OFC4621_irq_external | A v -> Y v       | CLKBUFX2TS  | 0.477 |   0.610 |   -0.204 | 
     | _i                                                 |                  |             |       |         |          | 
     | u_ibex_core/cs_registers_i/U964                    | B v -> Y v       | AND2X2TS    | 0.519 |   1.130 |    0.315 | 
     | u_ibex_core/cs_registers_i/FE_RC_797_0             | B v -> Y ^       | NOR2X2TS    | 0.172 |   1.301 |    0.487 | 
     | u_ibex_core/cs_registers_i/FE_RC_796_0             | A ^ -> Y ^       | AND2X4TS    | 0.201 |   1.502 |    0.687 | 
     | u_ibex_core/cs_registers_i/U191                    | AN ^ -> Y ^      | NOR3BX1TS   | 0.344 |   1.846 |    1.032 | 
     | u_ibex_core/cs_registers_i/U84                     | A ^ -> Y v       | NAND4X1TS   | 0.371 |   2.217 |    1.402 | 
     | u_ibex_core/FE_OFC6441_FE_OFN2094_irq_pending      | A v -> Y v       | BUFX8TS     | 0.322 |   2.539 |    1.724 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_812_0    | A v -> Y ^       | NAND2X8TS   | 0.158 |   2.697 |    1.882 | 
     | u_ibex_core/id_stage_i/controller_i/U139           | A0 ^ -> Y v      | AOI21X2TS   | 0.372 |   3.069 |    2.254 | 
     | u_ibex_core/id_stage_i/controller_i/U55            | A v -> Y v       | AND2X4TS    | 0.429 |   3.498 |    2.684 | 
     | u_ibex_core/id_stage_i/controller_i/U137           | B v -> Y ^       | NOR4X2TS    | 0.279 |   3.777 |    2.963 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_245_0    | A ^ -> Y v       | INVX2TS     | 0.145 |   3.923 |    3.108 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_244_0    | B v -> Y v       | OR3X8TS     | 0.395 |   4.318 |    3.503 | 
     | u_ibex_core/if_stage_i/FE_OFC2736_pc_set           | A v -> Y v       | BUFX6TS     | 0.216 |   4.533 |    3.719 | 
     | u_ibex_core/if_stage_i/U37                         | A v -> Y v       | AND2X2TS    | 0.296 |   4.829 |    4.015 | 
     | u_ibex_core/if_stage_i/FE_OFC3220_n72              | A v -> Y v       | CLKBUFX2TS  | 0.332 |   5.161 |    4.346 | 
     | u_ibex_core/if_stage_i/FE_OFC3221_n72              | A v -> Y v       | BUFX3TS     | 0.272 |   5.433 |    4.618 | 
     | u_ibex_core/if_stage_i/FE_OFC3223_n72              | A v -> Y v       | BUFX4TS     | 0.204 |   5.637 |    4.823 | 
     | u_ibex_core/if_stage_i/FE_OFC3224_n72              | A v -> Y v       | BUFX6TS     | 0.178 |   5.815 |    5.000 | 
     | u_ibex_core/if_stage_i/FE_OFC3225_n72              | A v -> Y v       | BUFX6TS     | 0.161 |   5.976 |    5.161 | 
     | u_ibex_core/if_stage_i/FE_OFC3226_n72              | A v -> Y v       | BUFX3TS     | 0.193 |   6.168 |    5.354 | 
     | u_ibex_core/if_stage_i/FE_OFC3227_n72              | A v -> Y v       | BUFX3TS     | 0.207 |   6.376 |    5.561 | 
     | u_ibex_core/if_stage_i/FE_OFC3228_n72              | A v -> Y v       | CLKBUFX2TS  | 0.262 |   6.638 |    5.823 | 
     | u_ibex_core/if_stage_i/FE_OFC3229_n72              | A v -> Y v       | BUFX3TS     | 0.224 |   6.863 |    6.048 | 
     | u_ibex_core/if_stage_i/U191                        | A0 v -> Y ^      | AOI22X1TS   | 0.304 |   7.166 |    6.352 | 
     | u_ibex_core/if_stage_i/U192                        | B0 ^ -> Y v      | OAI2BB1X1TS | 0.283 |   7.450 |    6.635 | 
     | u_ibex_core/if_stage_i/U36                         | B0 v -> Y ^      | AOI211X2TS  | 0.583 |   8.033 |    7.218 | 
     | u_ibex_core/if_stage_i/U49                         | B0 ^ -> Y v      | OAI2BB1X2TS | 0.802 |   8.835 |    8.020 | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v       | CLKMX2X2TS  | 0.608 |   9.443 |    8.628 | 
     | h_buffer_i/U78                                     |                  |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | A v -> CO v      | AHHCINX4TS  | 0.219 |   9.662 |    8.847 | 
     | h_buffer_i/U107                                    |                  |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CI v -> CON ^    | AHHCONX4TS  | 0.099 |   9.761 |    8.946 | 
     | h_buffer_i/U174                                    |                  |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CIN ^ -> CO v    | AHHCINX4TS  | 0.079 |   9.839 |    9.025 | 
     | h_buffer_i/U179                                    |                  |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v       | AND2X4TS    | 0.198 |  10.037 |    9.222 | 
     | h_buffer_i/FE_RC_598_0                             |                  |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v       | AND2X6TS    | 0.189 |  10.226 |    9.412 | 
     | h_buffer_i/FE_RC_249_0                             |                  |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> CO v      | CMPR22X4TS  | 0.190 |  10.416 |    9.601 | 
     | h_buffer_i/U181                                    |                  |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | A v -> Y v       | XOR2X4TS    | 0.139 |  10.555 |    9.740 | 
     | h_buffer_i/U110                                    |                  |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | D v              | DFFHQX4TS   | 0.000 |  10.555 |    9.740 | 
     | h_buffer_i/fetch_addr_q_reg_31_                    |                  |             |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin u_ibex_core/if_stage_i/gen_prefetch_
buffer_prefetch_buffer_i/fetch_addr_q_reg_31_/CK 
Endpoint:   u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fetch_
addr_q_reg_31_/D (v) checked with  leading edge of 'clk_i'
Beginpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg_16_/Q              
(v) triggered by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.010
= Required Time                 9.740
- Arrival Time                 10.551
= Slack Time                   -0.811
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+-------------+-------+---------+----------| 
     | u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg_1 | CK ^          |             |       |   0.000 |   -0.811 | 
     | 6_                                                 |               |             |       |         |          | 
     | u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg_1 | CK ^ -> Q v   | DFFRX2TS    | 0.829 |   0.829 |    0.018 | 
     | 6_                                                 |               |             |       |         |          | 
     | u_ibex_core/cs_registers_i/U967                    | A v -> Y v    | CLKAND2X2TS | 0.240 |   1.069 |    0.258 | 
     | u_ibex_core/cs_registers_i/FE_RC_798_0             | B v -> Y ^    | NOR2X1TS    | 0.190 |   1.259 |    0.448 | 
     | u_ibex_core/cs_registers_i/FE_RC_796_0             | B ^ -> Y ^    | AND2X4TS    | 0.239 |   1.498 |    0.687 | 
     | u_ibex_core/cs_registers_i/U191                    | AN ^ -> Y ^   | NOR3BX1TS   | 0.344 |   1.843 |    1.032 | 
     | u_ibex_core/cs_registers_i/U84                     | A ^ -> Y v    | NAND4X1TS   | 0.371 |   2.213 |    1.402 | 
     | u_ibex_core/FE_OFC6441_FE_OFN2094_irq_pending      | A v -> Y v    | BUFX8TS     | 0.322 |   2.535 |    1.724 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_812_0    | A v -> Y ^    | NAND2X8TS   | 0.158 |   2.693 |    1.882 | 
     | u_ibex_core/id_stage_i/controller_i/U139           | A0 ^ -> Y v   | AOI21X2TS   | 0.372 |   3.065 |    2.254 | 
     | u_ibex_core/id_stage_i/controller_i/U55            | A v -> Y v    | AND2X4TS    | 0.429 |   3.495 |    2.684 | 
     | u_ibex_core/id_stage_i/controller_i/U137           | B v -> Y ^    | NOR4X2TS    | 0.279 |   3.774 |    2.963 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_245_0    | A ^ -> Y v    | INVX2TS     | 0.145 |   3.919 |    3.108 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_244_0    | B v -> Y v    | OR3X8TS     | 0.395 |   4.314 |    3.503 | 
     | u_ibex_core/if_stage_i/FE_OFC2736_pc_set           | A v -> Y v    | BUFX6TS     | 0.216 |   4.530 |    3.719 | 
     | u_ibex_core/if_stage_i/U37                         | A v -> Y v    | AND2X2TS    | 0.296 |   4.825 |    4.015 | 
     | u_ibex_core/if_stage_i/FE_OFC3220_n72              | A v -> Y v    | CLKBUFX2TS  | 0.332 |   5.157 |    4.346 | 
     | u_ibex_core/if_stage_i/FE_OFC3221_n72              | A v -> Y v    | BUFX3TS     | 0.272 |   5.429 |    4.618 | 
     | u_ibex_core/if_stage_i/FE_OFC3223_n72              | A v -> Y v    | BUFX4TS     | 0.204 |   5.634 |    4.823 | 
     | u_ibex_core/if_stage_i/FE_OFC3224_n72              | A v -> Y v    | BUFX6TS     | 0.178 |   5.811 |    5.000 | 
     | u_ibex_core/if_stage_i/FE_OFC3225_n72              | A v -> Y v    | BUFX6TS     | 0.161 |   5.972 |    5.161 | 
     | u_ibex_core/if_stage_i/FE_OFC3226_n72              | A v -> Y v    | BUFX3TS     | 0.193 |   6.165 |    5.354 | 
     | u_ibex_core/if_stage_i/FE_OFC3227_n72              | A v -> Y v    | BUFX3TS     | 0.207 |   6.372 |    5.561 | 
     | u_ibex_core/if_stage_i/FE_OFC3228_n72              | A v -> Y v    | CLKBUFX2TS  | 0.262 |   6.634 |    5.823 | 
     | u_ibex_core/if_stage_i/FE_OFC3229_n72              | A v -> Y v    | BUFX3TS     | 0.224 |   6.859 |    6.048 | 
     | u_ibex_core/if_stage_i/U191                        | A0 v -> Y ^   | AOI22X1TS   | 0.304 |   7.162 |    6.352 | 
     | u_ibex_core/if_stage_i/U192                        | B0 ^ -> Y v   | OAI2BB1X1TS | 0.283 |   7.446 |    6.635 | 
     | u_ibex_core/if_stage_i/U36                         | B0 v -> Y ^   | AOI211X2TS  | 0.583 |   8.029 |    7.218 | 
     | u_ibex_core/if_stage_i/U49                         | B0 ^ -> Y v   | OAI2BB1X2TS | 0.802 |   8.831 |    8.020 | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v    | CLKMX2X2TS  | 0.608 |   9.439 |    8.628 | 
     | h_buffer_i/U78                                     |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | A v -> CO v   | AHHCINX4TS  | 0.219 |   9.658 |    8.847 | 
     | h_buffer_i/U107                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CI v -> CON ^ | AHHCONX4TS  | 0.099 |   9.757 |    8.946 | 
     | h_buffer_i/U174                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CIN ^ -> CO v | AHHCINX4TS  | 0.079 |   9.835 |    9.025 | 
     | h_buffer_i/U179                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v    | AND2X4TS    | 0.198 |  10.033 |    9.222 | 
     | h_buffer_i/FE_RC_598_0                             |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v    | AND2X6TS    | 0.189 |  10.222 |    9.412 | 
     | h_buffer_i/FE_RC_249_0                             |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> CO v   | CMPR22X4TS  | 0.190 |  10.412 |    9.601 | 
     | h_buffer_i/U181                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | A v -> Y v    | XOR2X4TS    | 0.139 |  10.551 |    9.740 | 
     | h_buffer_i/U110                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | D v           | DFFHQX4TS   | 0.000 |  10.551 |    9.740 | 
     | h_buffer_i/fetch_addr_q_reg_31_                    |               |             |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin u_ibex_core/if_stage_i/gen_prefetch_
buffer_prefetch_buffer_i/fetch_addr_q_reg_31_/CK 
Endpoint:   u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fetch_
addr_q_reg_31_/D (^) checked with  leading edge of 'clk_i'
Beginpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg_15_/Q              
(v) triggered by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.240
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.010
= Required Time                 9.750
- Arrival Time                 10.547
= Slack Time                   -0.797
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+-------------+-------+---------+----------| 
     | u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg_1 | CK ^          |             |       |   0.000 |   -0.797 | 
     | 5_                                                 |               |             |       |         |          | 
     | u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg_1 | CK ^ -> Q v   | DFFRXLTS    | 0.835 |   0.835 |    0.038 | 
     | 5_                                                 |               |             |       |         |          | 
     | u_ibex_core/cs_registers_i/U964                    | A v -> Y v    | AND2X2TS    | 0.349 |   1.183 |    0.387 | 
     | u_ibex_core/cs_registers_i/FE_RC_797_0             | B v -> Y ^    | NOR2X2TS    | 0.172 |   1.355 |    0.558 | 
     | u_ibex_core/cs_registers_i/FE_RC_796_0             | A ^ -> Y ^    | AND2X4TS    | 0.201 |   1.555 |    0.759 | 
     | u_ibex_core/cs_registers_i/U191                    | AN ^ -> Y ^   | NOR3BX1TS   | 0.344 |   1.900 |    1.103 | 
     | u_ibex_core/cs_registers_i/U84                     | A ^ -> Y v    | NAND4X1TS   | 0.371 |   2.271 |    1.474 | 
     | u_ibex_core/FE_OFC6441_FE_OFN2094_irq_pending      | A v -> Y v    | BUFX8TS     | 0.322 |   2.592 |    1.795 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_812_0    | A v -> Y ^    | NAND2X8TS   | 0.158 |   2.751 |    1.954 | 
     | u_ibex_core/id_stage_i/controller_i/U139           | A0 ^ -> Y v   | AOI21X2TS   | 0.372 |   3.123 |    2.326 | 
     | u_ibex_core/id_stage_i/controller_i/U55            | A v -> Y v    | AND2X4TS    | 0.429 |   3.552 |    2.755 | 
     | u_ibex_core/id_stage_i/controller_i/U137           | B v -> Y ^    | NOR4X2TS    | 0.279 |   3.831 |    3.034 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_245_0    | A ^ -> Y v    | INVX2TS     | 0.145 |   3.976 |    3.180 | 
     | u_ibex_core/id_stage_i/controller_i/FE_RC_244_0    | B v -> Y v    | OR3X8TS     | 0.395 |   4.371 |    3.574 | 
     | u_ibex_core/if_stage_i/FE_OFC2736_pc_set           | A v -> Y v    | BUFX6TS     | 0.216 |   4.587 |    3.790 | 
     | u_ibex_core/if_stage_i/U37                         | A v -> Y v    | AND2X2TS    | 0.296 |   4.883 |    4.086 | 
     | u_ibex_core/if_stage_i/FE_OFC3220_n72              | A v -> Y v    | CLKBUFX2TS  | 0.332 |   5.214 |    4.417 | 
     | u_ibex_core/if_stage_i/FE_OFC3221_n72              | A v -> Y v    | BUFX3TS     | 0.272 |   5.487 |    4.690 | 
     | u_ibex_core/if_stage_i/FE_OFC3223_n72              | A v -> Y v    | BUFX4TS     | 0.204 |   5.691 |    4.894 | 
     | u_ibex_core/if_stage_i/FE_OFC3224_n72              | A v -> Y v    | BUFX6TS     | 0.178 |   5.868 |    5.072 | 
     | u_ibex_core/if_stage_i/FE_OFC3225_n72              | A v -> Y v    | BUFX6TS     | 0.161 |   6.029 |    5.232 | 
     | u_ibex_core/if_stage_i/FE_OFC3226_n72              | A v -> Y v    | BUFX3TS     | 0.193 |   6.222 |    5.425 | 
     | u_ibex_core/if_stage_i/FE_OFC3227_n72              | A v -> Y v    | BUFX3TS     | 0.207 |   6.429 |    5.632 | 
     | u_ibex_core/if_stage_i/FE_OFC3228_n72              | A v -> Y v    | CLKBUFX2TS  | 0.262 |   6.692 |    5.895 | 
     | u_ibex_core/if_stage_i/FE_OFC3229_n72              | A v -> Y v    | BUFX3TS     | 0.224 |   6.916 |    6.119 | 
     | u_ibex_core/if_stage_i/U191                        | A0 v -> Y ^   | AOI22X1TS   | 0.304 |   7.220 |    6.423 | 
     | u_ibex_core/if_stage_i/U192                        | B0 ^ -> Y v   | OAI2BB1X1TS | 0.283 |   7.503 |    6.706 | 
     | u_ibex_core/if_stage_i/U36                         | B0 v -> Y ^   | AOI211X2TS  | 0.583 |   8.086 |    7.289 | 
     | u_ibex_core/if_stage_i/U49                         | B0 ^ -> Y v   | OAI2BB1X2TS | 0.802 |   8.888 |    8.092 | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v    | CLKMX2X2TS  | 0.608 |   9.496 |    8.700 | 
     | h_buffer_i/U78                                     |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | A v -> CO v   | AHHCINX4TS  | 0.219 |   9.715 |    8.919 | 
     | h_buffer_i/U107                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CI v -> CON ^ | AHHCONX4TS  | 0.099 |   9.814 |    9.017 | 
     | h_buffer_i/U174                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CIN ^ -> CO v | AHHCINX4TS  | 0.079 |   9.893 |    9.096 | 
     | h_buffer_i/U179                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v    | AND2X4TS    | 0.198 |  10.091 |    9.294 | 
     | h_buffer_i/FE_RC_598_0                             |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> Y v    | AND2X6TS    | 0.189 |  10.280 |    9.483 | 
     | h_buffer_i/FE_RC_249_0                             |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | B v -> CO v   | CMPR22X4TS  | 0.190 |  10.469 |    9.672 | 
     | h_buffer_i/U181                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | A v -> Y ^    | XOR2X4TS    | 0.078 |  10.547 |    9.750 | 
     | h_buffer_i/U110                                    |               |             |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | D ^           | DFFHQX4TS   | 0.000 |  10.547 |    9.750 | 
     | h_buffer_i/fetch_addr_q_reg_31_                    |               |             |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 

