
`timescale 1ns / 100ps

module test;


wire  y;

reg  a, b;



nand2 top(.y(y), .a(a), .b(b)); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/jschallert/IC_CAD/cadence/nand2_run1/testfixture.verilog file
`include "/home/jschallert/IC_CAD/cadence/nand2_run1/testfixture.verilog"

`endif

endmodule 
