Signals	selALUOp	A	B	ALUOut	branch	Delay	TestNo	Note
Mode	in	in	in	out	out	None	None	None
Radix	4'b	32'h	32'h	32'h	1'b	None	None	None
=	=	=	=	=	=	=	=	=
	0000	5a5a5a5a	15a5a5a6	70000000	0	1	1	sgn(A) + sgn(B)
	0000	15a5a5a6	5a5a5a5a	70000000	0	1	2	sgn(A) + sgn(B)
	0000	ffffffff	40000000	3fffffff	0	1	3	sgn(A) + sgn(B)
	0001	ffffffff	fffffffe	00000001	0	1	4	sgn(A) - sgn(B)
	0010	f0c3a596	1f7e8ab4	10428094	0	1	5	A and B
	0011	f0c3a596	1f7e8ab4	ffffafb6	0	1	6	A or B
	0100	f0c3a596	1f7e8ab4	efbd2f22	0	1	7	A xor B
	0101	f0c3a596	00000008	c3a59600	0	1	8	A << B(4:0)
	0110	f0c3a596	00000008	00f0c3a5	0	1	9	A >> B(4:0)
	0111	f0c3a596	00000008	fff0c3a5	0	1	10	A >>> B(4:0)
	1000	f0c3a596	1f7e8ab4	00000001	0	1	11	1 if sgn(A) < sgn(B)
	1001	f0c3a596	1f7e8ab4	00000000	0	1	12	1 if uns(A) < uns(B)
	1010	f0c3a596	1f7e8ab4	00000000	0	1	13	branch if A = B
	1010	f0c3a596	f0c3a596	00000000	1	1	14	branch if A = B
	1011	f0c3a596	1f7e8ab4	00000000	1	1	15	branch if A != B
	1011	f0c3a596	f0c3a596	00000000	0	1	16	branch if A != B
	1100	f0c3a596	1f7e8ab4	00000000	1	1	17	branch if sgn(A) < sgn(B)
	1100	f0c3a596	f0c3a596	00000000	0	1	18	branch if sgn(A) < sgn(B)
	1101	f0c3a596	1f7e8ab4	00000000	0	1	19	branch if sgn(A) >= sgn(B)
	1101	f0c3a596	f0c3a596	00000000	1	1	20	branch if sgn(A) >= sgn(B)
	1110	1f7e8ab4	f0c3a596	00000000	1	1	21	branch if uns(A) < uns(B)
	1110	f0c3a596	f0c3a596	00000000	0	1	22	branch if uns(A) < uns(B)
	1111	f0c3a596	1f7e8ab4	00000000	1	1	23	branch if uns(A) >= uns(B)
	1111	f0c3a596	f0c3a596	00000000	1	1	24	branch if uns(A) >= uns(B)
# Example of a comment - comments are ignored by the testplan generator								
# HDLGen-ChatGPT Test Specification								
# Title: RV32I RISC-V Arithmetic Logic Unit (ALU)								
# Created by: Sean Kelly, Daniel Szuflicki								
# Date: 30/08/2024								
# Component type: Register-Transfer Logic