From d65b1d2ec846389ef4251c2a4977a24e58803318 Mon Sep 17 00:00:00 2001
From: Finley Xiao <finley.xiao@rock-chips.com>
Date: Mon, 12 Mar 2018 15:33:37 +0800
Subject: [PATCH] clk: rockchip: rk3308: Add dmac clocks

Change-Id: I63e30bb23f6bc61f1dcc189e3bc43a6f1bb57f3f
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
---
 drivers/clk/rockchip/clk-rk3308.c      | 17 +++++++++++++++++
 include/dt-bindings/clock/rk3308-cru.h |  2 ++
 2 files changed, 19 insertions(+)

diff --git a/drivers/clk/rockchip/clk-rk3308.c b/drivers/clk/rockchip/clk-rk3308.c
index 2c72f67874bb..c8e5b1818721 100644
--- a/drivers/clk/rockchip/clk-rk3308.c
+++ b/drivers/clk/rockchip/clk-rk3308.c
@@ -921,6 +921,7 @@ static void __init rk3308_clk_init(struct device_node *np)
 {
 	struct rockchip_clk_provider *ctx;
 	void __iomem *reg_base;
+	struct clk *clk;
 
 	reg_base = of_iomap(np, 0);
 	if (!reg_base) {
@@ -937,6 +938,22 @@ static void __init rk3308_clk_init(struct device_node *np)
 		return;
 	}
 
+	/* aclk_dmac0 is controlled by sgrf. */
+	clk = clk_register_fixed_factor(NULL, "aclk_dmac0", "aclk_bus", 0, 1, 1);
+	if (IS_ERR(clk))
+		pr_warn("%s: could not register clock aclk_dmac0: %ld\n",
+			__func__, PTR_ERR(clk));
+	else
+		rockchip_clk_add_lookup(ctx, clk, ACLK_DMAC0);
+
+	/* aclk_dmac1 is controlled by sgrf. */
+	clk = clk_register_fixed_factor(NULL, "aclk_dmac1", "aclk_bus", 0, 1, 1);
+	if (IS_ERR(clk))
+		pr_warn("%s: could not register clock aclk_dmac1: %ld\n",
+			__func__, PTR_ERR(clk));
+	else
+		rockchip_clk_add_lookup(ctx, clk, ACLK_DMAC1);
+
 	rockchip_clk_register_plls(ctx, rk3308_pll_clks,
 				   ARRAY_SIZE(rk3308_pll_clks),
 				   RK3308_GRF_SOC_STATUS0);
diff --git a/include/dt-bindings/clock/rk3308-cru.h b/include/dt-bindings/clock/rk3308-cru.h
index a2dc12c7ce42..a2c261f4fa70 100644
--- a/include/dt-bindings/clock/rk3308-cru.h
+++ b/include/dt-bindings/clock/rk3308-cru.h
@@ -125,6 +125,8 @@
 #define ACLK_CRYPTO		135
 #define ACLK_VOP		136
 #define ACLK_GIC		137
+#define ACLK_DMAC0		138
+#define ACLK_DMAC1		139
 
 /* hclk */
 #define HCLK_BUS		150
-- 
2.35.3

