#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul  5 13:19:34 2019
# Process ID: 17760
# Current directory: D:/Vivado_learning/MIPS_MCU_v3.0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent54768 D:\Vivado_learning\MIPS_MCU_v3.0\MIPS_MCU_v3.0.xpr
# Log file: D:/Vivado_learning/MIPS_MCU_v3.0/vivado.log
# Journal file: D:/Vivado_learning/MIPS_MCU_v3.0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_shared_3 -dir d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_mem_shared_3}] [get_ips blk_mem_shared_3]
generate_target {instantiation_template} [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_3/blk_mem_shared_3.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_3/blk_mem_shared_3.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_shared_3] }
export_ip_user_files -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_3/blk_mem_shared_3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_3/blk_mem_shared_3.xci]
launch_runs -jobs 6 blk_mem_shared_3_synth_1
export_simulation -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_3/blk_mem_shared_3.xci] -directory D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files -ipstatic_source_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/modelsim} {questa=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/questa} {riviera=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/riviera} {activehdl=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_shared_4 -dir d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_mem_shared_4}] [get_ips blk_mem_shared_4]
generate_target {instantiation_template} [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_4/blk_mem_shared_4.xci]
generate_target all [get_files  d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_4/blk_mem_shared_4.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_shared_4] }
export_ip_user_files -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_4/blk_mem_shared_4.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_4/blk_mem_shared_4.xci]
launch_runs -jobs 6 blk_mem_shared_4_synth_1
export_simulation -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_4/blk_mem_shared_4.xci] -directory D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files -ipstatic_source_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/modelsim} {questa=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/questa} {riviera=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/riviera} {activehdl=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_shared_5 -dir d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_mem_shared_5}] [get_ips blk_mem_shared_5]
generate_target {instantiation_template} [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_5/blk_mem_shared_5.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_5/blk_mem_shared_5.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_shared_5] }
export_ip_user_files -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_5/blk_mem_shared_5.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_5/blk_mem_shared_5.xci]
launch_runs -jobs 12 blk_mem_shared_5_synth_1
export_simulation -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_5/blk_mem_shared_5.xci] -directory D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files -ipstatic_source_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/modelsim} {questa=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/questa} {riviera=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/riviera} {activehdl=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_shared_6 -dir d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_mem_shared_6}] [get_ips blk_mem_shared_6]
generate_target {instantiation_template} [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_6/blk_mem_shared_6.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_6/blk_mem_shared_6.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_shared_6] }
export_ip_user_files -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_6/blk_mem_shared_6.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_6/blk_mem_shared_6.xci]
export_simulation -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_6/blk_mem_shared_6.xci] -directory D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files -ipstatic_source_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/modelsim} {questa=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/questa} {riviera=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/riviera} {activehdl=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_only_1 -dir d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_mem_only_1}] [get_ips blk_mem_only_1]
generate_target {instantiation_template} [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_1/blk_mem_only_1.xci]
generate_target all [get_files  d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_1/blk_mem_only_1.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_only_1] }
export_ip_user_files -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_1/blk_mem_only_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_1/blk_mem_only_1.xci]
export_simulation -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_1/blk_mem_only_1.xci] -directory D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files -ipstatic_source_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/modelsim} {questa=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/questa} {riviera=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/riviera} {activehdl=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_only_2 -dir d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_mem_only_2}] [get_ips blk_mem_only_2]
generate_target {instantiation_template} [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_2/blk_mem_only_2.xci]
generate_target all [get_files  d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_2/blk_mem_only_2.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_only_2] }
export_ip_user_files -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_2/blk_mem_only_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_2/blk_mem_only_2.xci]
export_simulation -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_2/blk_mem_only_2.xci] -directory D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files -ipstatic_source_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/modelsim} {questa=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/questa} {riviera=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/riviera} {activehdl=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_only_7 -dir d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_mem_only_7}] [get_ips blk_mem_only_7]
generate_target {instantiation_template} [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_7/blk_mem_only_7.xci]
generate_target all [get_files  d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_7/blk_mem_only_7.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_only_7] }
export_ip_user_files -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_7/blk_mem_only_7.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_7/blk_mem_only_7.xci]
export_simulation -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_7/blk_mem_only_7.xci] -directory D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files -ipstatic_source_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/modelsim} {questa=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/questa} {riviera=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/riviera} {activehdl=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_only_8 -dir d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_mem_only_8}] [get_ips blk_mem_only_8]
generate_target {instantiation_template} [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_8/blk_mem_only_8.xci]
generate_target all [get_files  d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_8/blk_mem_only_8.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_only_8] }
export_ip_user_files -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_8/blk_mem_only_8.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_8/blk_mem_only_8.xci]
export_simulation -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_8/blk_mem_only_8.xci] -directory D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files -ipstatic_source_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/modelsim} {questa=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/questa} {riviera=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/riviera} {activehdl=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {8} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_A_Write_Rate {50} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {0} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_only_1]
generate_target all [get_files  d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_1/blk_mem_only_1.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_only_1] }
export_ip_user_files -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_1/blk_mem_only_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_1/blk_mem_only_1.xci]
launch_runs -jobs 12 blk_mem_only_1_synth_1
export_simulation -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_1/blk_mem_only_1.xci] -directory D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files -ipstatic_source_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/modelsim} {questa=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/questa} {riviera=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/riviera} {activehdl=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {8} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_only_2]
generate_target all [get_files  d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_2/blk_mem_only_2.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_only_2] }
export_ip_user_files -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_2/blk_mem_only_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_2/blk_mem_only_2.xci]
launch_runs -jobs 12 blk_mem_only_2_synth_1
export_simulation -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_2/blk_mem_only_2.xci] -directory D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files -ipstatic_source_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/modelsim} {questa=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/questa} {riviera=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/riviera} {activehdl=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {8} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_only_7]
generate_target all [get_files  d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_7/blk_mem_only_7.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_only_7] }
export_ip_user_files -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_7/blk_mem_only_7.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_7/blk_mem_only_7.xci]
launch_runs -jobs 12 blk_mem_only_7_synth_1
export_simulation -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_7/blk_mem_only_7.xci] -directory D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files -ipstatic_source_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/modelsim} {questa=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/questa} {riviera=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/riviera} {activehdl=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {8} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_A_Write_Rate {50} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_only_8]
generate_target all [get_files  d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_8/blk_mem_only_8.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_only_8] }
export_ip_user_files -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_8/blk_mem_only_8.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_8/blk_mem_only_8.xci]
export_simulation -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_8/blk_mem_only_8.xci] -directory D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files -ipstatic_source_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/modelsim} {questa=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/questa} {riviera=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/riviera} {activehdl=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {4} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_shared_3]
generate_target all [get_files  d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_3/blk_mem_shared_3.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_shared_3] }
export_ip_user_files -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_3/blk_mem_shared_3.xci] -no_script -sync -force -quiet
reset_run blk_mem_shared_3_synth_1
launch_runs -jobs 12 blk_mem_shared_3_synth_1
export_simulation -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_3/blk_mem_shared_3.xci] -directory D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files -ipstatic_source_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/modelsim} {questa=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/questa} {riviera=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/riviera} {activehdl=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {4} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_shared_4]
generate_target all [get_files  d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_4/blk_mem_shared_4.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_shared_4] }
export_ip_user_files -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_4/blk_mem_shared_4.xci] -no_script -sync -force -quiet
reset_run blk_mem_shared_4_synth_1
launch_runs -jobs 12 blk_mem_shared_4_synth_1
export_simulation -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_4/blk_mem_shared_4.xci] -directory D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files -ipstatic_source_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/modelsim} {questa=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/questa} {riviera=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/riviera} {activehdl=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {4} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_shared_5]
generate_target all [get_files  d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_5/blk_mem_shared_5.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_shared_5] }
export_ip_user_files -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_5/blk_mem_shared_5.xci] -no_script -sync -force -quiet
reset_run blk_mem_shared_5_synth_1
launch_runs -jobs 12 blk_mem_shared_5_synth_1
export_simulation -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_5/blk_mem_shared_5.xci] -directory D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files -ipstatic_source_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/modelsim} {questa=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/questa} {riviera=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/riviera} {activehdl=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {4} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_shared_6]
generate_target all [get_files  d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_6/blk_mem_shared_6.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_shared_6] }
export_ip_user_files -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_6/blk_mem_shared_6.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_6/blk_mem_shared_6.xci]
launch_runs -jobs 12 blk_mem_shared_6_synth_1
export_simulation -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_shared_6/blk_mem_shared_6.xci] -directory D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files -ipstatic_source_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/modelsim} {questa=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/questa} {riviera=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/riviera} {activehdl=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/mul_code1.coe}] [get_ips blk_mem_only_1]
generate_target all [get_files  d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_1/blk_mem_only_1.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_only_1] }
export_ip_user_files -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_1/blk_mem_only_1.xci] -no_script -sync -force -quiet
reset_run blk_mem_only_1_synth_1
launch_runs -jobs 12 blk_mem_only_1_synth_1
export_simulation -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_1/blk_mem_only_1.xci] -directory D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files -ipstatic_source_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/modelsim} {questa=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/questa} {riviera=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/riviera} {activehdl=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/mul_code2.coe}] [get_ips blk_mem_only_2]
generate_target all [get_files  d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_2/blk_mem_only_2.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_only_2] }
export_ip_user_files -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_2/blk_mem_only_2.xci] -no_script -sync -force -quiet
reset_run blk_mem_only_2_synth_1
launch_runs -jobs 12 blk_mem_only_2_synth_1
export_simulation -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_2/blk_mem_only_2.xci] -directory D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files -ipstatic_source_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/modelsim} {questa=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/questa} {riviera=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/riviera} {activehdl=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/mul_code7.coe}] [get_ips blk_mem_only_7]
generate_target all [get_files  d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_7/blk_mem_only_7.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_only_7] }
export_ip_user_files -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_7/blk_mem_only_7.xci] -no_script -sync -force -quiet
reset_run blk_mem_only_7_synth_1
launch_runs -jobs 12 blk_mem_only_7_synth_1
export_simulation -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_7/blk_mem_only_7.xci] -directory D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files -ipstatic_source_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/modelsim} {questa=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/questa} {riviera=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/riviera} {activehdl=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/mul_code8.coe}] [get_ips blk_mem_only_8]
generate_target all [get_files  d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_8/blk_mem_only_8.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_only_8] }
export_ip_user_files -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_8/blk_mem_only_8.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_8/blk_mem_only_8.xci]
launch_runs -jobs 12 blk_mem_only_8_synth_1
export_simulation -of_objects [get_files d:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.srcs/sources_1/ip/blk_mem_only_8/blk_mem_only_8.xci] -directory D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files -ipstatic_source_dir D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/modelsim} {questa=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/questa} {riviera=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/riviera} {activehdl=D:/Vivado_learning/MIPS_MCU_v3.0/MIPS_MCU_v3.0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
