[View]
Entity=testbench_for_polyphase_clock_sync
Architecture=
TopLevelType=2
[file:.\src\polyphase_clock_sync.bde]
Enabled=1
LIB=Active library
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
[file:.\src\filter_bank.vhd]
Enabled=1
LIB=Active library
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
[file:.\src\fir_filter.vhd]
Enabled=1
LIB=
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
[file:.\src\dual_mux.vhd]
Enabled=0
LIB=
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
[file:.\src\dfilter_bank.vhd]
Enabled=1
[file:.\src\array_type_pkg.vhd]
Enabled=1
LIB=Active library
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
[file:.\compile\polyphase_clock_sync.vhd]
Generated=TRUE
Enabled=1
[file:.\src\loop_filter.vhd]
Enabled=1
LIB=Active library
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
[file:.\src\modulo_sps_counter.vhd]
Enabled=1
LIB=Active library
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
[file:.\src\index_selector.vhd]
Enabled=1
LIB=Active library
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
[file:.\src\polyphase_clock_sync_temp.vhd]
Enabled=1
[file:.\src\polyphase_clock_sync.bak]
Enabled=1
[file:.\src\TED.vhd]
Enabled=0
LIB=polyphase_clock_sync
[file:.\src\not_used\loop_filter.vhd]
LIB=Active library
Skip Entity=0
Enabled=1
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
[file:.\src\not_used\modulo_sps_counter.vhd]
LIB=Active library
Skip Entity=0
Enabled=1
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
[file:.\src\not_used\index_selector.vhd]
LIB=Active library
Skip Entity=0
Enabled=1
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
[file:.\src\polyphase_clock_sync_2.vhd]
Enabled=0
LIB=Active library
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
[file:.\src\polyphase_clock_sync_3.bde]
Enabled=1
[file:.\compile\polyphase_clock_sync_3.vhd]
Generated=TRUE
Enabled=1
[file:.\src\filters_bank.cpp]
Enabled=1
[file:.\src\filters_bank.vhd]
Enabled=1
LIB=polyphase_clock_sync
[file:.\src\TestBench\polyphase_clock_sync_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\polyphase_clock_sync_TB_runtest.do]
Enabled=1
[file:.\src\d_fir_filter.cpp]
Enabled=1
[file:.\src\d_fir_filter.vhd]
Enabled=1
LIB=polyphase_clock_sync
[file:.\src\d_filters_bank.vhd]
Enabled=1
LIB=polyphase_clock_sync
[file:.\src\not_used\filter_bank.vhd]
Enabled=1
[file:.\src\TestBench\filters_bank_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\filters_bank_TB_runtest.do]
Enabled=1
[file:.\src\TestBench\fir_filter_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\fir_filter_TB_runtest.do]
Enabled=1
[file:.\src\TestBench\fir_filter.asdb]
Enabled=1
[file:.\src\TestBench\fir_filter.awc]
Enabled=1
[file:.\src\filters_bank.asdb]
Enabled=1
[file:.\src\filters_bank.awc]
Enabled=1
[file:.\src\TestBench\filters_bank.awc]
Enabled=1
[file:.\src\TestBench\filters_bank.asdb]
Enabled=1
[file:.\src\TestBench\sim_data\filters_bank.asdb]
Enabled=1
[file:.\src\TestBench\sim_data\filters_bank.awc]
Enabled=1
[file:.\src\TestBench\sim_data\fir_filter.asdb]
Enabled=1
[file:.\src\TestBench\sim_data\fir_filter.awc]
Enabled=1
[file:.\src\TestBench\sim_data\psc(index0).asdb]
Enabled=1
[file:.\src\TestBench\sim_data\psc(index0).awc]
Enabled=1
<<<<<<< HEAD
[file:.\src\TestBench\data.txt]
Enabled=1
[file:.\src\TestBench\sim_data\filter_index_track.asdb]
Enabled=1
[file:.\src\TestBench\sim_data\filter_index_track.awc]
=======
[file:.\src\TestBench\QPSK_data.txt]
Enabled=1
[file:.\src\TestBench\d_fir_filter_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\d_fir_filter_TB_runtest.do]
Enabled=1
[file:.\src\TestBench\sim_data\fir_filter(0).asdb]
Enabled=1
[file:.\src\TestBench\sim_data\fir_filter(0).awc]
>>>>>>> f480595 (Added data read from file in PCSync testbench)
Enabled=1
[file:.\src\TestBench\fir_filter_TB_tmp_runtest.do]
Enabled=1
[file:.\src\TestBench\d_filters_bank_TB_tmp.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\d_filters_bank_TB_tmp_runtest.do]
Enabled=1
[file:.\src\TestBench\filters_bank_TB_tmp_runtest.do]
Enabled=1
[file:.\src\TestBench\polyphase_clock_sync_TB_tmp_runtest.do]
Enabled=1
[file:.\src\TestBench\d_filters_bank_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\d_filters_bank_TB_runtest.do]
Enabled=1
[file:.\src\TestBench\sim_data\successful_f_index_tracking.asdb]
Enabled=1
[file:.\src\TestBench\sim_data\successful_f_index_tracking.awc]
Enabled=1
[file:.\src\TestBench\polyphase_clock_sync_TB_synth.vhd]
Enabled=1
[file:.\src\TestBench\polyphase_clock_sync_TB_synth_runtest.do]
Enabled=1
[file:.\synthesis\polyphase_clock_sync.edn]
Enabled=0
SIM.FUNC.INCLUDED=0
LIB=polyphase_clock_sync_post_synthesis_post_synthesis
SYNTHESIS.EXCLUDED=1
[file:.\synthesis\polyphase_clock_sync.vhd]
Enabled=1
LIB=polyphase_clock_sync_post_synthesis_post_synthesis
SIM.POST.INCLUDED=1
SIM.FUNC.INCLUDED=0
SIM.POST.AUTO=1
SIM.POST.INDEX=0
SYNTHESIS.EXCLUDED=1
[file:.\src\testowy.bde]
Enabled=0
[file:.\compile\testowy.vhd]
Generated=TRUE
Enabled=1
[file:.\src\TestBench\sim_data\post_synth_tracking.asdb]
Enabled=1
[file:.\src\TestBench\sim_data\post_synth_tracking.awc]
Enabled=1
[file:.\src\not_used\testowy.bde]
Enabled=0
[file:.\src\TED_and_MUX.vhd]
Enabled=1
LIB=polyphase_clock_sync
[file:.\src\not_used\array_type_pkg.vhd]
LIB=Active library
Skip Entity=0
Enabled=1
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
[file:.\src\not_used\dual_mux.vhd]
LIB=
Skip Entity=0
Enabled=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
[file:.\src\not_used\TED.vhd]
Enabled=0
[file:.\src\not_used\polyphase_clock_sync_2.vhd]
LIB=Active library
Skip Entity=0
Enabled=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
