{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633712219218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633712219218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 18:56:59 2021 " "Processing started: Fri Oct 08 18:56:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633712219218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633712219218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c one_chip_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c one_chip_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633712219219 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1633712219580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/kth/il2203/lab3/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/kth/il2203/lab3/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-behave " "Found design unit 1: clock_divider-behave" {  } { { "../clock_divider.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/clock_divider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712220025 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../clock_divider.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712220025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633712220025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/kth/il2203/lab3/gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/kth/il2203/lab3/gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio-behave " "Found design unit 1: gpio-behave" {  } { { "../gpio.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/gpio.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712220027 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "../gpio.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/gpio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712220027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633712220027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/kth/il2203/lab3/one_chip_computer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/kth/il2203/lab3/one_chip_computer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_chip_computer-top " "Found design unit 1: one_chip_computer-top" {  } { { "../one_chip_computer.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/one_chip_computer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712220034 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_chip_computer " "Found entity 1: one_chip_computer" {  } { { "../one_chip_computer.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/one_chip_computer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712220034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633712220034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/kth/il2203/lab3/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/kth/il2203/lab3/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behave " "Found design unit 1: register_file-behave" {  } { { "../register_file.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/register_file.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712220036 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../register_file.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/register_file.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712220036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633712220036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/kth/il2203/lab3/micro_assembly_code.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /university/kth/il2203/lab3/micro_assembly_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 micro_assembly_code " "Found design unit 1: micro_assembly_code" {  } { { "../micro_assembly_code.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/micro_assembly_code.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712220039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633712220039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/kth/il2203/lab3/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/kth/il2203/lab3/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behave " "Found design unit 1: datapath-behave" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712220041 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712220041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633712220041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/kth/il2203/lab3/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/kth/il2203/lab3/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monster_cpu-behave " "Found design unit 1: monster_cpu-behave" {  } { { "../cpu.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/cpu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712220044 ""} { "Info" "ISGN_ENTITY_NAME" "1 monster_cpu " "Found entity 1: monster_cpu" {  } { { "../cpu.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/cpu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712220044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633712220044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/kth/il2203/lab3/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/kth/il2203/lab3/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "../alu.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/alu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712220046 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712220046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633712220046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Found design unit 1: memory-SYN" {  } { { "memory.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712220048 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712220048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633712220048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "one_chip_computer " "Elaborating entity \"one_chip_computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1633712220102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clock_divider clock_divider:clock_divider_inst A:behave " "Elaborating entity \"clock_divider\" using architecture \"A:behave\" for hierarchy \"clock_divider:clock_divider_inst\"" {  } { { "../one_chip_computer.vhd" "clock_divider_inst" { Text "D:/University/KTH/IL2203/Lab3/one_chip_computer.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712220118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "monster_cpu monster_cpu:cpu_inst A:behave " "Elaborating entity \"monster_cpu\" using architecture \"A:behave\" for hierarchy \"monster_cpu:cpu_inst\"" {  } { { "../one_chip_computer.vhd" "cpu_inst" { Text "D:/University/KTH/IL2203/Lab3/one_chip_computer.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712220130 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_out cpu.vhd(37) " "Verilog HDL or VHDL warning at cpu.vhd(37): object \"clk_out\" assigned a value but never read" {  } { { "../cpu.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/cpu.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1633712220134 "|one_chip_computer|monster_cpu:cpu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "datapath monster_cpu:cpu_inst\|datapath:DATAPATH A:behave " "Elaborating entity \"datapath\" using architecture \"A:behave\" for hierarchy \"monster_cpu:cpu_inst\|datapath:DATAPATH\"" {  } { { "../cpu.vhd" "DATAPATH" { Text "D:/University/KTH/IL2203/Lab3/cpu.vhd" 42 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712220136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "register_file monster_cpu:cpu_inst\|datapath:DATAPATH\|register_file:REGISTER_FILE A:behave " "Elaborating entity \"register_file\" using architecture \"A:behave\" for hierarchy \"monster_cpu:cpu_inst\|datapath:DATAPATH\|register_file:REGISTER_FILE\"" {  } { { "../datapath.vhd" "REGISTER_FILE" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712220139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "alu monster_cpu:cpu_inst\|datapath:DATAPATH\|alu:ALU A:behave " "Elaborating entity \"alu\" using architecture \"A:behave\" for hierarchy \"monster_cpu:cpu_inst\|datapath:DATAPATH\|alu:ALU\"" {  } { { "../datapath.vhd" "ALU" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712220165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "gpio gpio:gpio_inst A:behave " "Elaborating entity \"gpio\" using architecture \"A:behave\" for hierarchy \"gpio:gpio_inst\"" {  } { { "../one_chip_computer.vhd" "gpio_inst" { Text "D:/University/KTH/IL2203/Lab3/one_chip_computer.vhd" 61 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712220167 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ie gpio.vhd(22) " "VHDL Process Statement warning at gpio.vhd(22): signal \"ie\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../gpio.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/gpio.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1633712220168 "|one_chip_computer|gpio:gpio_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "memory memory:memory_inst A:syn " "Elaborating entity \"memory\" using architecture \"A:syn\" for hierarchy \"memory:memory_inst\"" {  } { { "../one_chip_computer.vhd" "memory_inst" { Text "D:/University/KTH/IL2203/Lab3/one_chip_computer.vhd" 74 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712220170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:memory_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:memory_inst\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "altsyncram_component" { Text "D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/memory.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712220207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memory_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:memory_inst\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/memory.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633712220210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memory_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:memory_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712220210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712220210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory.mif " "Parameter \"init_file\" = \"memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712220210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712220210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712220210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712220210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712220210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712220210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712220210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712220210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712220210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712220210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712220210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712220210 ""}  } { { "memory.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/memory.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633712220210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvc1 " "Found entity 1: altsyncram_mvc1" {  } { { "db/altsyncram_mvc1.tdf" "" { Text "D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/db/altsyncram_mvc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712220269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633712220269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mvc1 memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_mvc1:auto_generated " "Elaborating entity \"altsyncram_mvc1\" for hierarchy \"memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_mvc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712220270 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[0\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[0\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712220368 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[1\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[1\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712220368 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[2\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[2\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712220368 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[3\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[3\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712220368 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[4\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[4\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712220368 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[5\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[5\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712220368 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[6\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[6\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712220368 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[7\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[7\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712220368 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[8\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[8\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712220368 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[9\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[9\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712220368 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[10\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[10\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712220368 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[11\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[11\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712220368 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[12\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[12\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712220368 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[13\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[13\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712220368 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[14\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[14\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712220368 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[15\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[15\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712220368 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1633712220368 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../cpu.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/cpu.vhd" 15 -1 0 } } { "../cpu.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/cpu.vhd" 79 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1633712221032 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1633712221032 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1633712221737 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1633712221894 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633712221894 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "707 " "Implemented 707 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1633712221969 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1633712221969 ""} { "Info" "ICUT_CUT_TM_LCELLS" "669 " "Implemented 669 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1633712221969 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1633712221969 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1633712221969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633712221995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 18:57:01 2021 " "Processing ended: Fri Oct 08 18:57:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633712221995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633712221995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633712221995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633712221995 ""}
