// Seed: 278567743
module module_0 (
    input wor id_0,
    output tri0 id_1,
    input supply0 id_2
);
  assign id_1 = 1;
  wire id_4, id_5, id_6;
  wire id_7;
  wire id_8;
  tri1 id_9 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri id_4,
    input tri1 id_5,
    output tri0 id_6,
    input uwire id_7,
    output supply1 id_8,
    output wor id_9,
    output tri1 id_10,
    input supply1 id_11,
    input wand id_12,
    input tri1 id_13,
    output supply0 id_14,
    input wire id_15,
    output tri0 id_16
);
  assign id_0 = 1;
  wire id_18;
  or (id_6, id_4, id_5, id_11, id_3, id_13, id_15, id_12, id_7, id_2, id_1);
  module_0(
      id_4, id_16, id_4
  );
endmodule
