GenerateVHDLModel=True
GenerateEdifModel=True
GenerateVerilogModel=False
GenerateVHDLInstantiation=False
GenerateVerilogInstantiation=False
GenerateNGDNetlist=True
IgnoreWarning=False
UserCancelled=True
TargetFamily=spartanxl
CAEVendor=fndtn
BusNotation=B<I>
