<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="warning" file="ConstraintSystem" num="0" >Constraint &lt;NET &quot;GT0_GTREFCLK0_COMMON&quot; TNM_NET = GT_REFCLK1;&gt; [E:/MyProjects/STV/test_0420/out_board/src/top/test_serdes.ucf(21)] was not distributed to the output pin QPLLOUTREFCLK of block u0_common_block/gtxe2_common_i because the signal path to this output pin depends upon block attribute settings. Constraint distribution does not support attribute dependent distribution.
</msg>

<msg type="warning" file="ConstraintSystem" num="0" >Constraint &lt;NET &quot;GT0_GTREFCLK0_COMMON&quot; TNM_NET = GT_REFCLK1;&gt; [E:/MyProjects/STV/test_0420/out_board/src/top/test_serdes.ucf(21)] was not distributed to the output pin TXOUTCLK of block u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i because the signal path to this output pin depends upon block attribute settings. Constraint distribution does not support attribute dependent distribution.
</msg>

<msg type="warning" file="ConstraintSystem" num="56" delta="old" >Constraint <arg fmt="%s" index="1">&lt;TIMESPEC TS_GTXQ0_LEFT_I = PERIOD &quot;GT_REFCLK&quot; 125.0 MHz HIGH 50%;&gt; [E:/MyProjects/STV/test_0420/out_board/src/top/test_serdes.ucf(22)]</arg>: Unable to find an active <arg fmt="%s" index="2">&apos;TNM&apos; or &apos;TimeGrp&apos;</arg> constraint named &apos;<arg fmt="%s" index="3">GT_REFCLK</arg>&apos;.
</msg>

</messages>

