library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity marc_antoine_nadeau_jatin_patel_wrapper2 is
	Port (reset, clk : in std_logic;
			HEX0, HEX5 : out std_logic_vector (6 downto 0));
end marc_antoine_nadeau_jatin_patel_wrapper2

architecture behavioral of marc_antoine_nadeau_jatin_patel_wrapper2 is
	component marc_antoine_nadeau_jatin_patel_clock_divider is
		Port (enable, reset, clk : in std_logic;
				en_out : out std_logic);
	end component;
	
	component