`timescale 1ns/1ns
module tb_74138;
reg [4:0] a;
wire [7:0] D0,D1,D2,D3;
t74138_extend U0(a,D0,D1,D2,D3);
initial begin
a= 5'b00000;
#15 a= 5'b00001; #15 a= 5'b00010; #15 a= 5'b00011; 
#15 a= 5'b00100; #15 a= 5'b00101; #15 a= 5'b00110; 
#15 a= 5'b00111; // 00
#15 a= 5'b01000;
#15 a= 5'b01001; #15 a= 5'b01010; #15 a= 5'b01011; 
#15 a= 5'b01100; #15 a= 5'b01101; #15 a= 5'b01110; 
#15 a= 5'b01111; // 01
#15 a= 5'b10000;
#15 a= 5'b10001; #15 a= 5'b10010; #15 a= 5'b10011; 
#15 a= 5'b10100; #15 a= 5'b10101; #15 a= 5'b10110; 
#15 a= 5'b10111; // 00
#15 a= 5'b11000;
#15 a= 5'b11001; #15 a= 5'b11010; #15 a= 5'b11011; 
#15 a= 5'b11100; #15 a= 5'b11101; #15 a= 5'b11110; 
#15 a= 5'b11111;// 11
end



endmodule 