0.6
2019.1
May 24 2019
15:06:07
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/ip/br_img1g/sim/br_img1g.v,1704509260,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/ip/bram_img1r/sim/bram_img1r.v,,br_img1g,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/ip/bram_img1b/sim/bram_img1b.v,1704509331,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/ip/br_img1g/sim/br_img1g.v,,bram_img1b,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/ip/bram_img1r/sim/bram_img1r.v,1704509224,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,bram_img1r,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/ip/bram_img2b/sim/bram_img2b.v,1704510004,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/ip/bram_img2g/sim/bram_img2g.v,,bram_img2b,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/ip/bram_img2g/sim/bram_img2g.v,1704509961,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/ip/bram_img2r/sim/bram_img2r.v,,bram_img2g,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/ip/bram_img2r/sim/bram_img2r.v,1704509916,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/ip/bram_img1b/sim/bram_img1b.v,,bram_img2r,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1704506116,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/ALU_1.v,,clk_wiz_0,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1704506116,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/ALU_1.v,1704427815,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/DATAMEM.v,,ALU;Adder;Shifter;cla_4;cla_adder32,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/DATAMEM.v,1704466782,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/INPUT_module.v,,DATAMEM,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/INPUT_module.v,1704465803,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/PC.v,,INPUT_module,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/PC.v,1703810771,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/VGA_ctr.v,,PC,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/VGA_ctr.v,1699064115,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/VGAoutput.v,,VGA_ctr,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/VGAoutput.v,1704511349,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/addrmux.v,,VGAoutput,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/addrmux.v,1703813118,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/alumux1.v,,addrmux,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/alumux1.v,1704377924,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/alumux2.v,,alumux1,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/alumux2.v,1702385417,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/bdtrans.v,,alumux2,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/bdtrans.v,1704441818,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/colorpart.v,,bdtrans,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/colorpart.v,1704511741,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/cpu_core.v,,colorpart,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/cpu_core.v,1704454759,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/cpudecoder.v,,cpu_core,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/cpudecoder.v,1704434787,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/cpuregfile.v,,cpudecoder,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/cpuregfile.v,1704370460,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/disp.v,,cpuregfile,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/disp.v,1704443195,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/inst_past.v,,disp,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/inst_past.v,1704440537,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/instr_memory.v,,inst_past,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/instr_memory.v,1704467014,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/main_control_1.v,,instr_memory,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/main_control_1.v,1704434732,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/offset_create.v,,CU;alu_control;main_control,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/offset_create.v,1703811934,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/offsetmux.v,,offset_create,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/offsetmux.v,1702447662,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/outputpicture.v,,offsetmux,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/outputpicture.v,1704529866,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/readmux.v,,outputpicture,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/readmux.v,1704375661,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/reg_EX_MEM.v,,readmux,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/reg_EX_MEM.v,1704374842,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/reg_ID_EX.v,,reg_EX_MEM,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/reg_ID_EX.v,1704378093,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/reg_IF_ID.v,,reg_ID_EX,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/reg_IF_ID.v,1702453607,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/reg_MEM_WB.v,,reg_IF_ID,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/reg_MEM_WB.v,1704374854,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/time_divider.v,,reg_MEM_WB,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/riscvcpu.v,1704510560,verilog,,,,top_module,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/time_divider.v,1704456535,verilog,,D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/riscvcpu.v,,time_divider,,,../../../../RISCV32ICPU.srcs/sources_1/ip/clk_wiz_0,,,,,
