Metric,Value
detailedplace__design__instance__displacement__total,324.545
detailedplace__design__instance__displacement__mean,2.846
detailedplace__design__instance__displacement__max,8.775
detailedplace__route__wirelength__estimated,1697.49
detailedplace__design__violations,0
detailedplace__timing__setup__tns,0
detailedplace__timing__setup__ws,11.0621
detailedplace__timing__drv__max_slew_limit,0.914156
detailedplace__timing__drv__max_slew,0
detailedplace__timing__drv__max_cap_limit,0.930217
detailedplace__timing__drv__max_cap,0
detailedplace__timing__drv__max_fanout_limit,8
detailedplace__timing__drv__max_fanout,0
detailedplace__timing__drv__setup_violation_count,0
detailedplace__timing__drv__hold_violation_count,0
detailedplace__power__internal__total,4.07799e-06
detailedplace__power__switching__total,2.71804e-06
detailedplace__power__leakage__total,1.29077e-08
detailedplace__power__total,6.80894e-06
detailedplace__design__io,45
detailedplace__design__die__area,66563.1
detailedplace__design__core__area,63195.6
detailedplace__design__instance__count,114
detailedplace__design__instance__area,999.734
detailedplace__design__instance__count__stdcell,114
detailedplace__design__instance__area__stdcell,999.734
detailedplace__design__instance__count__macros,0
detailedplace__design__instance__area__macros,0
detailedplace__design__instance__utilization,0.0158197
detailedplace__design__instance__utilization__stdcell,0.0158197
detailedplace__flow__warnings__count,0
detailedplace__flow__errors__count,0
flow__warnings__count,0
flow__errors__count,0
globalplace__timing__setup__tns,0
globalplace__timing__setup__ws,11.2692
globalplace__power__internal__total,2.84991e-06
globalplace__power__switching__total,1.70166e-06
globalplace__power__leakage__total,9.50668e-09
globalplace__power__total,4.56107e-06
globalplace__design__io,45
globalplace__design__die__area,66563.1
globalplace__design__core__area,63195.6
globalplace__design__instance__count,75
globalplace__design__instance__area,722.131
globalplace__design__instance__count__stdcell,75
globalplace__design__instance__area__stdcell,722.131
globalplace__design__instance__count__macros,0
globalplace__design__instance__area__macros,0
globalplace__design__instance__utilization,0.0114269
globalplace__design__instance__utilization__stdcell,0.0114269
globalplace__flow__warnings__count,0
globalplace__flow__errors__count,0
placeopt__timing__drv__floating__nets,0
placeopt__timing__drv__floating__pins,0
placeopt__timing__setup__tns,0
placeopt__timing__setup__ws,11.0643
placeopt__timing__drv__max_slew_limit,0.914071
placeopt__timing__drv__max_slew,0
placeopt__timing__drv__max_cap_limit,0.930418
placeopt__timing__drv__max_cap,0
placeopt__timing__drv__max_fanout_limit,8
placeopt__timing__drv__max_fanout,0
placeopt__timing__drv__setup_violation_count,0
placeopt__timing__drv__hold_violation_count,0
placeopt__power__internal__total,4.07754e-06
placeopt__power__switching__total,2.71819e-06
placeopt__power__leakage__total,1.29077e-08
placeopt__power__total,6.80864e-06
placeopt__design__io,45
placeopt__design__die__area,66563.1
placeopt__design__core__area,63195.6
placeopt__design__instance__count,114
placeopt__design__instance__area,999.734
placeopt__design__instance__count__stdcell,114
placeopt__design__instance__area__stdcell,999.734
placeopt__design__instance__count__macros,0
placeopt__design__instance__area__macros,0
placeopt__design__instance__utilization,0.0158197
placeopt__design__instance__utilization__stdcell,0.0158197
placeopt__flow__warnings__count,0
placeopt__flow__errors__count,0
design__violations,0
globalroute__design__instance__displacement__total,0
globalroute__design__instance__displacement__mean,0
globalroute__design__instance__displacement__max,0
globalroute__route__wirelength__estimated,1513.54
globalroute__design__instance__count__setup_buffer,0
globalroute__design__instance__count__hold_buffer,0
globalroute__antenna_diodes_count,0
globalroute__design__violations,0
globalroute__antenna__violating__nets,0
globalroute__antenna__violating__pins,0
globalroute__timing__setup__tns,0
globalroute__timing__setup__ws,10.9893
globalroute__clock__skew__setup,0
globalroute__clock__skew__hold,0
globalroute__timing__drv__max_slew_limit,0.905993
globalroute__timing__drv__max_slew,0
globalroute__timing__drv__max_cap_limit,0.924009
globalroute__timing__drv__max_cap,0
globalroute__timing__drv__max_fanout_limit,8
globalroute__timing__drv__max_fanout,0
globalroute__timing__drv__setup_violation_count,0
globalroute__timing__drv__hold_violation_count,0
globalroute__power__internal__total,4.08507e-06
globalroute__power__switching__total,3.45338e-06
globalroute__power__leakage__total,1.29077e-08
globalroute__power__total,7.55136e-06
globalroute__design__io,45
globalroute__design__die__area,66563.1
globalroute__design__core__area,63195.6
globalroute__design__instance__count,114
globalroute__design__instance__area,999.734
globalroute__design__instance__count__stdcell,114
globalroute__design__instance__area__stdcell,999.734
globalroute__design__instance__count__macros,0
globalroute__design__instance__area__macros,0
globalroute__design__instance__utilization,0.0158197
globalroute__design__instance__utilization__stdcell,0.0158197
globalroute__flow__warnings__count,0
globalroute__flow__errors__count,0
cts__design__instance__displacement__total,0
cts__design__instance__displacement__mean,0
cts__design__instance__displacement__max,0
cts__route__wirelength__estimated,1513.54
cts__design__instance__count__setup_buffer,0
cts__design__instance__count__hold_buffer,0
cts__design__violations,0
cts__timing__setup__tns,0
cts__timing__setup__ws,11.0609
cts__clock__skew__setup,0
cts__clock__skew__hold,0
cts__timing__drv__max_slew_limit,0.914019
cts__timing__drv__max_slew,0
cts__timing__drv__max_cap_limit,0.930243
cts__timing__drv__max_cap,0
cts__timing__drv__max_fanout_limit,8
cts__timing__drv__max_fanout,0
cts__timing__drv__setup_violation_count,0
cts__timing__drv__hold_violation_count,0
cts__power__internal__total,4.0779e-06
cts__power__switching__total,2.73175e-06
cts__power__leakage__total,1.29077e-08
cts__power__total,6.82255e-06
cts__design__io,45
cts__design__die__area,66563.1
cts__design__core__area,63195.6
cts__design__instance__count,114
cts__design__instance__area,999.734
cts__design__instance__count__stdcell,114
cts__design__instance__area__stdcell,999.734
cts__design__instance__count__macros,0
cts__design__instance__area__macros,0
cts__design__instance__utilization,0.0158197
cts__design__instance__utilization__stdcell,0.0158197
cts__flow__warnings__count,3
cts__flow__errors__count,0
finish__design_powergrid__voltage__worst__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__average__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__worst__net:VPWR__corner:default,1.58581e-06
finish__design_powergrid__voltage__worst__net:VGND__corner:default,2.32256e-06
finish__design_powergrid__drop__average__net:VGND__corner:default,1.12986e-07
finish__design_powergrid__drop__worst__net:VGND__corner:default,2.32256e-06
finish__design__instance__count__class:fill_cell,203
finish__design__instance__count__class:other,4859
finish__design__instance__count__class:buffer,16
finish__design__instance__count__class:timing_repair_buffer,24
finish__design__instance__count__class:inverter,1
finish__design__instance__count__class:multi_input_combinational_cell,73
finish__timing__setup__tns,0
finish__timing__setup__ws,10.9442
finish__clock__skew__setup,0
finish__clock__skew__hold,0
finish__timing__drv__max_slew_limit,0.901875
finish__timing__drv__max_slew,0
finish__timing__drv__max_cap_limit,0.907936
finish__timing__drv__max_cap,0
finish__timing__drv__max_fanout_limit,8
finish__timing__drv__max_fanout,0
finish__timing__drv__setup_violation_count,0
finish__timing__drv__hold_violation_count,0
finish__power__internal__total,4.07446e-06
finish__power__switching__total,3.91004e-06
finish__power__leakage__total,3.85308e-06
finish__power__total,1.18376e-05
finish__design__io,45
finish__design__die__area,66563.1
finish__design__core__area,63195.6
finish__design__instance__count,4973
finish__design__instance__area,62653
finish__design__instance__count__stdcell,4973
finish__design__instance__area__stdcell,62653
finish__design__instance__count__macros,0
finish__design__instance__area__macros,0
finish__design__instance__utilization,0.991415
finish__design__instance__utilization__stdcell,0.991415
finish__flow__warnings__count,9
finish__flow__errors__count,0
detailedroute__route__net,133
detailedroute__route__net__special,2
detailedroute__route__drc_errors__iter:1,45
detailedroute__route__wirelength__iter:1,1679
detailedroute__route__drc_errors__iter:2,20
detailedroute__route__wirelength__iter:2,1638
detailedroute__route__drc_errors__iter:3,18
detailedroute__route__wirelength__iter:3,1625
detailedroute__route__drc_errors__iter:4,0
detailedroute__route__wirelength__iter:4,1606
detailedroute__route__drc_errors,0
detailedroute__route__wirelength,1606
detailedroute__route__vias,596
detailedroute__route__vias__singlecut,596
detailedroute__route__vias__multicut,0
detailedroute__antenna__violating__nets,0
detailedroute__antenna__violating__pins,0
detailedroute__flow__warnings__count,10
detailedroute__flow__errors__count,0
floorplan__design__instance__count__setup_buffer,0
floorplan__design__instance__count__hold_buffer,0
run__flow__platform__time_units,1ns
run__flow__platform__capacitance_units,1pF
run__flow__platform__resistance_units,1kohm
run__flow__platform__voltage_units,1v
run__flow__platform__current_units,1uA
run__flow__platform__power_units,1pW
run__flow__platform__distance_units,1um
floorplan__timing__setup__tns,0
floorplan__timing__setup__ws,11.2778
floorplan__power__internal__total,2.84971e-06
floorplan__power__switching__total,1.58974e-06
floorplan__power__leakage__total,9.50668e-09
floorplan__power__total,4.44896e-06
floorplan__design__io,43
floorplan__design__die__area,66563.1
floorplan__design__core__area,63195.6
floorplan__design__instance__count,75
floorplan__design__instance__area,722.131
floorplan__design__instance__count__stdcell,75
floorplan__design__instance__area__stdcell,722.131
floorplan__design__instance__count__macros,0
floorplan__design__instance__area__macros,0
floorplan__design__instance__utilization,0.0114269
floorplan__design__instance__utilization__stdcell,0.0114269
floorplan__flow__warnings__count,46
floorplan__flow__errors__count,0
