// Seed: 556902088
module module_0 ();
  wand [1 : -1 'h0] id_1 = 1;
  assign id_1 = id_1;
  module_2 modCall_1 ();
  logic id_2;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd61
) (
    input  wor   id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  tri1  _id_3,
    output tri1  id_4
);
  wire [id_3 : 1] id_6;
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 ();
  wire id_1;
  logic [-1 : 1] id_2, id_3;
  wire id_4;
  assign id_2 = id_4;
endmodule
