INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sources_1/new/Hex7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado_Projects/MIPS_IO_BAN/MIPS.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
