0.7
2020.2
Feb  8 2024
23:58:30
/home/user/CIS4900/8-bit-RISC-RNS/8Bit_RISC_RNS.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/Data_Mem.v,1751410546,verilog,,/home/user/CIS4900/8-bit-RISC-RNS/Instr_Mem.v,,Data_Mem,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/Instr_Mem.v,1751835135,verilog,,/home/user/CIS4900/8-bit-RISC-RNS/PL_ALU.v,,Instr_Mem,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/PL_ALU.v,1751850991,verilog,,/home/user/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v,,PL_ALU;adder;complement;logical;shift,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v,1752016492,verilog,,/home/user/CIS4900/8-bit-RISC-RNS/PL_EX.v,,PL_ALU_RNS;RNS_adder;RNS_complement;RNS_fit_129;RNS_fit_256;RNS_multiplier;RNS_sub,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/PL_EX.v,1752011572,verilog,,/home/user/CIS4900/8-bit-RISC-RNS/PL_IFID.v,,PL_EX,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/PL_IFID.v,1752007302,verilog,,/home/user/CIS4900/8-bit-RISC-RNS/PL_MEMWB.v,,PL_IFID,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/PL_MEMWB.v,1752006263,verilog,,/home/user/CIS4900/8-bit-RISC-RNS/Reg_File.v,,PL_MEMWB,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/Reg_File.v,1752008085,verilog,,/home/user/CIS4900/8-bit-RISC-RNS/ctrl_BranchPred.v,,Reg_File,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/ctrl_BranchPred.v,1750806017,verilog,,/home/user/CIS4900/8-bit-RISC-RNS/ctrl_Forward.v,,ctrl_BranchPred,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/ctrl_Forward.v,1752009450,verilog,,/home/user/CIS4900/8-bit-RISC-RNS/ctrl_ProgCtr.v,,Forwarding,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/ctrl_ProgCtr.v,1750299473,verilog,,/home/user/CIS4900/8-bit-RISC-RNS/top.v,,ctrl_ProgCtr,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/tb_rns.v,1752016592,verilog,,,,testbench,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/top.v,1752009186,verilog,,/home/user/CIS4900/8-bit-RISC-RNS/tb_rns.v,,processor_top,,,,,,,,
