# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_top_func_synth.v" \
"../../../../../../../rtl/CONFREG/confreg.v" \
"../../../../../../../testbench/mycpu_tb.v" \

# Do not sort compile order
nosort
