

================================================================
== Vitis HLS Report for 'RNI'
================================================================
* Date:           Wed Feb 28 20:09:41 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI_hls
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.909 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_RNI_Pipeline_WEIGHTS_LOOP_fu_227  |RNI_Pipeline_WEIGHTS_LOOP  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LAYERS_LOOP     |        ?|        ?|         ?|          -|          -|     4|        no|
        | + NEURONES_LOOP  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 24 
3 --> 4 
4 --> 5 20 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 4 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 25 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 26 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [RNI_hls/apc/src/RNI_v3.c:14]   --->   Operation 27 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 512, void @empty_7, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_6, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_6, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_6, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_6, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r" [RNI_hls/apc/src/RNI_v3.c:14]   --->   Operation 35 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r" [RNI_hls/apc/src/RNI_v3.c:14]   --->   Operation 36 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%n_i_load = load i32 %n_i" [RNI_hls/apc/src/RNI_v3.c:72]   --->   Operation 37 'load' 'n_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %input_r_read, i32 2, i32 63" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 39 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 40 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln27 = store i3 0, i3 %i" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 41 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln27 = store i32 %n_i_load, i32 %j" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 42 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln27 = br void %NEURONES_LOOP" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 43 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.90>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i"   --->   Operation 44 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.65ns)   --->   "%icmp_ln27 = icmp_eq  i3 %i_1, i3 4" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 45 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.65ns)   --->   "%add_ln27 = add i3 %i_1, i3 1" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 46 'add' 'add_ln27' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %NEURONES_LOOP.split, void %for.end88" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 47 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%j_load_1 = load i32 %j"   --->   Operation 48 'load' 'j_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 50 'specloopname' 'specloopname_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty = trunc i3 %i_1"   --->   Operation 51 'trunc' 'empty' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.82ns)   --->   "%p_cast_cast_cast2 = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 16, i10 4, i10 16, i10 512, i2 %empty"   --->   Operation 52 'mux' 'p_cast_cast_cast2' <Predicate = (!icmp_ln27)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_cast_cast_cast2_cast = zext i10 %p_cast_cast_cast2"   --->   Operation 53 'zext' 'p_cast_cast_cast2_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_cast_cast_cast2_cast6 = zext i10 %p_cast_cast_cast2"   --->   Operation 54 'zext' 'p_cast_cast_cast2_cast6' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.55ns)   --->   "%add = add i32 %p_cast_cast_cast2_cast, i32 %j_load_1"   --->   Operation 55 'add' 'add' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.65ns)   --->   "%cmp12 = icmp_eq  i3 %i_1, i3 0"   --->   Operation 56 'icmp' 'cmp12' <Predicate = (!icmp_ln27)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.65ns)   --->   "%cmp55 = icmp_eq  i3 %i_1, i3 3"   --->   Operation 57 'icmp' 'cmp55' <Predicate = (!icmp_ln27)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (2.55ns)   --->   "%icmp_ln29 = icmp_slt  i32 %j_load_1, i32 %add" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 58 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc86, void %for.body4.lr.ph" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 59 'br' 'br_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %j_load_1, i2 0" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 60 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln29_3 = sext i34 %shl_ln" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 61 'sext' 'sext_ln29_3' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.63ns)   --->   "%add_ln29 = add i35 %sext_ln29_3, i35 34359738224" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 62 'add' 'add_ln29' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln29_4 = sext i35 %add_ln29" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 63 'sext' 'sext_ln29_4' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (3.52ns)   --->   "%add_ln29_1 = add i64 %sext_ln29_4, i64 %output_r_read" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 64 'add' 'add_ln29_1' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln29_1, i32 2, i32 63" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 65 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln29_2 = sext i62 %trunc_ln1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 66 'sext' 'sext_ln29_2' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln29_2" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 67 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.68ns)   --->   "%select_ln29 = select i1 %cmp55, i10 %p_cast_cast_cast2, i10 0" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 68 'select' 'select_ln29' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [RNI_hls/apc/src/RNI_v3.c:72]   --->   Operation 69 'load' 'j_load' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln72 = store i32 %j_load, i32 %n_i" [RNI_hls/apc/src/RNI_v3.c:72]   --->   Operation 70 'store' 'store_ln72' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln75 = ret" [RNI_hls/apc/src/RNI_v3.c:75]   --->   Operation 71 'ret' 'ret_ln75' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln70)   --->   "%tmp_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 1, i1 1, i1 1, i1 1, i2 %empty"   --->   Operation 72 'mux' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.82ns) (out node of the LUT)   --->   "%select_ln70 = select i1 %tmp_1, i32 127, i32 0" [RNI_hls/apc/src/RNI_v3.c:70]   --->   Operation 73 'select' 'select_ln70' <Predicate = true> <Delay = 1.82> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%w_i_load = load i32 %w_i" [RNI_hls/apc/src/RNI_v3.c:70]   --->   Operation 74 'load' 'w_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i32 %j_load_1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 75 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %j_load_1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 76 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i32 %add" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 77 'sext' 'sext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i10 %select_ln29" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 78 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (7.30ns)   --->   "%empty_22 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln29" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 79 'writereq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 80 [1/1] (1.73ns)   --->   "%add_ln50 = add i11 %p_cast_cast_cast2_cast6, i11 2047" [RNI_hls/apc/src/RNI_v3.c:50]   --->   Operation 80 'add' 'add_ln50' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i11 %add_ln50" [RNI_hls/apc/src/RNI_v3.c:50]   --->   Operation 81 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (2.55ns)   --->   "%add_ln50_1 = add i32 %sext_ln50, i32 %j_load_1" [RNI_hls/apc/src/RNI_v3.c:50]   --->   Operation 82 'add' 'add_ln50_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.58ns)   --->   "%br_ln29 = br void %WEIGHTS_LOOP" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 83 'br' 'br_ln29' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%j_1 = phi i64 %add_ln29_2, void %for.inc80, i64 %sext_ln29, void %for.body4.lr.ph" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 84 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%k = phi i32 %add8, void %for.inc80, i32 %w_i_load, void %for.body4.lr.ph" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 85 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i64 %j_1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 86 'trunc' 'trunc_ln29_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (3.52ns)   --->   "%icmp_ln29_1 = icmp_eq  i64 %j_1, i64 %sext_ln29_1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 87 'icmp' 'icmp_ln29_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_1, void %WEIGHTS_LOOP.split, void %for.inc86.loopexit" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 88 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%NEURONS_addr = getelementptr i10 %NEURONS, i64 0, i64 %j_1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 89 'getelementptr' 'NEURONS_addr' <Predicate = (!icmp_ln29_1)> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (3.25ns)   --->   "%NEURONS_load = load i10 %NEURONS_addr" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 90 'load' 'NEURONS_load' <Predicate = (!icmp_ln29_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 548> <ROM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%empty_25 = trunc i64 %j_1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 91 'trunc' 'empty_25' <Predicate = (!icmp_ln29_1)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (2.55ns)   --->   "%icmp_ln50 = icmp_eq  i32 %empty_25, i32 %add_ln50_1" [RNI_hls/apc/src/RNI_v3.c:50]   --->   Operation 92 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln29_1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 93 [1/2] (3.25ns)   --->   "%NEURONS_load = load i10 %NEURONS_addr" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 93 'load' 'NEURONS_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 548> <ROM>

State 6 <SV = 5> <Delay = 5.79>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%NEURONS_load_cast = zext i10 %NEURONS_load" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 94 'zext' 'NEURONS_load_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (2.55ns)   --->   "%add8 = add i32 %NEURONS_load_cast, i32 %k" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 95 'add' 'add8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (2.55ns)   --->   "%icmp_ln31 = icmp_slt  i32 %k, i32 %add8" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 96 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%select_ln31 = select i1 %cmp12, i10 %NEURONS_load, i10 0" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 97 'select' 'select_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.68ns) (out node of the LUT)   --->   "%empty_23 = select i1 %icmp_ln31, i10 %select_ln31, i10 0" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 98 'select' 'empty_23' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i10 %empty_23" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 99 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [8/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 100 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 101 [7/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 101 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 102 [6/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 102 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 103 [5/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 103 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 104 [4/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 104 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 105 [3/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 105 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 106 [2/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 106 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 107 [1/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 107 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 1.58>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %k" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 108 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 109 [2/2] (1.58ns)   --->   "%call_ln29 = call void @RNI_Pipeline_WEIGHTS_LOOP, i32 %k, i32 %gmem, i10 %trunc_ln29_1, i62 %trunc_ln, i32 %add8, i1 %cmp12, i10 %trunc_ln31, i10 %trunc_ln29, i1 %icmp_ln50, i32 %add8, i11 %WEIGHTS, i32 %NEURONS_MEM, i1 %NEURONS_STATE" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 109 'call' 'call_ln29' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln29 = call void @RNI_Pipeline_WEIGHTS_LOOP, i32 %k, i32 %gmem, i10 %trunc_ln29_1, i62 %trunc_ln, i32 %add8, i1 %cmp12, i10 %trunc_ln31, i10 %trunc_ln29, i1 %icmp_ln50, i32 %add8, i11 %WEIGHTS, i32 %NEURONS_MEM, i1 %NEURONS_STATE" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 110 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%NEURONS_MEM_addr = getelementptr i32 %NEURONS_MEM, i64 0, i64 %j_1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 111 'getelementptr' 'NEURONS_MEM_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [2/2] (3.25ns)   --->   "%NEURONS_MEM_load = load i10 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:64]   --->   Operation 112 'load' 'NEURONS_MEM_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 548> <RAM>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 113 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [1/2] (3.25ns)   --->   "%NEURONS_MEM_load = load i10 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:64]   --->   Operation 114 'load' 'NEURONS_MEM_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 548> <RAM>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %cmp55, void %if.end63, void %if.then56" [RNI_hls/apc/src/RNI_v3.c:58]   --->   Operation 115 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 116 [1/1] (7.30ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %NEURONS_MEM_load, i4 15" [RNI_hls/apc/src/RNI_v3.c:59]   --->   Operation 116 'write' 'write_ln59' <Predicate = (cmp55)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln60 = br void %if.end63" [RNI_hls/apc/src/RNI_v3.c:60]   --->   Operation 117 'br' 'br_ln60' <Predicate = (cmp55)> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (2.55ns)   --->   "%icmp_ln64 = icmp_sgt  i32 %NEURONS_MEM_load, i32 %select_ln70" [RNI_hls/apc/src/RNI_v3.c:64]   --->   Operation 118 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc80, void %if.then69" [RNI_hls/apc/src/RNI_v3.c:64]   --->   Operation 119 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %j_1" [RNI_hls/apc/src/RNI_v3.c:66]   --->   Operation 120 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln66 = store i1 1, i10 %NEURONS_STATE_addr" [RNI_hls/apc/src/RNI_v3.c:66]   --->   Operation 121 'store' 'store_ln66' <Predicate = (icmp_ln64)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 548> <RAM>
ST_19 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln67 = store i32 0, i10 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:67]   --->   Operation 122 'store' 'store_ln67' <Predicate = (icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 548> <RAM>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc80" [RNI_hls/apc/src/RNI_v3.c:68]   --->   Operation 123 'br' 'br_ln68' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (3.52ns)   --->   "%add_ln29_2 = add i64 %j_1, i64 1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 124 'add' 'add_ln29_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln29 = br void %WEIGHTS_LOOP" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 125 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 20 <SV = 4> <Delay = 7.30>
ST_20 : Operation 126 [5/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:70]   --->   Operation 126 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %k, i32 %w_i" [RNI_hls/apc/src/RNI_v3.c:70]   --->   Operation 127 'store' 'store_ln70' <Predicate = true> <Delay = 0.00>

State 21 <SV = 5> <Delay = 7.30>
ST_21 : Operation 128 [4/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:70]   --->   Operation 128 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 6> <Delay = 7.30>
ST_22 : Operation 129 [3/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:70]   --->   Operation 129 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 7> <Delay = 7.30>
ST_23 : Operation 130 [2/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:70]   --->   Operation 130 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 8> <Delay = 7.30>
ST_24 : Operation 131 [1/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:70]   --->   Operation 131 'writeresp' 'empty_26' <Predicate = (icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln72 = br void %for.inc86" [RNI_hls/apc/src/RNI_v3.c:72]   --->   Operation 132 'br' 'br_ln72' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_24 : Operation 133 [1/1] (1.58ns)   --->   "%store_ln27 = store i3 %add_ln27, i3 %i" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 133 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 134 [1/1] (1.58ns)   --->   "%store_ln27 = store i32 %add, i32 %j" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 134 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln27 = br void %NEURONES_LOOP" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 135 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ w_i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ NEURONS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ NEURONS_MEM]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ NEURONS_STATE]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 0111111111111111111111111]
i                       (alloca           ) [ 0111111111111111111111111]
spectopmodule_ln14      (spectopmodule    ) [ 0000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000]
output_r_read           (read             ) [ 0011111111111111111111111]
input_r_read            (read             ) [ 0000000000000000000000000]
n_i_load                (load             ) [ 0000000000000000000000000]
trunc_ln                (partselect       ) [ 0011111111111111111111111]
sext_ln31               (sext             ) [ 0000000000000000000000000]
gmem_addr               (getelementptr    ) [ 0011111111111111111111111]
store_ln27              (store            ) [ 0000000000000000000000000]
store_ln27              (store            ) [ 0000000000000000000000000]
br_ln27                 (br               ) [ 0000000000000000000000000]
i_1                     (load             ) [ 0000000000000000000000000]
icmp_ln27               (icmp             ) [ 0011111111111111111111111]
add_ln27                (add              ) [ 0001111111111111111111111]
br_ln27                 (br               ) [ 0000000000000000000000000]
j_load_1                (load             ) [ 0001000000000000000000000]
speclooptripcount_ln27  (speclooptripcount) [ 0000000000000000000000000]
specloopname_ln27       (specloopname     ) [ 0000000000000000000000000]
empty                   (trunc            ) [ 0001000000000000000000000]
p_cast_cast_cast2       (mux              ) [ 0000000000000000000000000]
p_cast_cast_cast2_cast  (zext             ) [ 0000000000000000000000000]
p_cast_cast_cast2_cast6 (zext             ) [ 0001000000000000000000000]
add                     (add              ) [ 0001111111111111111111111]
cmp12                   (icmp             ) [ 0001111111111111111100000]
cmp55                   (icmp             ) [ 0001111111111111111100000]
icmp_ln29               (icmp             ) [ 0011111111111111111111111]
br_ln29                 (br               ) [ 0000000000000000000000000]
shl_ln                  (bitconcatenate   ) [ 0000000000000000000000000]
sext_ln29_3             (sext             ) [ 0000000000000000000000000]
add_ln29                (add              ) [ 0000000000000000000000000]
sext_ln29_4             (sext             ) [ 0000000000000000000000000]
add_ln29_1              (add              ) [ 0000000000000000000000000]
trunc_ln1               (partselect       ) [ 0000000000000000000000000]
sext_ln29_2             (sext             ) [ 0000000000000000000000000]
gmem_addr_1             (getelementptr    ) [ 0001111111111111111111111]
select_ln29             (select           ) [ 0001000000000000000000000]
j_load                  (load             ) [ 0000000000000000000000000]
store_ln72              (store            ) [ 0000000000000000000000000]
ret_ln75                (ret              ) [ 0000000000000000000000000]
tmp_1                   (mux              ) [ 0000000000000000000000000]
select_ln70             (select           ) [ 0000111111111111111100000]
w_i_load                (load             ) [ 0011111111111111111111111]
sext_ln29               (sext             ) [ 0011111111111111111111111]
trunc_ln29              (trunc            ) [ 0000111111111111111100000]
sext_ln29_1             (sext             ) [ 0000111111111111111100000]
zext_ln29               (zext             ) [ 0000000000000000000000000]
empty_22                (writereq         ) [ 0000000000000000000000000]
add_ln50                (add              ) [ 0000000000000000000000000]
sext_ln50               (sext             ) [ 0000000000000000000000000]
add_ln50_1              (add              ) [ 0000111111111111111100000]
br_ln29                 (br               ) [ 0011111111111111111111111]
j_1                     (phi              ) [ 0000111111111111111100000]
k                       (phi              ) [ 0000111111111111100010000]
trunc_ln29_1            (trunc            ) [ 0000011111111111100000000]
icmp_ln29_1             (icmp             ) [ 0011111111111111111111111]
br_ln29                 (br               ) [ 0000000000000000000000000]
NEURONS_addr            (getelementptr    ) [ 0000010000000000000000000]
empty_25                (trunc            ) [ 0000000000000000000000000]
icmp_ln50               (icmp             ) [ 0000011111111111100000000]
NEURONS_load            (load             ) [ 0000001000000000000000000]
NEURONS_load_cast       (zext             ) [ 0000000000000000000000000]
add8                    (add              ) [ 0011100111111111111111111]
icmp_ln31               (icmp             ) [ 0000000000000000000000000]
select_ln31             (select           ) [ 0000000000000000000000000]
empty_23                (select           ) [ 0000000100000000000000000]
zext_ln31               (zext             ) [ 0000000011111110000000000]
empty_24                (readreq          ) [ 0000000000000000000000000]
trunc_ln31              (trunc            ) [ 0000000000000000100000000]
call_ln29               (call             ) [ 0000000000000000000000000]
NEURONS_MEM_addr        (getelementptr    ) [ 0000000000000000001100000]
specloopname_ln29       (specloopname     ) [ 0000000000000000000000000]
NEURONS_MEM_load        (load             ) [ 0000000000000000000100000]
br_ln58                 (br               ) [ 0000000000000000000000000]
write_ln59              (write            ) [ 0000000000000000000000000]
br_ln60                 (br               ) [ 0000000000000000000000000]
icmp_ln64               (icmp             ) [ 0011111111111111111111111]
br_ln64                 (br               ) [ 0000000000000000000000000]
NEURONS_STATE_addr      (getelementptr    ) [ 0000000000000000000000000]
store_ln66              (store            ) [ 0000000000000000000000000]
store_ln67              (store            ) [ 0000000000000000000000000]
br_ln68                 (br               ) [ 0000000000000000000000000]
add_ln29_2              (add              ) [ 0011111111111111111111111]
br_ln29                 (br               ) [ 0011111111111111111111111]
store_ln70              (store            ) [ 0000000000000000000000000]
empty_26                (writeresp        ) [ 0000000000000000000000000]
br_ln72                 (br               ) [ 0000000000000000000000000]
store_ln27              (store            ) [ 0000000000000000000000000]
store_ln27              (store            ) [ 0000000000000000000000000]
br_ln27                 (br               ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="n_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="NEURONS">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="WEIGHTS">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="NEURONS_MEM">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEM"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i10.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i1.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_WEIGHTS_LOOP"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="j_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="output_r_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="input_r_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_writeresp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="1"/>
<pin id="145" dir="0" index="2" bw="10" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_22/3 empty_26/20 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_readreq_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="6"/>
<pin id="151" dir="0" index="2" bw="10" slack="0"/>
<pin id="152" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_24/7 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_ln59_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="17"/>
<pin id="157" dir="0" index="2" bw="32" slack="1"/>
<pin id="158" dir="0" index="3" bw="1" slack="0"/>
<pin id="159" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/19 "/>
</bind>
</comp>

<comp id="163" class="1004" name="NEURONS_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="64" slack="0"/>
<pin id="167" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_addr/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="0"/>
<pin id="172" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="NEURONS_load/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="NEURONS_MEM_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="64" slack="13"/>
<pin id="180" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEM_addr/17 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="10" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEM_load/17 store_ln67/19 "/>
</bind>
</comp>

<comp id="189" class="1004" name="NEURONS_STATE_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="64" slack="15"/>
<pin id="193" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/19 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln66_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/19 "/>
</bind>
</comp>

<comp id="204" class="1005" name="j_1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="13"/>
<pin id="206" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="j_1_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="32" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="217" class="1005" name="k_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="k_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_RNI_Pipeline_WEIGHTS_LOOP_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="11"/>
<pin id="230" dir="0" index="2" bw="32" slack="0"/>
<pin id="231" dir="0" index="3" bw="10" slack="11"/>
<pin id="232" dir="0" index="4" bw="62" slack="14"/>
<pin id="233" dir="0" index="5" bw="32" slack="9"/>
<pin id="234" dir="0" index="6" bw="1" slack="13"/>
<pin id="235" dir="0" index="7" bw="10" slack="0"/>
<pin id="236" dir="0" index="8" bw="10" slack="12"/>
<pin id="237" dir="0" index="9" bw="1" slack="11"/>
<pin id="238" dir="0" index="10" bw="32" slack="9"/>
<pin id="239" dir="0" index="11" bw="11" slack="0"/>
<pin id="240" dir="0" index="12" bw="32" slack="0"/>
<pin id="241" dir="0" index="13" bw="1" slack="0"/>
<pin id="242" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/15 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load_1/2 j_load/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="n_i_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_i_load/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="trunc_ln_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="62" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="0" index="2" bw="3" slack="0"/>
<pin id="260" dir="0" index="3" bw="7" slack="0"/>
<pin id="261" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln31_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="62" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="gmem_addr_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="62" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln27_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="3" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln27_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="i_1_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="1"/>
<pin id="288" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln27_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="0" index="1" bw="3" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln27_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="empty_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="0"/>
<pin id="303" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_cast_cast_cast2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="0"/>
<pin id="307" dir="0" index="1" bw="6" slack="0"/>
<pin id="308" dir="0" index="2" bw="4" slack="0"/>
<pin id="309" dir="0" index="3" bw="6" slack="0"/>
<pin id="310" dir="0" index="4" bw="10" slack="0"/>
<pin id="311" dir="0" index="5" bw="2" slack="0"/>
<pin id="312" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_cast_cast_cast2/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_cast_cast_cast2_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_cast_cast2_cast/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_cast_cast_cast2_cast6_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_cast_cast2_cast6/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="10" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="cmp12_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp12/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="cmp55_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="0" index="1" bw="3" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp55/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln29_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="shl_ln_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="34" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sext_ln29_3_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="34" slack="0"/>
<pin id="361" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_3/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln29_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="34" slack="0"/>
<pin id="365" dir="0" index="1" bw="9" slack="0"/>
<pin id="366" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sext_ln29_4_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="35" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_4/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln29_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="35" slack="0"/>
<pin id="375" dir="0" index="1" bw="64" slack="1"/>
<pin id="376" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="62" slack="0"/>
<pin id="380" dir="0" index="1" bw="64" slack="0"/>
<pin id="381" dir="0" index="2" bw="3" slack="0"/>
<pin id="382" dir="0" index="3" bw="7" slack="0"/>
<pin id="383" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sext_ln29_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="62" slack="0"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_2/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="gmem_addr_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="62" slack="0"/>
<pin id="395" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="select_ln29_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="10" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln72_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="0" index="3" bw="1" slack="0"/>
<pin id="417" dir="0" index="4" bw="1" slack="0"/>
<pin id="418" dir="0" index="5" bw="2" slack="1"/>
<pin id="419" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="select_ln70_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln70/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="w_i_load_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_i_load/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sext_ln29_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="trunc_ln29_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="10" slack="12"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sext_ln29_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_1/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln29_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln50_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="1"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="sext_ln50_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="11" slack="0"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln50_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="11" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="1"/>
<pin id="462" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_1/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="trunc_ln29_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="0"/>
<pin id="466" dir="1" index="1" bw="10" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_1/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln29_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="1"/>
<pin id="471" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_1/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="empty_25_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="0"/>
<pin id="475" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_25/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln50_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="1"/>
<pin id="480" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="NEURONS_load_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="NEURONS_load_cast/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add8_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="10" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="2"/>
<pin id="488" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add8/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln31_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="2"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln31_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="4"/>
<pin id="499" dir="0" index="1" bw="10" slack="1"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="empty_23_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="10" slack="0"/>
<pin id="506" dir="0" index="2" bw="1" slack="0"/>
<pin id="507" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_23/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln31_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="10" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/7 "/>
</bind>
</comp>

<comp id="515" class="1004" name="trunc_ln31_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="11"/>
<pin id="517" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/15 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln64_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="0" index="1" bw="8" slack="16"/>
<pin id="523" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/19 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln29_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="15"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/19 "/>
</bind>
</comp>

<comp id="530" class="1004" name="store_ln70_store_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/20 "/>
</bind>
</comp>

<comp id="536" class="1004" name="store_ln27_store_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="7"/>
<pin id="538" dir="0" index="1" bw="3" slack="8"/>
<pin id="539" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/24 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln27_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="7"/>
<pin id="542" dir="0" index="1" bw="32" slack="8"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/24 "/>
</bind>
</comp>

<comp id="544" class="1005" name="j_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="551" class="1005" name="i_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="3" slack="0"/>
<pin id="553" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="558" class="1005" name="output_r_read_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="1"/>
<pin id="560" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_r_read "/>
</bind>
</comp>

<comp id="563" class="1005" name="trunc_ln_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="62" slack="14"/>
<pin id="565" dir="1" index="1" bw="62" slack="14"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="568" class="1005" name="gmem_addr_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="6"/>
<pin id="570" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="576" class="1005" name="add_ln27_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="3" slack="7"/>
<pin id="578" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="581" class="1005" name="j_load_1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_load_1 "/>
</bind>
</comp>

<comp id="588" class="1005" name="empty_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="2" slack="1"/>
<pin id="590" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="593" class="1005" name="p_cast_cast_cast2_cast6_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="11" slack="1"/>
<pin id="595" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_cast_cast_cast2_cast6 "/>
</bind>
</comp>

<comp id="598" class="1005" name="add_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="604" class="1005" name="cmp12_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="4"/>
<pin id="606" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp12 "/>
</bind>
</comp>

<comp id="610" class="1005" name="cmp55_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="16"/>
<pin id="612" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp55 "/>
</bind>
</comp>

<comp id="614" class="1005" name="icmp_ln29_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="7"/>
<pin id="616" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="618" class="1005" name="gmem_addr_1_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="624" class="1005" name="select_ln29_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="10" slack="1"/>
<pin id="626" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

<comp id="629" class="1005" name="select_ln70_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="16"/>
<pin id="631" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="select_ln70 "/>
</bind>
</comp>

<comp id="637" class="1005" name="sext_ln29_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="1"/>
<pin id="639" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln29 "/>
</bind>
</comp>

<comp id="642" class="1005" name="trunc_ln29_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="10" slack="12"/>
<pin id="644" dir="1" index="1" bw="10" slack="12"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="647" class="1005" name="sext_ln29_1_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="64" slack="1"/>
<pin id="649" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln29_1 "/>
</bind>
</comp>

<comp id="652" class="1005" name="add_ln50_1_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="1"/>
<pin id="654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln50_1 "/>
</bind>
</comp>

<comp id="657" class="1005" name="trunc_ln29_1_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="10" slack="11"/>
<pin id="659" dir="1" index="1" bw="10" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln29_1 "/>
</bind>
</comp>

<comp id="665" class="1005" name="NEURONS_addr_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="10" slack="1"/>
<pin id="667" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_addr "/>
</bind>
</comp>

<comp id="670" class="1005" name="icmp_ln50_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="11"/>
<pin id="672" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="675" class="1005" name="NEURONS_load_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="10" slack="1"/>
<pin id="677" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_load "/>
</bind>
</comp>

<comp id="681" class="1005" name="add8_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="1"/>
<pin id="683" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add8 "/>
</bind>
</comp>

<comp id="688" class="1005" name="empty_23_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="10" slack="1"/>
<pin id="690" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_23 "/>
</bind>
</comp>

<comp id="693" class="1005" name="zext_ln31_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="1"/>
<pin id="695" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="698" class="1005" name="trunc_ln31_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="10" slack="1"/>
<pin id="700" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln31 "/>
</bind>
</comp>

<comp id="703" class="1005" name="NEURONS_MEM_addr_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="10" slack="1"/>
<pin id="705" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEM_addr "/>
</bind>
</comp>

<comp id="708" class="1005" name="NEURONS_MEM_load_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="1"/>
<pin id="710" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEM_load "/>
</bind>
</comp>

<comp id="717" class="1005" name="add_ln29_2_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="64" slack="1"/>
<pin id="719" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="56" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="56" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="102" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="108" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="160"><net_src comp="114" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="116" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="162"><net_src comp="120" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="106" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="106" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="106" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="98" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="207"><net_src comp="204" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="215"><net_src comp="209" pin="4"/><net_sink comp="163" pin=2"/></net>

<net id="216"><net_src comp="209" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="226"><net_src comp="220" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="243"><net_src comp="110" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="244"><net_src comp="217" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="245"><net_src comp="0" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="227" pin=11"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="227" pin=12"/></net>

<net id="248"><net_src comp="16" pin="0"/><net_sink comp="227" pin=13"/></net>

<net id="255"><net_src comp="6" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="58" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="136" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="60" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="62" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="269"><net_src comp="256" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="0" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="266" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="64" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="252" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="286" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="66" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="286" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="68" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="286" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="313"><net_src comp="78" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="80" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="82" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="316"><net_src comp="80" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="317"><net_src comp="84" pin="0"/><net_sink comp="305" pin=4"/></net>

<net id="318"><net_src comp="301" pin="1"/><net_sink comp="305" pin=5"/></net>

<net id="322"><net_src comp="305" pin="6"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="305" pin="6"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="319" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="249" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="286" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="64" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="286" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="86" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="249" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="327" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="88" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="249" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="90" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="362"><net_src comp="351" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="92" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="384"><net_src comp="58" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="373" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="60" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="62" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="391"><net_src comp="378" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="0" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="388" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="339" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="305" pin="6"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="94" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="410"><net_src comp="249" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="6" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="420"><net_src comp="96" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="98" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="98" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="423"><net_src comp="98" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="424"><net_src comp="98" pin="0"/><net_sink comp="412" pin=4"/></net>

<net id="430"><net_src comp="412" pin="6"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="100" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="28" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="8" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="449"><net_src comp="446" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="454"><net_src comp="104" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="450" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="209" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="209" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="209" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="489"><net_src comp="482" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="217" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="217" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="485" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="94" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="508"><net_src comp="491" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="497" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="94" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="511" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="518"><net_src comp="217" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="227" pin=7"/></net>

<net id="528"><net_src comp="204" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="118" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="217" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="8" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="547"><net_src comp="122" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="550"><net_src comp="544" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="554"><net_src comp="126" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="557"><net_src comp="551" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="561"><net_src comp="130" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="566"><net_src comp="256" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="227" pin=4"/></net>

<net id="571"><net_src comp="270" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="579"><net_src comp="295" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="584"><net_src comp="249" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="587"><net_src comp="581" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="591"><net_src comp="301" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="412" pin=5"/></net>

<net id="596"><net_src comp="323" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="601"><net_src comp="327" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="607"><net_src comp="333" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="227" pin=6"/></net>

<net id="613"><net_src comp="339" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="345" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="392" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="627"><net_src comp="398" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="632"><net_src comp="425" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="640"><net_src comp="437" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="645"><net_src comp="440" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="227" pin=8"/></net>

<net id="650"><net_src comp="443" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="655"><net_src comp="459" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="660"><net_src comp="464" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="227" pin=3"/></net>

<net id="668"><net_src comp="163" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="673"><net_src comp="477" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="227" pin=9"/></net>

<net id="678"><net_src comp="170" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="684"><net_src comp="485" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="227" pin=5"/></net>

<net id="687"><net_src comp="681" pin="1"/><net_sink comp="227" pin=10"/></net>

<net id="691"><net_src comp="503" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="696"><net_src comp="511" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="701"><net_src comp="515" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="227" pin=7"/></net>

<net id="706"><net_src comp="176" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="711"><net_src comp="183" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="720"><net_src comp="524" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="209" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 19 20 21 22 23 24 }
	Port: n_i | {2 }
	Port: w_i | {20 }
	Port: NEURONS_MEM | {15 16 19 }
	Port: NEURONS_STATE | {15 16 19 }
 - Input state : 
	Port: RNI : gmem | {7 8 9 10 11 12 13 14 15 16 }
	Port: RNI : input_r | {1 }
	Port: RNI : output_r | {1 }
	Port: RNI : n_i | {1 }
	Port: RNI : w_i | {3 }
	Port: RNI : NEURONS | {4 5 }
	Port: RNI : WEIGHTS | {15 16 }
	Port: RNI : NEURONS_MEM | {15 16 17 18 }
	Port: RNI : NEURONS_STATE | {15 16 }
  - Chain level:
	State 1
		sext_ln31 : 1
		gmem_addr : 2
		store_ln27 : 1
		store_ln27 : 1
	State 2
		icmp_ln27 : 1
		add_ln27 : 1
		br_ln27 : 2
		empty : 1
		p_cast_cast_cast2 : 2
		p_cast_cast_cast2_cast : 3
		p_cast_cast_cast2_cast6 : 3
		add : 4
		cmp12 : 1
		cmp55 : 1
		icmp_ln29 : 5
		br_ln29 : 6
		shl_ln : 1
		sext_ln29_3 : 2
		add_ln29 : 3
		sext_ln29_4 : 4
		add_ln29_1 : 5
		trunc_ln1 : 6
		sext_ln29_2 : 7
		gmem_addr_1 : 8
		select_ln29 : 3
		store_ln72 : 1
	State 3
		select_ln70 : 1
		empty_22 : 1
		sext_ln50 : 1
		add_ln50_1 : 2
	State 4
		trunc_ln29_1 : 1
		icmp_ln29_1 : 1
		br_ln29 : 2
		NEURONS_addr : 1
		NEURONS_load : 2
		empty_25 : 1
		icmp_ln50 : 2
	State 5
	State 6
		add8 : 1
		icmp_ln31 : 2
		empty_23 : 3
	State 7
		empty_24 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		call_ln29 : 1
	State 16
	State 17
		NEURONS_MEM_load : 1
	State 18
	State 19
		br_ln64 : 1
		store_ln66 : 1
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   call   | grp_RNI_Pipeline_WEIGHTS_LOOP_fu_227 |    2    |  6.5906 |   772   |   389   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |            add_ln27_fu_295           |    0    |    0    |    0    |    11   |
|          |              add_fu_327              |    0    |    0    |    0    |    39   |
|          |            add_ln29_fu_363           |    0    |    0    |    0    |    41   |
|    add   |           add_ln29_1_fu_373          |    0    |    0    |    0    |    71   |
|          |            add_ln50_fu_450           |    0    |    0    |    0    |    13   |
|          |           add_ln50_1_fu_459          |    0    |    0    |    0    |    39   |
|          |              add8_fu_485             |    0    |    0    |    0    |    39   |
|          |           add_ln29_2_fu_524          |    0    |    0    |    0    |    71   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           icmp_ln27_fu_289           |    0    |    0    |    0    |    11   |
|          |             cmp12_fu_333             |    0    |    0    |    0    |    11   |
|          |             cmp55_fu_339             |    0    |    0    |    0    |    11   |
|   icmp   |           icmp_ln29_fu_345           |    0    |    0    |    0    |    39   |
|          |          icmp_ln29_1_fu_468          |    0    |    0    |    0    |    71   |
|          |           icmp_ln50_fu_477           |    0    |    0    |    0    |    39   |
|          |           icmp_ln31_fu_491           |    0    |    0    |    0    |    39   |
|          |           icmp_ln64_fu_520           |    0    |    0    |    0    |    39   |
|----------|--------------------------------------|---------|---------|---------|---------|
|    mux   |       p_cast_cast_cast2_fu_305       |    0    |    0    |    0    |    20   |
|          |             tmp_1_fu_412             |    0    |    0    |    0    |    20   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |          select_ln29_fu_398          |    0    |    0    |    0    |    10   |
|  select  |          select_ln70_fu_425          |    0    |    0    |    0    |    8    |
|          |          select_ln31_fu_497          |    0    |    0    |    0    |    10   |
|          |            empty_23_fu_503           |    0    |    0    |    0    |    10   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   read   |       output_r_read_read_fu_130      |    0    |    0    |    0    |    0    |
|          |       input_r_read_read_fu_136       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
| writeresp|         grp_writeresp_fu_142         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|  readreq |          grp_readreq_fu_148          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   write  |        write_ln59_write_fu_154       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|partselect|            trunc_ln_fu_256           |    0    |    0    |    0    |    0    |
|          |           trunc_ln1_fu_378           |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           sext_ln31_fu_266           |    0    |    0    |    0    |    0    |
|          |          sext_ln29_3_fu_359          |    0    |    0    |    0    |    0    |
|          |          sext_ln29_4_fu_369          |    0    |    0    |    0    |    0    |
|   sext   |          sext_ln29_2_fu_388          |    0    |    0    |    0    |    0    |
|          |           sext_ln29_fu_437           |    0    |    0    |    0    |    0    |
|          |          sext_ln29_1_fu_443          |    0    |    0    |    0    |    0    |
|          |           sext_ln50_fu_455           |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |             empty_fu_301             |    0    |    0    |    0    |    0    |
|          |           trunc_ln29_fu_440          |    0    |    0    |    0    |    0    |
|   trunc  |          trunc_ln29_1_fu_464         |    0    |    0    |    0    |    0    |
|          |            empty_25_fu_473           |    0    |    0    |    0    |    0    |
|          |           trunc_ln31_fu_515          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |     p_cast_cast_cast2_cast_fu_319    |    0    |    0    |    0    |    0    |
|          |    p_cast_cast_cast2_cast6_fu_323    |    0    |    0    |    0    |    0    |
|   zext   |           zext_ln29_fu_446           |    0    |    0    |    0    |    0    |
|          |       NEURONS_load_cast_fu_482       |    0    |    0    |    0    |    0    |
|          |           zext_ln31_fu_511           |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|bitconcatenate|             shl_ln_fu_351            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   Total  |                                      |    2    |  6.5906 |   772   |   1051  |
|----------|--------------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|   NEURONS   |    1   |    0   |    0   |    -   |
| NEURONS_MEM |    2   |    0   |    0   |    0   |
|NEURONS_STATE|    0   |    1   |    9   |    0   |
|   WEIGHTS   |   22   |    0   |    0   |    -   |
+-------------+--------+--------+--------+--------+
|    Total    |   25   |    1   |    9   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|    NEURONS_MEM_addr_reg_703   |   10   |
|    NEURONS_MEM_load_reg_708   |   32   |
|      NEURONS_addr_reg_665     |   10   |
|      NEURONS_load_reg_675     |   10   |
|          add8_reg_681         |   32   |
|        add_ln27_reg_576       |    3   |
|       add_ln29_2_reg_717      |   64   |
|       add_ln50_1_reg_652      |   32   |
|          add_reg_598          |   32   |
|         cmp12_reg_604         |    1   |
|         cmp55_reg_610         |    1   |
|        empty_23_reg_688       |   10   |
|         empty_reg_588         |    2   |
|      gmem_addr_1_reg_618      |   32   |
|       gmem_addr_reg_568       |   32   |
|           i_reg_551           |    3   |
|       icmp_ln29_reg_614       |    1   |
|       icmp_ln50_reg_670       |    1   |
|          j_1_reg_204          |   64   |
|        j_load_1_reg_581       |   32   |
|           j_reg_544           |   32   |
|           k_reg_217           |   32   |
|     output_r_read_reg_558     |   64   |
|p_cast_cast_cast2_cast6_reg_593|   11   |
|      select_ln29_reg_624      |   10   |
|      select_ln70_reg_629      |   32   |
|      sext_ln29_1_reg_647      |   64   |
|       sext_ln29_reg_637       |   64   |
|      trunc_ln29_1_reg_657     |   10   |
|       trunc_ln29_reg_642      |   10   |
|       trunc_ln31_reg_698      |   10   |
|        trunc_ln_reg_563       |   62   |
|       zext_ln31_reg_693       |   32   |
+-------------------------------+--------+
|             Total             |   837  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------|------|------|------|--------||---------||---------|
|         grp_writeresp_fu_142         |  p0  |   2  |   1  |    2   |
|          grp_readreq_fu_148          |  p2  |   2  |  10  |   20   ||    9    |
|           grp_access_fu_170          |  p0  |   2  |  10  |   20   ||    9    |
|           grp_access_fu_183          |  p0  |   2  |  10  |   20   ||    9    |
| grp_RNI_Pipeline_WEIGHTS_LOOP_fu_227 |  p7  |   2  |  10  |   20   ||    9    |
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Total                |      |      |      |   82   ||   7.94  ||    36   |
|--------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    6   |   772  |  1051  |    -   |
|   Memory  |   25   |    -   |    -   |    1   |    9   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   837  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   25   |    2   |   14   |  1610  |  1096  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
