// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        win_V_2_2_2_0127,
        win_V_2_1_2_0125,
        win_V_2_0_2_0,
        win_V_1_2_2_0122,
        win_V_1_1_2_0120,
        win_V_1_0_2_0,
        win_V_0_2_2_0117,
        win_V_0_1_2_0115,
        win_V_0_0_2_0,
        lbuf_V_0_address0,
        lbuf_V_0_ce0,
        lbuf_V_0_we0,
        lbuf_V_0_d0,
        lbuf_V_0_q0,
        lbuf_V_0_address1,
        lbuf_V_0_ce1,
        lbuf_V_0_we1,
        lbuf_V_0_d1,
        lbuf_V_0_q1,
        lbuf_V_1_address0,
        lbuf_V_1_ce0,
        lbuf_V_1_we0,
        lbuf_V_1_d0,
        lbuf_V_1_q0,
        lbuf_V_1_address1,
        lbuf_V_1_ce1,
        lbuf_V_1_we1,
        lbuf_V_1_d1,
        lbuf_V_1_q1,
        d_i_idx,
        icmp_ln779,
        icmp_ln779_1,
        icmp_ln779_2,
        icmp_ln779_3,
        icmp_ln779_4,
        icmp_ln779_5,
        icmp_ln779_6,
        icmp_ln779_7,
        wtbuf_V_0_1_cast1,
        icmp_ln779_8,
        icmp_ln779_9,
        icmp_ln779_10,
        icmp_ln779_11,
        icmp_ln779_12,
        icmp_ln779_13,
        icmp_ln779_14,
        icmp_ln779_15,
        wtbuf_V_1_1_cast1,
        icmp_ln779_16,
        icmp_ln779_17,
        icmp_ln779_18,
        icmp_ln779_19,
        icmp_ln779_20,
        icmp_ln779_21,
        icmp_ln779_22,
        icmp_ln779_23,
        wtbuf_V_2_1_cast1,
        sext_ln779,
        outwords_V_address0,
        outwords_V_ce0,
        outwords_V_we0,
        outwords_V_d0,
        outwords_V_q0,
        win_V_2_2_1_out,
        win_V_2_2_1_out_ap_vld,
        win_V_2_2_1_2_out_i,
        win_V_2_2_1_2_out_o,
        win_V_2_2_1_2_out_o_ap_vld,
        win_V_2_1_1_out,
        win_V_2_1_1_out_ap_vld,
        win_V_2_1_1_2_out_i,
        win_V_2_1_1_2_out_o,
        win_V_2_1_1_2_out_o_ap_vld,
        win_V_2_0_1_out,
        win_V_2_0_1_out_ap_vld,
        win_V_2_0_1_2_out_i,
        win_V_2_0_1_2_out_o,
        win_V_2_0_1_2_out_o_ap_vld,
        win_V_1_2_1_out,
        win_V_1_2_1_out_ap_vld,
        win_V_1_2_1_2_out_i,
        win_V_1_2_1_2_out_o,
        win_V_1_2_1_2_out_o_ap_vld,
        win_V_1_1_1_out,
        win_V_1_1_1_out_ap_vld,
        win_V_1_1_1_2_out_i,
        win_V_1_1_1_2_out_o,
        win_V_1_1_1_2_out_o_ap_vld,
        win_V_1_0_1_out,
        win_V_1_0_1_out_ap_vld,
        win_V_1_0_1_2_out_i,
        win_V_1_0_1_2_out_o,
        win_V_1_0_1_2_out_o_ap_vld,
        win_V_0_2_1_out,
        win_V_0_2_1_out_ap_vld,
        win_V_0_2_1_2_out_i,
        win_V_0_2_1_2_out_o,
        win_V_0_2_1_2_out_o_ap_vld,
        win_V_0_1_1_out,
        win_V_0_1_1_out_ap_vld,
        win_V_0_1_1_2_out_i,
        win_V_0_1_1_2_out_o,
        win_V_0_1_1_2_out_o_ap_vld,
        win_V_0_0_1_out,
        win_V_0_0_1_out_ap_vld,
        win_V_0_0_1_2_out_i,
        win_V_0_0_1_2_out_o,
        win_V_0_0_1_2_out_o_ap_vld,
        dmem_V_address0,
        dmem_V_ce0,
        dmem_V_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [19:0] win_V_2_2_2_0127;
input  [19:0] win_V_2_1_2_0125;
input  [19:0] win_V_2_0_2_0;
input  [19:0] win_V_1_2_2_0122;
input  [19:0] win_V_1_1_2_0120;
input  [19:0] win_V_1_0_2_0;
input  [19:0] win_V_0_2_2_0117;
input  [19:0] win_V_0_1_2_0115;
input  [19:0] win_V_0_0_2_0;
output  [6:0] lbuf_V_0_address0;
output   lbuf_V_0_ce0;
output   lbuf_V_0_we0;
output  [19:0] lbuf_V_0_d0;
input  [19:0] lbuf_V_0_q0;
output  [6:0] lbuf_V_0_address1;
output   lbuf_V_0_ce1;
output   lbuf_V_0_we1;
output  [19:0] lbuf_V_0_d1;
input  [19:0] lbuf_V_0_q1;
output  [6:0] lbuf_V_1_address0;
output   lbuf_V_1_ce0;
output   lbuf_V_1_we0;
output  [19:0] lbuf_V_1_d0;
input  [19:0] lbuf_V_1_q0;
output  [6:0] lbuf_V_1_address1;
output   lbuf_V_1_ce1;
output   lbuf_V_1_we1;
output  [19:0] lbuf_V_1_d1;
input  [19:0] lbuf_V_1_q1;
input  [0:0] d_i_idx;
input  [0:0] icmp_ln779;
input  [0:0] icmp_ln779_1;
input  [0:0] icmp_ln779_2;
input  [0:0] icmp_ln779_3;
input  [0:0] icmp_ln779_4;
input  [0:0] icmp_ln779_5;
input  [0:0] icmp_ln779_6;
input  [0:0] icmp_ln779_7;
input  [0:0] wtbuf_V_0_1_cast1;
input  [0:0] icmp_ln779_8;
input  [0:0] icmp_ln779_9;
input  [0:0] icmp_ln779_10;
input  [0:0] icmp_ln779_11;
input  [0:0] icmp_ln779_12;
input  [0:0] icmp_ln779_13;
input  [0:0] icmp_ln779_14;
input  [0:0] icmp_ln779_15;
input  [0:0] wtbuf_V_1_1_cast1;
input  [0:0] icmp_ln779_16;
input  [0:0] icmp_ln779_17;
input  [0:0] icmp_ln779_18;
input  [0:0] icmp_ln779_19;
input  [0:0] icmp_ln779_20;
input  [0:0] icmp_ln779_21;
input  [0:0] icmp_ln779_22;
input  [0:0] icmp_ln779_23;
input  [0:0] wtbuf_V_2_1_cast1;
input  [21:0] sext_ln779;
output  [3:0] outwords_V_address0;
output   outwords_V_ce0;
output   outwords_V_we0;
output  [63:0] outwords_V_d0;
input  [63:0] outwords_V_q0;
output  [19:0] win_V_2_2_1_out;
output   win_V_2_2_1_out_ap_vld;
input  [19:0] win_V_2_2_1_2_out_i;
output  [19:0] win_V_2_2_1_2_out_o;
output   win_V_2_2_1_2_out_o_ap_vld;
output  [19:0] win_V_2_1_1_out;
output   win_V_2_1_1_out_ap_vld;
input  [19:0] win_V_2_1_1_2_out_i;
output  [19:0] win_V_2_1_1_2_out_o;
output   win_V_2_1_1_2_out_o_ap_vld;
output  [19:0] win_V_2_0_1_out;
output   win_V_2_0_1_out_ap_vld;
input  [19:0] win_V_2_0_1_2_out_i;
output  [19:0] win_V_2_0_1_2_out_o;
output   win_V_2_0_1_2_out_o_ap_vld;
output  [19:0] win_V_1_2_1_out;
output   win_V_1_2_1_out_ap_vld;
input  [19:0] win_V_1_2_1_2_out_i;
output  [19:0] win_V_1_2_1_2_out_o;
output   win_V_1_2_1_2_out_o_ap_vld;
output  [19:0] win_V_1_1_1_out;
output   win_V_1_1_1_out_ap_vld;
input  [19:0] win_V_1_1_1_2_out_i;
output  [19:0] win_V_1_1_1_2_out_o;
output   win_V_1_1_1_2_out_o_ap_vld;
output  [19:0] win_V_1_0_1_out;
output   win_V_1_0_1_out_ap_vld;
input  [19:0] win_V_1_0_1_2_out_i;
output  [19:0] win_V_1_0_1_2_out_o;
output   win_V_1_0_1_2_out_o_ap_vld;
output  [19:0] win_V_0_2_1_out;
output   win_V_0_2_1_out_ap_vld;
input  [19:0] win_V_0_2_1_2_out_i;
output  [19:0] win_V_0_2_1_2_out_o;
output   win_V_0_2_1_2_out_o_ap_vld;
output  [19:0] win_V_0_1_1_out;
output   win_V_0_1_1_out_ap_vld;
input  [19:0] win_V_0_1_1_2_out_i;
output  [19:0] win_V_0_1_1_2_out_o;
output   win_V_0_1_1_2_out_o_ap_vld;
output  [19:0] win_V_0_0_1_out;
output   win_V_0_0_1_out_ap_vld;
input  [19:0] win_V_0_0_1_2_out_i;
output  [19:0] win_V_0_0_1_2_out_o;
output   win_V_0_0_1_2_out_o_ap_vld;
output  [11:0] dmem_V_address0;
output   dmem_V_ce0;
input  [63:0] dmem_V_q0;

reg ap_idle;
reg[6:0] lbuf_V_0_address0;
reg lbuf_V_0_ce0;
reg lbuf_V_0_we0;
reg[19:0] lbuf_V_0_d0;
reg[6:0] lbuf_V_0_address1;
reg lbuf_V_0_ce1;
reg lbuf_V_0_we1;
reg[6:0] lbuf_V_1_address0;
reg lbuf_V_1_ce0;
reg lbuf_V_1_we0;
reg[19:0] lbuf_V_1_d0;
reg[6:0] lbuf_V_1_address1;
reg lbuf_V_1_ce1;
reg lbuf_V_1_we1;
reg[3:0] outwords_V_address0;
reg outwords_V_ce0;
reg outwords_V_we0;
reg[63:0] outwords_V_d0;
reg win_V_2_2_1_out_ap_vld;
reg[19:0] win_V_2_2_1_2_out_o;
reg win_V_2_2_1_2_out_o_ap_vld;
reg win_V_2_1_1_out_ap_vld;
reg[19:0] win_V_2_1_1_2_out_o;
reg win_V_2_1_1_2_out_o_ap_vld;
reg win_V_2_0_1_out_ap_vld;
reg[19:0] win_V_2_0_1_2_out_o;
reg win_V_2_0_1_2_out_o_ap_vld;
reg win_V_1_2_1_out_ap_vld;
reg[19:0] win_V_1_2_1_2_out_o;
reg win_V_1_2_1_2_out_o_ap_vld;
reg win_V_1_1_1_out_ap_vld;
reg[19:0] win_V_1_1_1_2_out_o;
reg win_V_1_1_1_2_out_o_ap_vld;
reg win_V_1_0_1_out_ap_vld;
reg[19:0] win_V_1_0_1_2_out_o;
reg win_V_1_0_1_2_out_o_ap_vld;
reg win_V_0_2_1_out_ap_vld;
reg[19:0] win_V_0_2_1_2_out_o;
reg win_V_0_2_1_2_out_o_ap_vld;
reg win_V_0_1_1_out_ap_vld;
reg[19:0] win_V_0_1_1_2_out_o;
reg win_V_0_1_1_2_out_o_ap_vld;
reg win_V_0_0_1_out_ap_vld;
reg[19:0] win_V_0_0_1_2_out_o;
reg win_V_0_0_1_2_out_o_ap_vld;
reg dmem_V_ce0;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state6_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_subdone;
reg   [0:0] icmp_ln1027_reg_2282;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire  signed [23:0] sext_ln779_cast_fu_636_p1;
reg  signed [23:0] sext_ln779_cast_reg_2277;
wire   [0:0] icmp_ln1027_fu_776_p2;
wire   [5:0] select_ln513_fu_803_p3;
reg   [5:0] select_ln513_reg_2286;
wire   [5:0] select_ln513_1_fu_811_p3;
reg   [5:0] select_ln513_1_reg_2294;
wire   [0:0] trunc_ln513_fu_920_p1;
reg   [0:0] trunc_ln513_reg_2299;
reg   [0:0] tmp_27_reg_2304;
reg   [6:0] lbuf_V_0_addr_reg_2309;
reg   [6:0] lbuf_V_0_addr_1_reg_2315;
reg   [6:0] lbuf_V_1_addr_reg_2321;
reg   [6:0] lbuf_V_1_addr_1_reg_2327;
wire   [0:0] lnot_i_i614_fu_1009_p2;
reg   [0:0] lnot_i_i614_reg_2337;
reg   [0:0] lnot_i_i614_reg_2337_pp0_iter1_reg;
wire   [0:0] and_ln555_fu_1021_p2;
reg   [0:0] and_ln555_reg_2343;
reg   [3:0] outwords_V_addr_reg_2347;
reg   [19:0] win_V_0_0_1_1_reg_2352;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [19:0] win_V_0_1_1_1_reg_2360;
reg   [19:0] win_V_0_2_1_1_reg_2368;
reg   [19:0] win_V_1_0_1_1_reg_2376;
reg   [19:0] win_V_1_1_1_1_reg_2384;
reg   [19:0] win_V_1_2_1_1_reg_2392;
reg   [19:0] win_V_2_0_1_1_reg_2400;
reg   [19:0] win_V_2_1_1_1_reg_2408;
reg   [19:0] win_V_2_2_1_1_reg_2416;
reg   [6:0] lbuf_V_0_addr_2_reg_2424;
reg   [6:0] lbuf_V_0_addr_2_reg_2424_pp0_iter1_reg;
reg   [6:0] lbuf_V_1_addr_2_reg_2430;
reg   [19:0] win_V_0_0_2_reg_2435;
reg   [19:0] lbuf_V_1_load_reg_2440;
wire   [19:0] win_V_0_2_2_fu_1101_p1;
reg   [19:0] win_V_0_2_2_reg_2445;
reg   [19:0] win_V_1_2_2_reg_2462;
reg   [19:0] win_V_2_2_2_reg_2468;
reg   [63:0] p_Val2_2_reg_2475;
reg   [19:0] lbuf_V_1_load_4_reg_2480;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [19:0] ap_phi_reg_pp0_iter0_win_V_1_0_2_3_reg_590;
wire    ap_block_pp0_stage2_11001;
reg   [19:0] ap_phi_reg_pp0_iter0_win_V_1_1_2_reg_601;
reg   [19:0] ap_phi_mux_win_V_2_0_2_3_phi_fu_616_p4;
reg   [19:0] ap_phi_mux_win_V_2_1_2_phi_fu_628_p4;
wire   [63:0] zext_ln533_fu_944_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln538_1_fu_960_p1;
wire   [63:0] zext_ln519_fu_1004_p1;
wire   [63:0] zext_ln513_fu_907_p1;
wire   [63:0] zext_ln538_2_fu_1071_p1;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
reg   [5:0] c_V_fu_220;
wire   [5:0] add_ln840_fu_1928_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_c_V_load;
reg   [5:0] r_V_fu_224;
reg   [5:0] ap_sig_allocacmp_r_V_4;
reg   [10:0] indvar_flatten14_fu_228;
wire   [10:0] add_ln1027_fu_782_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten14_load;
reg   [19:0] win_V_0_0_1_fu_232;
wire   [19:0] win_V_0_0_2_3_fu_1161_p3;
reg   [19:0] win_V_0_1_1_fu_236;
wire   [19:0] win_V_0_1_2_fu_1167_p3;
reg   [19:0] win_V_0_2_1_fu_240;
reg   [19:0] win_V_1_0_1_fu_244;
reg   [19:0] win_V_1_1_1_fu_248;
reg   [19:0] win_V_1_2_1_fu_252;
reg   [19:0] win_V_2_0_1_fu_256;
reg   [19:0] win_V_2_1_1_fu_260;
reg   [19:0] win_V_2_2_1_fu_264;
wire   [4:0] empty_fu_712_p1;
wire   [5:0] ret_V_11_fu_716_p2;
wire   [4:0] p_neg_fu_736_p2;
wire   [3:0] p_lshr_cast_fu_742_p4;
wire   [4:0] ret_V_34_tr_cast_fu_722_p2;
wire   [0:0] tmp_fu_728_p3;
wire   [3:0] p_neg_t_fu_752_p2;
wire   [3:0] p_lshr_f_cast_fu_758_p4;
wire   [0:0] icmp_ln1027_2_fu_797_p2;
wire   [5:0] r_V_3_fu_791_p2;
wire   [0:0] cmp_i_i496_mid1_fu_827_p2;
wire   [0:0] cmp_i_i496_fu_706_p2;
wire   [4:0] empty_80_fu_841_p1;
wire   [4:0] p_neg_mid1_fu_859_p2;
wire   [3:0] p_lshr_cast_mid1_fu_865_p4;
wire   [4:0] ret_V_34_tr_cast_mid1_fu_845_p2;
wire   [0:0] tmp_26_fu_851_p3;
wire   [3:0] p_neg_t_mid1_fu_875_p2;
wire   [3:0] p_lshr_f_cast_mid1_fu_881_p4;
wire   [3:0] p_mid112_fu_891_p3;
wire   [3:0] empty_79_fu_768_p3;
wire   [3:0] select_ln513_3_fu_899_p3;
wire   [5:0] select_ln513_4_fu_912_p3;
wire   [4:0] trunc_ln513_1_fu_932_p1;
wire   [6:0] zext_ln538_fu_950_p1;
wire   [6:0] add_ln538_fu_954_p2;
wire   [10:0] zext_ln186_fu_966_p1;
wire   [10:0] shl_ln186_mid2_fu_819_p3;
wire   [9:0] zext_ln186_1_fu_970_p1;
wire   [9:0] trunc_ln186_mid2_fu_936_p3;
wire   [10:0] addr_V_fu_974_p2;
wire   [0:0] tmp_29_fu_986_p3;
wire   [9:0] ret_V_fu_980_p2;
wire   [11:0] tmp_s_fu_994_p4;
wire   [0:0] select_ln513_2_fu_833_p3;
wire   [0:0] icmp_ln1035_fu_1015_p2;
wire   [6:0] tmp_31_cast_fu_1064_p3;
wire   [5:0] or_ln517_fu_1077_p2;
wire   [0:0] tmp_28_fu_1081_p3;
wire   [59:0] trunc_ln516_fu_1089_p1;
wire   [59:0] p_Val2_s_fu_1093_p3;
wire   [1:0] p_and_t_fu_1141_p3;
wire   [1:0] sub_ln513_fu_1148_p2;
wire   [19:0] sub_ln813_fu_1209_p2;
wire   [19:0] select_ln562_fu_1215_p3;
wire   [19:0] sub_ln813_1_fu_1226_p2;
wire   [19:0] select_ln562_1_fu_1231_p3;
wire   [19:0] sub_ln813_2_fu_1241_p2;
wire   [19:0] select_ln562_2_fu_1247_p3;
wire   [19:0] sub_ln813_3_fu_1258_p2;
wire   [19:0] select_ln562_3_fu_1264_p3;
wire   [19:0] sub_ln813_4_fu_1275_p2;
wire   [19:0] select_ln562_4_fu_1280_p3;
wire   [19:0] sub_ln813_5_fu_1290_p2;
wire   [19:0] select_ln562_5_fu_1296_p3;
wire   [19:0] sub_ln813_6_fu_1307_p2;
wire   [19:0] select_ln562_6_fu_1313_p3;
wire   [19:0] sub_ln813_7_fu_1324_p2;
wire   [19:0] select_ln562_7_fu_1329_p3;
wire   [19:0] sub_ln813_8_fu_1339_p2;
wire   [19:0] select_ln562_8_fu_1344_p3;
wire   [19:0] sub_ln813_9_fu_1354_p2;
wire   [19:0] select_ln562_9_fu_1360_p3;
wire   [19:0] sub_ln813_10_fu_1371_p2;
wire   [19:0] select_ln562_10_fu_1376_p3;
wire   [19:0] sub_ln813_11_fu_1386_p2;
wire   [19:0] select_ln562_11_fu_1392_p3;
wire   [19:0] sub_ln813_12_fu_1403_p2;
wire   [19:0] select_ln562_12_fu_1409_p3;
wire   [19:0] sub_ln813_13_fu_1420_p2;
wire   [19:0] select_ln562_13_fu_1425_p3;
wire   [19:0] sub_ln813_14_fu_1435_p2;
wire   [19:0] select_ln562_14_fu_1441_p3;
wire   [19:0] sub_ln813_15_fu_1452_p2;
wire   [19:0] select_ln562_15_fu_1458_p3;
wire   [19:0] sub_ln813_16_fu_1469_p2;
wire   [19:0] select_ln562_16_fu_1474_p3;
wire   [19:0] sub_ln813_17_fu_1484_p2;
wire   [19:0] select_ln562_17_fu_1489_p3;
wire   [19:0] sub_ln813_18_fu_1499_p2;
wire   [19:0] select_ln562_18_fu_1505_p3;
wire   [19:0] sub_ln813_19_fu_1516_p2;
wire   [19:0] select_ln562_19_fu_1521_p3;
wire   [19:0] sub_ln813_20_fu_1531_p2;
wire   [19:0] select_ln562_20_fu_1537_p3;
wire   [19:0] sub_ln813_21_fu_1548_p2;
wire   [19:0] select_ln562_21_fu_1554_p3;
wire   [19:0] sub_ln813_22_fu_1565_p2;
wire   [19:0] select_ln562_22_fu_1570_p3;
wire   [19:0] sub_ln813_23_fu_1580_p2;
wire   [19:0] select_ln562_23_fu_1586_p3;
wire   [19:0] sub_ln813_24_fu_1597_p2;
wire   [19:0] select_ln562_24_fu_1603_p3;
wire   [19:0] sub_ln813_25_fu_1614_p2;
wire   [19:0] select_ln562_25_fu_1619_p3;
wire   [19:0] sub_ln813_26_fu_1629_p2;
wire   [19:0] select_ln562_26_fu_1634_p3;
wire  signed [20:0] sext_ln813_fu_1222_p1;
wire  signed [20:0] sext_ln813_2_fu_1254_p1;
wire   [20:0] add_ln813_fu_1644_p2;
wire  signed [21:0] sext_ln813_27_fu_1650_p1;
wire  signed [21:0] sext_ln813_1_fu_1237_p1;
wire   [21:0] add_ln813_1_fu_1654_p2;
wire  signed [20:0] sext_ln813_4_fu_1286_p1;
wire  signed [20:0] sext_ln813_5_fu_1303_p1;
wire   [20:0] add_ln813_2_fu_1664_p2;
wire  signed [21:0] sext_ln813_29_fu_1670_p1;
wire  signed [21:0] sext_ln813_3_fu_1271_p1;
wire   [21:0] add_ln813_3_fu_1674_p2;
wire  signed [22:0] sext_ln813_30_fu_1680_p1;
wire  signed [22:0] sext_ln813_28_fu_1660_p1;
wire   [22:0] add_ln813_4_fu_1684_p2;
wire  signed [20:0] sext_ln813_7_fu_1335_p1;
wire  signed [20:0] sext_ln813_8_fu_1350_p1;
wire   [20:0] add_ln813_5_fu_1694_p2;
wire  signed [21:0] sext_ln813_32_fu_1700_p1;
wire  signed [21:0] sext_ln813_6_fu_1320_p1;
wire   [21:0] add_ln813_6_fu_1704_p2;
wire  signed [20:0] sext_ln813_9_fu_1367_p1;
wire  signed [20:0] sext_ln813_10_fu_1382_p1;
wire   [20:0] add_ln813_7_fu_1714_p2;
wire  signed [20:0] sext_ln813_11_fu_1399_p1;
wire  signed [20:0] sext_ln813_12_fu_1416_p1;
wire   [20:0] add_ln813_8_fu_1724_p2;
wire  signed [21:0] sext_ln813_35_fu_1730_p1;
wire  signed [21:0] sext_ln813_34_fu_1720_p1;
wire   [21:0] add_ln813_9_fu_1734_p2;
wire  signed [22:0] sext_ln813_36_fu_1740_p1;
wire  signed [22:0] sext_ln813_33_fu_1710_p1;
wire   [22:0] add_ln813_10_fu_1744_p2;
wire  signed [20:0] sext_ln813_14_fu_1448_p1;
wire  signed [20:0] sext_ln813_15_fu_1465_p1;
wire   [20:0] add_ln813_12_fu_1754_p2;
wire  signed [21:0] sext_ln813_38_fu_1760_p1;
wire  signed [21:0] sext_ln813_13_fu_1431_p1;
wire   [21:0] add_ln813_13_fu_1764_p2;
wire  signed [20:0] sext_ln813_16_fu_1480_p1;
wire  signed [20:0] sext_ln813_17_fu_1495_p1;
wire   [20:0] add_ln813_14_fu_1774_p2;
wire  signed [20:0] sext_ln813_18_fu_1512_p1;
wire  signed [20:0] sext_ln813_19_fu_1527_p1;
wire   [20:0] add_ln813_15_fu_1784_p2;
wire  signed [21:0] sext_ln813_41_fu_1790_p1;
wire  signed [21:0] sext_ln813_40_fu_1780_p1;
wire   [21:0] add_ln813_16_fu_1794_p2;
wire  signed [22:0] sext_ln813_42_fu_1800_p1;
wire  signed [22:0] sext_ln813_39_fu_1770_p1;
wire   [22:0] add_ln813_17_fu_1804_p2;
wire  signed [20:0] sext_ln813_21_fu_1561_p1;
wire  signed [20:0] sext_ln813_22_fu_1576_p1;
wire   [20:0] add_ln813_18_fu_1814_p2;
wire  signed [21:0] sext_ln813_44_fu_1820_p1;
wire  signed [21:0] sext_ln813_20_fu_1544_p1;
wire   [21:0] add_ln813_19_fu_1824_p2;
wire  signed [20:0] sext_ln813_23_fu_1593_p1;
wire  signed [20:0] sext_ln813_24_fu_1610_p1;
wire   [20:0] add_ln813_20_fu_1834_p2;
wire  signed [20:0] sext_ln813_25_fu_1625_p1;
wire  signed [20:0] sext_ln813_26_fu_1640_p1;
wire   [20:0] add_ln813_21_fu_1844_p2;
wire  signed [21:0] sext_ln813_47_fu_1850_p1;
wire  signed [21:0] sext_ln813_46_fu_1840_p1;
wire   [21:0] add_ln813_22_fu_1854_p2;
wire  signed [22:0] sext_ln813_48_fu_1860_p1;
wire  signed [22:0] sext_ln813_45_fu_1830_p1;
wire   [22:0] add_ln813_23_fu_1864_p2;
wire  signed [23:0] sext_ln813_49_fu_1870_p1;
wire  signed [23:0] sext_ln813_43_fu_1810_p1;
wire  signed [23:0] sext_ln813_37_fu_1750_p1;
wire  signed [23:0] sext_ln813_31_fu_1690_p1;
wire   [23:0] add_ln813_11_fu_1880_p2;
wire   [23:0] add_ln813_24_fu_1874_p2;
wire   [23:0] add_ln813_25_fu_1886_p2;
wire   [4:0] trunc_ln552_fu_1897_p1;
wire   [1:0] select_ln513_5_fu_1154_p3;
wire   [4:0] add_ln552_fu_1900_p2;
wire   [6:0] bvh_d_index_fu_1906_p3;
wire  signed [31:0] sext_ln1138_fu_1914_p1;
wire   [0:0] icmp_ln568_fu_1892_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [2:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1328;
reg    ap_condition_1333;
reg    ap_condition_1340;
reg    ap_condition_1345;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1333)) begin
            ap_phi_reg_pp0_iter0_win_V_1_0_2_3_reg_590 <= 20'd0;
        end else if ((1'b1 == ap_condition_1328)) begin
            ap_phi_reg_pp0_iter0_win_V_1_0_2_3_reg_590 <= lbuf_V_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1333)) begin
            ap_phi_reg_pp0_iter0_win_V_1_1_2_reg_601 <= 20'd0;
        end else if ((1'b1 == ap_condition_1328)) begin
            ap_phi_reg_pp0_iter0_win_V_1_1_2_reg_601 <= lbuf_V_1_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        c_V_fu_220 <= 6'd0;
    end else if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        c_V_fu_220 <= add_ln840_fu_1928_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln1027_fu_776_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten14_fu_228 <= add_ln1027_fu_782_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten14_fu_228 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln1027_fu_776_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            r_V_fu_224 <= select_ln513_1_fu_811_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            r_V_fu_224 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        win_V_0_0_1_fu_232 <= win_V_0_0_2_0;
    end else if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_0_0_1_fu_232 <= win_V_0_0_2_3_fu_1161_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        win_V_0_1_1_fu_236 <= win_V_0_1_2_0115;
    end else if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_0_1_1_fu_236 <= win_V_0_1_2_fu_1167_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        win_V_0_2_1_fu_240 <= win_V_0_2_2_0117;
    end else if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        win_V_0_2_1_fu_240 <= win_V_0_2_2_fu_1101_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        win_V_1_0_1_fu_244 <= win_V_1_0_2_0;
    end else if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_1_0_1_fu_244 <= ap_phi_reg_pp0_iter0_win_V_1_0_2_3_reg_590;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        win_V_1_1_1_fu_248 <= win_V_1_1_2_0120;
    end else if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_1_1_1_fu_248 <= ap_phi_reg_pp0_iter0_win_V_1_1_2_reg_601;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        win_V_1_2_1_fu_252 <= win_V_1_2_2_0122;
    end else if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        win_V_1_2_1_fu_252 <= {{p_Val2_s_fu_1093_p3[39:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        win_V_2_0_1_fu_256 <= win_V_2_0_2_0;
    end else if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_2_0_1_fu_256 <= ap_phi_mux_win_V_2_0_2_3_phi_fu_616_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        win_V_2_1_1_fu_260 <= win_V_2_1_2_0125;
    end else if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_2_1_1_fu_260 <= ap_phi_mux_win_V_2_1_2_phi_fu_628_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        win_V_2_2_1_fu_264 <= win_V_2_2_2_0127;
    end else if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        win_V_2_2_1_fu_264 <= {{p_Val2_s_fu_1093_p3[59:40]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_776_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln555_reg_2343 <= and_ln555_fu_1021_p2;
        lbuf_V_0_addr_1_reg_2315 <= zext_ln538_1_fu_960_p1;
        lbuf_V_0_addr_reg_2309[5 : 0] <= zext_ln533_fu_944_p1[5 : 0];
        lbuf_V_1_addr_1_reg_2327 <= zext_ln538_1_fu_960_p1;
        lbuf_V_1_addr_reg_2321[5 : 0] <= zext_ln533_fu_944_p1[5 : 0];
        lnot_i_i614_reg_2337 <= lnot_i_i614_fu_1009_p2;
        select_ln513_1_reg_2294 <= select_ln513_1_fu_811_p3;
        select_ln513_reg_2286 <= select_ln513_fu_803_p3;
        tmp_27_reg_2304 <= select_ln513_4_fu_912_p3[32'd5];
        trunc_ln513_reg_2299 <= trunc_ln513_fu_920_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1027_reg_2282 <= icmp_ln1027_fu_776_p2;
        lnot_i_i614_reg_2337_pp0_iter1_reg <= lnot_i_i614_reg_2337;
        sext_ln779_cast_reg_2277 <= sext_ln779_cast_fu_636_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        lbuf_V_0_addr_2_reg_2424[5 : 0] <= zext_ln538_2_fu_1071_p1[5 : 0];
        lbuf_V_1_addr_2_reg_2430[5 : 0] <= zext_ln538_2_fu_1071_p1[5 : 0];
        win_V_0_2_2_reg_2445 <= win_V_0_2_2_fu_1101_p1;
        win_V_1_2_2_reg_2462 <= {{p_Val2_s_fu_1093_p3[39:20]}};
        win_V_2_2_2_reg_2468 <= {{p_Val2_s_fu_1093_p3[59:40]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        lbuf_V_0_addr_2_reg_2424_pp0_iter1_reg[5 : 0] <= lbuf_V_0_addr_2_reg_2424[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (lnot_i_i614_reg_2337 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lbuf_V_1_load_4_reg_2480 <= lbuf_V_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        lbuf_V_1_load_reg_2440 <= lbuf_V_1_q1;
        win_V_0_0_2_reg_2435 <= lbuf_V_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln555_fu_1021_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_776_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outwords_V_addr_reg_2347 <= zext_ln513_fu_907_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln555_reg_2343) & (icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Val2_2_reg_2475 <= outwords_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        win_V_0_0_1_1_reg_2352 <= win_V_0_0_1_fu_232;
        win_V_0_1_1_1_reg_2360 <= win_V_0_1_1_fu_236;
        win_V_0_2_1_1_reg_2368 <= win_V_0_2_1_fu_240;
        win_V_1_0_1_1_reg_2376 <= win_V_1_0_1_fu_244;
        win_V_1_1_1_1_reg_2384 <= win_V_1_1_1_fu_248;
        win_V_1_2_1_1_reg_2392 <= win_V_1_2_1_fu_252;
        win_V_2_0_1_1_reg_2400 <= win_V_2_0_1_fu_256;
        win_V_2_1_1_1_reg_2408 <= win_V_2_1_1_fu_260;
        win_V_2_2_1_1_reg_2416 <= win_V_2_2_1_fu_264;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd1) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (lnot_i_i614_reg_2337 == 1'd1))) begin
        ap_phi_mux_win_V_2_0_2_3_phi_fu_616_p4 = lbuf_V_0_q1;
    end else begin
        ap_phi_mux_win_V_2_0_2_3_phi_fu_616_p4 = 20'd0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (lnot_i_i614_reg_2337 == 1'd1))) begin
        ap_phi_mux_win_V_2_1_2_phi_fu_628_p4 = lbuf_V_1_q1;
    end else begin
        ap_phi_mux_win_V_2_1_2_phi_fu_628_p4 = 20'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_c_V_load = 6'd0;
    end else begin
        ap_sig_allocacmp_c_V_load = c_V_fu_220;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten14_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten14_load = indvar_flatten14_fu_228;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_r_V_4 = 6'd0;
    end else begin
        ap_sig_allocacmp_r_V_4 = r_V_fu_224;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dmem_V_ce0 = 1'b1;
    end else begin
        dmem_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        lbuf_V_0_address0 = lbuf_V_0_addr_2_reg_2424_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        lbuf_V_0_address0 = lbuf_V_0_addr_reg_2309;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lbuf_V_0_address0 = zext_ln538_1_fu_960_p1;
    end else begin
        lbuf_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            lbuf_V_0_address1 = lbuf_V_0_addr_1_reg_2315;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            lbuf_V_0_address1 = zext_ln538_2_fu_1071_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            lbuf_V_0_address1 = zext_ln533_fu_944_p1;
        end else begin
            lbuf_V_0_address1 = 'bx;
        end
    end else begin
        lbuf_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_V_0_ce0 = 1'b1;
    end else begin
        lbuf_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_V_0_ce1 = 1'b1;
    end else begin
        lbuf_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        lbuf_V_0_d0 = lbuf_V_1_load_4_reg_2480;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        lbuf_V_0_d0 = lbuf_V_1_q1;
    end else begin
        lbuf_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (lnot_i_i614_reg_2337_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (lnot_i_i614_reg_2337 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        lbuf_V_0_we0 = 1'b1;
    end else begin
        lbuf_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (lnot_i_i614_reg_2337 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        lbuf_V_0_we1 = 1'b1;
    end else begin
        lbuf_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            lbuf_V_1_address0 = lbuf_V_1_addr_reg_2321;
        end else if ((1'b1 == ap_condition_1340)) begin
            lbuf_V_1_address0 = lbuf_V_1_addr_1_reg_2327;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            lbuf_V_1_address0 = zext_ln538_1_fu_960_p1;
        end else begin
            lbuf_V_1_address0 = 'bx;
        end
    end else begin
        lbuf_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1345)) begin
            lbuf_V_1_address1 = lbuf_V_1_addr_2_reg_2430;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            lbuf_V_1_address1 = zext_ln538_2_fu_1071_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            lbuf_V_1_address1 = zext_ln533_fu_944_p1;
        end else begin
            lbuf_V_1_address1 = 'bx;
        end
    end else begin
        lbuf_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (lnot_i_i614_reg_2337 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_V_1_ce0 = 1'b1;
    end else begin
        lbuf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (lnot_i_i614_reg_2337 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbuf_V_1_ce1 = 1'b1;
    end else begin
        lbuf_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            lbuf_V_1_d0 = win_V_0_2_2_reg_2445;
        end else if ((1'b1 == ap_condition_1340)) begin
            lbuf_V_1_d0 = {{p_Val2_s_fu_1093_p3[39:20]}};
        end else begin
            lbuf_V_1_d0 = 'bx;
        end
    end else begin
        lbuf_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (lnot_i_i614_reg_2337 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (lnot_i_i614_reg_2337 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        lbuf_V_1_we0 = 1'b1;
    end else begin
        lbuf_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (lnot_i_i614_reg_2337 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        lbuf_V_1_we1 = 1'b1;
    end else begin
        lbuf_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            outwords_V_address0 = outwords_V_addr_reg_2347;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outwords_V_address0 = zext_ln513_fu_907_p1;
        end else begin
            outwords_V_address0 = 'bx;
        end
    end else begin
        outwords_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        outwords_V_ce0 = 1'b1;
    end else begin
        outwords_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln555_reg_2343) & (icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        outwords_V_we0 = 1'b1;
    end else begin
        outwords_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_0_0_1_2_out_o = win_V_0_0_1_1_reg_2352;
    end else begin
        win_V_0_0_1_2_out_o = win_V_0_0_1_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_0_0_1_2_out_o_ap_vld = 1'b1;
    end else begin
        win_V_0_0_1_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_0_0_1_out_ap_vld = 1'b1;
    end else begin
        win_V_0_0_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_0_1_1_2_out_o = win_V_0_1_1_1_reg_2360;
    end else begin
        win_V_0_1_1_2_out_o = win_V_0_1_1_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_0_1_1_2_out_o_ap_vld = 1'b1;
    end else begin
        win_V_0_1_1_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_0_1_1_out_ap_vld = 1'b1;
    end else begin
        win_V_0_1_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_0_2_1_2_out_o = win_V_0_2_1_1_reg_2368;
    end else begin
        win_V_0_2_1_2_out_o = win_V_0_2_1_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_0_2_1_2_out_o_ap_vld = 1'b1;
    end else begin
        win_V_0_2_1_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_0_2_1_out_ap_vld = 1'b1;
    end else begin
        win_V_0_2_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_1_0_1_2_out_o = win_V_1_0_1_1_reg_2376;
    end else begin
        win_V_1_0_1_2_out_o = win_V_1_0_1_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_1_0_1_2_out_o_ap_vld = 1'b1;
    end else begin
        win_V_1_0_1_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_1_0_1_out_ap_vld = 1'b1;
    end else begin
        win_V_1_0_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_1_1_1_2_out_o = win_V_1_1_1_1_reg_2384;
    end else begin
        win_V_1_1_1_2_out_o = win_V_1_1_1_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_1_1_1_2_out_o_ap_vld = 1'b1;
    end else begin
        win_V_1_1_1_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_1_1_1_out_ap_vld = 1'b1;
    end else begin
        win_V_1_1_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_1_2_1_2_out_o = win_V_1_2_1_1_reg_2392;
    end else begin
        win_V_1_2_1_2_out_o = win_V_1_2_1_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_1_2_1_2_out_o_ap_vld = 1'b1;
    end else begin
        win_V_1_2_1_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_1_2_1_out_ap_vld = 1'b1;
    end else begin
        win_V_1_2_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_2_0_1_2_out_o = win_V_2_0_1_1_reg_2400;
    end else begin
        win_V_2_0_1_2_out_o = win_V_2_0_1_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_2_0_1_2_out_o_ap_vld = 1'b1;
    end else begin
        win_V_2_0_1_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_2_0_1_out_ap_vld = 1'b1;
    end else begin
        win_V_2_0_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_2_1_1_2_out_o = win_V_2_1_1_1_reg_2408;
    end else begin
        win_V_2_1_1_2_out_o = win_V_2_1_1_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_2_1_1_2_out_o_ap_vld = 1'b1;
    end else begin
        win_V_2_1_1_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_2_1_1_out_ap_vld = 1'b1;
    end else begin
        win_V_2_1_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_2_2_1_2_out_o = win_V_2_2_1_1_reg_2416;
    end else begin
        win_V_2_2_1_2_out_o = win_V_2_2_1_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_2_2_1_2_out_o_ap_vld = 1'b1;
    end else begin
        win_V_2_2_1_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2282 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        win_V_2_2_1_out_ap_vld = 1'b1;
    end else begin
        win_V_2_2_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1027_fu_782_p2 = (ap_sig_allocacmp_indvar_flatten14_load + 11'd1);

assign add_ln538_fu_954_p2 = (zext_ln538_fu_950_p1 + 7'd32);

assign add_ln552_fu_1900_p2 = ($signed(trunc_ln552_fu_1897_p1) + $signed(5'd31));

assign add_ln813_10_fu_1744_p2 = ($signed(sext_ln813_36_fu_1740_p1) + $signed(sext_ln813_33_fu_1710_p1));

assign add_ln813_11_fu_1880_p2 = ($signed(sext_ln813_37_fu_1750_p1) + $signed(sext_ln813_31_fu_1690_p1));

assign add_ln813_12_fu_1754_p2 = ($signed(sext_ln813_14_fu_1448_p1) + $signed(sext_ln813_15_fu_1465_p1));

assign add_ln813_13_fu_1764_p2 = ($signed(sext_ln813_38_fu_1760_p1) + $signed(sext_ln813_13_fu_1431_p1));

assign add_ln813_14_fu_1774_p2 = ($signed(sext_ln813_16_fu_1480_p1) + $signed(sext_ln813_17_fu_1495_p1));

assign add_ln813_15_fu_1784_p2 = ($signed(sext_ln813_18_fu_1512_p1) + $signed(sext_ln813_19_fu_1527_p1));

assign add_ln813_16_fu_1794_p2 = ($signed(sext_ln813_41_fu_1790_p1) + $signed(sext_ln813_40_fu_1780_p1));

assign add_ln813_17_fu_1804_p2 = ($signed(sext_ln813_42_fu_1800_p1) + $signed(sext_ln813_39_fu_1770_p1));

assign add_ln813_18_fu_1814_p2 = ($signed(sext_ln813_21_fu_1561_p1) + $signed(sext_ln813_22_fu_1576_p1));

assign add_ln813_19_fu_1824_p2 = ($signed(sext_ln813_44_fu_1820_p1) + $signed(sext_ln813_20_fu_1544_p1));

assign add_ln813_1_fu_1654_p2 = ($signed(sext_ln813_27_fu_1650_p1) + $signed(sext_ln813_1_fu_1237_p1));

assign add_ln813_20_fu_1834_p2 = ($signed(sext_ln813_23_fu_1593_p1) + $signed(sext_ln813_24_fu_1610_p1));

assign add_ln813_21_fu_1844_p2 = ($signed(sext_ln813_25_fu_1625_p1) + $signed(sext_ln813_26_fu_1640_p1));

assign add_ln813_22_fu_1854_p2 = ($signed(sext_ln813_47_fu_1850_p1) + $signed(sext_ln813_46_fu_1840_p1));

assign add_ln813_23_fu_1864_p2 = ($signed(sext_ln813_48_fu_1860_p1) + $signed(sext_ln813_45_fu_1830_p1));

assign add_ln813_24_fu_1874_p2 = ($signed(sext_ln813_49_fu_1870_p1) + $signed(sext_ln813_43_fu_1810_p1));

assign add_ln813_25_fu_1886_p2 = (add_ln813_11_fu_1880_p2 + add_ln813_24_fu_1874_p2);

assign add_ln813_2_fu_1664_p2 = ($signed(sext_ln813_4_fu_1286_p1) + $signed(sext_ln813_5_fu_1303_p1));

assign add_ln813_3_fu_1674_p2 = ($signed(sext_ln813_29_fu_1670_p1) + $signed(sext_ln813_3_fu_1271_p1));

assign add_ln813_4_fu_1684_p2 = ($signed(sext_ln813_30_fu_1680_p1) + $signed(sext_ln813_28_fu_1660_p1));

assign add_ln813_5_fu_1694_p2 = ($signed(sext_ln813_7_fu_1335_p1) + $signed(sext_ln813_8_fu_1350_p1));

assign add_ln813_6_fu_1704_p2 = ($signed(sext_ln813_32_fu_1700_p1) + $signed(sext_ln813_6_fu_1320_p1));

assign add_ln813_7_fu_1714_p2 = ($signed(sext_ln813_9_fu_1367_p1) + $signed(sext_ln813_10_fu_1382_p1));

assign add_ln813_8_fu_1724_p2 = ($signed(sext_ln813_11_fu_1399_p1) + $signed(sext_ln813_12_fu_1416_p1));

assign add_ln813_9_fu_1734_p2 = ($signed(sext_ln813_35_fu_1730_p1) + $signed(sext_ln813_34_fu_1720_p1));

assign add_ln813_fu_1644_p2 = ($signed(sext_ln813_fu_1222_p1) + $signed(sext_ln813_2_fu_1254_p1));

assign add_ln840_fu_1928_p2 = (select_ln513_reg_2286 + 6'd1);

assign addr_V_fu_974_p2 = (zext_ln186_fu_966_p1 + shl_ln186_mid2_fu_819_p3);

assign and_ln555_fu_1021_p2 = (select_ln513_2_fu_833_p3 & icmp_ln1035_fu_1015_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1328 = ((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (lnot_i_i614_reg_2337 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1333 = ((1'b0 == ap_block_pp0_stage0_11001) & (lnot_i_i614_fu_1009_p2 == 1'd0) & (icmp_ln1027_fu_776_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1340 = ((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (lnot_i_i614_reg_2337 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1345 = ((icmp_ln1027_reg_2282 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (lnot_i_i614_reg_2337 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign bvh_d_index_fu_1906_p3 = {{select_ln513_5_fu_1154_p3}, {add_ln552_fu_1900_p2}};

assign cmp_i_i496_fu_706_p2 = ((ap_sig_allocacmp_r_V_4 != 6'd0) ? 1'b1 : 1'b0);

assign cmp_i_i496_mid1_fu_827_p2 = ((r_V_3_fu_791_p2 != 6'd0) ? 1'b1 : 1'b0);

assign dmem_V_address0 = zext_ln519_fu_1004_p1;

assign empty_79_fu_768_p3 = ((tmp_fu_728_p3[0:0] == 1'b1) ? p_neg_t_fu_752_p2 : p_lshr_f_cast_fu_758_p4);

assign empty_80_fu_841_p1 = r_V_3_fu_791_p2[4:0];

assign empty_fu_712_p1 = ap_sig_allocacmp_r_V_4[4:0];

assign icmp_ln1027_2_fu_797_p2 = ((ap_sig_allocacmp_c_V_load == 6'd33) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_776_p2 = ((ap_sig_allocacmp_indvar_flatten14_load == 11'd1089) ? 1'b1 : 1'b0);

assign icmp_ln1035_fu_1015_p2 = ((select_ln513_fu_803_p3 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln568_fu_1892_p2 = (($signed(add_ln813_25_fu_1886_p2) < $signed(sext_ln779_cast_reg_2277)) ? 1'b1 : 1'b0);

assign lbuf_V_0_d1 = lbuf_V_1_q0;

assign lbuf_V_1_d1 = win_V_2_2_2_reg_2468;

assign lnot_i_i614_fu_1009_p2 = ((select_ln513_fu_803_p3 != 6'd32) ? 1'b1 : 1'b0);

assign or_ln517_fu_1077_p2 = (select_ln513_reg_2286 | select_ln513_1_reg_2294);

always @ (*) begin
    outwords_V_d0 = p_Val2_2_reg_2475;
    outwords_V_d0[sext_ln1138_fu_1914_p1] = |(icmp_ln568_fu_1892_p2);
end

assign p_Val2_s_fu_1093_p3 = ((tmp_28_fu_1081_p3[0:0] == 1'b1) ? 60'd0 : trunc_ln516_fu_1089_p1);

assign p_and_t_fu_1141_p3 = {{1'd0}, {trunc_ln513_reg_2299}};

assign p_lshr_cast_fu_742_p4 = {{p_neg_fu_736_p2[4:1]}};

assign p_lshr_cast_mid1_fu_865_p4 = {{p_neg_mid1_fu_859_p2[4:1]}};

assign p_lshr_f_cast_fu_758_p4 = {{ret_V_34_tr_cast_fu_722_p2[4:1]}};

assign p_lshr_f_cast_mid1_fu_881_p4 = {{ret_V_34_tr_cast_mid1_fu_845_p2[4:1]}};

assign p_mid112_fu_891_p3 = ((tmp_26_fu_851_p3[0:0] == 1'b1) ? p_neg_t_mid1_fu_875_p2 : p_lshr_f_cast_mid1_fu_881_p4);

assign p_neg_fu_736_p2 = (5'd1 - empty_fu_712_p1);

assign p_neg_mid1_fu_859_p2 = (5'd1 - empty_80_fu_841_p1);

assign p_neg_t_fu_752_p2 = (4'd0 - p_lshr_cast_fu_742_p4);

assign p_neg_t_mid1_fu_875_p2 = (4'd0 - p_lshr_cast_mid1_fu_865_p4);

assign r_V_3_fu_791_p2 = (ap_sig_allocacmp_r_V_4 + 6'd1);

assign ret_V_11_fu_716_p2 = ($signed(ap_sig_allocacmp_r_V_4) + $signed(6'd63));

assign ret_V_34_tr_cast_fu_722_p2 = ($signed(empty_fu_712_p1) + $signed(5'd31));

assign ret_V_34_tr_cast_mid1_fu_845_p2 = ($signed(empty_80_fu_841_p1) + $signed(5'd31));

assign ret_V_fu_980_p2 = (zext_ln186_1_fu_970_p1 + trunc_ln186_mid2_fu_936_p3);

assign select_ln513_1_fu_811_p3 = ((icmp_ln1027_2_fu_797_p2[0:0] == 1'b1) ? r_V_3_fu_791_p2 : ap_sig_allocacmp_r_V_4);

assign select_ln513_2_fu_833_p3 = ((icmp_ln1027_2_fu_797_p2[0:0] == 1'b1) ? cmp_i_i496_mid1_fu_827_p2 : cmp_i_i496_fu_706_p2);

assign select_ln513_3_fu_899_p3 = ((icmp_ln1027_2_fu_797_p2[0:0] == 1'b1) ? p_mid112_fu_891_p3 : empty_79_fu_768_p3);

assign select_ln513_4_fu_912_p3 = ((icmp_ln1027_2_fu_797_p2[0:0] == 1'b1) ? ap_sig_allocacmp_r_V_4 : ret_V_11_fu_716_p2);

assign select_ln513_5_fu_1154_p3 = ((tmp_27_reg_2304[0:0] == 1'b1) ? sub_ln513_fu_1148_p2 : p_and_t_fu_1141_p3);

assign select_ln513_fu_803_p3 = ((icmp_ln1027_2_fu_797_p2[0:0] == 1'b1) ? 6'd0 : ap_sig_allocacmp_c_V_load);

assign select_ln562_10_fu_1376_p3 = ((icmp_ln779_9[0:0] == 1'b1) ? win_V_1_0_1_1_reg_2376 : sub_ln813_10_fu_1371_p2);

assign select_ln562_11_fu_1392_p3 = ((icmp_ln779_10[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_win_V_1_0_2_3_reg_590 : sub_ln813_11_fu_1386_p2);

assign select_ln562_12_fu_1409_p3 = ((icmp_ln779_11[0:0] == 1'b1) ? win_V_1_1_1_2_out_i : sub_ln813_12_fu_1403_p2);

assign select_ln562_13_fu_1425_p3 = ((icmp_ln779_12[0:0] == 1'b1) ? win_V_1_1_1_1_reg_2384 : sub_ln813_13_fu_1420_p2);

assign select_ln562_14_fu_1441_p3 = ((icmp_ln779_13[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_win_V_1_1_2_reg_601 : sub_ln813_14_fu_1435_p2);

assign select_ln562_15_fu_1458_p3 = ((icmp_ln779_14[0:0] == 1'b1) ? win_V_1_2_1_2_out_i : sub_ln813_15_fu_1452_p2);

assign select_ln562_16_fu_1474_p3 = ((icmp_ln779_15[0:0] == 1'b1) ? win_V_1_2_1_1_reg_2392 : sub_ln813_16_fu_1469_p2);

assign select_ln562_17_fu_1489_p3 = ((wtbuf_V_1_1_cast1[0:0] == 1'b1) ? sub_ln813_17_fu_1484_p2 : win_V_1_2_2_reg_2462);

assign select_ln562_18_fu_1505_p3 = ((icmp_ln779_16[0:0] == 1'b1) ? win_V_2_0_1_2_out_i : sub_ln813_18_fu_1499_p2);

assign select_ln562_19_fu_1521_p3 = ((icmp_ln779_17[0:0] == 1'b1) ? win_V_2_0_1_1_reg_2400 : sub_ln813_19_fu_1516_p2);

assign select_ln562_1_fu_1231_p3 = ((icmp_ln779_1[0:0] == 1'b1) ? win_V_0_0_1_1_reg_2352 : sub_ln813_1_fu_1226_p2);

assign select_ln562_20_fu_1537_p3 = ((icmp_ln779_18[0:0] == 1'b1) ? ap_phi_mux_win_V_2_0_2_3_phi_fu_616_p4 : sub_ln813_20_fu_1531_p2);

assign select_ln562_21_fu_1554_p3 = ((icmp_ln779_19[0:0] == 1'b1) ? win_V_2_1_1_2_out_i : sub_ln813_21_fu_1548_p2);

assign select_ln562_22_fu_1570_p3 = ((icmp_ln779_20[0:0] == 1'b1) ? win_V_2_1_1_1_reg_2408 : sub_ln813_22_fu_1565_p2);

assign select_ln562_23_fu_1586_p3 = ((icmp_ln779_21[0:0] == 1'b1) ? ap_phi_mux_win_V_2_1_2_phi_fu_628_p4 : sub_ln813_23_fu_1580_p2);

assign select_ln562_24_fu_1603_p3 = ((icmp_ln779_22[0:0] == 1'b1) ? win_V_2_2_1_2_out_i : sub_ln813_24_fu_1597_p2);

assign select_ln562_25_fu_1619_p3 = ((icmp_ln779_23[0:0] == 1'b1) ? win_V_2_2_1_1_reg_2416 : sub_ln813_25_fu_1614_p2);

assign select_ln562_26_fu_1634_p3 = ((wtbuf_V_2_1_cast1[0:0] == 1'b1) ? sub_ln813_26_fu_1629_p2 : win_V_2_2_2_reg_2468);

assign select_ln562_2_fu_1247_p3 = ((icmp_ln779_2[0:0] == 1'b1) ? win_V_0_0_2_3_fu_1161_p3 : sub_ln813_2_fu_1241_p2);

assign select_ln562_3_fu_1264_p3 = ((icmp_ln779_3[0:0] == 1'b1) ? win_V_0_1_1_2_out_i : sub_ln813_3_fu_1258_p2);

assign select_ln562_4_fu_1280_p3 = ((icmp_ln779_4[0:0] == 1'b1) ? win_V_0_1_1_1_reg_2360 : sub_ln813_4_fu_1275_p2);

assign select_ln562_5_fu_1296_p3 = ((icmp_ln779_5[0:0] == 1'b1) ? win_V_0_1_2_fu_1167_p3 : sub_ln813_5_fu_1290_p2);

assign select_ln562_6_fu_1313_p3 = ((icmp_ln779_6[0:0] == 1'b1) ? win_V_0_2_1_2_out_i : sub_ln813_6_fu_1307_p2);

assign select_ln562_7_fu_1329_p3 = ((icmp_ln779_7[0:0] == 1'b1) ? win_V_0_2_1_1_reg_2368 : sub_ln813_7_fu_1324_p2);

assign select_ln562_8_fu_1344_p3 = ((wtbuf_V_0_1_cast1[0:0] == 1'b1) ? sub_ln813_8_fu_1339_p2 : win_V_0_2_2_reg_2445);

assign select_ln562_9_fu_1360_p3 = ((icmp_ln779_8[0:0] == 1'b1) ? win_V_1_0_1_2_out_i : sub_ln813_9_fu_1354_p2);

assign select_ln562_fu_1215_p3 = ((icmp_ln779[0:0] == 1'b1) ? win_V_0_0_1_2_out_i : sub_ln813_fu_1209_p2);

assign sext_ln1138_fu_1914_p1 = $signed(bvh_d_index_fu_1906_p3);

assign sext_ln779_cast_fu_636_p1 = $signed(sext_ln779);

assign sext_ln813_10_fu_1382_p1 = $signed(select_ln562_10_fu_1376_p3);

assign sext_ln813_11_fu_1399_p1 = $signed(select_ln562_11_fu_1392_p3);

assign sext_ln813_12_fu_1416_p1 = $signed(select_ln562_12_fu_1409_p3);

assign sext_ln813_13_fu_1431_p1 = $signed(select_ln562_13_fu_1425_p3);

assign sext_ln813_14_fu_1448_p1 = $signed(select_ln562_14_fu_1441_p3);

assign sext_ln813_15_fu_1465_p1 = $signed(select_ln562_15_fu_1458_p3);

assign sext_ln813_16_fu_1480_p1 = $signed(select_ln562_16_fu_1474_p3);

assign sext_ln813_17_fu_1495_p1 = $signed(select_ln562_17_fu_1489_p3);

assign sext_ln813_18_fu_1512_p1 = $signed(select_ln562_18_fu_1505_p3);

assign sext_ln813_19_fu_1527_p1 = $signed(select_ln562_19_fu_1521_p3);

assign sext_ln813_1_fu_1237_p1 = $signed(select_ln562_1_fu_1231_p3);

assign sext_ln813_20_fu_1544_p1 = $signed(select_ln562_20_fu_1537_p3);

assign sext_ln813_21_fu_1561_p1 = $signed(select_ln562_21_fu_1554_p3);

assign sext_ln813_22_fu_1576_p1 = $signed(select_ln562_22_fu_1570_p3);

assign sext_ln813_23_fu_1593_p1 = $signed(select_ln562_23_fu_1586_p3);

assign sext_ln813_24_fu_1610_p1 = $signed(select_ln562_24_fu_1603_p3);

assign sext_ln813_25_fu_1625_p1 = $signed(select_ln562_25_fu_1619_p3);

assign sext_ln813_26_fu_1640_p1 = $signed(select_ln562_26_fu_1634_p3);

assign sext_ln813_27_fu_1650_p1 = $signed(add_ln813_fu_1644_p2);

assign sext_ln813_28_fu_1660_p1 = $signed(add_ln813_1_fu_1654_p2);

assign sext_ln813_29_fu_1670_p1 = $signed(add_ln813_2_fu_1664_p2);

assign sext_ln813_2_fu_1254_p1 = $signed(select_ln562_2_fu_1247_p3);

assign sext_ln813_30_fu_1680_p1 = $signed(add_ln813_3_fu_1674_p2);

assign sext_ln813_31_fu_1690_p1 = $signed(add_ln813_4_fu_1684_p2);

assign sext_ln813_32_fu_1700_p1 = $signed(add_ln813_5_fu_1694_p2);

assign sext_ln813_33_fu_1710_p1 = $signed(add_ln813_6_fu_1704_p2);

assign sext_ln813_34_fu_1720_p1 = $signed(add_ln813_7_fu_1714_p2);

assign sext_ln813_35_fu_1730_p1 = $signed(add_ln813_8_fu_1724_p2);

assign sext_ln813_36_fu_1740_p1 = $signed(add_ln813_9_fu_1734_p2);

assign sext_ln813_37_fu_1750_p1 = $signed(add_ln813_10_fu_1744_p2);

assign sext_ln813_38_fu_1760_p1 = $signed(add_ln813_12_fu_1754_p2);

assign sext_ln813_39_fu_1770_p1 = $signed(add_ln813_13_fu_1764_p2);

assign sext_ln813_3_fu_1271_p1 = $signed(select_ln562_3_fu_1264_p3);

assign sext_ln813_40_fu_1780_p1 = $signed(add_ln813_14_fu_1774_p2);

assign sext_ln813_41_fu_1790_p1 = $signed(add_ln813_15_fu_1784_p2);

assign sext_ln813_42_fu_1800_p1 = $signed(add_ln813_16_fu_1794_p2);

assign sext_ln813_43_fu_1810_p1 = $signed(add_ln813_17_fu_1804_p2);

assign sext_ln813_44_fu_1820_p1 = $signed(add_ln813_18_fu_1814_p2);

assign sext_ln813_45_fu_1830_p1 = $signed(add_ln813_19_fu_1824_p2);

assign sext_ln813_46_fu_1840_p1 = $signed(add_ln813_20_fu_1834_p2);

assign sext_ln813_47_fu_1850_p1 = $signed(add_ln813_21_fu_1844_p2);

assign sext_ln813_48_fu_1860_p1 = $signed(add_ln813_22_fu_1854_p2);

assign sext_ln813_49_fu_1870_p1 = $signed(add_ln813_23_fu_1864_p2);

assign sext_ln813_4_fu_1286_p1 = $signed(select_ln562_4_fu_1280_p3);

assign sext_ln813_5_fu_1303_p1 = $signed(select_ln562_5_fu_1296_p3);

assign sext_ln813_6_fu_1320_p1 = $signed(select_ln562_6_fu_1313_p3);

assign sext_ln813_7_fu_1335_p1 = $signed(select_ln562_7_fu_1329_p3);

assign sext_ln813_8_fu_1350_p1 = $signed(select_ln562_8_fu_1344_p3);

assign sext_ln813_9_fu_1367_p1 = $signed(select_ln562_9_fu_1360_p3);

assign sext_ln813_fu_1222_p1 = $signed(select_ln562_fu_1215_p3);

assign shl_ln186_mid2_fu_819_p3 = {{select_ln513_1_fu_811_p3}, {5'd0}};

assign sub_ln513_fu_1148_p2 = (2'd0 - p_and_t_fu_1141_p3);

assign sub_ln813_10_fu_1371_p2 = (20'd0 - win_V_1_0_1_1_reg_2376);

assign sub_ln813_11_fu_1386_p2 = (20'd0 - ap_phi_reg_pp0_iter0_win_V_1_0_2_3_reg_590);

assign sub_ln813_12_fu_1403_p2 = (20'd0 - win_V_1_1_1_2_out_i);

assign sub_ln813_13_fu_1420_p2 = (20'd0 - win_V_1_1_1_1_reg_2384);

assign sub_ln813_14_fu_1435_p2 = (20'd0 - ap_phi_reg_pp0_iter0_win_V_1_1_2_reg_601);

assign sub_ln813_15_fu_1452_p2 = (20'd0 - win_V_1_2_1_2_out_i);

assign sub_ln813_16_fu_1469_p2 = (20'd0 - win_V_1_2_1_1_reg_2392);

assign sub_ln813_17_fu_1484_p2 = (20'd0 - win_V_1_2_2_reg_2462);

assign sub_ln813_18_fu_1499_p2 = (20'd0 - win_V_2_0_1_2_out_i);

assign sub_ln813_19_fu_1516_p2 = (20'd0 - win_V_2_0_1_1_reg_2400);

assign sub_ln813_1_fu_1226_p2 = (20'd0 - win_V_0_0_1_1_reg_2352);

assign sub_ln813_20_fu_1531_p2 = (20'd0 - ap_phi_mux_win_V_2_0_2_3_phi_fu_616_p4);

assign sub_ln813_21_fu_1548_p2 = (20'd0 - win_V_2_1_1_2_out_i);

assign sub_ln813_22_fu_1565_p2 = (20'd0 - win_V_2_1_1_1_reg_2408);

assign sub_ln813_23_fu_1580_p2 = (20'd0 - ap_phi_mux_win_V_2_1_2_phi_fu_628_p4);

assign sub_ln813_24_fu_1597_p2 = (20'd0 - win_V_2_2_1_2_out_i);

assign sub_ln813_25_fu_1614_p2 = (20'd0 - win_V_2_2_1_1_reg_2416);

assign sub_ln813_26_fu_1629_p2 = (20'd0 - win_V_2_2_2_reg_2468);

assign sub_ln813_2_fu_1241_p2 = (20'd0 - win_V_0_0_2_3_fu_1161_p3);

assign sub_ln813_3_fu_1258_p2 = (20'd0 - win_V_0_1_1_2_out_i);

assign sub_ln813_4_fu_1275_p2 = (20'd0 - win_V_0_1_1_1_reg_2360);

assign sub_ln813_5_fu_1290_p2 = (20'd0 - win_V_0_1_2_fu_1167_p3);

assign sub_ln813_6_fu_1307_p2 = (20'd0 - win_V_0_2_1_2_out_i);

assign sub_ln813_7_fu_1324_p2 = (20'd0 - win_V_0_2_1_1_reg_2368);

assign sub_ln813_8_fu_1339_p2 = (20'd0 - win_V_0_2_2_reg_2445);

assign sub_ln813_9_fu_1354_p2 = (20'd0 - win_V_1_0_1_2_out_i);

assign sub_ln813_fu_1209_p2 = (20'd0 - win_V_0_0_1_2_out_i);

assign tmp_26_fu_851_p3 = ap_sig_allocacmp_r_V_4[32'd5];

assign tmp_28_fu_1081_p3 = or_ln517_fu_1077_p2[32'd5];

assign tmp_29_fu_986_p3 = addr_V_fu_974_p2[32'd10];

assign tmp_31_cast_fu_1064_p3 = {{1'd1}, {select_ln513_reg_2286}};

assign tmp_fu_728_p3 = ret_V_11_fu_716_p2[32'd5];

assign tmp_s_fu_994_p4 = {{{d_i_idx}, {tmp_29_fu_986_p3}}, {ret_V_fu_980_p2}};

assign trunc_ln186_mid2_fu_936_p3 = {{trunc_ln513_1_fu_932_p1}, {5'd0}};

assign trunc_ln513_1_fu_932_p1 = select_ln513_1_fu_811_p3[4:0];

assign trunc_ln513_fu_920_p1 = select_ln513_4_fu_912_p3[0:0];

assign trunc_ln516_fu_1089_p1 = dmem_V_q0[59:0];

assign trunc_ln552_fu_1897_p1 = select_ln513_reg_2286[4:0];

assign win_V_0_0_1_out = win_V_0_0_1_1_reg_2352;

assign win_V_0_0_2_3_fu_1161_p3 = ((lnot_i_i614_reg_2337[0:0] == 1'b1) ? win_V_0_0_2_reg_2435 : 20'd0);

assign win_V_0_1_1_out = win_V_0_1_1_1_reg_2360;

assign win_V_0_1_2_fu_1167_p3 = ((lnot_i_i614_reg_2337[0:0] == 1'b1) ? lbuf_V_1_load_reg_2440 : 20'd0);

assign win_V_0_2_1_out = win_V_0_2_1_1_reg_2368;

assign win_V_0_2_2_fu_1101_p1 = p_Val2_s_fu_1093_p3[19:0];

assign win_V_1_0_1_out = win_V_1_0_1_1_reg_2376;

assign win_V_1_1_1_out = win_V_1_1_1_1_reg_2384;

assign win_V_1_2_1_out = win_V_1_2_1_1_reg_2392;

assign win_V_2_0_1_out = win_V_2_0_1_1_reg_2400;

assign win_V_2_1_1_out = win_V_2_1_1_1_reg_2408;

assign win_V_2_2_1_out = win_V_2_2_1_1_reg_2416;

assign zext_ln186_1_fu_970_p1 = select_ln513_fu_803_p3;

assign zext_ln186_fu_966_p1 = select_ln513_fu_803_p3;

assign zext_ln513_fu_907_p1 = select_ln513_3_fu_899_p3;

assign zext_ln519_fu_1004_p1 = tmp_s_fu_994_p4;

assign zext_ln533_fu_944_p1 = select_ln513_fu_803_p3;

assign zext_ln538_1_fu_960_p1 = add_ln538_fu_954_p2;

assign zext_ln538_2_fu_1071_p1 = tmp_31_cast_fu_1064_p3;

assign zext_ln538_fu_950_p1 = select_ln513_fu_803_p3;

always @ (posedge ap_clk) begin
    lbuf_V_0_addr_reg_2309[6] <= 1'b0;
    lbuf_V_1_addr_reg_2321[6] <= 1'b0;
    lbuf_V_0_addr_2_reg_2424[6] <= 1'b1;
    lbuf_V_0_addr_2_reg_2424_pp0_iter1_reg[6] <= 1'b1;
    lbuf_V_1_addr_2_reg_2430[6] <= 1'b1;
end

endmodule //top_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS
