// Seed: 115815303
module module_0 (
    input wand id_0,
    output tri id_1,
    output tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    input wire id_5,
    output wand id_6
    , id_8
);
  logic id_9;
endmodule
module module_1 #(
    parameter id_1 = 32'd36
) (
    input  uwire id_0,
    input  uwire _id_1,
    output wor   id_2,
    input  wor   id_3,
    output uwire id_4,
    output uwire id_5,
    input  uwire id_6
);
  logic [7:0] id_8;
  assign id_8[""] = id_0;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_5,
      id_3,
      id_6,
      id_0,
      id_2
  );
  wire [id_1 : -1] id_9;
endmodule
