{
  "module_name": "tfa9879.h",
  "hash_id": "aa8f86a0b0938f4a0caa37ef07c14909ab1645b1c53f758ca43c416d5e045d11",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/tfa9879.h",
  "human_readable_source": " \n \n\n#ifndef _TFA9879_H\n#define _TFA9879_H\n\n#define TFA9879_DEVICE_CONTROL\t\t0x00\n#define TFA9879_SERIAL_INTERFACE_1\t0x01\n#define TFA9879_PCM_IOM2_FORMAT_1\t0x02\n#define TFA9879_SERIAL_INTERFACE_2\t0x03\n#define TFA9879_PCM_IOM2_FORMAT_2\t0x04\n#define TFA9879_EQUALIZER_A1\t\t0x05\n#define TFA9879_EQUALIZER_A2\t\t0x06\n#define TFA9879_EQUALIZER_B1\t\t0x07\n#define TFA9879_EQUALIZER_B2\t\t0x08\n#define TFA9879_EQUALIZER_C1\t\t0x09\n#define TFA9879_EQUALIZER_C2\t\t0x0a\n#define TFA9879_EQUALIZER_D1\t\t0x0b\n#define TFA9879_EQUALIZER_D2\t\t0x0c\n#define TFA9879_EQUALIZER_E1\t\t0x0d\n#define TFA9879_EQUALIZER_E2\t\t0x0e\n#define TFA9879_BYPASS_CONTROL\t\t0x0f\n#define TFA9879_DYNAMIC_RANGE_COMPR\t0x10\n#define TFA9879_BASS_TREBLE\t\t0x11\n#define TFA9879_HIGH_PASS_FILTER\t0x12\n#define TFA9879_VOLUME_CONTROL\t\t0x13\n#define TFA9879_MISC_CONTROL\t\t0x14\n#define TFA9879_MISC_STATUS\t\t0x15\n\n \n#define TFA9879_INPUT_SEL_MASK\t\t0x0010\n#define TFA9879_INPUT_SEL_SHIFT\t\t4\n#define TFA9879_OPMODE_MASK\t\t0x0008\n#define TFA9879_OPMODE_SHIFT\t\t3\n#define TFA9879_RESET_MASK\t\t0x0002\n#define TFA9879_RESET_SHIFT\t\t1\n#define TFA9879_POWERUP_MASK\t\t0x0001\n#define TFA9879_POWERUP_SHIFT\t\t0\n\n \n#define TFA9879_MONO_SEL_MASK\t\t0x0c00\n#define TFA9879_MONO_SEL_SHIFT\t\t10\n#define TFA9879_MONO_SEL_LEFT\t\t0\n#define TFA9879_MONO_SEL_RIGHT\t\t1\n#define TFA9879_MONO_SEL_BOTH\t\t2\n#define TFA9879_I2S_FS_MASK\t\t0x03c0\n#define TFA9879_I2S_FS_SHIFT\t\t6\n#define TFA9879_I2S_FS_8000\t\t0\n#define TFA9879_I2S_FS_11025\t\t1\n#define TFA9879_I2S_FS_12000\t\t2\n#define TFA9879_I2S_FS_16000\t\t3\n#define TFA9879_I2S_FS_22050\t\t4\n#define TFA9879_I2S_FS_24000\t\t5\n#define TFA9879_I2S_FS_32000\t\t6\n#define TFA9879_I2S_FS_44100\t\t7\n#define TFA9879_I2S_FS_48000\t\t8\n#define TFA9879_I2S_FS_64000\t\t9\n#define TFA9879_I2S_FS_88200\t\t10\n#define TFA9879_I2S_FS_96000\t\t11\n#define TFA9879_I2S_SET_MASK\t\t0x0038\n#define TFA9879_I2S_SET_SHIFT\t\t3\n#define TFA9879_I2S_SET_MSB_J_24\t2\n#define TFA9879_I2S_SET_I2S_24\t\t3\n#define TFA9879_I2S_SET_LSB_J_16\t4\n#define TFA9879_I2S_SET_LSB_J_18\t5\n#define TFA9879_I2S_SET_LSB_J_20\t6\n#define TFA9879_I2S_SET_LSB_J_24\t7\n#define TFA9879_SCK_POL_MASK\t\t0x0004\n#define TFA9879_SCK_POL_SHIFT\t\t2\n#define TFA9879_SCK_POL_NORMAL\t\t0\n#define TFA9879_SCK_POL_INVERSE\t\t1\n#define TFA9879_I_MODE_MASK\t\t0x0003\n#define TFA9879_I_MODE_SHIFT\t\t0\n#define TFA9879_I_MODE_I2S\t\t0\n#define TFA9879_I_MODE_PCM_IOM2_SHORT\t1\n#define TFA9879_I_MODE_PCM_IOM2_LONG\t2\n\n \n#define TFA9879_PCM_FS_MASK\t\t0x0800\n#define TFA9879_PCM_FS_SHIFT\t\t11\n#define TFA9879_A_LAW_MASK\t\t0x0400\n#define TFA9879_A_LAW_SHIFT\t\t10\n#define TFA9879_PCM_COMP_MASK\t\t0x0200\n#define TFA9879_PCM_COMP_SHIFT\t\t9\n#define TFA9879_PCM_DL_MASK\t\t0x0100\n#define TFA9879_PCM_DL_SHIFT\t\t8\n#define TFA9879_D1_SLOT_MASK\t\t0x00f0\n#define TFA9879_D1_SLOT_SHIFT\t\t4\n#define TFA9879_D2_SLOT_MASK\t\t0x000f\n#define TFA9879_D2_SLOT_SHIFT\t\t0\n\n \n#define TFA9879_T1_MASK\t\t\t0x8000\n#define TFA9879_T1_SHIFT\t\t15\n#define TFA9879_K1M_MASK\t\t0x7ff0\n#define TFA9879_K1M_SHIFT\t\t4\n#define TFA9879_K1E_MASK\t\t0x000f\n#define TFA9879_K1E_SHIFT\t\t0\n\n \n#define TFA9879_T2_MASK\t\t\t0x8000\n#define TFA9879_T2_SHIFT\t\t15\n#define TFA9879_K2M_MASK\t\t0x7800\n#define TFA9879_K2M_SHIFT\t\t11\n#define TFA9879_K2E_MASK\t\t0x0700\n#define TFA9879_K2E_SHIFT\t\t8\n#define TFA9879_K0_MASK\t\t\t0x00fe\n#define TFA9879_K0_SHIFT\t\t1\n#define TFA9879_S_MASK\t\t\t0x0001\n#define TFA9879_S_SHIFT\t\t\t0\n\n \n#define TFA9879_L_OCP_MASK\t\t0x00c0\n#define TFA9879_L_OCP_SHIFT\t\t6\n#define TFA9879_L_OTP_MASK\t\t0x0030\n#define TFA9879_L_OTP_SHIFT\t\t4\n#define TFA9879_CLIPCTRL_MASK\t\t0x0008\n#define TFA9879_CLIPCTRL_SHIFT\t\t3\n#define TFA9879_HPF_BP_MASK\t\t0x0004\n#define TFA9879_HPF_BP_SHIFT\t\t2\n#define TFA9879_DRC_BP_MASK\t\t0x0002\n#define TFA9879_DRC_BP_SHIFT\t\t1\n#define TFA9879_EQ_BP_MASK\t\t0x0001\n#define TFA9879_EQ_BP_SHIFT\t\t0\n\n \n#define TFA9879_AT_LVL_MASK\t\t0xf000\n#define TFA9879_AT_LVL_SHIFT\t\t12\n#define TFA9879_AT_RATE_MASK\t\t0x0f00\n#define TFA9879_AT_RATE_SHIFT\t\t8\n#define TFA9879_RL_LVL_MASK\t\t0x00f0\n#define TFA9879_RL_LVL_SHIFT\t\t4\n#define TFA9879_RL_RATE_MASK\t\t0x000f\n#define TFA9879_RL_RATE_SHIFT\t\t0\n\n \n#define TFA9879_G_TRBLE_MASK\t\t0x3e00\n#define TFA9879_G_TRBLE_SHIFT\t\t9\n#define TFA9879_F_TRBLE_MASK\t\t0x0180\n#define TFA9879_F_TRBLE_SHIFT\t\t7\n#define TFA9879_G_BASS_MASK\t\t0x007c\n#define TFA9879_G_BASS_SHIFT\t\t2\n#define TFA9879_F_BASS_MASK\t\t0x0003\n#define TFA9879_F_BASS_SHIFT\t\t0\n\n \n#define TFA9879_HP_CTRL_MASK\t\t0x00ff\n#define TFA9879_HP_CTRL_SHIFT\t\t0\n\n \n#define TFA9879_ZR_CRSS_MASK\t\t0x1000\n#define TFA9879_ZR_CRSS_SHIFT\t\t12\n#define TFA9879_VOL_MASK\t\t0x00ff\n#define TFA9879_VOL_SHIFT\t\t0\n\n \n#define TFA9879_DE_PHAS_MASK\t\t0x0c00\n#define TFA9879_DE_PHAS_SHIFT\t\t10\n#define TFA9879_H_MUTE_MASK\t\t0x0200\n#define TFA9879_H_MUTE_SHIFT\t\t9\n#define TFA9879_S_MUTE_MASK\t\t0x0100\n#define TFA9879_S_MUTE_SHIFT\t\t8\n#define TFA9879_P_LIM_MASK\t\t0x00ff\n#define TFA9879_P_LIM_SHIFT\t\t0\n\n \n#define TFA9879_PS_MASK\t\t\t0x4000\n#define TFA9879_PS_SHIFT\t\t14\n#define TFA9879_PORA_MASK\t\t0x2000\n#define TFA9879_PORA_SHIFT\t\t13\n#define TFA9879_AMP_MASK\t\t0x0600\n#define TFA9879_AMP_SHIFT\t\t9\n#define TFA9879_IBP_2_MASK\t\t0x0100\n#define TFA9879_IBP_2_SHIFT\t\t8\n#define TFA9879_OFP_2_MASK\t\t0x0080\n#define TFA9879_OFP_2_SHIFT\t\t7\n#define TFA9879_UFP_2_MASK\t\t0x0040\n#define TFA9879_UFP_2_SHIFT\t\t6\n#define TFA9879_IBP_1_MASK\t\t0x0020\n#define TFA9879_IBP_1_SHIFT\t\t5\n#define TFA9879_OFP_1_MASK\t\t0x0010\n#define TFA9879_OFP_1_SHIFT\t\t4\n#define TFA9879_UFP_1_MASK\t\t0x0008\n#define TFA9879_UFP_1_SHIFT\t\t3\n#define TFA9879_OCPOKA_MASK\t\t0x0004\n#define TFA9879_OCPOKA_SHIFT\t\t2\n#define TFA9879_OCPOKB_MASK\t\t0x0002\n#define TFA9879_OCPOKB_SHIFT\t\t1\n#define TFA9879_OTPOK_MASK\t\t0x0001\n#define TFA9879_OTPOK_SHIFT\t\t0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}