WARNING: [Vivado 12-13650] The IP file '/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Synth 8-10940] macro 'RVX_LDEF_0' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_062.v:92]
WARNING: [Synth 8-10940] macro 'RVX_LDEF_2' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_062.v:94]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/src/test_prj_mj2_fpga.v:58]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_107.v:204]
WARNING: [Synth 8-6014] Unused sequential element bypass_gen.out3_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/register_file.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element bypass_gen.read_during_write3_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/register_file.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element from_stage1_incomplete_instruction_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/decode.vhd:168]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_gen.default_mul_gen.mul_dest_reg' and it is trimmed from '66' to '64' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/alu.vhd:316]
WARNING: [Synth 8-6014] Unused sequential element amr_base_write_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/sys_call.vhd:580]
WARNING: [Synth 8-6014] Unused sequential element amr_last_write_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/sys_call.vhd:581]
WARNING: [Synth 8-3848] Net mscratch in module/entity sys_call does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/sys_call.vhd:118]
WARNING: [Synth 8-3848] Net mtval in module/entity sys_call does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/sys_call.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element c_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:361]
WARNING: [Synth 8-6014] Unused sequential element uc_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:362]
WARNING: [Synth 8-6014] Unused sequential element aux_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element cache_walker_command_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element c_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:361]
WARNING: [Synth 8-6014] Unused sequential element uc_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:362]
WARNING: [Synth 8-6014] Unused sequential element aux_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element cache_walker_command_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:286]
WARNING: [Synth 8-3848] Net iaux_oimm_readdata in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:429]
WARNING: [Synth 8-3848] Net iaux_oimm_readdatavalid in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:430]
WARNING: [Synth 8-3848] Net iaux_oimm_waitrequest in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:431]
WARNING: [Synth 8-3848] Net daux_oimm_readdata in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:438]
WARNING: [Synth 8-3848] Net daux_oimm_readdatavalid in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:439]
WARNING: [Synth 8-3848] Net daux_oimm_waitrequest in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:440]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[127] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[126] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[125] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[124] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[123] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[122] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[121] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[120] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[119] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[118] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[117] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[116] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[115] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[114] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[113] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[112] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[111] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[110] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[109] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[108] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[107] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[106] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[105] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[104] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[103] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[102] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[101] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[100] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[99] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[98] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[97] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[96] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[95] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[94] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[93] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[92] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[91] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[90] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[89] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[88] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[87] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[86] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[85] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[84] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[83] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[82] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[81] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[80] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[79] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[78] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[77] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[76] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[75] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[74] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[73] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[72] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[71] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[70] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[69] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[68] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[67] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[66] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[65] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[64] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[63] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[62] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[61] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[60] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[59] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[58] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[57] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[56] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[55] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[54] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[53] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[52] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[51] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[50] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[49] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[48] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[47] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[46] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[45] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[44] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[43] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[42] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[41] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[40] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[39] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[38] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[37] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[36] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[35] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[34] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[33] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[32] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[31] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[30] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[29] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[28] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_02_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_041.v:119]
WARNING: [Synth 8-3848] Net delay_notice in module/entity ERVP_CORE_PERI_GROUP does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/core_peri_group/src/ervp_core_peri_group.v:98]
WARNING: [Synth 8-3848] Net rvx_signal_09[3] in module/entity ERVP_PLATFORM_CONTROLLER does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/ervp_platform_controller.v:180]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_1_reg' and it is trimmed from '3' to '2' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3848] Net spi_flash_sclk in module/entity TEST_PRJ_MJ2_FPGA does not have driver. [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/src/test_prj_mj2_fpga.v:70]
WARNING: [Synth 8-7129] Port select[0] in module ERVP_MUX__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port select[0] in module ERVP_DEMUX__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port select[0] in module ERVP_DEMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_18 in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_01 in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_09 in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_14 in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[87] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[86] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[85] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[84] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[83] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[82] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[80] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[79] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[78] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[77] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[76] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[75] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[74] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[73] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[72] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[71] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[70] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[69] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[68] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[31] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[30] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[29] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[28] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[27] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[26] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[25] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[24] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[23] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[22] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[21] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[20] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[19] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[18] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[17] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[1] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[0] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_00[1] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_01 in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[40] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[39] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[38] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[37] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[36] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[35] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_16 in module RVX_MODULE_048 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_14 in module RVX_MODULE_048 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_07 in module RVX_MODULE_048 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_06[1] in module RVX_MODULE_048 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[5] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[4] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[3] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[2] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[1] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[0] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_27[1] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_44 in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstnn in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[14] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[13] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[12] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[11] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[10] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[9] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[8] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[7] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[6] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[5] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[4] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[3] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[2] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[1] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[0] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[14] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[13] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[12] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[11] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[10] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[9] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[8] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[7] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[6] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[5] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[4] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[3] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[2] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[1] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[0] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port external_rstnn in module TEST_PRJ_MJ2_CLOCK_PLL_0_00 is either unconnected or has no load
WARNING: [Synth 8-10940] macro 'RVX_LDEF_0' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_062.v:92]
WARNING: [Synth 8-10940] macro 'RVX_LDEF_2' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_062.v:94]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/src/test_prj_mj2_fpga.v:58]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_107.v:204]
WARNING: [Synth 8-6014] Unused sequential element bypass_gen.out3_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/register_file.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element bypass_gen.read_during_write3_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/register_file.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element from_stage1_incomplete_instruction_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/decode.vhd:168]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_gen.default_mul_gen.mul_dest_reg' and it is trimmed from '66' to '64' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/alu.vhd:316]
WARNING: [Synth 8-6014] Unused sequential element amr_base_write_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/sys_call.vhd:580]
WARNING: [Synth 8-6014] Unused sequential element amr_last_write_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/sys_call.vhd:581]
WARNING: [Synth 8-3848] Net mscratch in module/entity sys_call does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/sys_call.vhd:118]
WARNING: [Synth 8-3848] Net mtval in module/entity sys_call does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/sys_call.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element c_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:361]
WARNING: [Synth 8-6014] Unused sequential element uc_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:362]
WARNING: [Synth 8-6014] Unused sequential element aux_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element cache_walker_command_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element c_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:361]
WARNING: [Synth 8-6014] Unused sequential element uc_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:362]
WARNING: [Synth 8-6014] Unused sequential element aux_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element cache_walker_command_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:286]
WARNING: [Synth 8-3848] Net iaux_oimm_readdata in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:429]
WARNING: [Synth 8-3848] Net iaux_oimm_readdatavalid in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:430]
WARNING: [Synth 8-3848] Net iaux_oimm_waitrequest in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:431]
WARNING: [Synth 8-3848] Net daux_oimm_readdata in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:438]
WARNING: [Synth 8-3848] Net daux_oimm_readdatavalid in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:439]
WARNING: [Synth 8-3848] Net daux_oimm_waitrequest in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:440]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[127] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[126] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[125] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[124] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[123] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[122] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[121] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[120] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[119] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[118] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[117] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[116] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[115] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[114] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[113] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[112] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[111] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[110] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[109] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[108] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[107] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[106] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[105] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[104] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[103] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[102] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[101] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[100] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[99] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[98] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[97] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[96] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[95] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[94] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[93] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[92] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[91] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[90] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[89] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[88] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[87] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[86] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[85] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[84] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[83] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[82] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[81] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[80] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[79] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[78] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[77] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[76] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[75] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[74] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[73] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[72] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[71] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[70] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[69] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[68] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[67] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[66] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[65] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[64] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[63] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[62] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[61] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[60] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[59] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[58] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[57] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[56] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[55] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[54] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[53] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[52] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[51] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[50] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[49] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[48] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[47] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[46] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[45] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[44] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[43] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[42] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[41] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[40] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[39] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[38] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[37] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[36] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[35] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[34] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[33] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[32] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[31] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[30] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[29] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[28] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_02_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_041.v:119]
WARNING: [Synth 8-3848] Net delay_notice in module/entity ERVP_CORE_PERI_GROUP does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/core_peri_group/src/ervp_core_peri_group.v:98]
WARNING: [Synth 8-3848] Net rvx_signal_09[3] in module/entity ERVP_PLATFORM_CONTROLLER does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/ervp_platform_controller.v:180]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_1_reg' and it is trimmed from '3' to '2' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3848] Net spi_flash_sclk in module/entity TEST_PRJ_MJ2_FPGA does not have driver. [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/src/test_prj_mj2_fpga.v:70]
WARNING: [Synth 8-7129] Port select[0] in module ERVP_MUX__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port select[0] in module ERVP_DEMUX__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port select[0] in module ERVP_DEMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_18 in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_01 in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_09 in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_14 in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[87] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[86] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[85] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[84] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[83] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[82] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[80] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[79] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[78] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[77] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[76] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[75] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[74] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[73] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[72] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[71] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[70] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[69] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[68] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[31] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[30] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[29] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[28] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[27] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[26] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[25] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[24] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[23] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[22] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[21] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[20] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[19] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[18] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[17] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[1] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[0] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_00[1] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_01 in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[40] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[39] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[38] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[37] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[36] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[35] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_16 in module RVX_MODULE_048 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_14 in module RVX_MODULE_048 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_07 in module RVX_MODULE_048 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_06[1] in module RVX_MODULE_048 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[5] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[4] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[3] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[2] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[1] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[0] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_27[1] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_44 in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstnn in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[14] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[13] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[12] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[11] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[10] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[9] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[8] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[7] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[6] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[5] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[4] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[3] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[2] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[1] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[0] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[14] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[13] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[12] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[11] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[10] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[9] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[8] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[7] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[6] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[5] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[4] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[3] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[2] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[1] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[0] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port external_rstnn in module TEST_PRJ_MJ2_CLOCK_PLL_0_00 is either unconnected or has no load
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6841] Block RAM (i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
WARNING: [Synth 8-3332] Sequential element (i_rvx_instance_3/FSM_onehot_rvx_signal_45_reg[2]) is unused and will be removed from module ERVP_PLATFORM_CONTROLLER.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[47]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[46]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[45]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[44]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[43]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[42]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[41]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[40]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[39]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[38]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[37]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[36]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[35]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[34]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[33]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[32]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[31]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[30]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[29]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[28]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[27]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[26]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[25]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[24]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[23]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[22]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[21]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[20]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[19]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[18]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[17]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[47]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[46]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[45]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[44]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[43]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[42]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[41]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[40]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[39]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[38]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[37]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[36]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[35]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[34]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[33]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[32]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[31]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[30]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[29]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[28]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[27]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[26]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[25]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[24]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[23]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[22]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[21]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[20]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[19]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[18]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[17]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-565] redefining clock 'external_clk_0'
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0 output i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0__0 output i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0 multiplier stage i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0__0 multiplier stage i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg multiplier stage i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg__0 multiplier stage i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[0] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[0]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[10] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[10]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[11] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[11]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[12] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[12]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[13] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[13]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[14] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[14]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[1] (net: i_platform/i_system_sram/generate_cell[0].i_cell/ADDRBWRADDR[0]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[3]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[2] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[2]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[3] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[3]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[4] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[4]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[5] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[5]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[6] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[6]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[7] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[7]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[8] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[8]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[9] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[9]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRBWRADDR[10] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[10]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRBWRADDR[11] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[11]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRBWRADDR[12] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[12]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRBWRADDR[13] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[13]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRBWRADDR[14] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[14]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.