;redcode
;assert 1
	SPL 0, #32
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 800, <-13
	SPL 22, <16
	SPL 900, 2
	SUB #22, @16
	SUB #22, @16
	ADD 19, @20
	SUB @19, @2
	SUB <12, @-18
	SUB @19, @2
	SUB <12, @-18
	SPL 100, 90
	ADD 210, 30
	ADD 210, 30
	ADD 210, 30
	JMP @130, 439
	SUB @19, @2
	DJN -1, @-20
	SUB @121, 103
	ADD -4, <-20
	ADD -4, <-20
	ADD -4, <-20
	ADD -4, <-20
	DJN @130, 439
	ADD @0, @2
	SUB 400, <-0
	SUB @124, 102
	SLT 300, <390
	ADD 210, 30
	DJN @3, #130
	SPL 2, #9
	SUB @121, 103
	SUB @124, 102
	SUB @127, 106
	JMP @12, #200
	SPL 800, <-13
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, #2
	ADD @124, 102
	SPL 800, <-13
	SPL 800, <-13
	SPL 0, #2
	ADD 120, 0
	MOV -7, <-20
	MOV -7, <-20
	ADD 210, 30
