Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Fri Oct 11 23:18:24 2024
| Host         : LAPTOP-D2QVBJO8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file xor_array_342_timing_summary_routed.rpt -pb xor_array_342_timing_summary_routed.pb -rpx xor_array_342_timing_summary_routed.rpx -warn_on_violation
| Design       : xor_array_342
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x3
                            (input port)
  Destination:            y3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.293ns  (logic 4.681ns (64.185%)  route 2.612ns (35.815%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  x3 (IN)
                         net (fo=0)                   0.000     0.000    x3
    W15                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  x3_IBUF_inst/O
                         net (fo=1, routed)           1.155     2.454    x3_IBUF
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.101     2.555 r  y3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.457     4.012    y3_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.281     7.293 r  y3_OBUF_inst/O
                         net (fo=0)                   0.000     7.293    y3
    V19                                                               r  y3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1
                            (input port)
  Destination:            y1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.259ns  (logic 4.561ns (62.835%)  route 2.698ns (37.165%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  x1 (IN)
                         net (fo=0)                   0.000     0.000    x1
    W16                  IBUF (Prop_ibuf_I_O)         1.312     1.312 r  x1_IBUF_inst/O
                         net (fo=1, routed)           0.825     2.137    x1_IBUF
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.097     2.234 r  y1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.872     4.107    y1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.152     7.259 r  y1_OBUF_inst/O
                         net (fo=0)                   0.000     7.259    y1
    E19                                                               r  y1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x0
                            (input port)
  Destination:            y0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.933ns  (logic 4.690ns (67.641%)  route 2.244ns (32.359%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  x0 (IN)
                         net (fo=0)                   0.000     0.000    x0
    V16                  IBUF (Prop_ibuf_I_O)         1.309     1.309 r  x0_IBUF_inst/O
                         net (fo=1, routed)           0.859     2.168    x0_IBUF
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.111     2.279 r  y0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.385     3.664    y0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.269     6.933 r  y0_OBUF_inst/O
                         net (fo=0)                   0.000     6.933    y0
    U16                                                               r  y0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl
                            (input port)
  Destination:            y2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.678ns  (logic 4.521ns (67.707%)  route 2.156ns (32.293%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ctrl (IN)
                         net (fo=0)                   0.000     0.000    ctrl
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  ctrl_IBUF_inst/O
                         net (fo=4, routed)           0.776     2.077    ctrl_IBUF
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.097     2.174 r  y2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.380     3.554    y2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.123     6.678 r  y2_OBUF_inst/O
                         net (fo=0)                   0.000     6.678    y2
    U19                                                               r  y2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x2
                            (input port)
  Destination:            y2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.464ns (64.743%)  route 0.797ns (35.257%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  x2 (IN)
                         net (fo=0)                   0.000     0.000    x2
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  x2_IBUF_inst/O
                         net (fo=1, routed)           0.381     0.598    x2_IBUF
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.045     0.643 r  y2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.416     1.059    y2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.261 r  y2_OBUF_inst/O
                         net (fo=0)                   0.000     2.261    y2
    U19                                                               r  y2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl
                            (input port)
  Destination:            y0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.537ns (67.129%)  route 0.753ns (32.871%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ctrl (IN)
                         net (fo=0)                   0.000     0.000    ctrl
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ctrl_IBUF_inst/O
                         net (fo=4, routed)           0.327     0.548    ctrl_IBUF
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.048     0.596 r  y0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.426     1.022    y0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.289 r  y0_OBUF_inst/O
                         net (fo=0)                   0.000     2.289    y0
    U16                                                               r  y0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl
                            (input port)
  Destination:            y3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.541ns (64.621%)  route 0.844ns (35.379%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ctrl (IN)
                         net (fo=0)                   0.000     0.000    ctrl
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ctrl_IBUF_inst/O
                         net (fo=4, routed)           0.394     0.615    ctrl_IBUF
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.043     0.658 r  y3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.449     1.108    y3_OBUF
    V19                  OBUF (Prop_obuf_I_O)         1.277     2.385 r  y3_OBUF_inst/O
                         net (fo=0)                   0.000     2.385    y3
    V19                                                               r  y3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl
                            (input port)
  Destination:            y1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.497ns (59.915%)  route 1.001ns (40.085%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ctrl (IN)
                         net (fo=0)                   0.000     0.000    ctrl
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ctrl_IBUF_inst/O
                         net (fo=4, routed)           0.327     0.548    ctrl_IBUF
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.045     0.593 r  y1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.674     1.267    y1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.498 r  y1_OBUF_inst/O
                         net (fo=0)                   0.000     2.498    y1
    E19                                                               r  y1 (OUT)
  -------------------------------------------------------------------    -------------------





