module bw_and(a, b, c);
	input logic [63:0] a, b;
	output logic [63:0] c;
	parameter delay = 5;
	
	genvar i;
	generate
		for (i=0; i<64; i++) begin : each
			and #delay iAnd ();
		end
	endgenerate
endmodule
