#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue May 16 20:11:18 2017
# Process ID: 2120
# Current directory: F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8972 F:\University\UTCluj\An3\Semestrul2\SSC\Proiect\FloatingNumberAdder\FloatingNumberAdder.xpr
# Log file: F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/vivado.log
# Journal file: F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Install/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 708.168 ; gain = 90.945
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'adder_substraction_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
"xvhdl -m64 --relax -prj adder_substraction_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/zero_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zero_counter
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_right.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_right
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_left
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp_exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp_exp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/CLA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLA
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/subnormals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity subnormals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Signout.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Signout
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Round.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/normals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity normals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_mix_normal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_mix_normal
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mixed
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/demux_numbers_type.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity demux_numbers_type
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Vector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Vector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Special_cases
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/preadder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity preadder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_norm
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/adder_substraction.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sim_1/new/adder_substraction_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction_test
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Install/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 88de57ae81884a4c8521964bb48e011c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_substraction_test_behav xil_defaultlib.adder_substraction_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns TRUE [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Special_cases [special_cases_default]
Compiling architecture behavioral of entity xil_defaultlib.selector [selector_default]
Compiling architecture behavioral of entity xil_defaultlib.demux_numbers_type [demux_numbers_type_default]
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.zero_counter [zero_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_left [shift_left_default]
Compiling architecture behavioral of entity xil_defaultlib.mixed [mixed_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_mix_normal [mux_mix_normal_default]
Compiling architecture behavioral of entity xil_defaultlib.subnormals [subnormals_default]
Compiling architecture behavioral of entity xil_defaultlib.comp_exp [comp_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_right [shift_right_default]
Compiling architecture behavioral of entity xil_defaultlib.normals [normals_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_adder [mux_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.preadder [preadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Signout [signout_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA [cla_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_Adder [block_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Round [round_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_norm [block_norm_default]
Compiling architecture behavioral of entity xil_defaultlib.Vector [vector_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction [adder_substraction_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction_test
Built simulation snapshot adder_substraction_test_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 16 20:47:12 2017. For additional details about this file, please refer to the WebTalk help file at F:/Install/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 16 20:47:12 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 766.016 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_substraction_test_behav -key {Behavioral:sim_1:Functional:adder_substraction_test} -tclbatch {adder_substraction_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source adder_substraction_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_substraction_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 766.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 794.043 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'adder_substraction_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
"xvhdl -m64 --relax -prj adder_substraction_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/zero_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zero_counter
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_right.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_right
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_left
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp_exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp_exp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/CLA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLA
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/subnormals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity subnormals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Signout.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Signout
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Round.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/normals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity normals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_mix_normal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_mix_normal
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mixed
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/demux_numbers_type.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity demux_numbers_type
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Vector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Vector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Special_cases
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/preadder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity preadder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_norm
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/adder_substraction.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sim_1/new/adder_substraction_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Install/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 88de57ae81884a4c8521964bb48e011c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_substraction_test_behav xil_defaultlib.adder_substraction_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns TRUE [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Special_cases [special_cases_default]
Compiling architecture behavioral of entity xil_defaultlib.selector [selector_default]
Compiling architecture behavioral of entity xil_defaultlib.demux_numbers_type [demux_numbers_type_default]
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.zero_counter [zero_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_left [shift_left_default]
Compiling architecture behavioral of entity xil_defaultlib.mixed [mixed_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_mix_normal [mux_mix_normal_default]
Compiling architecture behavioral of entity xil_defaultlib.subnormals [subnormals_default]
Compiling architecture behavioral of entity xil_defaultlib.comp_exp [comp_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_right [shift_right_default]
Compiling architecture behavioral of entity xil_defaultlib.normals [normals_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_adder [mux_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.preadder [preadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Signout [signout_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA [cla_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_Adder [block_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Round [round_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_norm [block_norm_default]
Compiling architecture behavioral of entity xil_defaultlib.Vector [vector_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction [adder_substraction_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction_test
Built simulation snapshot adder_substraction_test_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 16 21:11:47 2017. For additional details about this file, please refer to the WebTalk help file at F:/Install/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 16 21:11:47 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_substraction_test_behav -key {Behavioral:sim_1:Functional:adder_substraction_test} -tclbatch {adder_substraction_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source adder_substraction_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_substraction_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 794.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'adder_substraction_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
"xvhdl -m64 --relax -prj adder_substraction_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/zero_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zero_counter
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_right.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_right
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_left
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp_exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp_exp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/CLA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLA
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/subnormals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity subnormals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Signout.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Signout
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Round.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/normals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity normals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_mix_normal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_mix_normal
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mixed
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/demux_numbers_type.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity demux_numbers_type
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Vector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Vector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Special_cases
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/preadder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity preadder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_norm
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/adder_substraction.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sim_1/new/adder_substraction_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Install/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 88de57ae81884a4c8521964bb48e011c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_substraction_test_behav xil_defaultlib.adder_substraction_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns TRUE [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Special_cases [special_cases_default]
Compiling architecture behavioral of entity xil_defaultlib.selector [selector_default]
Compiling architecture behavioral of entity xil_defaultlib.demux_numbers_type [demux_numbers_type_default]
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.zero_counter [zero_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_left [shift_left_default]
Compiling architecture behavioral of entity xil_defaultlib.mixed [mixed_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_mix_normal [mux_mix_normal_default]
Compiling architecture behavioral of entity xil_defaultlib.subnormals [subnormals_default]
Compiling architecture behavioral of entity xil_defaultlib.comp_exp [comp_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_right [shift_right_default]
Compiling architecture behavioral of entity xil_defaultlib.normals [normals_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_adder [mux_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.preadder [preadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Signout [signout_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA [cla_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_Adder [block_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Round [round_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_norm [block_norm_default]
Compiling architecture behavioral of entity xil_defaultlib.Vector [vector_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction [adder_substraction_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction_test
Built simulation snapshot adder_substraction_test_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 16 21:12:40 2017. For additional details about this file, please refer to the WebTalk help file at F:/Install/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 16 21:12:40 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_substraction_test_behav -key {Behavioral:sim_1:Functional:adder_substraction_test} -tclbatch {adder_substraction_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source adder_substraction_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_substraction_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 801.234 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'adder_substraction_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
"xvhdl -m64 --relax -prj adder_substraction_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/zero_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zero_counter
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_right.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_right
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_left
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp_exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp_exp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/CLA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLA
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/subnormals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity subnormals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Signout.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Signout
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Round.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/normals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity normals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_mix_normal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_mix_normal
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mixed
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/demux_numbers_type.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity demux_numbers_type
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Vector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Vector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Special_cases
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/preadder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity preadder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_norm
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/adder_substraction.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sim_1/new/adder_substraction_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Install/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 88de57ae81884a4c8521964bb48e011c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_substraction_test_behav xil_defaultlib.adder_substraction_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns TRUE [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Special_cases [special_cases_default]
Compiling architecture behavioral of entity xil_defaultlib.selector [selector_default]
Compiling architecture behavioral of entity xil_defaultlib.demux_numbers_type [demux_numbers_type_default]
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.zero_counter [zero_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_left [shift_left_default]
Compiling architecture behavioral of entity xil_defaultlib.mixed [mixed_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_mix_normal [mux_mix_normal_default]
Compiling architecture behavioral of entity xil_defaultlib.subnormals [subnormals_default]
Compiling architecture behavioral of entity xil_defaultlib.comp_exp [comp_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_right [shift_right_default]
Compiling architecture behavioral of entity xil_defaultlib.normals [normals_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_adder [mux_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.preadder [preadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Signout [signout_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA [cla_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_Adder [block_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Round [round_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_norm [block_norm_default]
Compiling architecture behavioral of entity xil_defaultlib.Vector [vector_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction [adder_substraction_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction_test
Built simulation snapshot adder_substraction_test_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 16 21:14:53 2017. For additional details about this file, please refer to the WebTalk help file at F:/Install/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 16 21:14:53 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_substraction_test_behav -key {Behavioral:sim_1:Functional:adder_substraction_test} -tclbatch {adder_substraction_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source adder_substraction_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_substraction_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 801.234 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'adder_substraction_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
"xvhdl -m64 --relax -prj adder_substraction_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/zero_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zero_counter
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_right.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_right
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_left
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp_exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp_exp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/CLA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLA
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/subnormals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity subnormals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Signout.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Signout
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Round.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/normals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity normals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_mix_normal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_mix_normal
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mixed
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/demux_numbers_type.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity demux_numbers_type
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Vector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Vector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Special_cases
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/preadder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity preadder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_norm
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/adder_substraction.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sim_1/new/adder_substraction_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Install/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 88de57ae81884a4c8521964bb48e011c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_substraction_test_behav xil_defaultlib.adder_substraction_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns TRUE [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Special_cases [special_cases_default]
Compiling architecture behavioral of entity xil_defaultlib.selector [selector_default]
Compiling architecture behavioral of entity xil_defaultlib.demux_numbers_type [demux_numbers_type_default]
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.zero_counter [zero_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_left [shift_left_default]
Compiling architecture behavioral of entity xil_defaultlib.mixed [mixed_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_mix_normal [mux_mix_normal_default]
Compiling architecture behavioral of entity xil_defaultlib.subnormals [subnormals_default]
Compiling architecture behavioral of entity xil_defaultlib.comp_exp [comp_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_right [shift_right_default]
Compiling architecture behavioral of entity xil_defaultlib.normals [normals_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_adder [mux_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.preadder [preadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Signout [signout_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA [cla_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_Adder [block_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Round [round_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_norm [block_norm_default]
Compiling architecture behavioral of entity xil_defaultlib.Vector [vector_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction [adder_substraction_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction_test
Built simulation snapshot adder_substraction_test_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 16 21:16:06 2017. For additional details about this file, please refer to the WebTalk help file at F:/Install/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 16 21:16:06 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_substraction_test_behav -key {Behavioral:sim_1:Functional:adder_substraction_test} -tclbatch {adder_substraction_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source adder_substraction_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_substraction_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 801.234 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'adder_substraction_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
"xvhdl -m64 --relax -prj adder_substraction_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/zero_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zero_counter
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_right.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_right
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_left
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp_exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp_exp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/CLA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLA
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/subnormals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity subnormals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Signout.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Signout
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Round.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/normals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity normals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_mix_normal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_mix_normal
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mixed
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/demux_numbers_type.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity demux_numbers_type
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Vector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Vector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Special_cases
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/preadder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity preadder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_norm
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/adder_substraction.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sim_1/new/adder_substraction_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Install/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 88de57ae81884a4c8521964bb48e011c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_substraction_test_behav xil_defaultlib.adder_substraction_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns TRUE [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Special_cases [special_cases_default]
Compiling architecture behavioral of entity xil_defaultlib.selector [selector_default]
Compiling architecture behavioral of entity xil_defaultlib.demux_numbers_type [demux_numbers_type_default]
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.zero_counter [zero_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_left [shift_left_default]
Compiling architecture behavioral of entity xil_defaultlib.mixed [mixed_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_mix_normal [mux_mix_normal_default]
Compiling architecture behavioral of entity xil_defaultlib.subnormals [subnormals_default]
Compiling architecture behavioral of entity xil_defaultlib.comp_exp [comp_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_right [shift_right_default]
Compiling architecture behavioral of entity xil_defaultlib.normals [normals_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_adder [mux_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.preadder [preadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Signout [signout_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA [cla_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_Adder [block_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Round [round_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_norm [block_norm_default]
Compiling architecture behavioral of entity xil_defaultlib.Vector [vector_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction [adder_substraction_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction_test
Built simulation snapshot adder_substraction_test_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 16 21:17:36 2017. For additional details about this file, please refer to the WebTalk help file at F:/Install/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 16 21:17:36 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_substraction_test_behav -key {Behavioral:sim_1:Functional:adder_substraction_test} -tclbatch {adder_substraction_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source adder_substraction_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_substraction_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 801.234 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'adder_substraction_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
"xvhdl -m64 --relax -prj adder_substraction_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/zero_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zero_counter
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_right.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_right
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_left
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp_exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp_exp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/CLA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLA
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/subnormals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity subnormals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Signout.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Signout
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/normals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity normals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_mix_normal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_mix_normal
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mixed
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/demux_numbers_type.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity demux_numbers_type
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Vector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Vector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Special_cases
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/preadder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity preadder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_norm
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/adder_substraction.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sim_1/new/adder_substraction_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Install/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 88de57ae81884a4c8521964bb48e011c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_substraction_test_behav xil_defaultlib.adder_substraction_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns TRUE [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Special_cases [special_cases_default]
Compiling architecture behavioral of entity xil_defaultlib.selector [selector_default]
Compiling architecture behavioral of entity xil_defaultlib.demux_numbers_type [demux_numbers_type_default]
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.zero_counter [zero_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_left [shift_left_default]
Compiling architecture behavioral of entity xil_defaultlib.mixed [mixed_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_mix_normal [mux_mix_normal_default]
Compiling architecture behavioral of entity xil_defaultlib.subnormals [subnormals_default]
Compiling architecture behavioral of entity xil_defaultlib.comp_exp [comp_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_right [shift_right_default]
Compiling architecture behavioral of entity xil_defaultlib.normals [normals_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_adder [mux_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.preadder [preadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Signout [signout_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA [cla_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_Adder [block_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_norm [block_norm_default]
Compiling architecture behavioral of entity xil_defaultlib.Vector [vector_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction [adder_substraction_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction_test
Built simulation snapshot adder_substraction_test_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 16 21:39:35 2017. For additional details about this file, please refer to the WebTalk help file at F:/Install/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 16 21:39:35 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_substraction_test_behav -key {Behavioral:sim_1:Functional:adder_substraction_test} -tclbatch {adder_substraction_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source adder_substraction_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_substraction_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 803.344 ; gain = 2.109
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'adder_substraction_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
"xvhdl -m64 --relax -prj adder_substraction_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/zero_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zero_counter
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_right.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_right
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_left
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp_exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp_exp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/CLA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLA
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/subnormals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity subnormals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Signout.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Signout
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/normals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity normals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_mix_normal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_mix_normal
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mixed
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/demux_numbers_type.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity demux_numbers_type
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Vector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Vector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Special_cases
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/preadder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity preadder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_norm
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/adder_substraction.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sim_1/new/adder_substraction_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Install/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 88de57ae81884a4c8521964bb48e011c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_substraction_test_behav xil_defaultlib.adder_substraction_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns TRUE [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Special_cases [special_cases_default]
Compiling architecture behavioral of entity xil_defaultlib.selector [selector_default]
Compiling architecture behavioral of entity xil_defaultlib.demux_numbers_type [demux_numbers_type_default]
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.zero_counter [zero_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_left [shift_left_default]
Compiling architecture behavioral of entity xil_defaultlib.mixed [mixed_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_mix_normal [mux_mix_normal_default]
Compiling architecture behavioral of entity xil_defaultlib.subnormals [subnormals_default]
Compiling architecture behavioral of entity xil_defaultlib.comp_exp [comp_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_right [shift_right_default]
Compiling architecture behavioral of entity xil_defaultlib.normals [normals_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_adder [mux_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.preadder [preadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Signout [signout_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA [cla_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_Adder [block_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_norm [block_norm_default]
Compiling architecture behavioral of entity xil_defaultlib.Vector [vector_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction [adder_substraction_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction_test
Built simulation snapshot adder_substraction_test_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 16 21:40:39 2017. For additional details about this file, please refer to the WebTalk help file at F:/Install/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 16 21:40:39 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_substraction_test_behav -key {Behavioral:sim_1:Functional:adder_substraction_test} -tclbatch {adder_substraction_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source adder_substraction_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_substraction_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 803.344 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'adder_substraction_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
"xvhdl -m64 --relax -prj adder_substraction_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/zero_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zero_counter
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_right.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_right
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_left
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp_exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp_exp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/CLA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLA
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Round.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/subnormals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity subnormals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Signout.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Signout
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/normals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity normals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_mix_normal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_mix_normal
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mixed
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/demux_numbers_type.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity demux_numbers_type
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Vector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Vector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Special_cases
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/preadder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity preadder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_norm
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/adder_substraction.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sim_1/new/adder_substraction_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Install/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 88de57ae81884a4c8521964bb48e011c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_substraction_test_behav xil_defaultlib.adder_substraction_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns TRUE [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd:84]
ERROR: [VRFC 10-665] expression has 27 elements ; formal mout expects 23 [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd:77]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit adder_substraction_test in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd" into library xil_defaultlib [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd:1]
[Tue May 16 21:45:09 2017] Launched synth_1...
Run output will be captured here: F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd" into library xil_defaultlib [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd:1]
[Tue May 16 21:45:58 2017] Launched synth_1...
Run output will be captured here: F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.runs/synth_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'adder_substraction_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
"xvhdl -m64 --relax -prj adder_substraction_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/zero_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zero_counter
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_right.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_right
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_left
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp_exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp_exp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/CLA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLA
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Round.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/subnormals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity subnormals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Signout.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Signout
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/normals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity normals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_mix_normal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_mix_normal
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mixed
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/demux_numbers_type.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity demux_numbers_type
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Vector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Vector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Special_cases
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/preadder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity preadder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_norm
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/adder_substraction.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sim_1/new/adder_substraction_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Install/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 88de57ae81884a4c8521964bb48e011c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_substraction_test_behav xil_defaultlib.adder_substraction_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns TRUE [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Special_cases [special_cases_default]
Compiling architecture behavioral of entity xil_defaultlib.selector [selector_default]
Compiling architecture behavioral of entity xil_defaultlib.demux_numbers_type [demux_numbers_type_default]
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.zero_counter [zero_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_left [shift_left_default]
Compiling architecture behavioral of entity xil_defaultlib.mixed [mixed_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_mix_normal [mux_mix_normal_default]
Compiling architecture behavioral of entity xil_defaultlib.subnormals [subnormals_default]
Compiling architecture behavioral of entity xil_defaultlib.comp_exp [comp_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_right [shift_right_default]
Compiling architecture behavioral of entity xil_defaultlib.normals [normals_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_adder [mux_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.preadder [preadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Signout [signout_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA [cla_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_Adder [block_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Round [round_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_norm [block_norm_default]
Compiling architecture behavioral of entity xil_defaultlib.Vector [vector_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction [adder_substraction_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction_test
Built simulation snapshot adder_substraction_test_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 16 21:47:25 2017. For additional details about this file, please refer to the WebTalk help file at F:/Install/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 16 21:47:25 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 810.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_substraction_test_behav -key {Behavioral:sim_1:Functional:adder_substraction_test} -tclbatch {adder_substraction_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source adder_substraction_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_substraction_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 810.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'adder_substraction_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
"xvhdl -m64 --relax -prj adder_substraction_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/zero_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zero_counter
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_right.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_right
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_left
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp_exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp_exp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/CLA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLA
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Round.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/subnormals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity subnormals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Signout.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Signout
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/normals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity normals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_mix_normal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_mix_normal
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mixed
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/demux_numbers_type.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity demux_numbers_type
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Vector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Vector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Special_cases
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/preadder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity preadder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_norm
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/adder_substraction.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sim_1/new/adder_substraction_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Install/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 88de57ae81884a4c8521964bb48e011c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_substraction_test_behav xil_defaultlib.adder_substraction_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns TRUE [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Special_cases [special_cases_default]
Compiling architecture behavioral of entity xil_defaultlib.selector [selector_default]
Compiling architecture behavioral of entity xil_defaultlib.demux_numbers_type [demux_numbers_type_default]
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.zero_counter [zero_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_left [shift_left_default]
Compiling architecture behavioral of entity xil_defaultlib.mixed [mixed_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_mix_normal [mux_mix_normal_default]
Compiling architecture behavioral of entity xil_defaultlib.subnormals [subnormals_default]
Compiling architecture behavioral of entity xil_defaultlib.comp_exp [comp_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_right [shift_right_default]
Compiling architecture behavioral of entity xil_defaultlib.normals [normals_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_adder [mux_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.preadder [preadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Signout [signout_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA [cla_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_Adder [block_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Round [round_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_norm [block_norm_default]
Compiling architecture behavioral of entity xil_defaultlib.Vector [vector_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction [adder_substraction_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction_test
Built simulation snapshot adder_substraction_test_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 16 21:48:56 2017. For additional details about this file, please refer to the WebTalk help file at F:/Install/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 16 21:48:56 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_substraction_test_behav -key {Behavioral:sim_1:Functional:adder_substraction_test} -tclbatch {adder_substraction_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source adder_substraction_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_substraction_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 810.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'adder_substraction_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
"xvhdl -m64 --relax -prj adder_substraction_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/zero_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zero_counter
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_right.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_right
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_left
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp_exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp_exp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/CLA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLA
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Round.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/subnormals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity subnormals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Signout.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Signout
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/normals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity normals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_mix_normal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_mix_normal
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mixed
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/demux_numbers_type.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity demux_numbers_type
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Vector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Vector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Special_cases
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/preadder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity preadder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_norm
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/adder_substraction.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sim_1/new/adder_substraction_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Install/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 88de57ae81884a4c8521964bb48e011c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_substraction_test_behav xil_defaultlib.adder_substraction_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns TRUE [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Special_cases [special_cases_default]
Compiling architecture behavioral of entity xil_defaultlib.selector [selector_default]
Compiling architecture behavioral of entity xil_defaultlib.demux_numbers_type [demux_numbers_type_default]
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.zero_counter [zero_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_left [shift_left_default]
Compiling architecture behavioral of entity xil_defaultlib.mixed [mixed_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_mix_normal [mux_mix_normal_default]
Compiling architecture behavioral of entity xil_defaultlib.subnormals [subnormals_default]
Compiling architecture behavioral of entity xil_defaultlib.comp_exp [comp_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_right [shift_right_default]
Compiling architecture behavioral of entity xil_defaultlib.normals [normals_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_adder [mux_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.preadder [preadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Signout [signout_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA [cla_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_Adder [block_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Round [round_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_norm [block_norm_default]
Compiling architecture behavioral of entity xil_defaultlib.Vector [vector_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction [adder_substraction_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction_test
Built simulation snapshot adder_substraction_test_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 16 21:51:50 2017. For additional details about this file, please refer to the WebTalk help file at F:/Install/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 16 21:51:50 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_substraction_test_behav -key {Behavioral:sim_1:Functional:adder_substraction_test} -tclbatch {adder_substraction_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source adder_substraction_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_substraction_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 829.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'adder_substraction_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
"xvhdl -m64 --relax -prj adder_substraction_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/zero_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zero_counter
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_right.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_right
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_left
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp_exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp_exp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/CLA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLA
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Round.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/subnormals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity subnormals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Signout.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Signout
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/normals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity normals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_mix_normal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_mix_normal
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mixed
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/demux_numbers_type.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity demux_numbers_type
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Vector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Vector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Special_cases
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/preadder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity preadder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_norm
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/adder_substraction.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sim_1/new/adder_substraction_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Install/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 88de57ae81884a4c8521964bb48e011c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_substraction_test_behav xil_defaultlib.adder_substraction_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns TRUE [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Special_cases [special_cases_default]
Compiling architecture behavioral of entity xil_defaultlib.selector [selector_default]
Compiling architecture behavioral of entity xil_defaultlib.demux_numbers_type [demux_numbers_type_default]
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.zero_counter [zero_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_left [shift_left_default]
Compiling architecture behavioral of entity xil_defaultlib.mixed [mixed_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_mix_normal [mux_mix_normal_default]
Compiling architecture behavioral of entity xil_defaultlib.subnormals [subnormals_default]
Compiling architecture behavioral of entity xil_defaultlib.comp_exp [comp_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_right [shift_right_default]
Compiling architecture behavioral of entity xil_defaultlib.normals [normals_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_adder [mux_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.preadder [preadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Signout [signout_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA [cla_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_Adder [block_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Round [round_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_norm [block_norm_default]
Compiling architecture behavioral of entity xil_defaultlib.Vector [vector_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction [adder_substraction_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction_test
Built simulation snapshot adder_substraction_test_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 16 21:53:21 2017. For additional details about this file, please refer to the WebTalk help file at F:/Install/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 16 21:53:21 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_substraction_test_behav -key {Behavioral:sim_1:Functional:adder_substraction_test} -tclbatch {adder_substraction_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source adder_substraction_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_substraction_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 835.414 ; gain = 6.305
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'adder_substraction_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
"xvhdl -m64 --relax -prj adder_substraction_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/zero_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zero_counter
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_right.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_right
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_left
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp_exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp_exp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/CLA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLA
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Round.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/subnormals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity subnormals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Signout.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Signout
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/normals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity normals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_mix_normal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_mix_normal
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mixed
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/demux_numbers_type.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity demux_numbers_type
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Vector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Vector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Special_cases
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/preadder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity preadder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_norm
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/adder_substraction.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sim_1/new/adder_substraction_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Install/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 88de57ae81884a4c8521964bb48e011c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_substraction_test_behav xil_defaultlib.adder_substraction_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns TRUE [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Special_cases [special_cases_default]
Compiling architecture behavioral of entity xil_defaultlib.selector [selector_default]
Compiling architecture behavioral of entity xil_defaultlib.demux_numbers_type [demux_numbers_type_default]
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.zero_counter [zero_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_left [shift_left_default]
Compiling architecture behavioral of entity xil_defaultlib.mixed [mixed_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_mix_normal [mux_mix_normal_default]
Compiling architecture behavioral of entity xil_defaultlib.subnormals [subnormals_default]
Compiling architecture behavioral of entity xil_defaultlib.comp_exp [comp_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_right [shift_right_default]
Compiling architecture behavioral of entity xil_defaultlib.normals [normals_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_adder [mux_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.preadder [preadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Signout [signout_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA [cla_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_Adder [block_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Round [round_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_norm [block_norm_default]
Compiling architecture behavioral of entity xil_defaultlib.Vector [vector_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction [adder_substraction_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction_test
Built simulation snapshot adder_substraction_test_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 16 21:57:57 2017. For additional details about this file, please refer to the WebTalk help file at F:/Install/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 16 21:57:57 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_substraction_test_behav -key {Behavioral:sim_1:Functional:adder_substraction_test} -tclbatch {adder_substraction_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source adder_substraction_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_substraction_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 836.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'adder_substraction_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
"xvhdl -m64 --relax -prj adder_substraction_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/zero_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zero_counter
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_right.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_right
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_left
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp_exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp_exp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/CLA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLA
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Round.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/subnormals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity subnormals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Signout.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Signout
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/normals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity normals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_mix_normal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_mix_normal
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mixed
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/demux_numbers_type.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity demux_numbers_type
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Vector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Vector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Special_cases
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/preadder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity preadder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_norm
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/adder_substraction.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sim_1/new/adder_substraction_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Install/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 88de57ae81884a4c8521964bb48e011c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_substraction_test_behav xil_defaultlib.adder_substraction_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns TRUE [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Special_cases [special_cases_default]
Compiling architecture behavioral of entity xil_defaultlib.selector [selector_default]
Compiling architecture behavioral of entity xil_defaultlib.demux_numbers_type [demux_numbers_type_default]
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.zero_counter [zero_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_left [shift_left_default]
Compiling architecture behavioral of entity xil_defaultlib.mixed [mixed_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_mix_normal [mux_mix_normal_default]
Compiling architecture behavioral of entity xil_defaultlib.subnormals [subnormals_default]
Compiling architecture behavioral of entity xil_defaultlib.comp_exp [comp_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_right [shift_right_default]
Compiling architecture behavioral of entity xil_defaultlib.normals [normals_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_adder [mux_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.preadder [preadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Signout [signout_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA [cla_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_Adder [block_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Round [round_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_norm [block_norm_default]
Compiling architecture behavioral of entity xil_defaultlib.Vector [vector_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction [adder_substraction_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction_test
Built simulation snapshot adder_substraction_test_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 16 21:59:39 2017. For additional details about this file, please refer to the WebTalk help file at F:/Install/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 16 21:59:39 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_substraction_test_behav -key {Behavioral:sim_1:Functional:adder_substraction_test} -tclbatch {adder_substraction_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source adder_substraction_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_substraction_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 836.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'adder_substraction_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
"xvhdl -m64 --relax -prj adder_substraction_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/zero_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zero_counter
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_right.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_right
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/shift_left.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_left
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp_exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp_exp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/CLA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLA
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Round.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/subnormals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity subnormals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Signout.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Signout
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/normals.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity normals
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_mix_normal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_mix_normal
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mux_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mixed
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/demux_numbers_type.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity demux_numbers_type
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Vector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Vector
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Special_cases.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Special_cases
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/preadder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity preadder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_norm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_norm
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/Block_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/adder_substraction.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction
INFO: [VRFC 10-163] Analyzing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sim_1/new/adder_substraction_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_substraction_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Install/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 88de57ae81884a4c8521964bb48e011c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_substraction_test_behav xil_defaultlib.adder_substraction_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns TRUE [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/mixed.vhd:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Special_cases [special_cases_default]
Compiling architecture behavioral of entity xil_defaultlib.selector [selector_default]
Compiling architecture behavioral of entity xil_defaultlib.demux_numbers_type [demux_numbers_type_default]
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.zero_counter [zero_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_left [shift_left_default]
Compiling architecture behavioral of entity xil_defaultlib.mixed [mixed_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_mix_normal [mux_mix_normal_default]
Compiling architecture behavioral of entity xil_defaultlib.subnormals [subnormals_default]
Compiling architecture behavioral of entity xil_defaultlib.comp_exp [comp_exp_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_right [shift_right_default]
Compiling architecture behavioral of entity xil_defaultlib.normals [normals_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_adder [mux_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.preadder [preadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Signout [signout_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA [cla_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_Adder [block_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Round [round_default]
Compiling architecture behavioral of entity xil_defaultlib.Block_norm [block_norm_default]
Compiling architecture behavioral of entity xil_defaultlib.Vector [vector_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction [adder_substraction_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_substraction_test
Built simulation snapshot adder_substraction_test_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav/xsim.dir/adder_substraction_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 16 22:00:51 2017. For additional details about this file, please refer to the WebTalk help file at F:/Install/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 16 22:00:51 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_substraction_test_behav -key {Behavioral:sim_1:Functional:adder_substraction_test} -tclbatch {adder_substraction_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source adder_substraction_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_substraction_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 836.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/debounce.vhd w ]
add_files F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/debounce.vhd
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/main.vhd" into library xil_defaultlib [F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.srcs/sources_1/new/main.vhd:1]
[Tue May 16 23:30:38 2017] Launched synth_1...
Run output will be captured here: F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue May 16 23:32:22 2017] Launched impl_1...
Run output will be captured here: F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 16 23:34:22 2017] Launched impl_1...
Run output will be captured here: F:/University/UTCluj/An3/Semestrul2/SSC/Proiect/FloatingNumberAdder/FloatingNumberAdder.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 16 23:50:25 2017...
