Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "signal_extension.v" in library work
Compiling verilog file "pc.v" in library work
Module <signal_extension> compiled
Compiling verilog file "mux_sel_b.v" in library work
Module <pc> compiled
Compiling verilog file "mux_sel_a.v" in library work
Module <mux_b> compiled
Compiling verilog file "instruction_decoder.v" in library work
Module <mux_a> compiled
Compiling verilog file "alu.v" in library work
Module <instruction_decoder> compiled
Compiling verilog file "adder.v" in library work
Module <alu> compiled
Compiling verilog file "accumulator.v" in library work
Module <adder> compiled
Compiling verilog file "datapath.v" in library work
Module <accumulator> compiled
Compiling verilog file "control.v" in library work
Module <datapath> compiled
Compiling verilog file "transmitter.v" in library work
Module <control> compiled
Compiling verilog file "receiver.v" in library work
Module <transmitter> compiled
Compiling verilog file "program_memory.v" in library work
Module <receiver> compiled
Compiling verilog file "data_memory.v" in library work
Module <program_memory> compiled
Compiling verilog file "cpu.v" in library work
Module <data_memory> compiled
Compiling verilog file "baud_rate_gen.v" in library work
Module <cpu> compiled
Compiling verilog file "uart.v" in library work
Module <baud_rate_gen> compiled
Compiling verilog file "topbip.v" in library work
Module <uart> compiled
Compiling verilog file "simple.v" in library work
Module <topbip> compiled
Compiling verilog file "top.v" in library work
Module <interface> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <interface> in library <work> with parameters.
	ADDRESSLSB = "00000001000"
	ADDRESSMSB = "00000010000"
	ADDR_LENGTH = "00000000000000000000000000001011"
	DATALSB = "00000000010"
	DATAMSB = "00000000100"
	DATA_LENGTH = "00000000000000000000000000010000"
	DM = "00000011"
	IDLE = "00000000001"
	NUMBER_STATES = "00000000000000000000000000001011"
	PM = "00000010"
	RE = "00000100"
	READ = "00010000000"
	SENDLSB = "00100000000"
	SENDMSB = "01000000000"
	SIZE = "00000000000000000000000000001000"
	ST = "00000001"
	START = "00001000000"
	WRITE = "00000100000"

Analyzing hierarchy for module <uart> in library <work> with parameters.
	parity = "0"
	reset = "0"
	stop_bits = "01"

Analyzing hierarchy for module <topbip> in library <work> with parameters.
	ADDR_LENGTH = "00000000000000000000000000001011"
	DATA_LENGTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <transmitter> in library <work> with parameters.
	BITS_PER_DATA = "00000000000000000000000000001000"
	DATA = "000100"
	IDLE = "000001"
	LENGTH_MAX_DATA = "00000000000000000000000000000100"
	LENGTH_NUM_TICKS = "00000000000000000000000000000100"
	NUM_TICKS = "00000000000000000000000000010000"
	PARITY = "001000"
	RESET = "100000"
	START = "000010"
	STOP = "010000"

Analyzing hierarchy for module <baud_rate_gen> in library <work> with parameters.
	RATE = "00000000000000000000000101000101"
	baud_rate = "00000000000000000010010110000000"
	clk_value = "00000010111110101111000010000000"
	counter_length = "00000000000000000000000000100000"
	num_ticks = "00000000000000000000000000010000"

Analyzing hierarchy for module <receiver> in library <work> with parameters.
	BITS_PER_DATA = "00000000000000000000000000001000"
	DATA = "000100"
	IDLE = "000001"
	LENGTH_MAX_DATA = "00000000000000000000000000000100"
	LENGTH_NUM_TICKS = "00000000000000000000000000000100"
	NUM_TICKS = "00000000000000000000000000010000"
	PARITY = "100000"
	RESET = "010000"
	START = "000010"
	STOP = "001000"

Analyzing hierarchy for module <cpu> in library <work> with parameters.
	ADDR_LENGTH = "00000000000000000000000000001011"
	DATA_LENGTH = "00000000000000000000000000010000"
	INSTRUCTION_LENGTH = "00000000000000000000000000010000"
	OPCODE_LENGTH = "00000000000000000000000000000101"
	OPERAND_LENGTH = "00000000000000000000000000001011"

Analyzing hierarchy for module <program_memory> in library <work> with parameters.
	ADDR_LENGTH = "00000000000000000000000000001011"
	DATA_LENGTH = "00000000000000000000000000010000"
	MEM_SIZE = "00000000000000000000000000001001"
	program = ""

Analyzing hierarchy for module <data_memory> in library <work> with parameters.
	ADDR_LENGTH = "00000000000000000000000000001011"
	DATA_LENGTH = "00000000000000000000000000010000"
	MEM_SIZE = "00000000000000000000000000001001"
	READ = "01"
	WRITE = "10"
	data = ""

Analyzing hierarchy for module <control> in library <work> with parameters.
	OPCODE_LENGTH = "00000000000000000000000000000101"
	addrLength = "00000000000000000000000000001011"

Analyzing hierarchy for module <datapath> in library <work> with parameters.
	DATA_LENGTH = "00000000000000000000000000010000"
	IMM_DATA_LENGTH = "00000000000000000000000000001011"

Analyzing hierarchy for module <instruction_decoder> in library <work> with parameters.
	ADD = "00100"
	ADDI = "00101"
	HLT = "00000"
	LD = "00010"
	LDI = "00011"
	OPCODE_LENGTH = "00000000000000000000000000000101"
	STO = "00001"
	SUB = "00110"
	SUBI = "00111"

Analyzing hierarchy for module <pc> in library <work> with parameters.
	LENGTH = "00000000000000000000000000001011"

Analyzing hierarchy for module <adder> in library <work> with parameters.
	LENGTH = "00000000000000000000000000001011"

Analyzing hierarchy for module <signal_extension> in library <work> with parameters.
	EXPECTED_LENGTH = "00000000000000000000000000010000"
	IN_OPERAND_LENGTH = "00000000000000000000000000001011"

Analyzing hierarchy for module <mux_a> in library <work> with parameters.
	ALU = "10"
	DATA_LENGTH = "00000000000000000000000000010000"
	MEMORY = "00"
	SIGNAL = "01"

Analyzing hierarchy for module <mux_b> in library <work> with parameters.
	DATA_LENGTH = "00000000000000000000000000010000"
	MEMORY = "0"
	SIGNAL = "1"

Analyzing hierarchy for module <accumulator> in library <work> with parameters.
	DATA_LENGTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <alu> in library <work> with parameters.
	ADD = "0"
	DATA_LENGTH = "00000000000000000000000000010000"
	SUB = "1"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
Module <top> is correct for synthesis.
 
Analyzing module <interface> in library <work>.
	ADDRESSLSB = 11'b00000001000
	ADDRESSMSB = 11'b00000010000
	ADDR_LENGTH = 32'sb00000000000000000000000000001011
	DATALSB = 11'b00000000010
	DATAMSB = 11'b00000000100
	DATA_LENGTH = 32'sb00000000000000000000000000010000
	DM = 8'b00000011
	IDLE = 11'b00000000001
	NUMBER_STATES = 32'sb00000000000000000000000000001011
	PM = 8'b00000010
	RE = 8'b00000100
	READ = 11'b00010000000
	SENDLSB = 11'b00100000000
	SENDMSB = 11'b01000000000
	SIZE = 32'sb00000000000000000000000000001000
	ST = 8'b00000001
	START = 11'b00001000000
	WRITE = 11'b00000100000
Module <interface> is correct for synthesis.
 
Analyzing module <uart> in library <work>.
	parity = 1'b0
	reset = 1'b0
	stop_bits = 2'b01
Module <uart> is correct for synthesis.
 
Analyzing module <transmitter> in library <work>.
	BITS_PER_DATA = 32'sb00000000000000000000000000001000
	DATA = 6'b000100
	IDLE = 6'b000001
	LENGTH_MAX_DATA = 32'sb00000000000000000000000000000100
	LENGTH_NUM_TICKS = 32'sb00000000000000000000000000000100
	NUM_TICKS = 32'sb00000000000000000000000000010000
	PARITY = 6'b001000
	RESET = 6'b100000
	START = 6'b000010
	STOP = 6'b010000
Module <transmitter> is correct for synthesis.
 
Analyzing module <baud_rate_gen> in library <work>.
	RATE = 32'sb00000000000000000000000101000101
	baud_rate = 32'sb00000000000000000010010110000000
	clk_value = 32'sb00000010111110101111000010000000
	counter_length = 32'sb00000000000000000000000000100000
	num_ticks = 32'sb00000000000000000000000000010000
Module <baud_rate_gen> is correct for synthesis.
 
Analyzing module <receiver> in library <work>.
	BITS_PER_DATA = 32'sb00000000000000000000000000001000
	DATA = 6'b000100
	IDLE = 6'b000001
	LENGTH_MAX_DATA = 32'sb00000000000000000000000000000100
	LENGTH_NUM_TICKS = 32'sb00000000000000000000000000000100
	NUM_TICKS = 32'sb00000000000000000000000000010000
	PARITY = 6'b100000
	RESET = 6'b010000
	START = 6'b000010
	STOP = 6'b001000
Module <receiver> is correct for synthesis.
 
Analyzing module <topbip> in library <work>.
	ADDR_LENGTH = 32'sb00000000000000000000000000001011
	DATA_LENGTH = 32'sb00000000000000000000000000010000
Module <topbip> is correct for synthesis.
 
Analyzing module <cpu> in library <work>.
	ADDR_LENGTH = 32'sb00000000000000000000000000001011
	DATA_LENGTH = 32'sb00000000000000000000000000010000
	INSTRUCTION_LENGTH = 32'sb00000000000000000000000000010000
	OPCODE_LENGTH = 32'sb00000000000000000000000000000101
	OPERAND_LENGTH = 32'sb00000000000000000000000000001011
Module <cpu> is correct for synthesis.
 
Analyzing module <control> in library <work>.
	OPCODE_LENGTH = 32'sb00000000000000000000000000000101
	addrLength = 32'sb00000000000000000000000000001011
Module <control> is correct for synthesis.
 
Analyzing module <instruction_decoder> in library <work>.
	ADD = 5'b00100
	ADDI = 5'b00101
	HLT = 5'b00000
	LD = 5'b00010
	LDI = 5'b00011
	OPCODE_LENGTH = 32'sb00000000000000000000000000000101
	STO = 5'b00001
	SUB = 5'b00110
	SUBI = 5'b00111
Module <instruction_decoder> is correct for synthesis.
 
Analyzing module <pc> in library <work>.
	LENGTH = 32'sb00000000000000000000000000001011
Module <pc> is correct for synthesis.
 
Analyzing module <adder> in library <work>.
	LENGTH = 32'sb00000000000000000000000000001011
Module <adder> is correct for synthesis.
 
Analyzing module <datapath> in library <work>.
	DATA_LENGTH = 32'sb00000000000000000000000000010000
	IMM_DATA_LENGTH = 32'sb00000000000000000000000000001011
Module <datapath> is correct for synthesis.
 
Analyzing module <signal_extension> in library <work>.
	EXPECTED_LENGTH = 32'sb00000000000000000000000000010000
	IN_OPERAND_LENGTH = 32'sb00000000000000000000000000001011
Module <signal_extension> is correct for synthesis.
 
Analyzing module <mux_a> in library <work>.
	ALU = 2'b10
	DATA_LENGTH = 32'sb00000000000000000000000000010000
	MEMORY = 2'b00
	SIGNAL = 2'b01
Module <mux_a> is correct for synthesis.
 
Analyzing module <mux_b> in library <work>.
	DATA_LENGTH = 32'sb00000000000000000000000000010000
	MEMORY = 1'b0
	SIGNAL = 1'b1
Module <mux_b> is correct for synthesis.
 
Analyzing module <accumulator> in library <work>.
	DATA_LENGTH = 32'sb00000000000000000000000000010000
Module <accumulator> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
	ADD = 1'b0
	DATA_LENGTH = 32'sb00000000000000000000000000010000
	SUB = 1'b1
Module <alu> is correct for synthesis.
 
Analyzing module <program_memory> in library <work>.
	ADDR_LENGTH = 32'sb00000000000000000000000000001011
	DATA_LENGTH = 32'sb00000000000000000000000000010000
	MEM_SIZE = 32'sb00000000000000000000000000001001
	program = ""
WARNING:Xst:2319 - "program_memory.v" line 44: Signal memory in initial block is partially initialized. The initialization will be ignored.
INFO:Xst:1433 - Contents of array <memory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <memory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <program_memory> is correct for synthesis.
 
Analyzing module <data_memory> in library <work>.
	ADDR_LENGTH = 32'sb00000000000000000000000000001011
	DATA_LENGTH = 32'sb00000000000000000000000000010000
	MEM_SIZE = 32'sb00000000000000000000000000001001
	READ = 2'b01
	WRITE = 2'b10
	data = ""
WARNING:Xst:2319 - "data_memory.v" line 58: Signal memory in initial block is partially initialized. The initialization will be ignored.
Module <data_memory> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <data_to_send> in unit <interface> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <interface>.
    Related source file is "simple.v".
WARNING:Xst:646 - Signal <data_to_send> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 26                                             |
    | Inputs             | 11                                             |
    | Outputs            | 11                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000001                                    |
    | Power Up State     | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <outData>.
    Found 1-bit register for signal <RdDM>.
    Found 1-bit register for signal <WrDM>.
    Found 11-bit register for signal <outAddr>.
    Found 1-bit register for signal <tx_start>.
    Found 1-bit register for signal <WrPM>.
    Found 8-bit register for signal <d_out>.
    Found 1-bit register for signal <reset_bip>.
    Found 8-bit register for signal <code>.
    Found 8-bit register for signal <counter>.
    Found 8-bit adder for signal <counter$addsub0000> created at line 195.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  56 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <interface> synthesized.


Synthesizing Unit <transmitter>.
    Related source file is "transmitter.v".
INFO:Xst:1799 - State 001000 is never reached in FSM <state>.
INFO:Xst:1799 - State 100000 is never reached in FSM <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 000001                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tx_out>.
    Found 1-bit register for signal <tx_done>.
    Found 8-bit register for signal <buffer>.
    Found 4-bit register for signal <n>.
    Found 4-bit adder for signal <n$addsub0000> created at line 120.
    Found 1-bit register for signal <parity_bit>.
    Found 1-bit adder for signal <parity_bit$addsub0000> created at line 129.
    Found 1-bit adder for signal <parity_bit$addsub0001> created at line 129.
    Found 1-bit adder for signal <parity_bit$addsub0002> created at line 129.
    Found 1-bit adder for signal <parity_bit$addsub0003> created at line 129.
    Found 1-bit adder for signal <parity_bit$addsub0004> created at line 129.
    Found 1-bit adder for signal <parity_bit$addsub0005> created at line 129.
    Found 1-bit adder for signal <parity_bit$addsub0006> created at line 129.
    Found 4-bit register for signal <s>.
    Found 4-bit adder for signal <s$share0000> created at line 80.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  19 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
Unit <transmitter> synthesized.


Synthesizing Unit <baud_rate_gen>.
    Related source file is "baud_rate_gen.v".
    Found 1-bit register for signal <tick>.
    Found 32-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <baud_rate_gen> synthesized.


Synthesizing Unit <receiver>.
    Related source file is "receiver.v".
WARNING:Xst:1780 - Signal <next_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <buffer<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State 100000 is never reached in FSM <state>.
INFO:Xst:1799 - State 010000 is never reached in FSM <state>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 000001                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <error>.
    Found 1-bit register for signal <rx_done>.
    Found 9-bit register for signal <buffer>.
    Found 1-bit xor2 for signal <error$xor0000> created at line 131.
    Found 1-bit register for signal <expected_parity>.
    Found 1-bit adder for signal <expected_parity$add0000> created at line 130.
    Found 1-bit adder for signal <expected_parity$addsub0000> created at line 130.
    Found 1-bit adder for signal <expected_parity$addsub0001> created at line 130.
    Found 1-bit adder for signal <expected_parity$addsub0002> created at line 130.
    Found 1-bit adder for signal <expected_parity$addsub0003> created at line 130.
    Found 1-bit adder for signal <expected_parity$addsub0004> created at line 130.
    Found 1-bit adder for signal <expected_parity$addsub0005> created at line 130.
    Found 4-bit register for signal <n>.
    Found 4-bit adder for signal <n$addsub0000> created at line 120.
    Found 4-bit register for signal <s>.
    Found 4-bit adder for signal <s$share0000> created at line 82.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  20 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
Unit <receiver> synthesized.


Synthesizing Unit <program_memory>.
    Related source file is "program_memory.v".
WARNING:Xst:647 - Input <addrFromBip<10:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addrFromInterface<10:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10x16-bit dual-port RAM <Mram_memory> for signal <memory>.
    Found 16-bit register for signal <instruction>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <program_memory> synthesized.


Synthesizing Unit <data_memory>.
    Related source file is "data_memory.v".
WARNING:Xst:647 - Input <addr_from_bip<10:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr_from_interface<10:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <outData>.
    Found 160-bit register for signal <memory>.
    Summary:
	inferred 176 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <data_memory> synthesized.


Synthesizing Unit <instruction_decoder>.
    Related source file is "instruction_decoder.v".
Unit <instruction_decoder> synthesized.


Synthesizing Unit <pc>.
    Related source file is "pc.v".
    Found 11-bit register for signal <program_count>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <pc> synthesized.


Synthesizing Unit <adder>.
    Related source file is "adder.v".
    Found 11-bit adder for signal <new_pc>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder> synthesized.


Synthesizing Unit <signal_extension>.
    Related source file is "signal_extension.v".
Unit <signal_extension> synthesized.


Synthesizing Unit <mux_a>.
    Related source file is "mux_sel_a.v".
    Found 16-bit 4-to-1 multiplexer for signal <outValue>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <mux_a> synthesized.


Synthesizing Unit <mux_b>.
    Related source file is "mux_sel_b.v".
Unit <mux_b> synthesized.


Synthesizing Unit <accumulator>.
    Related source file is "accumulator.v".
    Found 16-bit register for signal <outValue>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <accumulator> synthesized.


Synthesizing Unit <alu>.
    Related source file is "alu.v".
    Found 16-bit addsub for signal <outValue$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <alu> synthesized.


Synthesizing Unit <uart>.
    Related source file is "uart.v".
WARNING:Xst:646 - Signal <error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <uart> synthesized.


Synthesizing Unit <control>.
    Related source file is "control.v".
Unit <control> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "datapath.v".
Unit <datapath> synthesized.


Synthesizing Unit <cpu>.
    Related source file is "cpu.v".
Unit <cpu> synthesized.


Synthesizing Unit <topbip>.
    Related source file is "topbip.v".
WARNING:Xst:1780 - Signal <inDataDM> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <inAddrDM> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <topbip> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
WARNING:Xst:646 - Signal <addrToMemory<11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 10x16-bit dual-port RAM                               : 1
# Adders/Subtractors                                   : 21
 1-bit adder                                           : 14
 11-bit adder                                          : 1
 16-bit addsub                                         : 1
 4-bit adder                                           : 4
 8-bit adder                                           : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 62
 1-bit register                                        : 39
 11-bit register                                       : 1
 16-bit register                                       : 13
 4-bit register                                        : 4
 8-bit register                                        : 4
 9-bit register                                        : 1
# Multiplexers                                         : 3
 16-bit 10-to-1 multiplexer                            : 2
 16-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <uart/rxx/state/FSM> on signal <state[1:2]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 00
 000010 | 01
 000100 | 11
 001000 | 10
 100000 | unreached
 010000 | unreached
--------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <uart/txx/state/FSM> on signal <state[1:2]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 00
 000010 | 01
 000100 | 11
 010000 | 10
 001000 | unreached
 100000 | unreached
--------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <interface/state/FSM> on signal <state[1:10]> with one-hot encoding.
---------------------------
 State       | Encoding
---------------------------
 00000000001 | 0000000001
 00001000000 | 0000000010
 00000001000 | 0000000100
 00000010000 | 0000001000
 00010000000 | 0000010000
 00000000010 | 0000100000
 00000000100 | 0001000000
 00000100000 | 0010000000
 00100000000 | 0100000000
 01000000000 | 1000000000
---------------------------
WARNING:Xst:2677 - Node <buffer_8> of sequential type is unconnected in block <rxx>.

Synthesizing (advanced) Unit <program_memory>.
INFO:Xst:3231 - The small RAM <Mram_memory> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 16-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <Wr>            | high     |
    |     addrA          | connected to signal <addrFromInterface> |          |
    |     diA            | connected to signal <dataFromInterface> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 10-word x 16-bit                    |          |
    |     addrB          | connected to signal <addrFromBip>   |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <program_memory> synthesized (advanced).
WARNING:Xst:2677 - Node <buffer_8> of sequential type is unconnected in block <receiver>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# RAMs                                                 : 1
 10x16-bit dual-port distributed RAM                   : 1
# Adders/Subtractors                                   : 11
 1-bit adder                                           : 1
 1-bit adder carry in                                  : 3
 11-bit adder                                          : 1
 16-bit addsub                                         : 1
 4-bit adder                                           : 4
 8-bit adder                                           : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 313
 Flip-Flops                                            : 313
# Multiplexers                                         : 33
 1-bit 10-to-1 multiplexer                             : 32
 16-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <error> has a constant value of 0 in block <receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <expected_parity> of sequential type is unconnected in block <receiver>.

Optimizing unit <top> ...

Optimizing unit <interface> ...

Optimizing unit <transmitter> ...
WARNING:Xst:1710 - FF/Latch <n_3> (without init value) has a constant value of 0 in block <transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_3> (without init value) has a constant value of 0 in block <transmitter>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <receiver> ...
WARNING:Xst:1710 - FF/Latch <n_3> (without init value) has a constant value of 0 in block <receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_3> (without init value) has a constant value of 0 in block <receiver>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <program_memory> ...

Optimizing unit <data_memory> ...

Optimizing unit <pc> ...

Optimizing unit <accumulator> ...
WARNING:Xst:2677 - Node <interface/outAddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <interface/outAddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <interface/outAddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <interface/outAddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <interface/outAddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <interface/outAddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <interface/outAddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <bip/cpu/control/pc_module/program_count_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <bip/cpu/control/pc_module/program_count_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <bip/cpu/control/pc_module/program_count_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <bip/cpu/control/pc_module/program_count_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <bip/cpu/control/pc_module/program_count_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <bip/cpu/control/pc_module/program_count_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <bip/cpu/control/pc_module/program_count_4> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 42.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 342
 Flip-Flops                                            : 342

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 932
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 34
#      LUT2                        : 20
#      LUT2_D                      : 1
#      LUT3                        : 385
#      LUT3_D                      : 1
#      LUT3_L                      : 32
#      LUT4                        : 207
#      LUT4_D                      : 12
#      MUXCY                       : 57
#      MUXF5                       : 90
#      MUXF6                       : 32
#      VCC                         : 1
#      XORCY                       : 52
# FlipFlops/Latches                : 342
#      FD                          : 27
#      FDE                         : 44
#      FDE_1                       : 176
#      FDR                         : 45
#      FDRE                        : 16
#      FDRE_1                      : 4
#      FDRS                        : 12
#      FDRSE                       : 5
#      FDS                         : 13
# RAMS                             : 16
#      RAM16X1D                    : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 2
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      389  out of    960    40%  
 Number of Slice Flip Flops:            342  out of   1920    17%  
 Number of 4 input LUTs:                731  out of   1920    38%  
    Number used as logic:               699
    Number used as RAMs:                 32
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of     83    14%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 358   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 15.192ns (Maximum Frequency: 65.824MHz)
   Minimum input arrival time before clock: 5.471ns
   Maximum output required time after clock: 5.140ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 15.192ns (frequency: 65.824MHz)
  Total number of paths / destination ports: 10942 / 803
-------------------------------------------------------------------------
Delay:               7.596ns (Levels of Logic = 4)
  Source:            bip/pm/instruction_14 (FF)
  Destination:       bip/dm/memory_4_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: bip/pm/instruction_14 to bip/dm/memory_4_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.591   0.883  bip/pm/instruction_14 (bip/pm/instruction_14)
     LUT2_D:I0->O          4   0.704   0.591  bip/cpu/control/decoder/WrPC11 (N6)
     LUT4_D:I3->O          4   0.704   0.591  bip/cpu/control/decoder/RdRam1 (bip/RdRam)
     LUT4_D:I3->O          3   0.704   0.535  bip/dm/memory_7_not0001_SW0 (N117)
     LUT4:I3->O           16   0.704   1.034  bip/dm/memory_5_not0001 (bip/dm/memory_5_not0001)
     FDE_1:CE                  0.555          bip/dm/memory_5_0
    ----------------------------------------
    Total                      7.596ns (3.962ns logic, 3.634ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 74 / 73
-------------------------------------------------------------------------
Offset:              5.471ns (Levels of Logic = 4)
  Source:            rx (PAD)
  Destination:       uart/rxx/s_0 (FF)
  Destination Clock: clk rising

  Data Path: rx to uart/rxx/s_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.883  rx_IBUF (rx_IBUF)
     LUT3:I0->O            2   0.704   0.451  uart/rxx/s_mux0000<2>311 (uart/rxx/N29)
     LUT4:I3->O            1   0.704   0.499  uart/rxx/s_mux0000<3>_SW0 (N40)
     LUT4:I1->O            1   0.704   0.000  uart/rxx/s_mux0000<3> (uart/rxx/s_mux0000<3>)
     FD:D                      0.308          uart/rxx/s_0
    ----------------------------------------
    Total                      5.471ns (3.638ns logic, 1.833ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              5.140ns (Levels of Logic = 1)
  Source:            bip/pm/instruction_1 (FF)
  Destination:       leds<1> (PAD)
  Source Clock:      clk rising

  Data Path: bip/pm/instruction_1 to leds<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             78   0.591   1.277  bip/pm/instruction_1 (bip/pm/instruction_1)
     OBUF:I->O                 3.272          leds_1_OBUF (leds<1>)
    ----------------------------------------
    Total                      5.140ns (3.863ns logic, 1.277ns route)
                                       (75.2% logic, 24.8% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.12 secs
 
--> 


Total memory usage is 540528 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :    9 (   0 filtered)

