From e3e77d89fd538ad79e2125e12840902c910fa54e Mon Sep 17 00:00:00 2001
From: "qi.duan" <qi.duan@amlogic.com>
Date: Thu, 9 Jan 2014 22:08:49 +0800
Subject: [PATCH 2983/5965] PD #86075 stopclk set 0 in dwc_otg_core_dev_init

---
 drivers/amlogic/usb/dwc_otg/310/dwc_otg_cil.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/amlogic/usb/dwc_otg/310/dwc_otg_cil.c b/drivers/amlogic/usb/dwc_otg/310/dwc_otg_cil.c
index 71573062d1ce..822f9378fc96 100755
--- a/drivers/amlogic/usb/dwc_otg/310/dwc_otg_cil.c
+++ b/drivers/amlogic/usb/dwc_otg/310/dwc_otg_cil.c
@@ -1662,7 +1662,7 @@ void dwc_otg_core_dev_init(dwc_otg_core_if_t * core_if)
 	/* Stop the Phy Clock, for power save */
 	pcgcctl_data_t pcgcctl = {.d32 = 0 };
 	pcgcctl.b.stoppclk = 1;
-	DWC_MODIFY_REG32(core_if->pcgcctl, 0, pcgcctl.d32);
+	DWC_MODIFY_REG32(core_if->pcgcctl, pcgcctl.d32,0);
 	dwc_udelay(10);
 
 	/* Device configuration register */
-- 
2.19.0

