 
****************************************
Report : reference
Design : aesbuffer
Version: O-2018.06-SP5
Date   : Sun Apr 18 03:15:01 2021
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2_X1            NangateOpenCellLibrary
                                  1.064000     246    261.744003  
AND3_X1            NangateOpenCellLibrary
                                  1.330000       2      2.660000  
AND3_X2            NangateOpenCellLibrary
                                  1.596000       1      1.596000  
AOI21_X1           NangateOpenCellLibrary
                                  1.064000       3      3.192000  
AOI22_X1           NangateOpenCellLibrary
                                  1.330000      62     82.460003  
AOI221_X1          NangateOpenCellLibrary
                                  1.596000       2      3.192000  
AOI222_X1          NangateOpenCellLibrary
                                  2.128000      38     80.864001  
CLKBUF_X2          NangateOpenCellLibrary
                                  1.064000       9      9.576000  
CLKBUF_X3          NangateOpenCellLibrary
                                  1.330000       6      7.980000  
DFF_X1             NangateOpenCellLibrary
                                  4.522000     550   2487.099910  n
DFF_X2             NangateOpenCellLibrary
                                  5.054000       1      5.054000  n
INV_X1             NangateOpenCellLibrary
                                  0.532000     121     64.372001  
INV_X2             NangateOpenCellLibrary
                                  0.798000       2      1.596000  
INV_X4             NangateOpenCellLibrary
                                  1.330000       1      1.330000  
MUX2_X1            NangateOpenCellLibrary
                                  1.862000     552   1027.823994  
NAND2_X1           NangateOpenCellLibrary
                                  0.798000      44     35.111999  
NAND3_X1           NangateOpenCellLibrary
                                  1.064000       3      3.192000  
NOR2_X1            NangateOpenCellLibrary
                                  0.798000       8      6.384000  
NOR2_X4            NangateOpenCellLibrary
                                  2.394000       3      7.182000  
OAI21_X1           NangateOpenCellLibrary
                                  1.064000      34     36.176000  
OAI22_X1           NangateOpenCellLibrary
                                  1.330000       2      2.660000  
OAI222_X1          NangateOpenCellLibrary
                                  2.128000      24     51.072001  
OR2_X1             NangateOpenCellLibrary
                                  1.064000      47     50.008000  
XNOR2_X1           NangateOpenCellLibrary
                                  1.596000       1      1.596000  
XOR2_X1            NangateOpenCellLibrary
                                  1.596000       4      6.384000  
aes128key                     13393.897973       1  13393.897973  h, n
-----------------------------------------------------------------------------
Total 26 references                                 17634.203883
1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : aesbuffer
Version: O-2018.06-SP5
Date   : Sun Apr 18 03:15:01 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: data_out_reg[31]
              (rising edge-triggered flip-flop)
  Endpoint: data_out[31]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aesbuffer          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  data_out_reg[31]/CK (DFF_X1)             0.00      0.00       0.00 r
  data_out_reg[31]/Q (DFF_X1)
                                 1.62      0.03      0.30       0.30 r
  data_out[31] (out)                       0.03      0.00       0.30 r
  data arrival time                                             0.30
  ---------------------------------------------------------------------
  (Path is unconstrained)


1
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : aesbuffer
Version: O-2018.06-SP5
Date   : Sun Apr 18 03:15:02 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/DB/NangateOpenCellLibrary_slow.db)


Operating Conditions: slow   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
aesbuffer              5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 222.2492 uW   (77%)
  Net Switching Power  =  64.6274 uW   (23%)
                         ---------
Total Dynamic Power    = 286.8766 uW  (100%)

Cell Leakage Power     = 248.2337 uW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential       205.9967            0.7423        4.3012e+04          249.7513  (  46.67%)
combinational     16.2528           63.8854        2.0522e+05          285.3593  (  53.33%)
--------------------------------------------------------------------------------------------------
Total            222.2496 uW        64.6278 uW     2.4823e+05 nW       535.1106 uW
1
