
*** Running vivado
    with args -log AXI_UART_Lite_v1_0.vds -m64 -mode batch -messageDb vivado.pb -notrace -source AXI_UART_Lite_v1_0.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source AXI_UART_Lite_v1_0.tcl -notrace
Command: synth_design -top AXI_UART_Lite_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 267.070 ; gain = 50.020
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AXI_UART_Lite_v1_0' [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/AXI_UART_Lite_v1_0.vhd:51]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'AXI_UART_Lite_v1_0_S00_AXI' declared at 'C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/AXI_UART_Lite_v1_0_S00_AXI.vhd:5' bound to instance 'AXI_UART_Lite_v1_0_S00_AXI_inst' of component 'AXI_UART_Lite_v1_0_S00_AXI' [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/AXI_UART_Lite_v1_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'AXI_UART_Lite_v1_0_S00_AXI' [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/AXI_UART_Lite_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/AXI_UART_Lite_v1_0_S00_AXI.vhd:336]
INFO: [Synth 8-256] done synthesizing module 'AXI_UART_Lite_v1_0_S00_AXI' (1#1) [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/AXI_UART_Lite_v1_0_S00_AXI.vhd:90]
INFO: [Synth 8-3491] module 'top_level' declared at 'C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/top_level.vhd:36' bound to instance 'uart' of component 'top_level' [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/AXI_UART_Lite_v1_0.vhd:146]
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/top_level.vhd:48]
INFO: [Synth 8-3491] module 'RX_control' declared at 'C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/RX_control.vhd:36' bound to instance 'rx_control_mod' of component 'RX_control' [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/top_level.vhd:157]
INFO: [Synth 8-638] synthesizing module 'RX_control' [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/RX_control.vhd:46]
WARNING: [Synth 8-614] signal 'data_count' is read in the process but is not in the sensitivity list [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/RX_control.vhd:77]
WARNING: [Synth 8-614] signal 'rec' is read in the process but is not in the sensitivity list [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/RX_control.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'RX_control' (2#1) [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/RX_control.vhd:46]
INFO: [Synth 8-3491] module 'TX_control' declared at 'C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/TX_control.vhd:36' bound to instance 'tx_control_mod' of component 'TX_control' [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/top_level.vhd:166]
INFO: [Synth 8-638] synthesizing module 'TX_control' [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/TX_control.vhd:47]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/TX_control.vhd:79]
WARNING: [Synth 8-614] signal 'data_count' is read in the process but is not in the sensitivity list [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/TX_control.vhd:79]
WARNING: [Synth 8-614] signal 'tsr' is read in the process but is not in the sensitivity list [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/TX_control.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'TX_control' (3#1) [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/TX_control.vhd:47]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter AXI_CLK bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'Boud_rate_gen' declared at 'C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/Boud_rate_gen.vhd:36' bound to instance 'baud_generator' of component 'Boud_rate_gen' [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/top_level.vhd:176]
INFO: [Synth 8-638] synthesizing module 'Boud_rate_gen' [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/Boud_rate_gen.vhd:45]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter AXI_CLK bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Boud_rate_gen' (4#1) [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/Boud_rate_gen.vhd:45]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'STD_FIFO' declared at 'C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/STD_FIFO.vhd:35' bound to instance 'rx_fifo_buf' of component 'STD_FIFO' [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/top_level.vhd:183]
INFO: [Synth 8-638] synthesizing module 'STD_FIFO' [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/STD_FIFO.vhd:50]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'STD_FIFO' (5#1) [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/STD_FIFO.vhd:50]
INFO: [Synth 8-3491] module 'rising_edge_detect' declared at 'C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/rising_edge_detect.vhd:34' bound to instance 'edge_detect_rx' of component 'rising_edge_detect' [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/top_level.vhd:195]
INFO: [Synth 8-638] synthesizing module 'rising_edge_detect' [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/rising_edge_detect.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'rising_edge_detect' (6#1) [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/rising_edge_detect.vhd:40]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'STD_FIFO' declared at 'C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/STD_FIFO.vhd:35' bound to instance 'tx_fifo_buf' of component 'STD_FIFO' [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/top_level.vhd:200]
INFO: [Synth 8-3491] module 'rising_edge_detect' declared at 'C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/rising_edge_detect.vhd:34' bound to instance 'edge_detect_tx' of component 'rising_edge_detect' [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/top_level.vhd:212]
INFO: [Synth 8-3491] module 'simp_reg' declared at 'C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/simp_reg.vhd:34' bound to instance 'stat_reg_comp' of component 'simp_reg' [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/top_level.vhd:217]
INFO: [Synth 8-638] synthesizing module 'simp_reg' [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/simp_reg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'simp_reg' (7#1) [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/simp_reg.vhd:41]
INFO: [Synth 8-3491] module 'simp_reg' declared at 'C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/simp_reg.vhd:34' bound to instance 'ctrl_reg_comp' of component 'simp_reg' [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/top_level.vhd:230]
INFO: [Synth 8-3491] module 'Int_control' declared at 'C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/Int_control.vhd:34' bound to instance 'interrupt_comp' of component 'Int_control' [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/top_level.vhd:243]
INFO: [Synth 8-638] synthesizing module 'Int_control' [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/Int_control.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Int_control' (8#1) [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/Int_control.vhd:43]
WARNING: [Synth 8-3848] Net frame_error in module/entity top_level does not have driver. [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/top_level.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'top_level' (9#1) [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/top_level.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'AXI_UART_Lite_v1_0' (10#1) [C:/Users/voja/psdsProject/project_1/project_1.srcs/sources_1/new/AXI_UART_Lite_v1_0.vhd:51]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 301.277 ; gain = 84.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 301.277 ; gain = 84.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 301.277 ; gain = 84.227
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5544] ROM "next_state_reg2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state_reg2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 319.289 ; gain = 102.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   8 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---RAMs : 
	              128 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 47    
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 20    
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AXI_UART_Lite_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module RX_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 11    
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module TX_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module Boud_rate_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module STD_FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 9     
Module rising_edge_detect 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module simp_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Int_control 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 457.676 ; gain = 240.625
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design AXI_UART_Lite_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design AXI_UART_Lite_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design AXI_UART_Lite_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design AXI_UART_Lite_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design AXI_UART_Lite_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design AXI_UART_Lite_v1_0 has unconnected port s00_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 458.953 ; gain = 241.902
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 458.953 ; gain = 241.902

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+-------------------+-----------------------------+-----------+----------------------+--------------+---------------------------+
|Module Name        | RTL Object                  | Inference | Size (Depth x Width) | Primitives   | Hierarchical Name         | 
+-------------------+-----------------------------+-----------+----------------------+--------------+---------------------------+
|AXI_UART_Lite_v1_0 | uart/rx_fifo_buf/Memory_reg | Implied   | 16 x 8               | RAM32M x 2   | AXI_UART_Lite_v1_0/ram__2 | 
|AXI_UART_Lite_v1_0 | uart/tx_fifo_buf/Memory_reg | Implied   | 16 x 8               | RAM32M x 2   | AXI_UART_Lite_v1_0/ram__3 | 
+-------------------+-----------------------------+-----------+----------------------+--------------+---------------------------+

Note: The table shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/stat_reg_comp/data_out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\uart/stat_reg_comp/data_out_reg[6] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[31] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[30] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[29] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[28] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[27] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[26] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[25] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[24] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[23] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[22] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[21] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[20] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[19] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[18] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[17] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[16] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[15] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[14] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[13] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[12] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[11] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[10] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[9] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[8] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[6] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[31] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[30] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[29] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[28] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[27] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[26] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[25] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[24] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[23] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[22] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[21] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[20] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[19] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[18] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[17] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[16] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[15] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[14] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[13] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[12] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[11] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[10] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[9] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/slv_reg0_reg[8] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/axi_rresp_reg[1] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\AXI_UART_Lite_v1_0_S00_AXI_inst/axi_rresp_reg[0] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\uart/ctrl_reg_comp/data_out_reg[7] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\uart/ctrl_reg_comp/data_out_reg[6] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\uart/ctrl_reg_comp/data_out_reg[5] ) is unused and will be removed from module AXI_UART_Lite_v1_0.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 478.984 ; gain = 261.934
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 478.984 ; gain = 261.934

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 478.984 ; gain = 261.934
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 478.984 ; gain = 261.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 479.832 ; gain = 262.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 479.832 ; gain = 262.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 479.832 ; gain = 262.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 479.832 ; gain = 262.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 479.832 ; gain = 262.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 479.832 ; gain = 262.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |LUT1   |     4|
|3     |LUT2   |    25|
|4     |LUT3   |    68|
|5     |LUT4   |    72|
|6     |LUT5   |    86|
|7     |LUT6   |    73|
|8     |RAM32M |     4|
|9     |FDCE   |    94|
|10    |FDPE   |    38|
|11    |FDRE   |   174|
|12    |FDSE   |     2|
|13    |LDC    |    34|
|14    |IBUF   |    48|
|15    |OBUF   |    43|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------+---------------------------+------+
|      |Instance                          |Module                     |Cells |
+------+----------------------------------+---------------------------+------+
|1     |top                               |                           |   767|
|2     |  AXI_UART_Lite_v1_0_S00_AXI_inst |AXI_UART_Lite_v1_0_S00_AXI |   173|
|3     |  uart                            |top_level                  |   501|
|4     |    baud_generator                |Boud_rate_gen              |    25|
|5     |    ctrl_reg_comp                 |simp_reg                   |     6|
|6     |    edge_detect_rx                |rising_edge_detect         |     2|
|7     |    edge_detect_tx                |rising_edge_detect_0       |     2|
|8     |    interrupt_comp                |Int_control                |     1|
|9     |    rx_control_mod                |RX_control                 |   155|
|10    |    rx_fifo_buf                   |STD_FIFO                   |    59|
|11    |    stat_reg_comp                 |simp_reg_1                 |     7|
|12    |    tx_control_mod                |TX_control                 |   179|
|13    |    tx_fifo_buf                   |STD_FIFO_2                 |    65|
+------+----------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 479.832 ; gain = 262.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 73 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 479.832 ; gain = 253.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 479.832 ; gain = 262.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  LDC => LDCE: 34 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 538.332 ; gain = 311.918
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 538.332 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 07 15:50:17 2015...
