@W: BN137 :"c:\users\victor ros\documents\cookies\wake_up_radio\auxpoyect\zbcntrlunittest\component\work\ringoscillator\ringoscillator.vhd":367:0:367:6|Found combinational loop during mapping at net RingOscillator_0.NAND2_0_Y
@W: MT462 :"c:\users\victor ros\documents\cookies\wake_up_radio\auxpoyect\zbcntrlunittest\smartgen\common\vhdl\flashfreeze_filter.vhd":64:3:64:23|Net FFCtrl_0.FFCtrl_wrapper_inst.U0.Primary_Filter_Instance.clock_to_user_logic_temp appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\victor ros\documents\cookies\wake_up_radio\auxpoyect\zbcntrlunittest\component\work\ringoscillator\ringoscillator.vhd":277:0:277:6|Net RingOscillator_0.AO14_15_Y appears to be an unidentified clock source. Assuming default frequency. 
@W: BN137 :"c:\users\victor ros\documents\cookies\wake_up_radio\auxpoyect\zbcntrlunittest\component\work\ringoscillator\ringoscillator.vhd":277:0:277:6|Found combinational loop during mapping at net RingOscillator_0.AO14_15_Y
@W: MT420 |Found inferred clock ringO_cnt|RingOscillator_0_CLK_OUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:RingOscillator_0_CLK_OUT"
