{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-52-geb099a92)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/tangnano9k.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:21.1-114.10"
      },
      "ports": {
        "uartRx": {
          "direction": "input",
          "bits": [ 7319 ]
        },
        "ioSdin": {
          "direction": "output",
          "bits": [ 7318 ]
        },
        "ioSclk": {
          "direction": "output",
          "bits": [ 7317 ]
        },
        "ioReset": {
          "direction": "output",
          "bits": [ 7316 ]
        },
        "ioDc": {
          "direction": "output",
          "bits": [ 7315 ]
        },
        "ioCs": {
          "direction": "output",
          "bits": [ 7314 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 7313 ]
        }
      },
      "cells": {
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 11071 ]
          }
        },
        "u.uartRx_LUT4_I0_F_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10966 ],
            "I2": [ 10964 ],
            "I1": [ 10962 ],
            "I0": [ 10957 ],
            "F": [ 11052 ]
          }
        },
        "u.uartRx_LUT4_I0_F_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10930 ],
            "I2": [ 11002 ],
            "I1": [ 10991 ],
            "I0": [ 10989 ],
            "F": [ 11051 ]
          }
        },
        "u.uartRx_LUT4_I0_F_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10984 ],
            "I1": [ 10927 ],
            "I0": [ 10923 ],
            "F": [ 11016 ]
          }
        },
        "u.uartRx_LUT4_I0_F_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11052 ],
            "I1": [ 11051 ],
            "I0": [ 11016 ],
            "F": [ 11049 ]
          }
        },
        "u.uartRx_LUT4_I0_F_LUT4_F_I3_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11049 ],
            "I1": [ 10936 ],
            "I0": [ 10933 ],
            "F": [ 11047 ]
          }
        },
        "u.uartRx_LUT4_I0_F_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11047 ],
            "I2": [ 10877 ],
            "I1": [ 10872 ],
            "I0": [ 10867 ],
            "F": [ 10996 ]
          }
        },
        "u.uartRx_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011011011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10996 ],
            "I2": [ 10877 ],
            "I1": [ 10872 ],
            "I0": [ 10867 ],
            "F": [ 10939 ]
          }
        },
        "u.uartRx_LUT4_I0_F_LUT3_F_I1_LUT2_F_1_I1_LUT2_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11015 ],
            "I1": [ 11012 ],
            "I0": [ 10991 ],
            "F": [ 11043 ]
          }
        },
        "u.uartRx_LUT4_I0_F_LUT3_F_I1_LUT2_F_1_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11043 ],
            "I0": [ 10989 ],
            "F": [ 11041 ]
          }
        },
        "u.uartRx_LUT4_I0_F_LUT3_F_I1_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11041 ],
            "I0": [ 10966 ],
            "F": [ 11038 ]
          }
        },
        "u.uartRx_LUT4_I0_F_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10964 ],
            "I0": [ 10962 ],
            "F": [ 11037 ]
          }
        },
        "u.uartRx_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11038 ],
            "I1": [ 11037 ],
            "I0": [ 10957 ],
            "F": [ 10883 ]
          }
        },
        "u.uartRx_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10877 ],
            "I2": [ 10872 ],
            "I1": [ 10867 ],
            "I0": [ 10889 ],
            "F": [ 10862 ]
          }
        },
        "u.uartRx_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10877 ],
            "I2": [ 10872 ],
            "I1": [ 10867 ],
            "I0": [ 10889 ],
            "F": [ 10920 ]
          }
        },
        "u.uartRx_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y28/IOBB",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:32.11-32.17",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 10889 ],
            "I": [ 7319 ]
          }
        },
        "u.rxState_DFFE_Q_D_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10913 ],
            "I1": [ 10911 ],
            "I0": [ 10908 ],
            "F": [ 11026 ]
          }
        },
        "u.rxState_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10888 ],
            "I0": [ 11026 ],
            "F": [ 11021 ]
          }
        },
        "u.rxState_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10883 ],
            "I2": [ 10939 ],
            "I1": [ 10996 ],
            "I0": [ 10920 ],
            "F": [ 11020 ]
          }
        },
        "u.rxState_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11026 ],
            "I2": [ 10877 ],
            "I1": [ 10872 ],
            "I0": [ 10867 ],
            "F": [ 11028 ]
          }
        },
        "u.rxState_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10877 ],
            "D": [ 11028 ],
            "CLK": [ 7323 ],
            "CE": [ 11020 ]
          }
        },
        "u.rxState_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010001010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11026 ],
            "I2": [ 10877 ],
            "I1": [ 10872 ],
            "I0": [ 10867 ],
            "F": [ 11023 ]
          }
        },
        "u.rxState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10872 ],
            "D": [ 11023 ],
            "CLK": [ 7323 ],
            "CE": [ 11020 ]
          }
        },
        "u.rxState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10867 ],
            "D": [ 11021 ],
            "CLK": [ 7323 ],
            "CE": [ 11020 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10960 ],
            "I0": [ 10957 ],
            "F": [ 10953 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10953 ],
            "I2": [ 10950 ],
            "I1": [ 10927 ],
            "I0": [ 10923 ],
            "F": [ 10921 ]
          }
        },
        "u.rxCounter_DFFE_Q_9_D_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11016 ],
            "I2": [ 10936 ],
            "I1": [ 10933 ],
            "I0": [ 10930 ],
            "F": [ 11015 ]
          }
        },
        "u.rxCounter_DFFE_Q_9_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10936 ],
            "I2": [ 10933 ],
            "I1": [ 10930 ],
            "I0": [ 11002 ],
            "F": [ 11012 ]
          }
        },
        "u.rxCounter_DFFE_Q_9_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10980 ],
            "I0": [ 11012 ],
            "F": [ 11009 ]
          }
        },
        "u.rxCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11002 ],
            "D": [ 11009 ],
            "CLK": [ 7323 ],
            "CE": [ 10920 ]
          }
        },
        "u.rxCounter_DFFE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10939 ],
            "I1": [ 10993 ],
            "I0": [ 10991 ],
            "F": [ 11006 ]
          }
        },
        "u.rxCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10991 ],
            "D": [ 11006 ],
            "CLK": [ 7323 ],
            "CE": [ 10920 ]
          }
        },
        "u.rxCounter_DFFE_Q_7_D_LUT4_F_I2_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10877 ],
            "I1": [ 10872 ],
            "I0": [ 10867 ],
            "F": [ 10950 ]
          }
        },
        "u.rxCounter_DFFE_Q_7_D_LUT4_F_I2_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10993 ],
            "I2": [ 10991 ],
            "I1": [ 10989 ],
            "I0": [ 10984 ],
            "F": [ 10968 ]
          }
        },
        "u.rxCounter_DFFE_Q_7_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10936 ],
            "I2": [ 10933 ],
            "I1": [ 10930 ],
            "I0": [ 11002 ],
            "F": [ 10993 ]
          }
        },
        "u.rxCounter_DFFE_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10944 ],
            "I2": [ 10993 ],
            "I1": [ 10991 ],
            "I0": [ 10989 ],
            "F": [ 10999 ]
          }
        },
        "u.rxCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10989 ],
            "D": [ 10999 ],
            "CLK": [ 7323 ],
            "CE": [ 10920 ]
          }
        },
        "u.rxCounter_DFFE_Q_6_D_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10865 ],
            "I0": [ 10996 ],
            "F": [ 10944 ]
          }
        },
        "u.rxCounter_DFFE_Q_6_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10993 ],
            "I2": [ 10991 ],
            "I1": [ 10989 ],
            "I0": [ 10984 ],
            "F": [ 10986 ]
          }
        },
        "u.rxCounter_DFFE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10944 ],
            "I0": [ 10986 ],
            "F": [ 10983 ]
          }
        },
        "u.rxCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10984 ],
            "D": [ 10983 ],
            "CLK": [ 7323 ],
            "CE": [ 10920 ]
          }
        },
        "u.rxCounter_DFFE_Q_5_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10863 ],
            "I2": [ 10877 ],
            "I1": [ 10872 ],
            "I0": [ 10867 ],
            "F": [ 10980 ]
          }
        },
        "u.rxCounter_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10980 ],
            "I1": [ 10968 ],
            "I0": [ 10966 ],
            "F": [ 10978 ]
          }
        },
        "u.rxCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10966 ],
            "D": [ 10978 ],
            "CLK": [ 7323 ],
            "CE": [ 10920 ]
          }
        },
        "u.rxCounter_DFFE_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10968 ],
            "I2": [ 10950 ],
            "I1": [ 10966 ],
            "I0": [ 10964 ],
            "F": [ 10975 ]
          }
        },
        "u.rxCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10964 ],
            "D": [ 10975 ],
            "CLK": [ 7323 ],
            "CE": [ 10920 ]
          }
        },
        "u.rxCounter_DFFE_Q_3_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10968 ],
            "I2": [ 10966 ],
            "I1": [ 10964 ],
            "I0": [ 10962 ],
            "F": [ 10972 ]
          }
        },
        "u.rxCounter_DFFE_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10972 ],
            "I0": [ 10950 ],
            "F": [ 10970 ]
          }
        },
        "u.rxCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10962 ],
            "D": [ 10970 ],
            "CLK": [ 7323 ],
            "CE": [ 10920 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10968 ],
            "I2": [ 10966 ],
            "I1": [ 10964 ],
            "I0": [ 10962 ],
            "F": [ 10960 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10960 ],
            "I1": [ 10950 ],
            "I0": [ 10957 ],
            "F": [ 10955 ]
          }
        },
        "u.rxCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10957 ],
            "D": [ 10955 ],
            "CLK": [ 7323 ],
            "CE": [ 10920 ]
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10953 ],
            "I1": [ 10950 ],
            "I0": [ 10927 ],
            "F": [ 10925 ]
          }
        },
        "u.rxCounter_DFFE_Q_12_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10936 ],
            "I0": [ 10939 ],
            "F": [ 10946 ]
          }
        },
        "u.rxCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10936 ],
            "D": [ 10946 ],
            "CLK": [ 7323 ],
            "CE": [ 10920 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10944 ],
            "I1": [ 10936 ],
            "I0": [ 10933 ],
            "F": [ 10941 ]
          }
        },
        "u.rxCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10933 ],
            "D": [ 10941 ],
            "CLK": [ 7323 ],
            "CE": [ 10920 ]
          }
        },
        "u.rxCounter_DFFE_Q_10_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10939 ],
            "I2": [ 10936 ],
            "I1": [ 10933 ],
            "I0": [ 10930 ],
            "F": [ 10929 ]
          }
        },
        "u.rxCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10930 ],
            "D": [ 10929 ],
            "CLK": [ 7323 ],
            "CE": [ 10920 ]
          }
        },
        "u.rxCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10927 ],
            "D": [ 10925 ],
            "CLK": [ 7323 ],
            "CE": [ 10920 ]
          }
        },
        "u.rxCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10923 ],
            "D": [ 10921 ],
            "CLK": [ 7323 ],
            "CE": [ 10920 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10913 ],
            "I1": [ 10911 ],
            "I0": [ 10908 ],
            "F": [ 10907 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10888 ],
            "I0": [ 10862 ],
            "F": [ 10906 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10913 ],
            "F": [ 10915 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10862 ],
            "Q": [ 10913 ],
            "D": [ 10915 ],
            "CLK": [ 7323 ],
            "CE": [ 10906 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10913 ],
            "I0": [ 10911 ],
            "F": [ 10910 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10862 ],
            "Q": [ 10911 ],
            "D": [ 10910 ],
            "CLK": [ 7323 ],
            "CE": [ 10906 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10862 ],
            "Q": [ 10908 ],
            "D": [ 10907 ],
            "CLK": [ 7323 ],
            "CE": [ 10906 ]
          }
        },
        "u.dataIn_LUT4_I0_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8604 ],
            "I2": [ 8655 ],
            "I1": [ 8649 ],
            "I0": [ 8638 ],
            "F": [ 10902 ]
          }
        },
        "u.dataIn_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8604 ],
            "I2": [ 8655 ],
            "I1": [ 8649 ],
            "I0": [ 8638 ],
            "F": [ 10901 ]
          }
        },
        "u.dataIn_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10902 ],
            "I2": [ 10901 ],
            "I1": [ 8620 ],
            "I0": [ 8611 ],
            "F": [ 10899 ]
          }
        },
        "u.dataIn_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10899 ],
            "I1": [ 8596 ],
            "I0": [ 8628 ],
            "F": [ 8485 ]
          }
        },
        "u.dataIn_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10877 ],
            "I1": [ 10872 ],
            "I0": [ 10867 ],
            "F": [ 10888 ]
          }
        },
        "u.dataIn_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8620 ],
            "D": [ 8611 ],
            "CLK": [ 7323 ],
            "CE": [ 10888 ]
          }
        },
        "u.dataIn_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8611 ],
            "D": [ 8604 ],
            "CLK": [ 7323 ],
            "CE": [ 10888 ]
          }
        },
        "u.dataIn_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8604 ],
            "D": [ 8596 ],
            "CLK": [ 7323 ],
            "CE": [ 10888 ]
          }
        },
        "u.dataIn_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8596 ],
            "D": [ 8655 ],
            "CLK": [ 7323 ],
            "CE": [ 10888 ]
          }
        },
        "u.dataIn_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8655 ],
            "D": [ 8649 ],
            "CLK": [ 7323 ],
            "CE": [ 10888 ]
          }
        },
        "u.dataIn_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8649 ],
            "D": [ 8638 ],
            "CLK": [ 7323 ],
            "CE": [ 10888 ]
          }
        },
        "u.dataIn_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8638 ],
            "D": [ 8628 ],
            "CLK": [ 7323 ],
            "CE": [ 10888 ]
          }
        },
        "u.dataIn_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8628 ],
            "D": [ 10889 ],
            "CLK": [ 7323 ],
            "CE": [ 10888 ]
          }
        },
        "u.byteReady_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8578 ],
            "I1": [ 8575 ],
            "I0": [ 10860 ],
            "F": [ 8573 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10877 ],
            "I1": [ 10872 ],
            "I0": [ 10867 ],
            "F": [ 10857 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10883 ],
            "I0": [ 10857 ],
            "F": [ 10863 ]
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10863 ],
            "I2": [ 10877 ],
            "I1": [ 10872 ],
            "I0": [ 10867 ],
            "F": [ 10865 ]
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10863 ],
            "I1": [ 10857 ],
            "I0": [ 10862 ],
            "F": [ 10856 ]
          }
        },
        "u.byteReady_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:26.1-67.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10860 ],
            "D": [ 10857 ],
            "CLK": [ 7323 ],
            "CE": [ 10856 ]
          }
        },
        "te.fontBuffer.0.0_AD_LUT2_F_I1_LUT2_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y25/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10848 ],
            "I1": [ 8014 ],
            "I0": [ 7807 ],
            "F": [ 10657 ]
          }
        },
        "te.fontBuffer.0.0_AD_LUT2_F_I1_LUT2_F_I1_LUT2_F_I1_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8339 ],
            "I2": [ 8275 ],
            "I1": [ 8211 ],
            "I0": [ 8143 ],
            "F": [ 10852 ]
          }
        },
        "te.fontBuffer.0.0_AD_LUT2_F_I1_LUT2_F_I1_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10852 ],
            "I2": [ 8078 ],
            "I1": [ 8014 ],
            "I0": [ 7807 ],
            "F": [ 10850 ]
          }
        },
        "te.fontBuffer.0.0_AD_LUT2_F_I1_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10850 ],
            "I0": [ 7802 ],
            "F": [ 10848 ]
          }
        },
        "te.fontBuffer.0.0_AD_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y25/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10848 ],
            "I0": [ 7807 ],
            "F": [ 10845 ]
          }
        },
        "te.fontBuffer.0.0_AD_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y26/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10845 ],
            "I0": [ 8014 ],
            "F": [ 10681 ]
          }
        },
        "te.fontBuffer.0.0_AD_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y26/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10845 ],
            "I0": [ 8014 ],
            "F": [ 10683 ]
          }
        },
        "te.fontBuffer.0.0": {
          "hide_name": 0,
          "type": "SP",
          "parameters": {
            "WRITE_MODE": "00000000000000000000000000000010",
            "RESET_MODE": "ASYNC",
            "READ_MODE": "0",
            "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000000000001000000000000000000010000000000000001000000000000000000000000000000000000000000000",
            "INIT_RAM_2E": "000000000000000000000000000000000000000000001000000000000000110011000000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111011100000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_2D": "000000000000000000000000000000000000000001000000100000000000110011000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000010000000000001001010000000000001010010000000000001100010000000000001000010000000000000000000000000000000000000000000",
            "INIT_RAM_2C": "000000000000000000000011111010000000000101000000000000000101000000000000000101000000000000000000111010000000000000000000000000000000000000000000000000000000000000000001000010000000000000101000000000000000010000000000000000101000000000000001000010000000000000000000000000000000000000000000",
            "INIT_RAM_2B": "000000000000000000000000111010000000000001000000000000000000110000000000000001000000000000000000111010000000000000000000000000000000000000000000000000000000000000000000011010000000000000100000000000000001000000000000000000100000000000000000011010000000000000000000000000000000000000000000",
            "INIT_RAM_2A": "000000000000000000000001111010000000000001000000000000000001000000000000000001000000000000000000111010000000000000000000000000000000000000000000000000000000000000000001000000000000000001000010000000000001000010000000000000111011100000000000000010000000000000000000000000000000000000000000",
            "INIT_RAM_29": "000000000000000000000000100010000000000001010010000000000001010010000000000001010010000000000001001000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000010000000000000000010000000000000001000000000000001111010000000000000000000000000000000000000000000",
            "INIT_RAM_28": "000000000000000000000111111010000000000001000010000000000001000010000000000001000010000000000000111000000000000000000000000000000000000000000000000000000000000000000000111000000000000001000010000000000001000010000000000001000010000000000111111010000000000000000000000000000000000000000000",
            "INIT_RAM_27": "000000000000000000000000111000000000000001000010000000000001000010000000000001000010000000000000111000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000010000000000000000010000000000000000010000000000001111010000000000000000000000000000000000000000000",
            "INIT_RAM_26": "000000000000000000000001111000000000000000000010000000000001111010000000000000000010000000000001111010000000000000000000000000000000000000000000000000000000000000000001000000000000000001000000000000000001000000000000000000111011100000000000000000100000000000000000000000000000000000000000",
            "INIT_RAM_25": "000000000000000000000001000010000000000000101000000000000000010000000000000000010000000000000001111011100000000000000000000000000000000000000000000000000000000000000011111010100000000100000010000000000100000000000000000100000000000000000010000000000000000000000000000000000000000000000000",
            "INIT_RAM_24": "000000000000000000000001000000000000000001000000000000000001111010100000000001000010000000000001000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000010000000000000000010000000000000000010000000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_23": "000000000000000000000011111010000000000101000010000000000101000010000000000101000010000000000000111000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001000100000000000001000100000000001111011000000000000001000000000000000000000000000000000000000000000",
            "INIT_RAM_22": "000000000000000000000000011000000000000001010010000000000001010010000000000001010010000000000000111000000000000000000000000000000000000000000000000000000000000000000001111011100000000001000010000000000001000010000000000001000010000000000000111000000000000000000000000000000000000000000000",
            "INIT_RAM_21": "000000000000000000000000101000000000000001000010000000000001000010000000000001000010000000000000111000000000000000000000000000000000000000000000000000000000000000000000111000000000000001000010000000000001000010000000000001000010000000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_20": "000000000000000000000001111010000000000001000010000000000001000010000000000001000010000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000100000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_1F": "000000000000000000000001000000000000000001000000000000000001000000000000000001000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000001000000000000000000100000000000000001000000000000000010000000000000000000000000000000000000000000",
            "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000001111011100000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000010000000000000000001000000000000000000010000000000000000001100000000000000000000000000000000000000000",
            "INIT_RAM_1D": "000000000000000000000000000000000000000001000000100000000001111011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001100000000001000010100000000001001000100000000001010000100000000001100000100000000000000000000000000000000000000000",
            "INIT_RAM_1C": "000000000000000000000000000001100000000000000010000000000001111000000000000000000010000000000000000001100000000000000000000000000000000000000000000000000000000000000001100001100000000000010010000000000000001000000000000000010010000000000001100001100000000000000000000000000000000000000000",
            "INIT_RAM_1B": "000000000000000000000001111011100000000000100000000000000000010000000000000000100000000000000001111011100000000000000000000000000000000000000000000000000000000000000000001011100000000000110000000000000001000000000000000000110000000000000000001011100000000000000000000000000000000000000000",
            "INIT_RAM_1A": "000000000000000000000000111011100000000001000000000000000001000000000000000001000000000000000000111011100000000000000000000000000000000000000000000000000000000000000000000000100000000000000000100000000001111011100000000000000000100000000000000000100000000000000000000000000000000000000000",
            "INIT_RAM_19": "000000000000000000000000110001000000000001001000100000000001001000100000000001001000100000000000100011000000000000000000000000000000000000000000000000000000000000000001110011000000000000001000100000000000001000100000000000001000100000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_18": "000000000000000000000010111011000000000011000000100000000001000000100000000001000000100000000000111011000000000000000000000000000000000000000000000000000000000000000000000011000000000000001000100000000000001000100000000000001000100000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_17": "000000000000000000000000111011000000000001000000100000000001000000100000000001000000100000000000111011000000000000000000000000000000000000000000000000000000000000000001111011100000000000010000000000000000001000000000000000000010000000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_16": "000000000000000000000001111011100000000000000001000000000000000010000000000000000001000000000001111011100000000000000000000000000000000000000000000000000000000000000001000000000000000001000000000000000001000000000000000001000000000000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_15": "000000000000000000000001000000100000000000100001000000000000010010000000000000001000000000000001111011100000000000000000000000000000000000000000000000000000000000000000111011100000000001000000000000000001000000000000000001000000000000000000110000000000000000000000000000000000000000000000",
            "INIT_RAM_14": "000000000000000000000001000000100000000001000000100000000001111011100000000001000000100000000001000000100000000000000000000000000000000000000000000000000000000000000001111011100000000000001000000000000000001000000000000000001000000000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_13": "000000000000000000000000111001000000000001001000100000000001001000100000000001000000100000000000111011000000000000000000000000000000000000000000000000000000000000000000000000100000000000001000100000000000001000100000000000001000100000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_12": "000000000000000000000001000000100000000001001000100000000001001000100000000001001000100000000001111011100000000000000000000000000000000000000000000000000000000000000000111011000000000001000000100000000001000000100000000001000000100000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_11": "000000000000000000000000100001000000000001000000100000000001000000100000000001000000100000000000111011000000000000000000000000000000000000000000000000000000000000000000110011000000000001001000100000000001001000100000000001001000100000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_10": "000000000000000000000001111011000000000000010000100000000000010000100000000000010000100000000001111011000000000000000000000000000000000000000000000000000000000000000000011011000000000001010001100000000001001010100000000001000000100000000000111011000000000000000000000000000000000000000000",
            "INIT_RAM_0F": "000000000000000000000000000011000000000000001000100000000001010000100000000000000000100000000000000001000000000000000000000000000000000000000000000000000000000000000000001000000000000000010010000000000000010010000000000000100001000000000000100001000000000000000000000000000000000000000000",
            "INIT_RAM_0E": "000000000000000000000000010010000000000000010010000000000000010010000000000000010010000000000000010010000000000000000000000000000000000000000000000000000000000000000000100001000000000000100001000000000000010010000000000000010010000000000000001000000000000000000000000000000000000000000000",
            "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000001100011000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100011000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_0C": "000000000000000000000000111011000000000001001000100000000001001000100000000001001000100000000000100011000000000000000000000000000000000000000000000000000000000000000000110011000000000001001000100000000001001000100000000001001000100000000000110011000000000000000000000000000000000000000000",
            "INIT_RAM_0B": "000000000000000000000000000011100000000000001000100000000001110000100000000000000000100000000000000000100000000000000000000000000000000000000000000000000000000000000000110000000000000001001000100000000001001000100000000001001000100000000000111011000000000000000000000000000000000000000000",
            "INIT_RAM_0A": "000000000000000000000000111000100000000001000010100000000001000010100000000001000010100000000000100011100000000000000000000000000000000000000000000000000000000000000001111011100000000000001000000000000000001000000000000000001001100000000000001010000000000000000000000000000000000000000000",
            "INIT_RAM_09": "000000000000000000000000110011000000000001001000100000000001001000100000000001000000100000000000100001000000000000000000000000000000000000000000000000000000000000000001000011000000000001001000100000000001010000100000000001100000100000000001000001000000000000000000000000000000000000000000",
            "INIT_RAM_08": "000000000000000000000001000000000000000001000000000000000001111011100000000001000001000000000001000000000000000000000000000000000000000000000000000000000000000000000000111011000000000001000010100000000001001000100000000001010000100000000000111011000000000000000000000000000000000000000000",
            "INIT_RAM_07": "000000000000000000000000000001100000000000000010000000000000001000000000000000010000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_06": "000000000000000000000000001000000000000000001000000000000000001000000000000000001000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000010000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_05": "000000000000000000000000001000000000000000001000000000000000111011000000000000001000000000000000001000000000000000000000000000000000000000000000000000000000000000000000010010000000000000001000000000000000111011000000000000001000000000000000010010000000000000000000000000000000000000000000",
            "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000111011000000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100000000000111011000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000000000000111011000000000001001000100000000001001000100000000000110011000000000000000000000000000000000000000000",
            "INIT_RAM_02": "000000000000000000000001100001100000000000000010000000000000001000000000000000010000000000000001100001100000000000000000000000000000000000000000000000000000000000000000010001000000000000101001000000000001111011100000000000101001000000000000100010000000000000000000000000000000000000000000",
            "INIT_RAM_01": "000000000000000000000000100010000000000001111011000000000000100010000000000001111011000000000000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000001011011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "BLK_SEL": "000",
            "BIT_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y27/BSRAM",
            "BSRAM_SUBTYPE": "X9",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:150.4-160.3",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "DO35": "output",
            "RESET": "input",
            "OCE": "input",
            "DO34": "output",
            "DO33": "output",
            "DO32": "output",
            "DO31": "output",
            "DO30": "output",
            "DO29": "output",
            "DO28": "output",
            "DO27": "output",
            "DO26": "output",
            "DO25": "output",
            "DO24": "output",
            "DO23": "output",
            "DO22": "output",
            "DO21": "output",
            "DO20": "output",
            "DO19": "output",
            "DO18": "output",
            "DO17": "output",
            "DO16": "output",
            "DO15": "output",
            "DO14": "output",
            "DO13": "output",
            "DO12": "output",
            "DO11": "output",
            "DO10": "output",
            "DO9": "output",
            "DO8": "output",
            "DO7": "output",
            "DO6": "output",
            "DO5": "output",
            "DO4": "output",
            "DO3": "output",
            "DO2": "output",
            "DO1": "output",
            "DO0": "output",
            "DI35": "input",
            "DI34": "input",
            "DI33": "input",
            "DI32": "input",
            "DI31": "input",
            "DI30": "input",
            "DI29": "input",
            "DI28": "input",
            "DI27": "input",
            "DI26": "input",
            "DI25": "input",
            "DI24": "input",
            "DI23": "input",
            "DI22": "input",
            "DI21": "input",
            "DI20": "input",
            "DI19": "input",
            "DI18": "input",
            "DI17": "input",
            "DI16": "input",
            "DI15": "input",
            "DI14": "input",
            "DI13": "input",
            "DI12": "input",
            "DI11": "input",
            "DI10": "input",
            "DI9": "input",
            "DI8": "input",
            "DI7": "input",
            "DI6": "input",
            "DI5": "input",
            "DI4": "input",
            "DI3": "input",
            "DI2": "input",
            "DI1": "input",
            "DI0": "input",
            "AD13": "input",
            "CLK": "input",
            "CE": "input",
            "BLKSEL1": "input",
            "BLKSEL0": "input",
            "WRE": "input",
            "AD12": "input",
            "AD11": "input",
            "AD10": "input",
            "AD9": "input",
            "AD8": "input",
            "AD7": "input",
            "AD6": "input",
            "AD5": "input",
            "AD4": "input",
            "AD3": "input",
            "AD2": "input",
            "AD1": "input",
            "AD0": "input",
            "BLKSEL2": "input"
          },
          "connections": {
            "DO35": [ 10779 ],
            "RESET": [ 11072 ],
            "OCE": [ 11071 ],
            "DO34": [ 10777 ],
            "DO33": [ 10775 ],
            "DO32": [ 10773 ],
            "DO31": [ 10771 ],
            "DO30": [ 10769 ],
            "DO29": [ 10767 ],
            "DO28": [ 10765 ],
            "DO27": [ 10763 ],
            "DO26": [ 10761 ],
            "DO25": [ 10759 ],
            "DO24": [ 10757 ],
            "DO23": [ 10755 ],
            "DO22": [ 10753 ],
            "DO21": [ 10751 ],
            "DO20": [ 10749 ],
            "DO19": [ 10747 ],
            "DO18": [ 10745 ],
            "DO17": [ 10743 ],
            "DO16": [ 10741 ],
            "DO15": [ 10739 ],
            "DO14": [ 10737 ],
            "DO13": [ 10735 ],
            "DO12": [ 10733 ],
            "DO11": [ 10731 ],
            "DO10": [ 10729 ],
            "DO9": [ 10727 ],
            "DO8": [ 10725 ],
            "DO7": [ 10510 ],
            "DO6": [ 10391 ],
            "DO5": [ 10416 ],
            "DO4": [ 10431 ],
            "DO3": [ 10452 ],
            "DO2": [ 10469 ],
            "DO1": [ 10481 ],
            "DO0": [ 10498 ],
            "DI35": [ 11072 ],
            "DI34": [ 11072 ],
            "DI33": [ 11072 ],
            "DI32": [ 11072 ],
            "DI31": [ 11072 ],
            "DI30": [ 11072 ],
            "DI29": [ 11072 ],
            "DI28": [ 11072 ],
            "DI27": [ 11072 ],
            "DI26": [ 11072 ],
            "DI25": [ 11072 ],
            "DI24": [ 11072 ],
            "DI23": [ 11072 ],
            "DI22": [ 11072 ],
            "DI21": [ 11072 ],
            "DI20": [ 11072 ],
            "DI19": [ 11072 ],
            "DI18": [ 11072 ],
            "DI17": [ 11072 ],
            "DI16": [ 11072 ],
            "DI15": [ 11072 ],
            "DI14": [ 11072 ],
            "DI13": [ 11072 ],
            "DI12": [ 11072 ],
            "DI11": [ 11072 ],
            "DI10": [ 11072 ],
            "DI9": [ 11072 ],
            "DI8": [ 11072 ],
            "DI7": [ 11072 ],
            "DI6": [ 11072 ],
            "DI5": [ 11072 ],
            "DI4": [ 11072 ],
            "DI3": [ 11072 ],
            "DI2": [ 11072 ],
            "DI1": [ 11072 ],
            "DI0": [ 11072 ],
            "AD13": [ 10683 ],
            "CLK": [ 7323 ],
            "CE": [ 11071 ],
            "BLKSEL1": [ 11072 ],
            "BLKSEL0": [ 11072 ],
            "WRE": [ 11072 ],
            "AD12": [ 10681 ],
            "AD11": [ 10656 ],
            "AD10": [ 10659 ],
            "AD9": [ 10661 ],
            "AD8": [ 10663 ],
            "AD7": [ 10665 ],
            "AD6": [ 9386 ],
            "AD5": [ 9408 ],
            "AD4": [ 9420 ],
            "AD3": [ 9969 ],
            "AD2": [ 11072 ],
            "AD1": [ 11072 ],
            "AD0": [ 11072 ],
            "BLKSEL2": [ 11072 ]
          }
        },
        "te.chosenChar_LUT2_F_4": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y25/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10657 ],
            "I0": [ 8339 ],
            "F": [ 10665 ]
          }
        },
        "te.chosenChar_LUT2_F_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y25/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10657 ],
            "I0": [ 8275 ],
            "F": [ 10663 ]
          }
        },
        "te.chosenChar_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y25/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10657 ],
            "I0": [ 8211 ],
            "F": [ 10661 ]
          }
        },
        "te.chosenChar_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y25/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10657 ],
            "I0": [ 8143 ],
            "F": [ 10659 ]
          }
        },
        "te.chosenChar_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y25/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10657 ],
            "I0": [ 8078 ],
            "F": [ 10656 ]
          }
        },
        "scr.state_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y25/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10068 ],
            "I1": [ 10067 ],
            "I0": [ 10066 ],
            "F": [ 10076 ]
          }
        },
        "scr.state_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y25/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10068 ],
            "I1": [ 10067 ],
            "I0": [ 10066 ],
            "F": [ 10370 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y23/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10090 ],
            "I2": [ 10087 ],
            "I1": [ 10084 ],
            "I0": [ 10081 ],
            "F": [ 10395 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I2_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111001101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y23/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10090 ],
            "I2": [ 10087 ],
            "I1": [ 10084 ],
            "I0": [ 10081 ],
            "F": [ 10419 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I2_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y24/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10090 ],
            "I1": [ 10087 ],
            "I0": [ 10084 ],
            "F": [ 10107 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y24/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10395 ],
            "I0": [ 10102 ],
            "F": [ 10096 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y24/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10395 ],
            "I1": [ 10366 ],
            "I0": [ 10102 ],
            "F": [ 10636 ]
          }
        },
        "scr.state_DFFE_Q_CE_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10063 ],
            "I2": [ 10061 ],
            "I1": [ 10059 ],
            "I0": [ 10065 ],
            "F": [ 10644 ]
          }
        },
        "scr.state_DFFE_Q_CE_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10068 ],
            "I1": [ 10067 ],
            "I0": [ 10066 ],
            "F": [ 10554 ]
          }
        },
        "scr.state_DFFE_Q_CE_LUT3_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y25/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10059 ],
            "I0": [ 10554 ],
            "F": [ 10119 ]
          }
        },
        "scr.state_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10644 ],
            "I1": [ 10125 ],
            "I0": [ 10554 ],
            "F": [ 10635 ]
          }
        },
        "scr.state_DFFE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10053 ],
            "I0": [ 10636 ],
            "F": [ 10641 ]
          }
        },
        "scr.state_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10068 ],
            "D": [ 10641 ],
            "CLK": [ 7323 ],
            "CE": [ 10635 ]
          }
        },
        "scr.state_DFFE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10053 ],
            "I0": [ 10059 ],
            "F": [ 10638 ]
          }
        },
        "scr.state_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10067 ],
            "D": [ 10638 ],
            "CLK": [ 7323 ],
            "CE": [ 10635 ]
          }
        },
        "scr.state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10066 ],
            "D": [ 10636 ],
            "CLK": [ 7323 ],
            "CE": [ 10635 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y23/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10050 ],
            "I2": [ 10047 ],
            "I1": [ 10405 ],
            "I0": [ 10379 ],
            "F": [ 10625 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10050 ],
            "I2": [ 10047 ],
            "I1": [ 10422 ],
            "I0": [ 10382 ],
            "F": [ 10624 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I1_LUT3_F_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y23/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10484 ],
            "I1": [ 10047 ],
            "I0": [ 10442 ],
            "F": [ 10629 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I1_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y23/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10488 ],
            "I1": [ 10047 ],
            "I0": [ 10457 ],
            "F": [ 10628 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y23/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10629 ],
            "I1": [ 10628 ],
            "I0": [ 10050 ],
            "F": [ 10626 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110110101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y23/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10626 ],
            "I2": [ 10625 ],
            "I1": [ 10624 ],
            "I0": [ 10044 ],
            "F": [ 10621 ]
          }
        },
        "scr.sdin_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y25/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10063 ],
            "I0": [ 10059 ],
            "F": [ 10134 ]
          }
        },
        "scr.sdin_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y25/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8467 ],
            "D": [ 10621 ],
            "CLK": [ 7323 ],
            "CE": [ 10134 ]
          }
        },
        "scr.sclk_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y25/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 11072 ],
            "Q": [ 8464 ],
            "D": [ 10063 ],
            "CLK": [ 7323 ],
            "CE": [ 10059 ]
          }
        },
        "scr.reset_DFFSE_Q_SET_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y25/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10346 ],
            "I0": [ 10557 ],
            "F": [ 10617 ]
          }
        },
        "scr.reset_DFFSE_Q_SET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y25/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10617 ],
            "I0": [ 10554 ],
            "F": [ 10551 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10573 ],
            "I2": [ 10249 ],
            "I1": [ 10246 ],
            "I0": [ 10244 ],
            "F": [ 10568 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10332 ],
            "I1": [ 10328 ],
            "I0": [ 10326 ],
            "F": [ 10298 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10583 ],
            "I0": [ 10137 ],
            "F": [ 10301 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000010101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10601 ],
            "I2": [ 10595 ],
            "I1": [ 10597 ],
            "I0": [ 10611 ],
            "F": [ 10302 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10341 ],
            "I1": [ 10328 ],
            "I0": [ 10326 ],
            "F": [ 10611 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10198 ],
            "I1": [ 10173 ],
            "I0": [ 10171 ],
            "F": [ 10598 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT2_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10165 ],
            "I0": [ 10350 ],
            "F": [ 10599 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT2_F_1_I0_LUT4_F_1_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10201 ],
            "I0": [ 10216 ],
            "F": [ 10606 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT2_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10606 ],
            "I2": [ 10234 ],
            "I1": [ 10249 ],
            "I0": [ 10246 ],
            "F": [ 10603 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT2_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10244 ],
            "I2": [ 10201 ],
            "I1": [ 10218 ],
            "I0": [ 10216 ],
            "F": [ 10602 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10603 ],
            "I0": [ 10602 ],
            "F": [ 10601 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10599 ],
            "I0": [ 10598 ],
            "F": [ 10597 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10593 ],
            "I0": [ 10350 ],
            "F": [ 10595 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10567 ],
            "I2": [ 10165 ],
            "I1": [ 10155 ],
            "I0": [ 10144 ],
            "F": [ 10593 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10190 ],
            "I1": [ 10173 ],
            "I0": [ 10171 ],
            "F": [ 10567 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F_LUT4_I0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10324 ],
            "I2": [ 10316 ],
            "I1": [ 10253 ],
            "I0": [ 10140 ],
            "F": [ 10583 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F_LUT4_I0_F_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10122 ],
            "I2": [ 10314 ],
            "I1": [ 10313 ],
            "I0": [ 10292 ],
            "F": [ 10588 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10588 ],
            "I2": [ 10289 ],
            "I1": [ 10284 ],
            "I0": [ 10280 ],
            "F": [ 10585 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F_LUT4_I0_F_LUT3_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y25/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10068 ],
            "I1": [ 10067 ],
            "I0": [ 10066 ],
            "F": [ 10059 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F_LUT4_I0_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10581 ],
            "I1": [ 10585 ],
            "I0": [ 10239 ],
            "F": [ 10063 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10577 ],
            "I2": [ 10561 ],
            "I1": [ 10583 ],
            "I0": [ 10241 ],
            "F": [ 10581 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10571 ],
            "I2": [ 10573 ],
            "I1": [ 10165 ],
            "I0": [ 10155 ],
            "F": [ 10578 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10578 ],
            "I2": [ 10298 ],
            "I1": [ 10144 ],
            "I0": [ 10350 ],
            "F": [ 10577 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10249 ],
            "I2": [ 10246 ],
            "I1": [ 10244 ],
            "I0": [ 10201 ],
            "F": [ 10241 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10567 ],
            "I0": [ 10198 ],
            "F": [ 10561 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I1_LUT3_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10237 ],
            "I0": [ 10234 ],
            "F": [ 10573 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10565 ],
            "I1": [ 10341 ],
            "I0": [ 10137 ],
            "F": [ 10571 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10218 ],
            "I0": [ 10216 ],
            "F": [ 10565 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10568 ],
            "I2": [ 10567 ],
            "I1": [ 10565 ],
            "I0": [ 10201 ],
            "F": [ 10562 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10562 ],
            "I2": [ 10561 ],
            "I1": [ 10165 ],
            "I0": [ 10155 ],
            "F": [ 10558 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10558 ],
            "I2": [ 10144 ],
            "I1": [ 10350 ],
            "I0": [ 10341 ],
            "F": [ 10557 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10359 ],
            "I1": [ 10301 ],
            "I0": [ 10298 ],
            "F": [ 10346 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y25/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10125 ],
            "I0": [ 10554 ],
            "F": [ 10550 ]
          }
        },
        "scr.reset_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y25/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 10551 ],
            "Q": [ 8461 ],
            "D": [ 10346 ],
            "CLK": [ 7323 ],
            "CE": [ 10550 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9398 ],
            "I0": [ 10526 ],
            "F": [ 9427 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9427 ],
            "I2": [ 9969 ],
            "I1": [ 7831 ],
            "I0": [ 7815 ],
            "F": [ 10516 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_9_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y21/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9420 ],
            "F": [ 10545 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y21/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9420 ],
            "D": [ 10545 ],
            "CLK": [ 7323 ],
            "CE": [ 10370 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_8_D_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y20/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9383 ],
            "I1": [ 9396 ],
            "I0": [ 10541 ],
            "F": [ 9986 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_8_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y20/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9420 ],
            "I0": [ 9408 ],
            "F": [ 10541 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y20/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9408 ],
            "D": [ 10541 ],
            "CLK": [ 7323 ],
            "CE": [ 10370 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y20/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9420 ],
            "I1": [ 9408 ],
            "I0": [ 9386 ],
            "F": [ 10538 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y20/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9386 ],
            "D": [ 10538 ],
            "CLK": [ 7323 ],
            "CE": [ 10370 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10526 ],
            "I0": [ 7898 ],
            "F": [ 10535 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7898 ],
            "D": [ 10535 ],
            "CLK": [ 7323 ],
            "CE": [ 10370 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10526 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 10532 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7887 ],
            "D": [ 10532 ],
            "CLK": [ 7323 ],
            "CE": [ 10370 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10526 ],
            "I1": [ 9403 ],
            "I0": [ 7947 ],
            "F": [ 10529 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7947 ],
            "D": [ 10529 ],
            "CLK": [ 7323 ],
            "CE": [ 10370 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_3_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9420 ],
            "I1": [ 9408 ],
            "I0": [ 9386 ],
            "F": [ 10526 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10526 ],
            "I2": [ 9403 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 10524 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7917 ],
            "D": [ 10524 ],
            "CLK": [ 7323 ],
            "CE": [ 10370 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9427 ],
            "I0": [ 9969 ],
            "F": [ 10521 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9969 ],
            "D": [ 10521 ],
            "CLK": [ 7323 ],
            "CE": [ 10370 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9427 ],
            "I1": [ 9969 ],
            "I0": [ 7831 ],
            "F": [ 10518 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7831 ],
            "D": [ 10518 ],
            "CLK": [ 7323 ],
            "CE": [ 10370 ]
          }
        },
        "scr.pixelCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7815 ],
            "D": [ 10516 ],
            "CLK": [ 7323 ],
            "CE": [ 10370 ]
          }
        },
        "scr.dc_DFFSE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y25/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10076 ],
            "I0": [ 10370 ],
            "F": [ 10053 ]
          }
        },
        "scr.dc_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y25/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 11072 ],
            "Q": [ 8458 ],
            "D": [ 10370 ],
            "CLK": [ 7323 ],
            "CE": [ 10053 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y23/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10397 ],
            "I2": [ 10078 ],
            "I1": [ 10107 ],
            "I0": [ 10087 ],
            "F": [ 10504 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y23/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10096 ],
            "I2": [ 10090 ],
            "I1": [ 10087 ],
            "I0": [ 10084 ],
            "F": [ 10503 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10392 ],
            "I1": [ 9960 ],
            "I0": [ 10510 ],
            "F": [ 10502 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y23/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10504 ],
            "I2": [ 10503 ],
            "I1": [ 10502 ],
            "I0": [ 10370 ],
            "F": [ 10378 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y22/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10112 ],
            "I2": [ 10078 ],
            "I1": [ 10107 ],
            "I0": [ 10090 ],
            "F": [ 10492 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT4_F_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y22/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10096 ],
            "I1": [ 10109 ],
            "I0": [ 10084 ],
            "F": [ 10491 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y22/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10392 ],
            "I1": [ 10035 ],
            "I0": [ 10498 ],
            "F": [ 10490 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10492 ],
            "I2": [ 10491 ],
            "I1": [ 10490 ],
            "I0": [ 10370 ],
            "F": [ 10487 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y23/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10488 ],
            "D": [ 10487 ],
            "CLK": [ 7323 ],
            "CE": [ 10053 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10462 ],
            "I2": [ 10096 ],
            "I1": [ 10476 ],
            "I0": [ 10474 ],
            "F": [ 10483 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y23/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10484 ],
            "D": [ 10483 ],
            "CLK": [ 7323 ],
            "CE": [ 10053 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT4_F_I3_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10370 ],
            "I2": [ 10392 ],
            "I1": [ 10027 ],
            "I0": [ 10481 ],
            "F": [ 10476 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011011010110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y23/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10090 ],
            "I2": [ 10087 ],
            "I1": [ 10084 ],
            "I0": [ 10081 ],
            "F": [ 10474 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT4_F_I3_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y24/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10096 ],
            "I2": [ 10090 ],
            "I1": [ 10087 ],
            "I0": [ 10084 ],
            "F": [ 10471 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10471 ],
            "I0": [ 10370 ],
            "F": [ 10462 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10370 ],
            "I2": [ 10392 ],
            "I1": [ 10021 ],
            "I0": [ 10469 ],
            "F": [ 10460 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110011011001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y23/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10090 ],
            "I2": [ 10087 ],
            "I1": [ 10084 ],
            "I0": [ 10081 ],
            "F": [ 10459 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10462 ],
            "I2": [ 10096 ],
            "I1": [ 10460 ],
            "I0": [ 10459 ],
            "F": [ 10456 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10457 ],
            "D": [ 10456 ],
            "CLK": [ 7323 ],
            "CE": [ 10053 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y22/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10112 ],
            "I2": [ 10078 ],
            "I1": [ 10109 ],
            "I0": [ 10084 ],
            "F": [ 10446 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y22/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10096 ],
            "I2": [ 10090 ],
            "I1": [ 10087 ],
            "I0": [ 10084 ],
            "F": [ 10445 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10392 ],
            "I1": [ 10015 ],
            "I0": [ 10452 ],
            "F": [ 10444 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10446 ],
            "I2": [ 10445 ],
            "I1": [ 10444 ],
            "I0": [ 10370 ],
            "F": [ 10441 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10442 ],
            "D": [ 10441 ],
            "CLK": [ 7323 ],
            "CE": [ 10053 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y24/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10096 ],
            "I2": [ 10078 ],
            "I1": [ 10107 ],
            "I0": [ 10090 ],
            "F": [ 10438 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y24/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10438 ],
            "I2": [ 10090 ],
            "I1": [ 10087 ],
            "I0": [ 10084 ],
            "F": [ 10435 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I1_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y24/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10090 ],
            "I1": [ 10087 ],
            "I0": [ 10084 ],
            "F": [ 10434 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y24/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10435 ],
            "I2": [ 10078 ],
            "I1": [ 10434 ],
            "I0": [ 10102 ],
            "F": [ 10425 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I1_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y22/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7831 ],
            "I0": [ 7815 ],
            "F": [ 10392 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10392 ],
            "I1": [ 10007 ],
            "I0": [ 10431 ],
            "F": [ 10424 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10425 ],
            "I1": [ 10424 ],
            "I0": [ 10370 ],
            "F": [ 10421 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10422 ],
            "D": [ 10421 ],
            "CLK": [ 7323 ],
            "CE": [ 10053 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y23/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10096 ],
            "I2": [ 10419 ],
            "I1": [ 10107 ],
            "I0": [ 10090 ],
            "F": [ 10409 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y23/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10096 ],
            "I2": [ 10090 ],
            "I1": [ 10087 ],
            "I0": [ 10084 ],
            "F": [ 10408 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10392 ],
            "I1": [ 9980 ],
            "I0": [ 10416 ],
            "F": [ 10407 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001000100111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y23/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10409 ],
            "I2": [ 10408 ],
            "I1": [ 10407 ],
            "I0": [ 10370 ],
            "F": [ 10404 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y23/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10405 ],
            "D": [ 10404 ],
            "CLK": [ 7323 ],
            "CE": [ 10053 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y23/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10078 ],
            "I1": [ 10107 ],
            "I0": [ 10090 ],
            "F": [ 10401 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y23/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10401 ],
            "I2": [ 10096 ],
            "I1": [ 10090 ],
            "I0": [ 10087 ],
            "F": [ 10398 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y23/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10096 ],
            "I2": [ 10078 ],
            "I1": [ 10107 ],
            "I0": [ 10090 ],
            "F": [ 10397 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000001010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y23/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10398 ],
            "I2": [ 10397 ],
            "I1": [ 10395 ],
            "I0": [ 10370 ],
            "F": [ 10385 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10370 ],
            "I2": [ 10392 ],
            "I1": [ 9965 ],
            "I0": [ 10391 ],
            "F": [ 10384 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10385 ],
            "I0": [ 10384 ],
            "F": [ 10381 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10382 ],
            "D": [ 10381 ],
            "CLK": [ 7323 ],
            "CE": [ 10053 ]
          }
        },
        "scr.dataToSend_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y23/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10379 ],
            "D": [ 10378 ],
            "CLK": [ 7323 ],
            "CE": [ 10053 ]
          }
        },
        "scr.cs_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y25/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10076 ],
            "I0": [ 10370 ],
            "F": [ 10364 ]
          }
        },
        "scr.cs_DFFE_Q_CE_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y25/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10068 ],
            "I1": [ 10067 ],
            "I0": [ 10066 ],
            "F": [ 10366 ]
          }
        },
        "scr.cs_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y25/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10053 ],
            "I0": [ 10366 ],
            "F": [ 10363 ]
          }
        },
        "scr.cs_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y25/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8455 ],
            "D": [ 10364 ],
            "CLK": [ 7323 ],
            "CE": [ 10363 ]
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT4_F_I3_LUT2_F_I1_LUT4_I3_F_LUT3_I1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10231 ],
            "I2": [ 10171 ],
            "I1": [ 10165 ],
            "I0": [ 10155 ],
            "F": [ 10360 ]
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT4_F_I3_LUT2_F_I1_LUT4_I3_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10360 ],
            "I1": [ 10337 ],
            "I0": [ 10144 ],
            "F": [ 10359 ]
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT4_F_I3_LUT2_F_I1_LUT4_I3_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10350 ],
            "I0": [ 10341 ],
            "F": [ 10337 ]
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT4_F_I3_LUT2_F_I1_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10207 ],
            "I2": [ 10155 ],
            "I1": [ 10144 ],
            "I0": [ 10350 ],
            "F": [ 10335 ]
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10207 ],
            "I0": [ 10155 ],
            "F": [ 10151 ]
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10151 ],
            "I2": [ 10125 ],
            "I1": [ 10144 ],
            "I0": [ 10350 ],
            "F": [ 10347 ]
          }
        },
        "scr.counter_DFFRE_Q_9": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10350 ],
            "D": [ 10347 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_8_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10347 ],
            "I2": [ 10335 ],
            "I1": [ 10346 ],
            "I0": [ 10341 ],
            "F": [ 10339 ]
          }
        },
        "scr.counter_DFFRE_Q_8": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10341 ],
            "D": [ 10339 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10125 ],
            "I2": [ 10337 ],
            "I1": [ 10332 ],
            "I0": [ 10335 ],
            "F": [ 10330 ]
          }
        },
        "scr.counter_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10332 ],
            "D": [ 10330 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y25/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10328 ],
            "D": [ 11072 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10326 ],
            "D": [ 11072 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10324 ],
            "D": [ 11072 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_31_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10125 ],
            "I1": [ 10122 ],
            "I0": [ 10314 ],
            "F": [ 10321 ]
          }
        },
        "scr.counter_DFFRE_Q_31": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10314 ],
            "D": [ 10321 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_30_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10125 ],
            "I2": [ 10122 ],
            "I1": [ 10314 ],
            "I0": [ 10313 ],
            "F": [ 10318 ]
          }
        },
        "scr.counter_DFFRE_Q_30": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10313 ],
            "D": [ 10318 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10316 ],
            "D": [ 11072 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_29_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10122 ],
            "I1": [ 10314 ],
            "I0": [ 10313 ],
            "F": [ 10293 ]
          }
        },
        "scr.counter_DFFRE_Q_29_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10125 ],
            "I1": [ 10293 ],
            "I0": [ 10292 ],
            "F": [ 10310 ]
          }
        },
        "scr.counter_DFFRE_Q_29": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10292 ],
            "D": [ 10310 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_28_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10125 ],
            "I2": [ 10293 ],
            "I1": [ 10292 ],
            "I0": [ 10289 ],
            "F": [ 10307 ]
          }
        },
        "scr.counter_DFFRE_Q_28": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10289 ],
            "D": [ 10307 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_27_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10125 ],
            "I1": [ 10286 ],
            "I0": [ 10284 ],
            "F": [ 10304 ]
          }
        },
        "scr.counter_DFFRE_Q_27": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10284 ],
            "D": [ 10304 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT4_F_I2_LUT3_I2_F_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10302 ],
            "I1": [ 10301 ],
            "I0": [ 10298 ],
            "F": [ 10125 ]
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT4_F_I2_LUT3_I2_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10270 ],
            "I2": [ 10239 ],
            "I1": [ 10237 ],
            "I0": [ 10234 ],
            "F": [ 10251 ]
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT4_F_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10286 ],
            "I1": [ 10284 ],
            "I0": [ 10280 ],
            "F": [ 10270 ]
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10293 ],
            "I1": [ 10292 ],
            "I0": [ 10289 ],
            "F": [ 10286 ]
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10125 ],
            "I2": [ 10286 ],
            "I1": [ 10284 ],
            "I0": [ 10280 ],
            "F": [ 10278 ]
          }
        },
        "scr.counter_DFFRE_Q_26": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10280 ],
            "D": [ 10278 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_25_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10125 ],
            "I1": [ 10270 ],
            "I0": [ 10239 ],
            "F": [ 10275 ]
          }
        },
        "scr.counter_DFFRE_Q_25": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10239 ],
            "D": [ 10275 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_24_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10125 ],
            "I2": [ 10270 ],
            "I1": [ 10239 ],
            "I0": [ 10237 ],
            "F": [ 10272 ]
          }
        },
        "scr.counter_DFFRE_Q_24": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10237 ],
            "D": [ 10272 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_23_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10270 ],
            "I2": [ 10239 ],
            "I1": [ 10237 ],
            "I0": [ 10234 ],
            "F": [ 10268 ]
          }
        },
        "scr.counter_DFFRE_Q_23_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10125 ],
            "I0": [ 10268 ],
            "F": [ 10266 ]
          }
        },
        "scr.counter_DFFRE_Q_23": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10234 ],
            "D": [ 10266 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_22_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10125 ],
            "I1": [ 10251 ],
            "I0": [ 10249 ],
            "F": [ 10263 ]
          }
        },
        "scr.counter_DFFRE_Q_22": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10249 ],
            "D": [ 10263 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_21_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10125 ],
            "I2": [ 10251 ],
            "I1": [ 10249 ],
            "I0": [ 10246 ],
            "F": [ 10260 ]
          }
        },
        "scr.counter_DFFRE_Q_21": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10246 ],
            "D": [ 10260 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_20_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10251 ],
            "I1": [ 10249 ],
            "I0": [ 10246 ],
            "F": [ 10257 ]
          }
        },
        "scr.counter_DFFRE_Q_20_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10125 ],
            "I1": [ 10257 ],
            "I0": [ 10244 ],
            "F": [ 10255 ]
          }
        },
        "scr.counter_DFFRE_Q_20": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10244 ],
            "D": [ 10255 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10253 ],
            "D": [ 11072 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10251 ],
            "I2": [ 10249 ],
            "I1": [ 10246 ],
            "I0": [ 10244 ],
            "F": [ 10205 ]
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F_I1_LUT2_I1_F_LUT3_I1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10241 ],
            "I2": [ 10239 ],
            "I1": [ 10237 ],
            "I0": [ 10234 ],
            "F": [ 10229 ]
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F_I1_LUT2_I1_F_LUT3_I1_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10228 ],
            "I1": [ 10190 ],
            "I0": [ 10173 ],
            "F": [ 10231 ]
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F_I1_LUT2_I1_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10229 ],
            "I1": [ 10204 ],
            "I0": [ 10198 ],
            "F": [ 10228 ]
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F_I1_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10218 ],
            "I0": [ 10216 ],
            "F": [ 10204 ]
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10205 ],
            "I0": [ 10201 ],
            "F": [ 10213 ]
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10125 ],
            "I1": [ 10205 ],
            "I0": [ 10201 ],
            "F": [ 10223 ]
          }
        },
        "scr.counter_DFFRE_Q_19": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10201 ],
            "D": [ 10223 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_18_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10213 ],
            "I1": [ 10125 ],
            "I0": [ 10218 ],
            "F": [ 10220 ]
          }
        },
        "scr.counter_DFFRE_Q_18": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10218 ],
            "D": [ 10220 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_17_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10213 ],
            "I2": [ 10125 ],
            "I1": [ 10218 ],
            "I0": [ 10216 ],
            "F": [ 10215 ]
          }
        },
        "scr.counter_DFFRE_Q_17": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10216 ],
            "D": [ 10215 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_16_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10213 ],
            "I0": [ 10204 ],
            "F": [ 10211 ]
          }
        },
        "scr.counter_DFFRE_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10211 ],
            "I1": [ 10125 ],
            "I0": [ 10198 ],
            "F": [ 10209 ]
          }
        },
        "scr.counter_DFFRE_Q_16": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10198 ],
            "D": [ 10209 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I2_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10193 ],
            "I2": [ 10180 ],
            "I1": [ 10190 ],
            "I0": [ 10165 ],
            "F": [ 10207 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10205 ],
            "I2": [ 10204 ],
            "I1": [ 10201 ],
            "I0": [ 10198 ],
            "F": [ 10193 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I2_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10173 ],
            "I0": [ 10171 ],
            "F": [ 10180 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10193 ],
            "I0": [ 10190 ],
            "F": [ 10174 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10193 ],
            "I1": [ 10125 ],
            "I0": [ 10190 ],
            "F": [ 10188 ]
          }
        },
        "scr.counter_DFFRE_Q_15": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10190 ],
            "D": [ 10188 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_14_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10174 ],
            "I1": [ 10125 ],
            "I0": [ 10173 ],
            "F": [ 10185 ]
          }
        },
        "scr.counter_DFFRE_Q_14": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10173 ],
            "D": [ 10185 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_13_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10174 ],
            "I2": [ 10125 ],
            "I1": [ 10173 ],
            "I0": [ 10171 ],
            "F": [ 10182 ]
          }
        },
        "scr.counter_DFFRE_Q_13": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10171 ],
            "D": [ 10182 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10174 ],
            "I0": [ 10180 ],
            "F": [ 10178 ]
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10178 ],
            "I1": [ 10125 ],
            "I0": [ 10165 ],
            "F": [ 10176 ]
          }
        },
        "scr.counter_DFFRE_Q_12": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10165 ],
            "D": [ 10176 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_11_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10174 ],
            "I2": [ 10173 ],
            "I1": [ 10171 ],
            "I0": [ 10165 ],
            "F": [ 10162 ]
          }
        },
        "scr.counter_DFFRE_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10162 ],
            "I1": [ 10125 ],
            "I0": [ 10155 ],
            "F": [ 10153 ]
          }
        },
        "scr.counter_DFFRE_Q_11": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10155 ],
            "D": [ 10153 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10151 ],
            "I1": [ 10125 ],
            "I0": [ 10144 ],
            "F": [ 10142 ]
          }
        },
        "scr.counter_DFFRE_Q_10": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10144 ],
            "D": [ 10142 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10140 ],
            "D": [ 11072 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10059 ],
            "Q": [ 10137 ],
            "D": [ 11072 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y25/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10134 ],
            "I2": [ 10125 ],
            "I1": [ 10059 ],
            "I0": [ 10122 ],
            "F": [ 10120 ]
          }
        },
        "scr.counter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y25/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10122 ],
            "D": [ 10120 ],
            "CLK": [ 7323 ],
            "CE": [ 10119 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_3_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y25/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10090 ],
            "F": [ 10116 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_3": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y25/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 11072 ],
            "Q": [ 10090 ],
            "D": [ 10116 ],
            "CLK": [ 7323 ],
            "CE": [ 10076 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_2_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10090 ],
            "I1": [ 10087 ],
            "I0": [ 10084 ],
            "F": [ 10113 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y22/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10096 ],
            "I1": [ 10078 ],
            "I0": [ 10113 ],
            "F": [ 10112 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y22/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10090 ],
            "I0": [ 10087 ],
            "F": [ 10109 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_2": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y22/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 11072 ],
            "Q": [ 10087 ],
            "D": [ 10109 ],
            "CLK": [ 7323 ],
            "CE": [ 10076 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_1": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y24/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 11072 ],
            "Q": [ 10084 ],
            "D": [ 10107 ],
            "CLK": [ 7323 ],
            "CE": [ 10076 ]
          }
        },
        "scr.commandIndex_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y24/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 11072 ],
            "Q": [ 10102 ],
            "D": [ 10096 ],
            "CLK": [ 7323 ],
            "CE": [ 10076 ]
          }
        },
        "scr.commandIndex_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10090 ],
            "I2": [ 10087 ],
            "I1": [ 10084 ],
            "I0": [ 10081 ],
            "F": [ 10078 ]
          }
        },
        "scr.commandIndex_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y22/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10081 ],
            "D": [ 10078 ],
            "CLK": [ 7323 ],
            "CE": [ 10076 ]
          }
        },
        "scr.bitNumber_DFFRE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10050 ],
            "I2": [ 10047 ],
            "I1": [ 10044 ],
            "I0": [ 10070 ],
            "F": [ 10073 ]
          }
        },
        "scr.bitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10053 ],
            "Q": [ 10070 ],
            "D": [ 10073 ],
            "CLK": [ 7323 ],
            "CE": [ 10041 ]
          }
        },
        "scr.bitNumber_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y23/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10053 ],
            "I2": [ 10050 ],
            "I1": [ 10047 ],
            "I0": [ 10044 ],
            "F": [ 10042 ]
          }
        },
        "scr.bitNumber_DFFE_Q_CE_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10050 ],
            "I2": [ 10047 ],
            "I1": [ 10044 ],
            "I0": [ 10070 ],
            "F": [ 10061 ]
          }
        },
        "scr.bitNumber_DFFE_Q_CE_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10068 ],
            "I1": [ 10067 ],
            "I0": [ 10066 ],
            "F": [ 10065 ]
          }
        },
        "scr.bitNumber_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10063 ],
            "I2": [ 10053 ],
            "I1": [ 10061 ],
            "I0": [ 10059 ],
            "F": [ 10041 ]
          }
        },
        "scr.bitNumber_DFFE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10053 ],
            "I0": [ 10050 ],
            "F": [ 10055 ]
          }
        },
        "scr.bitNumber_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10050 ],
            "D": [ 10055 ],
            "CLK": [ 7323 ],
            "CE": [ 10041 ]
          }
        },
        "scr.bitNumber_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y23/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10053 ],
            "I1": [ 10050 ],
            "I0": [ 10047 ],
            "F": [ 10046 ]
          }
        },
        "scr.bitNumber_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y23/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10047 ],
            "D": [ 10046 ],
            "CLK": [ 7323 ],
            "CE": [ 10041 ]
          }
        },
        "scr.bitNumber_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y23/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10044 ],
            "D": [ 10042 ],
            "CLK": [ 7323 ],
            "CE": [ 10041 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9988 ],
            "I0": [ 9418 ],
            "F": [ 10031 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10031 ],
            "I0": [ 9969 ],
            "F": [ 9958 ]
          }
        },
        "row4.outByteReg_DFF_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y22/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10031 ],
            "I0": [ 9969 ],
            "F": [ 10033 ]
          }
        },
        "row4.outByteReg_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y22/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:188.5-234.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10035 ],
            "D": [ 10033 ],
            "CLK": [ 7323 ]
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10031 ],
            "I0": [ 9406 ],
            "F": [ 9976 ]
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9976 ],
            "I0": [ 9969 ],
            "F": [ 10025 ]
          }
        },
        "row4.outByteReg_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:188.5-234.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10027 ],
            "D": [ 10025 ],
            "CLK": [ 7323 ]
          }
        },
        "row4.outByteReg_DFF_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9984 ],
            "I0": [ 9969 ],
            "F": [ 10019 ]
          }
        },
        "row4.outByteReg_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:188.5-234.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10021 ],
            "D": [ 10019 ],
            "CLK": [ 7323 ]
          }
        },
        "row4.outByteReg_DFF_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10010 ],
            "I0": [ 9969 ],
            "F": [ 10013 ]
          }
        },
        "row4.outByteReg_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:188.5-234.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10015 ],
            "D": [ 10013 ],
            "CLK": [ 7323 ]
          }
        },
        "row4.outByteReg_DFF_Q_3_D_LUT2_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9976 ],
            "I1": [ 9418 ],
            "I0": [ 9986 ],
            "F": [ 10010 ]
          }
        },
        "row4.outByteReg_DFF_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10010 ],
            "I0": [ 9969 ],
            "F": [ 10005 ]
          }
        },
        "row4.outByteReg_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:188.5-234.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10007 ],
            "D": [ 10005 ],
            "CLK": [ 7323 ]
          }
        },
        "row4.outByteReg_DFF_Q_2_D_LUT2_F_I1_LUT3_F_I1_LUT4_F_I2_LUT2_F_1_I0_LUT4_F_1_I2_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111010101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y20/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9420 ],
            "I2": [ 9408 ],
            "I1": [ 7623 ],
            "I0": [ 7615 ],
            "F": [ 10002 ]
          }
        },
        "row4.outByteReg_DFF_Q_2_D_LUT2_F_I1_LUT3_F_I1_LUT4_F_I2_LUT2_F_1_I0_LUT4_F_1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y20/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10002 ],
            "I1": [ 9386 ],
            "I0": [ 7606 ],
            "F": [ 9999 ]
          }
        },
        "row4.outByteReg_DFF_Q_2_D_LUT2_F_I1_LUT3_F_I1_LUT4_F_I2_LUT2_F_1_I0_LUT4_F_1_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y19/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7887 ],
            "I0": [ 7583 ],
            "F": [ 9998 ]
          }
        },
        "row4.outByteReg_DFF_Q_2_D_LUT2_F_I1_LUT3_F_I1_LUT4_F_I2_LUT2_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y19/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9999 ],
            "I2": [ 9998 ],
            "I1": [ 7898 ],
            "I0": [ 7592 ],
            "F": [ 9995 ]
          }
        },
        "row4.outByteReg_DFF_Q_2_D_LUT2_F_I1_LUT3_F_I1_LUT4_F_I2_LUT2_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y19/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7887 ],
            "I2": [ 7583 ],
            "I1": [ 7947 ],
            "I0": [ 7572 ],
            "F": [ 9994 ]
          }
        },
        "row4.outByteReg_DFF_Q_2_D_LUT2_F_I1_LUT3_F_I1_LUT4_F_I2_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y19/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9995 ],
            "I0": [ 9994 ],
            "F": [ 9991 ]
          }
        },
        "row4.outByteReg_DFF_Q_2_D_LUT2_F_I1_LUT3_F_I1_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7947 ],
            "I0": [ 7572 ],
            "F": [ 9990 ]
          }
        },
        "row4.outByteReg_DFF_Q_2_D_LUT2_F_I1_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101110110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9991 ],
            "I2": [ 9990 ],
            "I1": [ 7917 ],
            "I0": [ 7560 ],
            "F": [ 9988 ]
          }
        },
        "row4.outByteReg_DFF_Q_2_D_LUT2_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9988 ],
            "I1": [ 9418 ],
            "I0": [ 9986 ],
            "F": [ 9984 ]
          }
        },
        "row4.outByteReg_DFF_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9984 ],
            "I0": [ 9969 ],
            "F": [ 9978 ]
          }
        },
        "row4.outByteReg_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:188.5-234.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9980 ],
            "D": [ 9978 ],
            "CLK": [ 7323 ]
          }
        },
        "row4.outByteReg_DFF_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9976 ],
            "I0": [ 9969 ],
            "F": [ 9963 ]
          }
        },
        "row4.outByteReg_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:188.5-234.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9965 ],
            "D": [ 9963 ],
            "CLK": [ 7323 ]
          }
        },
        "row4.outByteReg_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:188.5-234.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9960 ],
            "D": [ 9958 ],
            "CLK": [ 7323 ]
          }
        },
        "row3.outByteReg_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y19/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9454 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 9469 ]
          }
        },
        "row3.outByteReg_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9477 ],
            "I1": [ 7857 ],
            "I0": [ 9683 ],
            "F": [ 9920 ]
          }
        },
        "row3.outByteReg_DFF_Q_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010011111100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9469 ],
            "I2": [ 9403 ],
            "I1": [ 7947 ],
            "I0": [ 9850 ],
            "F": [ 9952 ]
          }
        },
        "row3.outByteReg_DFF_Q_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9477 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 9442 ]
          }
        },
        "row3.outByteReg_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9952 ],
            "I1": [ 9442 ],
            "I0": [ 9882 ],
            "F": [ 9908 ]
          }
        },
        "row3.outByteReg_DFF_Q_6_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9454 ],
            "I0": [ 7857 ],
            "F": [ 9434 ]
          }
        },
        "row3.outByteReg_DFF_Q_6_D_LUT4_F_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9442 ],
            "I2": [ 9469 ],
            "I1": [ 9876 ],
            "I0": [ 9903 ],
            "F": [ 9947 ]
          }
        },
        "row3.outByteReg_DFF_Q_6_D_LUT4_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y15/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7898 ],
            "I2": [ 7887 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 9946 ]
          }
        },
        "row3.outByteReg_DFF_Q_6_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y15/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9947 ],
            "I2": [ 9398 ],
            "I1": [ 9946 ],
            "I0": [ 9839 ],
            "F": [ 9943 ]
          }
        },
        "row3.outByteReg_DFF_Q_6_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9477 ],
            "I1": [ 7857 ],
            "I0": [ 9692 ],
            "F": [ 9942 ]
          }
        },
        "row3.outByteReg_DFF_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9943 ],
            "I2": [ 9434 ],
            "I1": [ 9942 ],
            "I0": [ 9819 ],
            "F": [ 9940 ]
          }
        },
        "row3.outByteReg_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:152.5-169.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8345 ],
            "D": [ 9940 ],
            "CLK": [ 7323 ]
          }
        },
        "row3.outByteReg_DFF_Q_5_D_LUT4_F_I2_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9434 ],
            "I2": [ 9442 ],
            "I1": [ 9898 ],
            "I0": [ 9816 ],
            "F": [ 9936 ]
          }
        },
        "row3.outByteReg_DFF_Q_5_D_LUT4_F_I2_LUT4_F_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9477 ],
            "I1": [ 7857 ],
            "I0": [ 9689 ],
            "F": [ 9935 ]
          }
        },
        "row3.outByteReg_DFF_Q_5_D_LUT4_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9936 ],
            "I2": [ 9398 ],
            "I1": [ 9935 ],
            "I0": [ 9835 ],
            "F": [ 9932 ]
          }
        },
        "row3.outByteReg_DFF_Q_5_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y19/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9454 ],
            "I2": [ 9871 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 9931 ]
          }
        },
        "row3.outByteReg_DFF_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y19/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9932 ],
            "I2": [ 9931 ],
            "I1": [ 9403 ],
            "I0": [ 7947 ],
            "F": [ 9929 ]
          }
        },
        "row3.outByteReg_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y19/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:152.5-169.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8284 ],
            "D": [ 9929 ],
            "CLK": [ 7323 ]
          }
        },
        "row3.outByteReg_DFF_Q_4_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9824 ],
            "I2": [ 9469 ],
            "I1": [ 9826 ],
            "I0": [ 9867 ],
            "F": [ 9925 ]
          }
        },
        "row3.outByteReg_DFF_Q_4_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9477 ],
            "I1": [ 7857 ],
            "I0": [ 9686 ],
            "F": [ 9924 ]
          }
        },
        "row3.outByteReg_DFF_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9925 ],
            "I1": [ 9845 ],
            "I0": [ 9924 ],
            "F": [ 9922 ]
          }
        },
        "row3.outByteReg_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:152.5-169.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8270 ],
            "D": [ 9922 ],
            "CLK": [ 7323 ]
          }
        },
        "row3.outByteReg_DFF_Q_3_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9843 ],
            "I2": [ 9920 ],
            "I1": [ 9469 ],
            "I0": [ 9860 ],
            "F": [ 9918 ]
          }
        },
        "row3.outByteReg_DFF_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9918 ],
            "I1": [ 9429 ],
            "I0": [ 9458 ],
            "F": [ 9916 ]
          }
        },
        "row3.outByteReg_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:152.5-169.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8153 ],
            "D": [ 9916 ],
            "CLK": [ 7323 ]
          }
        },
        "row3.outByteReg_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7898 ],
            "I1": [ 7887 ],
            "I0": [ 7947 ],
            "F": [ 9912 ]
          }
        },
        "row3.outByteReg_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:152.5-169.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8088 ],
            "D": [ 9472 ],
            "CLK": [ 7323 ]
          }
        },
        "row3.outByteReg_DFF_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9472 ],
            "I0": [ 9912 ],
            "F": [ 9910 ]
          }
        },
        "row3.outByteReg_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:152.5-169.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8026 ],
            "D": [ 9910 ],
            "CLK": [ 7323 ]
          }
        },
        "row3.outByteReg_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:152.5-169.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7847 ],
            "D": [ 9908 ],
            "CLK": [ 7323 ]
          }
        },
        "row3.h2.hexChar_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7583 ],
            "I1": [ 7572 ],
            "I0": [ 7560 ],
            "F": [ 9892 ]
          }
        },
        "row3.h2.hexChar_DFF_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9885 ],
            "I0": [ 7592 ],
            "F": [ 9902 ]
          }
        },
        "row3.h2.hexChar_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:77.5-79.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9903 ],
            "D": [ 9902 ],
            "CLK": [ 7323 ]
          }
        },
        "row3.h2.hexChar_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7592 ],
            "I2": [ 7583 ],
            "I1": [ 7572 ],
            "I0": [ 7560 ],
            "F": [ 9897 ]
          }
        },
        "row3.h2.hexChar_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:77.5-79.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9898 ],
            "D": [ 9897 ],
            "CLK": [ 7323 ]
          }
        },
        "row3.h2.hexChar_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7592 ],
            "I2": [ 7583 ],
            "I1": [ 7572 ],
            "I0": [ 7560 ],
            "F": [ 9894 ]
          }
        },
        "row3.h2.hexChar_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:77.5-79.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9846 ],
            "D": [ 9894 ],
            "CLK": [ 7323 ]
          }
        },
        "row3.h2.hexChar_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:77.5-79.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9438 ],
            "D": [ 9892 ],
            "CLK": [ 7323 ]
          }
        },
        "row3.h2.hexChar_DFFS_Q_SET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y19/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7583 ],
            "I1": [ 7572 ],
            "I0": [ 7560 ],
            "F": [ 9885 ]
          }
        },
        "row3.h2.hexChar_DFFS_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9885 ],
            "I1": [ 7592 ],
            "I0": [ 7560 ],
            "F": [ 9888 ]
          }
        },
        "row3.h2.hexChar_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:77.5-79.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 9885 ],
            "Q": [ 9463 ],
            "D": [ 9888 ],
            "CLK": [ 7323 ]
          }
        },
        "row3.h2.hexChar_DFFR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9885 ],
            "I1": [ 7592 ],
            "I0": [ 7560 ],
            "F": [ 9881 ]
          }
        },
        "row3.h2.hexChar_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:77.5-79.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9885 ],
            "Q": [ 9882 ],
            "D": [ 9881 ],
            "CLK": [ 7323 ]
          }
        },
        "row3.h1.hexChar_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7623 ],
            "I1": [ 7615 ],
            "I0": [ 7606 ],
            "F": [ 9859 ]
          }
        },
        "row3.h1.hexChar_DFF_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9852 ],
            "I0": [ 7631 ],
            "F": [ 9875 ]
          }
        },
        "row3.h1.hexChar_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:77.5-79.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9876 ],
            "D": [ 9875 ],
            "CLK": [ 7323 ]
          }
        },
        "row3.h1.hexChar_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y19/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7631 ],
            "I2": [ 7623 ],
            "I1": [ 7615 ],
            "I0": [ 7606 ],
            "F": [ 9870 ]
          }
        },
        "row3.h1.hexChar_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y19/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:77.5-79.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9871 ],
            "D": [ 9870 ],
            "CLK": [ 7323 ]
          }
        },
        "row3.h1.hexChar_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7631 ],
            "I2": [ 7623 ],
            "I1": [ 7615 ],
            "I0": [ 7606 ],
            "F": [ 9864 ]
          }
        },
        "row3.h1.hexChar_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:77.5-79.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9867 ],
            "D": [ 9864 ],
            "CLK": [ 7323 ]
          }
        },
        "row3.h1.hexChar_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:77.5-79.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9860 ],
            "D": [ 9859 ],
            "CLK": [ 7323 ]
          }
        },
        "row3.h1.hexChar_DFFS_Q_SET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7623 ],
            "I1": [ 7615 ],
            "I0": [ 7606 ],
            "F": [ 9852 ]
          }
        },
        "row3.h1.hexChar_DFFS_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7631 ],
            "I2": [ 7623 ],
            "I1": [ 7615 ],
            "I0": [ 7606 ],
            "F": [ 9855 ]
          }
        },
        "row3.h1.hexChar_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:77.5-79.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 9852 ],
            "Q": [ 9467 ],
            "D": [ 9855 ],
            "CLK": [ 7323 ]
          }
        },
        "row3.h1.hexChar_DFFR_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7631 ],
            "I2": [ 7623 ],
            "I1": [ 7615 ],
            "I0": [ 7606 ],
            "F": [ 9849 ]
          }
        },
        "row3.h1.hexChar_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:77.5-79.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9852 ],
            "Q": [ 9850 ],
            "D": [ 9849 ],
            "CLK": [ 7323 ]
          }
        },
        "row3.dec.units_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9398 ],
            "I2": [ 9442 ],
            "I1": [ 9846 ],
            "I0": [ 9832 ],
            "F": [ 9845 ]
          }
        },
        "row3.dec.units_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9398 ],
            "I0": [ 9829 ],
            "F": [ 9843 ]
          }
        },
        "row3.dec.units_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9839 ],
            "D": [ 9565 ],
            "CLK": [ 7323 ],
            "CE": [ 9681 ]
          }
        },
        "row3.dec.units_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9835 ],
            "D": [ 9557 ],
            "CLK": [ 7323 ],
            "CE": [ 9681 ]
          }
        },
        "row3.dec.units_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9832 ],
            "D": [ 9577 ],
            "CLK": [ 7323 ],
            "CE": [ 9681 ]
          }
        },
        "row3.dec.units_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9829 ],
            "D": [ 9574 ],
            "CLK": [ 7323 ],
            "CE": [ 9681 ]
          }
        },
        "row3.dec.tens_LUT4_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9378 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 9826 ]
          }
        },
        "row3.dec.tens_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001110101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9434 ],
            "I2": [ 9477 ],
            "I1": [ 9812 ],
            "I0": [ 7947 ],
            "F": [ 9824 ]
          }
        },
        "row3.dec.tens_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9567 ],
            "I0": [ 9560 ],
            "F": [ 9681 ]
          }
        },
        "row3.dec.tens_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9819 ],
            "D": [ 9647 ],
            "CLK": [ 7323 ],
            "CE": [ 9681 ]
          }
        },
        "row3.dec.tens_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9816 ],
            "D": [ 9632 ],
            "CLK": [ 7323 ],
            "CE": [ 9681 ]
          }
        },
        "row3.dec.tens_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9812 ],
            "D": [ 9621 ],
            "CLK": [ 7323 ],
            "CE": [ 9681 ]
          }
        },
        "row3.dec.tens_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y15/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9431 ],
            "D": [ 9614 ],
            "CLK": [ 7323 ],
            "CE": [ 9681 ]
          }
        },
        "row3.dec.stepCounter_DFFRE_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9567 ],
            "I0": [ 9560 ],
            "F": [ 9798 ]
          }
        },
        "row3.dec.stepCounter_DFFRE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9789 ],
            "I0": [ 9788 ],
            "F": [ 9797 ]
          }
        },
        "row3.dec.stepCounter_DFFRE_Q_3_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9793 ],
            "F": [ 9806 ]
          }
        },
        "row3.dec.stepCounter_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9798 ],
            "Q": [ 9793 ],
            "D": [ 9806 ],
            "CLK": [ 7323 ],
            "CE": [ 9795 ]
          }
        },
        "row3.dec.stepCounter_DFFRE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9793 ],
            "I0": [ 9792 ],
            "F": [ 9803 ]
          }
        },
        "row3.dec.stepCounter_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9798 ],
            "Q": [ 9792 ],
            "D": [ 9803 ],
            "CLK": [ 7323 ],
            "CE": [ 9795 ]
          }
        },
        "row3.dec.stepCounter_DFFRE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9793 ],
            "I1": [ 9792 ],
            "I0": [ 9791 ],
            "F": [ 9800 ]
          }
        },
        "row3.dec.stepCounter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9798 ],
            "Q": [ 9791 ],
            "D": [ 9800 ],
            "CLK": [ 7323 ],
            "CE": [ 9795 ]
          }
        },
        "row3.dec.stepCounter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9798 ],
            "Q": [ 9788 ],
            "D": [ 9797 ],
            "CLK": [ 7323 ],
            "CE": [ 9795 ]
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F_I3_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9789 ],
            "I2": [ 9567 ],
            "I1": [ 9560 ],
            "I0": [ 9788 ],
            "F": [ 9795 ]
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9793 ],
            "I1": [ 9792 ],
            "I0": [ 9791 ],
            "F": [ 9789 ]
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010000110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9789 ],
            "I2": [ 9567 ],
            "I1": [ 9560 ],
            "I0": [ 9788 ],
            "F": [ 9783 ]
          }
        },
        "row3.dec.state_DFFE_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9567 ],
            "F": [ 9503 ]
          }
        },
        "row3.dec.state_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9567 ],
            "D": [ 9503 ],
            "CLK": [ 7323 ],
            "CE": [ 11071 ]
          }
        },
        "row3.dec.state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9560 ],
            "D": [ 9783 ],
            "CLK": [ 7323 ],
            "CE": [ 11071 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 11072 ]
          }
        },
        "row3.dec.hundreds_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9692 ],
            "D": [ 9601 ],
            "CLK": [ 7323 ],
            "CE": [ 9681 ]
          }
        },
        "row3.dec.hundreds_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9689 ],
            "D": [ 9588 ],
            "CLK": [ 7323 ],
            "CE": [ 9681 ]
          }
        },
        "row3.dec.hundreds_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9686 ],
            "D": [ 9552 ],
            "CLK": [ 7323 ],
            "CE": [ 9681 ]
          }
        },
        "row3.dec.hundreds_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9683 ],
            "D": [ 9548 ],
            "CLK": [ 7323 ],
            "CE": [ 9681 ]
          }
        },
        "row3.dec.digits_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y15/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9596 ],
            "I1": [ 9588 ],
            "I0": [ 9552 ],
            "F": [ 9677 ]
          }
        },
        "row3.dec.digits_DFFE_Q_D_LUT3_F_I2_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9567 ],
            "I0": [ 9560 ],
            "F": [ 9606 ]
          }
        },
        "row3.dec.digits_DFFE_Q_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9677 ],
            "I1": [ 9606 ],
            "I0": [ 9548 ],
            "F": [ 9675 ]
          }
        },
        "row3.dec.digits_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9675 ],
            "I1": [ 9513 ],
            "I0": [ 9552 ],
            "F": [ 9546 ]
          }
        },
        "row3.dec.digits_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9567 ],
            "I0": [ 9560 ],
            "F": [ 9545 ]
          }
        },
        "row3.dec.digits_DFFE_Q_9_D_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9585 ],
            "I0": [ 9574 ],
            "F": [ 9653 ]
          }
        },
        "row3.dec.digits_DFFE_Q_9_D_LUT4_F_I3_LUT4_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9669 ],
            "I0": [ 9577 ],
            "F": [ 9585 ]
          }
        },
        "row3.dec.digits_DFFE_Q_9_D_LUT4_F_I3_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9565 ],
            "I0": [ 9557 ],
            "F": [ 9669 ]
          }
        },
        "row3.dec.digits_DFFE_Q_9_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9606 ],
            "I2": [ 9669 ],
            "I1": [ 9577 ],
            "I0": [ 9574 ],
            "F": [ 9667 ]
          }
        },
        "row3.dec.digits_DFFE_Q_9_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111110001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9667 ],
            "I2": [ 9585 ],
            "I1": [ 9513 ],
            "I0": [ 9557 ],
            "F": [ 9665 ]
          }
        },
        "row3.dec.digits_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9577 ],
            "D": [ 9665 ],
            "CLK": [ 7323 ],
            "CE": [ 9545 ]
          }
        },
        "row3.dec.digits_DFFE_Q_8_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9585 ],
            "I1": [ 9606 ],
            "I0": [ 9574 ],
            "F": [ 9662 ]
          }
        },
        "row3.dec.digits_DFFE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9662 ],
            "I1": [ 9513 ],
            "I0": [ 9577 ],
            "F": [ 9660 ]
          }
        },
        "row3.dec.digits_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9574 ],
            "D": [ 9660 ],
            "CLK": [ 7323 ],
            "CE": [ 9545 ]
          }
        },
        "row3.dec.digits_DFFE_Q_7_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100100010000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9653 ],
            "I2": [ 9626 ],
            "I1": [ 9606 ],
            "I0": [ 9647 ],
            "F": [ 9657 ]
          }
        },
        "row3.dec.digits_DFFE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9657 ],
            "I1": [ 9513 ],
            "I0": [ 9574 ],
            "F": [ 9655 ]
          }
        },
        "row3.dec.digits_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9647 ],
            "D": [ 9655 ],
            "CLK": [ 7323 ],
            "CE": [ 9545 ]
          }
        },
        "row3.dec.digits_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9653 ],
            "I1": [ 9626 ],
            "I0": [ 9647 ],
            "F": [ 9638 ]
          }
        },
        "row3.dec.digits_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9647 ],
            "I2": [ 9632 ],
            "I1": [ 9621 ],
            "I0": [ 9614 ],
            "F": [ 9626 ]
          }
        },
        "row3.dec.digits_DFFE_Q_6_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100100010000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9638 ],
            "I2": [ 9626 ],
            "I1": [ 9606 ],
            "I0": [ 9632 ],
            "F": [ 9649 ]
          }
        },
        "row3.dec.digits_DFFE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9649 ],
            "I1": [ 9513 ],
            "I0": [ 9647 ],
            "F": [ 9644 ]
          }
        },
        "row3.dec.digits_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9632 ],
            "D": [ 9644 ],
            "CLK": [ 7323 ],
            "CE": [ 9545 ]
          }
        },
        "row3.dec.digits_DFFE_Q_5_D_LUT3_F_I2_LUT3_F_I2_LUT3_I2_F_LUT4_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9567 ],
            "I0": [ 9560 ],
            "F": [ 9513 ]
          }
        },
        "row3.dec.digits_DFFE_Q_5_D_LUT3_F_I2_LUT3_F_I2_LUT3_I2_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100100010000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9609 ],
            "I2": [ 9595 ],
            "I1": [ 9606 ],
            "I0": [ 9601 ],
            "F": [ 9616 ]
          }
        },
        "row3.dec.digits_DFFE_Q_5_D_LUT3_F_I2_LUT3_F_I2_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y15/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9601 ],
            "I2": [ 9588 ],
            "I1": [ 9552 ],
            "I0": [ 9548 ],
            "F": [ 9595 ]
          }
        },
        "row3.dec.digits_DFFE_Q_5_D_LUT3_F_I2_LUT3_F_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9636 ],
            "I1": [ 9621 ],
            "I0": [ 9614 ],
            "F": [ 9609 ]
          }
        },
        "row3.dec.digits_DFFE_Q_5_D_LUT3_F_I2_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9638 ],
            "I1": [ 9626 ],
            "I0": [ 9632 ],
            "F": [ 9636 ]
          }
        },
        "row3.dec.digits_DFFE_Q_5_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9636 ],
            "I1": [ 9606 ],
            "I0": [ 9621 ],
            "F": [ 9634 ]
          }
        },
        "row3.dec.digits_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9634 ],
            "I1": [ 9513 ],
            "I0": [ 9632 ],
            "F": [ 9629 ]
          }
        },
        "row3.dec.digits_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9621 ],
            "D": [ 9629 ],
            "CLK": [ 7323 ],
            "CE": [ 9545 ]
          }
        },
        "row3.dec.digits_DFFE_Q_4_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9609 ],
            "I1": [ 9626 ],
            "I0": [ 9606 ],
            "F": [ 9623 ]
          }
        },
        "row3.dec.digits_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9623 ],
            "I1": [ 9513 ],
            "I0": [ 9621 ],
            "F": [ 9618 ]
          }
        },
        "row3.dec.digits_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9614 ],
            "D": [ 9618 ],
            "CLK": [ 7323 ],
            "CE": [ 9545 ]
          }
        },
        "row3.dec.digits_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9616 ],
            "I1": [ 9513 ],
            "I0": [ 9614 ],
            "F": [ 9611 ]
          }
        },
        "row3.dec.digits_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9601 ],
            "D": [ 9611 ],
            "CLK": [ 7323 ],
            "CE": [ 9545 ]
          }
        },
        "row3.dec.digits_DFFE_Q_2_D_LUT3_F_I2_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y15/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9609 ],
            "I1": [ 9595 ],
            "I0": [ 9601 ],
            "F": [ 9596 ]
          }
        },
        "row3.dec.digits_DFFE_Q_2_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100100010000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9596 ],
            "I2": [ 9595 ],
            "I1": [ 9606 ],
            "I0": [ 9588 ],
            "F": [ 9603 ]
          }
        },
        "row3.dec.digits_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9603 ],
            "I1": [ 9513 ],
            "I0": [ 9601 ],
            "F": [ 9598 ]
          }
        },
        "row3.dec.digits_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9588 ],
            "D": [ 9598 ],
            "CLK": [ 7323 ],
            "CE": [ 9545 ]
          }
        },
        "row3.dec.digits_DFFE_Q_1_D_LUT3_F_I2_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9596 ],
            "I1": [ 9595 ],
            "I0": [ 9588 ],
            "F": [ 9592 ]
          }
        },
        "row3.dec.digits_DFFE_Q_1_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9592 ],
            "I2": [ 9567 ],
            "I1": [ 9560 ],
            "I0": [ 9552 ],
            "F": [ 9590 ]
          }
        },
        "row3.dec.digits_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9590 ],
            "I1": [ 9513 ],
            "I0": [ 9588 ],
            "F": [ 9550 ]
          }
        },
        "row3.dec.digits_DFFE_Q_11_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9585 ],
            "I1": [ 9565 ],
            "I0": [ 9574 ],
            "F": [ 9582 ]
          }
        },
        "row3.dec.digits_DFFE_Q_11_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011100000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9582 ],
            "I2": [ 9567 ],
            "I1": [ 9560 ],
            "I0": [ 9506 ],
            "F": [ 9580 ]
          }
        },
        "row3.dec.digits_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9565 ],
            "D": [ 9580 ],
            "CLK": [ 7323 ],
            "CE": [ 9545 ]
          }
        },
        "row3.dec.digits_DFFE_Q_10_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111100101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9565 ],
            "I2": [ 9557 ],
            "I1": [ 9577 ],
            "I0": [ 9574 ],
            "F": [ 9571 ]
          }
        },
        "row3.dec.digits_DFFE_Q_10_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100001011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9571 ],
            "I2": [ 9567 ],
            "I1": [ 9565 ],
            "I0": [ 9560 ],
            "F": [ 9555 ]
          }
        },
        "row3.dec.digits_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9557 ],
            "D": [ 9555 ],
            "CLK": [ 7323 ],
            "CE": [ 9545 ]
          }
        },
        "row3.dec.digits_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9552 ],
            "D": [ 9550 ],
            "CLK": [ 7323 ],
            "CE": [ 9545 ]
          }
        },
        "row3.dec.digits_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9548 ],
            "D": [ 9546 ],
            "CLK": [ 7323 ],
            "CE": [ 9545 ]
          }
        },
        "row3.dec.cachedValue_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9513 ],
            "Q": [ 9541 ],
            "D": [ 7631 ],
            "CLK": [ 7323 ],
            "CE": [ 9503 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9513 ],
            "I1": [ 9509 ],
            "I0": [ 7560 ],
            "F": [ 9504 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9513 ],
            "I1": [ 9541 ],
            "I0": [ 7623 ],
            "F": [ 9539 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9537 ],
            "D": [ 9539 ],
            "CLK": [ 7323 ],
            "CE": [ 9503 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9513 ],
            "I1": [ 9537 ],
            "I0": [ 7615 ],
            "F": [ 9535 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9533 ],
            "D": [ 9535 ],
            "CLK": [ 7323 ],
            "CE": [ 9503 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9513 ],
            "I1": [ 9533 ],
            "I0": [ 7606 ],
            "F": [ 9531 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9529 ],
            "D": [ 9531 ],
            "CLK": [ 7323 ],
            "CE": [ 9503 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9513 ],
            "I1": [ 9529 ],
            "I0": [ 7592 ],
            "F": [ 9527 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9525 ],
            "D": [ 9527 ],
            "CLK": [ 7323 ],
            "CE": [ 9503 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9513 ],
            "I1": [ 9525 ],
            "I0": [ 7583 ],
            "F": [ 9523 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9511 ],
            "D": [ 9523 ],
            "CLK": [ 7323 ],
            "CE": [ 9503 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9513 ],
            "I1": [ 9511 ],
            "I0": [ 7572 ],
            "F": [ 9508 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9509 ],
            "D": [ 9508 ],
            "CLK": [ 7323 ],
            "CE": [ 9503 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:99.5-128.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9506 ],
            "D": [ 9504 ],
            "CLK": [ 7323 ],
            "CE": [ 9503 ]
          }
        },
        "row2.outByteReg_DFF_Q_D_LUT2_F_I1_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 9403 ]
          }
        },
        "row2.outByteReg_DFF_Q_D_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y12/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 7857 ]
          }
        },
        "row2.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 7872 ]
          }
        },
        "row2.outByteReg_DFF_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9403 ],
            "I0": [ 7872 ],
            "F": [ 9372 ]
          }
        },
        "row2.outByteReg_DFF_Q_6_D_LUT4_F_I2_LUT4_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9454 ],
            "I2": [ 7631 ],
            "I1": [ 7615 ],
            "I0": [ 7947 ],
            "F": [ 9488 ]
          }
        },
        "row2.outByteReg_DFF_Q_6_D_LUT4_F_I2_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100100001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7623 ],
            "I2": [ 7606 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 9487 ]
          }
        },
        "row2.outByteReg_DFF_Q_6_D_LUT4_F_I2_LUT4_F_1_I3_LUT4_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011111001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7898 ],
            "I2": [ 7592 ],
            "I1": [ 7887 ],
            "I0": [ 7583 ],
            "F": [ 9493 ]
          }
        },
        "row2.outByteReg_DFF_Q_6_D_LUT4_F_I2_LUT4_F_1_I3_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011101100111100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7898 ],
            "I2": [ 7887 ],
            "I1": [ 7947 ],
            "I0": [ 7560 ],
            "F": [ 9492 ]
          }
        },
        "row2.outByteReg_DFF_Q_6_D_LUT4_F_I2_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9493 ],
            "I2": [ 9492 ],
            "I1": [ 9454 ],
            "I0": [ 7572 ],
            "F": [ 9490 ]
          }
        },
        "row2.outByteReg_DFF_Q_6_D_LUT4_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010100110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9490 ],
            "I2": [ 9378 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 9485 ]
          }
        },
        "row2.outByteReg_DFF_Q_6_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9488 ],
            "I2": [ 9487 ],
            "I1": [ 9378 ],
            "I0": [ 7947 ],
            "F": [ 9484 ]
          }
        },
        "row2.outByteReg_DFF_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111110001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9485 ],
            "I2": [ 9484 ],
            "I1": [ 9477 ],
            "I0": [ 7872 ],
            "F": [ 9482 ]
          }
        },
        "row2.outByteReg_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:57.5-67.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8348 ],
            "D": [ 9482 ],
            "CLK": [ 7323 ]
          }
        },
        "row2.outByteReg_DFF_Q_5_D_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 9477 ]
          }
        },
        "row2.outByteReg_DFF_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9477 ],
            "I0": [ 7872 ],
            "F": [ 9474 ]
          }
        },
        "row2.outByteReg_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:57.5-67.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8281 ],
            "D": [ 9474 ],
            "CLK": [ 7323 ]
          }
        },
        "row2.outByteReg_DFF_Q_4_D_LUT3_I2_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9458 ],
            "I2": [ 9460 ],
            "I1": [ 9378 ],
            "I0": [ 7857 ],
            "F": [ 9472 ]
          }
        },
        "row2.outByteReg_DFF_Q_4_D_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9442 ],
            "I2": [ 9469 ],
            "I1": [ 9467 ],
            "I0": [ 9463 ],
            "F": [ 9460 ]
          }
        },
        "row2.outByteReg_DFF_Q_4_D_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9451 ],
            "I1": [ 9403 ],
            "I0": [ 7947 ],
            "F": [ 9458 ]
          }
        },
        "row2.outByteReg_DFF_Q_4_D_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 9454 ]
          }
        },
        "row2.outByteReg_DFF_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9454 ],
            "I0": [ 7872 ],
            "F": [ 9451 ]
          }
        },
        "row2.outByteReg_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:57.5-67.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8267 ],
            "D": [ 9451 ],
            "CLK": [ 7323 ]
          }
        },
        "row2.outByteReg_DFF_Q_3_D_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 9378 ]
          }
        },
        "row2.outByteReg_DFF_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9378 ],
            "I0": [ 7872 ],
            "F": [ 9447 ]
          }
        },
        "row2.outByteReg_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:57.5-67.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8150 ],
            "D": [ 9447 ],
            "CLK": [ 7323 ]
          }
        },
        "row2.outByteReg_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011001101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7898 ],
            "I2": [ 7887 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 9444 ]
          }
        },
        "row2.outByteReg_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:57.5-67.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8085 ],
            "D": [ 9444 ],
            "CLK": [ 7323 ]
          }
        },
        "row2.outByteReg_DFF_Q_1_D_LUT4_I2_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9442 ],
            "I0": [ 9438 ],
            "F": [ 9436 ]
          }
        },
        "row2.outByteReg_DFF_Q_1_D_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9436 ],
            "I2": [ 9375 ],
            "I1": [ 9434 ],
            "I0": [ 9431 ],
            "F": [ 9429 ]
          }
        },
        "row2.outByteReg_DFF_Q_1_D_LUT2_I1_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9427 ],
            "I2": [ 9383 ],
            "I1": [ 9420 ],
            "I0": [ 9408 ],
            "F": [ 9418 ]
          }
        },
        "row2.outByteReg_DFF_Q_1_D_LUT2_I1_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y20/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9383 ],
            "I1": [ 9396 ],
            "I0": [ 9408 ],
            "F": [ 9406 ]
          }
        },
        "row2.outByteReg_DFF_Q_1_D_LUT2_I1_F_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y19/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9403 ],
            "I0": [ 7857 ],
            "F": [ 9398 ]
          }
        },
        "row2.outByteReg_DFF_Q_1_D_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y20/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9398 ],
            "I0": [ 9386 ],
            "F": [ 9396 ]
          }
        },
        "row2.outByteReg_DFF_Q_1_D_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y20/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9375 ],
            "I0": [ 9386 ],
            "F": [ 9383 ]
          }
        },
        "row2.outByteReg_DFF_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9378 ],
            "I0": [ 7872 ],
            "F": [ 9375 ]
          }
        },
        "row2.outByteReg_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:57.5-67.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8023 ],
            "D": [ 9375 ],
            "CLK": [ 7323 ]
          }
        },
        "row2.outByteReg_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:57.5-67.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7850 ],
            "D": [ 9372 ],
            "CLK": [ 7323 ]
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F_I2_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8628 ],
            "I0": [ 8570 ],
            "F": [ 9155 ]
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8485 ],
            "I0": [ 9168 ],
            "F": [ 9154 ]
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9155 ],
            "I1": [ 8828 ],
            "I0": [ 8430 ],
            "F": [ 8583 ]
          }
        },
        "row1.textBuffer_DFFE_Q_9_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8665 ],
            "I2": [ 8663 ],
            "I1": [ 7996 ],
            "I0": [ 8638 ],
            "F": [ 9321 ]
          }
        },
        "row1.textBuffer_DFFE_Q_99_D_LUT4_F_I2_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8485 ],
            "I0": [ 8675 ],
            "F": [ 8598 ]
          }
        },
        "row1.textBuffer_DFFE_Q_99_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8485 ],
            "I0": [ 9305 ],
            "F": [ 8597 ]
          }
        },
        "row1.textBuffer_DFFE_Q_99_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8598 ],
            "I2": [ 8597 ],
            "I1": [ 8655 ],
            "I0": [ 8123 ],
            "F": [ 9363 ]
          }
        },
        "row1.textBuffer_DFFE_Q_99": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8123 ],
            "D": [ 9363 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8598 ],
            "I2": [ 8597 ],
            "I1": [ 8649 ],
            "I0": [ 8041 ],
            "F": [ 9360 ]
          }
        },
        "row1.textBuffer_DFFE_Q_98": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8041 ],
            "D": [ 9360 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_97_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8598 ],
            "I2": [ 8597 ],
            "I1": [ 8638 ],
            "I0": [ 7909 ],
            "F": [ 9357 ]
          }
        },
        "row1.textBuffer_DFFE_Q_97": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7909 ],
            "D": [ 9357 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_96_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8598 ],
            "I2": [ 8597 ],
            "I1": [ 8628 ],
            "I0": [ 8439 ],
            "F": [ 9354 ]
          }
        },
        "row1.textBuffer_DFFE_Q_96": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8439 ],
            "D": [ 9354 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_95_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101011100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9297 ],
            "I2": [ 9310 ],
            "I1": [ 9305 ],
            "I0": [ 8396 ],
            "F": [ 9351 ]
          }
        },
        "row1.textBuffer_DFFE_Q_95": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8396 ],
            "D": [ 9351 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_94_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 9305 ],
            "I1": [ 8331 ],
            "I0": [ 8611 ],
            "F": [ 9348 ]
          }
        },
        "row1.textBuffer_DFFE_Q_94_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9297 ],
            "I1": [ 9348 ],
            "I0": [ 8331 ],
            "F": [ 9346 ]
          }
        },
        "row1.textBuffer_DFFE_Q_94": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8331 ],
            "D": [ 9346 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_93_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8485 ],
            "I1": [ 9305 ],
            "I0": [ 8604 ],
            "F": [ 9343 ]
          }
        },
        "row1.textBuffer_DFFE_Q_93_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101011100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9297 ],
            "I2": [ 9343 ],
            "I1": [ 9305 ],
            "I0": [ 8228 ],
            "F": [ 9341 ]
          }
        },
        "row1.textBuffer_DFFE_Q_93": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8228 ],
            "D": [ 9341 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_92_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8485 ],
            "I1": [ 9305 ],
            "I0": [ 8596 ],
            "F": [ 9338 ]
          }
        },
        "row1.textBuffer_DFFE_Q_92_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101011100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9297 ],
            "I2": [ 9338 ],
            "I1": [ 9305 ],
            "I0": [ 8203 ],
            "F": [ 9336 ]
          }
        },
        "row1.textBuffer_DFFE_Q_92": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8203 ],
            "D": [ 9336 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_91_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 9305 ],
            "I1": [ 8135 ],
            "I0": [ 8655 ],
            "F": [ 9333 ]
          }
        },
        "row1.textBuffer_DFFE_Q_91_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9297 ],
            "I1": [ 9333 ],
            "I0": [ 8135 ],
            "F": [ 9331 ]
          }
        },
        "row1.textBuffer_DFFE_Q_91": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8135 ],
            "D": [ 9331 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_90_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8804 ],
            "I1": [ 8472 ],
            "I0": [ 8054 ],
            "F": [ 9325 ]
          }
        },
        "row1.textBuffer_DFFE_Q_90_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8724 ],
            "I1": [ 8708 ],
            "I0": [ 8042 ],
            "F": [ 8733 ]
          }
        },
        "row1.textBuffer_DFFE_Q_90_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8485 ],
            "I0": [ 8649 ],
            "F": [ 8735 ]
          }
        },
        "row1.textBuffer_DFFE_Q_90_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8483 ],
            "I2": [ 8481 ],
            "I1": [ 8478 ],
            "I0": [ 8472 ],
            "F": [ 9305 ]
          }
        },
        "row1.textBuffer_DFFE_Q_90_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9325 ],
            "I2": [ 8735 ],
            "I1": [ 9305 ],
            "I0": [ 8054 ],
            "F": [ 9323 ]
          }
        },
        "row1.textBuffer_DFFE_Q_90": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8054 ],
            "D": [ 9323 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7996 ],
            "D": [ 9321 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_8_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8663 ],
            "I2": [ 8485 ],
            "I1": [ 8767 ],
            "I0": [ 8628 ],
            "F": [ 9318 ]
          }
        },
        "row1.textBuffer_DFFE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9318 ],
            "I1": [ 8665 ],
            "I0": [ 8435 ],
            "F": [ 9250 ]
          }
        },
        "row1.textBuffer_DFFE_Q_89_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 9305 ],
            "I1": [ 8006 ],
            "I0": [ 8638 ],
            "F": [ 9315 ]
          }
        },
        "row1.textBuffer_DFFE_Q_89_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9297 ],
            "I1": [ 9315 ],
            "I0": [ 8006 ],
            "F": [ 9313 ]
          }
        },
        "row1.textBuffer_DFFE_Q_89": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8006 ],
            "D": [ 9313 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_88_D_LUT3_F_I2_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8485 ],
            "I1": [ 8804 ],
            "I0": [ 8472 ],
            "F": [ 9297 ]
          }
        },
        "row1.textBuffer_DFFE_Q_88_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8485 ],
            "I1": [ 9305 ],
            "I0": [ 8620 ],
            "F": [ 9310 ]
          }
        },
        "row1.textBuffer_DFFE_Q_88_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 9305 ],
            "I1": [ 8449 ],
            "I0": [ 8628 ],
            "F": [ 9295 ]
          }
        },
        "row1.textBuffer_DFFE_Q_88_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9297 ],
            "I1": [ 9295 ],
            "I0": [ 8449 ],
            "F": [ 9293 ]
          }
        },
        "row1.textBuffer_DFFE_Q_88": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8449 ],
            "D": [ 9293 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_87_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8909 ],
            "I1": [ 8895 ],
            "I0": [ 8400 ],
            "F": [ 9290 ]
          }
        },
        "row1.textBuffer_DFFE_Q_87_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9290 ],
            "I1": [ 8485 ],
            "I0": [ 8898 ],
            "F": [ 9288 ]
          }
        },
        "row1.textBuffer_DFFE_Q_87": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8400 ],
            "D": [ 9288 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_86_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8855 ],
            "I1": [ 8895 ],
            "I0": [ 8335 ],
            "F": [ 9285 ]
          }
        },
        "row1.textBuffer_DFFE_Q_86_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9285 ],
            "I1": [ 8485 ],
            "I0": [ 8898 ],
            "F": [ 9283 ]
          }
        },
        "row1.textBuffer_DFFE_Q_86": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8335 ],
            "D": [ 9283 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_85_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8848 ],
            "I1": [ 8895 ],
            "I0": [ 8232 ],
            "F": [ 9280 ]
          }
        },
        "row1.textBuffer_DFFE_Q_85_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9280 ],
            "I1": [ 8485 ],
            "I0": [ 8898 ],
            "F": [ 9278 ]
          }
        },
        "row1.textBuffer_DFFE_Q_85": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8232 ],
            "D": [ 9278 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_84_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8841 ],
            "I1": [ 8895 ],
            "I0": [ 8207 ],
            "F": [ 9275 ]
          }
        },
        "row1.textBuffer_DFFE_Q_84_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9275 ],
            "I1": [ 8485 ],
            "I0": [ 8898 ],
            "F": [ 9273 ]
          }
        },
        "row1.textBuffer_DFFE_Q_84": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8207 ],
            "D": [ 9273 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_83_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8824 ],
            "I1": [ 8895 ],
            "I0": [ 8139 ],
            "F": [ 9270 ]
          }
        },
        "row1.textBuffer_DFFE_Q_83_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9270 ],
            "I1": [ 8485 ],
            "I0": [ 8898 ],
            "F": [ 9268 ]
          }
        },
        "row1.textBuffer_DFFE_Q_83": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8139 ],
            "D": [ 9268 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_82_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8895 ],
            "I2": [ 8485 ],
            "I1": [ 8898 ],
            "I0": [ 8058 ],
            "F": [ 9264 ]
          }
        },
        "row1.textBuffer_DFFE_Q_82_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8649 ],
            "I0": [ 8804 ],
            "F": [ 8818 ]
          }
        },
        "row1.textBuffer_DFFE_Q_82_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9264 ],
            "I2": [ 8818 ],
            "I1": [ 8485 ],
            "I0": [ 8472 ],
            "F": [ 9262 ]
          }
        },
        "row1.textBuffer_DFFE_Q_82": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8058 ],
            "D": [ 9262 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_81_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8810 ],
            "I1": [ 8895 ],
            "I0": [ 8010 ],
            "F": [ 9259 ]
          }
        },
        "row1.textBuffer_DFFE_Q_81_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9259 ],
            "I1": [ 8485 ],
            "I0": [ 8898 ],
            "F": [ 9257 ]
          }
        },
        "row1.textBuffer_DFFE_Q_81": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8010 ],
            "D": [ 9257 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_80_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8802 ],
            "I1": [ 8895 ],
            "I0": [ 8452 ],
            "F": [ 9254 ]
          }
        },
        "row1.textBuffer_DFFE_Q_80_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9254 ],
            "I1": [ 8485 ],
            "I0": [ 8898 ],
            "F": [ 9252 ]
          }
        },
        "row1.textBuffer_DFFE_Q_80": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8452 ],
            "D": [ 9252 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8435 ],
            "D": [ 9250 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8927 ],
            "I1": [ 8828 ],
            "I0": [ 8383 ],
            "F": [ 9195 ]
          }
        },
        "row1.textBuffer_DFFE_Q_79_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000101011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8620 ],
            "I2": [ 8485 ],
            "I1": [ 8898 ],
            "I0": [ 8399 ],
            "F": [ 9244 ]
          }
        },
        "row1.textBuffer_DFFE_Q_79_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8649 ],
            "I2": [ 8485 ],
            "I1": [ 8898 ],
            "I0": [ 8056 ],
            "F": [ 9220 ]
          }
        },
        "row1.textBuffer_DFFE_Q_79_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8570 ],
            "I0": [ 8472 ],
            "F": [ 9168 ]
          }
        },
        "row1.textBuffer_DFFE_Q_79_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9244 ],
            "I2": [ 8485 ],
            "I1": [ 9168 ],
            "I0": [ 8399 ],
            "F": [ 9242 ]
          }
        },
        "row1.textBuffer_DFFE_Q_79": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8399 ],
            "D": [ 9242 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_78_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000101011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8611 ],
            "I2": [ 8485 ],
            "I1": [ 8898 ],
            "I0": [ 8334 ],
            "F": [ 9239 ]
          }
        },
        "row1.textBuffer_DFFE_Q_78_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9239 ],
            "I2": [ 8485 ],
            "I1": [ 9168 ],
            "I0": [ 8334 ],
            "F": [ 9237 ]
          }
        },
        "row1.textBuffer_DFFE_Q_78": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8334 ],
            "D": [ 9237 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_77_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000101011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8604 ],
            "I2": [ 8485 ],
            "I1": [ 8898 ],
            "I0": [ 8231 ],
            "F": [ 9234 ]
          }
        },
        "row1.textBuffer_DFFE_Q_77_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9234 ],
            "I2": [ 8485 ],
            "I1": [ 9168 ],
            "I0": [ 8231 ],
            "F": [ 9232 ]
          }
        },
        "row1.textBuffer_DFFE_Q_77": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8231 ],
            "D": [ 9232 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_76_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8596 ],
            "I1": [ 8898 ],
            "I0": [ 8206 ],
            "F": [ 9229 ]
          }
        },
        "row1.textBuffer_DFFE_Q_76_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9229 ],
            "I2": [ 8485 ],
            "I1": [ 9168 ],
            "I0": [ 8206 ],
            "F": [ 9227 ]
          }
        },
        "row1.textBuffer_DFFE_Q_76": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8206 ],
            "D": [ 9227 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_75_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000101011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8655 ],
            "I2": [ 8485 ],
            "I1": [ 8898 ],
            "I0": [ 8138 ],
            "F": [ 9224 ]
          }
        },
        "row1.textBuffer_DFFE_Q_75_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9224 ],
            "I2": [ 8485 ],
            "I1": [ 9168 ],
            "I0": [ 8138 ],
            "F": [ 9222 ]
          }
        },
        "row1.textBuffer_DFFE_Q_75": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8138 ],
            "D": [ 9222 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_74_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9220 ],
            "I1": [ 8485 ],
            "I0": [ 9168 ],
            "F": [ 9218 ]
          }
        },
        "row1.textBuffer_DFFE_Q_74": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8056 ],
            "D": [ 9218 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_73_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000101011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8638 ],
            "I2": [ 8485 ],
            "I1": [ 8898 ],
            "I0": [ 8009 ],
            "F": [ 9215 ]
          }
        },
        "row1.textBuffer_DFFE_Q_73_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9215 ],
            "I2": [ 8485 ],
            "I1": [ 9168 ],
            "I0": [ 8009 ],
            "F": [ 9213 ]
          }
        },
        "row1.textBuffer_DFFE_Q_73": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8009 ],
            "D": [ 9213 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_72_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8898 ],
            "I1": [ 8451 ],
            "I0": [ 8628 ],
            "F": [ 9210 ]
          }
        },
        "row1.textBuffer_DFFE_Q_72_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9210 ],
            "I1": [ 8485 ],
            "I0": [ 9168 ],
            "F": [ 9208 ]
          }
        },
        "row1.textBuffer_DFFE_Q_72": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8451 ],
            "D": [ 9208 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_71_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8927 ],
            "I1": [ 9154 ],
            "I0": [ 8394 ],
            "F": [ 9204 ]
          }
        },
        "row1.textBuffer_DFFE_Q_71_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8571 ],
            "I0": [ 8472 ],
            "F": [ 9093 ]
          }
        },
        "row1.textBuffer_DFFE_Q_71_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9204 ],
            "I1": [ 8485 ],
            "I0": [ 9093 ],
            "F": [ 9202 ]
          }
        },
        "row1.textBuffer_DFFE_Q_71": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8394 ],
            "D": [ 9202 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_70_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9192 ],
            "I1": [ 9154 ],
            "I0": [ 8329 ],
            "F": [ 9199 ]
          }
        },
        "row1.textBuffer_DFFE_Q_70_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9199 ],
            "I1": [ 8485 ],
            "I0": [ 9093 ],
            "F": [ 9197 ]
          }
        },
        "row1.textBuffer_DFFE_Q_70": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8329 ],
            "D": [ 9197 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8383 ],
            "D": [ 9195 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_6_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8611 ],
            "I0": [ 8570 ],
            "F": [ 9192 ]
          }
        },
        "row1.textBuffer_DFFE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9192 ],
            "I1": [ 8828 ],
            "I0": [ 8299 ],
            "F": [ 9123 ]
          }
        },
        "row1.textBuffer_DFFE_Q_69_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9120 ],
            "I1": [ 9154 ],
            "I0": [ 8226 ],
            "F": [ 9189 ]
          }
        },
        "row1.textBuffer_DFFE_Q_69_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9189 ],
            "I1": [ 8485 ],
            "I0": [ 9093 ],
            "F": [ 9187 ]
          }
        },
        "row1.textBuffer_DFFE_Q_69": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8226 ],
            "D": [ 9187 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_68_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9056 ],
            "I1": [ 9154 ],
            "I0": [ 8201 ],
            "F": [ 9184 ]
          }
        },
        "row1.textBuffer_DFFE_Q_68_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9184 ],
            "I1": [ 8485 ],
            "I0": [ 9093 ],
            "F": [ 9182 ]
          }
        },
        "row1.textBuffer_DFFE_Q_68": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8201 ],
            "D": [ 9182 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_67_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8986 ],
            "I1": [ 9154 ],
            "I0": [ 8133 ],
            "F": [ 9179 ]
          }
        },
        "row1.textBuffer_DFFE_Q_67_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9179 ],
            "I1": [ 8485 ],
            "I0": [ 9093 ],
            "F": [ 9177 ]
          }
        },
        "row1.textBuffer_DFFE_Q_67": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8133 ],
            "D": [ 9177 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_66_D_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8649 ],
            "I2": [ 8485 ],
            "I1": [ 8472 ],
            "I0": [ 8570 ],
            "F": [ 9165 ]
          }
        },
        "row1.textBuffer_DFFE_Q_66_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 9093 ],
            "I1": [ 9168 ],
            "I0": [ 8052 ],
            "F": [ 9164 ]
          }
        },
        "row1.textBuffer_DFFE_Q_66_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9165 ],
            "I0": [ 9164 ],
            "F": [ 9162 ]
          }
        },
        "row1.textBuffer_DFFE_Q_66": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8052 ],
            "D": [ 9162 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_65_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8832 ],
            "I1": [ 9154 ],
            "I0": [ 8004 ],
            "F": [ 9159 ]
          }
        },
        "row1.textBuffer_DFFE_Q_65_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9159 ],
            "I1": [ 8485 ],
            "I0": [ 9093 ],
            "F": [ 9157 ]
          }
        },
        "row1.textBuffer_DFFE_Q_65": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8004 ],
            "D": [ 9157 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_64_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9155 ],
            "I1": [ 9154 ],
            "I0": [ 8447 ],
            "F": [ 9151 ]
          }
        },
        "row1.textBuffer_DFFE_Q_64_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9151 ],
            "I1": [ 8485 ],
            "I0": [ 9093 ],
            "F": [ 9149 ]
          }
        },
        "row1.textBuffer_DFFE_Q_64": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8447 ],
            "D": [ 9149 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_63_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 9093 ],
            "I1": [ 8375 ],
            "I0": [ 8620 ],
            "F": [ 9146 ]
          }
        },
        "row1.textBuffer_DFFE_Q_63_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9146 ],
            "I2": [ 8485 ],
            "I1": [ 9044 ],
            "I0": [ 8375 ],
            "F": [ 9144 ]
          }
        },
        "row1.textBuffer_DFFE_Q_63": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8375 ],
            "D": [ 9144 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_62_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 9093 ],
            "I1": [ 8312 ],
            "I0": [ 8611 ],
            "F": [ 9141 ]
          }
        },
        "row1.textBuffer_DFFE_Q_62_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9141 ],
            "I2": [ 8485 ],
            "I1": [ 9044 ],
            "I0": [ 8312 ],
            "F": [ 9139 ]
          }
        },
        "row1.textBuffer_DFFE_Q_62": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8312 ],
            "D": [ 9139 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_61_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 9093 ],
            "I1": [ 8259 ],
            "I0": [ 8604 ],
            "F": [ 9132 ]
          }
        },
        "row1.textBuffer_DFFE_Q_61_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8483 ],
            "I2": [ 8481 ],
            "I1": [ 8478 ],
            "I0": [ 8472 ],
            "F": [ 9044 ]
          }
        },
        "row1.textBuffer_DFFE_Q_61_D_LUT4_F_I1_LUT3_I2_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8997 ],
            "I1": [ 8378 ],
            "I0": [ 8620 ],
            "F": [ 9037 ]
          }
        },
        "row1.textBuffer_DFFE_Q_61_D_LUT4_F_I1_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8483 ],
            "I2": [ 8481 ],
            "I1": [ 8478 ],
            "I0": [ 8472 ],
            "F": [ 8997 ]
          }
        },
        "row1.textBuffer_DFFE_Q_61_D_LUT4_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9044 ],
            "I1": [ 8188 ],
            "I0": [ 8596 ],
            "F": [ 9073 ]
          }
        },
        "row1.textBuffer_DFFE_Q_61_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9132 ],
            "I2": [ 8485 ],
            "I1": [ 9044 ],
            "I0": [ 8259 ],
            "F": [ 9130 ]
          }
        },
        "row1.textBuffer_DFFE_Q_61": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8259 ],
            "D": [ 9130 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_60_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9093 ],
            "I1": [ 8183 ],
            "I0": [ 8596 ],
            "F": [ 9127 ]
          }
        },
        "row1.textBuffer_DFFE_Q_60_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9127 ],
            "I2": [ 8485 ],
            "I1": [ 9044 ],
            "I0": [ 8183 ],
            "F": [ 9125 ]
          }
        },
        "row1.textBuffer_DFFE_Q_60": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8183 ],
            "D": [ 9125 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8299 ],
            "D": [ 9123 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_5_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8604 ],
            "I0": [ 8570 ],
            "F": [ 9120 ]
          }
        },
        "row1.textBuffer_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9120 ],
            "I1": [ 8828 ],
            "I0": [ 8249 ],
            "F": [ 9059 ]
          }
        },
        "row1.textBuffer_DFFE_Q_59_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 9093 ],
            "I1": [ 8116 ],
            "I0": [ 8655 ],
            "F": [ 9117 ]
          }
        },
        "row1.textBuffer_DFFE_Q_59_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9117 ],
            "I2": [ 8485 ],
            "I1": [ 9044 ],
            "I0": [ 8116 ],
            "F": [ 9115 ]
          }
        },
        "row1.textBuffer_DFFE_Q_59": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8116 ],
            "D": [ 9115 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_58_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101011111100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9108 ],
            "I2": [ 9104 ],
            "I1": [ 8071 ],
            "I0": [ 8649 ],
            "F": [ 9112 ]
          }
        },
        "row1.textBuffer_DFFE_Q_58": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8071 ],
            "D": [ 9112 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_57_D_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8485 ],
            "I0": [ 9093 ],
            "F": [ 9108 ]
          }
        },
        "row1.textBuffer_DFFE_Q_57_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8485 ],
            "I0": [ 9044 ],
            "F": [ 9104 ]
          }
        },
        "row1.textBuffer_DFFE_Q_57_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9108 ],
            "I2": [ 9104 ],
            "I1": [ 7985 ],
            "I0": [ 8638 ],
            "F": [ 9106 ]
          }
        },
        "row1.textBuffer_DFFE_Q_57": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7985 ],
            "D": [ 9106 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_56_D_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9104 ],
            "I0": [ 8417 ],
            "F": [ 9101 ]
          }
        },
        "row1.textBuffer_DFFE_Q_56_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101100001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9101 ],
            "I2": [ 8485 ],
            "I1": [ 9093 ],
            "I0": [ 8628 ],
            "F": [ 9090 ]
          }
        },
        "row1.textBuffer_DFFE_Q_56": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8417 ],
            "D": [ 9090 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_55_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 9044 ],
            "I1": [ 8380 ],
            "I0": [ 8620 ],
            "F": [ 9087 ]
          }
        },
        "row1.textBuffer_DFFE_Q_55_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9087 ],
            "I2": [ 8485 ],
            "I1": [ 8997 ],
            "I0": [ 8380 ],
            "F": [ 9085 ]
          }
        },
        "row1.textBuffer_DFFE_Q_55": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8380 ],
            "D": [ 9085 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_54_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 9044 ],
            "I1": [ 8317 ],
            "I0": [ 8611 ],
            "F": [ 9082 ]
          }
        },
        "row1.textBuffer_DFFE_Q_54_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9082 ],
            "I2": [ 8485 ],
            "I1": [ 8997 ],
            "I0": [ 8317 ],
            "F": [ 9080 ]
          }
        },
        "row1.textBuffer_DFFE_Q_54": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8317 ],
            "D": [ 9080 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_53_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 9044 ],
            "I1": [ 8264 ],
            "I0": [ 8604 ],
            "F": [ 9077 ]
          }
        },
        "row1.textBuffer_DFFE_Q_53_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9077 ],
            "I2": [ 8485 ],
            "I1": [ 8997 ],
            "I0": [ 8264 ],
            "F": [ 9075 ]
          }
        },
        "row1.textBuffer_DFFE_Q_53": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8264 ],
            "D": [ 9075 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_52_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9073 ],
            "I2": [ 8485 ],
            "I1": [ 8997 ],
            "I0": [ 8188 ],
            "F": [ 9071 ]
          }
        },
        "row1.textBuffer_DFFE_Q_52": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8188 ],
            "D": [ 9071 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_51_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 9044 ],
            "I1": [ 8121 ],
            "I0": [ 8655 ],
            "F": [ 9068 ]
          }
        },
        "row1.textBuffer_DFFE_Q_51_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9068 ],
            "I2": [ 8485 ],
            "I1": [ 8997 ],
            "I0": [ 8121 ],
            "F": [ 9066 ]
          }
        },
        "row1.textBuffer_DFFE_Q_51": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8121 ],
            "D": [ 9066 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_50_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8485 ],
            "I1": [ 8997 ],
            "I0": [ 8074 ],
            "F": [ 9063 ]
          }
        },
        "row1.textBuffer_DFFE_Q_50_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100011111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9063 ],
            "I2": [ 8485 ],
            "I1": [ 9044 ],
            "I0": [ 8649 ],
            "F": [ 9061 ]
          }
        },
        "row1.textBuffer_DFFE_Q_50": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8074 ],
            "D": [ 9061 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8249 ],
            "D": [ 9059 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_4_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8596 ],
            "I0": [ 8570 ],
            "F": [ 9056 ]
          }
        },
        "row1.textBuffer_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9056 ],
            "I1": [ 8828 ],
            "I0": [ 8168 ],
            "F": [ 8989 ]
          }
        },
        "row1.textBuffer_DFFE_Q_49_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 9044 ],
            "I1": [ 7990 ],
            "I0": [ 8638 ],
            "F": [ 9053 ]
          }
        },
        "row1.textBuffer_DFFE_Q_49_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9053 ],
            "I2": [ 8485 ],
            "I1": [ 8997 ],
            "I0": [ 7990 ],
            "F": [ 9051 ]
          }
        },
        "row1.textBuffer_DFFE_Q_49": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7990 ],
            "D": [ 9051 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_48_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 9044 ],
            "I1": [ 8421 ],
            "I0": [ 8628 ],
            "F": [ 9041 ]
          }
        },
        "row1.textBuffer_DFFE_Q_48_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9041 ],
            "I1": [ 8485 ],
            "I0": [ 8997 ],
            "F": [ 9039 ]
          }
        },
        "row1.textBuffer_DFFE_Q_48": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8421 ],
            "D": [ 9039 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_47_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9037 ],
            "I2": [ 8485 ],
            "I1": [ 8943 ],
            "I0": [ 8378 ],
            "F": [ 9035 ]
          }
        },
        "row1.textBuffer_DFFE_Q_47": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8378 ],
            "D": [ 9035 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_46_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8997 ],
            "I1": [ 8315 ],
            "I0": [ 8611 ],
            "F": [ 9032 ]
          }
        },
        "row1.textBuffer_DFFE_Q_46_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9032 ],
            "I2": [ 8485 ],
            "I1": [ 8943 ],
            "I0": [ 8315 ],
            "F": [ 9030 ]
          }
        },
        "row1.textBuffer_DFFE_Q_46": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8315 ],
            "D": [ 9030 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_45_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8997 ],
            "I1": [ 8262 ],
            "I0": [ 8604 ],
            "F": [ 9027 ]
          }
        },
        "row1.textBuffer_DFFE_Q_45_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9027 ],
            "I2": [ 8485 ],
            "I1": [ 8943 ],
            "I0": [ 8262 ],
            "F": [ 9025 ]
          }
        },
        "row1.textBuffer_DFFE_Q_45": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8262 ],
            "D": [ 9025 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_44_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8997 ],
            "I1": [ 8186 ],
            "I0": [ 8596 ],
            "F": [ 9022 ]
          }
        },
        "row1.textBuffer_DFFE_Q_44_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 9022 ],
            "I1": [ 8943 ],
            "I0": [ 8186 ],
            "F": [ 9020 ]
          }
        },
        "row1.textBuffer_DFFE_Q_44": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8186 ],
            "D": [ 9020 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_43_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8997 ],
            "I1": [ 8119 ],
            "I0": [ 8655 ],
            "F": [ 9017 ]
          }
        },
        "row1.textBuffer_DFFE_Q_43_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9017 ],
            "I2": [ 8485 ],
            "I1": [ 8943 ],
            "I0": [ 8119 ],
            "F": [ 9015 ]
          }
        },
        "row1.textBuffer_DFFE_Q_43": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8119 ],
            "D": [ 9015 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_42_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8997 ],
            "I1": [ 8943 ],
            "I0": [ 8073 ],
            "F": [ 9012 ]
          }
        },
        "row1.textBuffer_DFFE_Q_42_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8735 ],
            "I1": [ 9012 ],
            "I0": [ 8997 ],
            "F": [ 9010 ]
          }
        },
        "row1.textBuffer_DFFE_Q_42": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8073 ],
            "D": [ 9010 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_41_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8997 ],
            "I1": [ 7988 ],
            "I0": [ 8638 ],
            "F": [ 9007 ]
          }
        },
        "row1.textBuffer_DFFE_Q_41_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9007 ],
            "I2": [ 8485 ],
            "I1": [ 8943 ],
            "I0": [ 7988 ],
            "F": [ 9005 ]
          }
        },
        "row1.textBuffer_DFFE_Q_41": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7988 ],
            "D": [ 9005 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_40_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8997 ],
            "I1": [ 8420 ],
            "I0": [ 8628 ],
            "F": [ 8993 ]
          }
        },
        "row1.textBuffer_DFFE_Q_40_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8483 ],
            "I2": [ 8481 ],
            "I1": [ 8478 ],
            "I0": [ 8472 ],
            "F": [ 8943 ]
          }
        },
        "row1.textBuffer_DFFE_Q_40_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8993 ],
            "I2": [ 8485 ],
            "I1": [ 8943 ],
            "I0": [ 8420 ],
            "F": [ 8991 ]
          }
        },
        "row1.textBuffer_DFFE_Q_40": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8420 ],
            "D": [ 8991 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8168 ],
            "D": [ 8989 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_3_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8655 ],
            "I0": [ 8570 ],
            "F": [ 8986 ]
          }
        },
        "row1.textBuffer_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8986 ],
            "I1": [ 8828 ],
            "I0": [ 8103 ],
            "F": [ 8929 ]
          }
        },
        "row1.textBuffer_DFFE_Q_39_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8943 ],
            "I1": [ 8373 ],
            "I0": [ 8620 ],
            "F": [ 8983 ]
          }
        },
        "row1.textBuffer_DFFE_Q_39_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8983 ],
            "I2": [ 8485 ],
            "I1": [ 8869 ],
            "I0": [ 8373 ],
            "F": [ 8981 ]
          }
        },
        "row1.textBuffer_DFFE_Q_39": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8373 ],
            "D": [ 8981 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_38_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8943 ],
            "I1": [ 8310 ],
            "I0": [ 8611 ],
            "F": [ 8978 ]
          }
        },
        "row1.textBuffer_DFFE_Q_38_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8978 ],
            "I2": [ 8485 ],
            "I1": [ 8869 ],
            "I0": [ 8310 ],
            "F": [ 8976 ]
          }
        },
        "row1.textBuffer_DFFE_Q_38": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8310 ],
            "D": [ 8976 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_37_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8943 ],
            "I1": [ 8257 ],
            "I0": [ 8604 ],
            "F": [ 8973 ]
          }
        },
        "row1.textBuffer_DFFE_Q_37_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8973 ],
            "I2": [ 8485 ],
            "I1": [ 8869 ],
            "I0": [ 8257 ],
            "F": [ 8971 ]
          }
        },
        "row1.textBuffer_DFFE_Q_37": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8257 ],
            "D": [ 8971 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_36_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8943 ],
            "I1": [ 8181 ],
            "I0": [ 8596 ],
            "F": [ 8968 ]
          }
        },
        "row1.textBuffer_DFFE_Q_36_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8968 ],
            "I1": [ 8869 ],
            "I0": [ 8181 ],
            "F": [ 8966 ]
          }
        },
        "row1.textBuffer_DFFE_Q_36": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8181 ],
            "D": [ 8966 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_35_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8943 ],
            "I1": [ 8114 ],
            "I0": [ 8655 ],
            "F": [ 8963 ]
          }
        },
        "row1.textBuffer_DFFE_Q_35_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8963 ],
            "I2": [ 8485 ],
            "I1": [ 8869 ],
            "I0": [ 8114 ],
            "F": [ 8961 ]
          }
        },
        "row1.textBuffer_DFFE_Q_35": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8114 ],
            "D": [ 8961 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_34_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8869 ],
            "I1": [ 8943 ],
            "I0": [ 8070 ],
            "F": [ 8958 ]
          }
        },
        "row1.textBuffer_DFFE_Q_34_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8735 ],
            "I1": [ 8958 ],
            "I0": [ 8943 ],
            "F": [ 8956 ]
          }
        },
        "row1.textBuffer_DFFE_Q_34": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8070 ],
            "D": [ 8956 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_33_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8943 ],
            "I1": [ 7983 ],
            "I0": [ 8638 ],
            "F": [ 8953 ]
          }
        },
        "row1.textBuffer_DFFE_Q_33_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8953 ],
            "I2": [ 8485 ],
            "I1": [ 8869 ],
            "I0": [ 7983 ],
            "F": [ 8951 ]
          }
        },
        "row1.textBuffer_DFFE_Q_33": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7983 ],
            "D": [ 8951 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_32_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8943 ],
            "I1": [ 8415 ],
            "I0": [ 8628 ],
            "F": [ 8939 ]
          }
        },
        "row1.textBuffer_DFFE_Q_32_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8483 ],
            "I2": [ 8481 ],
            "I1": [ 8478 ],
            "I0": [ 8472 ],
            "F": [ 8869 ]
          }
        },
        "row1.textBuffer_DFFE_Q_32_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8939 ],
            "I2": [ 8485 ],
            "I1": [ 8869 ],
            "I0": [ 8415 ],
            "F": [ 8937 ]
          }
        },
        "row1.textBuffer_DFFE_Q_32": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8415 ],
            "D": [ 8937 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_31_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8865 ],
            "I2": [ 8876 ],
            "I1": [ 8384 ],
            "I0": [ 8620 ],
            "F": [ 8934 ]
          }
        },
        "row1.textBuffer_DFFE_Q_31": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8384 ],
            "D": [ 8934 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_30_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8865 ],
            "I2": [ 8876 ],
            "I1": [ 8300 ],
            "I0": [ 8611 ],
            "F": [ 8931 ]
          }
        },
        "row1.textBuffer_DFFE_Q_30": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8300 ],
            "D": [ 8931 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8103 ],
            "D": [ 8929 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_I2_LUT4_F_I1_LUT3_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8620 ],
            "I0": [ 8570 ],
            "F": [ 8927 ]
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_I2_LUT4_F_I1_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8485 ],
            "I1": [ 8724 ],
            "I0": [ 8779 ],
            "F": [ 8828 ]
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_I2_LUT4_F_I1_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8485 ],
            "I0": [ 8767 ],
            "F": [ 8665 ]
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_I2_LUT4_F_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8485 ],
            "I0": [ 8779 ],
            "F": [ 8663 ]
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_I2_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8570 ],
            "I0": [ 8472 ],
            "F": [ 8779 ]
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8724 ],
            "I1": [ 8779 ],
            "I0": [ 8060 ],
            "F": [ 8916 ]
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8485 ],
            "I0": [ 8472 ],
            "F": [ 8917 ]
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8483 ],
            "I1": [ 8481 ],
            "I0": [ 8478 ],
            "F": [ 8571 ]
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8483 ],
            "I1": [ 8481 ],
            "I0": [ 8478 ],
            "F": [ 8570 ]
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8917 ],
            "I2": [ 8916 ],
            "I1": [ 8649 ],
            "I0": [ 8570 ],
            "F": [ 8835 ]
          }
        },
        "row1.textBuffer_DFFE_Q_29_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8865 ],
            "I2": [ 8876 ],
            "I1": [ 8254 ],
            "I0": [ 8604 ],
            "F": [ 8913 ]
          }
        },
        "row1.textBuffer_DFFE_Q_29": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8254 ],
            "D": [ 8913 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8869 ],
            "I1": [ 8170 ],
            "I0": [ 8596 ],
            "F": [ 8891 ]
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F_I1_LUT2_I0_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8909 ],
            "I1": [ 8795 ],
            "I0": [ 8389 ],
            "F": [ 8860 ]
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F_I1_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8620 ],
            "I0": [ 8804 ],
            "F": [ 8909 ]
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F_I1_LUT2_I0_1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8485 ],
            "I0": [ 8869 ],
            "F": [ 8865 ]
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F_I1_LUT2_I0_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8485 ],
            "I0": [ 8890 ],
            "F": [ 8876 ]
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8485 ],
            "I0": [ 8890 ],
            "F": [ 8795 ]
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8483 ],
            "I2": [ 8481 ],
            "I1": [ 8478 ],
            "I0": [ 8472 ],
            "F": [ 8898 ]
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F_I1_LUT2_F_I1_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8485 ],
            "I1": [ 8804 ],
            "I0": [ 8472 ],
            "F": [ 8895 ]
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F_I1_LUT2_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8483 ],
            "I1": [ 8481 ],
            "I0": [ 8478 ],
            "F": [ 8804 ]
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8804 ],
            "I0": [ 8472 ],
            "F": [ 8890 ]
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8891 ],
            "I1": [ 8890 ],
            "I0": [ 8170 ],
            "F": [ 8887 ]
          }
        },
        "row1.textBuffer_DFFE_Q_28": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8170 ],
            "D": [ 8887 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_27_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8865 ],
            "I2": [ 8876 ],
            "I1": [ 8104 ],
            "I0": [ 8655 ],
            "F": [ 8884 ]
          }
        },
        "row1.textBuffer_DFFE_Q_27": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8104 ],
            "D": [ 8884 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_26_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101011111100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8865 ],
            "I2": [ 8876 ],
            "I1": [ 8061 ],
            "I0": [ 8649 ],
            "F": [ 8881 ]
          }
        },
        "row1.textBuffer_DFFE_Q_26": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8061 ],
            "D": [ 8881 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_25_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8865 ],
            "I2": [ 8876 ],
            "I1": [ 7994 ],
            "I0": [ 8638 ],
            "F": [ 8878 ]
          }
        },
        "row1.textBuffer_DFFE_Q_25": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7994 ],
            "D": [ 8878 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_24_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8876 ],
            "I2": [ 8485 ],
            "I1": [ 8869 ],
            "I0": [ 8628 ],
            "F": [ 8866 ]
          }
        },
        "row1.textBuffer_DFFE_Q_24_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8866 ],
            "I1": [ 8865 ],
            "I0": [ 8432 ],
            "F": [ 8862 ]
          }
        },
        "row1.textBuffer_DFFE_Q_24": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8432 ],
            "D": [ 8862 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_23_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8860 ],
            "I1": [ 8485 ],
            "I0": [ 8767 ],
            "F": [ 8858 ]
          }
        },
        "row1.textBuffer_DFFE_Q_23": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8389 ],
            "D": [ 8858 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_22_D_LUT3_F_I2_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8611 ],
            "I0": [ 8804 ],
            "F": [ 8855 ]
          }
        },
        "row1.textBuffer_DFFE_Q_22_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8855 ],
            "I1": [ 8795 ],
            "I0": [ 8304 ],
            "F": [ 8853 ]
          }
        },
        "row1.textBuffer_DFFE_Q_22_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8853 ],
            "I1": [ 8485 ],
            "I0": [ 8767 ],
            "F": [ 8851 ]
          }
        },
        "row1.textBuffer_DFFE_Q_22": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8304 ],
            "D": [ 8851 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_21_D_LUT3_F_I2_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8604 ],
            "I0": [ 8804 ],
            "F": [ 8848 ]
          }
        },
        "row1.textBuffer_DFFE_Q_21_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8848 ],
            "I1": [ 8795 ],
            "I0": [ 8253 ],
            "F": [ 8846 ]
          }
        },
        "row1.textBuffer_DFFE_Q_21_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8846 ],
            "I1": [ 8485 ],
            "I0": [ 8767 ],
            "F": [ 8844 ]
          }
        },
        "row1.textBuffer_DFFE_Q_21": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8253 ],
            "D": [ 8844 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_20_D_LUT3_F_I2_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8596 ],
            "I0": [ 8804 ],
            "F": [ 8841 ]
          }
        },
        "row1.textBuffer_DFFE_Q_20_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8841 ],
            "I1": [ 8795 ],
            "I0": [ 8175 ],
            "F": [ 8839 ]
          }
        },
        "row1.textBuffer_DFFE_Q_20_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8839 ],
            "I1": [ 8485 ],
            "I0": [ 8767 ],
            "F": [ 8837 ]
          }
        },
        "row1.textBuffer_DFFE_Q_20": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8175 ],
            "D": [ 8837 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8060 ],
            "D": [ 8835 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_1_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8638 ],
            "I0": [ 8570 ],
            "F": [ 8832 ]
          }
        },
        "row1.textBuffer_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8832 ],
            "I1": [ 8828 ],
            "I0": [ 7992 ],
            "F": [ 8585 ]
          }
        },
        "row1.textBuffer_DFFE_Q_19_D_LUT3_F_I2_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8655 ],
            "I0": [ 8804 ],
            "F": [ 8824 ]
          }
        },
        "row1.textBuffer_DFFE_Q_19_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8824 ],
            "I1": [ 8795 ],
            "I0": [ 8108 ],
            "F": [ 8822 ]
          }
        },
        "row1.textBuffer_DFFE_Q_19_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8822 ],
            "I1": [ 8485 ],
            "I0": [ 8767 ],
            "F": [ 8820 ]
          }
        },
        "row1.textBuffer_DFFE_Q_19": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8108 ],
            "D": [ 8820 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_18_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8818 ],
            "I2": [ 8485 ],
            "I1": [ 8472 ],
            "I0": [ 8767 ],
            "F": [ 8815 ]
          }
        },
        "row1.textBuffer_DFFE_Q_18_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8815 ],
            "I1": [ 8795 ],
            "I0": [ 8065 ],
            "F": [ 8813 ]
          }
        },
        "row1.textBuffer_DFFE_Q_18": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8065 ],
            "D": [ 8813 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_17_D_LUT3_F_I2_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8638 ],
            "I0": [ 8804 ],
            "F": [ 8810 ]
          }
        },
        "row1.textBuffer_DFFE_Q_17_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8810 ],
            "I1": [ 8795 ],
            "I0": [ 7998 ],
            "F": [ 8808 ]
          }
        },
        "row1.textBuffer_DFFE_Q_17_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8808 ],
            "I1": [ 8485 ],
            "I0": [ 8767 ],
            "F": [ 8806 ]
          }
        },
        "row1.textBuffer_DFFE_Q_17": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7998 ],
            "D": [ 8806 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_16_D_LUT3_F_I2_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8628 ],
            "I0": [ 8804 ],
            "F": [ 8802 ]
          }
        },
        "row1.textBuffer_DFFE_Q_16_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8802 ],
            "I1": [ 8795 ],
            "I0": [ 8437 ],
            "F": [ 8792 ]
          }
        },
        "row1.textBuffer_DFFE_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8792 ],
            "I1": [ 8485 ],
            "I0": [ 8767 ],
            "F": [ 8790 ]
          }
        },
        "row1.textBuffer_DFFE_Q_16": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8437 ],
            "D": [ 8790 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_15_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8665 ],
            "I2": [ 8663 ],
            "I1": [ 8387 ],
            "I0": [ 8620 ],
            "F": [ 8787 ]
          }
        },
        "row1.textBuffer_DFFE_Q_15": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8387 ],
            "D": [ 8787 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_14_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8665 ],
            "I2": [ 8663 ],
            "I1": [ 8302 ],
            "I0": [ 8611 ],
            "F": [ 8784 ]
          }
        },
        "row1.textBuffer_DFFE_Q_14": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8302 ],
            "D": [ 8784 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_13_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8665 ],
            "I2": [ 8663 ],
            "I1": [ 8250 ],
            "I0": [ 8604 ],
            "F": [ 8781 ]
          }
        },
        "row1.textBuffer_DFFE_Q_13": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8250 ],
            "D": [ 8781 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_12_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8485 ],
            "I1": [ 8779 ],
            "I0": [ 8173 ],
            "F": [ 8775 ]
          }
        },
        "row1.textBuffer_DFFE_Q_12_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8483 ],
            "I2": [ 8481 ],
            "I1": [ 8478 ],
            "I0": [ 8472 ],
            "F": [ 8767 ]
          }
        },
        "row1.textBuffer_DFFE_Q_12_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8775 ],
            "I2": [ 8767 ],
            "I1": [ 8173 ],
            "I0": [ 8596 ],
            "F": [ 8717 ]
          }
        },
        "row1.textBuffer_DFFE_Q_127_D_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8724 ],
            "I1": [ 8364 ],
            "I0": [ 8620 ],
            "F": [ 8762 ]
          }
        },
        "row1.textBuffer_DFFE_Q_127_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8483 ],
            "I2": [ 8481 ],
            "I1": [ 8478 ],
            "I0": [ 8472 ],
            "F": [ 8708 ]
          }
        },
        "row1.textBuffer_DFFE_Q_127_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8762 ],
            "I2": [ 8485 ],
            "I1": [ 8708 ],
            "I0": [ 8364 ],
            "F": [ 8760 ]
          }
        },
        "row1.textBuffer_DFFE_Q_127": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8364 ],
            "D": [ 8760 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_126_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8724 ],
            "I1": [ 8321 ],
            "I0": [ 8611 ],
            "F": [ 8757 ]
          }
        },
        "row1.textBuffer_DFFE_Q_126_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8757 ],
            "I2": [ 8485 ],
            "I1": [ 8708 ],
            "I0": [ 8321 ],
            "F": [ 8755 ]
          }
        },
        "row1.textBuffer_DFFE_Q_126": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8321 ],
            "D": [ 8755 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_125_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8724 ],
            "I1": [ 8243 ],
            "I0": [ 8604 ],
            "F": [ 8752 ]
          }
        },
        "row1.textBuffer_DFFE_Q_125_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8752 ],
            "I2": [ 8485 ],
            "I1": [ 8708 ],
            "I0": [ 8243 ],
            "F": [ 8750 ]
          }
        },
        "row1.textBuffer_DFFE_Q_125": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8243 ],
            "D": [ 8750 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_124_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8724 ],
            "I1": [ 8193 ],
            "I0": [ 8596 ],
            "F": [ 8747 ]
          }
        },
        "row1.textBuffer_DFFE_Q_124_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8747 ],
            "I2": [ 8485 ],
            "I1": [ 8708 ],
            "I0": [ 8193 ],
            "F": [ 8745 ]
          }
        },
        "row1.textBuffer_DFFE_Q_124": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8193 ],
            "D": [ 8745 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_123_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8724 ],
            "I1": [ 8125 ],
            "I0": [ 8655 ],
            "F": [ 8742 ]
          }
        },
        "row1.textBuffer_DFFE_Q_123_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8742 ],
            "I2": [ 8485 ],
            "I1": [ 8708 ],
            "I0": [ 8125 ],
            "F": [ 8740 ]
          }
        },
        "row1.textBuffer_DFFE_Q_123": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8125 ],
            "D": [ 8740 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_122_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8571 ],
            "I0": [ 8472 ],
            "F": [ 8724 ]
          }
        },
        "row1.textBuffer_DFFE_Q_122_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8735 ],
            "I1": [ 8733 ],
            "I0": [ 8724 ],
            "F": [ 8731 ]
          }
        },
        "row1.textBuffer_DFFE_Q_122": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8042 ],
            "D": [ 8731 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_121_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8724 ],
            "I1": [ 7911 ],
            "I0": [ 8638 ],
            "F": [ 8728 ]
          }
        },
        "row1.textBuffer_DFFE_Q_121_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8728 ],
            "I2": [ 8485 ],
            "I1": [ 8708 ],
            "I0": [ 7911 ],
            "F": [ 8726 ]
          }
        },
        "row1.textBuffer_DFFE_Q_121": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7911 ],
            "D": [ 8726 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_120_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8724 ],
            "I1": [ 8441 ],
            "I0": [ 8628 ],
            "F": [ 8721 ]
          }
        },
        "row1.textBuffer_DFFE_Q_120_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8721 ],
            "I2": [ 8485 ],
            "I1": [ 8708 ],
            "I0": [ 8441 ],
            "F": [ 8719 ]
          }
        },
        "row1.textBuffer_DFFE_Q_120": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8441 ],
            "D": [ 8719 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8173 ],
            "D": [ 8717 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_11_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8665 ],
            "I2": [ 8663 ],
            "I1": [ 8106 ],
            "I0": [ 8655 ],
            "F": [ 8667 ]
          }
        },
        "row1.textBuffer_DFFE_Q_119_D_LUT4_F_I2_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8483 ],
            "I2": [ 8481 ],
            "I1": [ 8478 ],
            "I0": [ 8472 ],
            "F": [ 8677 ]
          }
        },
        "row1.textBuffer_DFFE_Q_119_D_LUT4_F_I2_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8485 ],
            "I0": [ 8708 ],
            "F": [ 8683 ]
          }
        },
        "row1.textBuffer_DFFE_Q_119_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8485 ],
            "I0": [ 8677 ],
            "F": [ 8682 ]
          }
        },
        "row1.textBuffer_DFFE_Q_119_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8683 ],
            "I2": [ 8682 ],
            "I1": [ 8620 ],
            "I0": [ 8367 ],
            "F": [ 8703 ]
          }
        },
        "row1.textBuffer_DFFE_Q_119": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8367 ],
            "D": [ 8703 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_118_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8683 ],
            "I2": [ 8682 ],
            "I1": [ 8611 ],
            "I0": [ 8324 ],
            "F": [ 8700 ]
          }
        },
        "row1.textBuffer_DFFE_Q_118": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8324 ],
            "D": [ 8700 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_117_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8683 ],
            "I2": [ 8682 ],
            "I1": [ 8604 ],
            "I0": [ 8246 ],
            "F": [ 8697 ]
          }
        },
        "row1.textBuffer_DFFE_Q_117": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8246 ],
            "D": [ 8697 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_116_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8683 ],
            "I2": [ 8682 ],
            "I1": [ 8596 ],
            "I0": [ 8196 ],
            "F": [ 8694 ]
          }
        },
        "row1.textBuffer_DFFE_Q_116": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8196 ],
            "D": [ 8694 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_115_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8683 ],
            "I2": [ 8682 ],
            "I1": [ 8655 ],
            "I0": [ 8128 ],
            "F": [ 8691 ]
          }
        },
        "row1.textBuffer_DFFE_Q_115": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8128 ],
            "D": [ 8691 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_114_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8683 ],
            "I2": [ 8682 ],
            "I1": [ 8649 ],
            "I0": [ 8047 ],
            "F": [ 8688 ]
          }
        },
        "row1.textBuffer_DFFE_Q_114": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8047 ],
            "D": [ 8688 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_113_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8683 ],
            "I2": [ 8682 ],
            "I1": [ 8638 ],
            "I0": [ 7914 ],
            "F": [ 8685 ]
          }
        },
        "row1.textBuffer_DFFE_Q_113": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7914 ],
            "D": [ 8685 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_112_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8683 ],
            "I2": [ 8682 ],
            "I1": [ 8628 ],
            "I0": [ 8444 ],
            "F": [ 8680 ]
          }
        },
        "row1.textBuffer_DFFE_Q_112": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8444 ],
            "D": [ 8680 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_111_D_LUT4_F_I2_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8483 ],
            "I2": [ 8481 ],
            "I1": [ 8478 ],
            "I0": [ 8472 ],
            "F": [ 8675 ]
          }
        },
        "row1.textBuffer_DFFE_Q_111_D_LUT4_F_I2_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8485 ],
            "I0": [ 8677 ],
            "F": [ 8630 ]
          }
        },
        "row1.textBuffer_DFFE_Q_111_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8485 ],
            "I0": [ 8675 ],
            "F": [ 8629 ]
          }
        },
        "row1.textBuffer_DFFE_Q_111_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8630 ],
            "I2": [ 8629 ],
            "I1": [ 8620 ],
            "I0": [ 8366 ],
            "F": [ 8672 ]
          }
        },
        "row1.textBuffer_DFFE_Q_111": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8366 ],
            "D": [ 8672 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_110_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8630 ],
            "I2": [ 8629 ],
            "I1": [ 8611 ],
            "I0": [ 8323 ],
            "F": [ 8669 ]
          }
        },
        "row1.textBuffer_DFFE_Q_110": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8323 ],
            "D": [ 8669 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8106 ],
            "D": [ 8667 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_10_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101011111100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8665 ],
            "I2": [ 8663 ],
            "I1": [ 8063 ],
            "I0": [ 8649 ],
            "F": [ 8587 ]
          }
        },
        "row1.textBuffer_DFFE_Q_109_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8630 ],
            "I2": [ 8629 ],
            "I1": [ 8604 ],
            "I0": [ 8245 ],
            "F": [ 8660 ]
          }
        },
        "row1.textBuffer_DFFE_Q_109": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8245 ],
            "D": [ 8660 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_108_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8630 ],
            "I2": [ 8629 ],
            "I1": [ 8596 ],
            "I0": [ 8195 ],
            "F": [ 8657 ]
          }
        },
        "row1.textBuffer_DFFE_Q_108": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8195 ],
            "D": [ 8657 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_107_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8630 ],
            "I2": [ 8629 ],
            "I1": [ 8655 ],
            "I0": [ 8127 ],
            "F": [ 8651 ]
          }
        },
        "row1.textBuffer_DFFE_Q_107": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8127 ],
            "D": [ 8651 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8630 ],
            "I2": [ 8629 ],
            "I1": [ 8649 ],
            "I0": [ 8045 ],
            "F": [ 8640 ]
          }
        },
        "row1.textBuffer_DFFE_Q_106": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8045 ],
            "D": [ 8640 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_105_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8630 ],
            "I2": [ 8629 ],
            "I1": [ 8638 ],
            "I0": [ 7913 ],
            "F": [ 8632 ]
          }
        },
        "row1.textBuffer_DFFE_Q_105": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7913 ],
            "D": [ 8632 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_104_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8630 ],
            "I2": [ 8629 ],
            "I1": [ 8628 ],
            "I0": [ 8443 ],
            "F": [ 8622 ]
          }
        },
        "row1.textBuffer_DFFE_Q_104": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8443 ],
            "D": [ 8622 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_103_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8598 ],
            "I2": [ 8597 ],
            "I1": [ 8620 ],
            "I0": [ 8362 ],
            "F": [ 8613 ]
          }
        },
        "row1.textBuffer_DFFE_Q_103": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8362 ],
            "D": [ 8613 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_102_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8598 ],
            "I2": [ 8597 ],
            "I1": [ 8611 ],
            "I0": [ 8319 ],
            "F": [ 8606 ]
          }
        },
        "row1.textBuffer_DFFE_Q_102": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8319 ],
            "D": [ 8606 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_101_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8598 ],
            "I2": [ 8597 ],
            "I1": [ 8604 ],
            "I0": [ 8241 ],
            "F": [ 8600 ]
          }
        },
        "row1.textBuffer_DFFE_Q_101": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8241 ],
            "D": [ 8600 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_100_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8598 ],
            "I2": [ 8597 ],
            "I1": [ 8596 ],
            "I0": [ 8191 ],
            "F": [ 8589 ]
          }
        },
        "row1.textBuffer_DFFE_Q_100": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8191 ],
            "D": [ 8589 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8063 ],
            "D": [ 8587 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7992 ],
            "D": [ 8585 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.textBuffer_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8430 ],
            "D": [ 8583 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.state_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8578 ],
            "I0": [ 8575 ],
            "F": [ 8469 ]
          }
        },
        "row1.state_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8578 ],
            "I0": [ 8575 ],
            "F": [ 8574 ]
          }
        },
        "row1.state_DFFE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8578 ],
            "I0": [ 8575 ],
            "F": [ 8577 ]
          }
        },
        "row1.state_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8578 ],
            "D": [ 8577 ],
            "CLK": [ 7323 ],
            "CE": [ 8573 ]
          }
        },
        "row1.state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8575 ],
            "D": [ 8574 ],
            "CLK": [ 7323 ],
            "CE": [ 8573 ]
          }
        },
        "row1.inputCharIndex_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101101001100110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8571 ],
            "I1": [ 8570 ],
            "I0": [ 8472 ],
            "F": [ 8470 ]
          }
        },
        "row1.inputCharIndex_DFFE_Q_3_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8483 ],
            "F": [ 8566 ]
          }
        },
        "row1.inputCharIndex_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8483 ],
            "D": [ 8566 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.inputCharIndex_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8485 ],
            "I1": [ 8483 ],
            "I0": [ 8481 ],
            "F": [ 8563 ]
          }
        },
        "row1.inputCharIndex_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8481 ],
            "D": [ 8563 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.inputCharIndex_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100101101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8485 ],
            "I2": [ 8483 ],
            "I1": [ 8481 ],
            "I0": [ 8478 ],
            "F": [ 8476 ]
          }
        },
        "row1.inputCharIndex_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8478 ],
            "D": [ 8476 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "row1.inputCharIndex_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:19.5-41.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8472 ],
            "D": [ 8470 ],
            "CLK": [ 7323 ],
            "CE": [ 8469 ]
          }
        },
        "ioSdin_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y28/IOBB",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:28.12-28.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7318 ],
            "I": [ 8467 ]
          }
        },
        "ioSclk_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y28/IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:27.12-27.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 11072 ],
            "BOTTOM_IO_PORT_A": [ 11072 ],
            "O": [ 7317 ],
            "I": [ 8464 ]
          }
        },
        "ioReset_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y28/IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:31.12-31.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 11072 ],
            "BOTTOM_IO_PORT_A": [ 11072 ],
            "O": [ 7316 ],
            "I": [ 8461 ]
          }
        },
        "ioDc_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X32Y28/IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:30.12-30.16",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 11072 ],
            "BOTTOM_IO_PORT_A": [ 11072 ],
            "O": [ 7315 ],
            "I": [ 8458 ]
          }
        },
        "ioCs_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X28Y28/IOBB",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:29.12-29.16",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7314 ],
            "I": [ 8455 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8452 ],
            "I2": [ 8451 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8409 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8449 ],
            "I2": [ 8447 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8408 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_2_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8444 ],
            "I2": [ 8443 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8424 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8441 ],
            "I2": [ 8439 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8423 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_2_I1_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8437 ],
            "I2": [ 8435 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8428 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_2_I1_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8432 ],
            "I2": [ 8430 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8427 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_2_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8428 ],
            "I1": [ 8427 ],
            "I0": [ 7857 ],
            "F": [ 8425 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8425 ],
            "I2": [ 8424 ],
            "I1": [ 8423 ],
            "I0": [ 7872 ],
            "F": [ 8406 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_1_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8421 ],
            "I2": [ 8420 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8412 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8417 ],
            "I2": [ 8415 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8411 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8412 ],
            "I2": [ 8411 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 8405 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8409 ],
            "I2": [ 8408 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 8404 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8406 ],
            "I1": [ 8405 ],
            "I0": [ 8404 ],
            "F": [ 8402 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8402 ],
            "I1": [ 7831 ],
            "I0": [ 7815 ],
            "F": [ 7800 ]
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8400 ],
            "I2": [ 8399 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8392 ]
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8396 ],
            "I2": [ 8394 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8391 ]
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8392 ],
            "I2": [ 8391 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 8356 ]
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8389 ],
            "I2": [ 8387 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8355 ]
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8384 ],
            "I2": [ 8383 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8354 ]
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8380 ],
            "I2": [ 8378 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8370 ]
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8375 ],
            "I2": [ 8373 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8369 ]
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8370 ],
            "I2": [ 8369 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 8360 ]
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8367 ],
            "I2": [ 8366 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8359 ]
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8364 ],
            "I2": [ 8362 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8358 ]
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8360 ],
            "I2": [ 8359 ],
            "I1": [ 8358 ],
            "I0": [ 7872 ],
            "F": [ 8352 ]
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8356 ],
            "I2": [ 8355 ],
            "I1": [ 8354 ],
            "I0": [ 7857 ],
            "F": [ 8351 ]
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8352 ],
            "I2": [ 8351 ],
            "I1": [ 7831 ],
            "I0": [ 7815 ],
            "F": [ 8342 ]
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8348 ],
            "I2": [ 8345 ],
            "I1": [ 7831 ],
            "I0": [ 7815 ],
            "F": [ 8341 ]
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8342 ],
            "I0": [ 8341 ],
            "F": [ 8337 ]
          }
        },
        "charOutput_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:105.5-112.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8339 ],
            "D": [ 8337 ],
            "CLK": [ 7323 ]
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8335 ],
            "I2": [ 8334 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8327 ]
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8331 ],
            "I2": [ 8329 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8326 ]
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8327 ],
            "I2": [ 8326 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 8292 ]
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8324 ],
            "I2": [ 8323 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8291 ]
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8321 ],
            "I2": [ 8319 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8290 ]
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8317 ],
            "I2": [ 8315 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8307 ]
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8312 ],
            "I2": [ 8310 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8306 ]
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8307 ],
            "I2": [ 8306 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 8296 ]
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8304 ],
            "I2": [ 8302 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8295 ]
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8300 ],
            "I2": [ 8299 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8294 ]
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8296 ],
            "I2": [ 8295 ],
            "I1": [ 8294 ],
            "I0": [ 7857 ],
            "F": [ 8288 ]
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8292 ],
            "I2": [ 8291 ],
            "I1": [ 8290 ],
            "I0": [ 7872 ],
            "F": [ 8287 ]
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8288 ],
            "I2": [ 8287 ],
            "I1": [ 7831 ],
            "I0": [ 7815 ],
            "F": [ 8278 ]
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001110110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8284 ],
            "I2": [ 8281 ],
            "I1": [ 7831 ],
            "I0": [ 7815 ],
            "F": [ 8277 ]
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8278 ],
            "I0": [ 8277 ],
            "F": [ 8273 ]
          }
        },
        "charOutput_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:105.5-112.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8275 ],
            "D": [ 8273 ],
            "CLK": [ 7323 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8270 ],
            "I2": [ 8267 ],
            "I1": [ 7831 ],
            "I0": [ 7815 ],
            "F": [ 8213 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8264 ],
            "I2": [ 8262 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8221 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8259 ],
            "I2": [ 8257 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8220 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_2_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8254 ],
            "I2": [ 8253 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8235 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8250 ],
            "I2": [ 8249 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8234 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_2_I1_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8246 ],
            "I2": [ 8245 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8239 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_2_I1_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8243 ],
            "I2": [ 8241 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8238 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_2_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8239 ],
            "I1": [ 8238 ],
            "I0": [ 7872 ],
            "F": [ 8236 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8236 ],
            "I2": [ 8235 ],
            "I1": [ 8234 ],
            "I0": [ 7857 ],
            "F": [ 8218 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_1_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8232 ],
            "I2": [ 8231 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8224 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8228 ],
            "I2": [ 8226 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8223 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8224 ],
            "I2": [ 8223 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 8217 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8221 ],
            "I2": [ 8220 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 8216 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8218 ],
            "I1": [ 8217 ],
            "I0": [ 8216 ],
            "F": [ 8214 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8214 ],
            "I2": [ 8213 ],
            "I1": [ 7831 ],
            "I0": [ 7815 ],
            "F": [ 8209 ]
          }
        },
        "charOutput_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y23/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:105.5-112.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8211 ],
            "D": [ 8209 ],
            "CLK": [ 7323 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8207 ],
            "I2": [ 8206 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8199 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8203 ],
            "I2": [ 8201 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8198 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8199 ],
            "I2": [ 8198 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 8161 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8196 ],
            "I2": [ 8195 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8160 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8193 ],
            "I2": [ 8191 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8159 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8188 ],
            "I2": [ 8186 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8178 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8183 ],
            "I2": [ 8181 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8177 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8178 ],
            "I2": [ 8177 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 8165 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8175 ],
            "I2": [ 8173 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8164 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8170 ],
            "I2": [ 8168 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8163 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8165 ],
            "I2": [ 8164 ],
            "I1": [ 8163 ],
            "I0": [ 7857 ],
            "F": [ 8157 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8161 ],
            "I2": [ 8160 ],
            "I1": [ 8159 ],
            "I0": [ 7872 ],
            "F": [ 8156 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8157 ],
            "I2": [ 8156 ],
            "I1": [ 7831 ],
            "I0": [ 7815 ],
            "F": [ 8147 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001110110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8153 ],
            "I2": [ 8150 ],
            "I1": [ 7831 ],
            "I0": [ 7815 ],
            "F": [ 8146 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8147 ],
            "I0": [ 8146 ],
            "F": [ 8141 ]
          }
        },
        "charOutput_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y23/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:105.5-112.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8143 ],
            "D": [ 8141 ],
            "CLK": [ 7323 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8139 ],
            "I2": [ 8138 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8131 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8135 ],
            "I2": [ 8133 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8130 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8131 ],
            "I2": [ 8130 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 8096 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8128 ],
            "I2": [ 8127 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8095 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8125 ],
            "I2": [ 8123 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8094 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8121 ],
            "I2": [ 8119 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8111 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8116 ],
            "I2": [ 8114 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8110 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8111 ],
            "I2": [ 8110 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 8100 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8108 ],
            "I2": [ 8106 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8099 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8104 ],
            "I2": [ 8103 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8098 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8100 ],
            "I2": [ 8099 ],
            "I1": [ 8098 ],
            "I0": [ 7857 ],
            "F": [ 8092 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8096 ],
            "I2": [ 8095 ],
            "I1": [ 8094 ],
            "I0": [ 7872 ],
            "F": [ 8091 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8092 ],
            "I2": [ 8091 ],
            "I1": [ 7831 ],
            "I0": [ 7815 ],
            "F": [ 8082 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001110110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8088 ],
            "I2": [ 8085 ],
            "I1": [ 7831 ],
            "I0": [ 7815 ],
            "F": [ 8081 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8082 ],
            "I0": [ 8081 ],
            "F": [ 8076 ]
          }
        },
        "charOutput_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y23/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:105.5-112.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8078 ],
            "D": [ 8076 ],
            "CLK": [ 7323 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8074 ],
            "I2": [ 8073 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8068 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8071 ],
            "I2": [ 8070 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8067 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8068 ],
            "I2": [ 8067 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 8034 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8065 ],
            "I2": [ 8063 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8033 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8061 ],
            "I2": [ 8060 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8032 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8058 ],
            "I2": [ 8056 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8050 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8054 ],
            "I2": [ 8052 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8049 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8050 ],
            "I2": [ 8049 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 8038 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8047 ],
            "I2": [ 8045 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8037 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8042 ],
            "I2": [ 8041 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8036 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8038 ],
            "I2": [ 8037 ],
            "I1": [ 8036 ],
            "I0": [ 7872 ],
            "F": [ 8030 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8034 ],
            "I2": [ 8033 ],
            "I1": [ 8032 ],
            "I0": [ 7857 ],
            "F": [ 8029 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8030 ],
            "I2": [ 8029 ],
            "I1": [ 7831 ],
            "I0": [ 7815 ],
            "F": [ 8020 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001110110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 8023 ],
            "I1": [ 7831 ],
            "I0": [ 7815 ],
            "F": [ 8019 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8020 ],
            "I0": [ 8019 ],
            "F": [ 8012 ]
          }
        },
        "charOutput_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:105.5-112.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8014 ],
            "D": [ 8012 ],
            "CLK": [ 7323 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8010 ],
            "I2": [ 8009 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8001 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8006 ],
            "I2": [ 8004 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 8000 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8001 ],
            "I2": [ 8000 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 7869 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7998 ],
            "I2": [ 7996 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 7868 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7994 ],
            "I2": [ 7992 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 7867 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7990 ],
            "I2": [ 7988 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 7980 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7985 ],
            "I2": [ 7983 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 7979 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7980 ],
            "I2": [ 7979 ],
            "I1": [ 7947 ],
            "I0": [ 7917 ],
            "F": [ 7884 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7914 ],
            "I2": [ 7913 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 7883 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7911 ],
            "I2": [ 7909 ],
            "I1": [ 7898 ],
            "I0": [ 7887 ],
            "F": [ 7882 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7884 ],
            "I2": [ 7883 ],
            "I1": [ 7882 ],
            "I0": [ 7872 ],
            "F": [ 7854 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7869 ],
            "I2": [ 7868 ],
            "I1": [ 7867 ],
            "I0": [ 7857 ],
            "F": [ 7853 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7854 ],
            "I2": [ 7853 ],
            "I1": [ 7831 ],
            "I0": [ 7815 ],
            "F": [ 7812 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110010101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7850 ],
            "I2": [ 7847 ],
            "I1": [ 7831 ],
            "I0": [ 7815 ],
            "F": [ 7811 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7812 ],
            "I0": [ 7811 ],
            "F": [ 7805 ]
          }
        },
        "charOutput_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y24/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:105.5-112.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7807 ],
            "D": [ 7805 ],
            "CLK": [ 7323 ]
          }
        },
        "charOutput_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y24/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:105.5-112.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7802 ],
            "D": [ 7800 ],
            "CLK": [ 7323 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 11071 ]
          }
        },
        "c.counterValue_DFFE_Q_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y19/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7601 ],
            "I2": [ 7592 ],
            "I1": [ 7583 ],
            "I0": [ 7572 ],
            "F": [ 7656 ]
          }
        },
        "c.counterValue_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y19/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7656 ],
            "I0": [ 7560 ],
            "F": [ 7557 ]
          }
        },
        "c.counterValue_DFFE_Q_7_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7631 ],
            "F": [ 7653 ]
          }
        },
        "c.counterValue_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7631 ],
            "D": [ 7653 ],
            "CLK": [ 7323 ],
            "CE": [ 7338 ]
          }
        },
        "c.counterValue_DFFE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y20/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7631 ],
            "I0": [ 7623 ],
            "F": [ 7650 ]
          }
        },
        "c.counterValue_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y20/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7623 ],
            "D": [ 7650 ],
            "CLK": [ 7323 ],
            "CE": [ 7338 ]
          }
        },
        "c.counterValue_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y20/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7631 ],
            "I1": [ 7623 ],
            "I0": [ 7615 ],
            "F": [ 7647 ]
          }
        },
        "c.counterValue_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y20/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7615 ],
            "D": [ 7647 ],
            "CLK": [ 7323 ],
            "CE": [ 7338 ]
          }
        },
        "c.counterValue_DFFE_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y19/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7631 ],
            "I2": [ 7623 ],
            "I1": [ 7615 ],
            "I0": [ 7606 ],
            "F": [ 7644 ]
          }
        },
        "c.counterValue_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y19/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7606 ],
            "D": [ 7644 ],
            "CLK": [ 7323 ],
            "CE": [ 7338 ]
          }
        },
        "c.counterValue_DFFE_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y19/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7601 ],
            "I0": [ 7592 ],
            "F": [ 7641 ]
          }
        },
        "c.counterValue_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y20/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7592 ],
            "D": [ 7641 ],
            "CLK": [ 7323 ],
            "CE": [ 7338 ]
          }
        },
        "c.counterValue_DFFE_Q_2_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y19/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7631 ],
            "I2": [ 7623 ],
            "I1": [ 7615 ],
            "I0": [ 7606 ],
            "F": [ 7601 ]
          }
        },
        "c.counterValue_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y19/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7601 ],
            "I1": [ 7592 ],
            "I0": [ 7583 ],
            "F": [ 7603 ]
          }
        },
        "c.counterValue_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y19/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7583 ],
            "D": [ 7603 ],
            "CLK": [ 7323 ],
            "CE": [ 7338 ]
          }
        },
        "c.counterValue_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y19/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7601 ],
            "I2": [ 7592 ],
            "I1": [ 7583 ],
            "I0": [ 7572 ],
            "F": [ 7569 ]
          }
        },
        "c.counterValue_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y19/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7572 ],
            "D": [ 7569 ],
            "CLK": [ 7323 ],
            "CE": [ 7338 ]
          }
        },
        "c.counterValue_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y19/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7560 ],
            "D": [ 7557 ],
            "CLK": [ 7323 ],
            "CE": [ 7338 ]
          }
        },
        "c.clockCounter_DFFR_Q_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7409 ],
            "I2": [ 7466 ],
            "I1": [ 7464 ],
            "I0": [ 7463 ],
            "F": [ 7475 ]
          }
        },
        "c.clockCounter_DFFR_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7475 ],
            "I2": [ 7459 ],
            "I1": [ 7343 ],
            "I0": [ 7337 ],
            "F": [ 7335 ]
          }
        },
        "c.clockCounter_DFFR_Q_9_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7353 ],
            "I2": [ 7351 ],
            "I1": [ 7347 ],
            "I0": [ 7406 ],
            "F": [ 7552 ]
          }
        },
        "c.clockCounter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7406 ],
            "D": [ 7552 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_8_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7543 ],
            "I0": [ 7416 ],
            "F": [ 7549 ]
          }
        },
        "c.clockCounter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7416 ],
            "D": [ 7549 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7543 ],
            "I1": [ 7416 ],
            "I0": [ 7413 ],
            "F": [ 7546 ]
          }
        },
        "c.clockCounter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7413 ],
            "D": [ 7546 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_6_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7353 ],
            "I2": [ 7351 ],
            "I1": [ 7347 ],
            "I0": [ 7406 ],
            "F": [ 7543 ]
          }
        },
        "c.clockCounter_DFFR_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7543 ],
            "I2": [ 7416 ],
            "I1": [ 7413 ],
            "I0": [ 7411 ],
            "F": [ 7541 ]
          }
        },
        "c.clockCounter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7411 ],
            "D": [ 7541 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7409 ],
            "I0": [ 7466 ],
            "F": [ 7538 ]
          }
        },
        "c.clockCounter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7466 ],
            "D": [ 7538 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7409 ],
            "I1": [ 7466 ],
            "I0": [ 7464 ],
            "F": [ 7535 ]
          }
        },
        "c.clockCounter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7464 ],
            "D": [ 7535 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7409 ],
            "I2": [ 7466 ],
            "I1": [ 7464 ],
            "I0": [ 7463 ],
            "F": [ 7523 ]
          }
        },
        "c.clockCounter_DFFR_Q_32_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7423 ],
            "F": [ 7531 ]
          }
        },
        "c.clockCounter_DFFR_Q_32": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7423 ],
            "D": [ 7531 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_31_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7423 ],
            "I0": [ 7421 ],
            "F": [ 7528 ]
          }
        },
        "c.clockCounter_DFFR_Q_31": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7421 ],
            "D": [ 7528 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_30_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7423 ],
            "I1": [ 7421 ],
            "I0": [ 7431 ],
            "F": [ 7525 ]
          }
        },
        "c.clockCounter_DFFR_Q_30": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7431 ],
            "D": [ 7525 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7463 ],
            "D": [ 7523 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7475 ],
            "I0": [ 7459 ],
            "F": [ 7477 ]
          }
        },
        "c.clockCounter_DFFR_Q_29_D_LUT2_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7423 ],
            "I1": [ 7421 ],
            "I0": [ 7431 ],
            "F": [ 7508 ]
          }
        },
        "c.clockCounter_DFFR_Q_29_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7508 ],
            "I0": [ 7430 ],
            "F": [ 7518 ]
          }
        },
        "c.clockCounter_DFFR_Q_29": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7430 ],
            "D": [ 7518 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_28_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7512 ],
            "I0": [ 7428 ],
            "F": [ 7515 ]
          }
        },
        "c.clockCounter_DFFR_Q_28": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7428 ],
            "D": [ 7515 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_27_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7508 ],
            "I0": [ 7430 ],
            "F": [ 7512 ]
          }
        },
        "c.clockCounter_DFFR_Q_27_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7512 ],
            "I1": [ 7428 ],
            "I0": [ 7426 ],
            "F": [ 7510 ]
          }
        },
        "c.clockCounter_DFFR_Q_27": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7426 ],
            "D": [ 7510 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_26_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7508 ],
            "I2": [ 7430 ],
            "I1": [ 7428 ],
            "I0": [ 7426 ],
            "F": [ 7494 ]
          }
        },
        "c.clockCounter_DFFR_Q_26_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7494 ],
            "I0": [ 7441 ],
            "F": [ 7505 ]
          }
        },
        "c.clockCounter_DFFR_Q_26": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y13/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7441 ],
            "D": [ 7505 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_25_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7499 ],
            "I0": [ 7439 ],
            "F": [ 7502 ]
          }
        },
        "c.clockCounter_DFFR_Q_25": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7439 ],
            "D": [ 7502 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_24_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7494 ],
            "I0": [ 7441 ],
            "F": [ 7499 ]
          }
        },
        "c.clockCounter_DFFR_Q_24_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7499 ],
            "I1": [ 7439 ],
            "I0": [ 7437 ],
            "F": [ 7497 ]
          }
        },
        "c.clockCounter_DFFR_Q_24": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7437 ],
            "D": [ 7497 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_23_D_LUT2_F_I1_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7486 ],
            "I2": [ 7435 ],
            "I1": [ 7447 ],
            "I0": [ 7445 ],
            "F": [ 7399 ]
          }
        },
        "c.clockCounter_DFFR_Q_23_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7494 ],
            "I2": [ 7441 ],
            "I1": [ 7439 ],
            "I0": [ 7437 ],
            "F": [ 7486 ]
          }
        },
        "c.clockCounter_DFFR_Q_23_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7486 ],
            "I0": [ 7435 ],
            "F": [ 7491 ]
          }
        },
        "c.clockCounter_DFFR_Q_23": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7435 ],
            "D": [ 7491 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_22_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7484 ],
            "I0": [ 7447 ],
            "F": [ 7488 ]
          }
        },
        "c.clockCounter_DFFR_Q_22": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7447 ],
            "D": [ 7488 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_21_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7486 ],
            "I0": [ 7435 ],
            "F": [ 7484 ]
          }
        },
        "c.clockCounter_DFFR_Q_21_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7484 ],
            "I1": [ 7447 ],
            "I0": [ 7445 ],
            "F": [ 7482 ]
          }
        },
        "c.clockCounter_DFFR_Q_21": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7445 ],
            "D": [ 7482 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_20_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7399 ],
            "I0": [ 7398 ],
            "F": [ 7479 ]
          }
        },
        "c.clockCounter_DFFR_Q_20": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7398 ],
            "D": [ 7479 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7459 ],
            "D": [ 7477 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7475 ],
            "I1": [ 7459 ],
            "I0": [ 7343 ],
            "F": [ 7341 ]
          }
        },
        "c.clockCounter_DFFR_Q_19_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7399 ],
            "I1": [ 7398 ],
            "I0": [ 7396 ],
            "F": [ 7472 ]
          }
        },
        "c.clockCounter_DFFR_Q_19": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7396 ],
            "D": [ 7472 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_18_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7399 ],
            "I2": [ 7398 ],
            "I1": [ 7396 ],
            "I0": [ 7394 ],
            "F": [ 7469 ]
          }
        },
        "c.clockCounter_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7394 ],
            "D": [ 7469 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_I2_LUT4_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7451 ],
            "I2": [ 7457 ],
            "I1": [ 7455 ],
            "I0": [ 7453 ],
            "F": [ 7338 ]
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_I2_LUT4_I0_F_LUT4_F_2_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7411 ],
            "I2": [ 7466 ],
            "I1": [ 7464 ],
            "I0": [ 7463 ],
            "F": [ 7461 ]
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_I2_LUT4_I0_F_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7461 ],
            "I2": [ 7459 ],
            "I1": [ 7343 ],
            "I0": [ 7337 ],
            "F": [ 7457 ]
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_I2_LUT4_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7347 ],
            "I2": [ 7406 ],
            "I1": [ 7416 ],
            "I0": [ 7413 ],
            "F": [ 7455 ]
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_I2_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7394 ],
            "I2": [ 7382 ],
            "I1": [ 7359 ],
            "I0": [ 7351 ],
            "F": [ 7453 ]
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7419 ],
            "I2": [ 7402 ],
            "I1": [ 7443 ],
            "I0": [ 7433 ],
            "F": [ 7451 ]
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_I2_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7378 ],
            "I2": [ 7375 ],
            "I1": [ 7364 ],
            "I0": [ 7362 ],
            "F": [ 7402 ]
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7447 ],
            "I2": [ 7445 ],
            "I1": [ 7398 ],
            "I0": [ 7396 ],
            "F": [ 7443 ]
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7441 ],
            "I2": [ 7439 ],
            "I1": [ 7437 ],
            "I0": [ 7435 ],
            "F": [ 7433 ]
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_I2_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7431 ],
            "I2": [ 7430 ],
            "I1": [ 7428 ],
            "I0": [ 7426 ],
            "F": [ 7424 ]
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7424 ],
            "I1": [ 7423 ],
            "I0": [ 7421 ],
            "F": [ 7419 ]
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_F_LUT4_I3_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7404 ],
            "I2": [ 7416 ],
            "I1": [ 7413 ],
            "I0": [ 7411 ],
            "F": [ 7409 ]
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7401 ],
            "I2": [ 7351 ],
            "I1": [ 7347 ],
            "I0": [ 7406 ],
            "F": [ 7404 ]
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7383 ],
            "I2": [ 7402 ],
            "I1": [ 7382 ],
            "I0": [ 7359 ],
            "F": [ 7401 ]
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7399 ],
            "I2": [ 7398 ],
            "I1": [ 7396 ],
            "I0": [ 7394 ],
            "F": [ 7383 ]
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7383 ],
            "I0": [ 7382 ],
            "F": [ 7390 ]
          }
        },
        "c.clockCounter_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7382 ],
            "D": [ 7390 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_16_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7379 ],
            "I0": [ 7378 ],
            "F": [ 7387 ]
          }
        },
        "c.clockCounter_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7378 ],
            "D": [ 7387 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_15_D_LUT3_F_I2_LUT3_I2_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7365 ],
            "I2": [ 7364 ],
            "I1": [ 7362 ],
            "I0": [ 7359 ],
            "F": [ 7353 ]
          }
        },
        "c.clockCounter_DFFR_Q_15_D_LUT3_F_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7379 ],
            "I1": [ 7378 ],
            "I0": [ 7375 ],
            "F": [ 7365 ]
          }
        },
        "c.clockCounter_DFFR_Q_15_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7383 ],
            "I0": [ 7382 ],
            "F": [ 7379 ]
          }
        },
        "c.clockCounter_DFFR_Q_15_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7379 ],
            "I1": [ 7378 ],
            "I0": [ 7375 ],
            "F": [ 7373 ]
          }
        },
        "c.clockCounter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7375 ],
            "D": [ 7373 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_14_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y11/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7365 ],
            "I0": [ 7364 ],
            "F": [ 7370 ]
          }
        },
        "c.clockCounter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y11/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7364 ],
            "D": [ 7370 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_13_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7365 ],
            "I1": [ 7364 ],
            "I0": [ 7362 ],
            "F": [ 7367 ]
          }
        },
        "c.clockCounter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y11/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7362 ],
            "D": [ 7367 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_12_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7365 ],
            "I2": [ 7364 ],
            "I1": [ 7362 ],
            "I0": [ 7359 ],
            "F": [ 7358 ]
          }
        },
        "c.clockCounter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y11/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7359 ],
            "D": [ 7358 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_11_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7353 ],
            "I0": [ 7351 ],
            "F": [ 7355 ]
          }
        },
        "c.clockCounter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7351 ],
            "D": [ 7355 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7353 ],
            "I1": [ 7351 ],
            "I0": [ 7347 ],
            "F": [ 7345 ]
          }
        },
        "c.clockCounter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7347 ],
            "D": [ 7345 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7343 ],
            "D": [ 7341 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clockCounter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:11.5-18.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7338 ],
            "Q": [ 7337 ],
            "D": [ 7335 ],
            "CLK": [ 7323 ]
          }
        },
        "c.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:26.11-26.14",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7323 ],
            "I": [ 7313 ]
          }
        }
      },
      "netnames": {
        "u.uartRx_LUT4_I0_F_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 11052 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F3;;1;X1Y21/SN20;X1Y21/SN20/F3;1;X1Y20/C1;X1Y20/C1/N121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.uartRx_LUT4_I0_F_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 11051 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F5;;1;X1Y19/S250;X1Y19/S250/F5;1;X1Y20/X04;X1Y20/X04/S251;1;X1Y20/B1;X1Y20/B1/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.uartRx_LUT4_I0_F_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11049 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F1;;1;X1Y20/E130;X1Y20/E130/F1;1;X1Y20/C2;X1Y20/C2/E130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.uartRx_LUT4_I0_F_LUT4_F_I3_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 11047 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F2;;1;X1Y20/E100;X1Y20/E100/F2;1;X2Y20/D2;X2Y20/D2/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.uartRx_LUT4_I0_F_LUT3_F_I1_LUT2_F_1_I1_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11043 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F0;;1;X1Y19/W100;X1Y19/W100/F0;1;X1Y19/B4;X1Y19/B4/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.uartRx_LUT4_I0_F_LUT3_F_I1_LUT2_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 11041 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F4;;1;X1Y19/SN10;X1Y19/SN10/F4;1;X1Y20/B3;X1Y20/B3/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.uartRx_LUT4_I0_F_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 11038 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F3;;1;X1Y20/S130;X1Y20/S130/F3;1;X1Y21/C5;X1Y21/C5/S131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.uartRx_LUT4_I0_F_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11037 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F6;;1;X1Y21/X03;X1Y21/X03/F6;1;X1Y21/B5;X1Y21/B5/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uartRx": {
          "hide_name": 0,
          "bits": [ 7319 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:32.11-32.17"
          }
        },
        "u.rxState_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 11028 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F3;;1;X2Y20/XD3;X2Y20/XD3/F3;1"
          }
        },
        "u.dataIn_DFFE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 11026 ] ,
          "attributes": {
            "ROUTING": "X2Y20/S200;X2Y20/S200/S202;1;X2Y20/A4;X2Y20/A4/S200;1;X2Y18/S240;X2Y18/S240/S101;1;X2Y20/D5;X2Y20/D5/S242;1;X2Y17/F6;;1;X2Y17/S100;X2Y17/S100/F6;1;X2Y18/S200;X2Y18/S200/S101;1;X2Y20/D3;X2Y20/D3/S202;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxState_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 11023 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F5;;1;X2Y20/XD5;X2Y20/XD5/F5;1"
          }
        },
        "u.rxState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 11021 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F4;;1;X2Y20/XD4;X2Y20/XD4/F4;1"
          }
        },
        "u.rxState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 11020 ] ,
          "attributes": {
            "ROUTING": "X2Y20/CE1;X2Y20/CE1/X07;1;X2Y20/F6;;1;X2Y20/X07;X2Y20/X07/F6;1;X2Y20/CE2;X2Y20/CE2/X07;1"
          }
        },
        "u.uartRx_LUT4_I0_F_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 11016 ] ,
          "attributes": {
            "ROUTING": "X1Y20/E210;X1Y20/E210/S100;1;X1Y20/A1;X1Y20/A1/E210;1;X1Y20/F6;;1;X1Y20/S100;X1Y20/S100/F6;1;X1Y20/D4;X1Y20/D4/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_9_D_LUT2_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 11015 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F4;;1;X1Y20/SN20;X1Y20/SN20/F4;1;X1Y19/C0;X1Y19/C0/N121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_5_D_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 11012 ] ,
          "attributes": {
            "ROUTING": "X1Y19/X03;X1Y19/X03/F6;1;X1Y19/A1;X1Y19/A1/X03;1;X1Y19/F6;;1;X1Y19/X07;X1Y19/X07/F6;1;X1Y19/B0;X1Y19/B0/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 11009 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F1;;1;X1Y19/XD1;X1Y19/XD1/F1;1"
          }
        },
        "u.rxCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 11006 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F1;;1;X1Y17/B2;X1Y17/B2/F1;1;X1Y17/XD2;X1Y17/XD2/B2;1"
          }
        },
        "u.rxCounter[3]": {
          "hide_name": 0,
          "bits": [ 11002 ] ,
          "attributes": {
            "ROUTING": "X1Y19/E130;X1Y19/E130/Q1;1;X1Y19/A6;X1Y19/A6/E130;1;X1Y19/N210;X1Y19/N210/Q1;1;X1Y19/A2;X1Y19/A2/N210;1;X1Y19/Q1;;1;X1Y19/N100;X1Y19/N100/Q1;1;X1Y19/C5;X1Y19/C5/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:17.12-17.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 10999 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F3;;1;X1Y17/XD3;X1Y17/XD3/F3;1"
          }
        },
        "u.rxCounter_DFFE_Q_6_D_LUT2_F_I1_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 10996 ] ,
          "attributes": {
            "ROUTING": "X2Y20/SN20;X2Y20/SN20/F2;1;X2Y19/A6;X2Y19/A6/N121;1;X2Y20/X05;X2Y20/X05/F2;1;X2Y20/B6;X2Y20/B6/X05;1;X2Y20/F2;;1;X2Y20/N220;X2Y20/N220/F2;1;X2Y19/D1;X2Y19/D1/N221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_7_D_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10993 ] ,
          "attributes": {
            "ROUTING": "X1Y17/W220;X1Y17/W220/N222;1;X1Y17/C3;X1Y17/C3/W220;1;X1Y17/X07;X1Y17/X07/N222;1;X1Y17/D7;X1Y17/D7/X07;1;X1Y19/D7;X1Y19/D7/F2;1;X1Y19/F2;;1;X1Y19/N220;X1Y19/N220/F2;1;X1Y17/X05;X1Y17/X05/N222;1;X1Y17/B1;X1Y17/B1/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[4]": {
          "hide_name": 0,
          "bits": [ 10991 ] ,
          "attributes": {
            "ROUTING": "X1Y19/A0;X1Y19/A0/S271;1;X1Y17/B3;X1Y17/B3/S130;1;X1Y17/S130;X1Y17/S130/Q2;1;X1Y18/S270;X1Y18/S270/S131;1;X1Y19/B5;X1Y19/B5/S271;1;X1Y17/E220;X1Y17/E220/Q2;1;X1Y17/C7;X1Y17/C7/E220;1;X1Y17/S220;X1Y17/S220/Q2;1;X1Y19/C7;X1Y19/C7/S222;1;X1Y17/Q2;;1;X1Y17/X01;X1Y17/X01/Q2;1;X1Y17/A1;X1Y17/A1/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter[5]": {
          "hide_name": 0,
          "bits": [ 10989 ] ,
          "attributes": {
            "ROUTING": "X1Y17/N130;X1Y17/N130/Q3;1;X1Y17/A3;X1Y17/A3/N130;1;X1Y19/A5;X1Y19/A5/S211;1;X1Y19/X08;X1Y19/X08/S211;1;X1Y19/B7;X1Y19/B7/X08;1;X1Y17/W130;X1Y17/W130/Q3;1;X1Y17/B7;X1Y17/B7/W130;1;X1Y17/Q3;;1;X1Y17/SN10;X1Y17/SN10/Q3;1;X1Y18/S210;X1Y18/S210/S111;1;X1Y19/A4;X1Y19/A4/S211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_6_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 10986 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F7;;1;X1Y17/A0;X1Y17/A0/F7;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[6]": {
          "hide_name": 0,
          "bits": [ 10984 ] ,
          "attributes": {
            "ROUTING": "X1Y19/W200;X1Y19/W200/S202;1;X1Y19/A7;X1Y19/A7/W200;1;X1Y17/E130;X1Y17/E130/Q0;1;X1Y17/A7;X1Y17/A7/E130;1;X1Y17/Q0;;1;X1Y17/S200;X1Y17/S200/Q0;1;X1Y19/S200;X1Y19/S200/S202;1;X1Y20/C6;X1Y20/C6/S201;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:17.12-17.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 10983 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F0;;1;X1Y17/XD0;X1Y17/XD0/F0;1"
          }
        },
        "u.rxCounter_DFFE_Q_5_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10980 ] ,
          "attributes": {
            "ROUTING": "X1Y19/X01;X1Y19/X01/W201;1;X1Y19/C3;X1Y19/C3/X01;1;X2Y19/F0;;1;X2Y19/W200;X2Y19/W200/F0;1;X1Y19/X05;X1Y19/X05/W201;1;X1Y19/B1;X1Y19/B1/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 10978 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F3;;1;X1Y19/XD3;X1Y19/XD3/F3;1"
          }
        },
        "u.rxCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 10975 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F4;;1;X1Y21/C2;X1Y21/C2/F4;1;X1Y21/XD2;X1Y21/XD2/C2;1"
          }
        },
        "u.rxCounter_DFFE_Q_3_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10972 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F1;;1;X1Y21/B0;X1Y21/B0/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 10970 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F0;;1;X1Y21/XD0;X1Y21/XD0/F0;1"
          }
        },
        "u.rxCounter_DFFE_Q_7_D_LUT4_F_I2_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 10968 ] ,
          "attributes": {
            "ROUTING": "X1Y20/S200;X1Y20/S200/S101;1;X1Y21/D1;X1Y21/D1/S201;1;X1Y21/D7;X1Y21/D7/S241;1;X1Y19/S100;X1Y19/S100/F7;1;X1Y20/S240;X1Y20/S240/S101;1;X1Y21/D4;X1Y21/D4/S241;1;X1Y19/F7;;1;X1Y19/X04;X1Y19/X04/F7;1;X1Y19/B3;X1Y19/B3/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[7]": {
          "hide_name": 0,
          "bits": [ 10966 ] ,
          "attributes": {
            "ROUTING": "X1Y21/D3;X1Y21/D3/S221;1;X1Y21/X01;X1Y21/X01/S221;1;X1Y21/B4;X1Y21/B4/X01;1;X1Y19/S130;X1Y19/S130/Q3;1;X1Y20/A3;X1Y20/A3/S131;1;X1Y19/X02;X1Y19/X02/Q3;1;X1Y19/A3;X1Y19/A3/X02;1;X1Y20/S260;X1Y20/S260/S121;1;X1Y21/C1;X1Y21/C1/S261;1;X1Y19/Q3;;1;X1Y19/SN20;X1Y19/SN20/Q3;1;X1Y20/S220;X1Y20/S220/S121;1;X1Y21/C7;X1Y21/C7/S221;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter[8]": {
          "hide_name": 0,
          "bits": [ 10964 ] ,
          "attributes": {
            "ROUTING": "X1Y21/B6;X1Y21/B6/X05;1;X1Y21/W220;X1Y21/W220/Q2;1;X1Y21/C3;X1Y21/C3/W220;1;X1Y21/A4;X1Y21/A4/X05;1;X1Y21/B7;X1Y21/B7/X05;1;X1Y21/Q2;;1;X1Y21/X05;X1Y21/X05/Q2;1;X1Y21/B1;X1Y21/B1/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter[9]": {
          "hide_name": 0,
          "bits": [ 10962 ] ,
          "attributes": {
            "ROUTING": "X1Y21/A7;X1Y21/A7/W200;1;X1Y21/W200;X1Y21/W200/Q0;1;X1Y21/A6;X1Y21/A6/W200;1;X1Y21/S130;X1Y21/S130/Q0;1;X1Y21/B3;X1Y21/B3/S130;1;X1Y21/Q0;;1;X1Y21/N100;X1Y21/N100/Q0;1;X1Y21/A1;X1Y21/A1/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:17.12-17.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10960 ] ,
          "attributes": {
            "ROUTING": "X1Y21/E130;X1Y21/E130/F7;1;X2Y21/B7;X2Y21/B7/E131;1;X1Y21/F7;;1;X1Y21/EW20;X1Y21/EW20/F7;1;X2Y21/C1;X2Y21/C1/E121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[10]": {
          "hide_name": 0,
          "bits": [ 10957 ] ,
          "attributes": {
            "ROUTING": "X2Y21/W130;X2Y21/W130/Q2;1;X1Y21/A3;X1Y21/A3/W131;1;X2Y21/A1;X2Y21/A1/X01;1;X2Y21/W100;X2Y21/W100/Q2;1;X1Y21/S200;X1Y21/S200/W101;1;X1Y21/A5;X1Y21/A5/S200;1;X2Y21/Q2;;1;X2Y21/X01;X2Y21/X01/Q2;1;X2Y21/A7;X2Y21/A7/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 10955 ] ,
          "attributes": {
            "ROUTING": "X2Y21/F1;;1;X2Y21/B2;X2Y21/B2/F1;1;X2Y21/XD2;X2Y21/XD2/B2;1"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 10953 ] ,
          "attributes": {
            "ROUTING": "X2Y21/X04;X2Y21/X04/F7;1;X2Y21/C0;X2Y21/C0/X04;1;X2Y21/F7;;1;X2Y21/SN20;X2Y21/SN20/F7;1;X2Y20/W260;X2Y20/W260/N121;1;X1Y20/X03;X1Y20/X03/W261;1;X1Y20/D0;X1Y20/D0/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10950 ] ,
          "attributes": {
            "ROUTING": "X2Y21/B1;X2Y21/B1/S211;1;X2Y20/S210;X2Y20/S210/F1;1;X2Y21/B0;X2Y21/B0/S211;1;X1Y21/X08;X1Y21/X08/S211;1;X1Y21/C4;X1Y21/C4/X08;1;X1Y20/S210;X1Y20/S210/W211;1;X1Y21/E210;X1Y21/E210/S211;1;X1Y21/A0;X1Y21/A0/E210;1;X2Y20/F1;;1;X2Y20/W210;X2Y20/W210/F1;1;X1Y20/X02;X1Y20/X02/W211;1;X1Y20/C0;X1Y20/C0/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 10946 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F0;;1;X2Y20/XD0;X2Y20/XD0/F0;1"
          }
        },
        "u.rxCounter_DFFE_Q_6_D_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 10944 ] ,
          "attributes": {
            "ROUTING": "X0Y17/W270;X0Y17/W270/W262;1;X1Y17/X04;X1Y17/X04/E272;1;X1Y17/B0;X1Y17/B0/X04;1;X2Y19/N260;X2Y19/N260/F6;1;X2Y17/W260;X2Y17/W260/N262;1;X1Y17/X03;X1Y17/X03/W261;1;X1Y17/D3;X1Y17/D3/X03;1;X2Y19/F6;;1;X2Y19/C5;X2Y19/C5/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 10941 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F5;;1;X2Y19/A4;X2Y19/A4/F5;1;X2Y19/XD4;X2Y19/XD4/A4;1"
          }
        },
        "u.rxCounter_DFFE_Q_7_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10939 ] ,
          "attributes": {
            "ROUTING": "X2Y18/W260;X2Y18/W260/N121;1;X1Y18/N260;X1Y18/N260/W261;1;X1Y17/C1;X1Y17/C1/N261;1;X2Y19/SN20;X2Y19/SN20/F1;1;X2Y20/E220;X2Y20/E220/S121;1;X2Y20/C6;X2Y20/C6/E220;1;X2Y19/SN10;X2Y19/SN10/F1;1;X2Y20/E210;X2Y20/E210/S111;1;X2Y20/A0;X2Y20/A0/E210;1;X2Y19/F1;;1;X2Y19/E130;X2Y19/E130/F1;1;X2Y19/E260;X2Y19/E260/E130;1;X2Y19/D3;X2Y19/D3/E260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[0]": {
          "hide_name": 0,
          "bits": [ 10936 ] ,
          "attributes": {
            "ROUTING": "X2Y20/S100;X2Y20/S100/Q0;1;X2Y20/B0;X2Y20/B0/S100;1;X2Y19/B5;X2Y19/B5/X01;1;X1Y20/N200;X1Y20/N200/W101;1;X1Y19/D2;X1Y19/D2/N201;1;X1Y20/W240;X1Y20/W240/W101;1;X1Y20/B2;X1Y20/B2/W240;1;X1Y20/N240;X1Y20/N240/W101;1;X1Y19/D6;X1Y19/D6/N241;1;X2Y20/N200;X2Y20/N200/Q0;1;X2Y19/X01;X2Y19/X01/N201;1;X2Y19/C3;X2Y19/C3/X01;1;X2Y20/Q0;;1;X2Y20/W100;X2Y20/W100/Q0;1;X1Y20/C4;X1Y20/C4/W101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter[1]": {
          "hide_name": 0,
          "bits": [ 10933 ] ,
          "attributes": {
            "ROUTING": "X2Y20/W230;X2Y20/W230/S131;1;X1Y20/B4;X1Y20/B4/W231;1;X1Y19/S240;X1Y19/S240/W101;1;X1Y20/X05;X1Y20/X05/S241;1;X1Y20/A2;X1Y20/A2/X05;1;X1Y19/C2;X1Y19/C2/W101;1;X2Y19/B3;X2Y19/B3/S130;1;X2Y19/S130;X2Y19/S130/Q4;1;X1Y19/C6;X1Y19/C6/W101;1;X2Y19/W100;X2Y19/W100/Q4;1;X2Y19/Q4;;1;X2Y19/E100;X2Y19/E100/Q4;1;X2Y19/A5;X2Y19/A5/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter[2]": {
          "hide_name": 0,
          "bits": [ 10930 ] ,
          "attributes": {
            "ROUTING": "X1Y19/B2;X1Y19/B2/W111;1;X2Y19/N130;X2Y19/N130/Q3;1;X2Y19/A3;X2Y19/A3/N130;1;X1Y19/S210;X1Y19/S210/W111;1;X1Y20/A4;X1Y20/A4/S211;1;X2Y19/EW20;X2Y19/EW20/Q3;1;X1Y19/D5;X1Y19/D5/W121;1;X2Y19/Q3;;1;X2Y19/EW10;X2Y19/EW10/Q3;1;X1Y19/B6;X1Y19/B6/W111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:17.12-17.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 10929 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F3;;1;X2Y19/XD3;X2Y19/XD3/F3;1"
          }
        },
        "u.rxCounter[11]": {
          "hide_name": 0,
          "bits": [ 10927 ] ,
          "attributes": {
            "ROUTING": "X1Y21/N250;X1Y21/N250/W111;1;X1Y20/B6;X1Y20/B6/N251;1;X2Y21/N100;X2Y21/N100/Q0;1;X2Y21/A0;X2Y21/A0/N100;1;X2Y21/Q0;;1;X2Y21/EW10;X2Y21/EW10/Q0;1;X1Y21/N210;X1Y21/N210/W111;1;X1Y20/B0;X1Y20/B0/N211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 10925 ] ,
          "attributes": {
            "ROUTING": "X2Y21/F0;;1;X2Y21/XD0;X2Y21/XD0/F0;1"
          }
        },
        "u.rxCounter[12]": {
          "hide_name": 0,
          "bits": [ 10923 ] ,
          "attributes": {
            "ROUTING": "X1Y20/A0;X1Y20/A0/N100;1;X1Y20/Q5;;1;X1Y20/N100;X1Y20/N100/Q5;1;X1Y20/W200;X1Y20/W200/N100;1;X1Y20/A6;X1Y20/A6/W200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 10921 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F0;;1;X1Y20/D5;X1Y20/D5/F0;1;X1Y20/XD5;X1Y20/XD5/D5;1"
          }
        },
        "u.uartRx_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 10920 ] ,
          "attributes": {
            "ROUTING": "X1Y21/CE0;X1Y21/CE0/X06;1;X2Y20/W270;X2Y20/W270/F7;1;X1Y20/X08;X1Y20/X08/W271;1;X1Y20/CE2;X1Y20/CE2/X08;1;X1Y17/CE1;X1Y17/CE1/X08;1;X1Y19/CE1;X1Y19/CE1/X06;1;X2Y19/CE1;X2Y19/CE1/X06;1;X1Y20/N270;X1Y20/N270/W131;1;X1Y19/X06;X1Y19/X06/N271;1;X1Y19/CE0;X1Y19/CE0/X06;1;X2Y20/W130;X2Y20/W130/F7;1;X1Y20/S270;X1Y20/S270/W131;1;X1Y21/X06;X1Y21/X06/S271;1;X1Y21/CE1;X1Y21/CE1/X06;1;X2Y20/A6;X2Y20/A6/F7;1;X2Y20/X08;X2Y20/X08/F7;1;X2Y20/CE0;X2Y20/CE0/X08;1;X2Y21/CE0;X2Y21/CE0/X06;1;X2Y19/X06;X2Y19/X06/N271;1;X2Y19/CE2;X2Y19/CE2/X06;1;X2Y20/N270;X2Y20/N270/F7;1;X2Y18/N270;X2Y18/N270/N272;1;X2Y17/W270;X2Y17/W270/N271;1;X1Y17/X08;X1Y17/X08/W271;1;X1Y17/CE0;X1Y17/CE0/X08;1;X2Y20/F7;;1;X2Y20/S270;X2Y20/S270/F7;1;X2Y21/X06;X2Y21/X06/S271;1;X2Y21/CE1;X2Y21/CE1/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxBitNumber_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 10915 ] ,
          "attributes": {
            "ROUTING": "X2Y17/F3;;1;X2Y17/XD3;X2Y17/XD3/F3;1"
          }
        },
        "u.rxBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 10913 ] ,
          "attributes": {
            "ROUTING": "X2Y17/S230;X2Y17/S230/Q3;1;X2Y17/C6;X2Y17/C6/S230;1;X2Y17/X02;X2Y17/X02/Q3;1;X2Y17/A3;X2Y17/A3/X02;1;X2Y17/W100;X2Y17/W100/Q3;1;X2Y17/B4;X2Y17/B4/W100;1;X2Y17/Q3;;1;X2Y17/N230;X2Y17/N230/Q3;1;X2Y17/C2;X2Y17/C2/N230;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:18.11-18.22",
            "hdlname": "u rxBitNumber"
          }
        },
        "u.rxBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 10911 ] ,
          "attributes": {
            "ROUTING": "X2Y17/A4;X2Y17/A4/X07;1;X2Y17/X07;X2Y17/X07/Q4;1;X2Y17/B6;X2Y17/B6/X07;1;X2Y17/Q4;;1;X2Y17/X03;X2Y17/X03/Q4;1;X2Y17/B2;X2Y17/B2/X03;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:18.11-18.22",
            "hdlname": "u rxBitNumber"
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 10910 ] ,
          "attributes": {
            "ROUTING": "X2Y17/F4;;1;X2Y17/XD4;X2Y17/XD4/F4;1"
          }
        },
        "u.rxBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 10908 ] ,
          "attributes": {
            "ROUTING": "X2Y17/X01;X2Y17/X01/Q2;1;X2Y17/A6;X2Y17/A6/X01;1;X2Y17/Q2;;1;X2Y17/N100;X2Y17/N100/Q2;1;X2Y17/E200;X2Y17/E200/N100;1;X2Y17/A2;X2Y17/A2/E200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:18.11-18.22",
            "hdlname": "u rxBitNumber"
          }
        },
        "u.rxBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 10907 ] ,
          "attributes": {
            "ROUTING": "X2Y17/F2;;1;X2Y17/XD2;X2Y17/XD2/F2;1"
          }
        },
        "u.rxBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 10906 ] ,
          "attributes": {
            "ROUTING": "X2Y17/CE1;X2Y17/CE1/X05;1;X2Y17/F0;;1;X2Y17/X05;X2Y17/X05/F0;1;X2Y17/CE2;X2Y17/CE2/X05;1"
          }
        },
        "u.dataIn_LUT4_I0_2_F[3]": {
          "hide_name": 0,
          "bits": [ 10902 ] ,
          "attributes": {
            "ROUTING": "X1Y16/F3;;1;X1Y16/X02;X1Y16/X02/F3;1;X1Y16/D6;X1Y16/D6/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.dataIn_LUT4_I0_2_F[2]": {
          "hide_name": 0,
          "bits": [ 10901 ] ,
          "attributes": {
            "ROUTING": "X1Y16/F2;;1;X1Y16/E220;X1Y16/E220/F2;1;X1Y16/C6;X1Y16/C6/E220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.dataIn_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 10899 ] ,
          "attributes": {
            "ROUTING": "X1Y16/F6;;1;X1Y16/E260;X1Y16/E260/F6;1;X3Y16/C5;X3Y16/C5/E262;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.uartRx": {
          "hide_name": 0,
          "bits": [ 10889 ] ,
          "attributes": {
            "ROUTING": "X2Y28/S260;X2Y28/S260/E261;1;X2Y27/N830;X2Y27/N830/N262;1;X2Y19/S100;X2Y19/S100/N838;1;X2Y20/A7;X2Y20/A7/S101;1;X3Y20/E200;X3Y20/E200/S101;1;X3Y20/A3;X3Y20/A3/E200;1;X1Y28/Q6;;1;X1Y28/E260;X1Y28/E260/Q6;1;X3Y28/S260;X3Y28/S260/E262;1;X3Y27/N830;X3Y27/N830/N262;1;X3Y19/S100;X3Y19/S100/N838;1;X3Y20/C0;X3Y20/C0/S101;1;X3Y20/XD0;X3Y20/XD0/C0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:9.11-9.17",
            "hdlname": "u uartRx"
          }
        },
        "u.dataIn_DFFE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 10888 ] ,
          "attributes": {
            "ROUTING": "X2Y15/X07;X2Y15/X07/N222;1;X2Y15/CE2;X2Y15/CE2/X07;1;X3Y20/S100;X3Y20/S100/F4;1;X3Y20/W210;X3Y20/W210/S100;1;X2Y20/B4;X2Y20/B4/W211;1;X3Y16/CE1;X3Y16/CE1/X05;1;X3Y16/X05;X3Y16/X05/N242;1;X3Y16/CE2;X3Y16/CE2/X05;1;X3Y17/W220;X3Y17/W220/N222;1;X2Y17/N220;X2Y17/N220/W221;1;X2Y16/X07;X2Y16/X07/N221;1;X2Y16/CE1;X2Y16/CE1/X07;1;X3Y18/N240;X3Y18/N240/N242;1;X3Y17/W240;X3Y17/W240/N241;1;X2Y17/S240;X2Y17/S240/W241;1;X2Y17/B0;X2Y17/B0/S240;1;X3Y20/N240;X3Y20/N240/F4;1;X3Y19/X05;X3Y19/X05/N241;1;X3Y19/CE2;X3Y19/CE2/X05;1;X3Y17/CE1;X3Y17/CE1/X05;1;X3Y20/F4;;1;X3Y20/SN20;X3Y20/SN20/F4;1;X3Y19/N220;X3Y19/N220/N121;1;X3Y20/X07;X3Y20/X07/F4;1;X3Y17/X05;X3Y17/X05/N222;1;X3Y20/CE0;X3Y20/CE0/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 10883 ] ,
          "attributes": {
            "ROUTING": "X1Y21/E250;X1Y21/E250/F5;1;X3Y21/N250;X3Y21/N250/E252;1;X3Y20/B6;X3Y20/B6/N251;1;X1Y21/F5;;1;X1Y21/E100;X1Y21/E100/F5;1;X2Y21/N240;X2Y21/N240/E101;1;X2Y20/D6;X2Y20/D6/N241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10877 ] ,
          "attributes": {
            "ROUTING": "X2Y19/X02;X2Y19/X02/N231;1;X2Y19/C2;X2Y19/C2/X02;1;X2Y19/W230;X2Y19/W230/N231;1;X2Y19/C1;X2Y19/C1/W230;1;X3Y20/X06;X3Y20/X06/E231;1;X3Y20/D3;X3Y20/D3/X06;1;X2Y20/C5;X2Y20/C5/E230;1;X2Y20/C2;X2Y20/C2/X02;1;X3Y20/C4;X3Y20/C4/E121;1;X2Y20/EW20;X2Y20/EW20/Q3;1;X3Y20/C1;X3Y20/C1/E121;1;X2Y20/C3;X2Y20/C3/X02;1;X2Y20/E230;X2Y20/E230/Q3;1;X2Y20/D7;X2Y20/D7/X02;1;X2Y20/X02;X2Y20/X02/Q3;1;X2Y20/C1;X2Y20/C1/X02;1;X2Y20/Q3;;1;X2Y20/N230;X2Y20/N230/Q3;1;X2Y19/C0;X2Y19/C0/W230;1",
            "hdlname": "u rxState",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10872 ] ,
          "attributes": {
            "ROUTING": "X2Y20/E250;X2Y20/E250/Q5;1;X2Y20/B5;X2Y20/B5/E250;1;X3Y20/C3;X3Y20/C3/N230;1;X3Y20/B4;X3Y20/B4/E131;1;X2Y19/B1;X2Y19/B1/W250;1;X2Y20/B1;X2Y20/B1/X04;1;X2Y19/B2;X2Y19/B2/N131;1;X2Y20/N130;X2Y20/N130/Q5;1;X2Y20/C7;X2Y20/C7/N130;1;X3Y20/N230;X3Y20/N230/E131;1;X2Y20/S130;X2Y20/S130/Q5;1;X2Y20/B2;X2Y20/B2/S130;1;X2Y20/X04;X2Y20/X04/Q5;1;X2Y20/B3;X2Y20/B3/S130;1;X2Y20/SN10;X2Y20/SN10/Q5;1;X2Y19/W250;X2Y19/W250/N111;1;X2Y19/B0;X2Y19/B0/W250;1;X2Y20/Q5;;1;X2Y20/E130;X2Y20/E130/Q5;1;X3Y20/B1;X3Y20/B1/E131;1",
            "hdlname": "u rxState",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 10867 ] ,
          "attributes": {
            "ROUTING": "X2Y20/A2;X2Y20/A2/E200;1;X2Y19/E200;X2Y19/E200/N101;1;X2Y19/A2;X2Y19/A2/E200;1;X3Y20/S200;X3Y20/S200/E101;1;X3Y20/A4;X3Y20/A4/S200;1;X3Y20/B3;X3Y20/B3/X03;1;X2Y20/N100;X2Y20/N100/Q4;1;X2Y20/E200;X2Y20/E200/N100;1;X2Y20/A3;X2Y20/A3/E200;1;X2Y20/A5;X2Y20/A5/E100;1;X3Y20/X03;X3Y20/X03/E241;1;X3Y20/A1;X3Y20/A1/X03;1;X2Y20/N240;X2Y20/N240/Q4;1;X2Y19/X03;X2Y19/X03/N241;1;X2Y19/A1;X2Y19/A1/X03;1;X2Y20/E240;X2Y20/E240/Q4;1;X2Y20/B7;X2Y20/B7/E240;1;X2Y19/A0;X2Y19/A0/X03;1;X2Y20/E100;X2Y20/E100/Q4;1;X2Y20/Q4;;1;X2Y20/X03;X2Y20/X03/Q4;1;X2Y20/A1;X2Y20/A1/X03;1",
            "hdlname": "u rxState",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_6_D_LUT2_F_I1_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10865 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F2;;1;X2Y19/W130;X2Y19/W130/F2;1;X2Y19/B6;X2Y19/B6/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 10863 ] ,
          "attributes": {
            "ROUTING": "X2Y19/D2;X2Y19/D2/W201;1;X3Y20/N100;X3Y20/N100/F6;1;X3Y19/W200;X3Y19/W200/N101;1;X2Y19/D0;X2Y19/D0/W201;1;X3Y20/F6;;1;X3Y20/C2;X3Y20/C2/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.uartRx_LUT4_I0_1_F[0]": {
          "hide_name": 0,
          "bits": [ 10862 ] ,
          "attributes": {
            "ROUTING": "X2Y17/E210;X2Y17/E210/N211;1;X2Y17/A0;X2Y17/A0/E210;1;X3Y20/X02;X3Y20/X02/F3;1;X3Y20/A2;X3Y20/A2/X02;1;X2Y17/LSR2;X2Y17/LSR2/X08;1;X3Y20/F3;;1;X3Y20/EW10;X3Y20/EW10/F3;1;X2Y20/N210;X2Y20/N210/W111;1;X2Y18/N210;X2Y18/N210/N212;1;X2Y17/X08;X2Y17/X08/N211;1;X2Y17/LSR1;X2Y17/LSR1/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uartByteReady": {
          "hide_name": 0,
          "bits": [ 10860 ] ,
          "attributes": {
            "ROUTING": "X3Y20/Q5;;1;X3Y20/N250;X3Y20/N250/Q5;1;X3Y18/N250;X3Y18/N250/N252;1;X3Y17/A3;X3Y17/A3/N251;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:39.10-39.23",
            "hdlname": "u byteReady"
          }
        },
        "u.byteReady_DFFE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 10857 ] ,
          "attributes": {
            "ROUTING": "X3Y20/S210;X3Y20/S210/F1;1;X3Y20/A6;X3Y20/A6/S210;1;X3Y20/B2;X3Y20/B2/F1;1;X3Y20/F1;;1;X3Y20/B5;X3Y20/B5/F1;1;X3Y20/XD5;X3Y20/XD5/B5;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 10856 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F2;;1;X3Y20/X05;X3Y20/X05/F2;1;X3Y20/CE2;X3Y20/CE2/X05;1"
          }
        },
        "te.fontBuffer.0.0_AD_LUT2_F_I1_LUT2_F_I1_LUT2_F_I1_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 10852 ] ,
          "attributes": {
            "ROUTING": "X8Y24/F4;;1;X8Y24/EW20;X8Y24/EW20/F4;1;X7Y24/D4;X7Y24/D4/W121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.fontBuffer.0.0_AD_LUT2_F_I1_LUT2_F_I1_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10850 ] ,
          "attributes": {
            "ROUTING": "X7Y24/F4;;1;X7Y24/S100;X7Y24/S100/F4;1;X7Y24/B0;X7Y24/B0/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.fontBuffer.0.0_AD_LUT2_F_I1_LUT2_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10848 ] ,
          "attributes": {
            "ROUTING": "X7Y24/S200;X7Y24/S200/F0;1;X7Y25/C7;X7Y25/C7/S201;1;X7Y24/F0;;1;X7Y24/SN10;X7Y24/SN10/F0;1;X7Y25/B2;X7Y25/B2/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.fontBuffer.0.0_AD_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10845 ] ,
          "attributes": {
            "ROUTING": "X7Y26/B4;X7Y26/B4/S121;1;X7Y25/F2;;1;X7Y25/SN20;X7Y25/SN20/F2;1;X7Y26/B5;X7Y26/B5/S121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.fontBuffer.0.0_DO[35]": {
          "hide_name": 0,
          "bits": [ 10779 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[34]": {
          "hide_name": 0,
          "bits": [ 10777 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[33]": {
          "hide_name": 0,
          "bits": [ 10775 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[32]": {
          "hide_name": 0,
          "bits": [ 10773 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[31]": {
          "hide_name": 0,
          "bits": [ 10771 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[30]": {
          "hide_name": 0,
          "bits": [ 10769 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[29]": {
          "hide_name": 0,
          "bits": [ 10767 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[28]": {
          "hide_name": 0,
          "bits": [ 10765 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[27]": {
          "hide_name": 0,
          "bits": [ 10763 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[26]": {
          "hide_name": 0,
          "bits": [ 10761 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[25]": {
          "hide_name": 0,
          "bits": [ 10759 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[24]": {
          "hide_name": 0,
          "bits": [ 10757 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[23]": {
          "hide_name": 0,
          "bits": [ 10755 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[22]": {
          "hide_name": 0,
          "bits": [ 10753 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[21]": {
          "hide_name": 0,
          "bits": [ 10751 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[20]": {
          "hide_name": 0,
          "bits": [ 10749 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[19]": {
          "hide_name": 0,
          "bits": [ 10747 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[18]": {
          "hide_name": 0,
          "bits": [ 10745 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[17]": {
          "hide_name": 0,
          "bits": [ 10743 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[16]": {
          "hide_name": 0,
          "bits": [ 10741 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[15]": {
          "hide_name": 0,
          "bits": [ 10739 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[14]": {
          "hide_name": 0,
          "bits": [ 10737 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[13]": {
          "hide_name": 0,
          "bits": [ 10735 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[12]": {
          "hide_name": 0,
          "bits": [ 10733 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[11]": {
          "hide_name": 0,
          "bits": [ 10731 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[10]": {
          "hide_name": 0,
          "bits": [ 10729 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[9]": {
          "hide_name": 0,
          "bits": [ 10727 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[8]": {
          "hide_name": 0,
          "bits": [ 10725 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_AD[1]": {
          "hide_name": 0,
          "bits": [ 10683 ] ,
          "attributes": {
            "ROUTING": "X7Y26/F5;;1;X7Y26/E250;X7Y26/E250/F5;1;X9Y26/E200;X9Y26/E200/E252;1;X11Y26/S200;X11Y26/S200/E202;1;X11Y27/X01;X11Y27/X01/S201;1;X11Y27/C3;X11Y27/C3/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/text.v:20.38-20.54|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.fontBuffer.0.0_AD[0]": {
          "hide_name": 0,
          "bits": [ 10681 ] ,
          "attributes": {
            "ROUTING": "X7Y26/F4;;1;X7Y26/SN10;X7Y26/SN10/F4;1;X7Y27/E810;X7Y27/E810/S111;1;X11Y27/S210;X11Y27/S210/E814;1;X11Y28/N240;X11Y28/N240/N212;1;X11Y27/C2;X11Y27/C2/N241;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/text.v:20.38-20.54|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.chosenChar[0]": {
          "hide_name": 0,
          "bits": [ 10665 ] ,
          "attributes": {
            "ROUTING": "X8Y25/F5;;1;X8Y25/E250;X8Y25/E250/F5;1;X10Y25/S250;X10Y25/S250/E252;1;X10Y27/X04;X10Y27/X04/S252;1;X10Y27/C1;X10Y27/C1/X04;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/text.v:17.16-17.26",
            "hdlname": "te chosenChar"
          }
        },
        "te.chosenChar[1]": {
          "hide_name": 0,
          "bits": [ 10663 ] ,
          "attributes": {
            "ROUTING": "X8Y25/F3;;1;X8Y25/S130;X8Y25/S130/F3;1;X8Y26/S830;X8Y26/S830/S131;1;X8Y27/E260;X8Y27/E260/N834;1;X10Y27/C2;X10Y27/C2/E262;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/text.v:17.16-17.26",
            "hdlname": "te chosenChar"
          }
        },
        "te.chosenChar[2]": {
          "hide_name": 0,
          "bits": [ 10661 ] ,
          "attributes": {
            "ROUTING": "X8Y25/F1;;1;X8Y25/EW20;X8Y25/EW20/F1;1;X9Y25/S260;X9Y25/S260/E121;1;X9Y27/E260;X9Y27/E260/S262;1;X10Y27/C3;X10Y27/C3/E261;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/text.v:17.16-17.26",
            "hdlname": "te chosenChar"
          }
        },
        "te.chosenChar[3]": {
          "hide_name": 0,
          "bits": [ 10659 ] ,
          "attributes": {
            "ROUTING": "X8Y25/F0;;1;X8Y25/E200;X8Y25/E200/F0;1;X10Y25/S200;X10Y25/S200/E202;1;X10Y27/C4;X10Y27/C4/S202;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/text.v:17.16-17.26",
            "hdlname": "te chosenChar"
          }
        },
        "te.fontBuffer.0.0_AD_LUT2_F_I1_LUT2_F_I1_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 10657 ] ,
          "attributes": {
            "ROUTING": "X8Y25/N240;X8Y25/N240/E101;1;X8Y25/B5;X8Y25/B5/N240;1;X7Y25/E270;X7Y25/E270/F7;1;X8Y25/X04;X8Y25/X04/E271;1;X8Y25/B3;X8Y25/B3/X04;1;X8Y25/B1;X8Y25/B1/S240;1;X7Y25/W100;X7Y25/W100/F7;1;X7Y25/B5;X7Y25/B5/W100;1;X7Y25/F7;;1;X7Y25/E100;X7Y25/E100/F7;1;X8Y25/S240;X8Y25/S240/E101;1;X8Y25/B0;X8Y25/B0/S240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.chosenChar[4]": {
          "hide_name": 0,
          "bits": [ 10656 ] ,
          "attributes": {
            "ROUTING": "X7Y25/F5;;1;X7Y25/E130;X7Y25/E130/F5;1;X8Y25/E230;X8Y25/E230/E131;1;X10Y25/S230;X10Y25/S230/E232;1;X10Y27/X08;X10Y27/X08/S232;1;X10Y27/C5;X10Y27/C5/X08;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/text.v:17.16-17.26",
            "hdlname": "te chosenChar"
          }
        },
        "scr.state_DFFE_Q_CE_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 10644 ] ,
          "attributes": {
            "ROUTING": "X8Y24/F7;;1;X8Y24/E100;X8Y24/E100/F7;1;X8Y24/E220;X8Y24/E220/E100;1;X8Y24/C6;X8Y24/C6/E220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.state_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 10641 ] ,
          "attributes": {
            "ROUTING": "X10Y24/F2;;1;X10Y24/XD2;X10Y24/XD2/F2;1"
          }
        },
        "scr.state_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 10638 ] ,
          "attributes": {
            "ROUTING": "X9Y24/F7;;1;X9Y24/A2;X9Y24/A2/F7;1;X9Y24/XD2;X9Y24/XD2/A2;1"
          }
        },
        "scr.state_DFFE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 10636 ] ,
          "attributes": {
            "ROUTING": "X10Y24/A0;X10Y24/A0/W251;1;X10Y24/XD0;X10Y24/XD0/A0;1;X11Y24/F5;;1;X11Y24/W250;X11Y24/W250/F5;1;X10Y24/A2;X10Y24/A2/W251;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 10635 ] ,
          "attributes": {
            "ROUTING": "X10Y24/CE0;X10Y24/CE0/E212;1;X10Y24/CE1;X10Y24/CE1/E212;1;X8Y24/F6;;1;X8Y24/S100;X8Y24/S100/F6;1;X8Y24/E210;X8Y24/E210/S100;1;X9Y24/CE1;X9Y24/CE1/E211;1"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10629 ] ,
          "attributes": {
            "ROUTING": "X9Y23/F2;;1;X9Y23/N130;X9Y23/N130/F2;1;X9Y23/C6;X9Y23/C6/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10628 ] ,
          "attributes": {
            "ROUTING": "X9Y23/F7;;1;X9Y23/W130;X9Y23/W130/F7;1;X9Y23/B6;X9Y23/B6/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 10626 ] ,
          "attributes": {
            "ROUTING": "X9Y23/F6;;1;X9Y23/X03;X9Y23/X03/F6;1;X9Y23/D0;X9Y23/D0/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10625 ] ,
          "attributes": {
            "ROUTING": "X9Y23/F3;;1;X9Y23/E100;X9Y23/E100/F3;1;X9Y23/C0;X9Y23/C0/E100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10624 ] ,
          "attributes": {
            "ROUTING": "X9Y24/F1;;1;X9Y24/N210;X9Y24/N210/F1;1;X9Y23/B0;X9Y23/B0/N211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 10621 ] ,
          "attributes": {
            "ROUTING": "X9Y23/F0;;1;X9Y23/S200;X9Y23/S200/F0;1;X9Y25/W200;X9Y25/W200/S202;1;X7Y25/D1;X7Y25/D1/W202;1;X7Y25/XD1;X7Y25/XD1/D1;1"
          }
        },
        "scr.reset_DFFSE_Q_SET_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10617 ] ,
          "attributes": {
            "ROUTING": "X4Y25/F0;;1;X4Y25/E100;X4Y25/E100/F0;1;X5Y25/N240;X5Y25/N240/E101;1;X5Y25/B4;X5Y25/B4/N240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 10611 ] ,
          "attributes": {
            "ROUTING": "X2Y24/F6;;1;X2Y24/N260;X2Y24/N260/F6;1;X2Y23/X03;X2Y23/X03/N261;1;X2Y23/A1;X2Y23/A1/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT2_F_1_I0_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 10606 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F5;;1;X2Y22/E100;X2Y22/E100/F5;1;X3Y22/D4;X3Y22/D4/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT2_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 10603 ] ,
          "attributes": {
            "ROUTING": "X3Y22/F4;;1;X3Y22/EW10;X3Y22/EW10/F4;1;X2Y22/B3;X2Y22/B3/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT2_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 10602 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F6;;1;X2Y22/N130;X2Y22/N130/F6;1;X2Y22/A3;X2Y22/A3/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 10601 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F3;;1;X2Y22/SN20;X2Y22/SN20/F3;1;X2Y23/D1;X2Y23/D1/S121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 10599 ] ,
          "attributes": {
            "ROUTING": "X2Y23/F6;;1;X2Y23/N130;X2Y23/N130/F6;1;X2Y23/W240;X2Y23/W240/N130;1;X2Y23/B3;X2Y23/B3/W240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 10598 ] ,
          "attributes": {
            "ROUTING": "X1Y23/F7;;1;X1Y23/E270;X1Y23/E270/F7;1;X2Y23/A3;X2Y23/A3/E271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 10597 ] ,
          "attributes": {
            "ROUTING": "X2Y23/F3;;1;X2Y23/B1;X2Y23/B1/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 10595 ] ,
          "attributes": {
            "ROUTING": "X2Y23/F4;;1;X2Y23/C1;X2Y23/C1/F4;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 10593 ] ,
          "attributes": {
            "ROUTING": "X2Y23/F7;;1;X2Y23/W100;X2Y23/W100/F7;1;X2Y23/B4;X2Y23/B4/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F_LUT4_I0_F_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 10588 ] ,
          "attributes": {
            "ROUTING": "X5Y24/F3;;1;X5Y24/EW20;X5Y24/EW20/F3;1;X4Y24/D0;X4Y24/D0/W121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 10585 ] ,
          "attributes": {
            "ROUTING": "X4Y24/F0;;1;X4Y24/X01;X4Y24/X01/F0;1;X4Y24/B3;X4Y24/B3/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 10583 ] ,
          "attributes": {
            "ROUTING": "X3Y23/B1;X3Y23/B1/W111;1;X4Y23/F6;;1;X4Y23/EW10;X4Y23/EW10/F6;1;X3Y23/B7;X3Y23/B7/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 10581 ] ,
          "attributes": {
            "ROUTING": "X3Y23/F1;;1;X3Y23/E100;X3Y23/E100/F1;1;X4Y23/S240;X4Y23/S240/E101;1;X4Y24/C3;X4Y24/C3/S241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 10578 ] ,
          "attributes": {
            "ROUTING": "X3Y23/F0;;1;X3Y23/D5;X3Y23/D5/F0;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 10577 ] ,
          "attributes": {
            "ROUTING": "X3Y23/F5;;1;X3Y23/W130;X3Y23/W130/F5;1;X3Y23/E270;X3Y23/E270/W130;1;X3Y23/D1;X3Y23/D1/E270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I1_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 10573 ] ,
          "attributes": {
            "ROUTING": "X3Y22/X04;X3Y22/X04/F5;1;X3Y22/D7;X3Y22/D7/X04;1;X3Y22/F5;;1;X3Y22/S250;X3Y22/S250/F5;1;X3Y23/X04;X3Y23/X04/S251;1;X3Y23/C0;X3Y23/C0/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I1_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 10571 ] ,
          "attributes": {
            "ROUTING": "X3Y23/F3;;1;X3Y23/W100;X3Y23/W100/F3;1;X3Y23/D0;X3Y23/D0/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 10568 ] ,
          "attributes": {
            "ROUTING": "X3Y22/F7;;1;X3Y22/N270;X3Y22/N270/F7;1;X3Y22/D6;X3Y22/D6/N270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 10567 ] ,
          "attributes": {
            "ROUTING": "X1Y23/E130;X1Y23/E130/F3;1;X2Y23/E230;X2Y23/E230/E131;1;X3Y23/B4;X3Y23/B4/E231;1;X2Y23/N240;X2Y23/N240/E101;1;X2Y22/E240;X2Y22/E240/N241;1;X3Y22/C6;X3Y22/C6/E241;1;X1Y23/F3;;1;X1Y23/E100;X1Y23/E100/F3;1;X2Y23/D7;X2Y23/D7/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10565 ] ,
          "attributes": {
            "ROUTING": "X2Y22/S100;X2Y22/S100/F7;1;X2Y23/E240;X2Y23/E240/S101;1;X3Y23/C3;X3Y23/C3/E241;1;X2Y22/F7;;1;X2Y22/E130;X2Y22/E130/F7;1;X3Y22/B6;X3Y22/B6/E131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 10562 ] ,
          "attributes": {
            "ROUTING": "X3Y22/F6;;1;X3Y22/S260;X3Y22/S260/F6;1;X3Y23/X03;X3Y23/X03/S261;1;X3Y23/D2;X3Y23/D2/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 10561 ] ,
          "attributes": {
            "ROUTING": "X3Y23/C2;X3Y23/C2/F4;1;X3Y23/F4;;1;X3Y23/C1;X3Y23/C1/F4;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 10558 ] ,
          "attributes": {
            "ROUTING": "X3Y23/F2;;1;X3Y23/S220;X3Y23/S220/F2;1;X3Y24/D3;X3Y24/D3/S221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 10557 ] ,
          "attributes": {
            "ROUTING": "X3Y24/F3;;1;X3Y24/EW10;X3Y24/EW10/F3;1;X4Y24/S250;X4Y24/S250/E111;1;X4Y25/A0;X4Y25/A0/S251;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_SET_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 10554 ] ,
          "attributes": {
            "ROUTING": "X9Y24/W250;X9Y24/W250/F5;1;X8Y24/A6;X8Y24/A6/W251;1;X5Y25/A7;X5Y25/A7/X06;1;X5Y25/A0;X5Y25/A0/S251;1;X9Y24/F5;;1;X9Y24/W830;X9Y24/W830/F5;1;X5Y24/S250;X5Y24/S250/W834;1;X5Y25/X06;X5Y25/X06/S251;1;X5Y25/A4;X5Y25/A4/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 10551 ] ,
          "attributes": {
            "ROUTING": "X5Y25/F4;;1;X5Y25/X07;X5Y25/X07/F4;1;X5Y25/LSR2;X5Y25/LSR2/X07;1"
          }
        },
        "scr.reset_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 10550 ] ,
          "attributes": {
            "ROUTING": "X5Y25/F0;;1;X5Y25/X05;X5Y25/X05/F0;1;X5Y25/CE2;X5Y25/CE2/X05;1"
          }
        },
        "scr.pixelCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 10545 ] ,
          "attributes": {
            "ROUTING": "X12Y21/F6;;1;X12Y21/C3;X12Y21/C3/F6;1;X12Y21/XD3;X12Y21/XD3/C3;1"
          }
        },
        "scr.pixelCounter_DFFE_Q_8_D[0]": {
          "hide_name": 0,
          "bits": [ 10541 ] ,
          "attributes": {
            "ROUTING": "X10Y20/D4;X10Y20/D4/F2;1;X10Y20/XD4;X10Y20/XD4/D4;1;X10Y20/F2;;1;X10Y20/X01;X10Y20/X01/F2;1;X10Y20/A1;X10Y20/A1/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 10538 ] ,
          "attributes": {
            "ROUTING": "X11Y20/F3;;1;X11Y20/XD3;X11Y20/XD3/F3;1"
          }
        },
        "scr.pixelCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 10535 ] ,
          "attributes": {
            "ROUTING": "X8Y22/F4;;1;X8Y22/C1;X8Y22/C1/F4;1;X8Y22/XD1;X8Y22/XD1/C1;1"
          }
        },
        "scr.pixelCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 10532 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F2;;1;X8Y21/D0;X8Y21/D0/F2;1;X8Y21/XD0;X8Y21/XD0/D0;1"
          }
        },
        "scr.pixelCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 10529 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F1;;1;X8Y21/XD1;X8Y21/XD1/F1;1"
          }
        },
        "scr.pixelCounter_DFFE_Q_3_D_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 10526 ] ,
          "attributes": {
            "ROUTING": "X8Y21/X07;X8Y21/X07/W261;1;X8Y21/D6;X8Y21/D6/X07;1;X8Y21/C2;X8Y21/C2/W261;1;X9Y21/X07;X9Y21/X07/W262;1;X9Y21/A3;X9Y21/A3/X07;1;X8Y21/S260;X8Y21/S260/W261;1;X8Y22/X03;X8Y22/X03/S261;1;X8Y22/B4;X8Y22/B4/X03;1;X11Y21/F6;;1;X11Y21/W260;X11Y21/W260/F6;1;X9Y21/W260;X9Y21/W260/W262;1;X8Y21/C1;X8Y21/C1/W261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 10524 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F6;;1;X8Y21/C3;X8Y21/C3/F6;1;X8Y21/XD3;X8Y21/XD3/C3;1"
          }
        },
        "scr.pixelCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 10521 ] ,
          "attributes": {
            "ROUTING": "X9Y21/F2;;1;X9Y21/D0;X9Y21/D0/F2;1;X9Y21/XD0;X9Y21/XD0/D0;1"
          }
        },
        "scr.pixelCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 10518 ] ,
          "attributes": {
            "ROUTING": "X9Y21/F7;;1;X9Y21/A5;X9Y21/A5/F7;1;X9Y21/XD5;X9Y21/XD5/A5;1"
          }
        },
        "scr.pixelCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 10516 ] ,
          "attributes": {
            "ROUTING": "X9Y21/F4;;1;X9Y21/XD4;X9Y21/XD4/F4;1"
          }
        },
        "textPixelData[7]": {
          "hide_name": 0,
          "bits": [ 10510 ] ,
          "attributes": {
            "ROUTING": "X10Y27/BSRAMDO7F1;;1;X11Y27/EW10;X11Y27/EW10/F1;1;X10Y27/N250;X10Y27/N250/W111;1;X10Y25/N200;X10Y25/N200/N252;1;X10Y23/X01;X10Y23/X01/N202;1;X10Y23/A1;X10Y23/A1/X01;1",
            "hdlname": "te pixelData",
            "unused_bits": "8",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:35.16-35.29"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 10504 ] ,
          "attributes": {
            "ROUTING": "X11Y23/F7;;1;X11Y23/X08;X11Y23/X08/F7;1;X11Y23/D3;X11Y23/D3/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10503 ] ,
          "attributes": {
            "ROUTING": "X11Y23/F2;;1;X11Y23/E130;X11Y23/E130/F2;1;X11Y23/C3;X11Y23/C3/E130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10502 ] ,
          "attributes": {
            "ROUTING": "X10Y23/F1;;1;X10Y23/E130;X10Y23/E130/F1;1;X11Y23/B3;X11Y23/B3/E131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[0]": {
          "hide_name": 0,
          "bits": [ 10498 ] ,
          "attributes": {
            "ROUTING": "X10Y27/F0;;1;X10Y27/W100;X10Y27/W100/F0;1;X9Y27/S800;X9Y27/S800/W101;1;X9Y22/N200;X9Y22/N200/N808;1;X9Y22/A0;X9Y22/A0/N200;1",
            "hdlname": "te pixelData",
            "unused_bits": "8",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:35.16-35.29"
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 10492 ] ,
          "attributes": {
            "ROUTING": "X11Y22/F2;;1;X11Y22/EW10;X11Y22/EW10/F2;1;X10Y22/W210;X10Y22/W210/W111;1;X9Y22/X02;X9Y22/X02/W211;1;X9Y22/D7;X9Y22/D7/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10491 ] ,
          "attributes": {
            "ROUTING": "X11Y22/F5;;1;X11Y22/W100;X11Y22/W100/F5;1;X10Y22/W240;X10Y22/W240/W101;1;X9Y22/C7;X9Y22/C7/W241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10490 ] ,
          "attributes": {
            "ROUTING": "X9Y22/F0;;1;X9Y22/X05;X9Y22/X05/F0;1;X9Y22/B7;X9Y22/B7/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[0]": {
          "hide_name": 0,
          "bits": [ 10488 ] ,
          "attributes": {
            "ROUTING": "X9Y23/Q1;;1;X9Y23/X06;X9Y23/X06/Q1;1;X9Y23/C7;X9Y23/C7/X06;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 10487 ] ,
          "attributes": {
            "ROUTING": "X9Y22/F7;;1;X9Y22/SN20;X9Y22/SN20/F7;1;X9Y23/D1;X9Y23/D1/S121;1;X9Y23/XD1;X9Y23/XD1/D1;1"
          }
        },
        "scr.dataToSend[1]": {
          "hide_name": 0,
          "bits": [ 10484 ] ,
          "attributes": {
            "ROUTING": "X9Y23/Q5;;1;X9Y23/E130;X9Y23/E130/Q5;1;X9Y23/C2;X9Y23/C2/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 10483 ] ,
          "attributes": {
            "ROUTING": "X10Y23/F6;;1;X10Y23/EW20;X10Y23/EW20/F6;1;X9Y23/D5;X9Y23/D5/W121;1;X9Y23/XD5;X9Y23/XD5/D5;1"
          }
        },
        "textPixelData[1]": {
          "hide_name": 0,
          "bits": [ 10481 ] ,
          "attributes": {
            "ROUTING": "X10Y27/F1;;1;X10Y27/S810;X10Y27/S810/F1;1;X10Y22/S210;X10Y22/S210/N818;1;X10Y22/A6;X10Y22/A6/S210;1",
            "hdlname": "te pixelData",
            "unused_bits": "8",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:35.16-35.29"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 10476 ] ,
          "attributes": {
            "ROUTING": "X10Y22/F6;;1;X10Y22/S100;X10Y22/S100/F6;1;X10Y23/E240;X10Y23/E240/S101;1;X10Y23/B6;X10Y23/B6/E240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 10474 ] ,
          "attributes": {
            "ROUTING": "X11Y23/F1;;1;X11Y23/W100;X11Y23/W100/F1;1;X10Y23/W200;X10Y23/W200/W101;1;X10Y23/A6;X10Y23/A6/W200;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT4_F_I3_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10471 ] ,
          "attributes": {
            "ROUTING": "X11Y24/F3;;1;X11Y24/EW10;X11Y24/EW10/F3;1;X10Y24/B1;X10Y24/B1/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[2]": {
          "hide_name": 0,
          "bits": [ 10469 ] ,
          "attributes": {
            "ROUTING": "X10Y27/F2;;1;X10Y27/N220;X10Y27/N220/F2;1;X10Y25/N230;X10Y25/N230/N222;1;X10Y23/A7;X10Y23/A7/N232;1",
            "hdlname": "te pixelData",
            "unused_bits": "8",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:35.16-35.29"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 10462 ] ,
          "attributes": {
            "ROUTING": "X10Y23/D5;X10Y23/D5/N131;1;X10Y24/F1;;1;X10Y24/N130;X10Y24/N130/F1;1;X10Y23/D6;X10Y23/D6/N131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 10460 ] ,
          "attributes": {
            "ROUTING": "X10Y23/F7;;1;X10Y23/W100;X10Y23/W100/F7;1;X10Y23/B5;X10Y23/B5/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 10459 ] ,
          "attributes": {
            "ROUTING": "X11Y23/F6;;1;X11Y23/W130;X11Y23/W130/F6;1;X10Y23/A5;X10Y23/A5/W131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[2]": {
          "hide_name": 0,
          "bits": [ 10457 ] ,
          "attributes": {
            "ROUTING": "X10Y23/Q5;;1;X10Y23/W250;X10Y23/W250/Q5;1;X9Y23/A7;X9Y23/A7/W251;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 10456 ] ,
          "attributes": {
            "ROUTING": "X10Y23/F5;;1;X10Y23/XD5;X10Y23/XD5/F5;1"
          }
        },
        "textPixelData[3]": {
          "hide_name": 0,
          "bits": [ 10452 ] ,
          "attributes": {
            "ROUTING": "X10Y27/F3;;1;X10Y27/N800;X10Y27/N800/F3;1;X10Y19/S130;X10Y19/S130/N808;1;X10Y20/S230;X10Y20/S230/S131;1;X10Y22/A7;X10Y22/A7/S232;1",
            "hdlname": "te pixelData",
            "unused_bits": "8",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:35.16-35.29"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 10446 ] ,
          "attributes": {
            "ROUTING": "X11Y22/F6;;1;X11Y22/W260;X11Y22/W260/F6;1;X10Y22/X07;X10Y22/X07/W261;1;X10Y22/D4;X10Y22/D4/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10445 ] ,
          "attributes": {
            "ROUTING": "X11Y22/F3;;1;X11Y22/EW20;X11Y22/EW20/F3;1;X10Y22/S220;X10Y22/S220/W121;1;X10Y22/C4;X10Y22/C4/S220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10444 ] ,
          "attributes": {
            "ROUTING": "X10Y22/F7;;1;X10Y22/W100;X10Y22/W100/F7;1;X10Y22/B4;X10Y22/B4/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[3]": {
          "hide_name": 0,
          "bits": [ 10442 ] ,
          "attributes": {
            "ROUTING": "X10Y23/Q4;;1;X10Y23/W130;X10Y23/W130/Q4;1;X9Y23/A2;X9Y23/A2/W131;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 10441 ] ,
          "attributes": {
            "ROUTING": "X10Y22/F4;;1;X10Y22/SN20;X10Y22/SN20/F4;1;X10Y23/B4;X10Y23/B4/S121;1;X10Y23/XD4;X10Y23/XD4/B4;1"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 10438 ] ,
          "attributes": {
            "ROUTING": "X11Y24/F6;;1;X11Y24/E260;X11Y24/E260/F6;1;X11Y24/D2;X11Y24/D2/E260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 10435 ] ,
          "attributes": {
            "ROUTING": "X11Y24/F2;;1;X11Y24/D7;X11Y24/D7/F2;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10434 ] ,
          "attributes": {
            "ROUTING": "X11Y24/F1;;1;X11Y24/B7;X11Y24/B7/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[4]": {
          "hide_name": 0,
          "bits": [ 10431 ] ,
          "attributes": {
            "ROUTING": "X10Y27/F4;;1;X10Y27/SN10;X10Y27/SN10/F4;1;X10Y26/N210;X10Y26/N210/N111;1;X10Y24/A6;X10Y24/A6/N212;1",
            "hdlname": "te pixelData",
            "unused_bits": "8",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:35.16-35.29"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10425 ] ,
          "attributes": {
            "ROUTING": "X11Y24/F7;;1;X11Y24/W100;X11Y24/W100/F7;1;X10Y24/C3;X10Y24/C3/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10424 ] ,
          "attributes": {
            "ROUTING": "X10Y24/F6;;1;X10Y24/X03;X10Y24/X03/F6;1;X10Y24/B3;X10Y24/B3/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[4]": {
          "hide_name": 0,
          "bits": [ 10422 ] ,
          "attributes": {
            "ROUTING": "X9Y24/Q0;;1;X9Y24/S100;X9Y24/S100/Q0;1;X9Y24/B1;X9Y24/B1/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 10421 ] ,
          "attributes": {
            "ROUTING": "X10Y24/F3;;1;X10Y24/W230;X10Y24/W230/F3;1;X9Y24/B0;X9Y24/B0/W231;1;X9Y24/XD0;X9Y24/XD0/B0;1"
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I2_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 10419 ] ,
          "attributes": {
            "ROUTING": "X12Y23/F5;;1;X12Y23/N100;X12Y23/N100/F5;1;X12Y23/C4;X12Y23/C4/N100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[5]": {
          "hide_name": 0,
          "bits": [ 10416 ] ,
          "attributes": {
            "ROUTING": "X10Y27/F5;;1;X10Y27/S830;X10Y27/S830/F5;1;X10Y22/S250;X10Y22/S250/N838;1;X10Y23/A0;X10Y23/A0/S251;1",
            "hdlname": "te pixelData",
            "unused_bits": "8",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:35.16-35.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 10409 ] ,
          "attributes": {
            "ROUTING": "X12Y23/F4;;1;X12Y23/W100;X12Y23/W100/F4;1;X12Y23/D0;X12Y23/D0/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10408 ] ,
          "attributes": {
            "ROUTING": "X12Y23/F6;;1;X12Y23/C0;X12Y23/C0/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10407 ] ,
          "attributes": {
            "ROUTING": "X10Y23/F0;;1;X10Y23/E200;X10Y23/E200/F0;1;X12Y23/X05;X12Y23/X05/E202;1;X12Y23/B0;X12Y23/B0/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[5]": {
          "hide_name": 0,
          "bits": [ 10405 ] ,
          "attributes": {
            "ROUTING": "X12Y23/Q1;;1;X12Y23/W130;X12Y23/W130/Q1;1;X11Y23/W270;X11Y23/W270/W131;1;X9Y23/X04;X9Y23/X04/W272;1;X9Y23/B3;X9Y23/B3/X04;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 10404 ] ,
          "attributes": {
            "ROUTING": "X12Y23/F0;;1;X12Y23/D1;X12Y23/D1/F0;1;X12Y23/XD1;X12Y23/XD1/D1;1"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 10401 ] ,
          "attributes": {
            "ROUTING": "X12Y23/F7;;1;X12Y23/S270;X12Y23/S270/F7;1;X12Y23/D3;X12Y23/D3/S270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT2_F_I0_LUT4_F_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 10398 ] ,
          "attributes": {
            "ROUTING": "X12Y23/F3;;1;X12Y23/W230;X12Y23/W230/F3;1;X11Y23/X06;X11Y23/X06/W231;1;X11Y23/D0;X11Y23/D0/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT2_F_I0_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 10397 ] ,
          "attributes": {
            "ROUTING": "X11Y23/X04;X11Y23/X04/F5;1;X11Y23/D7;X11Y23/D7/X04;1;X11Y23/F5;;1;X11Y23/E100;X11Y23/E100/F5;1;X11Y23/C0;X11Y23/C0/E100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.cs_DFFE_Q_CE_LUT2_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 10395 ] ,
          "attributes": {
            "ROUTING": "X11Y23/S240;X11Y23/S240/F4;1;X11Y23/B0;X11Y23/B0/S240;1;X11Y23/S130;X11Y23/S130/F4;1;X11Y24/C5;X11Y24/C5/S131;1;X11Y23/F4;;1;X11Y23/SN10;X11Y23/SN10/F4;1;X11Y24/B0;X11Y24/B0/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I1_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10392 ] ,
          "attributes": {
            "ROUTING": "X10Y22/C7;X10Y22/C7/S230;1;X9Y22/C0;X9Y22/C0/F6;1;X10Y23/X08;X10Y23/X08/S231;1;X10Y23/C7;X10Y23/C7/X08;1;X10Y23/C0;X10Y23/C0/X02;1;X10Y24/X06;X10Y24/X06/S232;1;X10Y24/C6;X10Y24/C6/X06;1;X10Y22/C6;X10Y22/C6/S230;1;X10Y23/X02;X10Y23/X02/S231;1;X10Y23/C2;X10Y23/C2/X02;1;X9Y22/F6;;1;X9Y22/E130;X9Y22/E130/F6;1;X10Y22/S230;X10Y22/S230/E131;1;X10Y23/W230;X10Y23/W230/S231;1;X10Y23/C1;X10Y23/C1/W230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[6]": {
          "hide_name": 0,
          "bits": [ 10391 ] ,
          "attributes": {
            "ROUTING": "X11Y27/F0;;1;X11Y27/N130;X11Y27/N130/F0;1;X11Y26/S830;X11Y26/S830/N131;1;X11Y23/W250;X11Y23/W250/N838;1;X10Y23/A2;X10Y23/A2/W251;1",
            "hdlname": "te pixelData",
            "unused_bits": "8",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:35.16-35.29"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 10385 ] ,
          "attributes": {
            "ROUTING": "X11Y23/F0;;1;X11Y23/S100;X11Y23/S100/F0;1;X11Y23/W210;X11Y23/W210/S100;1;X10Y23/B3;X10Y23/B3/W211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 10384 ] ,
          "attributes": {
            "ROUTING": "X10Y23/F2;;1;X10Y23/X05;X10Y23/X05/F2;1;X10Y23/A3;X10Y23/A3/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[6]": {
          "hide_name": 0,
          "bits": [ 10382 ] ,
          "attributes": {
            "ROUTING": "X10Y24/Q5;;1;X10Y24/W250;X10Y24/W250/Q5;1;X9Y24/A1;X9Y24/A1/W251;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 10381 ] ,
          "attributes": {
            "ROUTING": "X10Y23/F3;;1;X10Y23/S100;X10Y23/S100/F3;1;X10Y24/A5;X10Y24/A5/S101;1;X10Y24/XD5;X10Y24/XD5/A5;1"
          }
        },
        "scr.dataToSend[7]": {
          "hide_name": 0,
          "bits": [ 10379 ] ,
          "attributes": {
            "ROUTING": "X9Y23/Q4;;1;X9Y23/N100;X9Y23/N100/Q4;1;X9Y23/E200;X9Y23/E200/N100;1;X9Y23/A3;X9Y23/A3/E200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 10378 ] ,
          "attributes": {
            "ROUTING": "X11Y23/F3;;1;X11Y23/EW10;X11Y23/EW10/F3;1;X10Y23/W210;X10Y23/W210/W111;1;X9Y23/B4;X9Y23/B4/W211;1;X9Y23/XD4;X9Y23/XD4/B4;1"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT2_F_I0_LUT4_F_1_I2[0]": {
          "hide_name": 0,
          "bits": [ 10370 ] ,
          "attributes": {
            "ROUTING": "X8Y21/CE1;X8Y21/CE1/X08;1;X9Y21/CE0;X9Y21/CE0/X05;1;X10Y25/A4;X10Y25/A4/E251;1;X11Y23/A3;X11Y23/A3/N251;1;X10Y24/N250;X10Y24/N250/E251;1;X10Y23/X06;X10Y23/X06/N251;1;X10Y23/D2;X10Y23/D2/X06;1;X11Y25/E200;X11Y25/E200/E252;1;X12Y25/D0;X12Y25/D0/E201;1;X12Y25/XD0;X12Y25/XD0/D0;1;X9Y25/E250;X9Y25/E250/F5;1;X11Y25/A5;X11Y25/A5/E252;1;X11Y22/N200;X11Y22/N200/N252;1;X11Y20/X07;X11Y20/X07/N202;1;X11Y20/CE1;X11Y20/CE1/X07;1;X8Y21/X08;X8Y21/X08/W251;1;X8Y21/CE0;X8Y21/CE0/X08;1;X8Y22/E250;X8Y22/E250/S251;1;X9Y22/A7;X9Y22/A7/E251;1;X12Y23/A0;X12Y23/A0/N251;1;X10Y21/N260;X10Y21/N260/E261;1;X10Y20/X05;X10Y20/X05/N261;1;X10Y20/CE2;X10Y20/CE2/X05;1;X11Y24/N250;X11Y24/N250/E252;1;X11Y23/A0;X11Y23/A0/N251;1;X10Y22/W260;X10Y22/W260/S261;1;X9Y22/N260;X9Y22/N260/W261;1;X9Y21/X05;X9Y21/X05/N261;1;X9Y21/CE2;X9Y21/CE2/X05;1;X10Y24/A1;X10Y24/A1/E251;1;X11Y24/E250;X11Y24/E250/E252;1;X12Y24/N250;X12Y24/N250/E251;1;X12Y22/N250;X12Y22/N250/N252;1;X12Y21/X06;X12Y21/X06/N251;1;X12Y21/CE1;X12Y21/CE1/X06;1;X9Y25/SN10;X9Y25/SN10/F5;1;X9Y24/E250;X9Y24/E250/N111;1;X10Y24/A3;X10Y24/A3/E251;1;X9Y21/W250;X9Y21/W250/N834;1;X8Y21/S250;X8Y21/S250/W251;1;X8Y22/X06;X8Y22/X06/S251;1;X8Y22/CE0;X8Y22/CE0/X06;1;X10Y23/D7;X10Y23/D7/S262;1;X10Y22/X05;X10Y22/X05/S261;1;X10Y22/A4;X10Y22/A4/X05;1;X9Y25/F5;;1;X9Y25/N830;X9Y25/N830/F5;1;X9Y21/E260;X9Y21/E260/N834;1;X10Y21/S260;X10Y21/S260/E261;1;X10Y22/D6;X10Y22/D6/S261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.cs_DFFE_Q_CE_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 10366 ] ,
          "attributes": {
            "ROUTING": "X10Y25/E270;X10Y25/E270/F7;1;X11Y25/A6;X11Y25/A6/E271;1;X10Y25/F7;;1;X10Y25/E100;X10Y25/E100/F7;1;X11Y25/N200;X11Y25/N200/E101;1;X11Y24/X01;X11Y24/X01/N201;1;X11Y24/B5;X11Y24/B5/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.cs_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 10364 ] ,
          "attributes": {
            "ROUTING": "X11Y25/F5;;1;X11Y25/A2;X11Y25/A2/F5;1;X11Y25/XD2;X11Y25/XD2/A2;1"
          }
        },
        "scr.cs_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 10363 ] ,
          "attributes": {
            "ROUTING": "X11Y25/F6;;1;X11Y25/X07;X11Y25/X07/F6;1;X11Y25/CE1;X11Y25/CE1/X07;1"
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT4_F_I3_LUT2_F_I1_LUT4_I3_F_LUT3_I1_I2[2]": {
          "hide_name": 0,
          "bits": [ 10360 ] ,
          "attributes": {
            "ROUTING": "X1Y24/F4;;1;X1Y24/EW20;X1Y24/EW20/F4;1;X2Y24/E260;X2Y24/E260/E121;1;X3Y24/C2;X3Y24/C2/E261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT4_F_I3_LUT2_F_I1_LUT4_I3_F_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 10359 ] ,
          "attributes": {
            "ROUTING": "X3Y24/F2;;1;X3Y24/X05;X3Y24/X05/F2;1;X3Y24/C6;X3Y24/C6/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[23]": {
          "hide_name": 0,
          "bits": [ 10350 ] ,
          "attributes": {
            "ROUTING": "X3Y24/B3;X3Y24/B3/X01;1;X3Y24/B5;X3Y24/B5/X01;1;X2Y23/X01;X2Y23/X01/N201;1;X2Y23/A6;X2Y23/A6/X01;1;X3Y24/SN20;X3Y24/SN20/Q0;1;X3Y23/A5;X3Y23/A5/N121;1;X2Y23/X07;X2Y23/X07/N201;1;X2Y23/A4;X2Y23/A4/X07;1;X3Y24/W100;X3Y24/W100/Q0;1;X2Y24/N200;X2Y24/N200/W101;1;X2Y24/A0;X2Y24/A0/N200;1;X3Y24/Q0;;1;X3Y24/X01;X3Y24/X01/Q0;1;X3Y24/A7;X3Y24/A7/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_9_D[3]": {
          "hide_name": 0,
          "bits": [ 10347 ] ,
          "attributes": {
            "ROUTING": "X3Y24/X04;X3Y24/X04/F7;1;X3Y24/D4;X3Y24/D4/X04;1;X3Y24/F7;;1;X3Y24/A0;X3Y24/A0/F7;1;X3Y24/XD0;X3Y24/XD0/A0;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_9_D[1]": {
          "hide_name": 0,
          "bits": [ 10346 ] ,
          "attributes": {
            "ROUTING": "X4Y24/S260;X4Y24/S260/E261;1;X4Y25/X05;X4Y25/X05/S261;1;X4Y25/B0;X4Y25/B0/X05;1;X3Y24/X03;X3Y24/X03/F6;1;X3Y24/B4;X3Y24/B4/X03;1;X3Y24/F6;;1;X3Y24/E260;X3Y24/E260/F6;1;X5Y24/S260;X5Y24/S260/E262;1;X5Y25/D5;X5Y25/D5/S261;1;X5Y25/XD5;X5Y25/XD5/D5;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[24]": {
          "hide_name": 0,
          "bits": [ 10341 ] ,
          "attributes": {
            "ROUTING": "X3Y24/N130;X3Y24/N130/Q4;1;X3Y24/A3;X3Y24/A3/N130;1;X3Y23/W240;X3Y23/W240/N101;1;X3Y23/B3;X3Y23/B3/W240;1;X3Y24/A5;X3Y24/A5/E100;1;X3Y24/E100;X3Y24/E100/Q4;1;X3Y24/A4;X3Y24/A4/E100;1;X2Y24/C6;X2Y24/C6/W241;1;X3Y24/Q4;;1;X3Y24/W240;X3Y24/W240/Q4;1;X3Y24/N100;X3Y24/N100/Q4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 10339 ] ,
          "attributes": {
            "ROUTING": "X3Y24/F4;;1;X3Y24/XD4;X3Y24/XD4/F4;1"
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT4_F_I3_LUT2_F_I1_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 10337 ] ,
          "attributes": {
            "ROUTING": "X3Y24/EW20;X3Y24/EW20/F5;1;X2Y24/S220;X2Y24/S220/W121;1;X2Y24/C4;X2Y24/C4/S220;1;X3Y24/F5;;1;X3Y24/S250;X3Y24/S250/F5;1;X3Y24/B2;X3Y24/B2/S250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_9_D[2]": {
          "hide_name": 0,
          "bits": [ 10335 ] ,
          "attributes": {
            "ROUTING": "X2Y24/S200;X2Y24/S200/F0;1;X2Y24/A4;X2Y24/A4/S200;1;X2Y24/F0;;1;X2Y24/EW20;X2Y24/EW20/F0;1;X3Y24/C4;X3Y24/C4/E121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[25]": {
          "hide_name": 0,
          "bits": [ 10332 ] ,
          "attributes": {
            "ROUTING": "X2Y24/N240;X2Y24/N240/Q4;1;X2Y24/B4;X2Y24/B4/N240;1;X2Y24/Q4;;1;X2Y24/N130;X2Y24/N130/Q4;1;X2Y24/C7;X2Y24/C7/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 10330 ] ,
          "attributes": {
            "ROUTING": "X2Y24/F4;;1;X2Y24/XD4;X2Y24/XD4/F4;1"
          }
        },
        "scr.counter[26]": {
          "hide_name": 0,
          "bits": [ 10328 ] ,
          "attributes": {
            "ROUTING": "X2Y24/B6;X2Y24/B6/N101;1;X2Y25/Q4;;1;X2Y25/N100;X2Y25/N100/Q4;1;X2Y24/B7;X2Y24/B7/N101;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[27]": {
          "hide_name": 0,
          "bits": [ 10326 ] ,
          "attributes": {
            "ROUTING": "X2Y24/A7;X2Y24/A7/S210;1;X2Y24/Q1;;1;X2Y24/S210;X2Y24/S210/Q1;1;X2Y24/A6;X2Y24/A6/S210;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[28]": {
          "hide_name": 0,
          "bits": [ 10324 ] ,
          "attributes": {
            "ROUTING": "X4Y23/Q2;;1;X4Y23/S130;X4Y23/S130/Q2;1;X4Y23/D6;X4Y23/D6/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 10321 ] ,
          "attributes": {
            "ROUTING": "X5Y24/F0;;1;X5Y24/D4;X5Y24/D4/F0;1;X5Y24/XD4;X5Y24/XD4/D4;1"
          }
        },
        "scr.counter_DFFRE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 10318 ] ,
          "attributes": {
            "ROUTING": "X5Y24/F1;;1;X5Y24/W210;X5Y24/W210/F1;1;X4Y24/B1;X4Y24/B1/W211;1;X4Y24/XD1;X4Y24/XD1/B1;1"
          }
        },
        "scr.counter[29]": {
          "hide_name": 0,
          "bits": [ 10316 ] ,
          "attributes": {
            "ROUTING": "X4Y23/Q4;;1;X4Y23/W100;X4Y23/W100/Q4;1;X4Y23/S230;X4Y23/S230/W100;1;X4Y23/C6;X4Y23/C6/S230;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[1]": {
          "hide_name": 0,
          "bits": [ 10314 ] ,
          "attributes": {
            "ROUTING": "X5Y24/B1;X5Y24/B1/X07;1;X5Y24/X03;X5Y24/X03/Q4;1;X5Y24/A0;X5Y24/A0/X03;1;X5Y24/E130;X5Y24/E130/Q4;1;X5Y24/C3;X5Y24/C3/E130;1;X5Y24/Q4;;1;X5Y24/X07;X5Y24/X07/Q4;1;X5Y24/B7;X5Y24/B7/X07;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[2]": {
          "hide_name": 0,
          "bits": [ 10313 ] ,
          "attributes": {
            "ROUTING": "X5Y24/A1;X5Y24/A1/E111;1;X4Y24/E210;X4Y24/E210/Q1;1;X5Y24/B3;X5Y24/B3/E211;1;X4Y24/Q1;;1;X4Y24/EW10;X4Y24/EW10/Q1;1;X5Y24/A7;X5Y24/A7/E111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 10310 ] ,
          "attributes": {
            "ROUTING": "X5Y24/F5;;1;X5Y24/XD5;X5Y24/XD5/F5;1"
          }
        },
        "scr.counter_DFFRE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 10307 ] ,
          "attributes": {
            "ROUTING": "X5Y24/F2;;1;X5Y24/XD2;X5Y24/XD2/F2;1"
          }
        },
        "scr.counter_DFFRE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 10304 ] ,
          "attributes": {
            "ROUTING": "X4Y24/F5;;1;X4Y24/XD5;X4Y24/XD5/F5;1"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 10302 ] ,
          "attributes": {
            "ROUTING": "X2Y23/F1;;1;X2Y23/EW20;X2Y23/EW20/F1;1;X3Y23/C6;X3Y23/C6/E121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT4_F_I3_LUT2_F_I1_LUT4_I3_F_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 10301 ] ,
          "attributes": {
            "ROUTING": "X3Y23/S270;X3Y23/S270/F7;1;X3Y24/B6;X3Y24/B6/S271;1;X3Y23/F7;;1;X3Y23/X08;X3Y23/X08/F7;1;X3Y23/B6;X3Y23/B6/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT4_F_I3_LUT2_F_I1_LUT4_I3_F_LUT3_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 10298 ] ,
          "attributes": {
            "ROUTING": "X3Y24/N250;X3Y24/N250/E111;1;X3Y23/X06;X3Y23/X06/N251;1;X3Y23/C5;X3Y23/C5/X06;1;X3Y24/N210;X3Y24/N210/E111;1;X3Y23/A6;X3Y23/A6/N211;1;X2Y24/F7;;1;X2Y24/EW10;X2Y24/EW10/F7;1;X3Y24/A6;X3Y24/A6/E111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_29_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10293 ] ,
          "attributes": {
            "ROUTING": "X5Y24/N240;X5Y24/N240/N130;1;X5Y24/B5;X5Y24/B5/N240;1;X5Y24/N130;X5Y24/N130/F7;1;X5Y24/C6;X5Y24/C6/N130;1;X5Y24/F7;;1;X5Y24/X04;X5Y24/X04/F7;1;X5Y24/C2;X5Y24/C2/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[3]": {
          "hide_name": 0,
          "bits": [ 10292 ] ,
          "attributes": {
            "ROUTING": "X5Y24/N250;X5Y24/N250/Q5;1;X5Y24/B6;X5Y24/B6/N250;1;X5Y24/A5;X5Y24/A5/Q5;1;X5Y24/N100;X5Y24/N100/Q5;1;X5Y24/E200;X5Y24/E200/N100;1;X5Y24/A3;X5Y24/A3/E200;1;X5Y24/Q5;;1;X5Y24/S130;X5Y24/S130/Q5;1;X5Y24/B2;X5Y24/B2/S130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[4]": {
          "hide_name": 0,
          "bits": [ 10289 ] ,
          "attributes": {
            "ROUTING": "X5Y24/X01;X5Y24/X01/Q2;1;X5Y24/A6;X5Y24/A6/X01;1;X5Y24/S100;X5Y24/S100/Q2;1;X5Y24/N210;X5Y24/N210/S100;1;X5Y24/A2;X5Y24/A2/N210;1;X5Y24/Q2;;1;X5Y24/W130;X5Y24/W130/Q2;1;X4Y24/W230;X4Y24/W230/W131;1;X4Y24/C0;X4Y24/C0/W230;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10286 ] ,
          "attributes": {
            "ROUTING": "X4Y24/N240;X4Y24/N240/W101;1;X4Y24/B5;X4Y24/B5/N240;1;X4Y24/C7;X4Y24/C7/W101;1;X5Y24/F6;;1;X5Y24/W100;X5Y24/W100/F6;1;X4Y24/C4;X4Y24/C4/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[5]": {
          "hide_name": 0,
          "bits": [ 10284 ] ,
          "attributes": {
            "ROUTING": "X4Y24/B7;X4Y24/B7/X08;1;X4Y24/X08;X4Y24/X08/Q5;1;X4Y24/B4;X4Y24/B4/X08;1;X4Y24/S100;X4Y24/S100/Q5;1;X4Y24/B0;X4Y24/B0/S100;1;X4Y24/Q5;;1;X4Y24/A5;X4Y24/A5/Q5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[6]": {
          "hide_name": 0,
          "bits": [ 10280 ] ,
          "attributes": {
            "ROUTING": "X4Y24/E100;X4Y24/E100/Q4;1;X4Y24/A4;X4Y24/A4/E100;1;X4Y24/A0;X4Y24/A0/X03;1;X4Y24/Q4;;1;X4Y24/X03;X4Y24/X03/Q4;1;X4Y24/A7;X4Y24/A7/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 10278 ] ,
          "attributes": {
            "ROUTING": "X4Y24/F4;;1;X4Y24/XD4;X4Y24/XD4/F4;1"
          }
        },
        "scr.counter_DFFRE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 10275 ] ,
          "attributes": {
            "ROUTING": "X4Y24/F2;;1;X4Y24/XD2;X4Y24/XD2/F2;1"
          }
        },
        "scr.counter_DFFRE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 10272 ] ,
          "attributes": {
            "ROUTING": "X4Y23/F5;;1;X4Y23/XD5;X4Y23/XD5/F5;1"
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT4_F_I2_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 10270 ] ,
          "attributes": {
            "ROUTING": "X4Y22/X02;X4Y22/X02/N272;1;X4Y22/D6;X4Y22/D6/X02;1;X4Y24/SN10;X4Y24/SN10/F7;1;X4Y23/C5;X4Y23/C5/N111;1;X4Y24/S130;X4Y24/S130/F7;1;X4Y24/B2;X4Y24/B2/S130;1;X4Y24/F7;;1;X4Y24/N270;X4Y24/N270/F7;1;X4Y22/E270;X4Y22/E270/N272;1;X4Y22/D1;X4Y22/D1/E270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_23_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 10268 ] ,
          "attributes": {
            "ROUTING": "X4Y22/F6;;1;X4Y22/N130;X4Y22/N130/F6;1;X4Y22/A2;X4Y22/A2/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 10266 ] ,
          "attributes": {
            "ROUTING": "X4Y22/F2;;1;X4Y22/XD2;X4Y22/XD2/F2;1"
          }
        },
        "scr.counter_DFFRE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 10263 ] ,
          "attributes": {
            "ROUTING": "X4Y22/F3;;1;X4Y22/B4;X4Y22/B4/F3;1;X4Y22/XD4;X4Y22/XD4/B4;1"
          }
        },
        "scr.counter_DFFRE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 10260 ] ,
          "attributes": {
            "ROUTING": "X3Y22/F2;;1;X3Y22/XD2;X3Y22/XD2/F2;1"
          }
        },
        "scr.counter_DFFRE_Q_20_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10257 ] ,
          "attributes": {
            "ROUTING": "X4Y22/F0;;1;X4Y22/S130;X4Y22/S130/F0;1;X4Y22/N250;X4Y22/N250/S130;1;X4Y22/B7;X4Y22/B7/N250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 10255 ] ,
          "attributes": {
            "ROUTING": "X4Y22/F7;;1;X4Y22/A5;X4Y22/A5/F7;1;X4Y22/XD5;X4Y22/XD5/A5;1"
          }
        },
        "scr.counter[30]": {
          "hide_name": 0,
          "bits": [ 10253 ] ,
          "attributes": {
            "ROUTING": "X4Y23/Q1;;1;X4Y23/W130;X4Y23/W130/Q1;1;X4Y23/B6;X4Y23/B6/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT4_F_I2_LUT3_I2_F_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 10251 ] ,
          "attributes": {
            "ROUTING": "X3Y22/W220;X3Y22/W220/W121;1;X3Y22/C2;X3Y22/C2/W220;1;X4Y22/EW20;X4Y22/EW20/F1;1;X3Y22/D1;X3Y22/D1/W121;1;X4Y22/E100;X4Y22/E100/F1;1;X4Y22/C0;X4Y22/C0/E100;1;X4Y22/F1;;1;X4Y22/B3;X4Y22/B3/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[10]": {
          "hide_name": 0,
          "bits": [ 10249 ] ,
          "attributes": {
            "ROUTING": "X3Y22/B4;X3Y22/B4/W111;1;X3Y22/S270;X3Y22/S270/W131;1;X3Y22/D3;X3Y22/D3/S270;1;X4Y22/X07;X4Y22/X07/Q4;1;X4Y22/A3;X4Y22/A3/X07;1;X3Y22/W230;X3Y22/W230/W131;1;X3Y22/C1;X3Y22/C1/W230;1;X4Y22/S100;X4Y22/S100/Q4;1;X4Y22/B0;X4Y22/B0/S100;1;X4Y22/EW10;X4Y22/EW10/Q4;1;X3Y22/B2;X3Y22/B2/W111;1;X4Y22/Q4;;1;X4Y22/W130;X4Y22/W130/Q4;1;X3Y22/S230;X3Y22/S230/W131;1;X3Y22/C7;X3Y22/C7/S230;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[11]": {
          "hide_name": 0,
          "bits": [ 10246 ] ,
          "attributes": {
            "ROUTING": "X3Y22/A2;X3Y22/A2/N130;1;X3Y22/X01;X3Y22/X01/Q2;1;X3Y22/C3;X3Y22/C3/X01;1;X4Y22/X03;X4Y22/X03/E241;1;X4Y22/A0;X4Y22/A0/X03;1;X3Y22/N130;X3Y22/N130/Q2;1;X3Y22/E240;X3Y22/E240/N130;1;X3Y22/B7;X3Y22/B7/E240;1;X3Y22/E100;X3Y22/E100/Q2;1;X3Y22/A4;X3Y22/A4/E100;1;X3Y22/Q2;;1;X3Y22/S100;X3Y22/S100/Q2;1;X3Y22/B1;X3Y22/B1/S100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[12]": {
          "hide_name": 0,
          "bits": [ 10244 ] ,
          "attributes": {
            "ROUTING": "X4Y22/N100;X4Y22/N100/Q5;1;X4Y22/W200;X4Y22/W200/N100;1;X4Y22/A7;X4Y22/A7/W200;1;X3Y22/W200;X3Y22/W200/W101;1;X2Y22/D6;X2Y22/D6/W201;1;X4Y22/W100;X4Y22/W100/Q5;1;X4Y22/W230;X4Y22/W230/W100;1;X3Y22/B3;X3Y22/B3/W231;1;X3Y22/A7;X3Y22/A7/W251;1;X4Y22/Q5;;1;X4Y22/W250;X4Y22/W250/Q5;1;X3Y22/A1;X3Y22/A1/W251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 10241 ] ,
          "attributes": {
            "ROUTING": "X3Y22/W100;X3Y22/W100/F3;1;X3Y22/D0;X3Y22/D0/W100;1;X3Y22/F3;;1;X3Y22/S130;X3Y22/S130/F3;1;X3Y23/A1;X3Y23/A1/S131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[7]": {
          "hide_name": 0,
          "bits": [ 10239 ] ,
          "attributes": {
            "ROUTING": "X4Y24/N220;X4Y24/N220/Q2;1;X4Y22/C6;X4Y22/C6/N222;1;X4Y23/N240;X4Y23/N240/N101;1;X4Y22/C1;X4Y22/C1/N241;1;X4Y24/N100;X4Y24/N100/Q2;1;X4Y23/B5;X4Y23/B5/N101;1;X4Y24/A2;X4Y24/A2/N130;1;X4Y23/W830;X4Y23/W830/N131;1;X3Y23/N260;X3Y23/N260/E838;1;X3Y22/C0;X3Y22/C0/N261;1;X4Y24/Q2;;1;X4Y24/N130;X4Y24/N130/Q2;1;X4Y24/A3;X4Y24/A3/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[8]": {
          "hide_name": 0,
          "bits": [ 10237 ] ,
          "attributes": {
            "ROUTING": "X4Y22/W240;X4Y22/W240/N101;1;X3Y22/X03;X3Y22/X03/W241;1;X3Y22/B5;X3Y22/B5/X03;1;X4Y23/A5;X4Y23/A5/Q5;1;X4Y23/N100;X4Y23/N100/Q5;1;X4Y22/B6;X4Y22/B6/N101;1;X4Y23/N130;X4Y23/N130/Q5;1;X4Y22/B1;X4Y22/B1/N131;1;X4Y23/Q5;;1;X4Y23/SN20;X4Y23/SN20/Q5;1;X4Y22/W220;X4Y22/W220/N121;1;X3Y22/X05;X3Y22/X05/W221;1;X3Y22/B0;X3Y22/B0/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[9]": {
          "hide_name": 0,
          "bits": [ 10234 ] ,
          "attributes": {
            "ROUTING": "X4Y22/X01;X4Y22/X01/Q2;1;X4Y22/A1;X4Y22/A1/X01;1;X3Y22/E210;X3Y22/E210/E818;1;X3Y22/A0;X3Y22/A0/E210;1;X4Y22/E130;X4Y22/E130/Q2;1;X4Y22/A6;X4Y22/A6/E130;1;X3Y22/W210;X3Y22/W210/E818;1;X3Y22/A5;X3Y22/A5/W210;1;X4Y22/Q2;;1;X4Y22/W810;X4Y22/W810/Q2;1;X3Y22/S220;X3Y22/S220/E818;1;X3Y22/C4;X3Y22/C4/S220;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F_I1_LUT2_I1_F_LUT3_I1_F_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 10231 ] ,
          "attributes": {
            "ROUTING": "X1Y23/F4;;1;X1Y23/S240;X1Y23/S240/F4;1;X1Y24/D4;X1Y24/D4/S241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F_I1_LUT2_I1_F_LUT3_I1_I2[2]": {
          "hide_name": 0,
          "bits": [ 10229 ] ,
          "attributes": {
            "ROUTING": "X3Y22/F0;;1;X3Y22/EW20;X3Y22/EW20/F0;1;X2Y22/W220;X2Y22/W220/W121;1;X2Y22/C2;X2Y22/C2/W220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F_I1_LUT2_I1_F_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 10228 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F2;;1;X2Y22/EW20;X2Y22/EW20/F2;1;X1Y22/S220;X1Y22/S220/W121;1;X1Y23/C4;X1Y23/C4/S221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 10223 ] ,
          "attributes": {
            "ROUTING": "X1Y22/F7;;1;X1Y22/A3;X1Y22/A3/F7;1;X1Y22/XD3;X1Y22/XD3/A3;1"
          }
        },
        "scr.counter_DFFRE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 10220 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F4;;1;X2Y22/XD4;X2Y22/XD4/F4;1"
          }
        },
        "scr.counter[14]": {
          "hide_name": 0,
          "bits": [ 10218 ] ,
          "attributes": {
            "ROUTING": "X2Y22/A4;X2Y22/A4/X07;1;X2Y22/B6;X2Y22/B6/X07;1;X2Y22/B0;X2Y22/B0/X07;1;X2Y22/X07;X2Y22/X07/Q4;1;X2Y22/B1;X2Y22/B1/X07;1;X2Y22/Q4;;1;X2Y22/W130;X2Y22/W130/Q4;1;X2Y22/B7;X2Y22/B7/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[15]": {
          "hide_name": 0,
          "bits": [ 10216 ] ,
          "attributes": {
            "ROUTING": "X2Y22/A1;X2Y22/A1/N100;1;X2Y22/A6;X2Y22/A6/S210;1;X2Y22/S210;X2Y22/S210/Q1;1;X2Y22/A7;X2Y22/A7/S210;1;X2Y22/N100;X2Y22/N100/Q1;1;X2Y22/A0;X2Y22/A0/N100;1;X2Y22/Q1;;1;X2Y22/W210;X2Y22/W210/Q1;1;X2Y22/A5;X2Y22/A5/W210;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 10215 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F1;;1;X2Y22/XD1;X2Y22/XD1/F1;1"
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F_I1_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 10213 ] ,
          "attributes": {
            "ROUTING": "X1Y22/B6;X1Y22/B6/F1;1;X1Y22/E210;X1Y22/E210/F1;1;X2Y22/X06;X2Y22/X06/E211;1;X2Y22/C4;X2Y22/C4/X06;1;X1Y22/F1;;1;X1Y22/E100;X1Y22/E100/F1;1;X2Y22/D1;X2Y22/D1/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_16_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10211 ] ,
          "attributes": {
            "ROUTING": "X1Y22/F6;;1;X1Y22/C5;X1Y22/C5/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 10209 ] ,
          "attributes": {
            "ROUTING": "X1Y22/F5;;1;X1Y22/XD5;X1Y22/XD5/F5;1"
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT4_F_I3_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 10207 ] ,
          "attributes": {
            "ROUTING": "X1Y24/E260;X1Y24/E260/F6;1;X2Y24/X03;X2Y24/X03/E261;1;X2Y24/D0;X2Y24/D0/X03;1;X1Y24/F6;;1;X1Y24/EW10;X1Y24/EW10/F6;1;X2Y24/S250;X2Y24/S250/E111;1;X2Y24/B3;X2Y24/B3/S250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10205 ] ,
          "attributes": {
            "ROUTING": "X1Y22/B1;X1Y22/B1/W231;1;X1Y22/X06;X1Y22/X06/W231;1;X1Y22/D0;X1Y22/D0/X06;1;X3Y22/F1;;1;X3Y22/W130;X3Y22/W130/F1;1;X2Y22/W230;X2Y22/W230/W131;1;X1Y22/B7;X1Y22/B7/W231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F_I1_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 10204 ] ,
          "attributes": {
            "ROUTING": "X2Y22/W100;X2Y22/W100/F0;1;X1Y22/C0;X1Y22/C0/W101;1;X2Y22/EW10;X2Y22/EW10/F0;1;X1Y22/S210;X1Y22/S210/W111;1;X1Y22/A6;X1Y22/A6/S210;1;X2Y22/F0;;1;X2Y22/X01;X2Y22/X01/F0;1;X2Y22/B2;X2Y22/B2/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[13]": {
          "hide_name": 0,
          "bits": [ 10201 ] ,
          "attributes": {
            "ROUTING": "X2Y22/S230;X2Y22/S230/E131;1;X2Y22/C6;X2Y22/C6/S230;1;X2Y22/B5;X2Y22/B5/E131;1;X2Y22/E270;X2Y22/E270/E131;1;X3Y22/A6;X3Y22/A6/E271;1;X1Y22/S100;X1Y22/S100/Q3;1;X1Y22/B0;X1Y22/B0/S100;1;X1Y22/E130;X1Y22/E130/Q3;1;X1Y22/A7;X1Y22/A7/E130;1;X1Y22/EW10;X1Y22/EW10/Q3;1;X2Y22/E210;X2Y22/E210/E111;1;X3Y22/N210;X3Y22/N210/E211;1;X3Y22/A3;X3Y22/A3/N210;1;X1Y22/Q3;;1;X1Y22/X02;X1Y22/X02/Q3;1;X1Y22/A1;X1Y22/A1/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[16]": {
          "hide_name": 0,
          "bits": [ 10198 ] ,
          "attributes": {
            "ROUTING": "X1Y22/E250;X1Y22/E250/Q5;1;X2Y22/A2;X2Y22/A2/E251;1;X1Y22/SN20;X1Y22/SN20/Q5;1;X1Y23/E220;X1Y23/E220/S121;1;X1Y23/C7;X1Y23/C7/E220;1;X1Y22/W830;X1Y22/W830/Q5;1;X2Y22/S250;X2Y22/S250/E834;1;X2Y23/E250;X2Y23/E250/S251;1;X3Y23/A4;X3Y23/A4/E251;1;X1Y22/A5;X1Y22/A5/Q5;1;X1Y22/Q5;;1;X1Y22/N100;X1Y22/N100/Q5;1;X1Y22/A0;X1Y22/A0/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10193 ] ,
          "attributes": {
            "ROUTING": "X1Y23/C5;X1Y23/C5/S131;1;X1Y24/X04;X1Y24/X04/S271;1;X1Y24/D6;X1Y24/D6/X04;1;X1Y22/F0;;1;X1Y22/S130;X1Y22/S130/F0;1;X1Y23/S270;X1Y23/S270/S131;1;X1Y24/B5;X1Y24/B5/S271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[17]": {
          "hide_name": 0,
          "bits": [ 10190 ] ,
          "attributes": {
            "ROUTING": "X1Y24/E240;X1Y24/E240/S101;1;X1Y24/B6;X1Y24/B6/E240;1;X1Y23/S100;X1Y23/S100/Q5;1;X1Y24/A5;X1Y24/A5/S101;1;X1Y23/X04;X1Y23/X04/Q5;1;X1Y23/C3;X1Y23/C3/X04;1;X1Y23/W100;X1Y23/W100/Q5;1;X1Y23/B4;X1Y23/B4/W100;1;X1Y23/Q5;;1;X1Y23/A5;X1Y23/A5/Q5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 10188 ] ,
          "attributes": {
            "ROUTING": "X1Y23/F5;;1;X1Y23/XD5;X1Y23/XD5/F5;1"
          }
        },
        "scr.counter_DFFRE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 10185 ] ,
          "attributes": {
            "ROUTING": "X1Y23/F1;;1;X1Y23/XD1;X1Y23/XD1/F1;1"
          }
        },
        "scr.counter_DFFRE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 10182 ] ,
          "attributes": {
            "ROUTING": "X1Y24/F1;;1;X1Y24/XD1;X1Y24/XD1/F1;1"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I2_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 10180 ] ,
          "attributes": {
            "ROUTING": "X1Y24/X01;X1Y24/X01/F2;1;X1Y24/A0;X1Y24/A0/X01;1;X1Y24/F2;;1;X1Y24/E220;X1Y24/E220/F2;1;X1Y24/C6;X1Y24/C6/E220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10178 ] ,
          "attributes": {
            "ROUTING": "X1Y24/F0;;1;X1Y24/E130;X1Y24/E130/F0;1;X1Y24/C3;X1Y24/C3/E130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 10176 ] ,
          "attributes": {
            "ROUTING": "X1Y24/F3;;1;X1Y24/XD3;X1Y24/XD3/F3;1"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I2_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 10174 ] ,
          "attributes": {
            "ROUTING": "X1Y24/X08;X1Y24/X08/F5;1;X1Y24/D1;X1Y24/D1/X08;1;X1Y23/W260;X1Y23/W260/N121;1;X1Y23/D6;X1Y23/D6/W260;1;X1Y24/W250;X1Y24/W250/F5;1;X1Y24/B0;X1Y24/B0/W250;1;X1Y24/F5;;1;X1Y24/SN20;X1Y24/SN20/F5;1;X1Y23/C1;X1Y23/C1/N121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[18]": {
          "hide_name": 0,
          "bits": [ 10173 ] ,
          "attributes": {
            "ROUTING": "X1Y23/W210;X1Y23/W210/Q1;1;X1Y23/A4;X1Y23/A4/W210;1;X1Y24/B1;X1Y24/B1/S111;1;X1Y23/N130;X1Y23/N130/Q1;1;X1Y23/C6;X1Y23/C6/N130;1;X1Y23/S130;X1Y23/S130/Q1;1;X1Y23/B3;X1Y23/B3/S130;1;X1Y23/SN10;X1Y23/SN10/Q1;1;X1Y24/B2;X1Y24/B2/S111;1;X1Y23/N100;X1Y23/N100/Q1;1;X1Y23/A1;X1Y23/A1/N100;1;X1Y23/Q1;;1;X1Y23/W130;X1Y23/W130/Q1;1;X1Y23/B7;X1Y23/B7/W130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[19]": {
          "hide_name": 0,
          "bits": [ 10171 ] ,
          "attributes": {
            "ROUTING": "X1Y23/B6;X1Y23/B6/N101;1;X1Y24/N100;X1Y24/N100/Q1;1;X1Y24/C4;X1Y24/C4/N100;1;X1Y24/A2;X1Y24/A2/N210;1;X1Y24/N210;X1Y24/N210/Q1;1;X1Y23/A7;X1Y23/A7/N211;1;X1Y24/E210;X1Y24/E210/Q1;1;X1Y24/A1;X1Y24/A1/E210;1;X1Y24/Q1;;1;X1Y24/SN10;X1Y24/SN10/Q1;1;X1Y23/A3;X1Y23/A3/N111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[20]": {
          "hide_name": 0,
          "bits": [ 10165 ] ,
          "attributes": {
            "ROUTING": "X2Y23/X06;X2Y23/X06/E231;1;X2Y23/C7;X2Y23/C7/X06;1;X2Y23/B6;X2Y23/B6/E231;1;X1Y24/X06;X1Y24/X06/Q3;1;X1Y24/A6;X1Y24/A6/X06;1;X1Y24/W100;X1Y24/W100/Q3;1;X1Y24/B4;X1Y24/B4/W100;1;X3Y23/B2;X3Y23/B2/E232;1;X1Y24/A3;X1Y24/A3/N130;1;X1Y24/N230;X1Y24/N230/Q3;1;X1Y23/A6;X1Y23/A6/N231;1;X1Y24/Q3;;1;X1Y24/N130;X1Y24/N130/Q3;1;X1Y23/E230;X1Y23/E230/N131;1;X3Y23/B0;X3Y23/B0/E232;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_11_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10162 ] ,
          "attributes": {
            "ROUTING": "X1Y23/F6;;1;X1Y23/E260;X1Y23/E260/F6;1;X2Y23/C5;X2Y23/C5/E261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[21]": {
          "hide_name": 0,
          "bits": [ 10155 ] ,
          "attributes": {
            "ROUTING": "X3Y23/A2;X3Y23/A2/E111;1;X2Y24/W230;X2Y24/W230/S131;1;X2Y24/C0;X2Y24/C0/W230;1;X2Y23/S130;X2Y23/S130/Q5;1;X2Y24/A3;X2Y24/A3/S131;1;X3Y23/A0;X3Y23/A0/E111;1;X2Y23/W130;X2Y23/W130/Q5;1;X2Y23/B7;X2Y23/B7/W130;1;X2Y23/EW10;X2Y23/EW10/Q5;1;X1Y23/S210;X1Y23/S210/W111;1;X1Y24/A4;X1Y24/A4/S211;1;X2Y23/Q5;;1;X2Y23/A5;X2Y23/A5/Q5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 10153 ] ,
          "attributes": {
            "ROUTING": "X2Y23/F5;;1;X2Y23/XD5;X2Y23/XD5/F5;1"
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 10151 ] ,
          "attributes": {
            "ROUTING": "X3Y24/N270;X3Y24/N270/E131;1;X3Y24/D7;X3Y24/D7/N270;1;X2Y24/F3;;1;X2Y24/E130;X2Y24/E130/F3;1;X2Y24/C2;X2Y24/C2/E130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[22]": {
          "hide_name": 0,
          "bits": [ 10144 ] ,
          "attributes": {
            "ROUTING": "X2Y24/SN20;X2Y24/SN20/Q2;1;X2Y23/A7;X2Y23/A7/N121;1;X2Y24/W100;X2Y24/W100/Q2;1;X2Y24/E230;X2Y24/E230/W100;1;X3Y24/X02;X3Y24/X02/E231;1;X3Y24/C3;X3Y24/C3/X02;1;X3Y24/B7;X3Y24/B7/E240;1;X2Y24/E100;X2Y24/E100/Q2;1;X3Y24/E200;X3Y24/E200/E101;1;X3Y24/A2;X3Y24/A2/E200;1;X2Y24/X05;X2Y24/X05/Q2;1;X2Y24/B0;X2Y24/B0/X05;1;X2Y24/A2;X2Y24/A2/X05;1;X3Y24/E240;X3Y24/E240/E101;1;X2Y24/Q2;;1;X2Y24/SN10;X2Y24/SN10/Q2;1;X2Y23/E210;X2Y23/E210/N111;1;X3Y23/B5;X3Y23/B5/E211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 10142 ] ,
          "attributes": {
            "ROUTING": "X2Y24/F2;;1;X2Y24/XD2;X2Y24/XD2/F2;1"
          }
        },
        "scr.counter[31]": {
          "hide_name": 0,
          "bits": [ 10140 ] ,
          "attributes": {
            "ROUTING": "X4Y23/Q3;;1;X4Y23/X06;X4Y23/X06/Q3;1;X4Y23/A6;X4Y23/A6/X06;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[32]": {
          "hide_name": 0,
          "bits": [ 10137 ] ,
          "attributes": {
            "ROUTING": "X3Y23/X05;X3Y23/X05/E221;1;X3Y23/A3;X3Y23/A3/X05;1;X2Y23/Q2;;1;X2Y23/E220;X2Y23/E220/Q2;1;X3Y23/X01;X3Y23/X01/E221;1;X3Y23/A7;X3Y23/A7/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.sdin_DFFE_Q_CE[3]": {
          "hide_name": 0,
          "bits": [ 10134 ] ,
          "attributes": {
            "ROUTING": "X7Y25/W200;X7Y25/W200/F0;1;X5Y25/D2;X5Y25/D2/W202;1;X7Y25/F0;;1;X7Y25/X05;X7Y25/X05/F0;1;X7Y25/CE0;X7Y25/CE0/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_11_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10125 ] ,
          "attributes": {
            "ROUTING": "X5Y25/S810;X5Y25/S810/S212;1;X5Y24/S220;X5Y24/S220/N818;1;X5Y24/C5;X5Y24/C5/S220;1;X5Y24/E230;X5Y24/E230/E222;1;X7Y24/E230;X7Y24/E230/E232;1;X8Y24/B6;X8Y24/B6/E231;1;X5Y24/X02;X5Y24/X02/S211;1;X5Y24/C0;X5Y24/C0/X02;1;X3Y22/W240;X3Y22/W240/N101;1;X1Y22/X03;X1Y22/X03/W242;1;X1Y22/B5;X1Y22/B5/X03;1;X3Y23/N100;X3Y23/N100/F6;1;X3Y23/E200;X3Y23/E200/N100;1;X4Y23/D5;X4Y23/D5/E201;1;X4Y24/X06;X4Y24/X06/S251;1;X4Y24/C5;X4Y24/C5/X06;1;X4Y22/C3;X4Y22/C3/E261;1;X3Y22/W260;X3Y22/W260/N121;1;X2Y22/C1;X2Y22/C1/W261;1;X5Y25/B0;X5Y25/B0/S212;1;X3Y24/E230;X3Y24/E230/S131;1;X4Y24/X02;X4Y24/X02/E231;1;X4Y24/C2;X4Y24/C2/X02;1;X1Y24/B3;X1Y24/B3/W232;1;X5Y24/D2;X5Y24/D2/E222;1;X1Y24/X02;X1Y24/X02/W232;1;X1Y24/C1;X1Y24/C1/X02;1;X3Y23/SN20;X3Y23/SN20/F6;1;X3Y22/E260;X3Y22/E260/N121;1;X3Y22/D2;X3Y22/D2/E260;1;X3Y24/W230;X3Y24/W230/S131;1;X2Y23/N250;X2Y23/N250/W111;1;X2Y22/B4;X2Y22/B4/N251;1;X3Y24/E220;X3Y24/E220/S121;1;X2Y24/B2;X2Y24/B2/W231;1;X5Y24/D1;X5Y24/D1/E222;1;X3Y23/S130;X3Y23/S130/F6;1;X3Y24/C7;X3Y24/C7/S131;1;X4Y22/X04;X4Y22/X04/N251;1;X4Y22/B2;X4Y22/B2/X04;1;X2Y23/S210;X2Y23/S210/W111;1;X2Y24/X02;X2Y24/X02/S211;1;X2Y24/D4;X2Y24/D4/X02;1;X1Y23/B5;X1Y23/B5/W211;1;X2Y23/W210;X2Y23/W210/W111;1;X1Y23/B1;X1Y23/B1/W211;1;X4Y23/N250;X4Y23/N250/E111;1;X4Y22/X06;X4Y22/X06/N251;1;X4Y22/C7;X4Y22/C7/X06;1;X2Y23/W810;X2Y23/W810/W111;1;X1Y23/N220;X1Y23/N220/E814;1;X1Y22/C7;X1Y22/C7/N221;1;X4Y23/S250;X4Y23/S250/E111;1;X4Y24/X04;X4Y24/X04/S251;1;X4Y24/D4;X4Y24/D4/X04;1;X4Y23/E210;X4Y23/E210/E111;1;X5Y23/S210;X5Y23/S210/E211;1;X5Y25/X02;X5Y25/X02/S212;1;X5Y25/C2;X5Y25/C2/X02;1;X3Y23/F6;;1;X3Y23/EW10;X3Y23/EW10/F6;1;X2Y23/B5;X2Y23/B5/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[0]": {
          "hide_name": 0,
          "bits": [ 10122 ] ,
          "attributes": {
            "ROUTING": "X5Y25/N220;X5Y25/N220/Q2;1;X5Y24/D3;X5Y24/D3/N221;1;X5Y25/N130;X5Y25/N130/Q2;1;X5Y25/A2;X5Y25/A2/N130;1;X5Y24/E220;X5Y24/E220/N121;1;X5Y24/C7;X5Y24/C7/E220;1;X5Y25/SN10;X5Y25/SN10/Q2;1;X5Y24/W250;X5Y24/W250/N111;1;X5Y24/B0;X5Y24/B0/W250;1;X5Y25/Q2;;1;X5Y25/SN20;X5Y25/SN20/Q2;1;X5Y24/C1;X5Y24/C1/N121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 10120 ] ,
          "attributes": {
            "ROUTING": "X5Y25/F2;;1;X5Y25/XD2;X5Y25/XD2/F2;1"
          }
        },
        "scr.state_DFFE_Q_CE_LUT3_F_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 10119 ] ,
          "attributes": {
            "ROUTING": "X3Y24/CE0;X3Y24/CE0/X08;1;X3Y24/X08;X3Y24/X08/W272;1;X3Y24/CE2;X3Y24/CE2/X08;1;X2Y23/CE1;X2Y23/CE1/X05;1;X2Y24/CE1;X2Y24/CE1/X08;1;X5Y25/CE1;X5Y25/CE1/X08;1;X2Y24/CE2;X2Y24/CE2/X08;1;X2Y25/W800;X2Y25/W800/W202;1;X1Y25/N230;X1Y25/N230/E804;1;X1Y23/N260;X1Y23/N260/N232;1;X1Y22/X05;X1Y22/X05/N261;1;X1Y22/CE2;X1Y22/CE2/X05;1;X4Y23/CE1;X4Y23/CE1/X05;1;X3Y23/N270;X3Y23/N270/W272;1;X3Y22/W270;X3Y22/W270/N271;1;X2Y22/X08;X2Y22/X08/W271;1;X2Y22/CE2;X2Y22/CE2/X08;1;X2Y22/W240;X2Y22/W240/W212;1;X1Y22/X07;X1Y22/X07/W241;1;X1Y22/CE1;X1Y22/CE1/X07;1;X4Y25/W200;X4Y25/W200/W101;1;X2Y25/X05;X2Y25/X05/W202;1;X2Y25/CE2;X2Y25/CE2/X05;1;X1Y23/CE2;X1Y23/CE2/X05;1;X5Y24/CE2;X5Y24/CE2/X06;1;X5Y24/W270;X5Y24/W270/N271;1;X3Y24/W270;X3Y24/W270/W272;1;X2Y24/X08;X2Y24/X08/W271;1;X2Y24/CE0;X2Y24/CE0/X08;1;X2Y22/CE0;X2Y22/CE0/W212;1;X5Y23/W270;X5Y23/W270/N272;1;X4Y23/X08;X4Y23/X08/W271;1;X4Y23/CE0;X4Y23/CE0/X08;1;X5Y25/N270;X5Y25/N270/F7;1;X5Y24/X06;X5Y24/X06/N271;1;X5Y24/CE1;X5Y24/CE1/X06;1;X4Y23/X05;X4Y23/X05/N202;1;X4Y23/CE2;X4Y23/CE2/X05;1;X4Y24/CE0;X4Y24/CE0/X07;1;X2Y23/W200;X2Y23/W200/W202;1;X1Y23/X05;X1Y23/X05/W201;1;X1Y23/CE0;X1Y23/CE0/X05;1;X4Y23/W200;X4Y23/W200/N202;1;X2Y23/X05;X2Y23/X05/W202;1;X2Y23/CE2;X2Y23/CE2/X05;1;X5Y25/X08;X5Y25/X08/F7;1;X4Y24/CE2;X4Y24/CE2/X07;1;X4Y22/CE1;X4Y22/CE1/N211;1;X1Y24/CE0;X1Y24/CE0/W211;1;X4Y22/W210;X4Y22/W210/N211;1;X3Y22/CE1;X3Y22/CE1/W211;1;X4Y23/N210;X4Y23/N210/N202;1;X4Y22/CE2;X4Y22/CE2/N211;1;X4Y24/W200;X4Y24/W200/N201;1;X2Y24/W210;X2Y24/W210/W202;1;X1Y24/CE1;X1Y24/CE1/W211;1;X5Y25/F7;;1;X5Y25/W100;X5Y25/W100/F7;1;X4Y25/N200;X4Y25/N200/W101;1;X4Y24/X07;X4Y24/X07/N201;1;X4Y24/CE1;X4Y24/CE1/X07;1"
          }
        },
        "scr.commandIndex_DFFSE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 10116 ] ,
          "attributes": {
            "ROUTING": "X11Y25/F7;;1;X11Y25/A1;X11Y25/A1/F7;1;X11Y25/XD1;X11Y25/XD1/A1;1"
          }
        },
        "scr.commandIndex_DFFSE_Q_2_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 10113 ] ,
          "attributes": {
            "ROUTING": "X11Y22/F7;;1;X11Y22/A1;X11Y22/A1/F7;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex_DFFSE_Q_2_D[3]": {
          "hide_name": 0,
          "bits": [ 10112 ] ,
          "attributes": {
            "ROUTING": "X11Y22/W130;X11Y22/W130/F1;1;X11Y22/D2;X11Y22/D2/W130;1;X11Y22/F1;;1;X11Y22/X02;X11Y22/X02/F1;1;X11Y22/D6;X11Y22/D6/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex_DFFSE_Q_2_D[1]": {
          "hide_name": 0,
          "bits": [ 10109 ] ,
          "attributes": {
            "ROUTING": "X11Y22/D4;X11Y22/D4/F0;1;X11Y22/XD4;X11Y22/XD4/D4;1;X11Y22/N130;X11Y22/N130/F0;1;X11Y22/N240;X11Y22/N240/N130;1;X11Y22/B5;X11Y22/B5/N240;1;X11Y22/F0;;1;X11Y22/X05;X11Y22/X05/F0;1;X11Y22/B6;X11Y22/B6/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex_DFFE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 10107 ] ,
          "attributes": {
            "ROUTING": "X12Y23/B4;X12Y23/B4/N101;1;X11Y23/X01;X11Y23/X01/W201;1;X11Y23/B5;X11Y23/B5/X01;1;X11Y23/N200;X11Y23/N200/W201;1;X11Y22/X01;X11Y22/X01/N201;1;X11Y22/B2;X11Y22/B2/X01;1;X12Y23/W200;X12Y23/W200/N101;1;X11Y23/X05;X11Y23/X05/W201;1;X11Y23/B7;X11Y23/B7/X05;1;X12Y24/EW10;X12Y24/EW10/F0;1;X11Y24/B6;X11Y24/B6/W111;1;X12Y24/N100;X12Y24/N100/F0;1;X12Y23/B7;X12Y23/B7/N101;1;X12Y24/F0;;1;X12Y24/D3;X12Y24/D3/F0;1;X12Y24/XD3;X12Y24/XD3/D3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex[7]": {
          "hide_name": 0,
          "bits": [ 10102 ] ,
          "attributes": {
            "ROUTING": "X11Y24/E100;X11Y24/E100/Q4;1;X11Y24/A5;X11Y24/A5/E100;1;X11Y24/A7;X11Y24/A7/X03;1;X11Y24/Q4;;1;X11Y24/X03;X11Y24/X03/Q4;1;X11Y24/A0;X11Y24/A0/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.commandIndex_DFFE_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 10096 ] ,
          "attributes": {
            "ROUTING": "X11Y22/C5;X11Y22/C5/X06;1;X11Y23/E230;X11Y23/E230/N131;1;X12Y23/X02;X12Y23/X02/E231;1;X12Y23/C3;X12Y23/C3/X02;1;X11Y23/N270;X11Y23/N270/N131;1;X11Y22/X06;X11Y22/X06/N271;1;X11Y22/D3;X11Y22/D3/X06;1;X11Y23/D2;X11Y23/D2/N101;1;X12Y23/D4;X12Y23/D4/E201;1;X11Y23/E200;X11Y23/E200/N101;1;X12Y23/D6;X12Y23/D6/E201;1;X10Y23/C6;X10Y23/C6/W241;1;X11Y24/N130;X11Y24/N130/F0;1;X11Y23/D5;X11Y23/D5/N131;1;X11Y23/W240;X11Y23/W240/N101;1;X10Y23/C5;X10Y23/C5/W241;1;X11Y24/D3;X11Y24/D3/F0;1;X11Y24/D6;X11Y24/D6/F0;1;X11Y24/N100;X11Y24/N100/F0;1;X11Y23/N240;X11Y23/N240/N101;1;X11Y22/C1;X11Y22/C1/N241;1;X11Y24/F0;;1;X11Y24/D4;X11Y24/D4/F0;1;X11Y24/XD4;X11Y24/XD4/D4;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex[3]": {
          "hide_name": 0,
          "bits": [ 10090 ] ,
          "attributes": {
            "ROUTING": "X11Y24/E220;X11Y24/E220/N121;1;X12Y24/N220;X12Y24/N220/E221;1;X12Y24/C0;X12Y24/C0/N220;1;X11Y22/A2;X11Y22/A2/X07;1;X11Y23/C2;X11Y23/C2/N261;1;X11Y23/D1;X11Y23/D1/N221;1;X12Y23/A7;X12Y23/A7/X03;1;X11Y22/X07;X11Y22/X07/N222;1;X11Y22/B0;X11Y22/B0/X07;1;X11Y24/C3;X11Y24/C3/N121;1;X11Y22/C3;X11Y22/C3/N262;1;X11Y23/X07;X11Y23/X07/N221;1;X11Y23/A5;X11Y23/A5/X07;1;X11Y24/N220;X11Y24/N220/N121;1;X11Y22/C7;X11Y22/C7/N222;1;X11Y24/C1;X11Y24/C1/N121;1;X11Y24/C2;X11Y24/C2/N121;1;X11Y23/D6;X11Y23/D6/N261;1;X11Y22/E260;X11Y22/E260/N262;1;X12Y22/X07;X12Y22/X07/E261;1;X12Y22/D7;X12Y22/D7/X07;1;X12Y23/X07;X12Y23/X07/E261;1;X12Y23/A4;X12Y23/A4/X07;1;X12Y23/C6;X12Y23/C6/E261;1;X11Y24/A6;X11Y24/A6/N121;1;X11Y25/S210;X11Y25/S210/Q1;1;X11Y25/A7;X11Y25/A7/S210;1;X11Y23/D4;X11Y23/D4/N261;1;X11Y23/E260;X11Y23/E260/N261;1;X12Y23/N260;X12Y23/N260/E261;1;X12Y23/D5;X12Y23/D5/N260;1;X11Y25/Q1;;1;X11Y25/SN20;X11Y25/SN20/Q1;1;X11Y24/N260;X11Y24/N260/N121;1;X12Y23/X03;X12Y23/X03/E261;1;X12Y23/B3;X12Y23/B3/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.commandIndex[4]": {
          "hide_name": 0,
          "bits": [ 10087 ] ,
          "attributes": {
            "ROUTING": "X11Y22/A0;X11Y22/A0/X03;1;X11Y23/C6;X11Y23/C6/S131;1;X11Y22/B7;X11Y22/B7/E240;1;X12Y24/B0;X12Y24/B0/W250;1;X11Y24/B2;X11Y24/B2/S211;1;X12Y23/A3;X12Y23/A3/E251;1;X11Y23/A7;X11Y23/A7/S210;1;X11Y22/E240;X11Y22/E240/Q4;1;X12Y22/C7;X12Y22/C7/E241;1;X11Y23/W230;X11Y23/W230/S131;1;X11Y23/C1;X11Y23/C1/W230;1;X12Y23/B6;X12Y23/B6/X08;1;X11Y22/S130;X11Y22/S130/Q4;1;X11Y23/C4;X11Y23/C4/S131;1;X11Y23/E250;X11Y23/E250/S111;1;X12Y23/X08;X12Y23/X08/E251;1;X12Y23/C5;X12Y23/C5/X08;1;X11Y23/B2;X11Y23/B2/S111;1;X12Y23/S250;X12Y23/S250/E251;1;X12Y24/W250;X12Y24/W250/S251;1;X11Y22/X03;X11Y22/X03/Q4;1;X11Y22/B3;X11Y22/B3/X03;1;X11Y24/B1;X11Y24/B1/S211;1;X11Y22/Q4;;1;X11Y22/SN10;X11Y22/SN10/Q4;1;X11Y23/S210;X11Y23/S210/S111;1;X11Y24/B3;X11Y24/B3/S211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.commandIndex[5]": {
          "hide_name": 0,
          "bits": [ 10084 ] ,
          "attributes": {
            "ROUTING": "X11Y22/A3;X11Y22/A3/W251;1;X12Y23/W250;X12Y23/W250/N111;1;X11Y23/A2;X11Y23/A2/W251;1;X12Y23/E250;X12Y23/E250/N111;1;X12Y23/B5;X12Y23/B5/E250;1;X11Y24/A2;X11Y24/A2/W131;1;X11Y22/A5;X11Y22/A5/W251;1;X11Y23/B4;X11Y23/B4/W211;1;X12Y24/SN20;X12Y24/SN20/Q3;1;X12Y23/A6;X12Y23/A6/N121;1;X11Y23/B6;X11Y23/B6/W211;1;X12Y24/X02;X12Y24/X02/Q3;1;X12Y24/A0;X12Y24/A0/X02;1;X11Y24/A3;X11Y24/A3/W131;1;X12Y24/W130;X12Y24/W130/Q3;1;X11Y24/A1;X11Y24/A1/W131;1;X11Y22/A7;X11Y22/A7/W251;1;X12Y22/B7;X12Y22/B7/N251;1;X12Y23/N250;X12Y23/N250/N111;1;X12Y22/W250;X12Y22/W250/N251;1;X11Y22/A6;X11Y22/A6/W251;1;X12Y24/Q3;;1;X12Y24/SN10;X12Y24/SN10/Q3;1;X12Y23/W210;X12Y23/W210/N111;1;X11Y23/B1;X11Y23/B1/W211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.commandIndex[6]": {
          "hide_name": 0,
          "bits": [ 10081 ] ,
          "attributes": {
            "ROUTING": "X12Y22/A7;X12Y22/A7/S210;1;X12Y22/S210;X12Y22/S210/Q1;1;X12Y23/A5;X12Y23/A5/S211;1;X11Y23/A4;X11Y23/A4/S211;1;X11Y22/S250;X11Y22/S250/W111;1;X11Y23/A1;X11Y23/A1/S251;1;X12Y22/Q1;;1;X12Y22/EW10;X12Y22/EW10/Q1;1;X11Y22/S210;X11Y22/S210/W111;1;X11Y23/A6;X11Y23/A6/S211;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:77.13-77.25",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.commandIndex_DFFE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 10078 ] ,
          "attributes": {
            "ROUTING": "X11Y22/S240;X11Y22/S240/W101;1;X11Y22/B1;X11Y22/B1/S240;1;X11Y24/C7;X11Y24/C7/S202;1;X11Y24/C6;X11Y24/C6/S202;1;X11Y22/C2;X11Y22/C2/W101;1;X11Y23/C5;X11Y23/C5/S201;1;X11Y22/S200;X11Y22/S200/W101;1;X11Y23/C7;X11Y23/C7/S201;1;X12Y22/A1;X12Y22/A1/F7;1;X12Y22/XD1;X12Y22/XD1/A1;1;X12Y22/S130;X12Y22/S130/F7;1;X12Y23/C7;X12Y23/C7/S131;1;X12Y22/F7;;1;X12Y22/W100;X12Y22/W100/F7;1;X11Y22/C6;X11Y22/C6/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dc_DFFSE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 10076 ] ,
          "attributes": {
            "ROUTING": "X10Y25/W100;X10Y25/W100/F0;1;X10Y25/B4;X10Y25/B4/W100;1;X12Y23/N210;X12Y23/N210/N202;1;X12Y22/CE0;X12Y22/CE0/N211;1;X12Y25/N200;X12Y25/N200/E202;1;X12Y24/X07;X12Y24/X07/N201;1;X12Y24/CE1;X12Y24/CE1/X07;1;X10Y25/E200;X10Y25/E200/F0;1;X11Y25/X05;X11Y25/X05/E201;1;X11Y25/CE0;X11Y25/CE0/X05;1;X11Y24/CE2;X11Y24/CE2/N211;1;X11Y25/E250;X11Y25/E250/E111;1;X11Y25/B5;X11Y25/B5/E250;1;X10Y25/F0;;1;X10Y25/EW10;X10Y25/EW10/F0;1;X11Y25/N210;X11Y25/N210/E111;1;X11Y23/N210;X11Y23/N210/N212;1;X11Y22/CE2;X11Y22/CE2/N211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 10073 ] ,
          "attributes": {
            "ROUTING": "X8Y24/F1;;1;X8Y24/XD1;X8Y24/XD1/F1;1"
          }
        },
        "scr.bitNumber[3]": {
          "hide_name": 0,
          "bits": [ 10070 ] ,
          "attributes": {
            "ROUTING": "X8Y24/S200;X8Y24/S200/N100;1;X8Y24/A5;X8Y24/A5/S200;1;X8Y24/Q1;;1;X8Y24/N100;X8Y24/N100/Q1;1;X8Y24/A1;X8Y24/A1/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:34.13-34.22",
            "hdlname": "scr bitNumber"
          }
        },
        "scr.state[0]": {
          "hide_name": 0,
          "bits": [ 10068 ] ,
          "attributes": {
            "ROUTING": "X9Y25/C5;X9Y25/C5/W241;1;X10Y24/S130;X10Y24/S130/Q2;1;X10Y25/C7;X10Y25/C7/S131;1;X10Y25/W240;X10Y25/W240/S101;1;X9Y25/C6;X9Y25/C6/W241;1;X9Y24/C4;X9Y24/C4/W101;1;X10Y24/S100;X10Y24/S100/Q2;1;X10Y25/C0;X10Y25/C0/S101;1;X10Y24/Q2;;1;X10Y24/W100;X10Y24/W100/Q2;1;X9Y24/C5;X9Y24/C5/W101;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:25.13-25.18",
            "hdlname": "scr state"
          }
        },
        "scr.state[1]": {
          "hide_name": 0,
          "bits": [ 10067 ] ,
          "attributes": {
            "ROUTING": "X10Y25/B7;X10Y25/B7/X05;1;X9Y24/B4;X9Y24/B4/X01;1;X9Y25/E220;X9Y25/E220/S121;1;X10Y25/X05;X10Y25/X05/E221;1;X10Y25/B0;X10Y25/B0/X05;1;X9Y24/X01;X9Y24/X01/Q2;1;X9Y24/B5;X9Y24/B5/X01;1;X9Y24/SN20;X9Y24/SN20/Q2;1;X9Y25/B6;X9Y25/B6/S121;1;X9Y24/Q2;;1;X9Y24/S220;X9Y24/S220/Q2;1;X9Y25/X01;X9Y25/X01/S221;1;X9Y25/B5;X9Y25/B5/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:25.13-25.18",
            "hdlname": "scr state"
          }
        },
        "scr.state[2]": {
          "hide_name": 0,
          "bits": [ 10066 ] ,
          "attributes": {
            "ROUTING": "X10Y25/A0;X10Y25/A0/X01;1;X10Y24/S200;X10Y24/S200/Q0;1;X10Y25/X01;X10Y25/X01/S201;1;X10Y25/A7;X10Y25/A7/X01;1;X9Y25/A6;X9Y25/A6/X06;1;X9Y24/S270;X9Y24/S270/W131;1;X9Y25/X06;X9Y25/X06/S271;1;X9Y25/A5;X9Y25/A5/X06;1;X9Y24/A5;X9Y24/A5/W131;1;X10Y24/Q0;;1;X10Y24/W130;X10Y24/W130/Q0;1;X9Y24/A4;X9Y24/A4/W131;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:25.13-25.18",
            "hdlname": "scr state"
          }
        },
        "scr.bitNumber_DFFE_Q_CE_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 10065 ] ,
          "attributes": {
            "ROUTING": "X9Y24/F4;;1;X9Y24/W130;X9Y24/W130/F4;1;X8Y24/A7;X8Y24/A7/W131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFFE_Q_CE_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 10063 ] ,
          "attributes": {
            "ROUTING": "X8Y24/D7;X8Y24/D7/E221;1;X8Y24/S220;X8Y24/S220/E221;1;X8Y25/E220;X8Y25/E220/S221;1;X9Y25/D4;X9Y25/D4/E221;1;X9Y25/XD4;X9Y25/XD4/D4;1;X8Y24/D0;X8Y24/D0/E221;1;X7Y24/E220;X7Y24/E220/E272;1;X4Y24/F3;;1;X4Y24/E130;X4Y24/E130/F3;1;X7Y24/S270;X7Y24/S270/E272;1;X7Y25/X04;X7Y25/X04/S271;1;X5Y24/E270;X5Y24/E270/E131;1;X7Y25/B0;X7Y25/B0/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFFE_Q_CE_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10061 ] ,
          "attributes": {
            "ROUTING": "X8Y24/W250;X8Y24/W250/F5;1;X8Y24/B0;X8Y24/B0/W250;1;X8Y24/F5;;1;X8Y24/N130;X8Y24/N130/F5;1;X8Y24/C7;X8Y24/C7/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFFE_Q_CE_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10059 ] ,
          "attributes": {
            "ROUTING": "X4Y25/W230;X4Y25/W230/W232;1;X2Y25/N230;X2Y25/N230/W232;1;X2Y23/N260;X2Y23/N260/N232;1;X2Y22/X05;X2Y22/X05/N261;1;X2Y22/LSR2;X2Y22/LSR2/X05;1;X5Y22/W830;X5Y22/W830/W262;1;X2Y22/W250;X2Y22/W250/E838;1;X1Y22/X08;X1Y22/X08/W251;1;X1Y22/LSR1;X1Y22/LSR1/X08;1;X2Y24/N270;X2Y24/N270/E271;1;X2Y23/E270;X2Y23/E270/N271;1;X4Y23/LSR1;X4Y23/LSR1/E272;1;X8Y25/W230;X8Y25/W230/W131;1;X6Y25/W230;X6Y25/W230/W232;1;X5Y25/B7;X5Y25/B7/W231;1;X2Y25/N270;X2Y25/N270/W271;1;X2Y24/LSR0;X2Y24/LSR0/N271;1;X8Y24/A0;X8Y24/A0/N271;1;X5Y25/W270;X5Y25/W270/W272;1;X4Y25/N270;X4Y25/N270/W271;1;X4Y24/LSR2;X4Y24/LSR2/N271;1;X2Y24/LSR2;X2Y24/LSR2/X07;1;X1Y24/E270;X1Y24/E270/W828;1;X3Y24/E270;X3Y24/E270/E272;1;X4Y24/LSR1;X4Y24/LSR1/E271;1;X2Y23/LSR1;X2Y23/LSR1/W211;1;X9Y22/W260;X9Y22/W260/N262;1;X7Y22/W260;X7Y22/W260/W262;1;X5Y22/W270;X5Y22/W270/W262;1;X4Y22/X08;X4Y22/X08/W271;1;X4Y22/LSR1;X4Y22/LSR1/X08;1;X7Y25/W270;X7Y25/W270/W262;1;X2Y24/E270;X2Y24/E270/N271;1;X3Y24/LSR2;X3Y24/LSR2/E271;1;X0Y24/E270;X0Y24/E270/E272;1;X1Y24/LSR1;X1Y24/LSR1/E271;1;X8Y23/W270;X8Y23/W270/N272;1;X6Y23/W220;X6Y23/W220/W272;1;X4Y23/W810;X4Y23/W810/W222;1;X3Y23/W210;X3Y23/W210/E818;1;X1Y23/LSR0;X1Y23/LSR0/W212;1;X5Y25/W260;X5Y25/W260/W262;1;X3Y25/W270;X3Y25/W270/W262;1;X2Y25/X08;X2Y25/X08/W271;1;X2Y25/LSR2;X2Y25/LSR2/X08;1;X8Y24/W270;X8Y24/W270/N271;1;X6Y24/W270;X6Y24/W270/W272;1;X5Y24/X08;X5Y24/X08/W271;1;X5Y24/LSR1;X5Y24/LSR1/X08;1;X9Y25/W130;X9Y25/W130/F6;1;X8Y25/N270;X8Y25/N270/W131;1;X8Y24/B7;X8Y24/B7/N271;1;X9Y24/N260;X9Y24/N260/N121;1;X9Y23/W260;X9Y23/W260/N261;1;X7Y23/W270;X7Y23/W270/W262;1;X5Y23/W220;X5Y23/W220/W272;1;X3Y23/W230;X3Y23/W230/W222;1;X1Y23/X06;X1Y23/X06/W232;1;X1Y23/LSR2;X1Y23/LSR2/X06;1;X9Y25/SN20;X9Y25/SN20/F6;1;X9Y24/A7;X9Y24/A7/N121;1;X3Y24/X07;X3Y24/X07/W262;1;X3Y24/LSR0;X3Y24/LSR0/X07;1;X1Y23/N270;X1Y23/N270/W272;1;X1Y22/LSR2;X1Y22/LSR2/N271;1;X5Y25/X03;X5Y25/X03/W262;1;X5Y25/B2;X5Y25/B2/X03;1;X5Y24/X05;X5Y24/X05/N261;1;X5Y24/LSR2;X5Y24/LSR2/X05;1;X2Y23/X08;X2Y23/X08/W271;1;X2Y23/LSR2;X2Y23/LSR2/X08;1;X3Y23/W270;X3Y23/W270/W262;1;X2Y22/LSR0;X2Y22/LSR0/N271;1;X2Y23/N270;X2Y23/N270/N272;1;X1Y24/X07;X1Y24/X07/W262;1;X1Y24/LSR0;X1Y24/LSR0/X07;1;X4Y22/W260;X4Y22/W260/N261;1;X3Y22/X07;X3Y22/X07/W261;1;X3Y22/LSR1;X3Y22/LSR1/X07;1;X4Y23/S260;X4Y23/S260/W261;1;X4Y24/X05;X4Y24/X05/S261;1;X4Y24/LSR0;X4Y24/LSR0/X05;1;X4Y23/LSR2;X4Y23/LSR2/X07;1;X9Y25/X07;X9Y25/X07/F6;1;X9Y25/CE2;X9Y25/CE2/X07;1;X7Y25/X03;X7Y25/X03/W262;1;X7Y25/A0;X7Y25/A0/X03;1;X4Y23/N260;X4Y23/N260/W261;1;X4Y22/X05;X4Y22/X05/N261;1;X4Y22/LSR2;X4Y22/LSR2/X05;1;X9Y24/W820;X9Y24/W820/N121;1;X1Y24/W270;X1Y24/W270/W828;1;X5Y23/W260;X5Y23/W260/N262;1;X4Y23/X07;X4Y23/X07/W261;1;X4Y23/LSR0;X4Y23/LSR0/X07;1;X9Y25/F6;;1;X9Y25/W260;X9Y25/W260/F6;1;X7Y25/W260;X7Y25/W260/W262;1;X5Y25/N260;X5Y25/N260/W262;1;X5Y24/W260;X5Y24/W260/N261;1;X3Y24/W260;X3Y24/W260/W262;1;X2Y24/X07;X2Y24/X07/W261;1;X2Y24/LSR1;X2Y24/LSR1/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 10055 ] ,
          "attributes": {
            "ROUTING": "X7Y24/F7;;1;X7Y24/A1;X7Y24/A1/F7;1;X7Y24/XD1;X7Y24/XD1/A1;1"
          }
        },
        "scr.dc_DFFSE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 10053 ] ,
          "attributes": {
            "ROUTING": "X7Y23/C0;X7Y23/C0/W241;1;X9Y23/CE2;X9Y23/CE2/X07;1;X10Y24/B2;X10Y24/B2/W240;1;X8Y24/C0;X8Y24/C0/W242;1;X8Y24/W240;X8Y24/W240/W242;1;X7Y24/X07;X7Y24/X07/W241;1;X7Y24/B7;X7Y24/B7/X07;1;X9Y24/B7;X9Y24/B7/X07;1;X10Y24/X05;X10Y24/X05/N241;1;X10Y24/CE2;X10Y24/CE2/X05;1;X12Y25/N270;X12Y25/N270/E271;1;X12Y23/X06;X12Y23/X06/N272;1;X12Y23/CE0;X12Y23/CE0/X06;1;X8Y24/X07;X8Y24/X07/W242;1;X8Y24/LSR0;X8Y24/LSR0/X07;1;X11Y25/E270;X11Y25/E270/E131;1;X12Y25/CE0;X12Y25/CE0/E271;1;X8Y23/W240;X8Y23/W240/W242;1;X7Y23/X07;X7Y23/X07/W241;1;X7Y23/D7;X7Y23/D7/X07;1;X10Y23/W240;X10Y23/W240/N242;1;X9Y23/X07;X9Y23/X07/W241;1;X9Y23/CE0;X9Y23/CE0/X07;1;X10Y24/W240;X10Y24/W240/N241;1;X9Y24/X07;X9Y24/X07/W241;1;X9Y24/CE0;X9Y24/CE0/X07;1;X10Y25/N240;X10Y25/N240/F4;1;X10Y23/X07;X10Y23/X07/N242;1;X10Y23/CE2;X10Y23/CE2/X07;1;X10Y25/F4;;1;X10Y25/E130;X10Y25/E130/F4;1;X11Y25/B6;X11Y25/B6/E131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber[0]": {
          "hide_name": 0,
          "bits": [ 10050 ] ,
          "attributes": {
            "ROUTING": "X8Y24/D1;X8Y24/D1/E101;1;X9Y23/W200;X9Y23/W200/N201;1;X9Y23/A6;X9Y23/A6/W200;1;X7Y23/X08;X7Y23/X08/N211;1;X7Y23/C7;X7Y23/C7/X08;1;X7Y24/N210;X7Y24/N210/Q1;1;X7Y23/B0;X7Y23/B0/N211;1;X8Y24/E200;X8Y24/E200/E101;1;X9Y24/N200;X9Y24/N200/E201;1;X9Y23/D3;X9Y23/D3/N201;1;X7Y24/E100;X7Y24/E100/Q1;1;X8Y24/D5;X8Y24/D5/E101;1;X8Y24/E270;X8Y24/E270/E131;1;X9Y24/X08;X9Y24/X08/E271;1;X9Y24/D1;X9Y24/D1/X08;1;X7Y24/Q1;;1;X7Y24/E130;X7Y24/E130/Q1;1;X7Y24/A7;X7Y24/A7/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr bitNumber"
          }
        },
        "scr.bitNumber[1]": {
          "hide_name": 0,
          "bits": [ 10047 ] ,
          "attributes": {
            "ROUTING": "X9Y23/B7;X9Y23/B7/E211;1;X7Y23/W130;X7Y23/W130/Q4;1;X7Y23/B7;X7Y23/B7/W130;1;X7Y23/X03;X7Y23/X03/Q4;1;X7Y23/A0;X7Y23/A0/X03;1;X9Y23/B2;X9Y23/B2/E211;1;X9Y23/S210;X9Y23/S210/E211;1;X9Y24/X02;X9Y24/X02/S211;1;X9Y24/C1;X9Y24/C1/X02;1;X8Y24/X02;X8Y24/X02/S211;1;X8Y24/C1;X8Y24/C1/X02;1;X8Y23/E210;X8Y23/E210/E111;1;X9Y23/X02;X9Y23/X02/E211;1;X9Y23/C3;X9Y23/C3/X02;1;X7Y23/Q4;;1;X7Y23/EW10;X7Y23/EW10/Q4;1;X8Y23/S210;X8Y23/S210/E111;1;X8Y24/X08;X8Y24/X08/S211;1;X8Y24/C5;X8Y24/C5/X08;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:34.13-34.22",
            "hdlname": "scr bitNumber"
          }
        },
        "scr.bitNumber_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 10046 ] ,
          "attributes": {
            "ROUTING": "X7Y23/F0;;1;X7Y23/D4;X7Y23/D4/F0;1;X7Y23/XD4;X7Y23/XD4/D4;1"
          }
        },
        "scr.bitNumber[2]": {
          "hide_name": 0,
          "bits": [ 10044 ] ,
          "attributes": {
            "ROUTING": "X8Y23/S270;X8Y23/S270/E131;1;X8Y24/B5;X8Y24/B5/S271;1;X8Y23/S230;X8Y23/S230/E131;1;X8Y24/B1;X8Y24/B1/S231;1;X8Y23/E270;X8Y23/E270/E131;1;X9Y23/A0;X9Y23/A0/E271;1;X7Y23/Q5;;1;X7Y23/E130;X7Y23/E130/Q5;1;X7Y23/A7;X7Y23/A7/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr bitNumber"
          }
        },
        "scr.bitNumber_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 10042 ] ,
          "attributes": {
            "ROUTING": "X7Y23/F7;;1;X7Y23/A5;X7Y23/A5/F7;1;X7Y23/XD5;X7Y23/XD5/A5;1"
          }
        },
        "scr.bitNumber_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 10041 ] ,
          "attributes": {
            "ROUTING": "X8Y24/X05;X8Y24/X05/F0;1;X8Y24/CE0;X8Y24/CE0/X05;1;X8Y24/W200;X8Y24/W200/F0;1;X7Y24/X05;X7Y24/X05/W201;1;X7Y24/CE0;X7Y24/CE0/X05;1;X8Y24/F0;;1;X8Y24/SN20;X8Y24/SN20/F0;1;X8Y23/W220;X8Y23/W220/N121;1;X7Y23/X05;X7Y23/X05/W221;1;X7Y23/CE2;X7Y23/CE2/X05;1"
          }
        },
        "progressPixelData[0]": {
          "hide_name": 0,
          "bits": [ 10035 ] ,
          "attributes": {
            "ROUTING": "X9Y22/Q2;;1;X9Y22/S100;X9Y22/S100/Q2;1;X9Y22/B0;X9Y22/B0/S100;1",
            "hdlname": "row4 outByteReg",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:180.15-180.25"
          }
        },
        "row4.outByteReg_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 10033 ] ,
          "attributes": {
            "ROUTING": "X9Y22/F2;;1;X9Y22/XD2;X9Y22/XD2/F2;1"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10031 ] ,
          "attributes": {
            "ROUTING": "X10Y22/S240;X10Y22/S240/S101;1;X10Y22/B1;X10Y22/B1/S240;1;X10Y21/S100;X10Y21/S100/F0;1;X10Y21/B1;X10Y21/B1/S100;1;X10Y21/F0;;1;X10Y21/S130;X10Y21/S130/F0;1;X10Y22/W230;X10Y22/W230/S131;1;X9Y22/B2;X9Y22/B2/W231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "progressPixelData[1]": {
          "hide_name": 0,
          "bits": [ 10027 ] ,
          "attributes": {
            "ROUTING": "X10Y21/Q3;;1;X10Y21/S230;X10Y21/S230/Q3;1;X10Y22/X08;X10Y22/X08/S231;1;X10Y22/B6;X10Y22/B6/X08;1",
            "hdlname": "row4 outByteReg",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:180.15-180.25"
          }
        },
        "row4.outByteReg_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 10025 ] ,
          "attributes": {
            "ROUTING": "X10Y21/F6;;1;X10Y21/C3;X10Y21/C3/F6;1;X10Y21/XD3;X10Y21/XD3/C3;1"
          }
        },
        "progressPixelData[2]": {
          "hide_name": 0,
          "bits": [ 10021 ] ,
          "attributes": {
            "ROUTING": "X11Y21/Q4;;1;X11Y21/W130;X11Y21/W130/Q4;1;X10Y21/S270;X10Y21/S270/W131;1;X10Y23/B7;X10Y23/B7/S272;1",
            "hdlname": "row4 outByteReg",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:180.15-180.25"
          }
        },
        "row4.outByteReg_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 10019 ] ,
          "attributes": {
            "ROUTING": "X11Y21/F7;;1;X11Y21/A4;X11Y21/A4/F7;1;X11Y21/XD4;X11Y21/XD4/A4;1"
          }
        },
        "progressPixelData[3]": {
          "hide_name": 0,
          "bits": [ 10015 ] ,
          "attributes": {
            "ROUTING": "X10Y22/Q0;;1;X10Y22/W130;X10Y22/W130/Q0;1;X10Y22/B7;X10Y22/B7/W130;1",
            "hdlname": "row4 outByteReg",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:180.15-180.25"
          }
        },
        "row4.outByteReg_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 10013 ] ,
          "attributes": {
            "ROUTING": "X10Y22/F0;;1;X10Y22/XD0;X10Y22/XD0/F0;1"
          }
        },
        "row4.outByteReg_DFF_Q_3_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10010 ] ,
          "attributes": {
            "ROUTING": "X10Y22/E250;X10Y22/E250/S111;1;X10Y22/B5;X10Y22/B5/E250;1;X10Y21/F2;;1;X10Y21/SN10;X10Y21/SN10/F2;1;X10Y22/B0;X10Y22/B0/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "progressPixelData[4]": {
          "hide_name": 0,
          "bits": [ 10007 ] ,
          "attributes": {
            "ROUTING": "X10Y22/Q3;;1;X10Y22/S130;X10Y22/S130/Q3;1;X10Y23/S270;X10Y23/S270/S131;1;X10Y24/B6;X10Y24/B6/S271;1",
            "hdlname": "row4 outByteReg",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:180.15-180.25"
          }
        },
        "row4.outByteReg_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 10005 ] ,
          "attributes": {
            "ROUTING": "X10Y22/F5;;1;X10Y22/A3;X10Y22/A3/F5;1;X10Y22/XD3;X10Y22/XD3/A3;1"
          }
        },
        "row4.outByteReg_DFF_Q_2_D_LUT2_F_I1_LUT3_F_I1_LUT4_F_I2_LUT2_F_1_I0_LUT4_F_1_I2_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10002 ] ,
          "attributes": {
            "ROUTING": "X11Y20/F4;;1;X11Y20/C1;X11Y20/C1/F4;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_2_D_LUT2_F_I1_LUT3_F_I1_LUT4_F_I2_LUT2_F_1_I0_LUT4_F_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 9999 ] ,
          "attributes": {
            "ROUTING": "X11Y20/F1;;1;X11Y20/N210;X11Y20/N210/F1;1;X11Y19/X02;X11Y19/X02/N211;1;X11Y19/D5;X11Y19/D5/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_2_D_LUT2_F_I1_LUT3_F_I1_LUT4_F_I2_LUT2_F_1_I0_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 9998 ] ,
          "attributes": {
            "ROUTING": "X11Y19/F1;;1;X11Y19/N100;X11Y19/N100/F1;1;X11Y19/C5;X11Y19/C5/N100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_2_D_LUT2_F_I1_LUT3_F_I1_LUT4_F_I2_LUT2_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 9995 ] ,
          "attributes": {
            "ROUTING": "X11Y19/F5;;1;X11Y19/E250;X11Y19/E250/F5;1;X11Y19/B4;X11Y19/B4/E250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_2_D_LUT2_F_I1_LUT3_F_I1_LUT4_F_I2_LUT2_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 9994 ] ,
          "attributes": {
            "ROUTING": "X11Y19/F3;;1;X11Y19/X06;X11Y19/X06/F3;1;X11Y19/A4;X11Y19/A4/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_2_D_LUT2_F_I1_LUT3_F_I1_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 9991 ] ,
          "attributes": {
            "ROUTING": "X11Y19/F4;;1;X11Y19/EW20;X11Y19/EW20/F4;1;X10Y19/D7;X10Y19/D7/W121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_2_D_LUT2_F_I1_LUT3_F_I1_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9990 ] ,
          "attributes": {
            "ROUTING": "X10Y19/F6;;1;X10Y19/C7;X10Y19/C7/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_2_D_LUT2_F_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9988 ] ,
          "attributes": {
            "ROUTING": "X10Y21/X06;X10Y21/X06/S272;1;X10Y21/C7;X10Y21/C7/X06;1;X10Y19/F7;;1;X10Y19/S270;X10Y19/S270/F7;1;X10Y21/X04;X10Y21/X04/S272;1;X10Y21/B0;X10Y21/B0/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_8_D_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 9986 ] ,
          "attributes": {
            "ROUTING": "X10Y20/S130;X10Y20/S130/F1;1;X10Y21/A2;X10Y21/A2/S131;1;X10Y20/F1;;1;X10Y20/S210;X10Y20/S210/F1;1;X10Y21/A7;X10Y21/A7/S211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_2_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9984 ] ,
          "attributes": {
            "ROUTING": "X11Y21/X08;X11Y21/X08/E271;1;X11Y21/B7;X11Y21/B7/X08;1;X10Y21/F7;;1;X10Y21/E270;X10Y21/E270/F7;1;X11Y21/X04;X11Y21/X04/E271;1;X11Y21/B3;X11Y21/B3/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "progressPixelData[5]": {
          "hide_name": 0,
          "bits": [ 9980 ] ,
          "attributes": {
            "ROUTING": "X11Y21/Q3;;1;X11Y21/W100;X11Y21/W100/Q3;1;X10Y21/S240;X10Y21/S240/W101;1;X10Y23/S240;X10Y23/S240/S242;1;X10Y23/B0;X10Y23/B0/S240;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "row4 outByteReg",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9978 ] ,
          "attributes": {
            "ROUTING": "X11Y21/F3;;1;X11Y21/XD3;X11Y21/XD3/F3;1"
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9976 ] ,
          "attributes": {
            "ROUTING": "X10Y21/E130;X10Y21/E130/F1;1;X10Y21/C2;X10Y21/C2/E130;1;X10Y21/B5;X10Y21/B5/F1;1;X10Y21/F1;;1;X10Y21/B6;X10Y21/B6/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelAddress[7]": {
          "hide_name": 0,
          "bits": [ 9969 ] ,
          "attributes": {
            "ROUTING": "X10Y22/A0;X10Y22/A0/S251;1;X10Y21/A6;X10Y21/A6/E111;1;X9Y21/N100;X9Y21/N100/Q0;1;X9Y21/C4;X9Y21/C4/N100;1;X11Y21/A7;X11Y21/A7/E251;1;X9Y21/W130;X9Y21/W130/Q0;1;X9Y21/B7;X9Y21/B7/W130;1;X9Y22/E270;X9Y22/E270/S131;1;X10Y22/A1;X10Y22/A1/E271;1;X9Y21/N130;X9Y21/N130/Q0;1;X9Y21/A2;X9Y21/A2/N130;1;X9Y21/S130;X9Y21/S130/Q0;1;X9Y22/A2;X9Y22/A2/S131;1;X10Y21/S250;X10Y21/S250/E111;1;X10Y23/S830;X10Y23/S830/S252;1;X10Y27/E260;X10Y27/E260/S834;1;X10Y27/BSRAMAD3C7;X11Y27/C7/E261;1;X10Y21/A5;X10Y21/A5/E111;1;X9Y21/EW10;X9Y21/EW10/Q0;1;X10Y21/E250;X10Y21/E250/E111;1;X11Y21/A3;X11Y21/A3/E251;1;X9Y21/Q0;;1;X9Y21/SN10;X9Y21/SN10/Q0;1;X9Y22/E250;X9Y22/E250/S111;1;X10Y22/A5;X10Y22/A5/E251;1",
            "hdlname": "te pixelAddress",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/text.v:5.17-5.29"
          }
        },
        "progressPixelData[6]": {
          "hide_name": 0,
          "bits": [ 9965 ] ,
          "attributes": {
            "ROUTING": "X10Y22/Q2;;1;X10Y22/E130;X10Y22/E130/Q2;1;X10Y22/S260;X10Y22/S260/E130;1;X10Y23/X03;X10Y23/X03/S261;1;X10Y23/B2;X10Y23/B2/X03;1",
            "hdlname": "row4 outByteReg",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:180.15-180.25"
          }
        },
        "row4.outByteReg_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9963 ] ,
          "attributes": {
            "ROUTING": "X10Y21/F5;;1;X10Y21/SN20;X10Y21/SN20/F5;1;X10Y22/D2;X10Y22/D2/S121;1;X10Y22/XD2;X10Y22/XD2/D2;1"
          }
        },
        "progressPixelData[7]": {
          "hide_name": 0,
          "bits": [ 9960 ] ,
          "attributes": {
            "ROUTING": "X10Y22/Q1;;1;X10Y22/SN10;X10Y22/SN10/Q1;1;X10Y23/B1;X10Y23/B1/S111;1",
            "hdlname": "row4 outByteReg",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:180.15-180.25"
          }
        },
        "row4.outByteReg_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 9958 ] ,
          "attributes": {
            "ROUTING": "X10Y22/F1;;1;X10Y22/XD1;X10Y22/XD1/F1;1"
          }
        },
        "row3.outByteReg_DFF_Q_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9952 ] ,
          "attributes": {
            "ROUTING": "X9Y20/F7;;1;X9Y20/N100;X9Y20/N100/F7;1;X9Y20/C4;X9Y20/C4/N100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_DFF_Q_6_D_LUT4_F_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9947 ] ,
          "attributes": {
            "ROUTING": "X9Y17/F3;;1;X9Y17/N230;X9Y17/N230/F3;1;X9Y15/X08;X9Y15/X08/N232;1;X9Y15/D2;X9Y15/D2/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_DFF_Q_6_D_LUT4_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9946 ] ,
          "attributes": {
            "ROUTING": "X9Y15/F4;;1;X9Y15/S130;X9Y15/S130/F4;1;X9Y15/B2;X9Y15/B2/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_DFF_Q_6_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9943 ] ,
          "attributes": {
            "ROUTING": "X9Y15/F2;;1;X9Y15/W220;X9Y15/W220/F2;1;X8Y15/D3;X8Y15/D3/W221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_DFF_Q_6_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9942 ] ,
          "attributes": {
            "ROUTING": "X8Y15/F1;;1;X8Y15/B3;X8Y15/B3/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9940 ] ,
          "attributes": {
            "ROUTING": "X8Y15/F3;;1;X8Y15/S230;X8Y15/S230/F3;1;X8Y16/A5;X8Y16/A5/S231;1;X8Y16/XD5;X8Y16/XD5/A5;1"
          }
        },
        "row3.outByteReg_DFF_Q_5_D_LUT4_F_I2_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 9936 ] ,
          "attributes": {
            "ROUTING": "X9Y16/F3;;1;X9Y16/X02;X9Y16/X02/F3;1;X9Y16/D5;X9Y16/D5/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_DFF_Q_5_D_LUT4_F_I2_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 9935 ] ,
          "attributes": {
            "ROUTING": "X9Y16/F2;;1;X9Y16/X01;X9Y16/X01/F2;1;X9Y16/B5;X9Y16/B5/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_DFF_Q_5_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 9932 ] ,
          "attributes": {
            "ROUTING": "X9Y16/F5;;1;X9Y16/SN20;X9Y16/SN20/F5;1;X9Y17/S220;X9Y17/S220/S121;1;X9Y19/X07;X9Y19/X07/S222;1;X9Y19/D7;X9Y19/D7/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_DFF_Q_5_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9931 ] ,
          "attributes": {
            "ROUTING": "X9Y19/F1;;1;X9Y19/N130;X9Y19/N130/F1;1;X9Y19/C7;X9Y19/C7/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9929 ] ,
          "attributes": {
            "ROUTING": "X9Y19/F7;;1;X9Y19/A0;X9Y19/A0/F7;1;X9Y19/XD0;X9Y19/XD0/A0;1"
          }
        },
        "row3.outByteReg_DFF_Q_4_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9925 ] ,
          "attributes": {
            "ROUTING": "X8Y16/F7;;1;X8Y16/N100;X8Y16/N100/F7;1;X8Y16/C4;X8Y16/C4/N100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_DFF_Q_4_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9924 ] ,
          "attributes": {
            "ROUTING": "X8Y15/F2;;1;X8Y15/S100;X8Y15/S100/F2;1;X8Y16/A4;X8Y16/A4/S101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9922 ] ,
          "attributes": {
            "ROUTING": "X8Y16/F4;;1;X8Y16/XD4;X8Y16/XD4/F4;1"
          }
        },
        "row3.outByteReg_DFF_Q_D_LUT3_F_I2_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 9920 ] ,
          "attributes": {
            "ROUTING": "X8Y16/F3;;1;X8Y16/E130;X8Y16/E130/F3;1;X9Y16/S230;X9Y16/S230/E131;1;X9Y16/C6;X9Y16/C6/S230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_DFF_Q_3_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9918 ] ,
          "attributes": {
            "ROUTING": "X9Y16/F6;;1;X9Y16/W260;X9Y16/W260/F6;1;X8Y16/C1;X8Y16/C1/W261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9916 ] ,
          "attributes": {
            "ROUTING": "X8Y16/F1;;1;X8Y16/XD1;X8Y16/XD1/F1;1"
          }
        },
        "row3.outByteReg_DFF_Q_2_D[0]": {
          "hide_name": 0,
          "bits": [ 9912 ] ,
          "attributes": {
            "ROUTING": "X7Y21/F2;;1;X7Y21/X05;X7Y21/X05/F2;1;X7Y21/A3;X7Y21/A3/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9910 ] ,
          "attributes": {
            "ROUTING": "X7Y21/F3;;1;X7Y21/B5;X7Y21/B5/F3;1;X7Y21/XD5;X7Y21/XD5/B5;1"
          }
        },
        "row3.outByteReg_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 9908 ] ,
          "attributes": {
            "ROUTING": "X9Y20/F4;;1;X9Y20/W240;X9Y20/W240/F4;1;X8Y20/C2;X8Y20/C2/W241;1;X8Y20/XD2;X8Y20/XD2/C2;1"
          }
        },
        "row3.higherHexChar[0]": {
          "hide_name": 0,
          "bits": [ 9903 ] ,
          "attributes": {
            "ROUTING": "X10Y17/Q0;;1;X10Y17/W130;X10Y17/W130/Q0;1;X9Y17/A3;X9Y17/A3/W131;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:141.30-141.43",
            "hdlname": "row3 higherHexChar"
          }
        },
        "row3.h2.hexChar_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9902 ] ,
          "attributes": {
            "ROUTING": "X10Y19/F0;;1;X10Y19/SN20;X10Y19/SN20/F0;1;X10Y18/N220;X10Y18/N220/N121;1;X10Y17/D0;X10Y17/D0/N221;1;X10Y17/XD0;X10Y17/XD0/D0;1"
          }
        },
        "row3.higherHexChar[1]": {
          "hide_name": 0,
          "bits": [ 9898 ] ,
          "attributes": {
            "ROUTING": "X11Y16/Q1;;1;X11Y16/W210;X11Y16/W210/Q1;1;X9Y16/B3;X9Y16/B3/W212;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:141.30-141.43",
            "hdlname": "row3 higherHexChar"
          }
        },
        "row3.h2.hexChar_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9897 ] ,
          "attributes": {
            "ROUTING": "X11Y16/F0;;1;X11Y16/D1;X11Y16/D1/F0;1;X11Y16/XD1;X11Y16/XD1/D1;1"
          }
        },
        "row3.h2.hexChar_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9894 ] ,
          "attributes": {
            "ROUTING": "X10Y16/F5;;1;X10Y16/A4;X10Y16/A4/F5;1;X10Y16/XD4;X10Y16/XD4/A4;1"
          }
        },
        "row3.h2.hexChar_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 9892 ] ,
          "attributes": {
            "ROUTING": "X10Y16/F7;;1;X10Y16/A0;X10Y16/A0/F7;1;X10Y16/XD0;X10Y16/XD0/A0;1"
          }
        },
        "row3.h2.hexChar_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 9888 ] ,
          "attributes": {
            "ROUTING": "X10Y19/F4;;1;X10Y19/XD4;X10Y19/XD4/F4;1"
          }
        },
        "row3.h2.hexChar_DFFS_Q_SET[1]": {
          "hide_name": 0,
          "bits": [ 9885 ] ,
          "attributes": {
            "ROUTING": "X10Y19/LSR1;X10Y19/LSR1/X07;1;X10Y19/C3;X10Y19/C3/W101;1;X11Y19/N130;X11Y19/N130/F7;1;X11Y19/W240;X11Y19/W240/N130;1;X10Y19/X07;X10Y19/X07/W241;1;X10Y19/LSR2;X10Y19/LSR2/X07;1;X10Y19/S240;X10Y19/S240/W101;1;X10Y19/B0;X10Y19/B0/S240;1;X11Y19/F7;;1;X11Y19/W100;X11Y19/W100/F7;1;X10Y19/C4;X10Y19/C4/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.higherHexChar[6]": {
          "hide_name": 0,
          "bits": [ 9882 ] ,
          "attributes": {
            "ROUTING": "X10Y19/Q3;;1;X10Y19/W130;X10Y19/W130/Q3;1;X9Y19/S230;X9Y19/S230/W131;1;X9Y20/A4;X9Y20/A4/S231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row3 higherHexChar"
          }
        },
        "row3.h2.hexChar_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 9881 ] ,
          "attributes": {
            "ROUTING": "X10Y19/F3;;1;X10Y19/XD3;X10Y19/XD3/F3;1"
          }
        },
        "row3.lowerHexChar[0]": {
          "hide_name": 0,
          "bits": [ 9876 ] ,
          "attributes": {
            "ROUTING": "X9Y20/Q1;;1;X9Y20/N130;X9Y20/N130/Q1;1;X9Y19/N270;X9Y19/N270/N131;1;X9Y17/X04;X9Y17/X04/N272;1;X9Y17/B3;X9Y17/B3/X04;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:141.16-141.28",
            "hdlname": "row3 lowerHexChar"
          }
        },
        "row3.h1.hexChar_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9875 ] ,
          "attributes": {
            "ROUTING": "X9Y20/F1;;1;X9Y20/XD1;X9Y20/XD1/F1;1"
          }
        },
        "row3.lowerHexChar[1]": {
          "hide_name": 0,
          "bits": [ 9871 ] ,
          "attributes": {
            "ROUTING": "X9Y19/Q3;;1;X9Y19/X02;X9Y19/X02/Q3;1;X9Y19/C1;X9Y19/C1/X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:141.16-141.28",
            "hdlname": "row3 lowerHexChar"
          }
        },
        "row3.h1.hexChar_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9870 ] ,
          "attributes": {
            "ROUTING": "X9Y19/F2;;1;X9Y19/D3;X9Y19/D3/F2;1;X9Y19/XD3;X9Y19/XD3/D3;1"
          }
        },
        "row3.lowerHexChar[2]": {
          "hide_name": 0,
          "bits": [ 9867 ] ,
          "attributes": {
            "ROUTING": "X9Y17/Q5;;1;X9Y17/EW10;X9Y17/EW10/Q5;1;X8Y17/N210;X8Y17/N210/W111;1;X8Y16/A7;X8Y16/A7/N211;1",
            "hdlname": "row3 lowerHexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:141.16-141.28",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.h1.hexChar_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9864 ] ,
          "attributes": {
            "ROUTING": "X9Y17/F5;;1;X9Y17/XD5;X9Y17/XD5/F5;1"
          }
        },
        "row3.lowerHexChar[3]": {
          "hide_name": 0,
          "bits": [ 9860 ] ,
          "attributes": {
            "ROUTING": "X9Y17/Q1;;1;X9Y17/SN20;X9Y17/SN20/Q1;1;X9Y16/A6;X9Y16/A6/N121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row3 lowerHexChar"
          }
        },
        "row3.h1.hexChar_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 9859 ] ,
          "attributes": {
            "ROUTING": "X9Y17/F1;;1;X9Y17/XD1;X9Y17/XD1/F1;1"
          }
        },
        "row3.h1.hexChar_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 9855 ] ,
          "attributes": {
            "ROUTING": "X9Y20/F6;;1;X9Y20/C5;X9Y20/C5/F6;1;X9Y20/XD5;X9Y20/XD5/C5;1"
          }
        },
        "row3.h1.hexChar_DFFS_Q_SET[1]": {
          "hide_name": 0,
          "bits": [ 9852 ] ,
          "attributes": {
            "ROUTING": "X9Y20/LSR2;X9Y20/LSR2/X06;1;X9Y20/X06;X9Y20/X06/F3;1;X9Y20/LSR1;X9Y20/LSR1/X06;1;X9Y20/F3;;1;X9Y20/B1;X9Y20/B1/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.lowerHexChar[6]": {
          "hide_name": 0,
          "bits": [ 9850 ] ,
          "attributes": {
            "ROUTING": "X9Y20/Q2;;1;X9Y20/E130;X9Y20/E130/Q2;1;X9Y20/A7;X9Y20/A7/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:141.16-141.28",
            "hdlname": "row3 lowerHexChar"
          }
        },
        "row3.h1.hexChar_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 9849 ] ,
          "attributes": {
            "ROUTING": "X9Y20/F2;;1;X9Y20/XD2;X9Y20/XD2/F2;1"
          }
        },
        "row3.higherHexChar[2]": {
          "hide_name": 0,
          "bits": [ 9846 ] ,
          "attributes": {
            "ROUTING": "X10Y16/Q4;;1;X10Y16/W130;X10Y16/W130/Q4;1;X10Y16/B6;X10Y16/B6/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:141.30-141.43",
            "hdlname": "row3 higherHexChar"
          }
        },
        "row3.outByteReg_DFF_Q_4_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9845 ] ,
          "attributes": {
            "ROUTING": "X10Y16/F6;;1;X10Y16/W100;X10Y16/W100/F6;1;X9Y16/W240;X9Y16/W240/W101;1;X8Y16/N240;X8Y16/N240/W241;1;X8Y16/B4;X8Y16/B4/N240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_DFF_Q_D_LUT3_F_I2_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9843 ] ,
          "attributes": {
            "ROUTING": "X10Y16/F1;;1;X10Y16/EW20;X10Y16/EW20/F1;1;X9Y16/D6;X9Y16/D6/W121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.decChar3[0]": {
          "hide_name": 0,
          "bits": [ 9839 ] ,
          "attributes": {
            "ROUTING": "X10Y15/Q3;;1;X10Y15/W130;X10Y15/W130/Q3;1;X9Y15/A2;X9Y15/A2/W131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row3 decChar3"
          }
        },
        "row3.decChar3[1]": {
          "hide_name": 0,
          "bits": [ 9835 ] ,
          "attributes": {
            "ROUTING": "X11Y16/Q3;;1;X11Y16/W130;X11Y16/W130/Q3;1;X10Y16/W230;X10Y16/W230/W131;1;X9Y16/X06;X9Y16/X06/W231;1;X9Y16/A5;X9Y16/A5/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row3 decChar3"
          }
        },
        "row3.decChar3[2]": {
          "hide_name": 0,
          "bits": [ 9832 ] ,
          "attributes": {
            "ROUTING": "X10Y16/Q2;;1;X10Y16/X01;X10Y16/X01/Q2;1;X10Y16/A6;X10Y16/A6/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:149.36-149.44",
            "hdlname": "row3 decChar3"
          }
        },
        "row2.outByteReg_DFF_Q_1_D_LUT2_I1_F_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 9829 ] ,
          "attributes": {
            "ROUTING": "X10Y16/Q3;;1;X10Y16/X02;X10Y16/X02/Q3;1;X10Y16/A1;X10Y16/A1/X02;1",
            "hdlname": "row3 decChar3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:149.36-149.44",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 9826 ] ,
          "attributes": {
            "ROUTING": "X8Y16/F2;;1;X8Y16/W130;X8Y16/W130/F2;1;X8Y16/B7;X8Y16/B7/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 9824 ] ,
          "attributes": {
            "ROUTING": "X8Y16/F0;;1;X8Y16/D7;X8Y16/D7/F0;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.decChar2[0]": {
          "hide_name": 0,
          "bits": [ 9819 ] ,
          "attributes": {
            "ROUTING": "X8Y14/Q4;;1;X8Y14/S130;X8Y14/S130/Q4;1;X8Y15/A3;X8Y15/A3/S131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row3 decChar2"
          }
        },
        "row3.decChar2[1]": {
          "hide_name": 0,
          "bits": [ 9816 ] ,
          "attributes": {
            "ROUTING": "X9Y16/Q0;;1;X9Y16/N130;X9Y16/N130/Q0;1;X9Y16/A3;X9Y16/A3/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:149.26-149.34",
            "hdlname": "row3 decChar2"
          }
        },
        "row3.decChar2[2]": {
          "hide_name": 0,
          "bits": [ 9812 ] ,
          "attributes": {
            "ROUTING": "X8Y14/Q5;;1;X8Y14/SN10;X8Y14/SN10/Q5;1;X8Y15/S210;X8Y15/S210/S111;1;X8Y16/B0;X8Y16/B0/S211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row3 decChar2"
          }
        },
        "row3.dec.stepCounter_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9806 ] ,
          "attributes": {
            "ROUTING": "X10Y17/F7;;1;X10Y17/A2;X10Y17/A2/F7;1;X10Y17/XD2;X10Y17/XD2/A2;1"
          }
        },
        "row3.dec.stepCounter_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9803 ] ,
          "attributes": {
            "ROUTING": "X10Y17/F4;;1;X10Y17/XD4;X10Y17/XD4/F4;1"
          }
        },
        "row3.dec.stepCounter_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9800 ] ,
          "attributes": {
            "ROUTING": "X11Y17/F3;;1;X11Y17/XD3;X11Y17/XD3/F3;1"
          }
        },
        "row3.dec.stepCounter_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 9798 ] ,
          "attributes": {
            "ROUTING": "X10Y17/LSR1;X10Y17/LSR1/X08;1;X11Y17/LSR2;X11Y17/LSR2/X08;1;X10Y17/X08;X10Y17/X08/F5;1;X10Y17/LSR2;X10Y17/LSR2/X08;1;X10Y17/F5;;1;X10Y17/E250;X10Y17/E250/F5;1;X11Y17/X08;X11Y17/X08/E251;1;X11Y17/LSR1;X11Y17/LSR1/X08;1"
          }
        },
        "row3.dec.stepCounter_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9797 ] ,
          "attributes": {
            "ROUTING": "X11Y17/F2;;1;X11Y17/D5;X11Y17/D5/F2;1;X11Y17/XD5;X11Y17/XD5/D5;1"
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F_I3_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 9795 ] ,
          "attributes": {
            "ROUTING": "X11Y17/CE1;X11Y17/CE1/X07;1;X11Y17/X07;X11Y17/X07/F6;1;X11Y17/CE2;X11Y17/CE2/X07;1;X10Y17/CE2;X10Y17/CE2/X07;1;X11Y17/F6;;1;X11Y17/W260;X11Y17/W260/F6;1;X10Y17/X07;X10Y17/X07/W261;1;X10Y17/CE1;X10Y17/CE1/X07;1"
          }
        },
        "row3.dec.stepCounter[0]": {
          "hide_name": 0,
          "bits": [ 9793 ] ,
          "attributes": {
            "ROUTING": "X11Y17/C3;X11Y17/C3/E121;1;X10Y17/B4;X10Y17/B4/X01;1;X10Y17/EW20;X10Y17/EW20/Q2;1;X11Y17/C0;X11Y17/C0/E121;1;X10Y17/Q2;;1;X10Y17/X01;X10Y17/X01/Q2;1;X10Y17/A7;X10Y17/A7/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:91.15-91.26",
            "hdlname": "row3 dec stepCounter"
          }
        },
        "row3.dec.stepCounter[1]": {
          "hide_name": 0,
          "bits": [ 9792 ] ,
          "attributes": {
            "ROUTING": "X11Y17/B0;X11Y17/B0/E131;1;X10Y17/E130;X10Y17/E130/Q4;1;X11Y17/B3;X11Y17/B3/E131;1;X10Y17/Q4;;1;X10Y17/E100;X10Y17/E100/Q4;1;X10Y17/A4;X10Y17/A4/E100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:91.15-91.26",
            "hdlname": "row3 dec stepCounter"
          }
        },
        "row3.dec.stepCounter[2]": {
          "hide_name": 0,
          "bits": [ 9791 ] ,
          "attributes": {
            "ROUTING": "X11Y17/X02;X11Y17/X02/Q3;1;X11Y17/A3;X11Y17/A3/X02;1;X11Y17/Q3;;1;X11Y17/N100;X11Y17/N100/Q3;1;X11Y17/A0;X11Y17/A0/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:91.15-91.26",
            "hdlname": "row3 dec stepCounter"
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9789 ] ,
          "attributes": {
            "ROUTING": "X11Y17/D4;X11Y17/D4/F0;1;X11Y17/D6;X11Y17/D6/F0;1;X11Y17/F0;;1;X11Y17/S130;X11Y17/S130/F0;1;X11Y17/B2;X11Y17/B2/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 9788 ] ,
          "attributes": {
            "ROUTING": "X11Y17/E100;X11Y17/E100/Q5;1;X11Y17/A4;X11Y17/A4/E100;1;X11Y17/E130;X11Y17/E130/Q5;1;X11Y17/A6;X11Y17/A6/E130;1;X11Y17/Q5;;1;X11Y17/N130;X11Y17/N130/Q5;1;X11Y17/A2;X11Y17/A2/N130;1",
            "hdlname": "row3 dec stepCounter",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:91.15-91.26",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.state_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9783 ] ,
          "attributes": {
            "ROUTING": "X11Y17/F4;;1;X11Y17/C1;X11Y17/C1/F4;1;X11Y17/XD1;X11Y17/XD1/C1;1"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 11072 ] ,
          "attributes": {
            "ROUTING": "X10Y27/B6;X10Y27/B6/E211;1;X10Y27/BSRAMAD2C6;X11Y27/C6/E242;1;X12Y25/LSR0;X12Y25/LSR0/S271;1;X10Y27/BSRAMDI20B5;X11Y27/B5/E211;1;X11Y27/D6;X11Y27/D6/W260;1;X10Y22/E210;X10Y22/E210/VSS;1;X11Y22/LSR2;X11Y22/LSR2/E211;1;X4Y23/C3;X4Y23/C3/N230;1;X4Y23/XD3;X4Y23/XD3/C3;1;X4Y23/E250;X4Y23/E250/VSS;1;X4Y23/B4;X4Y23/B4/E250;1;X4Y23/XD4;X4Y23/XD4/B4;1;X10Y27/B7;X10Y27/B7/E211;1;X11Y23/S270;X11Y23/S270/VSS;1;X11Y24/LSR2;X11Y24/LSR2/S271;1;X10Y27/BSRAMDIB3D5;X11Y27/D5/E221;1;X11Y27/N260;X11Y27/N260/VSS;1;X11Y27/D4;X11Y27/D4/N260;1;X10Y27/BSRAMDI27B1;X12Y27/B1/E212;1;X10Y27/BSRAMDIB13B5;X12Y27/B5/E212;1;X7Y28/S260;X7Y28/S260/VSS;1;X7Y28/D6;X7Y28/D6/N261;1;X10Y27/BSRAMDIA13D1;X11Y27/D1/E221;1;X10Y27/BSRAMDIB8B0;X12Y27/B0/E212;1;X10Y27/BSRAMDIA15D2;X11Y27/D2/E221;1;X11Y24/E210;X11Y24/E210/VSS;1;X12Y24/LSR1;X12Y24/LSR1/E211;1;X10Y27/LSR1;X10Y27/LSR1/E211;1;X10Y27/BSRAMDI29B3;X12Y27/B3/E212;1;X10Y27/BSRAMDIB17D7;X12Y27/D7/E222;1;X12Y27/S250;X12Y27/S250/VSS;1;X12Y27/B2;X12Y27/B2/S250;1;X10Y27/D2;X10Y27/D2/S270;1;X10Y27/D6;X10Y27/D6/N270;1;X11Y27/B7;X11Y27/B7/N250;1;X10Y28/S230;X10Y28/S230/VSS;1;X10Y28/C6;X10Y28/C6/S230;1;X10Y27/BSRAMDI17D3;X11Y27/D3/E221;1;X10Y27/D4;X10Y27/D4/N260;1;X10Y27/BSRAMDI18B4;X11Y27/B4/E211;1;X11Y27/W260;X11Y27/W260/VSS;1;X11Y27/D7;X11Y27/D7/W260;1;X10Y27/BSRAMDIA16B3;X11Y27/B3/E211;1;X10Y27/BSRAMDIA10B0;X11Y27/B0/E211;1;X2Y23/N210;X2Y23/N210/VSS;1;X2Y23/A2;X2Y23/A2/N210;1;X2Y23/XD2;X2Y23/XD2/A2;1;X12Y27/E250;X12Y27/E250/VSS;1;X12Y27/B4;X12Y27/B4/E250;1;X11Y27/N250;X11Y27/N250/VSS;1;X11Y27/B6;X11Y27/B6/N250;1;X10Y27/LSR2;X10Y27/LSR2/E211;1;X32Y28/N270;X32Y28/N270/VSS;1;X32Y28/D6;X32Y28/D6/N270;1;X10Y28/S260;X10Y28/S260/VSS;1;X10Y28/D6;X10Y28/D6/N261;1;X12Y24/S270;X12Y24/S270/VSS;1;X10Y27/S270;X10Y27/S270/VSS;1;X10Y27/D3;X10Y27/D3/S270;1;X7Y28/S230;X7Y28/S230/VSS;1;X7Y28/C6;X7Y28/C6/S230;1;X4Y23/W250;X4Y23/W250/VSS;1;X4Y23/B1;X4Y23/B1/W250;1;X4Y23/XD1;X4Y23/XD1/B1;1;X10Y27/D1;X10Y27/D1/E270;1;X10Y27/BSRAMAD0C4;X11Y27/C4/E242;1;X32Y28/S230;X32Y28/S230/VSS;1;X32Y28/C6;X32Y28/C6/S230;1;X11Y27/S250;X11Y27/S250/VSS;1;X11Y27/B2;X11Y27/B2/S250;1;X9Y27/E210;X9Y27/E210/VSS;1;X10Y27/LSR0;X10Y27/LSR0/E211;1;X9Y27/E240;X9Y27/E240/VSS;1;X2Y24/W250;X2Y24/W250/VSS;1;X2Y24/B1;X2Y24/B1/W250;1;X2Y24/XD1;X2Y24/XD1/B1;1;X10Y27/E270;X10Y27/E270/VSS;1;X10Y27/D0;X10Y27/D0/E270;1;X10Y27/E220;X10Y27/E220/VSS;1;X10Y27/BSRAMDIA11D0;X11Y27/D0/E221;1;X12Y27/W260;X12Y27/W260/VSS;1;X12Y27/D6;X12Y27/D6/W260;1;X10Y27/BSRAMBLKSELA2CE0;X12Y27/CE0/E212;1;X10Y27/BSRAMDI33B7;X12Y27/B7/E212;1;X10Y27/BSRAMADA1C5;X11Y27/C5/E242;1;X2Y25/W210;X2Y25/W210/VSS;1;X2Y25/A4;X2Y25/A4/W210;1;X2Y25/XD4;X2Y25/XD4/A4;1;X10Y27/BSRAMDIB14B6;X12Y27/B6/E212;1;X10Y26/S210;X10Y26/S210/VSS;1;X10Y27/CE2;X10Y27/CE2/S211;1;X10Y27/N260;X10Y27/N260/VSS;1;X10Y27/D5;X10Y27/D5/N260;1;X10Y25/E210;X10Y25/E210/VSS;1;X11Y25/LSR0;X11Y25/LSR0/E211;1;X10Y27/E210;X10Y27/E210/VSS;1;X10Y27/BSRAMDIA12B1;X11Y27/B1/E211;1;X4Y23/N230;X4Y23/N230/VSS;1;X4Y23/C2;X4Y23/C2/N230;1;X4Y23/XD2;X4Y23/XD2/C2;1;X10Y27/N270;X10Y27/N270/VSS;1;X10Y27/D7;X10Y27/D7/N270;1;X0Y0/VSS;;1;X8Y25/E210;X8Y25/E210/VSS;1;X9Y25/LSR2;X9Y25/LSR2/E211;1"
          }
        },
        "row3.decChar1[0]": {
          "hide_name": 0,
          "bits": [ 9692 ] ,
          "attributes": {
            "ROUTING": "X10Y15/Q2;;1;X10Y15/EW20;X10Y15/EW20/Q2;1;X9Y15/W260;X9Y15/W260/W121;1;X8Y15/X03;X8Y15/X03/W261;1;X8Y15/A1;X8Y15/A1/X03;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:149.16-149.24",
            "hdlname": "row3 decChar1"
          }
        },
        "row3.decChar1[1]": {
          "hide_name": 0,
          "bits": [ 9689 ] ,
          "attributes": {
            "ROUTING": "X9Y16/Q1;;1;X9Y16/N100;X9Y16/N100/Q1;1;X9Y16/E200;X9Y16/E200/N100;1;X9Y16/A2;X9Y16/A2/E200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:149.16-149.24",
            "hdlname": "row3 decChar1"
          }
        },
        "row3.decChar1[2]": {
          "hide_name": 0,
          "bits": [ 9686 ] ,
          "attributes": {
            "ROUTING": "X8Y15/Q4;;1;X8Y15/N130;X8Y15/N130/Q4;1;X8Y15/A2;X8Y15/A2/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:149.16-149.24",
            "hdlname": "row3 decChar1"
          }
        },
        "row2.outByteReg_DFF_Q_5_D_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 9683 ] ,
          "attributes": {
            "ROUTING": "X8Y15/Q5;;1;X8Y15/S250;X8Y15/S250/Q5;1;X8Y16/A3;X8Y16/A3/S251;1",
            "hdlname": "row3 decChar1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:149.16-149.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9681 ] ,
          "attributes": {
            "ROUTING": "X8Y14/X07;X8Y14/X07/N202;1;X8Y14/CE2;X8Y14/CE2/X07;1;X11Y16/W270;X11Y16/W270/F7;1;X9Y16/N270;X9Y16/N270/W272;1;X9Y15/X06;X9Y15/X06/N271;1;X9Y15/CE2;X9Y15/CE2/X06;1;X9Y16/X05;X9Y16/X05/W201;1;X9Y16/CE0;X9Y16/CE0/X05;1;X11Y16/W230;X11Y16/W230/W100;1;X10Y16/X06;X10Y16/X06/W231;1;X10Y16/CE1;X10Y16/CE1/X06;1;X11Y16/X08;X11Y16/X08/F7;1;X11Y16/CE1;X11Y16/CE1/X08;1;X10Y16/N200;X10Y16/N200/W101;1;X10Y15/X07;X10Y15/X07/N201;1;X10Y15/CE1;X10Y15/CE1/X07;1;X11Y16/F7;;1;X11Y16/W100;X11Y16/W100/F7;1;X10Y16/W200;X10Y16/W200/W101;1;X8Y16/N200;X8Y16/N200/W202;1;X8Y15/X07;X8Y15/X07/N201;1;X8Y15/CE2;X8Y15/CE2/X07;1"
          }
        },
        "row3.dec.digits_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9677 ] ,
          "attributes": {
            "ROUTING": "X9Y15/F3;;1;X9Y15/S230;X9Y15/S230/F3;1;X9Y15/C6;X9Y15/C6/S230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits_DFFE_Q_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9675 ] ,
          "attributes": {
            "ROUTING": "X9Y15/F6;;1;X9Y15/W100;X9Y15/W100/F6;1;X8Y15/C0;X8Y15/C0/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits_DFFE_Q_9_D_LUT4_F_I3_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9669 ] ,
          "attributes": {
            "ROUTING": "X11Y15/X07;X11Y15/X07/F6;1;X11Y15/B7;X11Y15/B7/X07;1;X11Y15/F6;;1;X11Y15/C3;X11Y15/C3/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits_DFFE_Q_9_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9667 ] ,
          "attributes": {
            "ROUTING": "X11Y15/F3;;1;X11Y15/X02;X11Y15/X02/F3;1;X11Y15/D4;X11Y15/D4/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 9665 ] ,
          "attributes": {
            "ROUTING": "X11Y15/F4;;1;X11Y15/XD4;X11Y15/XD4/F4;1"
          }
        },
        "row3.dec.digits_DFFE_Q_8_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9662 ] ,
          "attributes": {
            "ROUTING": "X10Y14/F0;;1;X10Y14/X01;X10Y14/X01/F0;1;X10Y14/C2;X10Y14/C2/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 9660 ] ,
          "attributes": {
            "ROUTING": "X10Y14/F2;;1;X10Y14/XD2;X10Y14/XD2/F2;1"
          }
        },
        "row3.dec.digits_DFFE_Q_7_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9657 ] ,
          "attributes": {
            "ROUTING": "X10Y14/F6;;1;X10Y14/C3;X10Y14/C3/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9655 ] ,
          "attributes": {
            "ROUTING": "X10Y14/F3;;1;X10Y14/B1;X10Y14/B1/F3;1;X10Y14/XD1;X10Y14/XD1/B1;1"
          }
        },
        "row3.dec.digits_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9653 ] ,
          "attributes": {
            "ROUTING": "X10Y14/N100;X10Y14/N100/F5;1;X10Y14/C4;X10Y14/C4/N100;1;X10Y14/F5;;1;X10Y14/X04;X10Y14/X04/F5;1;X10Y14/D6;X10Y14/D6/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits_DFFE_Q_6_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9649 ] ,
          "attributes": {
            "ROUTING": "X9Y14/F4;;1;X9Y14/C1;X9Y14/C1/F4;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits[4]": {
          "hide_name": 0,
          "bits": [ 9647 ] ,
          "attributes": {
            "ROUTING": "X9Y14/X02;X9Y14/X02/W211;1;X9Y14/D6;X9Y14/D6/X02;1;X8Y14/B4;X8Y14/B4/W212;1;X8Y14/XD4;X8Y14/XD4/B4;1;X10Y14/S210;X10Y14/S210/Q1;1;X10Y14/A6;X10Y14/A6/S210;1;X10Y14/W210;X10Y14/W210/Q1;1;X10Y14/A4;X10Y14/A4/W210;1;X10Y14/Q1;;1;X10Y14/W100;X10Y14/W100/Q1;1;X9Y14/N200;X9Y14/N200/W101;1;X9Y14/A1;X9Y14/A1/N200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row3 dec digits"
          }
        },
        "row3.dec.digits_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9644 ] ,
          "attributes": {
            "ROUTING": "X9Y14/F1;;1;X9Y14/XD1;X9Y14/XD1/F1;1"
          }
        },
        "row3.dec.digits_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 9638 ] ,
          "attributes": {
            "ROUTING": "X10Y14/EW20;X10Y14/EW20/F4;1;X9Y14/D4;X9Y14/D4/W121;1;X10Y14/F4;;1;X10Y14/W240;X10Y14/W240/F4;1;X9Y14/C0;X9Y14/C0/W241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits_DFFE_Q_5_D_LUT3_F_I2_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9636 ] ,
          "attributes": {
            "ROUTING": "X9Y14/E100;X9Y14/E100/F0;1;X9Y14/S220;X9Y14/S220/E100;1;X9Y14/C5;X9Y14/C5/S220;1;X9Y14/F0;;1;X9Y14/E130;X9Y14/E130/F0;1;X9Y14/C3;X9Y14/C3/E130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits_DFFE_Q_5_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9634 ] ,
          "attributes": {
            "ROUTING": "X9Y14/F3;;1;X9Y14/EW20;X9Y14/EW20/F3;1;X8Y14/W220;X8Y14/W220/W121;1;X8Y14/C2;X8Y14/C2/W220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits[5]": {
          "hide_name": 0,
          "bits": [ 9632 ] ,
          "attributes": {
            "ROUTING": "X9Y14/W130;X9Y14/W130/Q1;1;X8Y14/A2;X8Y14/A2/W131;1;X9Y14/S210;X9Y14/S210/Q1;1;X9Y16/B0;X9Y16/B0/S212;1;X9Y16/XD0;X9Y16/XD0/B0;1;X9Y14/N100;X9Y14/N100/Q1;1;X9Y14/A0;X9Y14/A0/N100;1;X9Y14/C6;X9Y14/C6/X06;1;X9Y14/Q1;;1;X9Y14/X06;X9Y14/X06/Q1;1;X9Y14/A4;X9Y14/A4/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row3 dec digits"
          }
        },
        "row3.dec.digits_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9629 ] ,
          "attributes": {
            "ROUTING": "X8Y14/F2;;1;X8Y14/D1;X8Y14/D1/F2;1;X8Y14/XD1;X8Y14/XD1/D1;1"
          }
        },
        "row3.dec.digits_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9626 ] ,
          "attributes": {
            "ROUTING": "X9Y14/B7;X9Y14/B7/X07;1;X9Y14/X07;X9Y14/X07/F6;1;X9Y14/B0;X9Y14/B0/X07;1;X9Y14/EW10;X9Y14/EW10/F6;1;X10Y14/E250;X10Y14/E250/E111;1;X10Y14/B4;X10Y14/B4/E250;1;X9Y14/E260;X9Y14/E260/F6;1;X10Y14/C6;X10Y14/C6/E261;1;X9Y14/F6;;1;X9Y14/C4;X9Y14/C4/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits_DFFE_Q_4_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9623 ] ,
          "attributes": {
            "ROUTING": "X9Y14/F7;;1;X9Y14/W100;X9Y14/W100/F7;1;X8Y14/C7;X8Y14/C7/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits[6]": {
          "hide_name": 0,
          "bits": [ 9621 ] ,
          "attributes": {
            "ROUTING": "X9Y14/B6;X9Y14/B6/E131;1;X8Y14/A7;X8Y14/A7/E130;1;X8Y14/S100;X8Y14/S100/Q1;1;X8Y14/D5;X8Y14/D5/S100;1;X8Y14/XD5;X8Y14/XD5/D5;1;X8Y14/EW10;X8Y14/EW10/Q1;1;X9Y14/A3;X9Y14/A3/E111;1;X8Y14/Q1;;1;X8Y14/E130;X8Y14/E130/Q1;1;X9Y14/B5;X9Y14/B5/E131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row3 dec digits"
          }
        },
        "row3.dec.digits_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9618 ] ,
          "attributes": {
            "ROUTING": "X8Y14/F7;;1;X8Y14/A3;X8Y14/A3/F7;1;X8Y14/XD3;X8Y14/XD3/A3;1"
          }
        },
        "row3.dec.digits_DFFE_Q_5_D_LUT3_F_I2_LUT3_F_I2_LUT3_I2_F_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9616 ] ,
          "attributes": {
            "ROUTING": "X9Y15/F7;;1;X9Y15/SN20;X9Y15/SN20/F7;1;X9Y14/C2;X9Y14/C2/N121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits[7]": {
          "hide_name": 0,
          "bits": [ 9614 ] ,
          "attributes": {
            "ROUTING": "X9Y15/C5;X9Y15/C5/S201;1;X9Y15/XD5;X9Y15/XD5/C5;1;X8Y14/E220;X8Y14/E220/E100;1;X9Y14/X01;X9Y14/X01/E221;1;X9Y14/A6;X9Y14/A6/X01;1;X9Y14/A2;X9Y14/A2/E200;1;X9Y14/E200;X9Y14/E200/E101;1;X8Y14/Q3;;1;X8Y14/E100;X8Y14/E100/Q3;1;X9Y14/S200;X9Y14/S200/E101;1;X9Y14/A5;X9Y14/A5/S200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row3 dec digits"
          }
        },
        "row3.dec.digits_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9611 ] ,
          "attributes": {
            "ROUTING": "X9Y14/F2;;1;X9Y14/XD2;X9Y14/XD2/F2;1"
          }
        },
        "row3.dec.digits_DFFE_Q_5_D_LUT3_F_I2_LUT3_F_I2_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9609 ] ,
          "attributes": {
            "ROUTING": "X9Y14/S250;X9Y14/S250/F5;1;X9Y15/X04;X9Y15/X04/S251;1;X9Y15/C0;X9Y15/C0/X04;1;X9Y14/N130;X9Y14/N130/F5;1;X9Y14/C7;X9Y14/C7/N130;1;X9Y14/F5;;1;X9Y14/SN10;X9Y14/SN10/F5;1;X9Y15/D7;X9Y15/D7/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits_DFFE_Q_D_LUT3_F_I2_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 9606 ] ,
          "attributes": {
            "ROUTING": "X9Y15/N210;X9Y15/N210/W111;1;X9Y14/B3;X9Y14/B3/N211;1;X10Y15/SN10;X10Y15/SN10/F6;1;X10Y14/N250;X10Y14/N250/N111;1;X10Y14/B6;X10Y14/B6/N250;1;X10Y14/B0;X10Y14/B0/N131;1;X9Y15/B7;X9Y15/B7/W111;1;X10Y15/E260;X10Y15/E260/F6;1;X11Y15/X03;X11Y15/X03/E261;1;X11Y15/D3;X11Y15/D3/X03;1;X10Y15/X03;X10Y15/X03/F6;1;X10Y15/B4;X10Y15/B4/X03;1;X9Y14/X08;X9Y14/X08/W271;1;X9Y14/B4;X9Y14/B4/X08;1;X10Y15/EW10;X10Y15/EW10/F6;1;X9Y15/B6;X9Y15/B6/W111;1;X10Y15/F6;;1;X10Y15/N130;X10Y15/N130/F6;1;X10Y14/W270;X10Y14/W270/N131;1;X9Y14/A7;X9Y14/A7/W271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits_DFFE_Q_2_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9603 ] ,
          "attributes": {
            "ROUTING": "X10Y15/F4;;1;X10Y15/C5;X10Y15/C5/F4;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits[8]": {
          "hide_name": 0,
          "bits": [ 9601 ] ,
          "attributes": {
            "ROUTING": "X9Y14/S100;X9Y14/S100/Q2;1;X9Y15/A7;X9Y15/A7/S101;1;X9Y15/A0;X9Y15/A0/S131;1;X10Y15/X05;X10Y15/X05/E221;1;X10Y15/A5;X10Y15/A5/X05;1;X9Y15/E260;X9Y15/E260/S121;1;X10Y15/C2;X10Y15/C2/E261;1;X10Y15/XD2;X10Y15/XD2/C2;1;X9Y14/SN20;X9Y14/SN20/Q2;1;X9Y15/D1;X9Y15/D1/S121;1;X9Y14/Q2;;1;X9Y15/E220;X9Y15/E220/S121;1;X9Y14/S130;X9Y14/S130/Q2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row3 dec digits"
          }
        },
        "row3.dec.digits_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9598 ] ,
          "attributes": {
            "ROUTING": "X10Y15/F5;;1;X10Y15/XD5;X10Y15/XD5/F5;1"
          }
        },
        "row3.dec.digits_DFFE_Q_2_D_LUT3_F_I2_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 9596 ] ,
          "attributes": {
            "ROUTING": "X10Y15/N260;X10Y15/N260/E121;1;X10Y15/D4;X10Y15/D4/N260;1;X9Y15/EW20;X9Y15/EW20/F0;1;X10Y15/C7;X10Y15/C7/E121;1;X9Y15/F0;;1;X9Y15/X01;X9Y15/X01/F0;1;X9Y15/C3;X9Y15/C3/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits_DFFE_Q_2_D_LUT3_F_I2_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 9595 ] ,
          "attributes": {
            "ROUTING": "X9Y15/B0;X9Y15/B0/F1;1;X10Y15/E230;X10Y15/E230/E131;1;X10Y15/C4;X10Y15/C4/E230;1;X9Y15/N130;X9Y15/N130/F1;1;X9Y15/C7;X9Y15/C7/N130;1;X9Y15/F1;;1;X9Y15/E130;X9Y15/E130/F1;1;X10Y15/B7;X10Y15/B7/E131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits_DFFE_Q_1_D_LUT3_F_I2_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9592 ] ,
          "attributes": {
            "ROUTING": "X10Y15/F7;;1;X10Y15/E270;X10Y15/E270/F7;1;X10Y15/D0;X10Y15/D0/E270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits_DFFE_Q_1_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9590 ] ,
          "attributes": {
            "ROUTING": "X10Y15/F0;;1;X10Y15/X01;X10Y15/X01/F0;1;X10Y15/C1;X10Y15/C1/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits[9]": {
          "hide_name": 0,
          "bits": [ 9588 ] ,
          "attributes": {
            "ROUTING": "X10Y15/E130;X10Y15/E130/Q5;1;X10Y15/A7;X10Y15/A7/E130;1;X9Y15/S240;X9Y15/S240/W101;1;X9Y16/C1;X9Y16/C1/S241;1;X9Y16/XD1;X9Y16/XD1/C1;1;X9Y15/W240;X9Y15/W240/W101;1;X9Y15/B3;X9Y15/B3/W240;1;X10Y15/N100;X10Y15/N100/Q5;1;X10Y15/A1;X10Y15/A1/N100;1;X10Y15/E100;X10Y15/E100/Q5;1;X10Y15/A4;X10Y15/A4/E100;1;X10Y15/Q5;;1;X10Y15/W100;X10Y15/W100/Q5;1;X9Y15/C1;X9Y15/C1/W101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row3 dec digits"
          }
        },
        "row3.dec.digits_DFFE_Q_9_D_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 9585 ] ,
          "attributes": {
            "ROUTING": "X11Y14/W260;X11Y14/W260/N121;1;X10Y14/X03;X10Y14/X03/W261;1;X10Y14/B5;X10Y14/B5/X03;1;X11Y15/N100;X11Y15/N100/F7;1;X11Y15/C4;X11Y15/C4/N100;1;X11Y15/X04;X11Y15/X04/F7;1;X11Y15/C0;X11Y15/C0/X04;1;X11Y15/F7;;1;X11Y15/SN20;X11Y15/SN20/F7;1;X11Y14/W220;X11Y14/W220/N121;1;X10Y14/N220;X10Y14/N220/W221;1;X10Y14/C0;X10Y14/C0/N220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits_DFFE_Q_11_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9582 ] ,
          "attributes": {
            "ROUTING": "X11Y15/F0;;1;X11Y15/E200;X11Y15/E200/F0;1;X12Y15/D5;X12Y15/D5/E201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9580 ] ,
          "attributes": {
            "ROUTING": "X12Y15/F5;;1;X12Y15/EW20;X12Y15/EW20/F5;1;X11Y15/D1;X11Y15/D1/W121;1;X11Y15/XD1;X11Y15/XD1/D1;1"
          }
        },
        "row3.dec.digits[2]": {
          "hide_name": 0,
          "bits": [ 9577 ] ,
          "attributes": {
            "ROUTING": "X11Y15/S210;X11Y15/S210/S100;1;X11Y15/A7;X11Y15/A7/S210;1;X11Y15/B2;X11Y15/B2/S130;1;X11Y15/EW10;X11Y15/EW10/Q4;1;X10Y15/N250;X10Y15/N250/W111;1;X10Y14/A2;X10Y14/A2/N251;1;X11Y15/S130;X11Y15/S130/Q4;1;X11Y15/B3;X11Y15/B3/S130;1;X11Y15/Q4;;1;X11Y15/S100;X11Y15/S100/Q4;1;X11Y16/W200;X11Y16/W200/S101;1;X10Y16/D2;X10Y16/D2/W201;1;X10Y16/XD2;X10Y16/XD2/D2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row3 dec digits"
          }
        },
        "row3.dec.digits[3]": {
          "hide_name": 0,
          "bits": [ 9574 ] ,
          "attributes": {
            "ROUTING": "X11Y15/A3;X11Y15/A3/S271;1;X10Y14/S100;X10Y14/S100/Q2;1;X10Y14/E210;X10Y14/E210/S100;1;X10Y14/A0;X10Y14/A0/E210;1;X11Y15/A2;X11Y15/A2/S271;1;X10Y14/S220;X10Y14/S220/Q2;1;X10Y16/D3;X10Y16/D3/S222;1;X10Y16/XD3;X10Y16/XD3/D3;1;X10Y14/A5;X10Y14/A5/X05;1;X10Y14/E130;X10Y14/E130/Q2;1;X11Y14/S270;X11Y14/S270/E131;1;X11Y15/A0;X11Y15/A0/S271;1;X10Y14/Q2;;1;X10Y14/X05;X10Y14/X05/Q2;1;X10Y14/A3;X10Y14/A3/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row3 dec digits"
          }
        },
        "row3.dec.digits_DFFE_Q_10_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9571 ] ,
          "attributes": {
            "ROUTING": "X11Y15/F2;;1;X11Y15/D5;X11Y15/D5/F2;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits_DFFE_Q_10_D_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 9567 ] ,
          "attributes": {
            "ROUTING": "X11Y16/E250;X11Y16/E250/Q5;1;X11Y16/B4;X11Y16/B4/E250;1;X11Y16/W250;X11Y16/W250/Q5;1;X10Y16/S250;X10Y16/S250/W251;1;X10Y17/B5;X10Y17/B5/S251;1;X11Y17/E270;X11Y17/E270/S131;1;X12Y17/A1;X12Y17/A1/E271;1;X11Y16/B7;X11Y16/B7/N250;1;X11Y17/C6;X11Y17/C6/S131;1;X10Y15/X04;X10Y15/X04/W251;1;X10Y15/C0;X10Y15/C0/X04;1;X12Y15/E230;X12Y15/E230/N231;1;X12Y15/C5;X12Y15/C5/E230;1;X11Y15/W250;X11Y15/W250/N251;1;X10Y15/X08;X10Y15/X08/W251;1;X10Y15/B6;X10Y15/B6/X08;1;X11Y16/S130;X11Y16/S130/Q5;1;X11Y17/C4;X11Y17/C4/S131;1;X11Y16/N250;X11Y16/N250/Q5;1;X11Y15/X06;X11Y15/X06/N251;1;X11Y15/C5;X11Y15/C5/X06;1;X11Y16/Q5;;1;X11Y16/E130;X11Y16/E130/Q5;1;X12Y16/N230;X12Y16/N230/E131;1;X12Y15/B2;X12Y15/B2/N231;1",
            "hdlname": "row3 dec state",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits[0]": {
          "hide_name": 0,
          "bits": [ 9565 ] ,
          "attributes": {
            "ROUTING": "X11Y15/B6;X11Y15/B6/W130;1;X11Y15/W130;X11Y15/W130/Q1;1;X11Y15/D2;X11Y15/D2/W130;1;X10Y15/C3;X10Y15/C3/W101;1;X10Y15/XD3;X10Y15/XD3/C3;1;X11Y15/N130;X11Y15/N130/Q1;1;X11Y15/S240;X11Y15/S240/N130;1;X11Y15/B0;X11Y15/B0/S240;1;X11Y15/Q1;;1;X11Y15/W100;X11Y15/W100/Q1;1;X11Y15/B5;X11Y15/B5/W100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row3 dec digits"
          }
        },
        "row3.dec.digits_DFFE_Q_10_D_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 9560 ] ,
          "attributes": {
            "ROUTING": "X11Y16/A7;X11Y16/A7/N211;1;X12Y15/X02;X12Y15/X02/E211;1;X12Y15/A2;X12Y15/A2/X02;1;X10Y15/B0;X10Y15/B0/W211;1;X11Y15/E210;X11Y15/E210/N212;1;X12Y15/B5;X12Y15/B5/E211;1;X11Y16/A4;X11Y16/A4/N211;1;X11Y17/W130;X11Y17/W130/Q1;1;X11Y17/B6;X11Y17/B6/W130;1;X11Y15/W210;X11Y15/W210/N212;1;X10Y15/X06;X10Y15/X06/W211;1;X10Y15/A6;X10Y15/A6/X06;1;X11Y17/N210;X11Y17/N210/Q1;1;X11Y15/A5;X11Y15/A5/N212;1;X11Y17/W100;X11Y17/W100/Q1;1;X11Y17/B4;X11Y17/B4/W100;1;X11Y17/Q1;;1;X11Y17/W210;X11Y17/W210/Q1;1;X10Y17/X06;X10Y17/X06/W211;1;X10Y17/A5;X10Y17/A5/X06;1",
            "hdlname": "row3 dec state",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits[1]": {
          "hide_name": 0,
          "bits": [ 9557 ] ,
          "attributes": {
            "ROUTING": "X11Y15/SN10;X11Y15/SN10/Q5;1;X11Y16/B3;X11Y16/B3/S111;1;X11Y16/XD3;X11Y16/XD3/B3;1;X11Y15/C2;X11Y15/C2/E130;1;X11Y15/E130;X11Y15/E130/Q5;1;X11Y15/A6;X11Y15/A6/E130;1;X11Y15/Q5;;1;X11Y15/E100;X11Y15/E100/Q5;1;X11Y15/A4;X11Y15/A4/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row3 dec digits"
          }
        },
        "row3.dec.digits_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9555 ] ,
          "attributes": {
            "ROUTING": "X11Y15/F5;;1;X11Y15/XD5;X11Y15/XD5/F5;1"
          }
        },
        "row3.dec.digits[10]": {
          "hide_name": 0,
          "bits": [ 9552 ] ,
          "attributes": {
            "ROUTING": "X8Y15/B4;X8Y15/B4/W212;1;X8Y15/XD4;X8Y15/XD4/B4;1;X8Y15/X02;X8Y15/X02/W212;1;X8Y15/A0;X8Y15/A0/X02;1;X10Y15/X02;X10Y15/X02/Q1;1;X10Y15/A0;X10Y15/A0/X02;1;X9Y15/X02;X9Y15/X02/W211;1;X9Y15/A3;X9Y15/A3/X02;1;X10Y15/Q1;;1;X10Y15/W210;X10Y15/W210/Q1;1;X9Y15/B1;X9Y15/B1/W211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row3 dec digits"
          }
        },
        "row3.dec.digits_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9550 ] ,
          "attributes": {
            "ROUTING": "X10Y15/F1;;1;X10Y15/XD1;X10Y15/XD1/F1;1"
          }
        },
        "row3.dec.digits[11]": {
          "hide_name": 0,
          "bits": [ 9548 ] ,
          "attributes": {
            "ROUTING": "X9Y15/A6;X9Y15/A6/E111;1;X8Y15/EW10;X8Y15/EW10/Q0;1;X9Y15/A1;X9Y15/A1/E111;1;X8Y15/Q0;;1;X8Y15/X01;X8Y15/X01/Q0;1;X8Y15/B5;X8Y15/B5/X01;1;X8Y15/XD5;X8Y15/XD5/B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row3 dec digits"
          }
        },
        "row3.dec.digits_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9546 ] ,
          "attributes": {
            "ROUTING": "X8Y15/F0;;1;X8Y15/XD0;X8Y15/XD0/F0;1"
          }
        },
        "row3.dec.digits_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9545 ] ,
          "attributes": {
            "ROUTING": "X10Y14/CE1;X10Y14/CE1/N212;1;X8Y14/CE1;X8Y14/CE1/X05;1;X10Y14/CE0;X10Y14/CE0/X07;1;X9Y16/N210;X9Y16/N210/W211;1;X9Y14/CE0;X9Y14/CE0/N212;1;X10Y16/W210;X10Y16/W210/W111;1;X10Y14/X07;X10Y14/X07/N222;1;X10Y15/CE2;X10Y15/CE2/N211;1;X11Y15/CE2;X11Y15/CE2/X05;1;X11Y16/EW10;X11Y16/EW10/F4;1;X10Y16/N210;X10Y16/N210/W111;1;X10Y15/CE0;X10Y15/CE0/N211;1;X10Y15/W220;X10Y15/W220/N221;1;X8Y15/X05;X8Y15/X05/W222;1;X8Y15/CE0;X8Y15/CE0/X05;1;X9Y14/X05;X9Y14/X05/W221;1;X9Y14/CE1;X9Y14/CE1/X05;1;X11Y16/N240;X11Y16/N240/F4;1;X11Y15/X05;X11Y15/X05/N241;1;X11Y15/CE0;X11Y15/CE0/X05;1;X11Y16/F4;;1;X11Y16/EW20;X11Y16/EW20/F4;1;X10Y16/N220;X10Y16/N220/W121;1;X10Y14/W220;X10Y14/W220/N222;1;X8Y14/X05;X8Y14/X05/W222;1;X8Y14/CE0;X8Y14/CE0/X05;1"
          }
        },
        "row3.dec.cachedValue[0]": {
          "hide_name": 0,
          "bits": [ 9541 ] ,
          "attributes": {
            "ROUTING": "X12Y17/Q5;;1;X12Y17/W100;X12Y17/W100/Q5;1;X12Y17/B4;X12Y17/B4/W100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:90.15-90.26",
            "hdlname": "row3 dec cachedValue"
          }
        },
        "row3.dec.cachedValue_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9539 ] ,
          "attributes": {
            "ROUTING": "X12Y17/F4;;1;X12Y17/C2;X12Y17/C2/F4;1;X12Y17/XD2;X12Y17/XD2/C2;1"
          }
        },
        "row3.dec.cachedValue[1]": {
          "hide_name": 0,
          "bits": [ 9537 ] ,
          "attributes": {
            "ROUTING": "X12Y17/Q2;;1;X12Y17/X01;X12Y17/X01/Q2;1;X12Y17/B3;X12Y17/B3/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:90.15-90.26",
            "hdlname": "row3 dec cachedValue"
          }
        },
        "row3.dec.cachedValue_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9535 ] ,
          "attributes": {
            "ROUTING": "X12Y17/F3;;1;X12Y17/XD3;X12Y17/XD3/F3;1"
          }
        },
        "row3.dec.cachedValue[2]": {
          "hide_name": 0,
          "bits": [ 9533 ] ,
          "attributes": {
            "ROUTING": "X12Y17/Q3;;1;X12Y17/W130;X12Y17/W130/Q3;1;X12Y17/B7;X12Y17/B7/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:90.15-90.26",
            "hdlname": "row3 dec cachedValue"
          }
        },
        "row3.dec.cachedValue_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9531 ] ,
          "attributes": {
            "ROUTING": "X12Y17/F7;;1;X12Y17/N100;X12Y17/N100/F7;1;X12Y16/D2;X12Y16/D2/N101;1;X12Y16/XD2;X12Y16/XD2/D2;1"
          }
        },
        "row3.dec.cachedValue[3]": {
          "hide_name": 0,
          "bits": [ 9529 ] ,
          "attributes": {
            "ROUTING": "X12Y16/Q2;;1;X12Y16/X01;X12Y16/X01/Q2;1;X12Y16/B4;X12Y16/B4/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:90.15-90.26",
            "hdlname": "row3 dec cachedValue"
          }
        },
        "row3.dec.cachedValue_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9527 ] ,
          "attributes": {
            "ROUTING": "X12Y16/F4;;1;X12Y16/XD4;X12Y16/XD4/F4;1"
          }
        },
        "row3.dec.cachedValue[4]": {
          "hide_name": 0,
          "bits": [ 9525 ] ,
          "attributes": {
            "ROUTING": "X12Y16/Q4;;1;X12Y16/S100;X12Y16/S100/Q4;1;X12Y16/B1;X12Y16/B1/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:90.15-90.26",
            "hdlname": "row3 dec cachedValue"
          }
        },
        "row3.dec.cachedValue_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9523 ] ,
          "attributes": {
            "ROUTING": "X12Y16/F1;;1;X12Y16/B5;X12Y16/B5/F1;1;X12Y16/XD5;X12Y16/XD5/B5;1"
          }
        },
        "row3.dec.digits_DFFE_Q_1_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9513 ] ,
          "attributes": {
            "ROUTING": "X8Y15/N230;X8Y15/N230/W231;1;X8Y14/B2;X8Y14/B2/N231;1;X9Y15/W230;X9Y15/W230/W232;1;X8Y15/B0;X8Y15/B0/W231;1;X9Y14/W230;X9Y14/W230/W232;1;X8Y14/B7;X8Y14/B7/W231;1;X12Y17/X07;X12Y17/X07/S201;1;X12Y17/LSR2;X12Y17/LSR2/X07;1;X11Y15/N250;X11Y15/N250/W111;1;X11Y14/W250;X11Y14/W250/N251;1;X9Y14/X04;X9Y14/X04/W252;1;X9Y14/B2;X9Y14/B2/X04;1;X12Y16/C6;X12Y16/C6/S131;1;X12Y15/S130;X12Y15/S130/F2;1;X12Y16/C4;X12Y16/C4/S131;1;X12Y17/C4;X12Y17/C4/S201;1;X10Y15/B1;X10Y15/B1/W231;1;X12Y16/S240;X12Y16/S240/S101;1;X12Y17/C3;X12Y17/C3/S241;1;X12Y16/C3;X12Y16/C3/S101;1;X12Y16/S200;X12Y16/S200/S101;1;X12Y17/C7;X12Y17/C7/S201;1;X9Y14/B1;X9Y14/B1/W232;1;X12Y15/EW10;X12Y15/EW10/F2;1;X11Y15/B4;X11Y15/B4/W111;1;X11Y15/W230;X11Y15/W230/W131;1;X10Y15/B5;X10Y15/B5/W231;1;X10Y14/B3;X10Y14/B3/W231;1;X12Y15/W130;X12Y15/W130/F2;1;X11Y15/N230;X11Y15/N230/W131;1;X11Y14/W230;X11Y14/W230/N231;1;X10Y14/B2;X10Y14/B2/W231;1;X12Y15/F2;;1;X12Y15/S100;X12Y15/S100/F2;1;X12Y16/C1;X12Y16/C1/S101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue[5]": {
          "hide_name": 0,
          "bits": [ 9511 ] ,
          "attributes": {
            "ROUTING": "X12Y16/Q5;;1;X12Y16/X08;X12Y16/X08/Q5;1;X12Y16/B6;X12Y16/B6/X08;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:90.15-90.26",
            "hdlname": "row3 dec cachedValue"
          }
        },
        "row3.dec.cachedValue[6]": {
          "hide_name": 0,
          "bits": [ 9509 ] ,
          "attributes": {
            "ROUTING": "X12Y16/Q0;;1;X12Y16/S130;X12Y16/S130/Q0;1;X12Y16/B3;X12Y16/B3/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:90.15-90.26",
            "hdlname": "row3 dec cachedValue"
          }
        },
        "row3.dec.cachedValue_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9508 ] ,
          "attributes": {
            "ROUTING": "X12Y16/F6;;1;X12Y16/C0;X12Y16/C0/F6;1;X12Y16/XD0;X12Y16/XD0/C0;1"
          }
        },
        "row3.dec.cachedValue[7]": {
          "hide_name": 0,
          "bits": [ 9506 ] ,
          "attributes": {
            "ROUTING": "X12Y16/Q3;;1;X12Y16/SN20;X12Y16/SN20/Q3;1;X12Y15/A5;X12Y15/A5/N121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row3 dec cachedValue"
          }
        },
        "row3.dec.cachedValue_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9504 ] ,
          "attributes": {
            "ROUTING": "X12Y16/F3;;1;X12Y16/XD3;X12Y16/XD3/F3;1"
          }
        },
        "row3.dec.state_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9503 ] ,
          "attributes": {
            "ROUTING": "X12Y16/W210;X12Y16/W210/N211;1;X11Y16/B5;X11Y16/B5/W211;1;X11Y16/XD5;X11Y16/XD5/B5;1;X12Y17/CE2;X12Y17/CE2/X06;1;X12Y17/X06;X12Y17/X06/F1;1;X12Y17/CE1;X12Y17/CE1/X06;1;X12Y16/CE1;X12Y16/CE1/N211;1;X12Y16/CE0;X12Y16/CE0/N211;1;X12Y17/F1;;1;X12Y17/N210;X12Y17/N210/F1;1;X12Y16/CE2;X12Y16/CE2/N211;1"
          }
        },
        "row2.outByteReg_DFF_Q_6_D_LUT4_F_I2_LUT4_F_1_I3_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 9493 ] ,
          "attributes": {
            "ROUTING": "X10Y19/F1;;1;X10Y19/S100;X10Y19/S100/F1;1;X10Y19/D5;X10Y19/D5/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_DFF_Q_6_D_LUT4_F_I2_LUT4_F_1_I3_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9492 ] ,
          "attributes": {
            "ROUTING": "X10Y19/F2;;1;X10Y19/S220;X10Y19/S220/F2;1;X10Y19/C5;X10Y19/C5/S220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_DFF_Q_6_D_LUT4_F_I2_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 9490 ] ,
          "attributes": {
            "ROUTING": "X10Y19/F5;;1;X10Y19/EW20;X10Y19/EW20/F5;1;X9Y19/W260;X9Y19/W260/W121;1;X8Y19/X07;X8Y19/X07/W261;1;X8Y19/D5;X8Y19/D5/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_DFF_Q_6_D_LUT4_F_I2_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 9488 ] ,
          "attributes": {
            "ROUTING": "X9Y17/F4;;1;X9Y17/X03;X9Y17/X03/F4;1;X9Y17/D2;X9Y17/D2/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_DFF_Q_6_D_LUT4_F_I2_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9487 ] ,
          "attributes": {
            "ROUTING": "X9Y17/F7;;1;X9Y17/E130;X9Y17/E130/F7;1;X9Y17/C2;X9Y17/C2/E130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_DFF_Q_6_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 9485 ] ,
          "attributes": {
            "ROUTING": "X8Y19/F5;;1;X8Y19/SN10;X8Y19/SN10/F5;1;X8Y18/N250;X8Y18/N250/N111;1;X8Y17/X04;X8Y17/X04/N251;1;X8Y17/D6;X8Y17/D6/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_DFF_Q_6_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9484 ] ,
          "attributes": {
            "ROUTING": "X9Y17/F2;;1;X9Y17/W130;X9Y17/W130/F2;1;X8Y17/S230;X8Y17/S230/W131;1;X8Y17/C6;X8Y17/C6/S230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9482 ] ,
          "attributes": {
            "ROUTING": "X8Y17/F6;;1;X8Y17/W100;X8Y17/W100/F6;1;X7Y17/N240;X7Y17/N240/W101;1;X7Y16/C2;X7Y16/C2/N241;1;X7Y16/XD2;X7Y16/XD2/C2;1"
          }
        },
        "row2.outByteReg_DFF_Q_5_D_LUT2_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9477 ] ,
          "attributes": {
            "ROUTING": "X9Y15/S200;X9Y15/S200/E101;1;X9Y17/C6;X9Y17/C6/S202;1;X8Y16/C3;X8Y16/C3/X04;1;X8Y15/E100;X8Y15/E100/F7;1;X8Y15/C1;X8Y15/C1/E100;1;X8Y15/E130;X8Y15/E130/F7;1;X8Y15/C2;X8Y15/C2/E130;1;X8Y16/E270;X8Y16/E270/S271;1;X9Y16/X04;X9Y16/X04/E271;1;X9Y16/C2;X9Y16/C2/X04;1;X8Y17/B4;X8Y17/B4/S272;1;X8Y16/C0;X8Y16/C0/X04;1;X8Y16/X04;X8Y16/X04/S271;1;X8Y15/F7;;1;X8Y15/S270;X8Y15/S270/F7;1;X8Y17/B6;X8Y17/B6/S272;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9474 ] ,
          "attributes": {
            "ROUTING": "X8Y17/F4;;1;X8Y17/XD4;X8Y17/XD4/F4;1"
          }
        },
        "row3.outByteReg_DFF_Q_2_D[1]": {
          "hide_name": 0,
          "bits": [ 9472 ] ,
          "attributes": {
            "ROUTING": "X8Y20/EW10;X8Y20/EW10/F0;1;X7Y20/S210;X7Y20/S210/W111;1;X7Y21/B3;X7Y21/B3/S211;1;X8Y20/F0;;1;X8Y20/S130;X8Y20/S130/F0;1;X8Y21/W270;X8Y21/W270/S131;1;X7Y21/A0;X7Y21/A0/W271;1;X7Y21/XD0;X7Y21/XD0/A0;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_DFF_Q_D_LUT3_F_I2_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 9469 ] ,
          "attributes": {
            "ROUTING": "X9Y17/X02;X9Y17/X02/N252;1;X9Y17/C3;X9Y17/C3/X02;1;X9Y19/S100;X9Y19/S100/F5;1;X9Y20/C0;X9Y20/C0/S101;1;X9Y16/W250;X9Y16/W250/N251;1;X8Y16/X08;X8Y16/X08/W251;1;X8Y16/C7;X8Y16/C7/X08;1;X9Y19/SN10;X9Y19/SN10/F5;1;X9Y20/D7;X9Y20/D7/S111;1;X9Y19/F5;;1;X9Y19/N250;X9Y19/N250/F5;1;X9Y17/N250;X9Y17/N250/N252;1;X9Y16/B6;X9Y16/B6/N251;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.lowerHexChar[4]": {
          "hide_name": 0,
          "bits": [ 9467 ] ,
          "attributes": {
            "ROUTING": "X9Y20/Q5;;1;X9Y20/W250;X9Y20/W250/Q5;1;X9Y20/B0;X9Y20/B0/W250;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:141.16-141.28",
            "hdlname": "row3 lowerHexChar"
          }
        },
        "row3.higherHexChar[4]": {
          "hide_name": 0,
          "bits": [ 9463 ] ,
          "attributes": {
            "ROUTING": "X10Y19/Q4;;1;X10Y19/SN10;X10Y19/SN10/Q4;1;X10Y20/W250;X10Y20/W250/S111;1;X9Y20/A0;X9Y20/A0/W251;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:141.30-141.43",
            "hdlname": "row3 higherHexChar"
          }
        },
        "row2.outByteReg_DFF_Q_4_D_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9460 ] ,
          "attributes": {
            "ROUTING": "X9Y20/F0;;1;X9Y20/W100;X9Y20/W100/F0;1;X8Y20/C0;X8Y20/C0/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_DFF_Q_4_D_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 9458 ] ,
          "attributes": {
            "ROUTING": "X8Y19/SN20;X8Y19/SN20/F3;1;X8Y20/D0;X8Y20/D0/S121;1;X8Y19/F3;;1;X8Y19/N230;X8Y19/N230/F3;1;X8Y17/N230;X8Y17/N230/N232;1;X8Y16/X02;X8Y16/X02/N231;1;X8Y16/A1;X8Y16/A1/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_DFF_Q_4_D_LUT2_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9454 ] ,
          "attributes": {
            "ROUTING": "X9Y17/B0;X9Y17/B0/S240;1;X8Y17/SN10;X8Y17/SN10/F2;1;X8Y18/S250;X8Y18/S250/S111;1;X8Y19/B4;X8Y19/B4/S251;1;X9Y17/S240;X9Y17/S240/E101;1;X9Y19/E240;X9Y19/E240/S242;1;X10Y19/N240;X10Y19/N240/E241;1;X10Y19/B5;X10Y19/B5/N240;1;X9Y19/C5;X9Y19/C5/S202;1;X9Y17/D4;X9Y17/D4/E101;1;X8Y17/F2;;1;X8Y17/E100;X8Y17/E100/F2;1;X9Y17/S200;X9Y17/S200/E101;1;X9Y19/D1;X9Y19/D1/S202;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_DFF_Q_4_D[2]": {
          "hide_name": 0,
          "bits": [ 9451 ] ,
          "attributes": {
            "ROUTING": "X8Y19/C3;X8Y19/C3/F4;1;X8Y19/F4;;1;X8Y19/C2;X8Y19/C2/F4;1;X8Y19/XD2;X8Y19/XD2/C2;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9447 ] ,
          "attributes": {
            "ROUTING": "X8Y20/F4;;1;X8Y20/C3;X8Y20/C3/F4;1;X8Y20/XD3;X8Y20/XD3/C3;1"
          }
        },
        "row2.outByteReg_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9444 ] ,
          "attributes": {
            "ROUTING": "X7Y22/F7;;1;X7Y22/A3;X7Y22/A3/F7;1;X7Y22/XD3;X7Y22/XD3/A3;1"
          }
        },
        "row3.outByteReg_DFF_Q_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9442 ] ,
          "attributes": {
            "ROUTING": "X9Y17/N100;X9Y17/N100/F6;1;X9Y16/B7;X9Y16/B7/N101;1;X9Y17/N260;X9Y17/N260/F6;1;X9Y16/C3;X9Y16/C3/N261;1;X9Y20/D0;X9Y20/D0/E270;1;X9Y20/E270;X9Y20/E270/S271;1;X9Y17/E260;X9Y17/E260/F6;1;X9Y17/D3;X9Y17/D3/E260;1;X9Y17/E100;X9Y17/E100/F6;1;X10Y17/N200;X10Y17/N200/E101;1;X10Y16/C6;X10Y16/C6/N201;1;X9Y17/F6;;1;X9Y17/S260;X9Y17/S260/F6;1;X9Y19/S270;X9Y19/S270/S262;1;X9Y20/B4;X9Y20/B4/S271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.higherHexChar[3]": {
          "hide_name": 0,
          "bits": [ 9438 ] ,
          "attributes": {
            "ROUTING": "X10Y16/Q0;;1;X10Y16/EW10;X10Y16/EW10/Q0;1;X9Y16/S210;X9Y16/S210/W111;1;X9Y16/A7;X9Y16/A7/S210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row3 higherHexChar"
          }
        },
        "row2.outByteReg_DFF_Q_1_D_LUT4_I2_I3[3]": {
          "hide_name": 0,
          "bits": [ 9436 ] ,
          "attributes": {
            "ROUTING": "X9Y16/F7;;1;X9Y16/S100;X9Y16/S100/F7;1;X9Y16/D4;X9Y16/D4/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_DFF_Q_1_D_LUT4_I2_I3[1]": {
          "hide_name": 0,
          "bits": [ 9434 ] ,
          "attributes": {
            "ROUTING": "X9Y17/N200;X9Y17/N200/F0;1;X9Y16/D3;X9Y16/D3/N201;1;X9Y16/E250;X9Y16/E250/N111;1;X9Y16/B4;X9Y16/B4/E250;1;X9Y17/N130;X9Y17/N130/F0;1;X9Y16/W230;X9Y16/W230/N131;1;X8Y16/X06;X8Y16/X06/W231;1;X8Y16/D0;X8Y16/D0/X06;1;X9Y17/SN10;X9Y17/SN10/F0;1;X9Y17/F0;;1;X9Y17/W100;X9Y17/W100/F0;1;X8Y17/N240;X8Y17/N240/W101;1;X8Y15/C3;X8Y15/C3/N242;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_DFF_Q_1_D_LUT4_I2_I3[0]": {
          "hide_name": 0,
          "bits": [ 9431 ] ,
          "attributes": {
            "ROUTING": "X9Y15/Q5;;1;X9Y15/S100;X9Y15/S100/Q5;1;X9Y16/A4;X9Y16/A4/S101;1",
            "hdlname": "row3 decChar2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:149.26-149.34",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_DFF_Q_3_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9429 ] ,
          "attributes": {
            "ROUTING": "X9Y16/F4;;1;X9Y16/EW10;X9Y16/EW10/F4;1;X8Y16/B1;X8Y16/B1/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9427 ] ,
          "attributes": {
            "ROUTING": "X9Y21/E230;X9Y21/E230/F3;1;X10Y21/X02;X10Y21/X02/E231;1;X10Y21/D4;X10Y21/D4/X02;1;X9Y21/S100;X9Y21/S100/F3;1;X9Y21/D4;X9Y21/D4/S100;1;X9Y21/X06;X9Y21/X06/F3;1;X9Y21/C7;X9Y21/C7/X06;1;X9Y21/F3;;1;X9Y21/B2;X9Y21/B2/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelAddress[0]": {
          "hide_name": 0,
          "bits": [ 9420 ] ,
          "attributes": {
            "ROUTING": "X11Y21/S230;X11Y21/S230/W231;1;X11Y23/S230;X11Y23/S230/S232;1;X11Y25/S230;X11Y25/S230/S232;1;X11Y27/W230;X11Y27/W230/S232;1;X10Y27/BSRAMADA4C0;X11Y27/C0/W230;1;X11Y20/C3;X11Y20/C3/N241;1;X11Y21/N240;X11Y21/N240/W101;1;X11Y20/D4;X11Y20/D4/N241;1;X10Y21/B4;X10Y21/B4/W232;1;X12Y21/W230;X12Y21/W230/Q3;1;X10Y21/N230;X10Y21/N230/W232;1;X10Y20/B2;X10Y20/B2/N231;1;X12Y21/W100;X12Y21/W100/Q3;1;X11Y21/C6;X11Y21/C6/W101;1;X12Y21/Q3;;1;X12Y21/E130;X12Y21/E130/Q3;1;X12Y21/A6;X12Y21/A6/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/text.v:5.17-5.29"
          }
        },
        "row4.outByteReg_DFF_Q_2_D_LUT2_F_I1_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 9418 ] ,
          "attributes": {
            "ROUTING": "X10Y21/E240;X10Y21/E240/F4;1;X10Y21/B7;X10Y21/B7/E240;1;X10Y21/A0;X10Y21/A0/X03;1;X10Y21/F4;;1;X10Y21/X03;X10Y21/X03/F4;1;X10Y21/B2;X10Y21/B2/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelAddress[1]": {
          "hide_name": 0,
          "bits": [ 9408 ] ,
          "attributes": {
            "ROUTING": "X10Y22/S820;X10Y22/S820/S242;1;X10Y27/E240;X10Y27/E240/N828;1;X10Y27/BSRAMADA5C1;X11Y27/C1/E241;1;X11Y20/E230;X11Y20/E230/E131;1;X11Y20/C4;X11Y20/C4/E230;1;X10Y20/X07;X10Y20/X07/Q4;1;X10Y20/A2;X10Y20/A2/X07;1;X10Y20/E130;X10Y20/E130/Q4;1;X11Y20/B3;X11Y20/B3/E131;1;X10Y20/S240;X10Y20/S240/Q4;1;X10Y21/X05;X10Y21/X05/S241;1;X10Y21/A4;X10Y21/A4/X05;1;X10Y20/SN20;X10Y20/SN20/Q4;1;X10Y21/E220;X10Y21/E220/S121;1;X11Y21/X05;X11Y21/X05/E221;1;X11Y21/B6;X11Y21/B6/X05;1;X10Y20/Q4;;1;X10Y20/N100;X10Y20/N100/Q4;1;X10Y20/A0;X10Y20/A0/N100;1",
            "hdlname": "te pixelAddress",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/text.v:5.17-5.29"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 9406 ] ,
          "attributes": {
            "ROUTING": "X10Y20/F0;;1;X10Y20/SN10;X10Y20/SN10/F0;1;X10Y21/E210;X10Y21/E210/S111;1;X10Y21/A1;X10Y21/A1/E210;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_DFF_Q_4_D[1]": {
          "hide_name": 0,
          "bits": [ 9403 ] ,
          "attributes": {
            "ROUTING": "X8Y20/EW20;X8Y20/EW20/F7;1;X9Y20/C7;X9Y20/C7/E121;1;X8Y21/B5;X8Y21/B5/S121;1;X8Y20/SN20;X8Y20/SN20/F7;1;X8Y21/E220;X8Y21/E220/S121;1;X8Y21/C6;X8Y21/C6/E220;1;X9Y19/B6;X9Y19/B6/X08;1;X8Y20/N100;X8Y20/N100/F7;1;X8Y19/W240;X8Y19/W240/N101;1;X8Y19/B3;X8Y19/B3/W240;1;X8Y19/E250;X8Y19/E250/N111;1;X9Y19/X08;X9Y19/X08/E251;1;X9Y19/B7;X9Y19/B7/X08;1;X8Y20/F7;;1;X8Y20/SN10;X8Y20/SN10/F7;1;X8Y21/B1;X8Y21/B1/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_DFF_Q_1_D_LUT2_I1_F_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9398 ] ,
          "attributes": {
            "ROUTING": "X9Y20/S230;X9Y20/S230/S131;1;X9Y21/B3;X9Y21/B3/S231;1;X9Y18/N260;X9Y18/N260/N121;1;X9Y16/N260;X9Y16/N260/N262;1;X9Y15/C2;X9Y15/C2/N261;1;X10Y16/D6;X10Y16/D6/E221;1;X9Y16/E220;X9Y16/E220/N222;1;X10Y16/X05;X10Y16/X05/E221;1;X10Y16/B1;X10Y16/B1/X05;1;X9Y19/SN20;X9Y19/SN20/F6;1;X9Y18/N220;X9Y18/N220/N121;1;X9Y16/C5;X9Y16/C5/N222;1;X9Y19/F6;;1;X9Y19/S130;X9Y19/S130/F6;1;X9Y20/E230;X9Y20/E230/S131;1;X10Y20/B7;X10Y20/B7/E231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_DFF_Q_1_D_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 9396 ] ,
          "attributes": {
            "ROUTING": "X10Y20/B1;X10Y20/B1/S100;1;X10Y20/F7;;1;X10Y20/S100;X10Y20/S100/F7;1;X10Y20/B0;X10Y20/B0/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelAddress[2]": {
          "hide_name": 0,
          "bits": [ 9386 ] ,
          "attributes": {
            "ROUTING": "X10Y20/A5;X10Y20/A5/W131;1;X11Y20/X02;X11Y20/X02/Q3;1;X11Y20/A3;X11Y20/A3/X02;1;X11Y21/A6;X11Y21/A6/S101;1;X10Y20/S270;X10Y20/S270/W131;1;X10Y22/S270;X10Y22/S270/S272;1;X10Y24/S220;X10Y24/S220/S272;1;X10Y26/S220;X10Y26/S220/S222;1;X10Y27/X01;X10Y27/X01/S221;1;X10Y27/C0;X10Y27/C0/X01;1;X11Y20/W130;X11Y20/W130/Q3;1;X10Y20/A7;X10Y20/A7/W131;1;X11Y20/Q3;;1;X11Y20/S100;X11Y20/S100/Q3;1;X11Y20/B1;X11Y20/B1/S100;1",
            "hdlname": "te pixelAddress",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/text.v:5.17-5.29"
          }
        },
        "row2.outByteReg_DFF_Q_1_D_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 9383 ] ,
          "attributes": {
            "ROUTING": "X10Y20/E100;X10Y20/E100/F5;1;X10Y20/S220;X10Y20/S220/E100;1;X10Y21/C4;X10Y21/C4/S221;1;X10Y20/C1;X10Y20/C1/X04;1;X10Y20/F5;;1;X10Y20/X04;X10Y20/X04/F5;1;X10Y20/C0;X10Y20/C0/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_DFF_Q_3_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9378 ] ,
          "attributes": {
            "ROUTING": "X8Y20/X08;X8Y20/X08/F5;1;X8Y20/B4;X8Y20/B4/X08;1;X8Y16/N250;X8Y16/N250/N242;1;X8Y16/B6;X8Y16/B6/N250;1;X8Y16/C2;X8Y16/C2/N242;1;X10Y19/N230;X10Y19/N230/E232;1;X10Y17/W230;X10Y17/W230/N232;1;X9Y17/B2;X9Y17/B2/W231;1;X8Y20/B0;X8Y20/B0/X04;1;X8Y20/X04;X8Y20/X04/F5;1;X8Y20/N240;X8Y20/N240/N130;1;X8Y18/N240;X8Y18/N240/N242;1;X8Y20/F5;;1;X8Y20/N130;X8Y20/N130/F5;1;X8Y19/E230;X8Y19/E230/N131;1;X8Y19/C5;X8Y19/C5/E230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_DFF_Q_1_D[1]": {
          "hide_name": 0,
          "bits": [ 9375 ] ,
          "attributes": {
            "ROUTING": "X8Y18/E260;X8Y18/E260/S262;1;X10Y18/S260;X10Y18/S260/E262;1;X10Y20/X03;X10Y20/X03/S262;1;X10Y20/B5;X10Y20/B5/X03;1;X8Y16/EW20;X8Y16/EW20/F6;1;X9Y16/C4;X9Y16/C4/E121;1;X8Y16/F6;;1;X8Y16/S260;X8Y16/S260/F6;1;X8Y18/S830;X8Y18/S830/S262;1;X8Y22/W250;X8Y22/W250/S834;1;X7Y22/N250;X7Y22/N250/W251;1;X7Y21/A1;X7Y21/A1/N251;1;X7Y21/XD1;X7Y21/XD1/A1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 9372 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F5;;1;X8Y21/XD5;X8Y21/XD5/F5;1"
          }
        },
        "row1.textBuffer_DFFE_Q_99_D": {
          "hide_name": 0,
          "bits": [ 9363 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F2;;1;X4Y15/XD2;X4Y15/XD2/F2;1"
          }
        },
        "row1.textBuffer_DFFE_Q_98_D": {
          "hide_name": 0,
          "bits": [ 9360 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F1;;1;X5Y20/B3;X5Y20/B3/F1;1;X5Y20/XD3;X5Y20/XD3/B3;1"
          }
        },
        "row1.textBuffer_DFFE_Q_97_D": {
          "hide_name": 0,
          "bits": [ 9357 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F0;;1;X6Y21/D4;X6Y21/D4/F0;1;X6Y21/XD4;X6Y21/XD4/D4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_96_D": {
          "hide_name": 0,
          "bits": [ 9354 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F2;;1;X6Y21/XD2;X6Y21/XD2/F2;1"
          }
        },
        "row1.textBuffer_DFFE_Q_95_D": {
          "hide_name": 0,
          "bits": [ 9351 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F3;;1;X5Y12/B2;X5Y12/B2/F3;1;X5Y12/XD2;X5Y12/XD2/B2;1"
          }
        },
        "row1.textBuffer_DFFE_Q_94_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9348 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F7;;1;X5Y11/W130;X5Y11/W130/F7;1;X5Y11/B6;X5Y11/B6/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_94_D": {
          "hide_name": 0,
          "bits": [ 9346 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F6;;1;X5Y11/C5;X5Y11/C5/F6;1;X5Y11/XD5;X5Y11/XD5/C5;1"
          }
        },
        "row1.textBuffer_DFFE_Q_93_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9343 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F0;;1;X5Y12/N100;X5Y12/N100/F0;1;X5Y12/C4;X5Y12/C4/N100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_93_D": {
          "hide_name": 0,
          "bits": [ 9341 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F4;;1;X5Y12/XD4;X5Y12/XD4/F4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_92_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9338 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F4;;1;X3Y11/C7;X3Y11/C7/F4;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_92_D": {
          "hide_name": 0,
          "bits": [ 9336 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F7;;1;X3Y11/A0;X3Y11/A0/F7;1;X3Y11/XD0;X3Y11/XD0/A0;1"
          }
        },
        "row1.textBuffer_DFFE_Q_91_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9333 ] ,
          "attributes": {
            "ROUTING": "X3Y13/F2;;1;X3Y13/N130;X3Y13/N130/F2;1;X3Y13/S240;X3Y13/S240/N130;1;X3Y13/B0;X3Y13/B0/S240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_91_D": {
          "hide_name": 0,
          "bits": [ 9331 ] ,
          "attributes": {
            "ROUTING": "X3Y13/F0;;1;X3Y13/D1;X3Y13/D1/F0;1;X3Y13/XD1;X3Y13/XD1/D1;1"
          }
        },
        "row1.textBuffer_DFFE_Q_90_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9325 ] ,
          "attributes": {
            "ROUTING": "X4Y19/F7;;1;X4Y19/W130;X4Y19/W130/F7;1;X4Y19/D3;X4Y19/D3/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_90_D": {
          "hide_name": 0,
          "bits": [ 9323 ] ,
          "attributes": {
            "ROUTING": "X4Y19/F3;;1;X4Y19/B4;X4Y19/B4/F3;1;X4Y19/XD4;X4Y19/XD4/B4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 9321 ] ,
          "attributes": {
            "ROUTING": "X6Y17/F5;;1;X6Y17/XD5;X6Y17/XD5/F5;1"
          }
        },
        "row1.textBuffer_DFFE_Q_8_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9318 ] ,
          "attributes": {
            "ROUTING": "X7Y19/F2;;1;X7Y19/N220;X7Y19/N220/F2;1;X7Y19/C1;X7Y19/C1/N220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_89_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9315 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F4;;1;X4Y16/S100;X4Y16/S100/F4;1;X4Y16/B1;X4Y16/B1/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_89_D": {
          "hide_name": 0,
          "bits": [ 9313 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F1;;1;X4Y16/XD1;X4Y16/XD1/F1;1"
          }
        },
        "row1.textBuffer_DFFE_Q_88_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9310 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F6;;1;X5Y12/C3;X5Y12/C3/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_88_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9305 ] ,
          "attributes": {
            "ROUTING": "X5Y12/B3;X5Y12/B3/X01;1;X5Y12/B6;X5Y12/B6/X07;1;X3Y11/B4;X3Y11/B4/N271;1;X5Y14/S260;X5Y14/S260/E121;1;X5Y16/S270;X5Y16/S270/S262;1;X5Y17/A1;X5Y17/A1/S271;1;X5Y14/N260;X5Y14/N260/E121;1;X5Y12/X07;X5Y12/X07/N262;1;X4Y18/S240;X4Y18/S240/S242;1;X4Y19/W240;X4Y19/W240/S241;1;X4Y19/B3;X4Y19/B3/W240;1;X4Y14/EW20;X4Y14/EW20/F1;1;X3Y14/N260;X3Y14/N260/W121;1;X3Y12/N270;X3Y12/N270/N262;1;X3Y11/B7;X3Y11/B7/N271;1;X4Y16/X08;X4Y16/X08/S212;1;X4Y16/C4;X4Y16/C4/X08;1;X4Y14/S210;X4Y14/S210/F1;1;X4Y16/S240;X4Y16/S240/S212;1;X4Y17/C1;X4Y17/C1/S241;1;X5Y12/B4;X5Y12/B4/X01;1;X5Y10/S220;X5Y10/S220/E221;1;X5Y11/C7;X5Y11/C7/S221;1;X5Y12/B0;X5Y12/B0/X07;1;X4Y14/F1;;1;X5Y12/X01;X5Y12/X01/N262;1;X3Y13/C2;X3Y13/C2/N261;1;X4Y14/N810;X4Y14/N810/F1;1;X4Y10/E220;X4Y10/E220/N814;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_88_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9297 ] ,
          "attributes": {
            "ROUTING": "X4Y17/X06;X4Y17/X06/S232;1;X4Y17/C5;X4Y17/C5/X06;1;X4Y15/S230;X4Y15/S230/F3;1;X4Y16/W230;X4Y16/W230/S231;1;X4Y16/C1;X4Y16/C1/W230;1;X5Y12/X06;X5Y12/X06/W231;1;X5Y12/D3;X5Y12/D3/X06;1;X5Y11/C6;X5Y11/C6/S230;1;X4Y11/W200;X4Y11/W200/E808;1;X3Y11/D7;X3Y11/D7/W201;1;X5Y12/D4;X5Y12/D4/X02;1;X6Y12/W230;X6Y12/W230/N231;1;X5Y12/X02;X5Y12/X02/W231;1;X4Y15/W800;X4Y15/W800/F3;1;X3Y15/N200;X3Y15/N200/E808;1;X3Y13/X01;X3Y13/X01/N202;1;X3Y13/C0;X3Y13/C0/X01;1;X3Y15/N800;X3Y15/N800/E808;1;X3Y11/W800;X3Y11/W800/N804;1;X4Y15/F3;;1;X4Y15/N230;X4Y15/N230/F3;1;X4Y13/E230;X4Y13/E230/N232;1;X6Y13/N230;X6Y13/N230/E232;1;X6Y11/W230;X6Y11/W230/N232;1;X5Y11/S230;X5Y11/S230/W231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_88_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9295 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F1;;1;X4Y17/B5;X4Y17/B5/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_88_D": {
          "hide_name": 0,
          "bits": [ 9293 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F5;;1;X4Y17/XD5;X4Y17/XD5/F5;1"
          }
        },
        "row1.textBuffer_DFFE_Q_87_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9290 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F3;;1;X6Y11/E100;X6Y11/E100/F3;1;X6Y11/E220;X6Y11/E220/E100;1;X6Y11/C6;X6Y11/C6/E220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_87_D": {
          "hide_name": 0,
          "bits": [ 9288 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F6;;1;X6Y11/C0;X6Y11/C0/F6;1;X6Y11/XD0;X6Y11/XD0/C0;1"
          }
        },
        "row1.textBuffer_DFFE_Q_86_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9285 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F1;;1;X5Y11/E130;X5Y11/E130/F1;1;X5Y11/C2;X5Y11/C2/E130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_86_D": {
          "hide_name": 0,
          "bits": [ 9283 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F2;;1;X5Y11/D3;X5Y11/D3/F2;1;X5Y11/XD3;X5Y11/XD3/D3;1"
          }
        },
        "row1.textBuffer_DFFE_Q_85_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9280 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F7;;1;X6Y12/N130;X6Y12/N130/F7;1;X6Y12/C6;X6Y12/C6/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_85_D": {
          "hide_name": 0,
          "bits": [ 9278 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F6;;1;X6Y12/C5;X6Y12/C5/F6;1;X6Y12/XD5;X6Y12/XD5/C5;1"
          }
        },
        "row1.textBuffer_DFFE_Q_84_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9275 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F0;;1;X3Y12/W100;X3Y12/W100/F0;1;X3Y12/E230;X3Y12/E230/W100;1;X3Y12/C5;X3Y12/C5/E230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_84_D": {
          "hide_name": 0,
          "bits": [ 9273 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F5;;1;X3Y12/A4;X3Y12/A4/F5;1;X3Y12/XD4;X3Y12/XD4/A4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_83_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9270 ] ,
          "attributes": {
            "ROUTING": "X4Y13/F1;;1;X4Y13/X06;X4Y13/X06/F1;1;X4Y13/C4;X4Y13/C4/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_83_D": {
          "hide_name": 0,
          "bits": [ 9268 ] ,
          "attributes": {
            "ROUTING": "X4Y13/F4;;1;X4Y13/XD4;X4Y13/XD4/F4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_82_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9264 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F7;;1;X4Y17/W270;X4Y17/W270/F7;1;X4Y17/D4;X4Y17/D4/W270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_82_D": {
          "hide_name": 0,
          "bits": [ 9262 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F4;;1;X4Y17/SN20;X4Y17/SN20/F4;1;X4Y18/S260;X4Y18/S260/S121;1;X4Y19/D5;X4Y19/D5/S261;1;X4Y19/XD5;X4Y19/XD5/D5;1"
          }
        },
        "row1.textBuffer_DFFE_Q_81_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9259 ] ,
          "attributes": {
            "ROUTING": "X5Y16/F4;;1;X5Y16/C0;X5Y16/C0/F4;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_81_D": {
          "hide_name": 0,
          "bits": [ 9257 ] ,
          "attributes": {
            "ROUTING": "X5Y16/F0;;1;X5Y16/XD0;X5Y16/XD0/F0;1"
          }
        },
        "row1.textBuffer_DFFE_Q_80_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9254 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F6;;1;X4Y16/C3;X4Y16/C3/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_80_D": {
          "hide_name": 0,
          "bits": [ 9252 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F3;;1;X4Y16/XD3;X4Y16/XD3/F3;1"
          }
        },
        "row1.textBuffer_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 9250 ] ,
          "attributes": {
            "ROUTING": "X7Y19/F1;;1;X7Y19/XD1;X7Y19/XD1/F1;1"
          }
        },
        "row1.textBuffer_DFFE_Q_79_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9244 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F4;;1;X4Y11/S100;X4Y11/S100/F4;1;X4Y11/D5;X4Y11/D5/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_79_D": {
          "hide_name": 0,
          "bits": [ 9242 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F5;;1;X4Y11/XD5;X4Y11/XD5/F5;1"
          }
        },
        "row1.textBuffer_DFFE_Q_78_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9239 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F6;;1;X3Y11/X03;X3Y11/X03/F6;1;X3Y11/D2;X3Y11/D2/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_78_D": {
          "hide_name": 0,
          "bits": [ 9237 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F2;;1;X3Y11/D3;X3Y11/D3/F2;1;X3Y11/XD3;X3Y11/XD3/D3;1"
          }
        },
        "row1.textBuffer_DFFE_Q_77_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9234 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F6;;1;X4Y11/S130;X4Y11/S130/F6;1;X4Y11/D7;X4Y11/D7/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_77_D": {
          "hide_name": 0,
          "bits": [ 9232 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F7;;1;X4Y11/A1;X4Y11/A1/F7;1;X4Y11/XD1;X4Y11/XD1/A1;1"
          }
        },
        "row1.textBuffer_DFFE_Q_76_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9229 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F7;;1;X2Y11/S270;X2Y11/S270/F7;1;X2Y11/D2;X2Y11/D2/S270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_76_D": {
          "hide_name": 0,
          "bits": [ 9227 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F2;;1;X2Y11/D5;X2Y11/D5/F2;1;X2Y11/XD5;X2Y11/XD5/D5;1"
          }
        },
        "row1.textBuffer_DFFE_Q_75_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9224 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F6;;1;X2Y12/X03;X2Y12/X03/F6;1;X2Y12/D2;X2Y12/D2/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_75_D": {
          "hide_name": 0,
          "bits": [ 9222 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F2;;1;X2Y12/XD2;X2Y12/XD2/F2;1"
          }
        },
        "row1.textBuffer_DFFE_Q_79_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9220 ] ,
          "attributes": {
            "ROUTING": "X2Y17/F5;;1;X2Y17/N130;X2Y17/N130/F5;1;X2Y17/C7;X2Y17/C7/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_74_D": {
          "hide_name": 0,
          "bits": [ 9218 ] ,
          "attributes": {
            "ROUTING": "X2Y17/F7;;1;X2Y17/A1;X2Y17/A1/F7;1;X2Y17/XD1;X2Y17/XD1/A1;1"
          }
        },
        "row1.textBuffer_DFFE_Q_73_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9215 ] ,
          "attributes": {
            "ROUTING": "X3Y16/F6;;1;X3Y16/S260;X3Y16/S260/F6;1;X3Y16/D0;X3Y16/D0/S260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_73_D": {
          "hide_name": 0,
          "bits": [ 9213 ] ,
          "attributes": {
            "ROUTING": "X3Y16/F0;;1;X3Y16/XD0;X3Y16/XD0/F0;1"
          }
        },
        "row1.textBuffer_DFFE_Q_72_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9210 ] ,
          "attributes": {
            "ROUTING": "X3Y16/F7;;1;X3Y16/N130;X3Y16/N130/F7;1;X3Y16/W830;X3Y16/W830/N130;1;X4Y16/W260;X4Y16/W260/E838;1;X3Y16/C1;X3Y16/C1/W261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_72_D": {
          "hide_name": 0,
          "bits": [ 9208 ] ,
          "attributes": {
            "ROUTING": "X3Y16/F1;;1;X3Y16/XD1;X3Y16/XD1/F1;1"
          }
        },
        "row1.textBuffer_DFFE_Q_71_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9204 ] ,
          "attributes": {
            "ROUTING": "X8Y12/F3;;1;X8Y12/E100;X8Y12/E100/F3;1;X8Y12/C1;X8Y12/C1/E100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_71_D": {
          "hide_name": 0,
          "bits": [ 9202 ] ,
          "attributes": {
            "ROUTING": "X8Y12/F1;;1;X8Y12/B5;X8Y12/B5/F1;1;X8Y12/XD5;X8Y12/XD5/B5;1"
          }
        },
        "row1.textBuffer_DFFE_Q_70_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9199 ] ,
          "attributes": {
            "ROUTING": "X8Y11/F0;;1;X8Y11/E100;X8Y11/E100/F0;1;X8Y11/S220;X8Y11/S220/E100;1;X8Y11/C5;X8Y11/C5/S220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_70_D": {
          "hide_name": 0,
          "bits": [ 9197 ] ,
          "attributes": {
            "ROUTING": "X8Y11/F5;;1;X8Y11/A1;X8Y11/A1/F5;1;X8Y11/XD1;X8Y11/XD1/A1;1"
          }
        },
        "row1.textBuffer_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9195 ] ,
          "attributes": {
            "ROUTING": "X8Y11/F2;;1;X8Y11/XD2;X8Y11/XD2/F2;1"
          }
        },
        "row1.textBuffer_DFFE_Q_6_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9192 ] ,
          "attributes": {
            "ROUTING": "X8Y11/C3;X8Y11/C3/F6;1;X8Y11/F6;;1;X8Y11/C0;X8Y11/C0/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_69_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9189 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F7;;1;X7Y11/X08;X7Y11/X08/F7;1;X7Y11/C5;X7Y11/C5/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_69_D": {
          "hide_name": 0,
          "bits": [ 9187 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F5;;1;X7Y11/A1;X7Y11/A1/F5;1;X7Y11/XD1;X7Y11/XD1/A1;1"
          }
        },
        "row1.textBuffer_DFFE_Q_68_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9184 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F3;;1;X4Y12/E100;X4Y12/E100/F3;1;X4Y12/C0;X4Y12/C0/E100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_68_D": {
          "hide_name": 0,
          "bits": [ 9182 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F0;;1;X4Y12/D4;X4Y12/D4/F0;1;X4Y12/XD4;X4Y12/XD4/D4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_67_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9179 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F1;;1;X6Y12/X02;X6Y12/X02/F1;1;X6Y12/C2;X6Y12/C2/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_67_D": {
          "hide_name": 0,
          "bits": [ 9177 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F2;;1;X6Y12/XD2;X6Y12/XD2/F2;1"
          }
        },
        "row1.textBuffer_DFFE_Q_72_D_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 9168 ] ,
          "attributes": {
            "ROUTING": "X3Y16/X04;X3Y16/X04/S272;1;X3Y16/B0;X3Y16/B0/X04;1;X4Y11/B7;X4Y11/B7/E231;1;X2Y17/A7;X2Y17/A7/W271;1;X2Y11/S230;X2Y11/S230/W231;1;X2Y12/B2;X2Y12/B2/S231;1;X4Y17/B3;X4Y17/B3/W240;1;X3Y11/B2;X3Y11/B2/N232;1;X3Y14/S270;X3Y14/S270/F7;1;X3Y16/A1;X3Y16/A1/S272;1;X3Y11/W230;X3Y11/W230/N232;1;X2Y11/B2;X2Y11/B2/W231;1;X3Y14/N130;X3Y14/N130/F7;1;X3Y13/N230;X3Y13/N230/N131;1;X3Y11/E230;X3Y11/E230/N232;1;X4Y11/X02;X4Y11/X02/E231;1;X4Y11/A3;X4Y11/A3/X02;1;X4Y11/B5;X4Y11/B5/E231;1;X3Y16/S270;X3Y16/S270/S272;1;X3Y17/W270;X3Y17/W270/S271;1;X3Y14/F7;;1;X3Y18/E240;X3Y18/E240/S824;1;X3Y14/S820;X3Y14/S820/F7;1;X4Y18/N240;X4Y18/N240/E241;1;X4Y17/W240;X4Y17/W240/N241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_66_D_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9165 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F6;;1;X4Y17/X03;X4Y17/X03/F6;1;X4Y17/B2;X4Y17/B2/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_66_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9164 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F3;;1;X4Y17/N130;X4Y17/N130/F3;1;X4Y17/A2;X4Y17/A2/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_66_D": {
          "hide_name": 0,
          "bits": [ 9162 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F2;;1;X4Y17/D0;X4Y17/D0/F2;1;X4Y17/XD0;X4Y17/XD0/D0;1"
          }
        },
        "row1.textBuffer_DFFE_Q_65_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9159 ] ,
          "attributes": {
            "ROUTING": "X6Y17/F0;;1;X6Y17/W100;X6Y17/W100/F0;1;X6Y17/E230;X6Y17/E230/W100;1;X6Y17/C4;X6Y17/C4/E230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_65_D": {
          "hide_name": 0,
          "bits": [ 9157 ] ,
          "attributes": {
            "ROUTING": "X6Y17/F4;;1;X6Y17/XD4;X6Y17/XD4/F4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9155 ] ,
          "attributes": {
            "ROUTING": "X5Y19/SN10;X5Y19/SN10/F0;1;X5Y18/N210;X5Y18/N210/N111;1;X5Y17/X02;X5Y17/X02/N211;1;X5Y17/C3;X5Y17/C3/X02;1;X5Y19/F0;;1;X5Y19/EW20;X5Y19/EW20/F0;1;X6Y19/E260;X6Y19/E260/E121;1;X7Y19/C0;X7Y19/C0/E261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_1_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9154 ] ,
          "attributes": {
            "ROUTING": "X6Y11/E260;X6Y11/E260/E232;1;X8Y11/S260;X8Y11/S260/E262;1;X8Y12/X03;X8Y12/X03/S261;1;X8Y12/B3;X8Y12/B3/X03;1;X5Y13/S200;X5Y13/S200/S202;1;X5Y15/S210;X5Y15/S210/S202;1;X5Y17/B3;X5Y17/B3/S212;1;X4Y13/S800;X4Y13/S800/S232;1;X4Y17/E230;X4Y17/E230/S804;1;X6Y17/B0;X6Y17/B0/E232;1;X8Y11/S240;X8Y11/S240/E241;1;X8Y11/B0;X8Y11/B0/S240;1;X4Y11/E100;X4Y11/E100/F3;1;X5Y11/E240;X5Y11/E240/E101;1;X7Y11/E240;X7Y11/E240/E242;1;X7Y11/B7;X7Y11/B7/E240;1;X5Y11/S200;X5Y11/S200/E101;1;X4Y11/E230;X4Y11/E230/F3;1;X6Y11/S230;X6Y11/S230/E232;1;X6Y12/B1;X6Y12/B1/S231;1;X4Y11/F3;;1;X4Y11/S230;X4Y11/S230/F3;1;X4Y12/B3;X4Y12/B3/S231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_64_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9151 ] ,
          "attributes": {
            "ROUTING": "X5Y17/F3;;1;X5Y17/E130;X5Y17/E130/F3;1;X5Y17/C2;X5Y17/C2/E130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_64_D": {
          "hide_name": 0,
          "bits": [ 9149 ] ,
          "attributes": {
            "ROUTING": "X5Y17/F2;;1;X5Y17/XD2;X5Y17/XD2/F2;1"
          }
        },
        "row1.textBuffer_DFFE_Q_63_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9146 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F7;;1;X1Y12/W130;X1Y12/W130/F7;1;X1Y12/D2;X1Y12/D2/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_63_D": {
          "hide_name": 0,
          "bits": [ 9144 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F2;;1;X1Y12/XD2;X1Y12/XD2/F2;1"
          }
        },
        "row1.textBuffer_DFFE_Q_62_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9141 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F4;;1;X2Y11/W130;X2Y11/W130/F4;1;X2Y11/D3;X2Y11/D3/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_62_D": {
          "hide_name": 0,
          "bits": [ 9139 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F3;;1;X2Y11/B0;X2Y11/B0/F3;1;X2Y11/XD0;X2Y11/XD0/B0;1"
          }
        },
        "row1.textBuffer_DFFE_Q_61_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9132 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F3;;1;X1Y11/X02;X1Y11/X02/F3;1;X1Y11/D5;X1Y11/D5/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_61_D": {
          "hide_name": 0,
          "bits": [ 9130 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F5;;1;X1Y11/XD5;X1Y11/XD5/F5;1"
          }
        },
        "row1.textBuffer_DFFE_Q_60_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9127 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F6;;1;X1Y15/X03;X1Y15/X03/F6;1;X1Y15/D2;X1Y15/D2/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_60_D": {
          "hide_name": 0,
          "bits": [ 9125 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F2;;1;X1Y15/D1;X1Y15/D1/F2;1;X1Y15/XD1;X1Y15/XD1/D1;1"
          }
        },
        "row1.textBuffer_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9123 ] ,
          "attributes": {
            "ROUTING": "X8Y11/F3;;1;X8Y11/XD3;X8Y11/XD3/F3;1"
          }
        },
        "row1.textBuffer_DFFE_Q_5_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9120 ] ,
          "attributes": {
            "ROUTING": "X7Y11/N130;X7Y11/N130/F2;1;X7Y11/C7;X7Y11/C7/N130;1;X7Y11/F2;;1;X7Y11/S220;X7Y11/S220/F2;1;X7Y13/C5;X7Y13/C5/S222;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_59_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9117 ] ,
          "attributes": {
            "ROUTING": "X2Y16/F3;;1;X2Y16/X02;X2Y16/X02/F3;1;X2Y16/D7;X2Y16/D7/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_59_D": {
          "hide_name": 0,
          "bits": [ 9115 ] ,
          "attributes": {
            "ROUTING": "X2Y16/F7;;1;X2Y16/A0;X2Y16/A0/F7;1;X2Y16/XD0;X2Y16/XD0/A0;1"
          }
        },
        "row1.textBuffer_DFFE_Q_58_D": {
          "hide_name": 0,
          "bits": [ 9112 ] ,
          "attributes": {
            "ROUTING": "X4Y20/F5;;1;X4Y20/A1;X4Y20/A1/F5;1;X4Y20/XD1;X4Y20/XD1/A1;1"
          }
        },
        "row1.textBuffer_DFFE_Q_57_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9108 ] ,
          "attributes": {
            "ROUTING": "X4Y20/S270;X4Y20/S270/F7;1;X4Y20/D3;X4Y20/D3/S270;1;X4Y20/F7;;1;X4Y20/X04;X4Y20/X04/F7;1;X4Y20/D5;X4Y20/D5/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_57_D": {
          "hide_name": 0,
          "bits": [ 9106 ] ,
          "attributes": {
            "ROUTING": "X4Y20/F3;;1;X4Y20/XD3;X4Y20/XD3/F3;1"
          }
        },
        "row1.textBuffer_DFFE_Q_57_D_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9104 ] ,
          "attributes": {
            "ROUTING": "X4Y20/C3;X4Y20/C3/F4;1;X4Y20/C5;X4Y20/C5/F4;1;X4Y20/F4;;1;X4Y20/S240;X4Y20/S240/F4;1;X4Y20/B0;X4Y20/B0/S240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_56_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9101 ] ,
          "attributes": {
            "ROUTING": "X4Y20/F0;;1;X4Y20/D6;X4Y20/D6/F0;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_56_D_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 9093 ] ,
          "attributes": {
            "ROUTING": "X4Y17/E270;X4Y17/E270/S272;1;X5Y17/A2;X5Y17/A2/E271;1;X1Y11/C3;X1Y11/C3/W241;1;X4Y15/S220;X4Y15/S220/E121;1;X4Y17/S220;X4Y17/S220/S222;1;X4Y19/S230;X4Y19/S230/S222;1;X4Y20/X08;X4Y20/X08/S231;1;X4Y20/B6;X4Y20/B6/X08;1;X1Y11/S250;X1Y11/S250/W252;1;X1Y12/X06;X1Y12/X06/S251;1;X1Y12/C7;X1Y12/C7/X06;1;X7Y11/X05;X7Y11/X05/W221;1;X7Y11/A5;X7Y11/A5/X05;1;X6Y15/S230;X6Y15/S230/E232;1;X6Y17/A4;X6Y17/A4/S232;1;X8Y15/N260;X8Y15/N260/E262;1;X8Y13/N260;X8Y13/N260/N262;1;X8Y11/X07;X8Y11/X07/N262;1;X8Y11/A5;X8Y11/A5/X07;1;X3Y16/W240;X3Y16/W240/S101;1;X2Y16/C3;X2Y16/C3/W241;1;X4Y15/S270;X4Y15/S270/E131;1;X4Y17/X04;X4Y17/X04/S272;1;X4Y17/C3;X4Y17/C3/X04;1;X7Y12/E250;X7Y12/E250/E252;1;X8Y12/A1;X8Y12/A1/E251;1;X4Y15/E820;X4Y15/E820/E121;1;X8Y15/N270;X8Y15/N270/E824;1;X8Y13/N220;X8Y13/N220/N272;1;X5Y12/E250;X5Y12/E250/E252;1;X6Y12/A2;X6Y12/A2/E251;1;X3Y15/N250;X3Y15/N250/F5;1;X3Y13/N250;X3Y13/N250/N252;1;X3Y12/E250;X3Y12/E250/N251;1;X4Y12/A0;X4Y12/A0/E251;1;X2Y11/C4;X2Y11/C4/X08;1;X3Y11/W250;X3Y11/W250/N252;1;X6Y15/E260;X6Y15/E260/E232;1;X4Y15/E230;X4Y15/E230/E131;1;X4Y16/S200;X4Y16/S200/E201;1;X4Y18/S210;X4Y18/S210/S202;1;X4Y20/A7;X4Y20/A7/S212;1;X2Y11/X08;X2Y11/X08/W251;1;X3Y15/EW20;X3Y15/EW20/F5;1;X2Y15/W260;X2Y15/W260/W121;1;X1Y15/C6;X1Y15/C6/W261;1;X8Y11/W220;X8Y11/W220/N222;1;X3Y15/F5;;1;X3Y15/S100;X3Y15/S100/F5;1;X3Y16/E200;X3Y16/E200/S101;1;X2Y15/N820;X2Y15/N820/W121;1;X3Y15/E130;X3Y15/E130/F5;1;X2Y11/W240;X2Y11/W240/N824;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_56_D": {
          "hide_name": 0,
          "bits": [ 9090 ] ,
          "attributes": {
            "ROUTING": "X4Y20/F6;;1;X4Y20/C2;X4Y20/C2/F6;1;X4Y20/XD2;X4Y20/XD2/C2;1"
          }
        },
        "row1.textBuffer_DFFE_Q_55_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9087 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F6;;1;X1Y11/W100;X1Y11/W100/F6;1;X1Y11/D1;X1Y11/D1/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_55_D": {
          "hide_name": 0,
          "bits": [ 9085 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F1;;1;X1Y11/B2;X1Y11/B2/F1;1;X1Y11/XD2;X1Y11/XD2/B2;1"
          }
        },
        "row1.textBuffer_DFFE_Q_54_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9082 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F5;;1;X1Y15/W130;X1Y15/W130/F5;1;X1Y15/D3;X1Y15/D3/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_54_D": {
          "hide_name": 0,
          "bits": [ 9080 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F3;;1;X1Y15/XD3;X1Y15/XD3/F3;1"
          }
        },
        "row1.textBuffer_DFFE_Q_53_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9077 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F7;;1;X1Y11/S100;X1Y11/S100/F7;1;X1Y11/D4;X1Y11/D4/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_53_D": {
          "hide_name": 0,
          "bits": [ 9075 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F4;;1;X1Y11/XD4;X1Y11/XD4/F4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_61_D_LUT4_F_I1_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 9073 ] ,
          "attributes": {
            "ROUTING": "X1Y13/F0;;1;X1Y13/D4;X1Y13/D4/F0;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_52_D": {
          "hide_name": 0,
          "bits": [ 9071 ] ,
          "attributes": {
            "ROUTING": "X1Y13/F4;;1;X1Y13/XD4;X1Y13/XD4/F4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_51_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9068 ] ,
          "attributes": {
            "ROUTING": "X2Y16/F6;;1;X2Y16/N260;X2Y16/N260/F6;1;X2Y16/D5;X2Y16/D5/N260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_51_D": {
          "hide_name": 0,
          "bits": [ 9066 ] ,
          "attributes": {
            "ROUTING": "X2Y16/F5;;1;X2Y16/XD5;X2Y16/XD5/F5;1"
          }
        },
        "row1.textBuffer_DFFE_Q_50_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9063 ] ,
          "attributes": {
            "ROUTING": "X3Y21/F4;;1;X3Y21/X03;X3Y21/X03/F4;1;X3Y21/D3;X3Y21/D3/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_50_D": {
          "hide_name": 0,
          "bits": [ 9061 ] ,
          "attributes": {
            "ROUTING": "X3Y21/F3;;1;X3Y21/B1;X3Y21/B1/F3;1;X3Y21/XD1;X3Y21/XD1/B1;1"
          }
        },
        "row1.textBuffer_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9059 ] ,
          "attributes": {
            "ROUTING": "X7Y13/F5;;1;X7Y13/A2;X7Y13/A2/F5;1;X7Y13/XD2;X7Y13/XD2/A2;1"
          }
        },
        "row1.textBuffer_DFFE_Q_4_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9056 ] ,
          "attributes": {
            "ROUTING": "X4Y12/E130;X4Y12/E130/F7;1;X4Y12/C3;X4Y12/C3/E130;1;X4Y12/F7;;1;X4Y12/SN20;X4Y12/SN20/F7;1;X4Y13/E260;X4Y13/E260/S121;1;X6Y13/C1;X6Y13/C1/E262;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_49_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9053 ] ,
          "attributes": {
            "ROUTING": "X4Y21/F0;;1;X4Y21/D7;X4Y21/D7/F0;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_49_D": {
          "hide_name": 0,
          "bits": [ 9051 ] ,
          "attributes": {
            "ROUTING": "X4Y21/F7;;1;X4Y21/A5;X4Y21/A5/F7;1;X4Y21/XD5;X4Y21/XD5/A5;1"
          }
        },
        "row1.textBuffer_DFFE_Q_50_D_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 9044 ] ,
          "attributes": {
            "ROUTING": "X2Y14/N200;X2Y14/N200/W101;1;X2Y12/N200;X2Y12/N200/N202;1;X2Y11/X01;X2Y11/X01/N201;1;X2Y11/B3;X2Y11/B3/X01;1;X1Y13/C0;X1Y13/C0/W230;1;X1Y12/B2;X1Y12/B2/X01;1;X4Y20/A4;X4Y20/A4/X05;1;X4Y20/X05;X4Y20/X05/N202;1;X5Y22/N200;X5Y22/N200/E202;1;X5Y21/C7;X5Y21/C7/N201;1;X2Y16/X05;X2Y16/X05/S202;1;X2Y16/B7;X2Y16/B7/X05;1;X2Y14/W800;X2Y14/W800/W101;1;X1Y14/S230;X1Y14/S230/E804;1;X1Y15/B2;X1Y15/B2/S231;1;X3Y18/S230;X3Y18/S230/S232;1;X3Y20/S230;X3Y20/S230/S232;1;X3Y21/B3;X3Y21/B3/S231;1;X2Y14/S200;X2Y14/S200/W101;1;X2Y16/C6;X2Y16/C6/S202;1;X3Y14/S230;X3Y14/S230/F3;1;X3Y16/S230;X3Y16/S230/S232;1;X3Y18/S800;X3Y18/S800/S232;1;X3Y22/E200;X3Y22/E200/S804;1;X4Y22/N200;X4Y22/N200/E201;1;X4Y21/X01;X4Y21/X01/N201;1;X4Y21/C0;X4Y21/C0/X01;1;X1Y12/X01;X1Y12/X01/N202;1;X2Y14/S240;X2Y14/S240/W101;1;X2Y15/W240;X2Y15/W240/S241;1;X1Y15/C5;X1Y15/C5/W241;1;X1Y12/N200;X1Y12/N200/N202;1;X1Y11/C6;X1Y11/C6/N201;1;X1Y13/W230;X1Y13/W230/N231;1;X3Y14/W230;X3Y14/W230/F3;1;X1Y14/N230;X1Y14/N230/W232;1;X1Y11/X01;X1Y11/X01/N201;1;X3Y14/F3;;1;X3Y14/W100;X3Y14/W100/F3;1;X1Y14/N200;X1Y14/N200/E804;1;X1Y11/C7;X1Y11/C7/N201;1;X1Y11/B5;X1Y11/B5/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_48_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9041 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F7;;1;X5Y21/X04;X5Y21/X04/F7;1;X5Y21/C2;X5Y21/C2/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_48_D": {
          "hide_name": 0,
          "bits": [ 9039 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F2;;1;X5Y21/D1;X5Y21/D1/F2;1;X5Y21/XD1;X5Y21/XD1/D1;1"
          }
        },
        "row1.textBuffer_DFFE_Q_40_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9037 ] ,
          "attributes": {
            "ROUTING": "X1Y13/F1;;1;X1Y13/W130;X1Y13/W130/F1;1;X1Y13/N270;X1Y13/N270/W130;1;X1Y13/D7;X1Y13/D7/N270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_47_D": {
          "hide_name": 0,
          "bits": [ 9035 ] ,
          "attributes": {
            "ROUTING": "X1Y13/F7;;1;X1Y13/A5;X1Y13/A5/F7;1;X1Y13/XD5;X1Y13/XD5/A5;1"
          }
        },
        "row1.textBuffer_DFFE_Q_46_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9032 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F2;;1;X2Y13/D5;X2Y13/D5/F2;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_46_D": {
          "hide_name": 0,
          "bits": [ 9030 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F5;;1;X2Y13/XD5;X2Y13/XD5/F5;1"
          }
        },
        "row1.textBuffer_DFFE_Q_45_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9027 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F1;;1;X2Y12/X06;X2Y12/X06/F1;1;X2Y12/D0;X2Y12/D0/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_45_D": {
          "hide_name": 0,
          "bits": [ 9025 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F0;;1;X2Y12/D4;X2Y12/D4/F0;1;X2Y12/XD4;X2Y12/XD4/D4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_44_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9022 ] ,
          "attributes": {
            "ROUTING": "X1Y14/F6;;1;X1Y14/C5;X1Y14/C5/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_44_D": {
          "hide_name": 0,
          "bits": [ 9020 ] ,
          "attributes": {
            "ROUTING": "X1Y14/F5;;1;X1Y14/A2;X1Y14/A2/F5;1;X1Y14/XD2;X1Y14/XD2/A2;1"
          }
        },
        "row1.textBuffer_DFFE_Q_43_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9017 ] ,
          "attributes": {
            "ROUTING": "X1Y16/F5;;1;X1Y16/S100;X1Y16/S100/F5;1;X1Y16/D4;X1Y16/D4/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_43_D": {
          "hide_name": 0,
          "bits": [ 9015 ] ,
          "attributes": {
            "ROUTING": "X1Y16/F4;;1;X1Y16/C1;X1Y16/C1/F4;1;X1Y16/XD1;X1Y16/XD1/C1;1"
          }
        },
        "row1.textBuffer_DFFE_Q_42_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9012 ] ,
          "attributes": {
            "ROUTING": "X4Y21/F1;;1;X4Y21/B2;X4Y21/B2/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_42_D": {
          "hide_name": 0,
          "bits": [ 9010 ] ,
          "attributes": {
            "ROUTING": "X4Y21/F2;;1;X4Y21/D4;X4Y21/D4/F2;1;X4Y21/XD4;X4Y21/XD4/D4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_41_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9007 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F4;;1;X5Y22/W100;X5Y22/W100/F4;1;X5Y22/D1;X5Y22/D1/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_41_D": {
          "hide_name": 0,
          "bits": [ 9005 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F1;;1;X5Y22/XD1;X5Y22/XD1/F1;1"
          }
        },
        "row1.textBuffer_DFFE_Q_42_D_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 8997 ] ,
          "attributes": {
            "ROUTING": "X1Y13/C1;X1Y13/C1/E262;1;X4Y15/W250;X4Y15/W250/E838;1;X2Y15/W250;X2Y15/W250/W252;1;X1Y15/S250;X1Y15/S250/W251;1;X1Y15/B3;X1Y15/B3/S250;1;X5Y21/A2;X5Y21/A2/E252;1;X0Y13/W260;X0Y13/W260/N262;1;X1Y13/X03;X1Y13/X03/E262;1;X1Y13/B4;X1Y13/B4/X03;1;X1Y14/C6;X1Y14/C6/E261;1;X5Y20/X04;X5Y20/X04/E252;1;X5Y20/C2;X5Y20/C2/X04;1;X1Y11/X03;X1Y11/X03/W262;1;X1Y11/B4;X1Y11/B4/X03;1;X0Y15/N260;X0Y15/N260/E834;1;X3Y15/W830;X3Y15/W830/F6;1;X0Y14/E260;X0Y14/E260/N261;1;X2Y13/C2;X2Y13/C2/S262;1;X3Y16/S830;X3Y16/S830/S131;1;X3Y20/E250;X3Y20/E250/S834;1;X4Y20/S250;X4Y20/S250/E251;1;X4Y21/A2;X4Y21/A2/S251;1;X3Y23/E250;X3Y23/E250/S838;1;X5Y23/N250;X5Y23/N250/E252;1;X5Y22/X06;X5Y22/X06/N251;1;X5Y22/C4;X5Y22/C4/X06;1;X1Y16/X08;X1Y16/X08/W272;1;X1Y16/C5;X1Y16/C5/X08;1;X2Y11/S260;X2Y11/S260/W261;1;X2Y12/C1;X2Y12/C1/S261;1;X3Y15/S130;X3Y15/S130/F6;1;X3Y16/W270;X3Y16/W270/S131;1;X2Y16/X08;X2Y16/X08/W271;1;X2Y16/B5;X2Y16/B5/X08;1;X3Y21/B4;X3Y21/B4/N252;1;X4Y21/X04;X4Y21/X04/E251;1;X4Y21/C1;X4Y21/C1/X04;1;X3Y15/S830;X3Y15/S830/F6;1;X3Y23/N250;X3Y23/N250/S838;1;X3Y21/E250;X3Y21/E250/N252;1;X4Y21/X08;X4Y21/X08/E251;1;X4Y21/B7;X4Y21/B7/X08;1;X3Y15/F6;;1;X3Y15/N830;X3Y15/N830/F6;1;X3Y11/W260;X3Y11/W260/N834;1;X1Y11/W260;X1Y11/W260/W262;1;X0Y11/E270;X0Y11/E270/E262;1;X1Y11/X04;X1Y11/X04/E271;1;X1Y11/B1;X1Y11/B1/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_40_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8993 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F2;;1;X5Y20/D0;X5Y20/D0/F2;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_40_D": {
          "hide_name": 0,
          "bits": [ 8991 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F0;;1;X5Y20/D5;X5Y20/D5/F0;1;X5Y20/XD5;X5Y20/XD5/D5;1"
          }
        },
        "row1.textBuffer_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8989 ] ,
          "attributes": {
            "ROUTING": "X6Y13/F1;;1;X6Y13/B3;X6Y13/B3/F1;1;X6Y13/XD3;X6Y13/XD3/B3;1"
          }
        },
        "row1.textBuffer_DFFE_Q_3_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8986 ] ,
          "attributes": {
            "ROUTING": "X6Y12/E100;X6Y12/E100/F0;1;X6Y12/C1;X6Y12/C1/E100;1;X6Y12/F0;;1;X6Y12/SN20;X6Y12/SN20/F0;1;X6Y13/S260;X6Y13/S260/S121;1;X6Y14/C2;X6Y14/C2/S261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_39_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8983 ] ,
          "attributes": {
            "ROUTING": "X1Y16/F7;;1;X1Y16/E270;X1Y16/E270/F7;1;X1Y16/D0;X1Y16/D0/E270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_39_D": {
          "hide_name": 0,
          "bits": [ 8981 ] ,
          "attributes": {
            "ROUTING": "X1Y16/F0;;1;X1Y16/XD0;X1Y16/XD0/F0;1"
          }
        },
        "row1.textBuffer_DFFE_Q_38_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8978 ] ,
          "attributes": {
            "ROUTING": "X1Y13/F2;;1;X1Y13/D3;X1Y13/D3/F2;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_38_D": {
          "hide_name": 0,
          "bits": [ 8976 ] ,
          "attributes": {
            "ROUTING": "X1Y13/F3;;1;X1Y13/XD3;X1Y13/XD3/F3;1"
          }
        },
        "row1.textBuffer_DFFE_Q_37_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8973 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F6;;1;X2Y13/W100;X2Y13/W100/F6;1;X2Y13/D1;X2Y13/D1/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_37_D": {
          "hide_name": 0,
          "bits": [ 8971 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F1;;1;X2Y13/B3;X2Y13/B3/F1;1;X2Y13/XD3;X2Y13/XD3/B3;1"
          }
        },
        "row1.textBuffer_DFFE_Q_36_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8968 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F0;;1;X1Y15/X05;X1Y15/X05/F0;1;X1Y15/C4;X1Y15/C4/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_36_D": {
          "hide_name": 0,
          "bits": [ 8966 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F4;;1;X1Y15/XD4;X1Y15/XD4/F4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_35_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8963 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F6;;1;X2Y15/E260;X2Y15/E260/F6;1;X2Y15/D2;X2Y15/D2/E260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_35_D": {
          "hide_name": 0,
          "bits": [ 8961 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F2;;1;X2Y15/XD2;X2Y15/XD2/F2;1"
          }
        },
        "row1.textBuffer_DFFE_Q_34_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8958 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F6;;1;X5Y21/W100;X5Y21/W100/F6;1;X5Y21/B4;X5Y21/B4/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_34_D": {
          "hide_name": 0,
          "bits": [ 8956 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F4;;1;X5Y21/XD4;X5Y21/XD4/F4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_33_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8953 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F7;;1;X5Y22/S270;X5Y22/S270/F7;1;X5Y22/D3;X5Y22/D3/S270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_33_D": {
          "hide_name": 0,
          "bits": [ 8951 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F3;;1;X5Y22/XD3;X5Y22/XD3/F3;1"
          }
        },
        "row1.textBuffer_DFFE_Q_34_D_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 8943 ] ,
          "attributes": {
            "ROUTING": "X5Y19/S230;X5Y19/S230/S232;1;X5Y20/B0;X5Y20/B0/S231;1;X2Y13/S230;X2Y13/S230/W231;1;X2Y13/C6;X2Y13/C6/S230;1;X1Y15/X04;X1Y15/X04/W271;1;X1Y15/C0;X1Y15/C0/X04;1;X1Y16/B4;X1Y16/B4/W231;1;X5Y19/C5;X5Y19/C5/X08;1;X5Y22/C7;X5Y22/C7/N201;1;X0Y16/W260;X0Y16/W260/W232;1;X1Y16/C7;X1Y16/C7/E262;1;X1Y14/B5;X1Y14/B5/N251;1;X6Y22/W230;X6Y22/W230/N231;1;X1Y13/N230;X1Y13/N230/W232;1;X1Y13/C2;X1Y13/C2/N230;1;X1Y15/N250;X1Y15/N250/E834;1;X2Y13/B5;X2Y13/B5/W231;1;X5Y23/N200;X5Y23/N200/E101;1;X2Y15/S230;X2Y15/S230/W131;1;X2Y15/C6;X2Y15/C6/S230;1;X3Y15/N230;X3Y15/N230/F3;1;X3Y13/W230;X3Y13/W230/N232;1;X5Y21/B6;X5Y21/B6/X05;1;X4Y23/N200;X4Y23/N200/E808;1;X4Y21/X07;X4Y21/X07/N202;1;X4Y21/B1;X4Y21/B1/X07;1;X3Y19/S800;X3Y19/S800/S232;1;X3Y23/W800;X3Y23/W800/S804;1;X4Y23/E100;X4Y23/E100/E808;1;X5Y19/S800;X5Y19/S800/S232;1;X5Y23/E230;X5Y23/E230/S804;1;X6Y23/N230;X6Y23/N230/E231;1;X3Y17/S230;X3Y17/S230/S232;1;X3Y15/S230;X3Y15/S230/F3;1;X2Y16/W230;X2Y16/W230/S231;1;X5Y22/B1;X5Y22/B1/W231;1;X2Y15/W270;X2Y15/W270/W131;1;X3Y17/E230;X3Y17/E230/S232;1;X5Y17/S230;X5Y17/S230/E232;1;X5Y19/X08;X5Y19/X08/S232;1;X2Y15/W830;X2Y15/W830/W131;1;X1Y13/B7;X1Y13/B7/N252;1;X3Y15/F3;;1;X3Y15/W130;X3Y15/W130/F3;1;X2Y13/N230;X2Y13/N230/W231;1;X2Y12/B0;X2Y12/B0/N231;1;X5Y21/X05;X5Y21/X05/N202;1;X5Y21/A4;X5Y21/A4/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_32_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8939 ] ,
          "attributes": {
            "ROUTING": "X5Y19/F5;;1;X5Y19/X04;X5Y19/X04/F5;1;X5Y19/D7;X5Y19/D7/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_32_D": {
          "hide_name": 0,
          "bits": [ 8937 ] ,
          "attributes": {
            "ROUTING": "X5Y19/F7;;1;X5Y19/A1;X5Y19/A1/F7;1;X5Y19/XD1;X5Y19/XD1/A1;1"
          }
        },
        "row1.textBuffer_DFFE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 8934 ] ,
          "attributes": {
            "ROUTING": "X7Y12/F5;;1;X7Y12/A3;X7Y12/A3/F5;1;X7Y12/XD3;X7Y12/XD3/A3;1"
          }
        },
        "row1.textBuffer_DFFE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 8931 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F3;;1;X7Y14/XD3;X7Y14/XD3/F3;1"
          }
        },
        "row1.textBuffer_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8929 ] ,
          "attributes": {
            "ROUTING": "X6Y14/F2;;1;X6Y14/XD2;X6Y14/XD2/F2;1"
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_I2_LUT4_F_I1_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8927 ] ,
          "attributes": {
            "ROUTING": "X8Y11/X04;X8Y11/X04/F7;1;X8Y11/C2;X8Y11/C2/X04;1;X8Y11/F7;;1;X8Y11/S100;X8Y11/S100/F7;1;X8Y12/C3;X8Y12/C3/S101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 8917 ] ,
          "attributes": {
            "ROUTING": "X8Y19/F7;;1;X8Y19/E270;X8Y19/E270/F7;1;X8Y19/D1;X8Y19/D1/E270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8916 ] ,
          "attributes": {
            "ROUTING": "X8Y19/F0;;1;X8Y19/E100;X8Y19/E100/F0;1;X8Y19/C1;X8Y19/C1/E100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 8913 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F0;;1;X7Y14/XD0;X7Y14/XD0/F0;1"
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F_I1_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8909 ] ,
          "attributes": {
            "ROUTING": "X6Y12/EW20;X6Y12/EW20/F4;1;X7Y12/C2;X7Y12/C2/E121;1;X6Y12/F4;;1;X6Y12/N240;X6Y12/N240/F4;1;X6Y11/C3;X6Y11/C3/N241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F_I1_LUT2_F_I1_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 8898 ] ,
          "attributes": {
            "ROUTING": "X3Y14/S100;X3Y14/S100/F2;1;X3Y15/S200;X3Y15/S200/S101;1;X3Y16/C7;X3Y16/C7/S201;1;X5Y13/N200;X5Y13/N200/E101;1;X5Y11/X07;X5Y11/X07/N202;1;X5Y11/A2;X5Y11/A2/X07;1;X2Y14/N230;X2Y14/N230/W131;1;X2Y12/X08;X2Y12/X08/N232;1;X2Y12/B6;X2Y12/B6/X08;1;X3Y12/A5;X3Y12/A5/N211;1;X5Y11/E210;X5Y11/E210/E212;1;X6Y11/X06;X6Y11/X06/E211;1;X6Y11/A6;X6Y11/A6/X06;1;X5Y16/A0;X5Y16/A0/E252;1;X4Y17/N250;X4Y17/N250/E251;1;X4Y16/A3;X4Y16/A3/N251;1;X3Y16/E250;X3Y16/E250/S251;1;X3Y14/W130;X3Y14/W130/F2;1;X3Y16/B6;X3Y16/B6/S251;1;X4Y11/B4;X4Y11/B4/E211;1;X2Y12/N260;X2Y12/N260/N232;1;X2Y11/X05;X2Y11/X05/N261;1;X2Y11/B7;X2Y11/B7/X05;1;X3Y11/E210;X3Y11/E210/N212;1;X4Y11/B6;X4Y11/B6/E211;1;X4Y13/E210;X4Y13/E210/E818;1;X6Y13/N210;X6Y13/N210/E212;1;X6Y12/A6;X6Y12/A6/N211;1;X3Y13/N210;X3Y13/N210/N111;1;X3Y11/X08;X3Y11/X08/N212;1;X3Y11/B6;X3Y11/B6/X08;1;X3Y13/W810;X3Y13/W810/N111;1;X4Y13/E100;X4Y13/E100/E818;1;X4Y13/A4;X4Y13/A4/E100;1;X3Y15/W250;X3Y15/W250/S111;1;X2Y15/S250;X2Y15/S250/W251;1;X2Y17/B5;X2Y17/B5/S252;1;X3Y14/F2;;1;X3Y14/SN10;X3Y14/SN10/F2;1;X3Y15/S250;X3Y15/S250/S111;1;X3Y17/E250;X3Y17/E250/S252;1;X4Y17/X08;X4Y17/X08/E251;1;X4Y17/B7;X4Y17/B7/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F_I1_LUT2_F_I1_LUT3_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 8895 ] ,
          "attributes": {
            "ROUTING": "X5Y11/B1;X5Y11/B1/E211;1;X4Y16/SN10;X4Y16/SN10/F0;1;X4Y17/D7;X4Y17/D7/S111;1;X6Y11/S210;X6Y11/S210/E212;1;X6Y12/X08;X6Y12/X08/S211;1;X6Y12/B7;X6Y12/B7/X08;1;X4Y11/E210;X4Y11/E210/N211;1;X6Y11/B3;X6Y11/B3/E212;1;X3Y12/B0;X3Y12/B0/W211;1;X4Y16/W130;X4Y16/W130/F0;1;X4Y16/B6;X4Y16/B6/W130;1;X4Y12/W210;X4Y12/W210/N212;1;X4Y12/N210;X4Y12/N210/N212;1;X4Y16/N200;X4Y16/N200/F0;1;X4Y14/N210;X4Y14/N210/N202;1;X4Y13/B1;X4Y13/B1/N211;1;X4Y16/F0;;1;X4Y16/E130;X4Y16/E130/F0;1;X5Y16/B4;X5Y16/B4/E131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8891 ] ,
          "attributes": {
            "ROUTING": "X6Y13/F0;;1;X6Y13/X05;X6Y13/X05/F0;1;X6Y13/C4;X6Y13/C4/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 8890 ] ,
          "attributes": {
            "ROUTING": "X7Y14/N210;X7Y14/N210/E111;1;X7Y13/A7;X7Y13/A7/N211;1;X6Y14/EW10;X6Y14/EW10/F1;1;X7Y14/A2;X7Y14/A2/E111;1;X6Y14/F1;;1;X6Y14/N100;X6Y14/N100/F1;1;X6Y13/B4;X6Y13/B4/N101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 8887 ] ,
          "attributes": {
            "ROUTING": "X6Y13/F4;;1;X6Y13/XD4;X6Y13/XD4/F4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 8884 ] ,
          "attributes": {
            "ROUTING": "X7Y15/F3;;1;X7Y15/B5;X7Y15/B5/F3;1;X7Y15/XD5;X7Y15/XD5/B5;1"
          }
        },
        "row1.textBuffer_DFFE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 8881 ] ,
          "attributes": {
            "ROUTING": "X7Y20/F2;;1;X7Y20/XD2;X7Y20/XD2/F2;1"
          }
        },
        "row1.textBuffer_DFFE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 8878 ] ,
          "attributes": {
            "ROUTING": "X7Y17/F4;;1;X7Y17/XD4;X7Y17/XD4/F4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F_I1_LUT2_I0_1_F[2]": {
          "hide_name": 0,
          "bits": [ 8876 ] ,
          "attributes": {
            "ROUTING": "X7Y15/W220;X7Y15/W220/S221;1;X7Y15/C3;X7Y15/C3/W220;1;X7Y14/N220;X7Y14/N220/F2;1;X7Y12/C5;X7Y12/C5/N222;1;X7Y14/W220;X7Y14/W220/F2;1;X7Y14/C3;X7Y14/C3/W220;1;X7Y17/C4;X7Y17/C4/S221;1;X7Y16/S220;X7Y16/S220/S222;1;X7Y17/D2;X7Y17/D2/S221;1;X7Y14/E100;X7Y14/E100/F2;1;X7Y14/C0;X7Y14/C0/E100;1;X7Y14/F2;;1;X7Y14/S220;X7Y14/S220/F2;1;X7Y16/S230;X7Y16/S230/S222;1;X7Y18/S230;X7Y18/S230/S232;1;X7Y20/X02;X7Y20/X02/S232;1;X7Y20/C2;X7Y20/C2/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_32_D_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 8869 ] ,
          "attributes": {
            "ROUTING": "X4Y16/W200;X4Y16/W200/S101;1;X2Y16/W200;X2Y16/W200/W202;1;X0Y16/W210;X0Y16/W210/W202;1;X1Y16/B0;X1Y16/B0/E212;1;X5Y15/S200;X5Y15/S200/E101;1;X5Y17/E200;X5Y17/E200/S202;1;X7Y17/X01;X7Y17/X01/E202;1;X7Y17/B2;X7Y17/B2/X01;1;X2Y13/S240;X2Y13/S240/W241;1;X2Y13/B1;X2Y13/B1/S240;1;X8Y14/W250;X8Y14/W250/N251;1;X7Y14/A1;X7Y14/A1/W251;1;X5Y19/B7;X5Y19/B7/S251;1;X4Y15/E100;X4Y15/E100/F5;1;X5Y15/N240;X5Y15/N240/E101;1;X5Y13/E240;X5Y13/E240/N242;1;X6Y13/C0;X6Y13/C0/E241;1;X5Y18/S250;X5Y18/S250/S242;1;X5Y20/S200;X5Y20/S200/S252;1;X5Y21/C6;X5Y21/C6/S201;1;X4Y15/E830;X4Y15/E830/F5;1;X1Y15/B4;X1Y15/B4/N240;1;X8Y15/N250;X8Y15/N250/E834;1;X4Y15/W100;X4Y15/W100/F5;1;X3Y15/W240;X3Y15/W240/W101;1;X1Y15/N240;X1Y15/N240/W242;1;X1Y13/W240;X1Y13/W240/N242;1;X1Y13/B3;X1Y13/B3/W240;1;X2Y15/B2;X2Y15/B2/X03;1;X3Y15/N240;X3Y15/N240/W101;1;X2Y15/X03;X2Y15/X03/W241;1;X3Y13/W240;X3Y13/W240/N242;1;X4Y15/F5;;1;X4Y15/S100;X4Y15/S100/F5;1;X4Y16/E240;X4Y16/E240/S101;1;X5Y16/S240;X5Y16/S240/E241;1;X5Y18/S820;X5Y18/S820/S242;1;X5Y22/W240;X5Y22/W240/S824;1;X5Y22/B3;X5Y22/B3/W240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_24_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8866 ] ,
          "attributes": {
            "ROUTING": "X7Y17/F2;;1;X7Y17/E100;X7Y17/E100/F2;1;X7Y17/C1;X7Y17/C1/E100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_24_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 8865 ] ,
          "attributes": {
            "ROUTING": "X7Y14/E270;X7Y14/E270/W130;1;X7Y14/D0;X7Y14/D0/E270;1;X7Y17/B1;X7Y17/B1/X07;1;X7Y12/X04;X7Y12/X04/N251;1;X7Y12/D5;X7Y12/D5/X04;1;X7Y14/D3;X7Y14/D3/W130;1;X7Y15/D3;X7Y15/D3/S121;1;X7Y14/SN20;X7Y14/SN20/F1;1;X7Y14/W130;X7Y14/W130/F1;1;X7Y17/X07;X7Y17/X07/S202;1;X7Y17/D4;X7Y17/D4/X07;1;X7Y14/S100;X7Y14/S100/F1;1;X7Y15/S200;X7Y15/S200/S101;1;X7Y14/SN10;X7Y14/SN10/F1;1;X7Y13/N250;X7Y13/N250/N111;1;X7Y14/F1;;1;X7Y14/S810;X7Y14/S810/F1;1;X7Y22/N210;X7Y22/N210/S818;1;X7Y20/X08;X7Y20/X08/N212;1;X7Y20/D2;X7Y20/D2/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 8862 ] ,
          "attributes": {
            "ROUTING": "X7Y17/F1;;1;X7Y17/XD1;X7Y17/XD1/F1;1"
          }
        },
        "row1.textBuffer_DFFE_Q_12_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8860 ] ,
          "attributes": {
            "ROUTING": "X7Y12/F2;;1;X7Y12/E100;X7Y12/E100/F2;1;X7Y12/C0;X7Y12/C0/E100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 8858 ] ,
          "attributes": {
            "ROUTING": "X7Y12/F0;;1;X7Y12/XD0;X7Y12/XD0/F0;1"
          }
        },
        "row1.textBuffer_DFFE_Q_22_D_LUT3_F_I2_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8855 ] ,
          "attributes": {
            "ROUTING": "X5Y12/EW20;X5Y12/EW20/F1;1;X6Y12/E220;X6Y12/E220/E121;1;X8Y12/E220;X8Y12/E220/E222;1;X8Y12/C6;X8Y12/C6/E220;1;X5Y12/F1;;1;X5Y12/SN20;X5Y12/SN20/F1;1;X5Y11/C1;X5Y11/C1/N121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_22_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8853 ] ,
          "attributes": {
            "ROUTING": "X8Y12/F6;;1;X8Y12/C7;X8Y12/C7/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 8851 ] ,
          "attributes": {
            "ROUTING": "X8Y12/F7;;1;X8Y12/A4;X8Y12/A4/F7;1;X8Y12/XD4;X8Y12/XD4/A4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_21_D_LUT3_F_I2_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8848 ] ,
          "attributes": {
            "ROUTING": "X6Y12/S230;X6Y12/S230/F3;1;X6Y12/C7;X6Y12/C7/S230;1;X8Y12/C2;X8Y12/C2/N230;1;X6Y12/F3;;1;X6Y12/E230;X6Y12/E230/F3;1;X8Y12/N230;X8Y12/N230/E232;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_21_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8846 ] ,
          "attributes": {
            "ROUTING": "X8Y12/F2;;1;X8Y12/N220;X8Y12/N220/F2;1;X8Y12/C0;X8Y12/C0/N220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 8844 ] ,
          "attributes": {
            "ROUTING": "X8Y12/F0;;1;X8Y12/XD0;X8Y12/XD0/F0;1"
          }
        },
        "row1.textBuffer_DFFE_Q_20_D_LUT3_F_I2_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8841 ] ,
          "attributes": {
            "ROUTING": "X4Y13/EW20;X4Y13/EW20/F0;1;X5Y13/C5;X5Y13/C5/E121;1;X4Y13/F0;;1;X4Y13/W800;X4Y13/W800/F0;1;X3Y13/N200;X3Y13/N200/E808;1;X3Y12/X01;X3Y12/X01/N201;1;X3Y12/C0;X3Y12/C0/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_20_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8839 ] ,
          "attributes": {
            "ROUTING": "X5Y13/F5;;1;X5Y13/N130;X5Y13/N130/F5;1;X5Y13/C7;X5Y13/C7/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 8837 ] ,
          "attributes": {
            "ROUTING": "X5Y13/F7;;1;X5Y13/A2;X5Y13/A2/F7;1;X5Y13/XD2;X5Y13/XD2/A2;1"
          }
        },
        "row1.textBuffer_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8835 ] ,
          "attributes": {
            "ROUTING": "X8Y19/F1;;1;X8Y19/XD1;X8Y19/XD1/F1;1"
          }
        },
        "row1.textBuffer_DFFE_Q_1_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8832 ] ,
          "attributes": {
            "ROUTING": "X7Y17/W100;X7Y17/W100/F0;1;X6Y17/C0;X6Y17/C0/W101;1;X7Y17/F0;;1;X7Y17/N130;X7Y17/N130/F0;1;X7Y17/C6;X7Y17/C6/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_I2_LUT4_F_I1_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 8828 ] ,
          "attributes": {
            "ROUTING": "X8Y13/W250;X8Y13/W250/S252;1;X6Y13/S250;X6Y13/S250/W252;1;X6Y14/X04;X6Y14/X04/S251;1;X6Y14/B2;X6Y14/B2/X04;1;X7Y11/S130;X7Y11/S130/N818;1;X7Y12/S270;X7Y12/S270/S131;1;X7Y13/B5;X7Y13/B5/S271;1;X8Y19/EW10;X8Y19/EW10/F6;1;X7Y19/B0;X7Y19/B0/W111;1;X8Y11/B3;X8Y11/B3/S250;1;X8Y19/N830;X8Y19/N830/F6;1;X8Y11/S250;X8Y11/S250/N838;1;X8Y11/B2;X8Y11/B2/S250;1;X7Y17/N820;X7Y17/N820/N272;1;X7Y13/W240;X7Y13/W240/N824;1;X6Y13/X07;X6Y13/X07/W241;1;X6Y13/B1;X6Y13/B1/X07;1;X7Y19/N810;X7Y19/N810/W111;1;X8Y19/F6;;1;X8Y19/W130;X8Y19/W130/F6;1;X7Y19/N270;X7Y19/N270/W131;1;X7Y17/B6;X7Y17/B6/N272;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_19_D_LUT3_F_I2_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8824 ] ,
          "attributes": {
            "ROUTING": "X4Y13/E220;X4Y13/E220/F2;1;X5Y13/X01;X5Y13/X01/E221;1;X5Y13/C0;X5Y13/C0/X01;1;X4Y13/F2;;1;X4Y13/N220;X4Y13/N220/F2;1;X4Y13/C1;X4Y13/C1/N220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_19_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8822 ] ,
          "attributes": {
            "ROUTING": "X5Y13/F0;;1;X5Y13/N100;X5Y13/N100/F0;1;X5Y13/C4;X5Y13/C4/N100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 8820 ] ,
          "attributes": {
            "ROUTING": "X5Y13/F4;;1;X5Y13/XD4;X5Y13/XD4/F4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_82_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 8818 ] ,
          "attributes": {
            "ROUTING": "X4Y17/C4;X4Y17/C4/W101;1;X5Y17/F6;;1;X5Y17/W100;X5Y17/W100/F6;1;X5Y17/D0;X5Y17/D0/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_18_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8815 ] ,
          "attributes": {
            "ROUTING": "X5Y17/F0;;1;X5Y17/N100;X5Y17/N100/F0;1;X5Y17/C4;X5Y17/C4/N100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 8813 ] ,
          "attributes": {
            "ROUTING": "X5Y17/F4;;1;X5Y17/XD4;X5Y17/XD4/F4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_17_D_LUT3_F_I2_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8810 ] ,
          "attributes": {
            "ROUTING": "X6Y16/W100;X6Y16/W100/F5;1;X5Y16/C4;X5Y16/C4/W101;1;X6Y16/F5;;1;X6Y16/E130;X6Y16/E130/F5;1;X6Y16/C3;X6Y16/C3/E130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_17_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8808 ] ,
          "attributes": {
            "ROUTING": "X6Y16/F3;;1;X6Y16/S230;X6Y16/S230/F3;1;X6Y16/C7;X6Y16/C7/S230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 8806 ] ,
          "attributes": {
            "ROUTING": "X6Y16/F7;;1;X6Y16/A1;X6Y16/A1/F7;1;X6Y16/XD1;X6Y16/XD1/A1;1"
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F_I1_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 8804 ] ,
          "attributes": {
            "ROUTING": "X6Y12/A4;X6Y12/A4/E252;1;X4Y15/N130;X4Y15/N130/F0;1;X4Y14/E230;X4Y14/E230/N131;1;X6Y14/B1;X6Y14/B1/E232;1;X6Y16/A4;X6Y16/A4/E252;1;X4Y16/B0;X4Y16/B0/S111;1;X5Y16/S250;X5Y16/S250/E251;1;X5Y17/X06;X5Y17/X06/S251;1;X5Y17/A6;X5Y17/A6/X06;1;X4Y16/E250;X4Y16/E250/S111;1;X6Y16/A5;X6Y16/A5/E252;1;X4Y13/A0;X4Y13/A0/N251;1;X4Y15/SN20;X4Y15/SN20/F0;1;X4Y16/S220;X4Y16/S220/S121;1;X4Y15/SN10;X4Y15/SN10/F0;1;X4Y14/N250;X4Y14/N250/N111;1;X4Y13/A2;X4Y13/A2/N251;1;X6Y12/A3;X6Y12/A3/E252;1;X4Y15/B3;X4Y15/B3/S130;1;X4Y15/F0;;1;X4Y12/E250;X4Y12/E250/N252;1;X5Y12/A1;X5Y12/A1/E251;1;X4Y15/S130;X4Y15/S130/F0;1;X4Y18/S220;X4Y18/S220/S222;1;X4Y19/C7;X4Y19/C7/S221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_16_D_LUT3_F_I2_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8802 ] ,
          "attributes": {
            "ROUTING": "X6Y16/W240;X6Y16/W240/F4;1;X4Y16/C6;X4Y16/C6/W242;1;X6Y16/F4;;1;X6Y16/S130;X6Y16/S130/F4;1;X6Y17/C7;X6Y17/C7/S131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_16_D_LUT3_F_I2_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 8795 ] ,
          "attributes": {
            "ROUTING": "X5Y13/X04;X5Y13/X04/W272;1;X5Y13/B0;X5Y13/B0/X04;1;X6Y16/B3;X6Y16/B3/X04;1;X5Y13/X08;X5Y13/X08/W272;1;X7Y17/W270;X7Y17/W270/S824;1;X5Y13/B5;X5Y13/B5/X08;1;X8Y13/N230;X8Y13/N230/E131;1;X8Y12/B2;X8Y12/B2/N231;1;X6Y17/X08;X6Y17/X08/W271;1;X6Y17/B7;X6Y17/B7/X08;1;X6Y17/N270;X6Y17/N270/W271;1;X7Y13/N130;X7Y13/N130/F7;1;X7Y12/B2;X7Y12/B2/N131;1;X8Y12/B6;X8Y12/B6/X08;1;X8Y12/X08;X8Y12/X08/N231;1;X7Y13/W270;X7Y13/W270/F7;1;X7Y13/F7;;1;X7Y13/S820;X7Y13/S820/F7;1;X5Y17/X08;X5Y17/X08/W272;1;X5Y17/B4;X5Y17/B4/X08;1;X6Y16/X04;X6Y16/X04/N271;1;X7Y13/E130;X7Y13/E130/F7;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_16_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8792 ] ,
          "attributes": {
            "ROUTING": "X6Y17/F7;;1;X6Y17/X04;X6Y17/X04/F7;1;X6Y17/C3;X6Y17/C3/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 8790 ] ,
          "attributes": {
            "ROUTING": "X6Y17/F3;;1;X6Y17/XD3;X6Y17/XD3/F3;1"
          }
        },
        "row1.textBuffer_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 8787 ] ,
          "attributes": {
            "ROUTING": "X7Y13/F1;;1;X7Y13/B4;X7Y13/B4/F1;1;X7Y13/XD4;X7Y13/XD4/B4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 8784 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F4;;1;X7Y14/XD4;X7Y14/XD4/F4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 8781 ] ,
          "attributes": {
            "ROUTING": "X7Y13/F0;;1;X7Y13/XD0;X7Y13/XD0/F0;1"
          }
        },
        "row1.textBuffer_DFFE_Q_122_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8779 ] ,
          "attributes": {
            "ROUTING": "X6Y16/N250;X6Y16/N250/N252;1;X6Y14/B4;X6Y14/B4/N252;1;X6Y16/A0;X6Y16/A0/N252;1;X7Y19/E130;X7Y19/E130/F5;1;X8Y19/B0;X8Y19/B0/E131;1;X7Y19/F5;;1;X7Y19/N250;X7Y19/N250/F5;1;X8Y19/A6;X8Y19/A6/E111;1;X7Y18/W250;X7Y18/W250/N251;1;X7Y19/EW10;X7Y19/EW10/F5;1;X6Y18/N250;X6Y18/N250/W251;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_12_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8775 ] ,
          "attributes": {
            "ROUTING": "X6Y14/F4;;1;X6Y14/W100;X6Y14/W100/F4;1;X6Y14/D0;X6Y14/D0/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_12_D_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 8767 ] ,
          "attributes": {
            "ROUTING": "X8Y12/A0;X8Y12/A0/W251;1;X8Y12/A7;X8Y12/A7/W251;1;X7Y12/A0;X7Y12/A0/X01;1;X6Y14/C0;X6Y14/C0/E241;1;X5Y13/A7;X5Y13/A7/N231;1;X7Y19/B2;X7Y19/B2/S212;1;X5Y17/A0;X5Y17/A0/E210;1;X9Y14/N250;X9Y14/N250/E834;1;X9Y12/W250;X9Y12/W250/N252;1;X7Y16/A1;X7Y16/A1/E272;1;X5Y16/E270;X5Y16/E270/S272;1;X6Y16/A7;X6Y16/A7/E271;1;X5Y14/S200;X5Y14/S200/E101;1;X5Y16/S210;X5Y16/S210/S202;1;X6Y14/S240;X6Y14/S240/E241;1;X6Y16/S250;X6Y16/S250/S242;1;X6Y17/A3;X6Y17/A3/S251;1;X5Y17/E210;X5Y17/E210/S211;1;X7Y17/S210;X7Y17/S210/E212;1;X5Y14/E830;X5Y14/E830/E131;1;X7Y14/N240;X7Y14/N240/E242;1;X7Y12/X01;X7Y12/X01/N242;1;X5Y14/N230;X5Y14/N230/E131;1;X5Y13/A4;X5Y13/A4/N231;1;X4Y14/F2;;1;X4Y14/E130;X4Y14/E130/F2;1;X5Y14/S270;X5Y14/S270/E131;1;X4Y14/E100;X4Y14/E100/F2;1;X5Y14/E240;X5Y14/E240/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_127_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8762 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F0;;1;X3Y14/D5;X3Y14/D5/F0;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_127_D": {
          "hide_name": 0,
          "bits": [ 8760 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F5;;1;X3Y14/XD5;X3Y14/XD5/F5;1"
          }
        },
        "row1.textBuffer_DFFE_Q_126_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8757 ] ,
          "attributes": {
            "ROUTING": "X5Y15/F7;;1;X5Y15/W100;X5Y15/W100/F7;1;X5Y15/D1;X5Y15/D1/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_126_D": {
          "hide_name": 0,
          "bits": [ 8755 ] ,
          "attributes": {
            "ROUTING": "X5Y15/F1;;1;X5Y15/XD1;X5Y15/XD1/F1;1"
          }
        },
        "row1.textBuffer_DFFE_Q_125_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8752 ] ,
          "attributes": {
            "ROUTING": "X4Y14/F5;;1;X4Y14/X08;X4Y14/X08/F5;1;X4Y14/D0;X4Y14/D0/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_125_D": {
          "hide_name": 0,
          "bits": [ 8750 ] ,
          "attributes": {
            "ROUTING": "X4Y14/F0;;1;X4Y14/D3;X4Y14/D3/F0;1;X4Y14/XD3;X4Y14/XD3/D3;1"
          }
        },
        "row1.textBuffer_DFFE_Q_124_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8747 ] ,
          "attributes": {
            "ROUTING": "X3Y13/F7;;1;X3Y13/S100;X3Y13/S100/F7;1;X3Y13/D4;X3Y13/D4/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_124_D": {
          "hide_name": 0,
          "bits": [ 8745 ] ,
          "attributes": {
            "ROUTING": "X3Y13/F4;;1;X3Y13/C5;X3Y13/C5/F4;1;X3Y13/XD5;X3Y13/XD5/C5;1"
          }
        },
        "row1.textBuffer_DFFE_Q_123_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8742 ] ,
          "attributes": {
            "ROUTING": "X4Y14/F7;;1;X4Y14/S100;X4Y14/S100/F7;1;X4Y14/D4;X4Y14/D4/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_123_D": {
          "hide_name": 0,
          "bits": [ 8740 ] ,
          "attributes": {
            "ROUTING": "X4Y14/F4;;1;X4Y14/XD4;X4Y14/XD4/F4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_34_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8735 ] ,
          "attributes": {
            "ROUTING": "X6Y21/W100;X6Y21/W100/F3;1;X5Y21/C4;X5Y21/C4/W101;1;X6Y21/N230;X6Y21/N230/F3;1;X6Y19/W230;X6Y19/W230/N232;1;X4Y19/N230;X4Y19/N230/W232;1;X4Y19/C3;X4Y19/C3/N230;1;X6Y21/W130;X6Y21/W130/F3;1;X5Y21/W230;X5Y21/W230/W131;1;X4Y21/X02;X4Y21/X02/W231;1;X4Y21/C2;X4Y21/C2/X02;1;X6Y21/F3;;1;X6Y21/SN10;X6Y21/SN10/F3;1;X6Y20/C5;X6Y20/C5/N111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_90_D_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 8733 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F6;;1;X6Y20/X03;X6Y20/X03/F6;1;X6Y20/B5;X6Y20/B5/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_122_D": {
          "hide_name": 0,
          "bits": [ 8731 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F5;;1;X6Y20/XD5;X6Y20/XD5/F5;1"
          }
        },
        "row1.textBuffer_DFFE_Q_121_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8728 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F4;;1;X6Y20/W130;X6Y20/W130/F4;1;X6Y20/E270;X6Y20/E270/W130;1;X6Y20/D0;X6Y20/D0/E270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_121_D": {
          "hide_name": 0,
          "bits": [ 8726 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F0;;1;X6Y20/XD0;X6Y20/XD0/F0;1"
          }
        },
        "row1.textBuffer_DFFE_Q_122_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8724 ] ,
          "attributes": {
            "ROUTING": "X6Y17/S250;X6Y17/S250/S242;1;X6Y19/E250;X6Y19/E250/S252;1;X8Y19/N250;X8Y19/N250/E252;1;X8Y19/B6;X8Y19/B6/N250;1;X5Y21/N240;X5Y21/N240/W241;1;X5Y20/E240;X5Y20/E240/N241;1;X6Y20/C6;X6Y20/C6/E241;1;X3Y14/E240;X3Y14/E240/N101;1;X4Y14/C5;X4Y14/C5/E241;1;X6Y17/S820;X6Y17/S820/S242;1;X6Y21/W270;X6Y21/W270/S824;1;X5Y21/N270;X5Y21/N270/W271;1;X5Y20/E270;X5Y20/E270/N271;1;X6Y20/A5;X6Y20/A5/E271;1;X8Y18/S240;X8Y18/S240/S242;1;X8Y19/C0;X8Y19/C0/S241;1;X3Y14/C0;X3Y14/C0/X04;1;X6Y20/N240;X6Y20/N240/E241;1;X3Y15/N100;X3Y15/N100/F7;1;X6Y20/C4;X6Y20/C4/E241;1;X6Y19/C3;X6Y19/C3/N241;1;X6Y21/W240;X6Y21/W240/S824;1;X6Y15/S240;X6Y15/S240/E242;1;X3Y14/X04;X3Y14/X04/N271;1;X4Y14/C7;X4Y14/C7/E241;1;X6Y16/E240;X6Y16/E240/S241;1;X8Y16/S240;X8Y16/S240/E242;1;X3Y15/W820;X3Y15/W820/F7;1;X4Y15/E240;X4Y15/E240/E828;1;X5Y15/C7;X5Y15/C7/E241;1;X3Y15/F7;;1;X3Y15/N270;X3Y15/N270/F7;1;X3Y13/X06;X3Y13/X06/N272;1;X3Y13/C7;X3Y13/C7/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_120_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8721 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F3;;1;X6Y19/X02;X6Y19/X02/F3;1;X6Y19/D5;X6Y19/D5/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_120_D": {
          "hide_name": 0,
          "bits": [ 8719 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F5;;1;X6Y19/XD5;X6Y19/XD5/F5;1"
          }
        },
        "row1.textBuffer_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 8717 ] ,
          "attributes": {
            "ROUTING": "X6Y14/F0;;1;X6Y14/XD0;X6Y14/XD0/F0;1"
          }
        },
        "row1.textBuffer_DFFE_Q_120_D_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 8708 ] ,
          "attributes": {
            "ROUTING": "X6Y20/A3;X6Y20/A3/N271;1;X5Y19/S210;X5Y19/S210/E212;1;X5Y20/E210;X5Y20/E210/S211;1;X6Y20/B0;X6Y20/B0/E211;1;X3Y19/E210;X3Y19/E210/S212;1;X5Y19/E240;X5Y19/E240/E212;1;X6Y19/X03;X6Y19/X03/E241;1;X6Y19/B5;X6Y19/B5/X03;1;X7Y17/S820;X7Y17/S820/S242;1;X5Y15/E240;X5Y15/E240/E212;1;X3Y15/E210;X3Y15/E210/F1;1;X5Y15/B1;X5Y15/B1/E212;1;X3Y14/E210;X3Y14/E210/N211;1;X4Y14/B0;X4Y14/B0/E211;1;X4Y14/B4;X4Y14/B4/E211;1;X3Y15/S210;X3Y15/S210/F1;1;X3Y17/S210;X3Y17/S210/S212;1;X3Y13/X08;X3Y13/X08/N212;1;X3Y13/B4;X3Y13/B4/X08;1;X3Y15/F1;;1;X3Y14/X08;X3Y14/X08/N211;1;X7Y21/W270;X7Y21/W270/S824;1;X6Y21/N270;X6Y21/N270/W271;1;X6Y20/B6;X6Y20/B6/N271;1;X3Y15/N210;X3Y15/N210/F1;1;X7Y15/S240;X7Y15/S240/E242;1;X3Y14/B5;X3Y14/B5/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_119_D": {
          "hide_name": 0,
          "bits": [ 8703 ] ,
          "attributes": {
            "ROUTING": "X5Y14/F0;;1;X5Y14/D3;X5Y14/D3/F0;1;X5Y14/XD3;X5Y14/XD3/D3;1"
          }
        },
        "row1.textBuffer_DFFE_Q_118_D": {
          "hide_name": 0,
          "bits": [ 8700 ] ,
          "attributes": {
            "ROUTING": "X7Y15/F2;;1;X7Y15/D0;X7Y15/D0/F2;1;X7Y15/XD0;X7Y15/XD0/D0;1"
          }
        },
        "row1.textBuffer_DFFE_Q_117_D": {
          "hide_name": 0,
          "bits": [ 8697 ] ,
          "attributes": {
            "ROUTING": "X7Y16/F5;;1;X7Y16/A4;X7Y16/A4/F5;1;X7Y16/XD4;X7Y16/XD4/A4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_116_D": {
          "hide_name": 0,
          "bits": [ 8694 ] ,
          "attributes": {
            "ROUTING": "X5Y15/F3;;1;X5Y15/XD3;X5Y15/XD3/F3;1"
          }
        },
        "row1.textBuffer_DFFE_Q_115_D": {
          "hide_name": 0,
          "bits": [ 8691 ] ,
          "attributes": {
            "ROUTING": "X5Y16/F2;;1;X5Y16/XD2;X5Y16/XD2/F2;1"
          }
        },
        "row1.textBuffer_DFFE_Q_114_D": {
          "hide_name": 0,
          "bits": [ 8688 ] ,
          "attributes": {
            "ROUTING": "X6Y22/F2;;1;X6Y22/D3;X6Y22/D3/F2;1;X6Y22/XD3;X6Y22/XD3/D3;1"
          }
        },
        "row1.textBuffer_DFFE_Q_113_D": {
          "hide_name": 0,
          "bits": [ 8685 ] ,
          "attributes": {
            "ROUTING": "X7Y22/F5;;1;X7Y22/XD5;X7Y22/XD5/F5;1"
          }
        },
        "row1.textBuffer_DFFE_Q_119_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 8683 ] ,
          "attributes": {
            "ROUTING": "X5Y15/N200;X5Y15/N200/N252;1;X5Y14/D0;X5Y14/D0/N201;1;X6Y17/N250;X6Y17/N250/N252;1;X6Y15/E250;X6Y15/E250/N252;1;X7Y15/X08;X7Y15/X08/E251;1;X7Y15/D2;X7Y15/D2/X08;1;X6Y20/SN10;X6Y20/SN10/F3;1;X6Y19/N250;X6Y19/N250/N111;1;X6Y17/W250;X6Y17/W250/N252;1;X5Y17/N250;X5Y17/N250/W251;1;X5Y16/X06;X5Y16/X06/N251;1;X5Y16/D2;X5Y16/D2/X06;1;X7Y19/D4;X7Y19/D4/N241;1;X7Y20/N240;X7Y20/N240/E101;1;X7Y18/N240;X7Y18/N240/N242;1;X7Y16/D5;X7Y16/D5/N242;1;X5Y15/D3;X5Y15/D3/X06;1;X6Y20/S230;X6Y20/S230/F3;1;X6Y22/X06;X6Y22/X06/S232;1;X5Y15/X06;X5Y15/X06/N252;1;X6Y22/D2;X6Y22/D2/X06;1;X6Y20/F3;;1;X6Y20/E100;X6Y20/E100/F3;1;X7Y20/S240;X7Y20/S240/E101;1;X7Y22/D5;X7Y22/D5/S242;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_119_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8682 ] ,
          "attributes": {
            "ROUTING": "X5Y17/S830;X5Y17/S830/S262;1;X5Y21/E260;X5Y21/E260/S834;1;X6Y21/S260;X6Y21/S260/E261;1;X6Y22/C2;X6Y22/C2/S261;1;X6Y19/E200;X6Y19/E200/S804;1;X7Y19/X05;X7Y19/X05/E201;1;X7Y19/C4;X7Y19/C4/X05;1;X6Y15/E240;X6Y15/E240/E101;1;X7Y15/C2;X7Y15/C2/E241;1;X5Y16/C2;X5Y16/C2/S261;1;X6Y15/S800;X6Y15/S800/E101;1;X5Y16/E260;X5Y16/E260/S261;1;X5Y15/C3;X5Y15/C3/F6;1;X7Y16/C5;X7Y16/C5/E262;1;X7Y22/C5;X7Y22/C5/N201;1;X5Y14/C0;X5Y14/C0/X01;1;X5Y15/S260;X5Y15/S260/F6;1;X5Y15/N220;X5Y15/N220/E100;1;X5Y14/X01;X5Y14/X01/N221;1;X5Y15/F6;;1;X6Y23/E200;X6Y23/E200/S808;1;X5Y15/E100;X5Y15/E100/F6;1;X7Y23/N200;X7Y23/N200/E201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_112_D": {
          "hide_name": 0,
          "bits": [ 8680 ] ,
          "attributes": {
            "ROUTING": "X7Y19/F4;;1;X7Y19/XD4;X7Y19/XD4/F4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_119_D_LUT4_F_I2_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8677 ] ,
          "attributes": {
            "ROUTING": "X5Y15/E250;X5Y15/E250/E111;1;X6Y15/A1;X6Y15/A1/E251;1;X4Y15/F1;;1;X4Y15/EW10;X4Y15/EW10/F1;1;X5Y15/A6;X5Y15/A6/E111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_111_D_LUT4_F_I2_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8675 ] ,
          "attributes": {
            "ROUTING": "X4Y15/S260;X4Y15/S260/F6;1;X4Y16/X05;X4Y16/X05/S261;1;X4Y16/A5;X4Y16/A5/X05;1;X4Y15/F6;;1;X4Y15/X07;X4Y15/X07/F6;1;X4Y15/A4;X4Y15/A4/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_111_D": {
          "hide_name": 0,
          "bits": [ 8672 ] ,
          "attributes": {
            "ROUTING": "X5Y15/F5;;1;X5Y15/XD5;X5Y15/XD5/F5;1"
          }
        },
        "row1.textBuffer_DFFE_Q_110_D": {
          "hide_name": 0,
          "bits": [ 8669 ] ,
          "attributes": {
            "ROUTING": "X7Y16/F0;;1;X7Y16/XD0;X7Y16/XD0/F0;1"
          }
        },
        "row1.textBuffer_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 8667 ] ,
          "attributes": {
            "ROUTING": "X7Y15/F1;;1;X7Y15/B4;X7Y15/B4/F1;1;X7Y15/XD4;X7Y15/XD4/B4;1"
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_I2_LUT4_F_I1_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 8665 ] ,
          "attributes": {
            "ROUTING": "X5Y17/S200;X5Y17/S200/W202;1;X5Y19/E200;X5Y19/E200/S202;1;X6Y19/D6;X6Y19/D6/E201;1;X7Y17/S250;X7Y17/S250/S111;1;X7Y16/S100;X7Y16/S100/F1;1;X7Y17/W200;X7Y17/W200/S101;1;X6Y17/D5;X6Y17/D5/W201;1;X7Y15/D1;X7Y15/D1/N101;1;X7Y19/X04;X7Y19/X04/S252;1;X7Y19/B1;X7Y19/B1/X04;1;X7Y14/D4;X7Y14/D4/N241;1;X7Y13/D0;X7Y13/D0/X08;1;X7Y15/N250;X7Y15/N250/N111;1;X7Y13/X08;X7Y13/X08/N252;1;X7Y13/D1;X7Y13/D1/X08;1;X7Y16/SN10;X7Y16/SN10/F1;1;X7Y15/N240;X7Y15/N240/N101;1;X7Y16/N100;X7Y16/N100/F1;1;X7Y16/F1;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_I2_LUT4_F_I1_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8663 ] ,
          "attributes": {
            "ROUTING": "X6Y16/S100;X6Y16/S100/F0;1;X6Y17/S200;X6Y17/S200/S101;1;X6Y19/C6;X6Y19/C6/S202;1;X7Y13/X04;X7Y13/X04/N251;1;X7Y13/C1;X7Y13/C1/X04;1;X7Y13/C0;X7Y13/C0/X04;1;X7Y15/C1;X7Y15/C1/N261;1;X7Y14/N250;X7Y14/N250/N252;1;X6Y16/EW20;X6Y16/EW20/F0;1;X7Y16/N260;X7Y16/N260/E121;1;X7Y16/N220;X7Y16/N220/E121;1;X7Y14/C4;X7Y14/C4/N222;1;X7Y16/S210;X7Y16/S210/E111;1;X7Y18/S210;X7Y18/S210/S212;1;X7Y19/X08;X7Y19/X08/S211;1;X7Y19/D2;X7Y19/D2/X08;1;X6Y16/F0;;1;X6Y16/EW10;X6Y16/EW10/F0;1;X7Y16/N250;X7Y16/N250/E111;1;X6Y16/S200;X6Y16/S200/F0;1;X6Y17/C5;X6Y17/C5/S201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_109_D": {
          "hide_name": 0,
          "bits": [ 8660 ] ,
          "attributes": {
            "ROUTING": "X6Y15/F5;;1;X6Y15/XD5;X6Y15/XD5/F5;1"
          }
        },
        "row1.textBuffer_DFFE_Q_108_D": {
          "hide_name": 0,
          "bits": [ 8657 ] ,
          "attributes": {
            "ROUTING": "X5Y15/F2;;1;X5Y15/XD2;X5Y15/XD2/F2;1"
          }
        },
        "uartDataIn[4]": {
          "hide_name": 0,
          "bits": [ 8655 ] ,
          "attributes": {
            "ROUTING": "X5Y15/E230;X5Y15/E230/N231;1;X7Y15/X02;X7Y15/X02/E232;1;X7Y15/A3;X7Y15/A3/X02;1;X9Y15/W200;X9Y15/W200/N201;1;X7Y15/X01;X7Y15/X01/W202;1;X7Y15/A1;X7Y15/A1/X01;1;X2Y16/W250;X2Y16/W250/W111;1;X4Y13/B2;X4Y13/B2/E231;1;X5Y10/E200;X5Y10/E200/N804;1;X6Y10/S200;X6Y10/S200/E201;1;X6Y12/X07;X6Y12/X07/S202;1;X6Y12/B0;X6Y12/B0/X07;1;X5Y16/B6;X5Y16/B6/E232;1;X2Y16/A3;X2Y16/A3/N210;1;X4Y16/N210;X4Y16/N210/E111;1;X4Y15/B2;X4Y15/B2/N211;1;X1Y16/C2;X1Y16/C2/E242;1;X1Y16/C3;X1Y16/C3/E242;1;X3Y15/W230;X3Y15/W230/N231;1;X2Y15/X06;X2Y15/X06/W231;1;X2Y15/A6;X2Y15/A6/X06;1;X9Y16/N200;X9Y16/N200/E804;1;X3Y16/N230;X3Y16/N230/Q3;1;X3Y14/N230;X3Y14/N230/N232;1;X3Y13/X02;X3Y13/X02/N231;1;X3Y13/A2;X3Y13/A2/X02;1;X5Y14/N800;X5Y14/N800/N232;1;X2Y12/D6;X2Y12/D6/N242;1;X5Y16/E800;X5Y16/E800/E232;1;X5Y16/N230;X5Y16/N230/E232;1;X3Y16/E230;X3Y16/E230/Q3;1;X2Y16/W210;X2Y16/W210/W111;1;X0Y16/W240;X0Y16/W240/W212;1;X2Y14/N240;X2Y14/N240/N212;1;X2Y16/A6;X2Y16/A6/S210;1;X3Y16/EW10;X3Y16/EW10/Q3;1;X2Y16/S210;X2Y16/S210/W111;1;X2Y16/N210;X2Y16/N210/W111;1;X3Y16/X06;X3Y16/X06/Q3;1;X3Y16/A4;X3Y16/A4/X06;1;X3Y16/XD4;X3Y16/XD4/A4;1;X3Y16/Q3;;1;X5Y16/B2;X5Y16/B2/E232;1;X4Y14/A7;X4Y14/A7/N212;1;X1Y16/A5;X1Y16/A5/W251;1;X3Y13/E230;X3Y13/E230/N231;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:40.16-40.26",
            "hdlname": "u dataIn"
          }
        },
        "row1.textBuffer_DFFE_Q_107_D": {
          "hide_name": 0,
          "bits": [ 8651 ] ,
          "attributes": {
            "ROUTING": "X5Y16/F6;;1;X5Y16/C1;X5Y16/C1/F6;1;X5Y16/XD1;X5Y16/XD1/C1;1"
          }
        },
        "uartDataIn[5]": {
          "hide_name": 0,
          "bits": [ 8649 ] ,
          "attributes": {
            "ROUTING": "X6Y19/X01;X6Y19/X01/E202;1;X6Y19/A6;X6Y19/A6/X01;1;X5Y19/N200;X5Y19/N200/E201;1;X5Y17/X05;X5Y17/X05/N202;1;X5Y17/B6;X5Y17/B6/X05;1;X5Y20/B1;X5Y20/B1/S240;1;X5Y20/S240;X5Y20/S240/E242;1;X3Y19/E100;X3Y19/E100/Q4;1;X4Y19/E200;X4Y19/E200/E101;1;X6Y19/E210;X6Y19/E210/E202;1;X8Y19/B1;X8Y19/B1/E212;1;X1Y16/B2;X1Y16/B2/X04;1;X3Y18/W270;X3Y18/W270/N131;1;X1Y18/N270;X1Y18/N270/W272;1;X1Y16/X04;X1Y16/X04/N272;1;X1Y16/B3;X1Y16/B3/X04;1;X3Y21/X05;X3Y21/X05/S242;1;X3Y21/A3;X3Y21/A3/X05;1;X4Y20/X07;X4Y20/X07/E241;1;X4Y20/A5;X4Y20/A5/X07;1;X3Y18/N270;X3Y18/N270/N131;1;X3Y16/A3;X3Y16/A3/N272;1;X3Y16/XD3;X3Y16/XD3/A3;1;X4Y18/N230;X4Y18/N230/E231;1;X4Y17/X02;X4Y17/X02/N231;1;X4Y17/D6;X4Y17/D6/X02;1;X5Y21/E250;X5Y21/E250/E242;1;X6Y21/A3;X6Y21/A3/E251;1;X5Y22/E240;X5Y22/E240/S241;1;X6Y22/X03;X6Y22/X03/E241;1;X6Y22/B2;X6Y22/B2/X03;1;X3Y20/E240;X3Y20/E240/S241;1;X5Y20/E250;X5Y20/E250/E242;1;X7Y20/A2;X7Y20/A2/E252;1;X3Y19/S240;X3Y19/S240/Q4;1;X3Y21/E240;X3Y21/E240/S242;1;X5Y21/S240;X5Y21/S240/E242;1;X5Y22/X05;X5Y22/X05/S241;1;X5Y22/B0;X5Y22/B0/X05;1;X3Y19/Q4;;1;X3Y19/N130;X3Y19/N130/Q4;1;X3Y18/E230;X3Y18/E230/N131;1;X2Y17/X04;X2Y17/X04/E271;1;X1Y17/E270;X1Y17/E270/N271;1;X2Y17/D5;X2Y17/D5/X04;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:40.16-40.26",
            "hdlname": "u dataIn"
          }
        },
        "row1.textBuffer_DFFE_Q_106_D": {
          "hide_name": 0,
          "bits": [ 8640 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F0;;1;X5Y22/XD0;X5Y22/XD0/F0;1"
          }
        },
        "uartDataIn[6]": {
          "hide_name": 0,
          "bits": [ 8638 ] ,
          "attributes": {
            "ROUTING": "X5Y17/E270;X5Y17/E270/E828;1;X6Y17/A5;X6Y17/A5/E271;1;X7Y21/S230;X7Y21/S230/S222;1;X7Y22/B0;X7Y22/B0/S231;1;X4Y20/X02;X4Y20/X02/E211;1;X4Y20/A3;X4Y20/A3/X02;1;X7Y17/X04;X7Y17/X04/E271;1;X7Y17/B0;X7Y17/B0/X04;1;X3Y17/SN20;X3Y17/SN20/Q2;1;X3Y16/W260;X3Y16/W260/N121;1;X3Y16/D6;X3Y16/D6/W260;1;X6Y21/N210;X6Y21/N210/E211;1;X6Y20/A4;X6Y20/A4/N211;1;X3Y16/E210;X3Y16/E210/N111;1;X5Y16/E210;X5Y16/E210/E212;1;X6Y16/B5;X6Y16/B5/E211;1;X3Y18/S210;X3Y18/S210/S111;1;X3Y19/A4;X3Y19/A4/S211;1;X3Y19/XD4;X3Y19/XD4/A4;1;X3Y17/SN10;X3Y17/SN10/Q2;1;X3Y20/E210;X3Y20/E210/S212;1;X1Y16/A3;X1Y16/A3/N271;1;X6Y17/S260;X6Y17/S260/E262;1;X6Y19/S830;X6Y19/S830/S262;1;X6Y23/E250;X6Y23/E250/S834;1;X7Y23/N250;X7Y23/N250/E251;1;X7Y22/B5;X7Y22/B5/N251;1;X3Y21/W810;X3Y21/W810/S814;1;X4Y21/E210;X4Y21/E210/E818;1;X4Y21/A0;X4Y21/A0/E210;1;X2Y17/W820;X2Y17/W820/W121;1;X1Y17/N270;X1Y17/N270/E824;1;X1Y16/A2;X1Y16/A2/N271;1;X5Y17/S260;X5Y17/S260/E261;1;X5Y19/S260;X5Y19/S260/S262;1;X5Y21/S260;X5Y21/S260/S262;1;X5Y22/X03;X5Y22/X03/S261;1;X5Y22/A7;X5Y22/A7/X03;1;X6Y17/E270;X6Y17/E270/E262;1;X7Y17/A4;X7Y17/A4/E271;1;X4Y17/N220;X4Y17/N220/E121;1;X4Y16/X07;X4Y16/X07/N221;1;X4Y16/A4;X4Y16/A4/X07;1;X3Y17/EW20;X3Y17/EW20/Q2;1;X4Y17/E260;X4Y17/E260/E121;1;X7Y17/S270;X7Y17/S270/E271;1;X7Y19/S220;X7Y19/S220/S272;1;X5Y21/E210;X5Y21/E210/E212;1;X6Y21/B0;X6Y21/B0/E211;1;X3Y17/Q2;;1;X3Y17/S810;X3Y17/S810/Q2;1;X3Y21/E210;X3Y21/E210/S814;1;X5Y21/S210;X5Y21/S210/E212;1;X5Y22/A4;X5Y22/A4/S211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:40.16-40.26",
            "hdlname": "u dataIn"
          }
        },
        "row1.textBuffer_DFFE_Q_105_D": {
          "hide_name": 0,
          "bits": [ 8632 ] ,
          "attributes": {
            "ROUTING": "X7Y22/F0;;1;X7Y22/XD0;X7Y22/XD0/F0;1"
          }
        },
        "row1.textBuffer_DFFE_Q_111_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 8630 ] ,
          "attributes": {
            "ROUTING": "X6Y20/S220;X6Y20/S220/S222;1;X6Y22/E220;X6Y22/E220/S222;1;X7Y22/D0;X7Y22/D0/E221;1;X6Y18/S220;X6Y18/S220/S222;1;X6Y19/D1;X6Y19/D1/S221;1;X7Y15/S220;X7Y15/S220/E121;1;X7Y16/D0;X7Y16/D0/S221;1;X5Y15/D5;X5Y15/D5/W121;1;X6Y15/SN20;X6Y15/SN20/F1;1;X6Y15/X02;X6Y15/X02/F1;1;X6Y16/S220;X6Y16/S220/S121;1;X6Y15/D5;X6Y15/D5/X02;1;X6Y15/EW20;X6Y15/EW20/F1;1;X5Y15/D2;X5Y15/D2/W121;1;X5Y16/D6;X5Y16/D6/S241;1;X6Y15/F1;;1;X6Y15/W100;X6Y15/W100/F1;1;X5Y15/S240;X5Y15/S240/W101;1;X5Y17/S250;X5Y17/S250/S242;1;X5Y19/S200;X5Y19/S200/S252;1;X5Y21/S200;X5Y21/S200/S202;1;X5Y22/D0;X5Y22/D0/S201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_111_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8629 ] ,
          "attributes": {
            "ROUTING": "X5Y16/N260;X5Y16/N260/E121;1;X5Y15/C2;X5Y15/C2/N261;1;X5Y19/E220;X5Y19/E220/S221;1;X6Y19/N220;X6Y19/N220/E221;1;X6Y19/C1;X6Y19/C1/N220;1;X5Y22/C0;X5Y22/C0/W230;1;X7Y22/C0;X7Y22/C0/X02;1;X5Y16/N220;X5Y16/N220/E121;1;X5Y18/S220;X5Y18/S220/S222;1;X5Y20/S230;X5Y20/S230/S222;1;X5Y22/W230;X5Y22/W230/S232;1;X4Y16/N130;X4Y16/N130/F5;1;X4Y15/E270;X4Y15/E270/N131;1;X6Y15/X08;X6Y15/X08/E272;1;X6Y15/C5;X6Y15/C5/X08;1;X5Y16/C6;X5Y16/C6/E121;1;X5Y16/S220;X5Y16/S220/E121;1;X5Y22/E230;X5Y22/E230/S232;1;X4Y16/F5;;1;X4Y16/EW20;X4Y16/EW20/F5;1;X5Y15/C5;X5Y15/C5/N221;1;X5Y16/E220;X5Y16/E220/E121;1;X7Y16/X01;X7Y16/X01/E222;1;X7Y16/C0;X7Y16/C0/X01;1;X7Y22/X02;X7Y22/X02/E232;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uartDataIn[7]": {
          "hide_name": 0,
          "bits": [ 8628 ] ,
          "attributes": {
            "ROUTING": "X4Y22/E230;X4Y22/E230/S232;1;X5Y22/N230;X5Y22/N230/E231;1;X5Y21/A7;X5Y21/A7/N231;1;X6Y19/X04;X6Y19/X04/N271;1;X6Y19/B1;X6Y19/B1/X04;1;X6Y20/N230;X6Y20/N230/E232;1;X6Y19/E230;X6Y19/E230/N231;1;X7Y19/B4;X7Y19/B4/E231;1;X6Y19/E270;X6Y19/E270/E262;1;X7Y19/A2;X7Y19/A2/E271;1;X6Y18/N220;X6Y18/N220/N272;1;X6Y16/X03;X6Y16/X03/N222;1;X6Y16/B4;X6Y16/B4/X03;1;X4Y20/A6;X4Y20/A6/W200;1;X6Y20/N270;X6Y20/N270/E272;1;X6Y18/E270;X6Y18/E270/N272;1;X7Y18/N270;X7Y18/N270/E271;1;X7Y17/A2;X7Y17/A2/N271;1;X4Y20/E230;X4Y20/E230/E808;1;X4Y21/E230;X4Y21/E230/S231;1;X6Y21/B2;X6Y21/B2/E232;1;X3Y16/X01;X3Y16/X01/N221;1;X3Y16/A7;X3Y16/A7/X01;1;X3Y20/E130;X3Y20/E130/Q0;1;X4Y20/E270;X4Y20/E270/E131;1;X5Y20/A2;X5Y20/A2/E271;1;X4Y20/S230;X4Y20/S230/E808;1;X4Y19/E260;X4Y19/E260/E838;1;X3Y19/N270;X3Y19/N270/N131;1;X3Y17/N220;X3Y17/N220/N272;1;X3Y16/X07;X3Y16/X07/N221;1;X3Y16/A5;X3Y16/A5/X07;1;X4Y19/N260;X4Y19/N260/E838;1;X4Y17/X01;X4Y17/X01/N262;1;X4Y17/A1;X4Y17/A1/X01;1;X3Y19/W830;X3Y19/W830/N131;1;X4Y19/E250;X4Y19/E250/E838;1;X6Y19/A3;X6Y19/A3/E252;1;X3Y17/XD2;X3Y17/XD2/A2;1;X3Y20/W800;X3Y20/W800/Q0;1;X3Y17/A2;X3Y17/A2/N272;1;X4Y20/W200;X4Y20/W200/E808;1;X5Y19/X06;X5Y19/X06/E232;1;X5Y19/A5;X5Y19/A5/X06;1;X3Y20/Q0;;1;X3Y20/N130;X3Y20/N130/Q0;1;X3Y19/E230;X3Y19/E230/N131;1;X5Y19/B0;X5Y19/B0/E232;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:40.16-40.26",
            "hdlname": "u dataIn"
          }
        },
        "row1.textBuffer_DFFE_Q_104_D": {
          "hide_name": 0,
          "bits": [ 8622 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F1;;1;X6Y19/XD1;X6Y19/XD1/F1;1"
          }
        },
        "uartDataIn[0]": {
          "hide_name": 0,
          "bits": [ 8620 ] ,
          "attributes": {
            "ROUTING": "X3Y16/E810;X3Y16/E810/Q2;1;X7Y16/N210;X7Y16/N210/E814;1;X7Y15/W210;X7Y15/W210/N211;1;X5Y15/B5;X5Y15/B5/W212;1;X3Y14/A0;X3Y14/A0/X01;1;X5Y14/B4;X5Y14/B4/N240;1;X7Y12/E240;X7Y12/E240/E242;1;X8Y12/N240;X8Y12/N240/E241;1;X8Y11/E240;X8Y11/E240/N241;1;X8Y11/B7;X8Y11/B7/E240;1;X1Y13/E210;X1Y13/E210/S211;1;X1Y13/A1;X1Y13/A1/E210;1;X1Y16/B6;X1Y16/B6/X05;1;X4Y16/N810;X4Y16/N810/E818;1;X4Y8/S220;X4Y8/S220/N818;1;X4Y10/S220;X4Y10/S220/S222;1;X4Y11/X07;X4Y11/X07/S221;1;X4Y11/D4;X4Y11/D4/X07;1;X3Y16/W810;X3Y16/W810/Q2;1;X4Y16/E100;X4Y16/E100/E818;1;X5Y16/N240;X5Y16/N240/E101;1;X3Y16/N220;X3Y16/N220/Q2;1;X3Y14/X01;X3Y14/X01/N222;1;X5Y14/B0;X5Y14/B0/S212;1;X5Y12/S210;X5Y12/S210/E212;1;X5Y12/A6;X5Y12/A6/S210;1;X1Y16/N220;X1Y16/N220/W222;1;X1Y14/N810;X1Y14/N810/N222;1;X1Y10/W220;X1Y10/W220/N814;1;X0Y10/E230;X0Y10/E230/E222;1;X1Y10/S230;X1Y10/S230/E231;1;X1Y11/A6;X1Y11/A6/S231;1;X7Y12/S240;X7Y12/S240/E242;1;X7Y13/X03;X7Y13/X03/S241;1;X7Y13/A1;X7Y13/A1/X03;1;X6Y12/E240;X6Y12/E240/E212;1;X7Y12/X07;X7Y12/X07/E241;1;X7Y12/A5;X7Y12/A5/X07;1;X3Y12/W210;X3Y12/W210/N814;1;X1Y12/S210;X1Y12/S210/W212;1;X1Y12/A7;X1Y12/A7/S210;1;X5Y12/E240;X5Y12/E240/E212;1;X4Y12/E210;X4Y12/E210/N814;1;X6Y12/B4;X6Y12/B4/E212;1;X3Y16/W220;X3Y16/W220/Q2;1;X1Y16/X01;X1Y16/X01/W222;1;X1Y16/A7;X1Y16/A7/X01;1;X3Y16/Q2;;1;X3Y16/N810;X3Y16/N810/Q2;1;X3Y12/E210;X3Y12/E210/N814;1;X1Y16/X05;X1Y16/X05/W222;1;X5Y14/N240;X5Y14/N240/N242;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:40.16-40.26",
            "hdlname": "u dataIn"
          }
        },
        "row1.textBuffer_DFFE_Q_103_D": {
          "hide_name": 0,
          "bits": [ 8613 ] ,
          "attributes": {
            "ROUTING": "X5Y14/F4;;1;X5Y14/XD4;X5Y14/XD4/F4;1"
          }
        },
        "uartDataIn[1]": {
          "hide_name": 0,
          "bits": [ 8611 ] ,
          "attributes": {
            "ROUTING": "X7Y15/X03;X7Y15/X03/N241;1;X7Y15/B2;X7Y15/B2/X03;1;X1Y13/A2;X1Y13/A2/X02;1;X2Y16/W810;X2Y16/W810/Q2;1;X1Y16/S210;X1Y16/S210/E814;1;X1Y16/A6;X1Y16/A6/S210;1;X5Y12/B1;X5Y12/B1/E231;1;X2Y13/X07;X2Y13/X07/N221;1;X2Y13/A2;X2Y13/A2/X07;1;X1Y15/A5;X1Y15/A5/N211;1;X1Y13/X02;X1Y13/X02/E232;1;X3Y16/D2;X3Y16/D2/E101;1;X3Y16/XD2;X3Y16/XD2/D2;1;X7Y14/A4;X7Y14/A4/X05;1;X7Y10/E270;X7Y10/E270/N824;1;X8Y10/S270;X8Y10/S270/E271;1;X8Y11/B6;X8Y11/B6/S271;1;X3Y16/E240;X3Y16/E240/E101;1;X5Y16/E240;X5Y16/E240/E242;1;X7Y16/S240;X7Y16/S240/E242;1;X7Y16/B0;X7Y16/B0/S240;1;X7Y14/X05;X7Y14/X05/N242;1;X7Y16/N240;X7Y16/N240/E242;1;X7Y14/A3;X7Y14/A3/X05;1;X7Y14/N820;X7Y14/N820/N242;1;X1Y16/N210;X1Y16/N210/E814;1;X2Y13/W220;X2Y13/W220/N221;1;X2Y11/A4;X2Y11/A4/N231;1;X2Y12/E220;X2Y12/E220/N222;1;X2Y16/E100;X2Y16/E100/Q2;1;X4Y12/E230;X4Y12/E230/E222;1;X5Y8/S210;X5Y8/S210/N818;1;X5Y10/S210;X5Y10/S210/S212;1;X5Y11/A7;X5Y11/A7/S211;1;X5Y16/N210;X5Y16/N210/E818;1;X3Y12/N220;X3Y12/N220/E221;1;X5Y15/A7;X5Y15/A7/N211;1;X5Y16/N810;X5Y16/N810/E818;1;X5Y14/B2;X5Y14/B2/N212;1;X0Y13/W230;X0Y13/W230/W222;1;X2Y16/Q2;;1;X2Y12/N230;X2Y12/N230/N222;1;X3Y11/X07;X3Y11/X07/N221;1;X3Y11/D6;X3Y11/D6/X07;1;X2Y16/N220;X2Y16/N220/Q2;1;X2Y14/N220;X2Y14/N220/N222;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:40.16-40.26",
            "hdlname": "u dataIn"
          }
        },
        "row1.textBuffer_DFFE_Q_102_D": {
          "hide_name": 0,
          "bits": [ 8606 ] ,
          "attributes": {
            "ROUTING": "X5Y14/F2;;1;X5Y14/XD2;X5Y14/XD2/F2;1"
          }
        },
        "uartDataIn[2]": {
          "hide_name": 0,
          "bits": [ 8604 ] ,
          "attributes": {
            "ROUTING": "X2Y15/N240;X2Y15/N240/Q4;1;X2Y13/X01;X2Y13/X01/N242;1;X2Y13/A6;X2Y13/A6/X01;1;X4Y11/E250;X4Y11/E250/E252;1;X6Y11/E250;X6Y11/E250/E252;1;X7Y11/S250;X7Y11/S250/E251;1;X7Y11/B2;X7Y11/B2/S250;1;X7Y12/S210;X7Y12/S210/E212;1;X7Y13/E210;X7Y13/E210/S211;1;X7Y13/A0;X7Y13/A0/E210;1;X4Y11/D6;X4Y11/D6/N261;1;X5Y12/E210;X5Y12/E210/N212;1;X6Y12/B3;X6Y12/B3/E211;1;X4Y12/N260;X4Y12/N260/N232;1;X6Y12/W250;X6Y12/W250/N251;1;X5Y12/A0;X5Y12/A0/W251;1;X6Y14/E240;X6Y14/E240/N241;1;X7Y14/X03;X7Y14/X03/E241;1;X7Y14/A0;X7Y14/A0/X03;1;X2Y12/N250;X2Y12/N250/N252;1;X2Y11/E250;X2Y11/E250/N251;1;X4Y14/N230;X4Y14/N230/W131;1;X2Y12/A1;X2Y12/A1/N252;1;X5Y14/N210;X5Y14/N210/E818;1;X1Y14/N210;X1Y14/N210/E814;1;X1Y12/N210;X1Y12/N210/N212;1;X10Y15/W240;X10Y15/W240/E828;1;X8Y15/W250;X8Y15/W250/W242;1;X7Y15/S250;X7Y15/S250/W251;1;X7Y16/B5;X7Y16/B5/S251;1;X2Y15/SN20;X2Y15/SN20/Q4;1;X2Y16/W220;X2Y16/W220/S121;1;X6Y15/B5;X6Y15/B5/N240;1;X5Y14/N270;X5Y14/N270/E828;1;X5Y13/B6;X5Y13/B6/N271;1;X6Y13/N250;X6Y13/N250/N242;1;X1Y11/A7;X1Y11/A7/N211;1;X1Y16/D2;X1Y16/D2/W221;1;X1Y16/D3;X1Y16/D3/W221;1;X1Y14/N220;X1Y14/N220/E814;1;X1Y12/N220;X1Y12/N220/N222;1;X1Y11/X07;X1Y11/X07/N221;1;X1Y11/A3;X1Y11/A3/X07;1;X6Y15/N240;X6Y15/N240/E824;1;X2Y14/W810;X2Y14/W810/N111;1;X5Y14/W130;X5Y14/W130/E818;1;X4Y14/A5;X4Y14/A5/W131;1;X2Y14/W820;X2Y14/W820/N121;1;X2Y15/E820;X2Y15/E820/Q4;1;X2Y14/N250;X2Y14/N250/N111;1;X2Y15/Q4;;1;X2Y15/SN10;X2Y15/SN10/Q4;1;X2Y16/B2;X2Y16/B2/S111;1;X2Y16/XD2;X2Y16/XD2/B2;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:40.16-40.26",
            "hdlname": "u dataIn"
          }
        },
        "row1.textBuffer_DFFE_Q_101_D": {
          "hide_name": 0,
          "bits": [ 8600 ] ,
          "attributes": {
            "ROUTING": "X5Y13/F6;;1;X5Y13/C3;X5Y13/C3/F6;1;X5Y13/XD3;X5Y13/XD3/C3;1"
          }
        },
        "row1.textBuffer_DFFE_Q_99_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 8598 ] ,
          "attributes": {
            "ROUTING": "X4Y15/EW20;X4Y15/EW20/F4;1;X5Y15/N260;X5Y15/N260/E121;1;X5Y13/D6;X5Y13/D6/N262;1;X4Y15/W130;X4Y15/W130/F4;1;X4Y15/D2;X4Y15/D2/W130;1;X6Y21/D2;X6Y21/D2/X06;1;X5Y23/N270;X5Y23/N270/E271;1;X5Y21/N220;X5Y21/N220/N272;1;X5Y20/D1;X5Y20/D1/N221;1;X5Y14/D2;X5Y14/D2/E201;1;X4Y15/S820;X4Y15/S820/F4;1;X4Y23/E270;X4Y23/E270/S828;1;X6Y23/N270;X6Y23/N270/E272;1;X6Y21/X06;X6Y21/X06/N272;1;X6Y21/D0;X6Y21/D0/X06;1;X4Y14/E200;X4Y14/E200/N101;1;X5Y14/D4;X5Y14/D4/E201;1;X4Y15/F4;;1;X4Y15/N100;X4Y15/N100/F4;1;X4Y14/N200;X4Y14/N200/N101;1;X4Y13/D3;X4Y13/D3/N201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_99_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8597 ] ,
          "attributes": {
            "ROUTING": "X5Y17/SN20;X5Y17/SN20/F1;1;X5Y18/S260;X5Y18/S260/S121;1;X5Y20/C1;X5Y20/C1/S262;1;X5Y13/W200;X5Y13/W200/N201;1;X4Y13/X01;X4Y13/X01/W201;1;X4Y13/C3;X4Y13/C3/X01;1;X5Y14/N200;X5Y14/N200/N252;1;X5Y13/C6;X5Y13/C6/N201;1;X6Y21/C2;X6Y21/C2/S241;1;X5Y18/E210;X5Y18/E210/S111;1;X6Y18/S210;X6Y18/S210/E211;1;X6Y20/S240;X6Y20/S240/S212;1;X6Y21/C0;X6Y21/C0/S241;1;X5Y14/X04;X5Y14/X04/N252;1;X5Y14/C2;X5Y14/C2/X04;1;X5Y15/W250;X5Y15/W250/N251;1;X4Y15/X04;X4Y15/X04/W251;1;X4Y15/C2;X4Y15/C2/X04;1;X5Y17/F1;;1;X5Y17/SN10;X5Y17/SN10/F1;1;X5Y16/N250;X5Y16/N250/N111;1;X5Y14/X08;X5Y14/X08/N252;1;X5Y14/C4;X5Y14/C4/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uartDataIn[3]": {
          "hide_name": 0,
          "bits": [ 8596 ] ,
          "attributes": {
            "ROUTING": "X5Y15/N250;X5Y15/N250/E252;1;X5Y14/E250;X5Y14/E250/N251;1;X6Y14/A0;X6Y14/A0/E251;1;X3Y11/W240;X3Y11/W240/N241;1;X2Y11/C7;X2Y11/C7/W241;1;X4Y12/B7;X4Y12/B7/N251;1;X2Y15/B4;X2Y15/B4/W211;1;X2Y15/XD4;X2Y15/XD4/B4;1;X4Y15/N250;X4Y15/N250/E251;1;X4Y13/E250;X4Y13/E250/N252;1;X6Y13/A0;X6Y13/A0/E252;1;X3Y14/N240;X3Y14/N240/N242;1;X3Y13/X03;X3Y13/X03/N241;1;X3Y13/A7;X3Y13/A7/X03;1;X3Y11/W210;X3Y11/W210/N814;1;X3Y11/A4;X3Y11/A4/W210;1;X4Y13/X04;X4Y13/X04/E251;1;X3Y12/N240;X3Y12/N240/N242;1;X1Y15/A6;X1Y15/A6/S210;1;X3Y16/B5;X3Y16/B5/N240;1;X4Y13/B3;X4Y13/B3/S250;1;X3Y13/W250;X3Y13/W250/N251;1;X1Y13/A0;X1Y13/A0/W252;1;X4Y13/N250;X4Y13/N250/N252;1;X5Y15/S250;X5Y15/S250/E252;1;X5Y15/B2;X5Y15/B2/S250;1;X3Y16/N240;X3Y16/N240/Q4;1;X5Y15/B3;X5Y15/B3/S250;1;X3Y14/W240;X3Y14/W240/N242;1;X1Y15/S210;X1Y15/S210/W212;1;X4Y13/B0;X4Y13/B0/X04;1;X3Y15/N810;X3Y15/N810/N111;1;X3Y13/E250;X3Y13/E250/N251;1;X4Y13/S250;X4Y13/S250/E251;1;X3Y15/E250;X3Y15/E250/N111;1;X3Y14/N250;X3Y14/N250/N242;1;X1Y14/X03;X1Y14/X03/W242;1;X1Y14/A6;X1Y14/A6/X03;1;X3Y16/Q4;;1;X3Y16/SN10;X3Y16/SN10/Q4;1;X3Y15/W210;X3Y15/W210/N111;1;X1Y15/X02;X1Y15/X02/W212;1;X1Y15/A0;X1Y15/A0/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:40.16-40.26",
            "hdlname": "u dataIn"
          }
        },
        "row1.textBuffer_DFFE_Q_100_D": {
          "hide_name": 0,
          "bits": [ 8589 ] ,
          "attributes": {
            "ROUTING": "X4Y13/F3;;1;X4Y13/XD3;X4Y13/XD3/F3;1"
          }
        },
        "row1.textBuffer_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 8587 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F6;;1;X6Y19/C0;X6Y19/C0/F6;1;X6Y19/XD0;X6Y19/XD0/C0;1"
          }
        },
        "row1.textBuffer_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8585 ] ,
          "attributes": {
            "ROUTING": "X7Y17/F6;;1;X7Y17/C3;X7Y17/C3/F6;1;X7Y17/XD3;X7Y17/XD3/C3;1"
          }
        },
        "row1.textBuffer_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 8583 ] ,
          "attributes": {
            "ROUTING": "X7Y19/F0;;1;X7Y19/XD0;X7Y19/XD0/F0;1"
          }
        },
        "row1.state[0]": {
          "hide_name": 0,
          "bits": [ 8578 ] ,
          "attributes": {
            "ROUTING": "X3Y17/X02;X3Y17/X02/Q1;1;X3Y17/C3;X3Y17/C3/X02;1;X3Y17/B4;X3Y17/B4/W100;1;X3Y17/W100;X3Y17/W100/Q1;1;X3Y17/B5;X3Y17/B5/W100;1;X3Y17/Q1;;1;X3Y17/S100;X3Y17/S100/Q1;1;X3Y17/B0;X3Y17/B0/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:13.15-13.20",
            "hdlname": "row1 state"
          }
        },
        "row1.state_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8577 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F5;;1;X3Y17/A1;X3Y17/A1/F5;1;X3Y17/XD1;X3Y17/XD1/A1;1"
          }
        },
        "row1.state[1]": {
          "hide_name": 0,
          "bits": [ 8575 ] ,
          "attributes": {
            "ROUTING": "X3Y17/X01;X3Y17/X01/Q0;1;X3Y17/A0;X3Y17/A0/X01;1;X3Y17/S130;X3Y17/S130/Q0;1;X3Y17/B3;X3Y17/B3/S130;1;X3Y17/A5;X3Y17/A5/E100;1;X3Y17/Q0;;1;X3Y17/E100;X3Y17/E100/Q0;1;X3Y17/A4;X3Y17/A4/E100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:13.15-13.20",
            "hdlname": "row1 state"
          }
        },
        "row1.state_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 8574 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F0;;1;X3Y17/XD0;X3Y17/XD0/F0;1"
          }
        },
        "row1.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8573 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F3;;1;X3Y17/X06;X3Y17/X06/F3;1;X3Y17/CE0;X3Y17/CE0/X06;1"
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 8571 ] ,
          "attributes": {
            "ROUTING": "X3Y15/C4;X3Y15/C4/X05;1;X3Y15/W100;X3Y15/W100/F0;1;X3Y15/B5;X3Y15/B5/W100;1;X3Y15/F0;;1;X3Y15/X05;X3Y15/X05/F0;1;X3Y15/B7;X3Y15/B7/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8570 ] ,
          "attributes": {
            "ROUTING": "X3Y14/X07;X3Y14/X07/F6;1;X3Y14/B7;X3Y14/B7/X07;1;X8Y18/E250;X8Y18/E250/E242;1;X9Y18/S250;X9Y18/S250/E251;1;X9Y19/W250;X9Y19/W250/S251;1;X8Y19/A1;X8Y19/A1/W251;1;X7Y12/N250;X7Y12/N250/E251;1;X7Y11/A2;X7Y11/A2/N251;1;X4Y12/X03;X4Y12/X03/N242;1;X4Y12/A7;X4Y12/A7/X03;1;X5Y18/S210;X5Y18/S210/E211;1;X5Y19/X02;X5Y19/X02/S211;1;X5Y19/A0;X5Y19/A0/X02;1;X3Y14/SN20;X3Y14/SN20/F6;1;X3Y15/B4;X3Y15/B4/S121;1;X8Y11/A6;X8Y11/A6/X06;1;X6Y12/E250;X6Y12/E250/E242;1;X8Y12/N250;X8Y12/N250/E252;1;X8Y11/X06;X8Y11/X06/N251;1;X8Y11/A7;X8Y11/A7/X06;1;X4Y14/N240;X4Y14/N240/E101;1;X4Y12/E240;X4Y12/E240/N242;1;X6Y12/X03;X6Y12/X03/E242;1;X6Y12/A0;X6Y12/A0/X03;1;X4Y17/A6;X4Y17/A6/S211;1;X4Y17/E210;X4Y17/E210/S211;1;X6Y17/E240;X6Y17/E240/E212;1;X7Y17/X03;X7Y17/X03/E241;1;X7Y17/A0;X7Y17/A0/X03;1;X3Y14/F6;;1;X3Y14/E100;X3Y14/E100/F6;1;X4Y14/S200;X4Y14/S200/E101;1;X4Y16/S210;X4Y16/S210/S202;1;X4Y18/E210;X4Y18/E210/S212;1;X6Y18/E240;X6Y18/E240/E212;1;X7Y18/S240;X7Y18/S240/E241;1;X7Y19/X03;X7Y19/X03/S241;1;X7Y19/B5;X7Y19/B5/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.inputCharIndex_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8566 ] ,
          "attributes": {
            "ROUTING": "X2Y14/F6;;1;X2Y14/C0;X2Y14/C0/F6;1;X2Y14/XD0;X2Y14/XD0/C0;1"
          }
        },
        "row1.inputCharIndex_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8563 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F7;;1;X2Y15/A3;X2Y15/A3/F7;1;X2Y15/XD3;X2Y15/XD3/A3;1"
          }
        },
        "row1.textBuffer_DFFE_Q_111_D_LUT4_F_I2_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8485 ] ,
          "attributes": {
            "ROUTING": "X3Y16/E220;X3Y16/E220/E100;1;X5Y16/E230;X5Y16/E230/E222;1;X6Y16/B0;X6Y16/B0/E231;1;X3Y16/D7;X3Y16/D7/S130;1;X5Y13/X07;X5Y13/X07/E262;1;X5Y13/B7;X5Y13/B7/X07;1;X8Y12/B1;X8Y12/B1/E212;1;X6Y20/D4;X6Y20/D4/E202;1;X6Y15/B1;X6Y15/B1/E211;1;X2Y12/S260;X2Y12/S260/W261;1;X2Y12/D1;X2Y12/D1/S260;1;X4Y16/W240;X4Y16/W240/E828;1;X4Y16/B3;X4Y16/B3/W240;1;X2Y13/X03;X2Y13/X03/W261;1;X2Y13/D2;X2Y13/D2/X03;1;X2Y16/D6;X2Y16/D6/W201;1;X7Y14/X01;X7Y14/X01/N221;1;X7Y14/B2;X7Y14/B2/X01;1;X5Y22/C1;X5Y22/C1/X02;1;X5Y20/N260;X5Y20/N260/E261;1;X6Y14/C4;X6Y14/C4/N221;1;X6Y16/E220;X6Y16/E220/E272;1;X7Y16/X05;X7Y16/X05/E221;1;X7Y16/B1;X7Y16/B1/X05;1;X6Y19/C5;X6Y19/C5/X06;1;X4Y16/N240;X4Y16/N240/E828;1;X4Y16/B5;X4Y16/B5/N240;1;X8Y19/S230;X8Y19/S230/E231;1;X8Y19/C6;X8Y19/C6/S230;1;X8Y19/D0;X8Y19/D0/X03;1;X6Y18/S200;X6Y18/S200/W201;1;X5Y13/B4;X5Y13/B4/X03;1;X5Y19/D5;X5Y19/D5/N261;1;X3Y14/X05;X3Y14/X05/N261;1;X3Y14/C5;X3Y14/C5/X05;1;X4Y13/N210;X4Y13/N210/N202;1;X4Y12/B0;X4Y12/B0/N211;1;X5Y18/S200;X5Y18/S200/E202;1;X5Y19/C7;X5Y19/C7/S201;1;X3Y16/S210;X3Y16/S210/S100;1;X3Y17/E210;X3Y17/E210/S211;1;X4Y17/B4;X4Y17/B4/E211;1;X4Y17/D3;X4Y17/D3/E221;1;X3Y20/E230;X3Y20/E230/S231;1;X4Y20/B4;X4Y20/B4/E231;1;X6Y19/D3;X6Y19/D3/S201;1;X6Y19/X06;X6Y19/X06/E231;1;X1Y13/N200;X1Y13/N200/N202;1;X1Y11/E200;X1Y11/E200/N202;1;X2Y11/D4;X2Y11/D4/E201;1;X1Y11/C5;X1Y11/C5/X06;1;X4Y16/D4;X4Y16/D4/W270;1;X4Y16/E270;X4Y16/E270/E828;1;X6Y16/X08;X6Y16/X08/E272;1;X6Y16/B7;X6Y16/B7/X08;1;X2Y16/N240;X2Y16/N240/W101;1;X2Y15/D6;X2Y15/D6/N241;1;X4Y20/C6;X4Y20/C6/S201;1;X4Y15/C3;X4Y15/C3/X01;1;X4Y20/B7;X4Y20/B7/E231;1;X5Y20/C0;X5Y20/C0/E261;1;X6Y12/B6;X6Y12/B6/X05;1;X4Y11/E200;X4Y11/E200/N202;1;X6Y11/E210;X6Y11/E210/E202;1;X8Y11/B5;X8Y11/B5/E212;1;X1Y13/X01;X1Y13/X01/N202;1;X1Y13/C3;X1Y13/C3/X01;1;X3Y15/E240;X3Y15/E240/N101;1;X5Y15/C1;X5Y15/C1/E242;1;X4Y12/E200;X4Y12/E200/N201;1;X6Y12/X01;X6Y12/X01/E202;1;X6Y12/B2;X6Y12/B2/X01;1;X5Y17/B1;X5Y17/B1/X07;1;X1Y11/D7;X1Y11/D7/N262;1;X1Y16/C0;X1Y16/C0/W241;1;X3Y19/S210;X3Y19/S210/S202;1;X3Y21/X06;X3Y21/X06/S212;1;X3Y21/C4;X3Y21/C4/X06;1;X6Y20/B3;X6Y20/B3/X01;1;X4Y21/E200;X4Y21/E200/S202;1;X1Y11/D3;X1Y11/D3/X06;1;X1Y12/D7;X1Y12/D7/X02;1;X1Y11/X06;X1Y11/X06/W211;1;X1Y11/C4;X1Y11/C4/X06;1;X4Y14/D5;X4Y14/D5/S261;1;X3Y12/W260;X3Y12/W260/N261;1;X5Y16/X04;X5Y16/X04/E271;1;X5Y16/B0;X5Y16/B0/X04;1;X4Y21/D1;X4Y21/D1/S202;1;X4Y17/S260;X4Y17/S260/E261;1;X4Y19/S260;X4Y19/S260/S262;1;X4Y20/E260;X4Y20/E260/S261;1;X3Y21/S230;X3Y21/S230/S222;1;X3Y22/E230;X3Y22/E230/S231;1;X5Y22/X02;X5Y22/X02/E232;1;X5Y22/D7;X5Y22/D7/X02;1;X3Y14/W260;X3Y14/W260/N261;1;X1Y14/W270;X1Y14/W270/W262;1;X1Y14/D5;X1Y14/D5/W270;1;X3Y17/S200;X3Y17/S200/S101;1;X3Y19/E200;X3Y19/E200/S202;1;X4Y19/S200;X4Y19/S200/E201;1;X4Y21/C7;X4Y21/C7/S202;1;X3Y11/C2;X3Y11/C2/N262;1;X7Y17/N230;X7Y17/N230/E804;1;X7Y17/C2;X7Y17/C2/N230;1;X6Y17/X03;X6Y17/X03/E261;1;X6Y17/B3;X6Y17/B3/X03;1;X2Y13/D6;X2Y13/D6/E201;1;X2Y16/C5;X2Y16/C5/W101;1;X3Y15/W800;X3Y15/W800/N101;1;X4Y15/N200;X4Y15/N200/E808;1;X4Y13/X03;X4Y13/X03/N202;1;X4Y13/B4;X4Y13/B4/X03;1;X1Y13/X05;X1Y13/X05/N241;1;X1Y13/C7;X1Y13/C7/X05;1;X1Y13/E200;X1Y13/E200/N202;1;X2Y13/N200;X2Y13/N200/E201;1;X2Y12/C6;X2Y12/C6/N201;1;X1Y13/C4;X1Y13/C4/N202;1;X7Y13/X07;X7Y13/X07/N222;1;X7Y13/B7;X7Y13/B7/X07;1;X2Y16/S240;X2Y16/S240/W101;1;X2Y17/E240;X2Y17/E240/S241;1;X2Y17/B7;X2Y17/B7/E240;1;X3Y16/X08;X3Y16/X08/F5;1;X3Y16/C6;X3Y16/C6/X08;1;X5Y21/D7;X5Y21/D7/S261;1;X5Y11/D7;X5Y11/D7/E201;1;X1Y15/D5;X1Y15/D5/W202;1;X2Y12/X02;X2Y12/X02/N212;1;X2Y12/C2;X2Y12/C2/X02;1;X3Y16/W820;X3Y16/W820/N100;1;X3Y16/C0;X3Y16/C0/E100;1;X2Y12/X01;X2Y12/X01/N201;1;X2Y12/C0;X2Y12/C0/X01;1;X5Y20/E220;X5Y20/E220/S221;1;X6Y20/N220;X6Y20/N220/E221;1;X6Y20/C0;X6Y20/C0/N220;1;X2Y16/C7;X2Y16/C7/W101;1;X5Y11/X01;X5Y11/X01/N262;1;X5Y11/B2;X5Y11/B2/X01;1;X7Y21/S200;X7Y21/S200/S202;1;X7Y22/W200;X7Y22/W200/S201;1;X5Y22/D4;X5Y22/D4/W202;1;X5Y12/C0;X5Y12/C0/N261;1;X5Y17/C0;X5Y17/C0/E262;1;X1Y15/N200;X1Y15/N200/W202;1;X1Y13/D1;X1Y13/D1/N202;1;X1Y11/D6;X1Y11/D6/N241;1;X6Y12/X05;X6Y12/X05/E202;1;X1Y15/N260;X1Y15/N260/W262;1;X1Y15/D4;X1Y15/D4/N260;1;X5Y17/E260;X5Y17/E260/E262;1;X4Y13/N200;X4Y13/N200/N202;1;X3Y19/S220;X3Y19/S220/S222;1;X3Y21/X01;X3Y21/X01/S222;1;X3Y21/C3;X3Y21/C3/X01;1;X7Y11/B5;X7Y11/B5/E211;1;X7Y19/N230;X7Y19/N230/E232;1;X3Y16/E100;X3Y16/E100/F5;1;X9Y12/W210;X9Y12/W210/N211;1;X7Y12/B0;X7Y12/B0/W212;1;X4Y20/E200;X4Y20/E200/S201;1;X3Y15/W200;X3Y15/W200/N101;1;X1Y15/X01;X1Y15/X01/W202;1;X1Y15/C3;X1Y15/C3/X01;1;X5Y21/S220;X5Y21/S220/S222;1;X5Y22/W220;X5Y22/W220/S221;1;X5Y22/C3;X5Y22/C3/W220;1;X5Y20/S260;X5Y20/S260/E261;1;X3Y16/S130;X3Y16/S130/F5;1;X2Y13/W210;X2Y13/W210/N211;1;X1Y13/X06;X1Y13/X06/W211;1;X1Y13/D2;X1Y13/D2/X06;1;X3Y16/W200;X3Y16/W200/N100;1;X2Y16/D3;X2Y16/D3/W201;1;X7Y19/C2;X7Y19/C2/N230;1;X3Y19/S230;X3Y19/S230/S222;1;X4Y15/N220;X4Y15/N220/E221;1;X4Y13/N230;X4Y13/N230/N222;1;X4Y11/B3;X4Y11/B3/N232;1;X4Y17/C6;X4Y17/C6/E261;1;X3Y12/X03;X3Y12/X03/N261;1;X3Y12/B5;X3Y12/B5/X03;1;X4Y19/D7;X4Y19/D7/E201;1;X3Y17/E220;X3Y17/E220/S121;1;X5Y21/X01;X5Y21/X01/W202;1;X5Y21/B2;X5Y21/B2/X01;1;X2Y16/N200;X2Y16/N200/W101;1;X2Y14/N210;X2Y14/N210/N202;1;X2Y12/N210;X2Y12/N210/N212;1;X2Y11/X02;X2Y11/X02/N211;1;X2Y11/C3;X2Y11/C3/X02;1;X5Y19/S220;X5Y19/S220/E222;1;X5Y20/D2;X5Y20/D2/S221;1;X1Y16/D7;X1Y16/D7/X07;1;X3Y18/E200;X3Y18/E200/S201;1;X3Y12/E260;X3Y12/E260/N261;1;X5Y12/E260;X5Y12/E260/E262;1;X7Y12/E260;X7Y12/E260/E262;1;X8Y12/X07;X8Y12/X07/E261;1;X8Y12/B0;X8Y12/B0/X07;1;X3Y13/X05;X3Y13/X05/N262;1;X3Y13/C4;X3Y13/C4/X05;1;X1Y16/X07;X1Y16/X07/W241;1;X1Y16/D5;X1Y16/D5/X07;1;X2Y13/C1;X2Y13/C1/W261;1;X3Y11/C4;X3Y11/C4/X05;1;X5Y15/E220;X5Y15/E220/E222;1;X7Y15/N220;X7Y15/N220/E222;1;X6Y17/B4;X6Y17/B4/X03;1;X5Y12/C6;X5Y12/C6/E262;1;X9Y13/N210;X9Y13/N210/N202;1;X3Y16/N100;X3Y16/N100/F5;1;X5Y17/X07;X5Y17/X07/E262;1;X4Y15/X01;X4Y15/X01/E221;1;X4Y15/B4;X4Y15/B4/X01;1;X5Y15/D7;X5Y15/D7/E222;1;X3Y17/E800;X3Y17/E800/S101;1;X7Y17/S200;X7Y17/S200/E804;1;X7Y19/S200;X7Y19/S200/S202;1;X7Y21/W200;X7Y21/W200/S202;1;X6Y21/X01;X6Y21/X01/W201;1;X6Y21/B3;X6Y21/B3/X01;1;X3Y15/E220;X3Y15/E220/N121;1;X5Y15/X05;X5Y15/X05/E222;1;X5Y15/B6;X5Y15/B6/X05;1;X6Y20/D6;X6Y20/D6/W201;1;X7Y18/W200;X7Y18/W200/S201;1;X3Y16/S100;X3Y16/S100/F5;1;X3Y16/B1;X3Y16/B1/S100;1;X1Y13/N260;X1Y13/N260/N262;1;X1Y16/N240;X1Y16/N240/W241;1;X1Y14/N240;X1Y14/N240/N242;1;X1Y12/N240;X1Y12/N240/N242;1;X1Y11/C1;X1Y11/C1/N241;1;X2Y16/S200;X2Y16/S200/W101;1;X2Y17/C5;X2Y17/C5/S201;1;X8Y19/B7;X8Y19/B7/E231;1;X5Y21/D6;X5Y21/D6/E201;1;X4Y17/D1;X4Y17/D1/E221;1;X5Y15/E800;X5Y15/E800/E202;1;X9Y15/N200;X9Y15/N200/E804;1;X2Y15/C2;X2Y15/C2/N241;1;X5Y13/X03;X5Y13/X03/E262;1;X3Y16/W100;X3Y16/W100/F5;1;X2Y16/W240;X2Y16/W240/W101;1;X1Y16/C4;X1Y16/C4/W241;1;X3Y13/D2;X3Y13/D2/E260;1;X4Y11/C5;X4Y11/C5/X05;1;X2Y15/C7;X2Y15/C7/N201;1;X4Y16/W270;X4Y16/W270/E828;1;X7Y13/S270;X7Y13/S270/E272;1;X7Y14/X04;X7Y14/X04/S271;1;X7Y14/B1;X7Y14/B1/X04;1;X2Y13/N260;X2Y13/N260/W261;1;X2Y11/C2;X2Y11/C2/N262;1;X3Y15/W260;X3Y15/W260/N121;1;X1Y15/C2;X1Y15/C2/W262;1;X4Y11/C4;X4Y11/C4/E261;1;X5Y11/E260;X5Y11/E260/N262;1;X6Y11/X07;X6Y11/X07/E261;1;X6Y11/B6;X6Y11/B6/X07;1;X5Y17/X03;X5Y17/X03/E262;1;X5Y17/B2;X5Y17/B2/X03;1;X2Y12/W210;X2Y12/W210/N212;1;X1Y12/X02;X1Y12/X02/W211;1;X6Y15/N220;X6Y15/N220/E221;1;X6Y20/X01;X6Y20/X01/E202;1;X7Y20/W200;X7Y20/W200/S201;1;X3Y15/E200;X3Y15/E200/N101;1;X5Y15/E210;X5Y15/E210/E202;1;X3Y14/D1;X3Y14/D1/X03;1;X4Y17/N260;X4Y17/N260/E261;1;X4Y16/C0;X4Y16/C0/N261;1;X8Y12/B7;X8Y12/B7/E212;1;X7Y17/S260;X7Y17/S260/E262;1;X7Y19/E260;X7Y19/E260/S262;1;X8Y19/X03;X8Y19/X03/E261;1;X3Y11/E260;X3Y11/E260/N262;1;X4Y11/C7;X4Y11/C7/E261;1;X4Y14/X05;X4Y14/X05/S261;1;X4Y14/C4;X4Y14/C4/X05;1;X4Y13/S260;X4Y13/S260/E261;1;X4Y14/D7;X4Y14/D7/S261;1;X3Y13/N260;X3Y13/N260/N262;1;X3Y11/X05;X3Y11/X05/N262;1;X3Y11/C6;X3Y11/C6/X05;1;X4Y13/N260;X4Y13/N260/E261;1;X4Y11/X05;X4Y11/X05/N262;1;X4Y11/C6;X4Y11/C6/X05;1;X1Y12/C2;X1Y12/C2/N261;1;X2Y11/W210;X2Y11/W210/N211;1;X3Y17/E260;X3Y17/E260/S121;1;X4Y17/C7;X4Y17/C7/E261;1;X4Y19/S220;X4Y19/S220/E221;1;X4Y21/D0;X4Y21/D0/S222;1;X5Y13/E270;X5Y13/E270/E262;1;X6Y13/X04;X6Y13/X04/E271;1;X6Y13/D4;X6Y13/D4/X04;1;X3Y14/X03;X3Y14/X03/N261;1;X3Y14/D0;X3Y14/D0/X03;1;X3Y13/W260;X3Y13/W260/N262;1;X2Y13/C5;X2Y13/C5/W261;1;X3Y17/S220;X3Y17/S220/S121;1;X3Y19/E220;X3Y19/E220/S222;1;X6Y12/E210;X6Y12/E210/E202;1;X5Y19/E230;X5Y19/E230/E222;1;X7Y19/E230;X7Y19/E230/E232;1;X3Y13/E260;X3Y13/E260/N262;1;X5Y13/N260;X5Y13/N260/E262;1;X4Y14/X01;X4Y14/X01/N221;1;X4Y14/C0;X4Y14/C0/X01;1;X3Y16/F5;;1;X3Y16/SN20;X3Y16/SN20/F5;1;X3Y15/N260;X3Y15/N260/N121;1;X3Y15/D4;X3Y15/D4/N260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.inputCharIndex[0]": {
          "hide_name": 0,
          "bits": [ 8483 ] ,
          "attributes": {
            "ROUTING": "X2Y14/SN20;X2Y14/SN20/Q0;1;X2Y15/B7;X2Y15/B7/S121;1;X3Y14/D2;X3Y14/D2/E260;1;X2Y14/W200;X2Y14/W200/Q0;1;X2Y14/A6;X2Y14/A6/W200;1;X2Y15/W810;X2Y15/W810/S111;1;X5Y15/W220;X5Y15/W220/E818;1;X4Y15/D6;X4Y15/D6/W221;1;X3Y15/X07;X3Y15/X07/S221;1;X3Y15/D6;X3Y15/D6/X07;1;X3Y14/C6;X3Y14/C6/E121;1;X3Y14/D3;X3Y14/D3/E260;1;X4Y15/D5;X4Y15/D5/S261;1;X3Y15/X08;X3Y15/X08/E251;1;X3Y15/D1;X3Y15/D1/X08;1;X2Y14/SN10;X2Y14/SN10/Q0;1;X2Y15/E250;X2Y15/E250/S111;1;X4Y15/X08;X4Y15/X08/E252;1;X4Y15/D1;X4Y15/D1/X08;1;X3Y14/C1;X3Y14/C1/E121;1;X3Y15/X01;X3Y15/X01/S221;1;X3Y15/C0;X3Y15/C0/X01;1;X4Y14/S260;X4Y14/S260/E261;1;X4Y15/C0;X4Y15/C0/S261;1;X3Y14/S220;X3Y14/S220/E121;1;X3Y15/D3;X3Y15/D3/S221;1;X4Y14/D1;X4Y14/D1/X03;1;X2Y14/Q0;;1;X2Y14/EW20;X2Y14/EW20/Q0;1;X3Y14/E260;X3Y14/E260/E121;1;X4Y14/X03;X4Y14/X03/E261;1;X4Y14/D2;X4Y14/D2/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 inputCharIndex"
          }
        },
        "row1.inputCharIndex[1]": {
          "hide_name": 0,
          "bits": [ 8481 ] ,
          "attributes": {
            "ROUTING": "X3Y14/C2;X3Y14/C2/W220;1;X3Y14/C3;X3Y14/C3/W220;1;X3Y14/B1;X3Y14/B1/E231;1;X4Y15/X06;X4Y15/X06/E231;1;X4Y15/C6;X4Y15/C6/X06;1;X4Y15/C5;X4Y15/C5/X06;1;X2Y15/N130;X2Y15/N130/Q3;1;X4Y14/C2;X4Y14/C2/N261;1;X2Y15/A7;X2Y15/A7/E130;1;X3Y15/B0;X3Y15/B0/E131;1;X2Y14/E230;X2Y14/E230/N131;1;X3Y15/N220;X3Y15/N220/E121;1;X3Y14/B6;X3Y14/B6/E231;1;X3Y14/W220;X3Y14/W220/N221;1;X3Y15/E260;X3Y15/E260/E121;1;X4Y15/C1;X4Y15/C1/E261;1;X2Y15/EW20;X2Y15/EW20/Q3;1;X3Y15/C6;X3Y15/C6/E121;1;X4Y14/C1;X4Y14/C1/N261;1;X4Y15/N260;X4Y15/N260/E261;1;X3Y15/C3;X3Y15/C3/E121;1;X3Y15/C1;X3Y15/C1/E121;1;X2Y15/Q3;;1;X2Y15/E130;X2Y15/E130/Q3;1;X3Y15/E230;X3Y15/E230/E131;1;X4Y15/B0;X4Y15/B0/E231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 inputCharIndex"
          }
        },
        "row1.inputCharIndex[2]": {
          "hide_name": 0,
          "bits": [ 8478 ] ,
          "attributes": {
            "ROUTING": "X3Y15/B3;X3Y15/B3/S211;1;X4Y14/S230;X4Y14/S230/E131;1;X4Y15/B1;X4Y15/B1/S231;1;X4Y15/B5;X4Y15/B5/S271;1;X3Y15/B6;X3Y15/B6/S251;1;X4Y15/A0;X4Y15/A0/S271;1;X3Y14/S130;X3Y14/S130/Q1;1;X3Y14/B3;X3Y14/B3/S130;1;X4Y14/B2;X4Y14/B2/E131;1;X3Y14/A6;X3Y14/A6/E130;1;X3Y14/E130;X3Y14/E130/Q1;1;X4Y14/B1;X4Y14/B1/E131;1;X4Y14/S270;X4Y14/S270/E131;1;X4Y15/B6;X4Y15/B6/S271;1;X3Y14/S250;X3Y14/S250/S130;1;X3Y14/X02;X3Y14/X02/Q1;1;X3Y14/A1;X3Y14/A1/X02;1;X3Y14/B2;X3Y14/B2/S130;1;X3Y15/A0;X3Y15/A0/S131;1;X3Y14/Q1;;1;X3Y14/S210;X3Y14/S210/Q1;1;X3Y15/B1;X3Y15/B1/S211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 inputCharIndex"
          }
        },
        "row1.inputCharIndex_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8476 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F1;;1;X3Y14/XD1;X3Y14/XD1/F1;1"
          }
        },
        "row1.inputCharIndex[3]": {
          "hide_name": 0,
          "bits": [ 8472 ] ,
          "attributes": {
            "ROUTING": "X4Y15/S250;X4Y15/S250/E111;1;X4Y17/E250;X4Y17/E250/S252;1;X5Y17/X04;X5Y17/X04/E251;1;X5Y17/B0;X5Y17/B0/X04;1;X4Y19/B7;X4Y19/B7/X07;1;X7Y20/E230;X7Y20/E230/E232;1;X8Y20/N230;X8Y20/N230/E231;1;X8Y19/A7;X8Y19/A7/N231;1;X6Y14/A1;X6Y14/A1/E252;1;X3Y15/SN20;X3Y15/SN20/Q4;1;X3Y14/A7;X3Y14/A7/N121;1;X3Y14/E250;X3Y14/E250/N111;1;X4Y14/A1;X4Y14/A1/E251;1;X4Y16/X01;X4Y16/X01/S201;1;X4Y16/A0;X4Y16/A0/X01;1;X3Y15/A4;X3Y15/A4/E100;1;X4Y17/X05;X4Y17/X05/S202;1;X4Y17/A4;X4Y17/A4/X05;1;X3Y15/N130;X3Y15/N130/Q4;1;X3Y15/A3;X3Y15/A3/N130;1;X3Y14/A2;X3Y14/A2/N111;1;X4Y15/E200;X4Y15/E200/E101;1;X4Y15/A3;X4Y15/A3/E200;1;X4Y15/S200;X4Y15/S200/E101;1;X4Y15/A5;X4Y15/A5/S200;1;X7Y20/N230;X7Y20/N230/E232;1;X7Y19/A5;X7Y19/A5/N231;1;X4Y19/X07;X4Y19/X07/S202;1;X3Y16/S810;X3Y16/S810/S111;1;X3Y20/E220;X3Y20/E220/S814;1;X5Y20/E230;X5Y20/E230/E222;1;X3Y15/A7;X3Y15/A7/X03;1;X3Y15/E100;X3Y15/E100/Q4;1;X3Y15/A5;X3Y15/A5/E100;1;X3Y15/X03;X3Y15/X03/Q4;1;X3Y15/A6;X3Y15/A6/X03;1;X3Y15/EW10;X3Y15/EW10/Q4;1;X3Y15/A1;X3Y15/A1/X03;1;X4Y15/A6;X4Y15/A6/E111;1;X4Y17/B6;X4Y17/B6/X05;1;X3Y14/W830;X3Y14/W830/N131;1;X4Y14/E250;X4Y14/E250/E838;1;X4Y15/A1;X4Y15/A1/E111;1;X4Y14/A2;X4Y14/A2/E251;1;X4Y17/S200;X4Y17/S200/S202;1;X3Y15/Q4;;1;X3Y15/SN10;X3Y15/SN10/Q4;1;X3Y14/A3;X3Y14/A3/N111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 inputCharIndex"
          }
        },
        "row1.inputCharIndex_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 8470 ] ,
          "attributes": {
            "ROUTING": "X3Y15/F4;;1;X3Y15/XD4;X3Y15/XD4/F4;1"
          }
        },
        "row1.state_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 8469 ] ,
          "attributes": {
            "ROUTING": "X2Y14/X06;X2Y14/X06/N232;1;X2Y14/CE0;X2Y14/CE0/X06;1;X2Y16/CE2;X2Y16/CE2/X06;1;X5Y17/CE2;X5Y17/CE2/E272;1;X6Y17/CE1;X6Y17/CE1/X07;1;X6Y20/X05;X6Y20/X05/S242;1;X6Y20/CE0;X6Y20/CE0/X05;1;X6Y17/CE2;X6Y17/CE2/X07;1;X5Y17/S270;X5Y17/S270/E131;1;X5Y19/E270;X5Y19/E270/S272;1;X6Y19/CE2;X6Y19/CE2/E271;1;X5Y11/E270;X5Y11/E270/N272;1;X6Y11/CE0;X6Y11/CE0/E271;1;X4Y17/CE2;X4Y17/CE2/X07;1;X1Y13/N220;X1Y13/N220/N272;1;X1Y11/X05;X1Y11/X05/N222;1;X1Y11/CE2;X1Y11/CE2/X05;1;X2Y15/N270;X2Y15/N270/N272;1;X2Y13/N270;X2Y13/N270/N272;1;X2Y11/W270;X2Y11/W270/N272;1;X1Y11/X08;X1Y11/X08/W271;1;X1Y11/CE1;X1Y11/CE1/X08;1;X6Y14/X06;X6Y14/X06/S271;1;X7Y14/CE1;X7Y14/CE1/E271;1;X7Y14/CE0;X7Y14/CE0/X07;1;X7Y17/CE1;X7Y17/CE1/X08;1;X3Y11/CE0;X3Y11/CE0/E271;1;X6Y15/N250;X6Y15/N250/N242;1;X6Y13/X08;X6Y13/X08/N252;1;X6Y13/CE1;X6Y13/CE1/X08;1;X5Y14/CE2;X5Y14/CE2/E271;1;X5Y17/E240;X5Y17/E240/E242;1;X6Y17/N240;X6Y17/N240/E241;1;X6Y16/X05;X6Y16/X05/N241;1;X6Y16/CE0;X6Y16/CE0/X05;1;X4Y11/E270;X4Y11/E270/N824;1;X5Y11/CE1;X5Y11/CE1/E271;1;X5Y12/CE1;X5Y12/CE1/X05;1;X3Y17/E270;X3Y17/E270/W130;1;X5Y17/CE1;X5Y17/CE1/E272;1;X4Y20/CE0;X4Y20/CE0/X06;1;X1Y16/S230;X1Y16/S230/W232;1;X1Y17/E230;X1Y17/E230/S231;1;X2Y17/X06;X2Y17/X06/E231;1;X2Y17/CE0;X2Y17/CE0/X06;1;X1Y13/E270;X1Y13/E270/N271;1;X2Y17/N270;X2Y17/N270/W131;1;X3Y17/W130;X3Y17/W130/F4;1;X2Y16/E270;X2Y16/E270/N271;1;X3Y16/CE0;X3Y16/CE0/E271;1;X6Y10/E210;X6Y10/E210/N211;1;X6Y13/X06;X6Y13/X06/E231;1;X6Y13/CE2;X6Y13/CE2/X06;1;X7Y16/CE2;X7Y16/CE2/X06;1;X2Y11/E270;X2Y11/E270/N271;1;X3Y11/CE1;X3Y11/CE1/E271;1;X4Y17/N240;X4Y17/N240/E241;1;X4Y15/N820;X4Y15/N820/N242;1;X4Y11/W820;X4Y11/W820/N824;1;X3Y11/E270;X3Y11/E270/E828;1;X4Y11/CE0;X4Y11/CE0/E271;1;X4Y11/X06;X4Y11/X06/N272;1;X4Y11/CE2;X4Y11/CE2/X06;1;X7Y17/CE2;X7Y17/CE2/X08;1;X3Y13/X07;X3Y13/X07/N221;1;X3Y13/CE2;X3Y13/CE2/X07;1;X7Y13/CE1;X7Y13/CE1/X06;1;X1Y12/X08;X1Y12/X08/W272;1;X1Y12/CE1;X1Y12/CE1/X08;1;X7Y17/X08;X7Y17/X08/E252;1;X7Y17/CE0;X7Y17/CE0/X08;1;X5Y15/CE0;X5Y15/CE0/E272;1;X7Y14/E200;X7Y14/E200/N201;1;X8Y14/N200;X8Y14/N200/E201;1;X8Y12/X05;X8Y12/X05/N202;1;X8Y12/CE2;X8Y12/CE2/X05;1;X7Y15/N200;X7Y15/N200/N252;1;X7Y13/X05;X7Y13/X05/N202;1;X7Y13/CE0;X7Y13/CE0/X05;1;X3Y13/CE0;X3Y13/CE0/X07;1;X2Y12/CE2;X2Y12/CE2/X05;1;X1Y13/CE1;X1Y13/CE1/E271;1;X4Y15/N270;X4Y15/N270/E271;1;X4Y14/E270;X4Y14/E270/N271;1;X6Y14/CE0;X6Y14/CE0/E272;1;X5Y20/CE2;X5Y20/CE2/X07;1;X7Y15/CE2;X7Y15/CE2/X06;1;X3Y12/W270;X3Y12/W270/N272;1;X2Y12/N270;X2Y12/N270/W271;1;X2Y11/X06;X2Y11/X06/N271;1;X2Y11/CE2;X2Y11/CE2/X06;1;X3Y17/E240;X3Y17/E240/F4;1;X4Y17/X07;X4Y17/X07/E241;1;X4Y17/CE0;X4Y17/CE0/X07;1;X4Y19/X05;X4Y19/X05/S242;1;X4Y19/CE2;X4Y19/CE2/X05;1;X6Y14/N270;X6Y14/N270/E271;1;X6Y12/X06;X6Y12/X06/N272;1;X6Y20/X07;X6Y20/X07/E242;1;X7Y16/CE0;X7Y16/CE0/X06;1;X6Y20/CE2;X6Y20/CE2/X07;1;X7Y12/X05;X7Y12/X05/E201;1;X5Y21/E270;X5Y21/E270/E272;1;X6Y21/CE1;X6Y21/CE1/E271;1;X5Y21/X08;X5Y21/X08/E251;1;X3Y14/CE0;X3Y14/CE0/X06;1;X4Y13/X05;X4Y13/X05/E221;1;X4Y13/CE1;X4Y13/CE1/X05;1;X1Y15/CE2;X1Y15/CE2/X08;1;X4Y17/E240;X4Y17/E240/E828;1;X6Y17/X07;X6Y17/X07/E242;1;X2Y13/CE1;X2Y13/CE1/X06;1;X3Y14/W270;X3Y14/W270/N272;1;X8Y10/S210;X8Y10/S210/E212;1;X5Y15/E270;X5Y15/E270/E272;1;X7Y15/CE0;X7Y15/CE0/E272;1;X6Y22/E240;X6Y22/E240/E242;1;X7Y22/X07;X7Y22/X07/E241;1;X7Y22/CE2;X7Y22/CE2/X07;1;X7Y19/X06;X7Y19/X06/S251;1;X7Y19/CE0;X7Y19/CE0/X06;1;X4Y20/E250;X4Y20/E250/S251;1;X6Y20/E200;X6Y20/E200/E252;1;X7Y20/X05;X7Y20/X05/E201;1;X7Y20/CE1;X7Y20/CE1/X05;1;X4Y18/E240;X4Y18/E240/S241;1;X6Y18/E250;X6Y18/E250/E242;1;X7Y18/S250;X7Y18/S250/E251;1;X7Y19/E250;X7Y19/E250/S251;1;X8Y19/X08;X8Y19/X08/E251;1;X8Y19/CE0;X8Y19/CE0/X08;1;X7Y14/X07;X7Y14/X07/N201;1;X7Y14/CE2;X7Y14/CE2/E272;1;X3Y14/E270;X3Y14/E270/N272;1;X5Y21/CE2;X5Y21/CE2/X08;1;X4Y21/E250;X4Y21/E250/S252;1;X3Y15/X06;X3Y15/X06/N271;1;X3Y15/CE2;X3Y15/CE2/X06;1;X1Y13/S270;X1Y13/S270/W272;1;X1Y14/X06;X1Y14/X06/S271;1;X1Y14/CE1;X1Y14/CE1/X06;1;X5Y12/E270;X5Y12/E270/E272;1;X7Y12/E270;X7Y12/E270/E272;1;X8Y12/CE0;X8Y12/CE0/E271;1;X4Y17/S240;X4Y17/S240/E828;1;X4Y19/S250;X4Y19/S250/S242;1;X4Y20/X06;X4Y20/X06/S251;1;X4Y20/CE1;X4Y20/CE1/X06;1;X5Y21/CE0;X5Y21/CE0/E271;1;X6Y12/CE1;X6Y12/CE1/X06;1;X5Y20/CE1;X5Y20/CE1/X07;1;X5Y15/CE2;X5Y15/CE2/E272;1;X2Y13/CE2;X2Y13/CE2/E271;1;X5Y13/CE2;X5Y13/CE2/X05;1;X5Y14/CE1;X5Y14/CE1/E272;1;X5Y22/E270;X5Y22/E270/S271;1;X6Y22/CE1;X6Y22/CE1/E271;1;X5Y21/S270;X5Y21/S270/E272;1;X5Y13/CE1;X5Y13/CE1/E272;1;X7Y12/CE0;X7Y12/CE0/X05;1;X6Y13/S270;X6Y13/S270/E272;1;X8Y11/CE1;X8Y11/CE1/S211;1;X2Y16/N230;X2Y16/N230/W231;1;X2Y15/X08;X2Y15/X08/N231;1;X2Y15/CE1;X2Y15/CE1/X08;1;X3Y13/E220;X3Y13/E220/N221;1;X5Y13/E230;X5Y13/E230/E222;1;X7Y13/X06;X7Y13/X06/E232;1;X7Y13/CE2;X7Y13/CE2/X06;1;X3Y14/X06;X3Y14/X06/N272;1;X3Y14/CE2;X3Y14/CE2/X06;1;X3Y21/E270;X3Y21/E270/S824;1;X4Y21/CE2;X4Y21/CE2/E271;1;X3Y14/N270;X3Y14/N270/N272;1;X3Y12/E270;X3Y12/E270/N272;1;X4Y12/CE2;X4Y12/CE2/E271;1;X4Y13/S270;X4Y13/S270/E271;1;X4Y14/X06;X4Y14/X06/S271;1;X4Y14/CE2;X4Y14/CE2/X06;1;X3Y12/X07;X3Y12/X07/N222;1;X3Y12/CE2;X3Y12/CE2/X07;1;X3Y17/W820;X3Y17/W820/F4;1;X2Y13/X06;X2Y13/X06/N272;1;X5Y13/X05;X5Y13/X05/E222;1;X2Y12/N220;X2Y12/N220/W221;1;X2Y11/X07;X2Y11/X07/N221;1;X2Y11/CE0;X2Y11/CE0/X07;1;X4Y21/E270;X4Y21/E270/E828;1;X6Y21/CE2;X6Y21/CE2/E272;1;X4Y13/N270;X4Y13/N270/E271;1;X5Y12/CE2;X5Y12/CE2/E271;1;X4Y12/E270;X4Y12/E270/N271;1;X7Y12/CE1;X7Y12/CE1/E272;1;X5Y14/E270;X5Y14/E270/E272;1;X6Y13/N200;X6Y13/N200/N252;1;X5Y22/CE0;X5Y22/CE0/X07;1;X6Y11/N210;X6Y11/N210/N202;1;X6Y13/E270;X6Y13/E270/E272;1;X8Y13/N270;X8Y13/N270/E272;1;X8Y11/X08;X8Y11/X08/N272;1;X8Y11/CE0;X8Y11/CE0/X08;1;X3Y13/E270;X3Y13/E270/N824;1;X4Y13/CE2;X4Y13/CE2/E271;1;X6Y19/X07;X6Y19/X07/E242;1;X6Y19/CE0;X6Y19/CE0/X07;1;X4Y21/S240;X4Y21/S240/E828;1;X4Y22/E240;X4Y22/E240/S241;1;X5Y22/X07;X5Y22/X07/E241;1;X5Y22/CE1;X5Y22/CE1/X07;1;X2Y16/X06;X2Y16/X06/W231;1;X2Y16/CE0;X2Y16/CE0/X06;1;X4Y21/N240;X4Y21/N240/E828;1;X4Y19/E240;X4Y19/E240/N242;1;X5Y19/X07;X5Y19/X07/E241;1;X5Y19/CE0;X5Y19/CE0/X07;1;X5Y20/X07;X5Y20/X07/E241;1;X4Y20/E240;X4Y20/E240/N241;1;X6Y18/S240;X6Y18/S240/E242;1;X6Y12/E200;X6Y12/E200/N201;1;X7Y17/N250;X7Y17/N250/E252;1;X7Y15/X06;X7Y15/X06/N252;1;X3Y14/N220;X3Y14/N220/N272;1;X3Y12/W220;X3Y12/W220/N222;1;X2Y12/X05;X2Y12/X05/W221;1;X2Y12/CE1;X2Y12/CE1/X05;1;X1Y15/X08;X1Y15/X08/N231;1;X1Y15/CE1;X1Y15/CE1/X08;1;X5Y16/CE0;X5Y16/CE0/E272;1;X3Y16/N270;X3Y16/N270/N131;1;X3Y15/E270;X3Y15/E270/N271;1;X4Y15/CE1;X4Y15/CE1/E271;1;X1Y16/N230;X1Y16/N230/W232;1;X7Y22/CE0;X7Y22/CE0/X07;1;X1Y15/N270;X1Y15/N270/E272;1;X1Y13/X08;X1Y13/X08/N272;1;X1Y13/CE2;X1Y13/CE2/X08;1;X5Y16/N270;X5Y16/N270/E272;1;X5Y14/N220;X5Y14/N220/N272;1;X4Y13/E270;X4Y13/E270/E828;1;X5Y13/N270;X5Y13/N270/E271;1;X5Y11/X06;X5Y11/X06/N272;1;X5Y11/CE2;X5Y11/CE2/X06;1;X4Y16/CE0;X4Y16/CE0/E271;1;X5Y12/X05;X5Y12/X05/N222;1;X1Y15/CE0;X1Y15/CE0/E272;1;X0Y13/E270;X0Y13/E270/E272;1;X1Y13/W270;X1Y13/W270/W272;1;X5Y16/CE1;X5Y16/CE1/E272;1;X3Y17/S820;X3Y17/S820/F4;1;X3Y21/W820;X3Y21/W820/S824;1;X4Y21/W240;X4Y21/W240/E828;1;X3Y21/X07;X3Y21/X07/W241;1;X3Y21/CE0;X3Y21/CE0/X07;1;X0Y17/N270;X0Y17/N270/E824;1;X0Y15/W270;X0Y15/W270/N272;1;X6Y15/CE2;X6Y15/CE2/E271;1;X7Y16/X06;X7Y16/X06/N251;1;X3Y13/W270;X3Y13/W270/N824;1;X7Y11/CE0;X7Y11/CE0/S211;1;X7Y10/S210;X7Y10/S210/E211;1;X5Y17/E250;X5Y17/E250/E242;1;X6Y12/CE2;X6Y12/CE2/E272;1;X5Y15/CE1;X5Y15/CE1/E272;1;X1Y14/N270;X1Y14/N270/W272;1;X6Y14/CE1;X6Y14/CE1/X06;1;X6Y14/E270;X6Y14/E270/S271;1;X3Y16/W230;X3Y16/W230/N131;1;X1Y16/X06;X1Y16/X06/W232;1;X1Y16/CE0;X1Y16/CE0/X06;1;X3Y17/N130;X3Y17/N130/F4;1;X3Y16/E270;X3Y16/E270/N131;1;X4Y16/CE1;X4Y16/CE1/E271;1;X3Y17/F4;;1;X3Y17/N820;X3Y17/N820/F4;1;X3Y13/W820;X3Y13/W820/N824;1;X4Y17/E130;X4Y17/E130/E828;1;X7Y19/CE2;X7Y19/CE2/X06;1;X4Y14/CE1;X4Y14/CE1/X06;1"
          }
        },
        "ioSdin": {
          "hide_name": 0,
          "bits": [ 7318 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:28.12-28.18"
          }
        },
        "scr.ioSdin": {
          "hide_name": 0,
          "bits": [ 8467 ] ,
          "attributes": {
            "ROUTING": "X7Y25/Q1;;1;X7Y25/S100;X7Y25/S100/Q1;1;X7Y26/S200;X7Y26/S200/S101;1;X7Y28/D1;X7Y28/D1/S202;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:29.7-29.11",
            "hdlname": "scr sdin"
          }
        },
        "ioSclk": {
          "hide_name": 0,
          "bits": [ 7317 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:27.12-27.18"
          }
        },
        "scr.ioSclk": {
          "hide_name": 0,
          "bits": [ 8464 ] ,
          "attributes": {
            "ROUTING": "X9Y25/Q4;;1;X9Y25/E130;X9Y25/E130/Q4;1;X10Y25/S270;X10Y25/S270/E131;1;X10Y27/S220;X10Y27/S220/S272;1;X10Y28/X03;X10Y28/X03/N222;1;X10Y28/A0;X10Y28/A0/X03;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:28.7-28.11",
            "hdlname": "scr sclk"
          }
        },
        "ioReset": {
          "hide_name": 0,
          "bits": [ 7316 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:31.12-31.19"
          }
        },
        "scr.ioReset": {
          "hide_name": 0,
          "bits": [ 8461 ] ,
          "attributes": {
            "ROUTING": "X5Y25/Q5;;1;X5Y25/E250;X5Y25/E250/Q5;1;X7Y25/S250;X7Y25/S250/E252;1;X7Y27/S250;X7Y27/S250/S252;1;X7Y28/A0;X7Y28/A0/S251;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:30.7-30.12",
            "hdlname": "scr reset"
          }
        },
        "ioDc": {
          "hide_name": 0,
          "bits": [ 7315 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:30.12-30.16"
          }
        },
        "scr.dc": {
          "hide_name": 0,
          "bits": [ 8458 ] ,
          "attributes": {
            "ROUTING": "X12Y25/Q0;;1;X12Y25/S800;X12Y25/S800/Q0;1;X12Y28/E200;X12Y28/E200/N804;1;X14Y28/E200;X14Y28/E200/E202;1;X16Y28/E800;X16Y28/E800/E202;1;X24Y28/E800;X24Y28/E800/E808;1;X32Y28/N200;X32Y28/N200/E808;1;X32Y28/A0;X32Y28/A0/N200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:12.12-12.16",
            "hdlname": "scr ioDc"
          }
        },
        "ioCs": {
          "hide_name": 0,
          "bits": [ 7314 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:29.12-29.16"
          }
        },
        "scr.cs": {
          "hide_name": 0,
          "bits": [ 8455 ] ,
          "attributes": {
            "ROUTING": "X11Y25/Q2;;1;X11Y25/S130;X11Y25/S130/Q2;1;X11Y26/E830;X11Y26/E830/S131;1;X19Y26/E800;X19Y26/E800/E838;1;X27Y26/E230;X27Y26/E230/E808;1;X28Y26/S230;X28Y26/S230/E231;1;X28Y28/X08;X28Y28/X08/S232;1;X28Y28/D1;X28Y28/D1/X08;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/screen.v:11.12-11.16",
            "hdlname": "scr ioCs"
          }
        },
        "row1.textBuffer[47]": {
          "hide_name": 0,
          "bits": [ 8452 ] ,
          "attributes": {
            "ROUTING": "X4Y16/S130;X4Y16/S130/Q3;1;X4Y16/D7;X4Y16/D7/S130;1;X4Y16/Q3;;1;X4Y16/X06;X4Y16/X06/Q3;1;X4Y16/A6;X4Y16/A6/X06;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[55]": {
          "hide_name": 0,
          "bits": [ 8451 ] ,
          "attributes": {
            "ROUTING": "X3Y16/EW20;X3Y16/EW20/Q1;1;X4Y16/C7;X4Y16/C7/E121;1;X3Y16/Q1;;1;X3Y16/W130;X3Y16/W130/Q1;1;X3Y16/B7;X3Y16/B7/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[39]": {
          "hide_name": 0,
          "bits": [ 8449 ] ,
          "attributes": {
            "ROUTING": "X4Y17/A5;X4Y17/A5/Q5;1;X4Y17/E100;X4Y17/E100/Q5;1;X5Y17/D7;X5Y17/D7/E101;1;X4Y17/Q5;;1;X4Y17/S100;X4Y17/S100/Q5;1;X4Y17/B1;X4Y17/B1/S100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[63]": {
          "hide_name": 0,
          "bits": [ 8447 ] ,
          "attributes": {
            "ROUTING": "X5Y17/C7;X5Y17/C7/N130;1;X5Y17/Q2;;1;X5Y17/N130;X5Y17/N130/Q2;1;X5Y17/A3;X5Y17/A3/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[15]": {
          "hide_name": 0,
          "bits": [ 8444 ] ,
          "attributes": {
            "ROUTING": "X7Y19/W220;X7Y19/W220/E100;1;X6Y19/D2;X6Y19/D2/W221;1;X7Y19/Q4;;1;X7Y19/E100;X7Y19/E100/Q4;1;X7Y19/A4;X7Y19/A4/E100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[23]": {
          "hide_name": 0,
          "bits": [ 8443 ] ,
          "attributes": {
            "ROUTING": "X6Y19/N100;X6Y19/N100/Q1;1;X6Y19/A1;X6Y19/A1/N100;1;X6Y19/Q1;;1;X6Y19/E130;X6Y19/E130/Q1;1;X6Y19/C2;X6Y19/C2/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[7]": {
          "hide_name": 0,
          "bits": [ 8441 ] ,
          "attributes": {
            "ROUTING": "X6Y19/S100;X6Y19/S100/Q5;1;X6Y19/D4;X6Y19/D4/S100;1;X6Y19/A5;X6Y19/A5/Q5;1;X6Y19/Q5;;1;X6Y19/S130;X6Y19/S130/Q5;1;X6Y19/B3;X6Y19/B3/S130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[31]": {
          "hide_name": 0,
          "bits": [ 8439 ] ,
          "attributes": {
            "ROUTING": "X6Y21/N100;X6Y21/N100/Q2;1;X6Y21/E200;X6Y21/E200/N100;1;X6Y21/A2;X6Y21/A2/E200;1;X6Y21/Q2;;1;X6Y21/N220;X6Y21/N220/Q2;1;X6Y19/C4;X6Y19/C4/N222;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[111]": {
          "hide_name": 0,
          "bits": [ 8437 ] ,
          "attributes": {
            "ROUTING": "X6Y17/X06;X6Y17/X06/Q3;1;X6Y17/A7;X6Y17/A7/X06;1;X7Y17/S220;X7Y17/S220/E121;1;X7Y19/D3;X7Y19/D3/S222;1;X6Y17/EW20;X6Y17/EW20/Q3;1;X6Y17/Q3;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[119]": {
          "hide_name": 0,
          "bits": [ 8435 ] ,
          "attributes": {
            "ROUTING": "X7Y19/C3;X7Y19/C3/X02;1;X7Y19/Q1;;1;X7Y19/X02;X7Y19/X02/Q1;1;X7Y19/A1;X7Y19/A1/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[103]": {
          "hide_name": 0,
          "bits": [ 8432 ] ,
          "attributes": {
            "ROUTING": "X7Y17/SN20;X7Y17/SN20/Q1;1;X7Y18/S260;X7Y18/S260/S121;1;X7Y19/D7;X7Y19/D7/S261;1;X7Y17/Q1;;1;X7Y17/E210;X7Y17/E210/Q1;1;X7Y17/A1;X7Y17/A1/E210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[127]": {
          "hide_name": 0,
          "bits": [ 8430 ] ,
          "attributes": {
            "ROUTING": "X7Y19/N100;X7Y19/N100/Q0;1;X7Y19/A0;X7Y19/A0/N100;1;X7Y19/Q0;;1;X7Y19/N130;X7Y19/N130/Q0;1;X7Y19/C7;X7Y19/C7/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_2_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8428 ] ,
          "attributes": {
            "ROUTING": "X7Y19/F3;;1;X7Y19/S230;X7Y19/S230/F3;1;X7Y19/C6;X7Y19/C6/S230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_2_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8427 ] ,
          "attributes": {
            "ROUTING": "X7Y19/F7;;1;X7Y19/W130;X7Y19/W130/F7;1;X7Y19/B6;X7Y19/B6/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_2_I1[3]": {
          "hide_name": 0,
          "bits": [ 8425 ] ,
          "attributes": {
            "ROUTING": "X7Y19/F6;;1;X7Y19/EW20;X7Y19/EW20/F6;1;X6Y19/D7;X6Y19/D7/W121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_2_I1[2]": {
          "hide_name": 0,
          "bits": [ 8424 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F2;;1;X6Y19/E220;X6Y19/E220/F2;1;X6Y19/C7;X6Y19/C7/E220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_2_I1[1]": {
          "hide_name": 0,
          "bits": [ 8423 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F4;;1;X6Y19/E240;X6Y19/E240/F4;1;X6Y19/B7;X6Y19/B7/E240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[79]": {
          "hide_name": 0,
          "bits": [ 8421 ] ,
          "attributes": {
            "ROUTING": "X5Y21/W130;X5Y21/W130/Q1;1;X5Y21/B7;X5Y21/B7/W130;1;X5Y21/Q1;;1;X5Y21/N130;X5Y21/N130/Q1;1;X5Y20/D7;X5Y20/D7/N131;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[87]": {
          "hide_name": 0,
          "bits": [ 8420 ] ,
          "attributes": {
            "ROUTING": "X5Y20/N130;X5Y20/N130/Q5;1;X5Y20/C7;X5Y20/C7/N130;1;X5Y20/N100;X5Y20/N100/Q5;1;X5Y20/A0;X5Y20/A0/N100;1;X5Y20/Q5;;1;X5Y20/S130;X5Y20/S130/Q5;1;X5Y20/B2;X5Y20/B2/S130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[71]": {
          "hide_name": 0,
          "bits": [ 8417 ] ,
          "attributes": {
            "ROUTING": "X4Y20/E100;X4Y20/E100/Q2;1;X5Y20/D6;X5Y20/D6/E101;1;X4Y20/Q2;;1;X4Y20/X01;X4Y20/X01/Q2;1;X4Y20/A0;X4Y20/A0/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[95]": {
          "hide_name": 0,
          "bits": [ 8415 ] ,
          "attributes": {
            "ROUTING": "X5Y19/W100;X5Y19/W100/Q1;1;X5Y19/B5;X5Y19/B5/W100;1;X5Y19/S130;X5Y19/S130/Q1;1;X5Y20/C6;X5Y20/C6/S131;1;X5Y19/Q1;;1;X5Y19/E130;X5Y19/E130/Q1;1;X5Y19/A7;X5Y19/A7/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 8412 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F7;;1;X5Y20/W270;X5Y20/W270/F7;1;X5Y20/D4;X5Y20/D4/W270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 8411 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F6;;1;X5Y20/C4;X5Y20/C4/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 8409 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F7;;1;X4Y16/SN20;X4Y16/SN20/F7;1;X4Y17/E220;X4Y17/E220/S121;1;X5Y17/D5;X5Y17/D5/E221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8408 ] ,
          "attributes": {
            "ROUTING": "X5Y17/F7;;1;X5Y17/E100;X5Y17/E100/F7;1;X5Y17/S220;X5Y17/S220/E100;1;X5Y17/C5;X5Y17/C5/S220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 8406 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F7;;1;X6Y19/EW20;X6Y19/EW20/F7;1;X5Y19/W220;X5Y19/W220/W121;1;X5Y19/C2;X5Y19/C2/W220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8405 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F4;;1;X5Y20/W100;X5Y20/W100/F4;1;X5Y20/N230;X5Y20/N230/W100;1;X5Y19/B2;X5Y19/B2/N231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8404 ] ,
          "attributes": {
            "ROUTING": "X5Y17/F5;;1;X5Y17/S130;X5Y17/S130/F5;1;X5Y18/S270;X5Y18/S270/S131;1;X5Y19/A2;X5Y19/A2/S271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8402 ] ,
          "attributes": {
            "ROUTING": "X5Y19/F2;;1;X5Y19/SN20;X5Y19/SN20/F2;1;X5Y20/S220;X5Y20/S220/S121;1;X5Y21/E220;X5Y21/E220/S221;1;X6Y21/X05;X6Y21/X05/E221;1;X6Y21/C5;X6Y21/C5/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[40]": {
          "hide_name": 0,
          "bits": [ 8400 ] ,
          "attributes": {
            "ROUTING": "X6Y11/N130;X6Y11/N130/Q0;1;X6Y11/A3;X6Y11/A3/N130;1;X6Y11/Q0;;1;X6Y11/S130;X6Y11/S130/Q0;1;X6Y11/D7;X6Y11/D7/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[48]": {
          "hide_name": 0,
          "bits": [ 8399 ] ,
          "attributes": {
            "ROUTING": "X4Y11/EW10;X4Y11/EW10/Q5;1;X5Y11/E250;X5Y11/E250/E111;1;X6Y11/X08;X6Y11/X08/E251;1;X6Y11/C7;X6Y11/C7/X08;1;X4Y11/A5;X4Y11/A5/Q5;1;X4Y11/Q5;;1;X4Y11/N100;X4Y11/N100/Q5;1;X4Y11/S200;X4Y11/S200/N100;1;X4Y11/A4;X4Y11/A4/S200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[32]": {
          "hide_name": 0,
          "bits": [ 8396 ] ,
          "attributes": {
            "ROUTING": "X5Y12/E220;X5Y12/E220/Q2;1;X7Y12/D6;X7Y12/D6/E222;1;X5Y12/Q2;;1;X5Y12/N130;X5Y12/N130/Q2;1;X5Y12/A3;X5Y12/A3/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[56]": {
          "hide_name": 0,
          "bits": [ 8394 ] ,
          "attributes": {
            "ROUTING": "X8Y12/W100;X8Y12/W100/Q5;1;X7Y12/C6;X7Y12/C6/W101;1;X8Y12/Q5;;1;X8Y12/N130;X8Y12/N130/Q5;1;X8Y12/A3;X8Y12/A3/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2[3]": {
          "hide_name": 0,
          "bits": [ 8392 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F7;;1;X6Y11/E130;X6Y11/E130/F7;1;X7Y11/N270;X7Y11/N270/E131;1;X7Y11/D6;X7Y11/D6/N270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 8391 ] ,
          "attributes": {
            "ROUTING": "X7Y12/F6;;1;X7Y12/SN20;X7Y12/SN20/F6;1;X7Y11/E220;X7Y11/E220/N121;1;X7Y11/C6;X7Y11/C6/E220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[104]": {
          "hide_name": 0,
          "bits": [ 8389 ] ,
          "attributes": {
            "ROUTING": "X7Y12/N130;X7Y12/N130/Q0;1;X7Y12/A2;X7Y12/A2/N130;1;X7Y12/Q0;;1;X7Y12/W130;X7Y12/W130/Q0;1;X7Y12/W270;X7Y12/W270/W130;1;X7Y12/D4;X7Y12/D4/W270;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[112]": {
          "hide_name": 0,
          "bits": [ 8387 ] ,
          "attributes": {
            "ROUTING": "X7Y13/S240;X7Y13/S240/Q4;1;X7Y13/B1;X7Y13/B1/S240;1;X7Y13/Q4;;1;X7Y13/SN10;X7Y13/SN10/Q4;1;X7Y12/C4;X7Y12/C4/N111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[96]": {
          "hide_name": 0,
          "bits": [ 8384 ] ,
          "attributes": {
            "ROUTING": "X7Y12/B5;X7Y12/B5/W100;1;X7Y12/Q3;;1;X7Y12/W100;X7Y12/W100/Q3;1;X7Y12/D1;X7Y12/D1/W100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[120]": {
          "hide_name": 0,
          "bits": [ 8383 ] ,
          "attributes": {
            "ROUTING": "X8Y11/X05;X8Y11/X05/Q2;1;X8Y11/A2;X8Y11/A2/X05;1;X8Y11/Q2;;1;X8Y11/EW20;X8Y11/EW20/Q2;1;X7Y11/S260;X7Y11/S260/W121;1;X7Y12/C1;X7Y12/C1/S261;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[72]": {
          "hide_name": 0,
          "bits": [ 8380 ] ,
          "attributes": {
            "ROUTING": "X1Y11/N100;X1Y11/N100/Q2;1;X1Y11/A1;X1Y11/A1/N100;1;X1Y11/SN20;X1Y11/SN20/Q2;1;X1Y12/S260;X1Y12/S260/S121;1;X1Y13/D6;X1Y13/D6/S261;1;X1Y11/Q2;;1;X1Y11/W130;X1Y11/W130/Q2;1;X1Y11/B6;X1Y11/B6/W130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[80]": {
          "hide_name": 0,
          "bits": [ 8378 ] ,
          "attributes": {
            "ROUTING": "X1Y13/X04;X1Y13/X04/Q5;1;X1Y13/B1;X1Y13/B1/X04;1;X1Y13/E130;X1Y13/E130/Q5;1;X1Y13/A7;X1Y13/A7/E130;1;X1Y13/Q5;;1;X1Y13/N130;X1Y13/N130/Q5;1;X1Y13/C6;X1Y13/C6/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[64]": {
          "hide_name": 0,
          "bits": [ 8375 ] ,
          "attributes": {
            "ROUTING": "X1Y12/B7;X1Y12/B7/X05;1;X1Y12/S100;X1Y12/S100/Q2;1;X1Y13/S240;X1Y13/S240/S101;1;X1Y14/D4;X1Y14/D4/S241;1;X1Y12/Q2;;1;X1Y12/X05;X1Y12/X05/Q2;1;X1Y12/A2;X1Y12/A2/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[88]": {
          "hide_name": 0,
          "bits": [ 8373 ] ,
          "attributes": {
            "ROUTING": "X1Y16/A0;X1Y16/A0/N200;1;X1Y16/N200;X1Y16/N200/Q0;1;X1Y14/C4;X1Y14/C4/N202;1;X1Y16/Q0;;1;X1Y16/W130;X1Y16/W130/Q0;1;X1Y16/B7;X1Y16/B7/W130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2[3]": {
          "hide_name": 0,
          "bits": [ 8370 ] ,
          "attributes": {
            "ROUTING": "X1Y13/F6;;1;X1Y13/SN10;X1Y13/SN10/F6;1;X1Y14/E250;X1Y14/E250/S111;1;X2Y14/X08;X2Y14/X08/E251;1;X2Y14/D2;X2Y14/D2/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 8369 ] ,
          "attributes": {
            "ROUTING": "X1Y14/F4;;1;X1Y14/E240;X1Y14/E240/F4;1;X2Y14/C2;X2Y14/C2/E241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[8]": {
          "hide_name": 0,
          "bits": [ 8367 ] ,
          "attributes": {
            "ROUTING": "X5Y14/X02;X5Y14/X02/Q3;1;X5Y14/A0;X5Y14/A0/X02;1;X5Y14/Q3;;1;X5Y14/W100;X5Y14/W100/Q3;1;X5Y14/D1;X5Y14/D1/W100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[16]": {
          "hide_name": 0,
          "bits": [ 8366 ] ,
          "attributes": {
            "ROUTING": "X5Y15/SN20;X5Y15/SN20/Q5;1;X5Y14/C1;X5Y14/C1/N121;1;X5Y15/A5;X5Y15/A5/Q5;1;X5Y15/Q5;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[0]": {
          "hide_name": 0,
          "bits": [ 8364 ] ,
          "attributes": {
            "ROUTING": "X3Y14/EW20;X3Y14/EW20/Q5;1;X4Y14/E260;X4Y14/E260/E121;1;X5Y14/X07;X5Y14/X07/E261;1;X5Y14/D5;X5Y14/D5/X07;1;X3Y14/W250;X3Y14/W250/Q5;1;X3Y14/B0;X3Y14/B0/W250;1;X3Y14/Q5;;1;X3Y14/A5;X3Y14/A5/Q5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[24]": {
          "hide_name": 0,
          "bits": [ 8362 ] ,
          "attributes": {
            "ROUTING": "X5Y14/N100;X5Y14/N100/Q4;1;X5Y14/C5;X5Y14/C5/N100;1;X5Y14/Q4;;1;X5Y14/E100;X5Y14/E100/Q4;1;X5Y14/A4;X5Y14/A4/E100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 8360 ] ,
          "attributes": {
            "ROUTING": "X2Y14/F2;;1;X2Y14/E220;X2Y14/E220/F2;1;X4Y14/E220;X4Y14/E220/E222;1;X5Y14/D6;X5Y14/D6/E221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 8359 ] ,
          "attributes": {
            "ROUTING": "X5Y14/F1;;1;X5Y14/N130;X5Y14/N130/F1;1;X5Y14/C6;X5Y14/C6/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 8358 ] ,
          "attributes": {
            "ROUTING": "X5Y14/F5;;1;X5Y14/N250;X5Y14/N250/F5;1;X5Y14/B6;X5Y14/B6/N250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8356 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F6;;1;X7Y11/SN10;X7Y11/SN10/F6;1;X7Y12/D7;X7Y12/D7/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8355 ] ,
          "attributes": {
            "ROUTING": "X7Y12/F4;;1;X7Y12/C7;X7Y12/C7/F4;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8354 ] ,
          "attributes": {
            "ROUTING": "X7Y12/F1;;1;X7Y12/B7;X7Y12/B7/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 8352 ] ,
          "attributes": {
            "ROUTING": "X5Y14/F6;;1;X5Y14/E260;X5Y14/E260/F6;1;X7Y14/N260;X7Y14/N260/E262;1;X7Y14/D5;X7Y14/D5/N260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 8351 ] ,
          "attributes": {
            "ROUTING": "X7Y12/F7;;1;X7Y12/S100;X7Y12/S100/F7;1;X7Y13/S200;X7Y13/S200/S101;1;X7Y14/C5;X7Y14/C5/S201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOut2[0]": {
          "hide_name": 0,
          "bits": [ 8348 ] ,
          "attributes": {
            "ROUTING": "X7Y16/Q2;;1;X7Y16/S130;X7Y16/S130/Q2;1;X7Y16/D7;X7Y16/D7/S130;1",
            "hdlname": "row2 outByteReg",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:52.15-52.25"
          }
        },
        "charOut3[0]": {
          "hide_name": 0,
          "bits": [ 8345 ] ,
          "attributes": {
            "ROUTING": "X8Y16/Q5;;1;X8Y16/W250;X8Y16/W250/Q5;1;X7Y16/X08;X7Y16/X08/W251;1;X7Y16/C7;X7Y16/C7/X08;1",
            "hdlname": "row3 outByteReg",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:138.15-138.25"
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8342 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F5;;1;X7Y14/S250;X7Y14/S250/F5;1;X7Y16/X04;X7Y16/X04/S252;1;X7Y16/B3;X7Y16/B3/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_7_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8341 ] ,
          "attributes": {
            "ROUTING": "X7Y16/F7;;1;X7Y16/A3;X7Y16/A3/F7;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[0]": {
          "hide_name": 0,
          "bits": [ 8339 ] ,
          "attributes": {
            "ROUTING": "X8Y25/X05;X8Y25/X05/S242;1;X8Y25/A5;X8Y25/A5/X05;1;X7Y21/Q4;;1;X7Y21/S240;X7Y21/S240/Q4;1;X7Y23/E240;X7Y23/E240/S242;1;X8Y23/S240;X8Y23/S240/E241;1;X8Y24/D4;X8Y24/D4/S241;1",
            "hdlname": "te charOutput",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/text.v:8.17-8.27"
          }
        },
        "charOutput_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 8337 ] ,
          "attributes": {
            "ROUTING": "X7Y16/F3;;1;X7Y16/S800;X7Y16/S800/F3;1;X7Y24/N200;X7Y24/N200/S808;1;X7Y22/N200;X7Y22/N200/N202;1;X7Y21/C4;X7Y21/C4/N201;1;X7Y21/XD4;X7Y21/XD4/C4;1"
          }
        },
        "row1.textBuffer[41]": {
          "hide_name": 0,
          "bits": [ 8335 ] ,
          "attributes": {
            "ROUTING": "X5Y11/X02;X5Y11/X02/Q3;1;X5Y11/A1;X5Y11/A1/X02;1;X5Y11/Q3;;1;X5Y11/W100;X5Y11/W100/Q3;1;X5Y11/D0;X5Y11/D0/W100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[49]": {
          "hide_name": 0,
          "bits": [ 8334 ] ,
          "attributes": {
            "ROUTING": "X3Y11/EW20;X3Y11/EW20/Q3;1;X4Y11/E260;X4Y11/E260/E121;1;X5Y11/C0;X5Y11/C0/E261;1;X3Y11/X06;X3Y11/X06/Q3;1;X3Y11/A6;X3Y11/A6/X06;1;X3Y11/Q3;;1;X3Y11/N130;X3Y11/N130/Q3;1;X3Y11/A2;X3Y11/A2/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[33]": {
          "hide_name": 0,
          "bits": [ 8331 ] ,
          "attributes": {
            "ROUTING": "X5Y11/N250;X5Y11/N250/Q5;1;X5Y11/B7;X5Y11/B7/N250;1;X5Y11/N100;X5Y11/N100/Q5;1;X5Y11/W200;X5Y11/W200/N100;1;X5Y11/A6;X5Y11/A6/W200;1;X5Y11/Q5;;1;X5Y11/E100;X5Y11/E100/Q5;1;X6Y11/E200;X6Y11/E200/E101;1;X7Y11/D4;X7Y11/D4/E201;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[57]": {
          "hide_name": 0,
          "bits": [ 8329 ] ,
          "attributes": {
            "ROUTING": "X8Y11/W100;X8Y11/W100/Q1;1;X7Y11/C4;X7Y11/C4/W101;1;X8Y11/Q1;;1;X8Y11/N100;X8Y11/N100/Q1;1;X8Y11/A0;X8Y11/A0/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2[3]": {
          "hide_name": 0,
          "bits": [ 8327 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F0;;1;X5Y11/E200;X5Y11/E200/F0;1;X7Y11/D0;X7Y11/D0/E202;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 8326 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F4;;1;X7Y11/C0;X7Y11/C0/F4;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[9]": {
          "hide_name": 0,
          "bits": [ 8324 ] ,
          "attributes": {
            "ROUTING": "X7Y15/E200;X7Y15/E200/Q0;1;X7Y15/A2;X7Y15/A2/E200;1;X7Y15/Q0;;1;X7Y15/S130;X7Y15/S130/Q0;1;X7Y15/D6;X7Y15/D6/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[17]": {
          "hide_name": 0,
          "bits": [ 8323 ] ,
          "attributes": {
            "ROUTING": "X7Y16/A0;X7Y16/A0/N200;1;X7Y16/Q0;;1;X7Y16/N200;X7Y16/N200/Q0;1;X7Y15/C6;X7Y15/C6/N201;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[1]": {
          "hide_name": 0,
          "bits": [ 8321 ] ,
          "attributes": {
            "ROUTING": "X5Y15/A1;X5Y15/A1/N100;1;X5Y15/W130;X5Y15/W130/Q1;1;X5Y15/B7;X5Y15/B7/W130;1;X5Y15/Q1;;1;X5Y15/N100;X5Y15/N100/Q1;1;X5Y14/E200;X5Y14/E200/N101;1;X6Y14/D6;X6Y14/D6/E201;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[25]": {
          "hide_name": 0,
          "bits": [ 8319 ] ,
          "attributes": {
            "ROUTING": "X5Y14/E130;X5Y14/E130/Q2;1;X6Y14/S230;X6Y14/S230/E131;1;X6Y14/C6;X6Y14/C6/S230;1;X5Y14/Q2;;1;X5Y14/X05;X5Y14/X05/Q2;1;X5Y14/A2;X5Y14/A2/X05;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[73]": {
          "hide_name": 0,
          "bits": [ 8317 ] ,
          "attributes": {
            "ROUTING": "X1Y15/EW10;X1Y15/EW10/Q3;1;X2Y15/N250;X2Y15/N250/E111;1;X2Y13/X04;X2Y13/X04/N252;1;X2Y13/D7;X2Y13/D7/X04;1;X1Y15/N100;X1Y15/N100/Q3;1;X1Y15/E200;X1Y15/E200/N100;1;X1Y15/A3;X1Y15/A3/E200;1;X1Y15/Q3;;1;X1Y15/W100;X1Y15/W100/Q3;1;X1Y15/B5;X1Y15/B5/W100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[81]": {
          "hide_name": 0,
          "bits": [ 8315 ] ,
          "attributes": {
            "ROUTING": "X2Y13/N130;X2Y13/N130/Q5;1;X2Y13/C7;X2Y13/C7/N130;1;X2Y13/S250;X2Y13/S250/Q5;1;X2Y13/B2;X2Y13/B2/S250;1;X2Y13/Q5;;1;X2Y13/A5;X2Y13/A5/Q5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[65]": {
          "hide_name": 0,
          "bits": [ 8312 ] ,
          "attributes": {
            "ROUTING": "X2Y11/E200;X2Y11/E200/Q0;1;X2Y11/A3;X2Y11/A3/E200;1;X2Y11/W100;X2Y11/W100/Q0;1;X2Y11/B4;X2Y11/B4/W100;1;X2Y11/Q0;;1;X2Y11/S200;X2Y11/S200/Q0;1;X2Y13/D0;X2Y13/D0/S202;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[89]": {
          "hide_name": 0,
          "bits": [ 8310 ] ,
          "attributes": {
            "ROUTING": "X1Y13/EW20;X1Y13/EW20/Q3;1;X2Y13/C0;X2Y13/C0/E121;1;X1Y13/S100;X1Y13/S100/Q3;1;X1Y13/N210;X1Y13/N210/S100;1;X1Y13/A3;X1Y13/A3/N210;1;X1Y13/Q3;;1;X1Y13/S130;X1Y13/S130/Q3;1;X1Y13/B2;X1Y13/B2/S130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2[3]": {
          "hide_name": 0,
          "bits": [ 8307 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F7;;1;X2Y13/S100;X2Y13/S100/F7;1;X2Y13/D4;X2Y13/D4/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 8306 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F0;;1;X2Y13/X05;X2Y13/X05/F0;1;X2Y13/C4;X2Y13/C4/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[105]": {
          "hide_name": 0,
          "bits": [ 8304 ] ,
          "attributes": {
            "ROUTING": "X8Y12/SN10;X8Y12/SN10/Q4;1;X8Y13/D6;X8Y13/D6/S111;1;X8Y12/Q4;;1;X8Y12/E130;X8Y12/E130/Q4;1;X8Y12/A6;X8Y12/A6/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[113]": {
          "hide_name": 0,
          "bits": [ 8302 ] ,
          "attributes": {
            "ROUTING": "X7Y14/W100;X7Y14/W100/Q4;1;X7Y14/B4;X7Y14/B4/W100;1;X7Y14/Q4;;1;X7Y14/E130;X7Y14/E130/Q4;1;X8Y14/N230;X8Y14/N230/E131;1;X8Y13/X08;X8Y13/X08/N231;1;X8Y13/C6;X8Y13/C6/X08;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[97]": {
          "hide_name": 0,
          "bits": [ 8300 ] ,
          "attributes": {
            "ROUTING": "X7Y14/B3;X7Y14/B3/Q3;1;X7Y14/Q3;;1;X7Y14/EW10;X7Y14/EW10/Q3;1;X8Y14/N210;X8Y14/N210/E111;1;X8Y13/X02;X8Y13/X02/N211;1;X8Y13/D5;X8Y13/D5/X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[121]": {
          "hide_name": 0,
          "bits": [ 8299 ] ,
          "attributes": {
            "ROUTING": "X8Y11/S230;X8Y11/S230/Q3;1;X8Y13/X06;X8Y13/X06/S232;1;X8Y13/C5;X8Y13/C5/X06;1;X8Y11/Q3;;1;X8Y11/N130;X8Y11/N130/Q3;1;X8Y11/A3;X8Y11/A3/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 8296 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F4;;1;X2Y13/E240;X2Y13/E240/F4;1;X4Y13/E820;X4Y13/E820/E242;1;X8Y13/S270;X8Y13/S270/E824;1;X8Y13/D2;X8Y13/D2/S270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 8295 ] ,
          "attributes": {
            "ROUTING": "X8Y13/F6;;1;X8Y13/C2;X8Y13/C2/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 8294 ] ,
          "attributes": {
            "ROUTING": "X8Y13/F5;;1;X8Y13/X04;X8Y13/X04/F5;1;X8Y13/B2;X8Y13/B2/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8292 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F0;;1;X7Y11/SN20;X7Y11/SN20/F0;1;X7Y12/S260;X7Y12/S260/S121;1;X7Y14/D7;X7Y14/D7/S262;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8291 ] ,
          "attributes": {
            "ROUTING": "X7Y15/F6;;1;X7Y15/SN10;X7Y15/SN10/F6;1;X7Y14/C7;X7Y14/C7/N111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8290 ] ,
          "attributes": {
            "ROUTING": "X6Y14/F6;;1;X6Y14/E100;X6Y14/E100/F6;1;X7Y14/E240;X7Y14/E240/E101;1;X7Y14/B7;X7Y14/B7/E240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 8288 ] ,
          "attributes": {
            "ROUTING": "X8Y13/F2;;1;X8Y13/SN10;X8Y13/SN10/F2;1;X8Y14/D6;X8Y14/D6/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 8287 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F7;;1;X7Y14/EW20;X7Y14/EW20/F7;1;X8Y14/C6;X8Y14/C6/E121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOut3[1]": {
          "hide_name": 0,
          "bits": [ 8284 ] ,
          "attributes": {
            "ROUTING": "X9Y19/Q0;;1;X9Y19/EW20;X9Y19/EW20/Q0;1;X8Y19/N260;X8Y19/N260/W121;1;X8Y17/D5;X8Y17/D5/N262;1",
            "hdlname": "row3 outByteReg",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:138.15-138.25"
          }
        },
        "charOut2[1]": {
          "hide_name": 0,
          "bits": [ 8281 ] ,
          "attributes": {
            "ROUTING": "X8Y17/Q4;;1;X8Y17/N100;X8Y17/N100/Q4;1;X8Y17/C5;X8Y17/C5/N100;1",
            "hdlname": "row2 outByteReg",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:52.15-52.25"
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8278 ] ,
          "attributes": {
            "ROUTING": "X8Y14/F6;;1;X8Y14/SN20;X8Y14/SN20/F6;1;X8Y15/S260;X8Y15/S260/S121;1;X8Y17/X03;X8Y17/X03/S262;1;X8Y17/B3;X8Y17/B3/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_6_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8277 ] ,
          "attributes": {
            "ROUTING": "X8Y17/F5;;1;X8Y17/A3;X8Y17/A3/F5;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[1]": {
          "hide_name": 0,
          "bits": [ 8275 ] ,
          "attributes": {
            "ROUTING": "X8Y24/X06;X8Y24/X06/S251;1;X8Y24/C4;X8Y24/C4/X06;1;X8Y22/Q2;;1;X8Y22/SN10;X8Y22/SN10/Q2;1;X8Y23/S250;X8Y23/S250/S111;1;X8Y25/A3;X8Y25/A3/S252;1",
            "hdlname": "te charOutput",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/text.v:8.17-8.27"
          }
        },
        "charOutput_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8273 ] ,
          "attributes": {
            "ROUTING": "X8Y17/F3;;1;X8Y17/S100;X8Y17/S100/F3;1;X8Y18/S200;X8Y18/S200/S101;1;X8Y20/S210;X8Y20/S210/S202;1;X8Y22/B2;X8Y22/B2/S212;1;X8Y22/XD2;X8Y22/XD2/B2;1"
          }
        },
        "charOut3[2]": {
          "hide_name": 0,
          "bits": [ 8270 ] ,
          "attributes": {
            "ROUTING": "X8Y16/Q4;;1;X8Y16/SN20;X8Y16/SN20/Q4;1;X8Y17/D0;X8Y17/D0/S121;1",
            "hdlname": "row3 outByteReg",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:138.15-138.25"
          }
        },
        "charOut2[2]": {
          "hide_name": 0,
          "bits": [ 8267 ] ,
          "attributes": {
            "ROUTING": "X8Y19/Q2;;1;X8Y19/N130;X8Y19/N130/Q2;1;X8Y18/N230;X8Y18/N230/N131;1;X8Y17/W230;X8Y17/W230/N231;1;X8Y17/C0;X8Y17/C0/W230;1",
            "hdlname": "row2 outByteReg",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:52.15-52.25"
          }
        },
        "row1.textBuffer[74]": {
          "hide_name": 0,
          "bits": [ 8264 ] ,
          "attributes": {
            "ROUTING": "X1Y11/E100;X1Y11/E100/Q4;1;X1Y11/A4;X1Y11/A4/E100;1;X1Y11/E240;X1Y11/E240/Q4;1;X1Y11/B7;X1Y11/B7/E240;1;X1Y11/Q4;;1;X1Y11/S240;X1Y11/S240/Q4;1;X1Y12/E240;X1Y12/E240/S241;1;X2Y12/X07;X2Y12/X07/E241;1;X2Y12/D7;X2Y12/D7/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[82]": {
          "hide_name": 0,
          "bits": [ 8262 ] ,
          "attributes": {
            "ROUTING": "X2Y12/S240;X2Y12/S240/Q4;1;X2Y12/B1;X2Y12/B1/S240;1;X2Y12/W100;X2Y12/W100/Q4;1;X2Y12/S230;X2Y12/S230/W100;1;X2Y12/C7;X2Y12/C7/S230;1;X2Y12/Q4;;1;X2Y12/N100;X2Y12/N100/Q4;1;X2Y12/A0;X2Y12/A0/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[66]": {
          "hide_name": 0,
          "bits": [ 8259 ] ,
          "attributes": {
            "ROUTING": "X1Y11/A5;X1Y11/A5/Q5;1;X1Y11/B3;X1Y11/B3/S130;1;X2Y12/S270;X2Y12/S270/E271;1;X2Y12/D3;X2Y12/D3/S270;1;X1Y11/Q5;;1;X1Y11/S130;X1Y11/S130/Q5;1;X1Y12/E270;X1Y12/E270/S131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[90]": {
          "hide_name": 0,
          "bits": [ 8257 ] ,
          "attributes": {
            "ROUTING": "X2Y13/W130;X2Y13/W130/Q3;1;X2Y13/B6;X2Y13/B6/W130;1;X2Y13/N100;X2Y13/N100/Q3;1;X2Y13/A1;X2Y13/A1/N100;1;X2Y13/Q3;;1;X2Y13/SN20;X2Y13/SN20/Q3;1;X2Y12/C3;X2Y12/C3/N121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[98]": {
          "hide_name": 0,
          "bits": [ 8254 ] ,
          "attributes": {
            "ROUTING": "X7Y14/N130;X7Y14/N130/Q0;1;X7Y14/S240;X7Y14/S240/N130;1;X7Y14/B0;X7Y14/B0/S240;1;X7Y14/Q0;;1;X7Y14/N200;X7Y14/N200/Q0;1;X7Y13/D3;X7Y13/D3/N201;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[106]": {
          "hide_name": 0,
          "bits": [ 8253 ] ,
          "attributes": {
            "ROUTING": "X8Y12/S100;X8Y12/S100/Q0;1;X8Y13/W240;X8Y13/W240/S101;1;X7Y13/C3;X7Y13/C3/W241;1;X8Y12/Q0;;1;X8Y12/E200;X8Y12/E200/Q0;1;X8Y12/A2;X8Y12/A2/E200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[114]": {
          "hide_name": 0,
          "bits": [ 8250 ] ,
          "attributes": {
            "ROUTING": "X7Y13/W130;X7Y13/W130/Q0;1;X7Y13/N270;X7Y13/N270/W130;1;X7Y13/D6;X7Y13/D6/N270;1;X7Y13/Q0;;1;X7Y13/S100;X7Y13/S100/Q0;1;X7Y13/B0;X7Y13/B0/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[122]": {
          "hide_name": 0,
          "bits": [ 8249 ] ,
          "attributes": {
            "ROUTING": "X7Y13/E100;X7Y13/E100/Q2;1;X7Y13/A5;X7Y13/A5/E100;1;X7Y13/Q2;;1;X7Y13/E220;X7Y13/E220/Q2;1;X7Y13/C6;X7Y13/C6/E220;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[10]": {
          "hide_name": 0,
          "bits": [ 8246 ] ,
          "attributes": {
            "ROUTING": "X7Y16/X07;X7Y16/X07/Q4;1;X7Y16/A5;X7Y16/A5/X07;1;X7Y16/Q4;;1;X7Y16/EW20;X7Y16/EW20/Q4;1;X6Y16/N220;X6Y16/N220/W121;1;X6Y15/D2;X6Y15/D2/N221;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[18]": {
          "hide_name": 0,
          "bits": [ 8245 ] ,
          "attributes": {
            "ROUTING": "X6Y15/X04;X6Y15/X04/Q5;1;X6Y15/C2;X6Y15/C2/X04;1;X6Y15/Q5;;1;X6Y15/A5;X6Y15/A5/Q5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[2]": {
          "hide_name": 0,
          "bits": [ 8243 ] ,
          "attributes": {
            "ROUTING": "X4Y13/E200;X4Y13/E200/N101;1;X5Y13/D1;X5Y13/D1/E201;1;X4Y14/W100;X4Y14/W100/Q3;1;X4Y14/B5;X4Y14/B5/W100;1;X4Y14/Q3;;1;X4Y14/N100;X4Y14/N100/Q3;1;X4Y14/A0;X4Y14/A0/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[26]": {
          "hide_name": 0,
          "bits": [ 8241 ] ,
          "attributes": {
            "ROUTING": "X5Y13/X06;X5Y13/X06/Q3;1;X5Y13/A6;X5Y13/A6/X06;1;X5Y13/Q3;;1;X5Y13/W230;X5Y13/W230/Q3;1;X5Y13/C1;X5Y13/C1/W230;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_2_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8239 ] ,
          "attributes": {
            "ROUTING": "X6Y15/F2;;1;X6Y15/N100;X6Y15/N100/F2;1;X6Y14/N200;X6Y14/N200/N101;1;X6Y13/C7;X6Y13/C7/N201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_2_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8238 ] ,
          "attributes": {
            "ROUTING": "X5Y13/F1;;1;X5Y13/E130;X5Y13/E130/F1;1;X6Y13/B7;X6Y13/B7/E131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_2_I1[3]": {
          "hide_name": 0,
          "bits": [ 8236 ] ,
          "attributes": {
            "ROUTING": "X6Y13/F7;;1;X6Y13/S130;X6Y13/S130/F7;1;X6Y13/D6;X6Y13/D6/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_2_I1[2]": {
          "hide_name": 0,
          "bits": [ 8235 ] ,
          "attributes": {
            "ROUTING": "X7Y13/F3;;1;X7Y13/W100;X7Y13/W100/F3;1;X6Y13/C6;X6Y13/C6/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_2_I1[1]": {
          "hide_name": 0,
          "bits": [ 8234 ] ,
          "attributes": {
            "ROUTING": "X7Y13/F6;;1;X7Y13/EW10;X7Y13/EW10/F6;1;X6Y13/B6;X6Y13/B6/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[42]": {
          "hide_name": 0,
          "bits": [ 8232 ] ,
          "attributes": {
            "ROUTING": "X6Y12/N260;X6Y12/N260/E130;1;X6Y11/D5;X6Y11/D5/N261;1;X6Y12/Q5;;1;X6Y12/E130;X6Y12/E130/Q5;1;X6Y12/A7;X6Y12/A7/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[50]": {
          "hide_name": 0,
          "bits": [ 8231 ] ,
          "attributes": {
            "ROUTING": "X4Y11/A6;X4Y11/A6/E130;1;X4Y11/N130;X4Y11/N130/Q1;1;X4Y11/E240;X4Y11/E240/N130;1;X6Y11/C5;X6Y11/C5/E242;1;X4Y11/Q1;;1;X4Y11/E130;X4Y11/E130/Q1;1;X4Y11/A7;X4Y11/A7/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[34]": {
          "hide_name": 0,
          "bits": [ 8228 ] ,
          "attributes": {
            "ROUTING": "X6Y12/N200;X6Y12/N200/E101;1;X6Y11/D1;X6Y11/D1/N201;1;X5Y12/Q4;;1;X5Y12/E100;X5Y12/E100/Q4;1;X5Y12/A4;X5Y12/A4/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[58]": {
          "hide_name": 0,
          "bits": [ 8226 ] ,
          "attributes": {
            "ROUTING": "X7Y11/S210;X7Y11/S210/Q1;1;X7Y11/A7;X7Y11/A7/S210;1;X7Y11/Q1;;1;X7Y11/W100;X7Y11/W100/Q1;1;X6Y11/C1;X6Y11/C1/W101;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 8224 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F5;;1;X6Y11/W130;X6Y11/W130/F5;1;X6Y11/D2;X6Y11/D2/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 8223 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F1;;1;X6Y11/W100;X6Y11/W100/F1;1;X6Y11/N230;X6Y11/N230/W100;1;X6Y11/C2;X6Y11/C2/N230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 8221 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F7;;1;X2Y12/S100;X2Y12/S100/F7;1;X2Y12/D5;X2Y12/D5/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8220 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F3;;1;X2Y12/E230;X2Y12/E230/F3;1;X2Y12/C5;X2Y12/C5/E230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 8218 ] ,
          "attributes": {
            "ROUTING": "X6Y13/F6;;1;X6Y13/C5;X6Y13/C5/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8217 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F2;;1;X6Y11/S220;X6Y11/S220/F2;1;X6Y13/X01;X6Y13/X01/S222;1;X6Y13/B5;X6Y13/B5/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8216 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F5;;1;X2Y12/S130;X2Y12/S130/F5;1;X2Y13/W830;X2Y13/W830/S131;1;X5Y13/E250;X5Y13/E250/E838;1;X6Y13/A5;X6Y13/A5/E251;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 8214 ] ,
          "attributes": {
            "ROUTING": "X6Y13/F5;;1;X6Y13/SN10;X6Y13/SN10/F5;1;X6Y14/S810;X6Y14/S810/S111;1;X6Y18/E210;X6Y18/E210/S814;1;X8Y18/N210;X8Y18/N210/E212;1;X8Y17/X02;X8Y17/X02/N211;1;X8Y17/D7;X8Y17/D7/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_5_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8213 ] ,
          "attributes": {
            "ROUTING": "X8Y17/F0;;1;X8Y17/N130;X8Y17/N130/F0;1;X8Y17/C7;X8Y17/C7/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[2]": {
          "hide_name": 0,
          "bits": [ 8211 ] ,
          "attributes": {
            "ROUTING": "X8Y23/SN20;X8Y23/SN20/Q1;1;X8Y24/B4;X8Y24/B4/S121;1;X8Y23/Q1;;1;X8Y23/S810;X8Y23/S810/Q1;1;X8Y26/N210;X8Y26/N210/N818;1;X8Y25/X02;X8Y25/X02/N211;1;X8Y25/A1;X8Y25/A1/X02;1",
            "hdlname": "te charOutput",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/text.v:8.17-8.27"
          }
        },
        "charOutput_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8209 ] ,
          "attributes": {
            "ROUTING": "X8Y17/F7;;1;X8Y17/S130;X8Y17/S130/F7;1;X8Y18/S230;X8Y18/S230/S131;1;X8Y20/S230;X8Y20/S230/S232;1;X8Y22/S230;X8Y22/S230/S232;1;X8Y23/B1;X8Y23/B1/S231;1;X8Y23/XD1;X8Y23/XD1/B1;1"
          }
        },
        "row1.textBuffer[43]": {
          "hide_name": 0,
          "bits": [ 8207 ] ,
          "attributes": {
            "ROUTING": "X3Y12/N100;X3Y12/N100/Q4;1;X3Y12/A0;X3Y12/A0/N100;1;X3Y12/Q4;;1;X3Y12/W130;X3Y12/W130/Q4;1;X3Y12/D3;X3Y12/D3/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[51]": {
          "hide_name": 0,
          "bits": [ 8206 ] ,
          "attributes": {
            "ROUTING": "X2Y11/SN20;X2Y11/SN20/Q5;1;X2Y12/E260;X2Y12/E260/S121;1;X3Y12/C3;X3Y12/C3/E261;1;X2Y11/E130;X2Y11/E130/Q5;1;X2Y11/A7;X2Y11/A7/E130;1;X2Y11/Q5;;1;X2Y11/N130;X2Y11/N130/Q5;1;X2Y11/A2;X2Y11/A2/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[35]": {
          "hide_name": 0,
          "bits": [ 8203 ] ,
          "attributes": {
            "ROUTING": "X3Y11/X01;X3Y11/X01/Q0;1;X3Y11/A7;X3Y11/A7/X01;1;X3Y11/Q0;;1;X3Y11/S200;X3Y11/S200/Q0;1;X3Y12/D2;X3Y12/D2/S201;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[59]": {
          "hide_name": 0,
          "bits": [ 8201 ] ,
          "attributes": {
            "ROUTING": "X4Y12/N130;X4Y12/N130/Q4;1;X4Y12/A3;X4Y12/A3/N130;1;X4Y12/Q4;;1;X4Y12/W240;X4Y12/W240/Q4;1;X3Y12/C2;X3Y12/C2/W241;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2[3]": {
          "hide_name": 0,
          "bits": [ 8199 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F3;;1;X3Y12/X06;X3Y12/X06/F3;1;X3Y12/D1;X3Y12/D1/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 8198 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F2;;1;X3Y12/E100;X3Y12/E100/F2;1;X3Y12/C1;X3Y12/C1/E100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[11]": {
          "hide_name": 0,
          "bits": [ 8196 ] ,
          "attributes": {
            "ROUTING": "X5Y15/X02;X5Y15/X02/Q3;1;X5Y15/A3;X5Y15/A3/X02;1;X5Y15/Q3;;1;X5Y15/S100;X5Y15/S100/Q3;1;X5Y15/D4;X5Y15/D4/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[19]": {
          "hide_name": 0,
          "bits": [ 8195 ] ,
          "attributes": {
            "ROUTING": "X5Y15/N130;X5Y15/N130/Q2;1;X5Y15/A2;X5Y15/A2/N130;1;X5Y15/Q2;;1;X5Y15/S220;X5Y15/S220/Q2;1;X5Y15/C4;X5Y15/C4/S220;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[3]": {
          "hide_name": 0,
          "bits": [ 8193 ] ,
          "attributes": {
            "ROUTING": "X4Y13/D7;X4Y13/D7/E101;1;X3Y13/E100;X3Y13/E100/Q5;1;X3Y13/A4;X3Y13/A4/E100;1;X3Y13/Q5;;1;X3Y13/W130;X3Y13/W130/Q5;1;X3Y13/B7;X3Y13/B7/W130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[27]": {
          "hide_name": 0,
          "bits": [ 8191 ] ,
          "attributes": {
            "ROUTING": "X4Y13/C7;X4Y13/C7/N130;1;X4Y13/Q3;;1;X4Y13/N130;X4Y13/N130/Q3;1;X4Y13/A3;X4Y13/A3/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[75]": {
          "hide_name": 0,
          "bits": [ 8188 ] ,
          "attributes": {
            "ROUTING": "X1Y13/X07;X1Y13/X07/Q4;1;X1Y13/B0;X1Y13/B0/X07;1;X1Y13/SN20;X1Y13/SN20/Q4;1;X1Y14/D0;X1Y14/D0/S121;1;X1Y13/Q4;;1;X1Y13/E100;X1Y13/E100/Q4;1;X1Y13/A4;X1Y13/A4/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[83]": {
          "hide_name": 0,
          "bits": [ 8186 ] ,
          "attributes": {
            "ROUTING": "X1Y14/A5;X1Y14/A5/X05;1;X1Y14/W100;X1Y14/W100/Q2;1;X1Y14/W230;X1Y14/W230/W100;1;X1Y14/C0;X1Y14/C0/W230;1;X1Y14/Q2;;1;X1Y14/X05;X1Y14/X05/Q2;1;X1Y14/B6;X1Y14/B6/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[67]": {
          "hide_name": 0,
          "bits": [ 8183 ] ,
          "attributes": {
            "ROUTING": "X1Y15/E240;X1Y15/E240/N130;1;X1Y15/B6;X1Y15/B6/E240;1;X1Y15/N130;X1Y15/N130/Q1;1;X1Y15/A2;X1Y15/A2/N130;1;X1Y15/Q1;;1;X1Y15/S130;X1Y15/S130/Q1;1;X1Y15/D7;X1Y15/D7/S130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[91]": {
          "hide_name": 0,
          "bits": [ 8181 ] ,
          "attributes": {
            "ROUTING": "X1Y15/A4;X1Y15/A4/E100;1;X1Y15/E100;X1Y15/E100/Q4;1;X1Y15/E220;X1Y15/E220/E100;1;X1Y15/C7;X1Y15/C7/E220;1;X1Y15/Q4;;1;X1Y15/S240;X1Y15/S240/Q4;1;X1Y15/B0;X1Y15/B0/S240;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2[3]": {
          "hide_name": 0,
          "bits": [ 8178 ] ,
          "attributes": {
            "ROUTING": "X1Y14/F0;;1;X1Y14/E130;X1Y14/E130/F0;1;X2Y14/S270;X2Y14/S270/E131;1;X2Y14/D3;X2Y14/D3/S270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 8177 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F7;;1;X1Y15/SN20;X1Y15/SN20/F7;1;X1Y14/E260;X1Y14/E260/N121;1;X2Y14/C3;X2Y14/C3/E261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[107]": {
          "hide_name": 0,
          "bits": [ 8175 ] ,
          "attributes": {
            "ROUTING": "X5Y13/E100;X5Y13/E100/Q2;1;X5Y13/A5;X5Y13/A5/E100;1;X5Y13/Q2;;1;X5Y13/S130;X5Y13/S130/Q2;1;X5Y14/E230;X5Y14/E230/S131;1;X6Y14/X02;X6Y14/X02/E231;1;X6Y14/D5;X6Y14/D5/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[115]": {
          "hide_name": 0,
          "bits": [ 8173 ] ,
          "attributes": {
            "ROUTING": "X6Y14/A4;X6Y14/A4/X05;1;X6Y14/X05;X6Y14/X05/Q0;1;X6Y14/C5;X6Y14/C5/X05;1;X6Y14/Q0;;1;X6Y14/S100;X6Y14/S100/Q0;1;X6Y14/B0;X6Y14/B0/S100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[99]": {
          "hide_name": 0,
          "bits": [ 8170 ] ,
          "attributes": {
            "ROUTING": "X6Y13/W130;X6Y13/W130/Q4;1;X6Y13/D2;X6Y13/D2/W130;1;X6Y13/E100;X6Y13/E100/Q4;1;X6Y13/A4;X6Y13/A4/E100;1;X6Y13/Q4;;1;X6Y13/S100;X6Y13/S100/Q4;1;X6Y13/B0;X6Y13/B0/S100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[123]": {
          "hide_name": 0,
          "bits": [ 8168 ] ,
          "attributes": {
            "ROUTING": "X6Y13/E130;X6Y13/E130/Q3;1;X6Y13/C2;X6Y13/C2/E130;1;X6Y13/A1;X6Y13/A1/N100;1;X6Y13/N100;X6Y13/N100/Q3;1;X6Y13/Q3;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 8165 ] ,
          "attributes": {
            "ROUTING": "X2Y14/F3;;1;X2Y14/E800;X2Y14/E800/F3;1;X10Y14/W230;X10Y14/W230/E808;1;X8Y14/W260;X8Y14/W260/W232;1;X6Y14/W260;X6Y14/W260/W262;1;X6Y14/D7;X6Y14/D7/W260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 8164 ] ,
          "attributes": {
            "ROUTING": "X6Y14/F5;;1;X6Y14/X08;X6Y14/X08/F5;1;X6Y14/C7;X6Y14/C7/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 8163 ] ,
          "attributes": {
            "ROUTING": "X6Y13/F2;;1;X6Y13/SN20;X6Y13/SN20/F2;1;X6Y14/B7;X6Y14/B7/S121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8161 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F1;;1;X3Y12/S100;X3Y12/S100/F1;1;X3Y13/S200;X3Y13/S200/S101;1;X3Y14/E200;X3Y14/E200/S201;1;X5Y14/D7;X5Y14/D7/E202;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8160 ] ,
          "attributes": {
            "ROUTING": "X5Y15/F4;;1;X5Y15/SN10;X5Y15/SN10/F4;1;X5Y14/C7;X5Y14/C7/N111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8159 ] ,
          "attributes": {
            "ROUTING": "X4Y13/F7;;1;X4Y13/EW10;X4Y13/EW10/F7;1;X5Y13/S250;X5Y13/S250/E111;1;X5Y14/B7;X5Y14/B7/S251;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 8157 ] ,
          "attributes": {
            "ROUTING": "X6Y14/F7;;1;X6Y14/S270;X6Y14/S270/F7;1;X6Y14/D3;X6Y14/D3/S270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 8156 ] ,
          "attributes": {
            "ROUTING": "X5Y14/F7;;1;X5Y14/EW20;X5Y14/EW20/F7;1;X6Y14/C3;X6Y14/C3/E121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOut3[3]": {
          "hide_name": 0,
          "bits": [ 8153 ] ,
          "attributes": {
            "ROUTING": "X8Y16/Q1;;1;X8Y16/S130;X8Y16/S130/Q1;1;X8Y17/S270;X8Y17/S270/S131;1;X8Y19/S220;X8Y19/S220/S272;1;X8Y20/D1;X8Y20/D1/S221;1",
            "hdlname": "row3 outByteReg",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:138.15-138.25"
          }
        },
        "charOut2[3]": {
          "hide_name": 0,
          "bits": [ 8150 ] ,
          "attributes": {
            "ROUTING": "X8Y20/Q3;;1;X8Y20/W230;X8Y20/W230/Q3;1;X8Y20/C1;X8Y20/C1/W230;1",
            "hdlname": "row2 outByteReg",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:52.15-52.25"
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8147 ] ,
          "attributes": {
            "ROUTING": "X6Y14/F3;;1;X6Y14/SN10;X6Y14/SN10/F3;1;X6Y15/S210;X6Y15/S210/S111;1;X6Y17/S240;X6Y17/S240/S212;1;X6Y19/S240;X6Y19/S240/S242;1;X6Y20/E240;X6Y20/E240/S241;1;X8Y20/E240;X8Y20/E240/E242;1;X8Y20/B6;X8Y20/B6/E240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_4_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8146 ] ,
          "attributes": {
            "ROUTING": "X8Y20/F1;;1;X8Y20/E130;X8Y20/E130/F1;1;X8Y20/A6;X8Y20/A6/E130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[3]": {
          "hide_name": 0,
          "bits": [ 8143 ] ,
          "attributes": {
            "ROUTING": "X8Y23/SN10;X8Y23/SN10/Q5;1;X8Y24/W210;X8Y24/W210/S111;1;X8Y24/A4;X8Y24/A4/W210;1;X8Y23/Q5;;1;X8Y23/S830;X8Y23/S830/Q5;1;X8Y26/N250;X8Y26/N250/N838;1;X8Y25/A0;X8Y25/A0/N251;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te charOutput",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8141 ] ,
          "attributes": {
            "ROUTING": "X8Y20/F6;;1;X8Y20/S260;X8Y20/S260/F6;1;X8Y22/S260;X8Y22/S260/S262;1;X8Y23/D5;X8Y23/D5/S261;1;X8Y23/XD5;X8Y23/XD5/D5;1"
          }
        },
        "row1.textBuffer[44]": {
          "hide_name": 0,
          "bits": [ 8139 ] ,
          "attributes": {
            "ROUTING": "X4Y13/N100;X4Y13/N100/Q4;1;X4Y13/A1;X4Y13/A1/N100;1;X4Y13/Q4;;1;X4Y13/N240;X4Y13/N240/Q4;1;X4Y12/D6;X4Y12/D6/N241;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[52]": {
          "hide_name": 0,
          "bits": [ 8138 ] ,
          "attributes": {
            "ROUTING": "X2Y12/E100;X2Y12/E100/Q2;1;X3Y12/W800;X3Y12/W800/E101;1;X4Y12/S230;X4Y12/S230/E808;1;X4Y12/C6;X4Y12/C6/S230;1;X2Y12/A6;X2Y12/A6/E130;1;X2Y12/E130;X2Y12/E130/Q2;1;X2Y12/Q2;;1;X2Y12/N130;X2Y12/N130/Q2;1;X2Y12/A2;X2Y12/A2/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[36]": {
          "hide_name": 0,
          "bits": [ 8135 ] ,
          "attributes": {
            "ROUTING": "X3Y12/E200;X3Y12/E200/N101;1;X5Y12/D7;X5Y12/D7/E202;1;X3Y13/N100;X3Y13/N100/Q1;1;X3Y13/A0;X3Y13/A0/N100;1;X3Y13/Q1;;1;X3Y13/S130;X3Y13/S130/Q1;1;X3Y13/B2;X3Y13/B2/S130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[60]": {
          "hide_name": 0,
          "bits": [ 8133 ] ,
          "attributes": {
            "ROUTING": "X6Y12/N100;X6Y12/N100/Q2;1;X6Y12/A1;X6Y12/A1/N100;1;X6Y12/Q2;;1;X6Y12/W100;X6Y12/W100/Q2;1;X5Y12/C7;X5Y12/C7/W101;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2[3]": {
          "hide_name": 0,
          "bits": [ 8131 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F6;;1;X4Y12/E260;X4Y12/E260/F6;1;X5Y12/N260;X5Y12/N260/E261;1;X5Y12/D5;X5Y12/D5/N260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 8130 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F7;;1;X5Y12/X08;X5Y12/X08/F7;1;X5Y12/C5;X5Y12/C5/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[12]": {
          "hide_name": 0,
          "bits": [ 8128 ] ,
          "attributes": {
            "ROUTING": "X5Y16/N130;X5Y16/N130/Q2;1;X5Y16/A2;X5Y16/A2/N130;1;X5Y16/Q2;;1;X5Y16/S100;X5Y16/S100/Q2;1;X5Y16/D5;X5Y16/D5/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[20]": {
          "hide_name": 0,
          "bits": [ 8127 ] ,
          "attributes": {
            "ROUTING": "X5Y16/N100;X5Y16/N100/Q1;1;X5Y16/C5;X5Y16/C5/N100;1;X5Y16/Q1;;1;X5Y16/E130;X5Y16/E130/Q1;1;X5Y16/A6;X5Y16/A6/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[4]": {
          "hide_name": 0,
          "bits": [ 8125 ] ,
          "attributes": {
            "ROUTING": "X4Y14/S240;X4Y14/S240/Q4;1;X4Y15/D7;X4Y15/D7/S241;1;X4Y14/X07;X4Y14/X07/Q4;1;X4Y14/A4;X4Y14/A4/X07;1;X4Y14/Q4;;1;X4Y14/E240;X4Y14/E240/Q4;1;X4Y14/B7;X4Y14/B7/E240;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[28]": {
          "hide_name": 0,
          "bits": [ 8123 ] ,
          "attributes": {
            "ROUTING": "X4Y15/X05;X4Y15/X05/Q2;1;X4Y15/A2;X4Y15/A2/X05;1;X4Y15/C7;X4Y15/C7/E220;1;X4Y15/E220;X4Y15/E220/Q2;1;X4Y15/Q2;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[76]": {
          "hide_name": 0,
          "bits": [ 8121 ] ,
          "attributes": {
            "ROUTING": "X2Y16/N250;X2Y16/N250/Q5;1;X2Y16/B6;X2Y16/B6/N250;1;X2Y16/A5;X2Y16/A5/Q5;1;X2Y16/Q5;;1;X2Y16/X04;X2Y16/X04/Q5;1;X2Y16/D4;X2Y16/D4/X04;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[84]": {
          "hide_name": 0,
          "bits": [ 8119 ] ,
          "attributes": {
            "ROUTING": "X1Y16/EW20;X1Y16/EW20/Q1;1;X2Y16/C4;X2Y16/C4/E121;1;X1Y16/E100;X1Y16/E100/Q1;1;X1Y16/A4;X1Y16/A4/E100;1;X1Y16/Q1;;1;X1Y16/W100;X1Y16/W100/Q1;1;X1Y16/B5;X1Y16/B5/W100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[68]": {
          "hide_name": 0,
          "bits": [ 8116 ] ,
          "attributes": {
            "ROUTING": "X2Y16/S130;X2Y16/S130/Q0;1;X2Y16/B3;X2Y16/B3/S130;1;X2Y16/N130;X2Y16/N130/Q0;1;X2Y15/E270;X2Y15/E270/N131;1;X2Y15/D1;X2Y15/D1/E270;1;X2Y16/Q0;;1;X2Y16/E130;X2Y16/E130/Q0;1;X2Y16/A7;X2Y16/A7/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[92]": {
          "hide_name": 0,
          "bits": [ 8114 ] ,
          "attributes": {
            "ROUTING": "X2Y15/A2;X2Y15/A2/X05;1;X2Y15/X05;X2Y15/X05/Q2;1;X2Y15/B6;X2Y15/B6/X05;1;X2Y15/Q2;;1;X2Y15/E100;X2Y15/E100/Q2;1;X2Y15/C1;X2Y15/C1/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2[3]": {
          "hide_name": 0,
          "bits": [ 8111 ] ,
          "attributes": {
            "ROUTING": "X2Y16/F4;;1;X2Y16/N100;X2Y16/N100/F4;1;X2Y15/D0;X2Y15/D0/N101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 8110 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F1;;1;X2Y15/X02;X2Y15/X02/F1;1;X2Y15/C0;X2Y15/C0/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[108]": {
          "hide_name": 0,
          "bits": [ 8108 ] ,
          "attributes": {
            "ROUTING": "X5Y13/S100;X5Y13/S100/Q4;1;X5Y13/E210;X5Y13/E210/S100;1;X5Y13/A0;X5Y13/A0/E210;1;X6Y14/S220;X6Y14/S220/E221;1;X6Y15/D0;X6Y15/D0/S221;1;X5Y13/SN20;X5Y13/SN20/Q4;1;X5Y14/E220;X5Y14/E220/S121;1;X5Y13/Q4;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[116]": {
          "hide_name": 0,
          "bits": [ 8106 ] ,
          "attributes": {
            "ROUTING": "X7Y15/W240;X7Y15/W240/Q4;1;X6Y15/C0;X6Y15/C0/W241;1;X7Y15/Q4;;1;X7Y15/X07;X7Y15/X07/Q4;1;X7Y15/B1;X7Y15/B1/X07;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[100]": {
          "hide_name": 0,
          "bits": [ 8104 ] ,
          "attributes": {
            "ROUTING": "X7Y15/X04;X7Y15/X04/Q5;1;X7Y15/B3;X7Y15/B3/X04;1;X7Y15/Q5;;1;X7Y15/EW20;X7Y15/EW20/Q5;1;X6Y15/D7;X6Y15/D7/W121;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[124]": {
          "hide_name": 0,
          "bits": [ 8103 ] ,
          "attributes": {
            "ROUTING": "X6Y14/N130;X6Y14/N130/Q2;1;X6Y14/A2;X6Y14/A2/N130;1;X6Y14/Q2;;1;X6Y14/S130;X6Y14/S130/Q2;1;X6Y15/C7;X6Y15/C7/S131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 8100 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F0;;1;X2Y15/W800;X2Y15/W800/F0;1;X5Y15/E200;X5Y15/E200/E808;1;X6Y15/D6;X6Y15/D6/E201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 8099 ] ,
          "attributes": {
            "ROUTING": "X6Y15/F0;;1;X6Y15/X05;X6Y15/X05/F0;1;X6Y15/C6;X6Y15/C6/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 8098 ] ,
          "attributes": {
            "ROUTING": "X6Y15/F7;;1;X6Y15/W130;X6Y15/W130/F7;1;X6Y15/B6;X6Y15/B6/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8096 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F5;;1;X5Y12/S130;X5Y12/S130/F5;1;X5Y13/S230;X5Y13/S230/S131;1;X5Y15/X08;X5Y15/X08/S232;1;X5Y15/D0;X5Y15/D0/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8095 ] ,
          "attributes": {
            "ROUTING": "X5Y16/F5;;1;X5Y16/SN20;X5Y16/SN20/F5;1;X5Y15/C0;X5Y15/C0/N121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8094 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F7;;1;X4Y15/E130;X4Y15/E130/F7;1;X5Y15/B0;X5Y15/B0/E131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 8092 ] ,
          "attributes": {
            "ROUTING": "X6Y15/F6;;1;X6Y15/X07;X6Y15/X07/F6;1;X6Y15/D4;X6Y15/D4/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 8091 ] ,
          "attributes": {
            "ROUTING": "X5Y15/F0;;1;X5Y15/EW20;X5Y15/EW20/F0;1;X6Y15/C4;X6Y15/C4/E121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOut3[4]": {
          "hide_name": 0,
          "bits": [ 8088 ] ,
          "attributes": {
            "ROUTING": "X7Y21/Q0;;1;X7Y21/SN10;X7Y21/SN10/Q0;1;X7Y22/D4;X7Y22/D4/S111;1",
            "hdlname": "row3 outByteReg",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:138.15-138.25"
          }
        },
        "charOut2[4]": {
          "hide_name": 0,
          "bits": [ 8085 ] ,
          "attributes": {
            "ROUTING": "X7Y22/Q3;;1;X7Y22/E230;X7Y22/E230/Q3;1;X7Y22/C4;X7Y22/C4/E230;1",
            "hdlname": "row2 outByteReg",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:52.15-52.25"
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8082 ] ,
          "attributes": {
            "ROUTING": "X6Y15/F4;;1;X6Y15/S100;X6Y15/S100/F4;1;X6Y16/S240;X6Y16/S240/S101;1;X6Y18/S250;X6Y18/S250/S242;1;X6Y20/E250;X6Y20/E250/S252;1;X7Y20/S250;X7Y20/S250/E251;1;X7Y22/B6;X7Y22/B6/S252;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_3_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8081 ] ,
          "attributes": {
            "ROUTING": "X7Y22/F4;;1;X7Y22/E130;X7Y22/E130/F4;1;X7Y22/A6;X7Y22/A6/E130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[4]": {
          "hide_name": 0,
          "bits": [ 8078 ] ,
          "attributes": {
            "ROUTING": "X7Y23/S130;X7Y23/S130/Q3;1;X7Y24/C4;X7Y24/C4/S131;1;X7Y23/Q3;;1;X7Y23/S100;X7Y23/S100/Q3;1;X7Y24/S800;X7Y24/S800/S101;1;X7Y25/S200;X7Y25/S200/N808;1;X7Y25/A5;X7Y25/A5/S200;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te charOutput",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8076 ] ,
          "attributes": {
            "ROUTING": "X7Y22/F6;;1;X7Y22/SN10;X7Y22/SN10/F6;1;X7Y23/B3;X7Y23/B3/S111;1;X7Y23/XD3;X7Y23/XD3/B3;1"
          }
        },
        "row1.textBuffer[77]": {
          "hide_name": 0,
          "bits": [ 8074 ] ,
          "attributes": {
            "ROUTING": "X4Y21/D3;X4Y21/D3/E101;1;X3Y21/Q1;;1;X3Y21/E100;X3Y21/E100/Q1;1;X3Y21/A4;X3Y21/A4/E100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[85]": {
          "hide_name": 0,
          "bits": [ 8073 ] ,
          "attributes": {
            "ROUTING": "X4Y21/X03;X4Y21/X03/Q4;1;X4Y21/A1;X4Y21/A1/X03;1;X4Y21/Q4;;1;X4Y21/W100;X4Y21/W100/Q4;1;X4Y21/N230;X4Y21/N230/W100;1;X4Y21/C3;X4Y21/C3/N230;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[69]": {
          "hide_name": 0,
          "bits": [ 8071 ] ,
          "attributes": {
            "ROUTING": "X4Y20/W100;X4Y20/W100/Q1;1;X4Y20/B5;X4Y20/B5/W100;1;X4Y20/Q1;;1;X4Y20/SN20;X4Y20/SN20/Q1;1;X4Y21/E220;X4Y21/E220/S121;1;X5Y21/D0;X5Y21/D0/E221;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[93]": {
          "hide_name": 0,
          "bits": [ 8070 ] ,
          "attributes": {
            "ROUTING": "X5Y21/N100;X5Y21/N100/Q4;1;X5Y21/W200;X5Y21/W200/N100;1;X5Y21/A6;X5Y21/A6/W200;1;X5Y21/Q4;;1;X5Y21/E100;X5Y21/E100/Q4;1;X5Y21/C0;X5Y21/C0/E100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2[3]": {
          "hide_name": 0,
          "bits": [ 8068 ] ,
          "attributes": {
            "ROUTING": "X4Y21/F3;;1;X4Y21/E100;X4Y21/E100/F3;1;X5Y21/D3;X5Y21/D3/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 8067 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F0;;1;X5Y21/E130;X5Y21/E130/F0;1;X5Y21/C3;X5Y21/C3/E130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[109]": {
          "hide_name": 0,
          "bits": [ 8065 ] ,
          "attributes": {
            "ROUTING": "X5Y17/S100;X5Y17/S100/Q4;1;X5Y17/W210;X5Y17/W210/S100;1;X5Y17/A4;X5Y17/A4/W210;1;X5Y19/D3;X5Y19/D3/X03;1;X5Y17/Q4;;1;X5Y17/S240;X5Y17/S240/Q4;1;X5Y19/X03;X5Y19/X03/S242;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[117]": {
          "hide_name": 0,
          "bits": [ 8063 ] ,
          "attributes": {
            "ROUTING": "X6Y19/W100;X6Y19/W100/Q0;1;X5Y19/C3;X5Y19/C3/W101;1;X6Y19/Q0;;1;X6Y19/W130;X6Y19/W130/Q0;1;X6Y19/B6;X6Y19/B6/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[101]": {
          "hide_name": 0,
          "bits": [ 8061 ] ,
          "attributes": {
            "ROUTING": "X7Y20/W100;X7Y20/W100/Q2;1;X7Y20/D1;X7Y20/D1/W100;1;X7Y20/Q2;;1;X7Y20/S130;X7Y20/S130/Q2;1;X7Y20/B2;X7Y20/B2/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[125]": {
          "hide_name": 0,
          "bits": [ 8060 ] ,
          "attributes": {
            "ROUTING": "X8Y19/EW20;X8Y19/EW20/Q1;1;X7Y19/S260;X7Y19/S260/W121;1;X7Y20/C1;X7Y20/C1/S261;1;X8Y19/Q1;;1;X8Y19/N100;X8Y19/N100/Q1;1;X8Y19/A0;X8Y19/A0/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[45]": {
          "hide_name": 0,
          "bits": [ 8058 ] ,
          "attributes": {
            "ROUTING": "X4Y19/SN10;X4Y19/SN10/Q5;1;X4Y18/N210;X4Y18/N210/N111;1;X4Y17/A7;X4Y17/A7/N211;1;X4Y19/Q5;;1;X4Y19/X08;X4Y19/X08/Q5;1;X4Y19/D2;X4Y19/D2/X08;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[53]": {
          "hide_name": 0,
          "bits": [ 8056 ] ,
          "attributes": {
            "ROUTING": "X3Y17/S240;X3Y17/S240/E101;1;X3Y19/E240;X3Y19/E240/S242;1;X4Y19/C2;X4Y19/C2/E241;1;X2Y17/Q1;;1;X2Y17/E100;X2Y17/E100/Q1;1;X2Y17/A5;X2Y17/A5/E100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[37]": {
          "hide_name": 0,
          "bits": [ 8054 ] ,
          "attributes": {
            "ROUTING": "X4Y19/N130;X4Y19/N130/Q4;1;X4Y19/A3;X4Y19/A3/N130;1;X4Y19/S130;X4Y19/S130/Q4;1;X4Y19/D6;X4Y19/D6/S130;1;X4Y19/Q4;;1;X4Y19/E130;X4Y19/E130/Q4;1;X4Y19/A7;X4Y19/A7/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[61]": {
          "hide_name": 0,
          "bits": [ 8052 ] ,
          "attributes": {
            "ROUTING": "X4Y17/SN10;X4Y17/SN10/Q0;1;X4Y18/S250;X4Y18/S250/S111;1;X4Y19/X06;X4Y19/X06/S251;1;X4Y19/C6;X4Y19/C6/X06;1;X4Y17/Q0;;1;X4Y17/E200;X4Y17/E200/Q0;1;X4Y17/A3;X4Y17/A3/E200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2[3]": {
          "hide_name": 0,
          "bits": [ 8050 ] ,
          "attributes": {
            "ROUTING": "X4Y19/F2;;1;X4Y19/D1;X4Y19/D1/F2;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 8049 ] ,
          "attributes": {
            "ROUTING": "X4Y19/F6;;1;X4Y19/C1;X4Y19/C1/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[13]": {
          "hide_name": 0,
          "bits": [ 8047 ] ,
          "attributes": {
            "ROUTING": "X6Y22/N130;X6Y22/N130/Q3;1;X6Y22/A2;X6Y22/A2/N130;1;X6Y22/Q3;;1;X6Y22/S100;X6Y22/S100/Q3;1;X6Y22/D5;X6Y22/D5/S100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[21]": {
          "hide_name": 0,
          "bits": [ 8045 ] ,
          "attributes": {
            "ROUTING": "X5Y22/EW20;X5Y22/EW20/Q0;1;X6Y22/C5;X6Y22/C5/E121;1;X5Y22/Q0;;1;X5Y22/N100;X5Y22/N100/Q0;1;X5Y22/A0;X5Y22/A0/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[5]": {
          "hide_name": 0,
          "bits": [ 8042 ] ,
          "attributes": {
            "ROUTING": "X6Y20/X08;X6Y20/X08/Q5;1;X6Y20/D1;X6Y20/D1/X08;1;X6Y20/A6;X6Y20/A6/S210;1;X6Y20/Q5;;1;X6Y20/S100;X6Y20/S100/Q5;1;X6Y20/S210;X6Y20/S210/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[29]": {
          "hide_name": 0,
          "bits": [ 8041 ] ,
          "attributes": {
            "ROUTING": "X5Y20/EW20;X5Y20/EW20/Q3;1;X6Y20/C1;X6Y20/C1/E121;1;X5Y20/Q3;;1;X5Y20/X02;X5Y20/X02/Q3;1;X5Y20/A1;X5Y20/A1/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 8038 ] ,
          "attributes": {
            "ROUTING": "X4Y19/F1;;1;X4Y19/S210;X4Y19/S210/F1;1;X4Y20/E210;X4Y20/E210/S211;1;X6Y20/X06;X6Y20/X06/E212;1;X6Y20/D2;X6Y20/D2/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 8037 ] ,
          "attributes": {
            "ROUTING": "X6Y22/F5;;1;X6Y22/SN20;X6Y22/SN20/F5;1;X6Y21/N260;X6Y21/N260/N121;1;X6Y20/C2;X6Y20/C2/N261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 8036 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F1;;1;X6Y20/B2;X6Y20/B2/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8034 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F3;;1;X5Y21/SN20;X5Y21/SN20/F3;1;X5Y20/E260;X5Y20/E260/N121;1;X7Y20/E260;X7Y20/E260/E262;1;X7Y20/D3;X7Y20/D3/E260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8033 ] ,
          "attributes": {
            "ROUTING": "X5Y19/F3;;1;X5Y19/S100;X5Y19/S100/F3;1;X5Y20/E200;X5Y20/E200/S101;1;X7Y20/X01;X7Y20/X01/E202;1;X7Y20/C3;X7Y20/C3/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8032 ] ,
          "attributes": {
            "ROUTING": "X7Y20/F1;;1;X7Y20/B3;X7Y20/B3/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 8030 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F2;;1;X6Y20/E130;X6Y20/E130/F2;1;X7Y20/N270;X7Y20/N270/E131;1;X7Y20/D7;X7Y20/D7/N270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 8029 ] ,
          "attributes": {
            "ROUTING": "X7Y20/F3;;1;X7Y20/X06;X7Y20/X06/F3;1;X7Y20/C7;X7Y20/C7/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOut3[5]": {
          "hide_name": 0,
          "bits": [ 8026 ] ,
          "attributes": {
            "ROUTING": "X7Y21/Q5;;1;X7Y21/X04;X7Y21/X04/Q5;1;X7Y21/D7;X7Y21/D7/X04;1",
            "hdlname": "row3 outByteReg",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:138.15-138.25"
          }
        },
        "charOut2[5]": {
          "hide_name": 0,
          "bits": [ 8023 ] ,
          "attributes": {
            "ROUTING": "X7Y21/Q1;;1;X7Y21/N130;X7Y21/N130/Q1;1;X7Y21/C7;X7Y21/C7/N130;1",
            "hdlname": "row2 outByteReg",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:52.15-52.25"
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8020 ] ,
          "attributes": {
            "ROUTING": "X7Y20/F7;;1;X7Y20/S270;X7Y20/S270/F7;1;X7Y21/B6;X7Y21/B6/S271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_2_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8019 ] ,
          "attributes": {
            "ROUTING": "X7Y21/F7;;1;X7Y21/A6;X7Y21/A6/F7;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[5]": {
          "hide_name": 0,
          "bits": [ 8014 ] ,
          "attributes": {
            "ROUTING": "X7Y26/A4;X7Y26/A4/S231;1;X7Y24/X08;X7Y24/X08/S231;1;X7Y24/B4;X7Y24/B4/X08;1;X7Y25/X08;X7Y25/X08/S232;1;X7Y25/B7;X7Y25/B7/X08;1;X7Y22/Q2;;1;X7Y22/S130;X7Y22/S130/Q2;1;X7Y23/S230;X7Y23/S230/S131;1;X7Y25/S230;X7Y25/S230/S232;1;X7Y26/A5;X7Y26/A5/S231;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te charOutput",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8012 ] ,
          "attributes": {
            "ROUTING": "X7Y21/F6;;1;X7Y21/S100;X7Y21/S100/F6;1;X7Y22/C2;X7Y22/C2/S101;1;X7Y22/XD2;X7Y22/XD2/C2;1"
          }
        },
        "row1.textBuffer[46]": {
          "hide_name": 0,
          "bits": [ 8010 ] ,
          "attributes": {
            "ROUTING": "X5Y16/X05;X5Y16/X05/Q0;1;X5Y16/A4;X5Y16/A4/X05;1;X5Y16/Q0;;1;X5Y16/S130;X5Y16/S130/Q0;1;X5Y16/D7;X5Y16/D7/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[54]": {
          "hide_name": 0,
          "bits": [ 8009 ] ,
          "attributes": {
            "ROUTING": "X3Y16/E260;X3Y16/E260/E130;1;X5Y16/C7;X5Y16/C7/E262;1;X3Y16/E130;X3Y16/E130/Q0;1;X3Y16/A6;X3Y16/A6/E130;1;X3Y16/Q0;;1;X3Y16/N200;X3Y16/N200/Q0;1;X3Y16/A0;X3Y16/A0/N200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[38]": {
          "hide_name": 0,
          "bits": [ 8006 ] ,
          "attributes": {
            "ROUTING": "X4Y16/W100;X4Y16/W100/Q1;1;X4Y16/B4;X4Y16/B4/W100;1;X6Y16/X06;X6Y16/X06/E212;1;X6Y16/D2;X6Y16/D2/X06;1;X4Y16/Q1;;1;X4Y16/E210;X4Y16/E210/Q1;1;X4Y16/A1;X4Y16/A1/E210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[62]": {
          "hide_name": 0,
          "bits": [ 8004 ] ,
          "attributes": {
            "ROUTING": "X6Y17/SN20;X6Y17/SN20/Q4;1;X6Y16/C2;X6Y16/C2/N121;1;X6Y17/Q4;;1;X6Y17/N100;X6Y17/N100/Q4;1;X6Y17/A0;X6Y17/A0/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2[3]": {
          "hide_name": 0,
          "bits": [ 8001 ] ,
          "attributes": {
            "ROUTING": "X5Y16/F7;;1;X5Y16/E100;X5Y16/E100/F7;1;X6Y16/D6;X6Y16/D6/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 8000 ] ,
          "attributes": {
            "ROUTING": "X6Y16/F2;;1;X6Y16/N130;X6Y16/N130/F2;1;X6Y16/C6;X6Y16/C6/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[110]": {
          "hide_name": 0,
          "bits": [ 7998 ] ,
          "attributes": {
            "ROUTING": "X6Y16/N210;X6Y16/N210/Q1;1;X6Y16/A3;X6Y16/A3/N210;1;X6Y16/Q1;;1;X6Y16/SN20;X6Y16/SN20/Q1;1;X6Y17/D1;X6Y17/D1/S121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[118]": {
          "hide_name": 0,
          "bits": [ 7996 ] ,
          "attributes": {
            "ROUTING": "X6Y17/E100;X6Y17/E100/Q5;1;X6Y17/C1;X6Y17/C1/E100;1;X6Y17/Q5;;1;X6Y17/E250;X6Y17/E250/Q5;1;X6Y17/B5;X6Y17/B5/E250;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[102]": {
          "hide_name": 0,
          "bits": [ 7994 ] ,
          "attributes": {
            "ROUTING": "X7Y17/E250;X7Y17/E250/S130;1;X7Y17/B4;X7Y17/B4/E250;1;X7Y17/Q4;;1;X7Y17/S130;X7Y17/S130/Q4;1;X7Y17/D7;X7Y17/D7/S130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[126]": {
          "hide_name": 0,
          "bits": [ 7992 ] ,
          "attributes": {
            "ROUTING": "X7Y17/E130;X7Y17/E130/Q3;1;X7Y17/A6;X7Y17/A6/E130;1;X7Y17/Q3;;1;X7Y17/S230;X7Y17/S230/Q3;1;X7Y17/C7;X7Y17/C7/S230;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[78]": {
          "hide_name": 0,
          "bits": [ 7990 ] ,
          "attributes": {
            "ROUTING": "X4Y21/EW20;X4Y21/EW20/Q5;1;X5Y21/N260;X5Y21/N260/E121;1;X5Y21/D5;X5Y21/D5/N260;1;X4Y21/S100;X4Y21/S100/Q5;1;X4Y21/B0;X4Y21/B0/S100;1;X4Y21/Q5;;1;X4Y21/E130;X4Y21/E130/Q5;1;X4Y21/A7;X4Y21/A7/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[86]": {
          "hide_name": 0,
          "bits": [ 7988 ] ,
          "attributes": {
            "ROUTING": "X5Y22/E210;X5Y22/E210/Q1;1;X5Y22/A1;X5Y22/A1/E210;1;X5Y22/SN10;X5Y22/SN10/Q1;1;X5Y21/C5;X5Y21/C5/N111;1;X5Y22/Q1;;1;X5Y22/S130;X5Y22/S130/Q1;1;X5Y22/E250;X5Y22/E250/S130;1;X5Y22/B4;X5Y22/B4/E250;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[70]": {
          "hide_name": 0,
          "bits": [ 7985 ] ,
          "attributes": {
            "ROUTING": "X4Y20/S100;X4Y20/S100/Q3;1;X4Y21/S200;X4Y21/S200/S101;1;X4Y22/E200;X4Y22/E200/S201;1;X5Y22/D2;X5Y22/D2/E201;1;X4Y20/Q3;;1;X4Y20/B3;X4Y20/B3/Q3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[94]": {
          "hide_name": 0,
          "bits": [ 7983 ] ,
          "attributes": {
            "ROUTING": "X5Y22/E130;X5Y22/E130/Q3;1;X5Y22/C2;X5Y22/C2/E130;1;X5Y22/W130;X5Y22/W130/Q3;1;X5Y22/B7;X5Y22/B7/W130;1;X5Y22/Q3;;1;X5Y22/N130;X5Y22/N130/Q3;1;X5Y22/A3;X5Y22/A3/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2[3]": {
          "hide_name": 0,
          "bits": [ 7980 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F5;;1;X5Y21/SN10;X5Y21/SN10/F5;1;X5Y22/D6;X5Y22/D6/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 7979 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F2;;1;X5Y22/E220;X5Y22/E220/F2;1;X5Y22/C6;X5Y22/C6/E220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charAddress[2]": {
          "hide_name": 0,
          "bits": [ 7947 ] ,
          "attributes": {
            "ROUTING": "X6Y11/W240;X6Y11/W240/W212;1;X4Y11/W250;X4Y11/W250/W242;1;X2Y11/S250;X2Y11/S250/W252;1;X2Y12/B5;X2Y12/B5/S251;1;X8Y13/B0;X8Y13/B0/S212;1;X4Y19/N240;X4Y19/N240/W242;1;X4Y17/N820;X4Y17/N820/N242;1;X4Y13/W270;X4Y13/W270/N824;1;X2Y13/X08;X2Y13/X08/W272;1;X2Y13/B4;X2Y13/B4/X08;1;X9Y17/X07;X9Y17/X07/N201;1;X9Y17/B6;X9Y17/B6/X07;1;X5Y21/B3;X5Y21/B3/W232;1;X5Y19/N230;X5Y19/N230/N232;1;X5Y17/N800;X5Y17/N800/N232;1;X5Y9/S230;X5Y9/S230/N808;1;X5Y11/E230;X5Y11/E230/S232;1;X6Y11/B2;X6Y11/B2/E231;1;X2Y14/S210;X2Y14/S210/W814;1;X2Y15/B0;X2Y15/B0/S211;1;X3Y14/N210;X3Y14/N210/E212;1;X3Y12/B1;X3Y12/B1/N212;1;X8Y21/A1;X8Y21/A1/N100;1;X8Y16/B2;X8Y16/B2/X03;1;X8Y19/X01;X8Y19/X01/N201;1;X8Y19/B5;X8Y19/B5/X01;1;X2Y14/B3;X2Y14/B3/E211;1;X6Y14/W810;X6Y14/W810/W212;1;X1Y14/E210;X1Y14/E210/E818;1;X2Y14/B2;X2Y14/B2/E211;1;X8Y21/N100;X8Y21/N100/Q1;1;X8Y20/N200;X8Y20/N200/N101;1;X8Y18/N200;X8Y18/N200/N202;1;X8Y16/X03;X8Y16/X03/N202;1;X8Y16/A0;X8Y16/A0/X03;1;X8Y12/W210;X8Y12/W210/S211;1;X6Y12/W210;X6Y12/W210/W212;1;X5Y12/B5;X5Y12/B5/W211;1;X8Y15/E210;X8Y15/E210/N814;1;X9Y15/B4;X9Y15/B4/E211;1;X10Y19/E240;X10Y19/E240/E212;1;X11Y19/X03;X11Y19/X03/E241;1;X11Y19/B3;X11Y19/B3/X03;1;X8Y19/X02;X8Y19/X02/N212;1;X8Y19/A3;X8Y19/A3/X02;1;X8Y19/W210;X8Y19/W210/N212;1;X6Y19/W240;X6Y19/W240/W212;1;X4Y19/S240;X4Y19/S240/W242;1;X4Y19/B1;X4Y19/B1/S240;1;X10Y19/B6;X10Y19/B6/E212;1;X9Y17/N210;X9Y17/N210/N212;1;X9Y17/A2;X9Y17/A2/N210;1;X8Y16/N210;X8Y16/N210/N202;1;X8Y14/W210;X8Y14/W210/N212;1;X7Y11/B0;X7Y11/B0/W211;1;X7Y21/S270;X7Y21/S270/W131;1;X7Y22/B7;X7Y22/B7/S271;1;X9Y19/B5;X9Y19/B5/E211;1;X6Y17/W220;X6Y17/W220/S222;1;X5Y17/X01;X5Y17/X01/W221;1;X5Y17/B5;X5Y17/B5/X01;1;X9Y19/X06;X9Y19/X06/E211;1;X9Y19/A7;X9Y19/A7/X06;1;X9Y19/N210;X9Y19/N210/E211;1;X9Y17/A4;X9Y17/A4/N212;1;X5Y21/N230;X5Y21/N230/W232;1;X7Y21/A2;X7Y21/A2/W131;1;X8Y20/W240;X8Y20/W240/N101;1;X6Y20/W240;X6Y20/W240/W242;1;X5Y20/X03;X5Y20/X03/W241;1;X5Y20/B4;X5Y20/B4/X03;1;X8Y18/E200;X8Y18/E200/N202;1;X9Y18/N200;X9Y18/N200/E201;1;X8Y15/W220;X8Y15/W220/N814;1;X6Y15/S220;X6Y15/S220/W222;1;X6Y16/X07;X6Y16/X07/S221;1;X6Y16/B6;X6Y16/B6/X07;1;X7Y21/W230;X7Y21/W230/W131;1;X5Y21/S230;X5Y21/S230/W232;1;X5Y22/X08;X5Y22/X08/S231;1;X5Y22/B6;X5Y22/B6/X08;1;X8Y11/S210;X8Y11/S210/N818;1;X8Y12/E210;X8Y12/E210/S211;1;X9Y12/B4;X9Y12/B4/E211;1;X8Y20/E210;X8Y20/E210/N211;1;X9Y20/B7;X9Y20/B7/E211;1;X8Y21/W130;X8Y21/W130/Q1;1;X8Y21/B6;X8Y21/B6/W130;1;X10Y19/B2;X10Y19/B2/E212;1;X8Y19/N810;X8Y19/N810/N212;1;X8Y11/W210;X8Y11/W210/N818;1;X7Y11/B6;X7Y11/B6/W211;1;X8Y21/Q1;;1;X8Y21/N210;X8Y21/N210/Q1;1;X8Y19/E210;X8Y19/E210/N212;1;X9Y19/B1;X9Y19/B1/E211;1",
            "hdlname": "te pixelAddress",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/text.v:5.17-5.29"
          }
        },
        "charAddress[3]": {
          "hide_name": 0,
          "bits": [ 7917 ] ,
          "attributes": {
            "ROUTING": "X7Y19/W230;X7Y19/W230/N232;1;X6Y19/N230;X6Y19/N230/W231;1;X6Y17/N230;X6Y17/N230/N232;1;X6Y15/W230;X6Y15/W230/N232;1;X5Y15/N230;X5Y15/N230/W231;1;X5Y13/N230;X5Y13/N230/N232;1;X5Y12/A5;X5Y12/A5/N231;1;X6Y19/W220;X6Y19/W220/W222;1;X4Y19/X01;X4Y19/X01/W222;1;X4Y19/A1;X4Y19/A1/X01;1;X7Y16/N270;X7Y16/N270/N262;1;X7Y14/N270;X7Y14/N270/N272;1;X7Y12/N270;X7Y12/N270/N272;1;X7Y11/A0;X7Y11/A0/N271;1;X6Y11/A2;X6Y11/A2/X02;1;X6Y18/W830;X6Y18/W830/W262;1;X2Y18/N250;X2Y18/N250/W834;1;X2Y16/N830;X2Y16/N830/N252;1;X2Y12/E250;X2Y12/E250/N834;1;X4Y12/W830;X4Y12/W830/E252;1;X3Y12/W250;X3Y12/W250/E838;1;X2Y12/A5;X2Y12/A5/W251;1;X8Y13/X03;X8Y13/X03/N261;1;X8Y13/A0;X8Y13/A0/X03;1;X7Y21/N230;X7Y21/N230/W231;1;X7Y20/W230;X7Y20/W230/N231;1;X5Y20/X06;X5Y20/X06/W232;1;X5Y20/A4;X5Y20/A4/X06;1;X8Y18/W260;X8Y18/W260/N262;1;X7Y18/N260;X7Y18/N260/W261;1;X8Y19/W220;X8Y19/W220/N221;1;X9Y16/N220;X9Y16/N220/E221;1;X9Y15/X07;X9Y15/X07/N221;1;X9Y15/A4;X9Y15/A4/X07;1;X9Y19/N230;X9Y19/N230/N232;1;X9Y17/A6;X9Y17/A6/N232;1;X8Y16/X07;X8Y16/X07/N222;1;X8Y16/A2;X8Y16/A2/X07;1;X8Y12/W260;X8Y12/W260/N262;1;X6Y12/W830;X6Y12/W830/W262;1;X1Y12/E250;X1Y12/E250/E838;1;X3Y12/A1;X3Y12/A1/E252;1;X8Y13/W260;X8Y13/W260/N261;1;X6Y13/W270;X6Y13/W270/W262;1;X4Y13/W820;X4Y13/W820/W272;1;X3Y13/W100;X3Y13/W100/E828;1;X2Y13/S200;X2Y13/S200/W101;1;X2Y13/A4;X2Y13/A4/S200;1;X4Y21/W270;X4Y21/W270/W262;1;X2Y21/N270;X2Y21/N270/W272;1;X2Y19/N820;X2Y19/N820/N272;1;X2Y11/S100;X2Y11/S100/N828;1;X2Y12/S200;X2Y12/S200/S101;1;X2Y14/X05;X2Y14/X05/S202;1;X2Y14/A2;X2Y14/A2/X05;1;X6Y16/W230;X6Y16/W230/W222;1;X5Y16/S230;X5Y16/S230/W231;1;X5Y17/A5;X5Y17/A5/S231;1;X8Y20/N260;X8Y20/N260/N121;1;X8Y19/X05;X8Y19/X05/N261;1;X8Y19/A5;X8Y19/A5/X05;1;X9Y19/E230;X9Y19/E230/N232;1;X10Y19/B7;X10Y19/B7/E231;1;X9Y21/N230;X9Y21/N230/E131;1;X8Y16/E220;X8Y16/E220/N222;1;X8Y21/W230;X8Y21/W230/Q3;1;X6Y21/W260;X6Y21/W260/W232;1;X5Y21/X07;X5Y21/X07/W261;1;X5Y21/A3;X5Y21/A3/X07;1;X8Y12/N270;X8Y12/N270/N262;1;X8Y11/W270;X8Y11/W270/N271;1;X7Y11/A6;X7Y11/A6/W271;1;X6Y22/W270;X6Y22/W270/W262;1;X5Y22/A6;X5Y22/A6/W271;1;X8Y21/E130;X8Y21/E130/Q3;1;X8Y21/A6;X8Y21/A6/E130;1;X6Y18/N260;X6Y18/N260/W262;1;X6Y16/N270;X6Y16/N270/N262;1;X6Y14/N220;X6Y14/N220/N272;1;X6Y12/N230;X6Y12/N230/N222;1;X6Y11/X02;X6Y11/X02/N231;1;X8Y16/W220;X8Y16/W220/N222;1;X6Y16/X01;X6Y16/X01/W222;1;X6Y16/A6;X6Y16/A6/X01;1;X8Y14/N260;X8Y14/N260/N232;1;X8Y12/E260;X8Y12/E260/N262;1;X9Y12/X07;X9Y12/X07/E261;1;X9Y12/A4;X9Y12/A4/X07;1;X8Y14/W230;X8Y14/W230/N232;1;X6Y14/W800;X6Y14/W800/W232;1;X1Y14/E100;X1Y14/E100/E808;1;X2Y14/E200;X2Y14/E200/E101;1;X2Y14/A3;X2Y14/A3/E200;1;X8Y18/N220;X8Y18/N220/N222;1;X8Y16/N230;X8Y16/N230/N222;1;X8Y15/W230;X8Y15/W230/N231;1;X6Y15/W260;X6Y15/W260/W232;1;X4Y15/W270;X4Y15/W270/W262;1;X2Y15/A0;X2Y15/A0/W272;1;X9Y19/X01;X9Y19/X01/E221;1;X9Y19/A1;X9Y19/A1/X01;1;X8Y20/N220;X8Y20/N220/N121;1;X8Y19/E220;X8Y19/E220/N221;1;X9Y19/X05;X9Y19/X05/E221;1;X9Y19/A5;X9Y19/A5/X05;1;X8Y21/Q3;;1;X8Y21/SN20;X8Y21/SN20/Q3;1;X8Y22/W260;X8Y22/W260/S121;1;X7Y22/X03;X7Y22/X03/W261;1;X7Y22/A7;X7Y22/A7/X03;1",
            "hdlname": "te pixelAddress",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/text.v:5.17-5.29"
          }
        },
        "row1.textBuffer[14]": {
          "hide_name": 0,
          "bits": [ 7914 ] ,
          "attributes": {
            "ROUTING": "X7Y22/W130;X7Y22/W130/Q5;1;X7Y22/E270;X7Y22/E270/W130;1;X7Y22/D1;X7Y22/D1/E270;1;X7Y22/Q5;;1;X7Y22/A5;X7Y22/A5/Q5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[22]": {
          "hide_name": 0,
          "bits": [ 7913 ] ,
          "attributes": {
            "ROUTING": "X7Y22/X01;X7Y22/X01/Q0;1;X7Y22/A0;X7Y22/A0/X01;1;X7Y22/Q0;;1;X7Y22/E100;X7Y22/E100/Q0;1;X7Y22/C1;X7Y22/C1/E100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[6]": {
          "hide_name": 0,
          "bits": [ 7911 ] ,
          "attributes": {
            "ROUTING": "X6Y20/N100;X6Y20/N100/Q0;1;X6Y20/A0;X6Y20/A0/N100;1;X6Y20/B4;X6Y20/B4/W100;1;X6Y21/X07;X6Y21/X07/S201;1;X6Y21/D7;X6Y21/D7/X07;1;X6Y20/Q0;;1;X6Y20/S200;X6Y20/S200/Q0;1;X6Y20/W100;X6Y20/W100/Q0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer[30]": {
          "hide_name": 0,
          "bits": [ 7909 ] ,
          "attributes": {
            "ROUTING": "X6Y21/X03;X6Y21/X03/Q4;1;X6Y21/A0;X6Y21/A0/X03;1;X6Y21/Q4;;1;X6Y21/N130;X6Y21/N130/Q4;1;X6Y21/C7;X6Y21/C7/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "charAddress[0]": {
          "hide_name": 0,
          "bits": [ 7898 ] ,
          "attributes": {
            "ROUTING": "X8Y21/E240;X8Y21/E240/N101;1;X10Y21/N240;X10Y21/N240/E242;1;X10Y19/X03;X10Y19/X03/N242;1;X10Y19/D2;X10Y19/D2/X03;1;X5Y21/B0;X5Y21/B0/N211;1;X4Y18/N250;X4Y18/N250/N242;1;X4Y16/N250;X4Y16/N250/N252;1;X4Y15/B7;X4Y15/B7/N251;1;X7Y15/W230;X7Y15/W230/N231;1;X6Y15/B0;X6Y15/B0/W231;1;X5Y11/S270;X5Y11/S270/S131;1;X5Y12/B7;X5Y12/B7/S271;1;X4Y19/X04;X4Y19/X04/N271;1;X4Y19/B2;X4Y19/B2/X04;1;X0Y12/E230;X0Y12/E230/N232;1;X2Y12/B7;X2Y12/B7/E232;1;X4Y20/N270;X4Y20/N270/W272;1;X1Y14/S250;X1Y14/S250/E251;1;X1Y15/B7;X1Y15/B7/S251;1;X3Y12/X04;X3Y12/X04/W252;1;X3Y12/B2;X3Y12/B2/X04;1;X6Y16/N240;X6Y16/N240/N212;1;X6Y14/N240;X6Y14/N240/N242;1;X6Y14/B5;X6Y14/B5/N240;1;X4Y18/W240;X4Y18/W240/N242;1;X2Y18/N240;X2Y18/N240/W242;1;X2Y16/X03;X2Y16/X03/N242;1;X2Y16/B4;X2Y16/B4/X03;1;X5Y20/X05;X5Y20/X05/W221;1;X5Y20/B6;X5Y20/B6/X05;1;X1Y13/B6;X1Y13/B6/W231;1;X5Y11/S210;X5Y11/S210/W211;1;X5Y13/B1;X5Y13/B1/S212;1;X7Y19/X01;X7Y19/X01/N221;1;X7Y19/B3;X7Y19/B3/X01;1;X7Y12/B1;X7Y12/B1/W250;1;X6Y11/W210;X6Y11/W210/N814;1;X6Y22/W210;X6Y22/W210/W212;1;X4Y22/N210;X4Y22/N210/W212;1;X4Y20/N240;X4Y20/N240/N212;1;X4Y18/N820;X4Y18/N820/N242;1;X4Y14/W270;X4Y14/W270/N824;1;X2Y14/N270;X2Y14/N270/W272;1;X2Y13/B7;X2Y13/B7/N271;1;X2Y16/N820;X2Y16/N820/N242;1;X7Y12/W250;X7Y12/W250/N838;1;X6Y12/N250;X6Y12/N250/W251;1;X6Y11/X04;X6Y11/X04/N251;1;X6Y11/B1;X6Y11/B1/X04;1;X9Y22/N210;X9Y22/N210/E111;1;X9Y20/N240;X9Y20/N240/N212;1;X9Y18/N250;X9Y18/N250/N242;1;X9Y17/B7;X9Y17/B7/N251;1;X0Y14/N230;X0Y14/N230/W232;1;X6Y11/B7;X6Y11/B7/W231;1;X9Y18/E270;X9Y18/E270/N824;1;X10Y18/S270;X10Y18/S270/E271;1;X10Y19/X06;X10Y19/X06/S271;1;X10Y19/D1;X10Y19/D1/X06;1;X5Y20/N240;X5Y20/N240/N212;1;X5Y18/N250;X5Y18/N250/N242;1;X5Y17/B7;X5Y17/B7/N251;1;X4Y13/X07;X4Y13/X07/W262;1;X4Y13/B7;X4Y13/B7/X07;1;X8Y14/W830;X8Y14/W830/S131;1;X7Y11/W230;X7Y11/W230/N232;1;X6Y11/B5;X6Y11/B5/W231;1;X5Y12/S250;X5Y12/S250/W252;1;X5Y14/B1;X5Y14/B1/W250;1;X4Y13/W220;X4Y13/W220/W222;1;X2Y13/W230;X2Y13/W230/W222;1;X6Y19/B2;X6Y19/B2/E211;1;X2Y12/W240;X2Y12/W240/N824;1;X7Y12/W260;X7Y12/W260/N838;1;X5Y12/W270;X5Y12/W270/W262;1;X4Y12/X08;X4Y12/X08/W271;1;X4Y12/B6;X4Y12/B6/X08;1;X8Y20/E270;X8Y20/E270/N271;1;X10Y20/E270;X10Y20/E270/E272;1;X11Y20/N270;X11Y20/N270/E271;1;X11Y19/B5;X11Y19/B5/N271;1;X6Y15/N810;X6Y15/N810/N222;1;X4Y20/N210;X4Y20/N210/N212;1;X4Y19/E210;X4Y19/E210/N211;1;X5Y19/B3;X5Y19/B3/E211;1;X7Y15/X05;X7Y15/X05/N222;1;X7Y15/B6;X7Y15/B6/X05;1;X2Y12/B3;X2Y12/B3/W240;1;X7Y11/X01;X7Y11/X01/N262;1;X7Y11/B4;X7Y11/B4/X01;1;X8Y20/W270;X8Y20/W270/N271;1;X7Y20/X04;X7Y20/X04/W271;1;X7Y20/B1;X7Y20/B1/X04;1;X6Y13/W260;X6Y13/W260/W232;1;X5Y16/N830;X5Y16/N830/N252;1;X5Y12/W250;X5Y12/W250/N834;1;X6Y15/B7;X6Y15/B7/W231;1;X7Y16/N230;X7Y16/N230/N222;1;X7Y19/B7;X7Y19/B7/X07;1;X5Y19/W210;X5Y19/W210/N211;1;X4Y19/B6;X4Y19/B6/W211;1;X8Y15/N220;X8Y15/N220/N222;1;X8Y13/W220;X8Y13/W220/N222;1;X6Y13/W810;X6Y13/W810/W222;1;X1Y13/S210;X1Y13/S210/E818;1;X1Y14/X08;X1Y14/X08/S211;1;X1Y14/B4;X1Y14/B4/X08;1;X5Y16/B5;X5Y16/B5/X01;1;X2Y15/X04;X2Y15/X04/S251;1;X2Y14/S250;X2Y14/S250/E252;1;X2Y15/B1;X2Y15/B1/X04;1;X6Y13/B2;X6Y13/B2/X03;1;X5Y20/B7;X5Y20/B7/X08;1;X7Y19/X07;X7Y19/X07/N221;1;X7Y13/N230;X7Y13/N230/W231;1;X7Y12/X08;X7Y12/X08/N231;1;X7Y12/B6;X7Y12/B6/X08;1;X0Y14/E250;X0Y14/E250/W838;1;X6Y17/N220;X6Y17/N220/W222;1;X6Y15/W220;X6Y15/W220/N222;1;X4Y15/W230;X4Y15/W230/W222;1;X2Y15/N230;X2Y15/N230/W232;1;X2Y13/B0;X2Y13/B0/N232;1;X7Y22/N220;X7Y22/N220/W121;1;X5Y20/X08;X5Y20/X08/N212;1;X6Y13/X03;X6Y13/X03/N241;1;X8Y13/W230;X8Y13/W230/N808;1;X7Y12/B4;X7Y12/B4/X08;1;X7Y20/N220;X7Y20/N220/N222;1;X8Y14/S270;X8Y14/S270/S131;1;X8Y15/B7;X8Y15/B7/S271;1;X8Y19/N220;X8Y19/N220/N272;1;X8Y17/W220;X8Y17/W220/N222;1;X6Y17/X05;X6Y17/X05/W222;1;X6Y17/B1;X6Y17/B1/X05;1;X6Y21/X08;X6Y21/X08/N211;1;X6Y21/B7;X6Y21/B7/X08;1;X5Y13/N220;X5Y13/N220/W221;1;X5Y11/X05;X5Y11/X05/N222;1;X5Y11/B0;X5Y11/B0/X05;1;X6Y20/W270;X6Y20/W270/W272;1;X4Y21/B3;X4Y21/B3/N211;1;X7Y12/W830;X7Y12/W830/N838;1;X3Y12/S250;X3Y12/S250/W834;1;X3Y12/B3;X3Y12/B3/S250;1;X5Y16/X08;X5Y16/X08/W252;1;X5Y16/B7;X5Y16/B7/X08;1;X7Y16/W250;X7Y16/W250/N834;1;X6Y13/S230;X6Y13/S230/W232;1;X6Y15/B2;X6Y15/B2/S232;1;X5Y10/S130;X5Y10/S130/N818;1;X8Y20/B5;X8Y20/B5/N271;1;X7Y21/W260;X7Y21/W260/N261;1;X5Y21/X03;X5Y21/X03/W262;1;X5Y21/B5;X5Y21/B5/X03;1;X5Y22/B2;X5Y22/B2/W212;1;X8Y21/N270;X8Y21/N270/N131;1;X8Y22/N130;X8Y22/N130/Q1;1;X8Y20/B7;X8Y20/B7/N271;1;X7Y20/N830;X7Y20/N830/N262;1;X8Y15/E220;X8Y15/E220/N222;1;X8Y17/N220;X8Y17/N220/N222;1;X9Y15/D4;X9Y15/D4/E221;1;X8Y22/W210;X8Y22/W210/Q1;1;X8Y22/A4;X8Y22/A4/W210;1;X2Y14/W230;X2Y14/W230/N231;1;X1Y14/B0;X1Y14/B0/W231;1;X8Y13/B6;X8Y13/B6/X05;1;X6Y20/W220;X6Y20/W220/W272;1;X5Y14/W250;X5Y14/W250/S252;1;X5Y16/W230;X5Y16/W230/W222;1;X7Y16/W220;X7Y16/W220/N221;1;X4Y16/B7;X4Y16/B7/W231;1;X7Y22/N260;X7Y22/N260/W121;1;X7Y21/C2;X7Y21/C2/N261;1;X5Y22/N210;X5Y22/N210/W212;1;X5Y20/N210;X5Y20/N210/N212;1;X6Y13/W220;X6Y13/W220/W222;1;X4Y18/N810;X4Y18/N810/N212;1;X4Y14/E210;X4Y14/E210/N814;1;X5Y14/B5;X5Y14/B5/E211;1;X8Y22/EW20;X8Y22/EW20/Q1;1;X7Y22/D7;X7Y22/D7/W121;1;X7Y22/B1;X7Y22/B1/W111;1;X6Y16/B2;X6Y16/B2/N212;1;X6Y19/B4;X6Y19/B4/E211;1;X5Y19/E210;X5Y19/E210/N211;1;X8Y21/B2;X8Y21/B2/N131;1;X7Y18/N220;X7Y18/N220/N222;1;X5Y18/N240;X5Y18/N240/N212;1;X7Y12/S250;X7Y12/S250/N838;1;X7Y13/B6;X7Y13/B6/S251;1;X5Y18/N810;X5Y18/N810/N212;1;X5Y14/E210;X5Y14/E210/N814;1;X6Y14/B6;X6Y14/B6/E211;1;X6Y22/B5;X6Y22/B5/W211;1;X8Y14/S230;X8Y14/S230/S131;1;X8Y16/S230;X8Y16/S230/S232;1;X8Y17/B2;X8Y17/B2/S231;1;X6Y20/B1;X6Y20/B1/N212;1;X8Y22/N100;X8Y22/N100/Q1;1;X8Y21/N800;X8Y21/N800/N101;1;X8Y13/S130;X8Y13/S130/N808;1;X8Y13/E250;X8Y13/E250/S130;1;X8Y13/B5;X8Y13/B5/E250;1;X6Y22/N210;X6Y22/N210/W211;1;X6Y20/N210;X6Y20/N210/N212;1;X6Y18/N210;X6Y18/N210/N212;1;X8Y13/X05;X8Y13/X05/N222;1;X7Y13/B3;X7Y13/B3/W231;1;X5Y15/B4;X5Y15/B4/X01;1;X7Y17/X05;X7Y17/X05/W221;1;X9Y22/N820;X9Y22/N820/E121;1;X7Y17/B7;X7Y17/B7/X05;1;X5Y16/X01;X5Y16/X01/N242;1;X8Y22/Q1;;1;X8Y22/EW10;X8Y22/EW10/Q1;1;X7Y22/W210;X7Y22/W210/W111;1;X5Y15/X01;X5Y15/X01/W221;1;X7Y17/N220;X7Y17/N220/W221;1;X7Y15/N230;X7Y15/N230/N222;1;X7Y13/N260;X7Y13/N260/N232;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/text.v:5.17-5.29"
          }
        },
        "charAddress[1]": {
          "hide_name": 0,
          "bits": [ 7887 ] ,
          "attributes": {
            "ROUTING": "X6Y15/X01;X6Y15/X01/W201;1;X6Y15/A7;X6Y15/A7/X01;1;X6Y14/A5;X6Y14/A5/X07;1;X8Y13/X07;X8Y13/X07/S202;1;X8Y13/A5;X8Y13/A5/X07;1;X8Y15/A7;X8Y15/A7/W200;1;X5Y15/W210;X5Y15/W210/S212;1;X4Y15/S210;X4Y15/S210/W211;1;X4Y15/A7;X4Y15/A7/S210;1;X2Y13/A0;X2Y13/A0/X02;1;X4Y17/W210;X4Y17/W210/W212;1;X2Y17/N210;X2Y17/N210/W212;1;X2Y16/A4;X2Y16/A4/N211;1;X5Y9/S220;X5Y9/S220/N818;1;X5Y11/E220;X5Y11/E220/S222;1;X6Y11/X05;X6Y11/X05/E221;1;X6Y11/A5;X6Y11/A5/X05;1;X3Y13/E210;X3Y13/E210/N814;1;X4Y13/S210;X4Y13/S210/E211;1;X4Y13/A7;X4Y13/A7/S210;1;X8Y21/A2;X8Y21/A2/E200;1;X7Y13/S130;X7Y13/S130/N818;1;X7Y14/W270;X7Y14/W270/S131;1;X5Y14/A1;X5Y14/A1/W272;1;X1Y14/A0;X1Y14/A0/E271;1;X4Y21/W210;X4Y21/W210/W202;1;X2Y21/N210;X2Y21/N210/W212;1;X2Y19/N240;X2Y19/N240/N212;1;X2Y17/N820;X2Y17/N820/N242;1;X2Y9/S100;X2Y9/S100/N828;1;X2Y10/S200;X2Y10/S200/S101;1;X2Y12/S210;X2Y12/S210/S202;1;X2Y12/A7;X2Y12/A7/S210;1;X7Y15/W200;X7Y15/W200/N202;1;X7Y15/A6;X7Y15/A6/W200;1;X5Y13/N210;X5Y13/N210/W212;1;X5Y12/A7;X5Y12/A7/N211;1;X7Y11/X07;X7Y11/X07/N242;1;X7Y11/A4;X7Y11/A4/X07;1;X9Y17/X01;X9Y17/X01/N242;1;X9Y17/A7;X9Y17/A7/X01;1;X1Y13/W210;X1Y13/W210/N212;1;X0Y13/E210;X0Y13/E210/E212;1;X2Y13/S210;X2Y13/S210/E212;1;X2Y13/A7;X2Y13/A7/S210;1;X10Y19/X04;X10Y19/X04/N252;1;X10Y19/C2;X10Y19/C2/X04;1;X2Y12/E270;X2Y12/E270/S272;1;X3Y12/A3;X3Y12/A3/E271;1;X9Y21/E250;X9Y21/E250/E111;1;X10Y21/N250;X10Y21/N250/E251;1;X7Y12/X03;X7Y12/X03/N241;1;X7Y12/A1;X7Y12/A1/X03;1;X5Y13/W220;X5Y13/W220/N814;1;X3Y13/N220;X3Y13/N220/W222;1;X3Y12/E220;X3Y12/E220/N221;1;X4Y12/X01;X4Y12/X01/E221;1;X4Y12/A6;X4Y12/A6/X01;1;X7Y22/A1;X7Y22/A1/E210;1;X7Y13/N240;X7Y13/N240/N212;1;X1Y17/N200;X1Y17/N200/N252;1;X1Y15/N210;X1Y15/N210/N202;1;X1Y14/A4;X1Y14/A4/N211;1;X6Y20/W210;X6Y20/W210/W202;1;X5Y20/S210;X5Y20/S210/W211;1;X5Y20/A6;X5Y20/A6/S210;1;X8Y22/W240;X8Y22/W240/S101;1;X7Y22/C7;X7Y22/C7/W241;1;X5Y13/X02;X5Y13/X02/W212;1;X5Y13/A1;X5Y13/A1/X02;1;X8Y13/A6;X8Y13/A6/S210;1;X6Y14/X07;X6Y14/X07/S221;1;X2Y17/N810;X2Y17/N810/W814;1;X2Y9/S130;X2Y9/S130/N818;1;X2Y10/S270;X2Y10/S270/S131;1;X2Y12/A3;X2Y12/A3/S272;1;X5Y11/X03;X5Y11/X03/S202;1;X5Y11/A0;X5Y11/A0/X03;1;X8Y21/EW10;X8Y21/EW10/Q0;1;X7Y21/W210;X7Y21/W210/W111;1;X5Y21/W210;X5Y21/W210/W212;1;X5Y21/A5;X5Y21/A5/W210;1;X5Y15/X07;X5Y15/X07/N242;1;X5Y15/A4;X5Y15/A4/X07;1;X6Y15/N210;X6Y15/N210/N212;1;X6Y13/A2;X6Y13/A2/X02;1;X6Y15/N200;X6Y15/N200/N202;1;X6Y14/X01;X6Y14/X01/N201;1;X6Y13/X02;X6Y13/X02/N212;1;X6Y17/A1;X6Y17/A1/N200;1;X2Y13/W270;X2Y13/W270/N824;1;X0Y14/E270;X0Y14/E270/S271;1;X4Y13/W240;X4Y13/W240/N242;1;X2Y13/W250;X2Y13/W250/W242;1;X1Y13/A6;X1Y13/A6/W251;1;X5Y13/E220;X5Y13/E220/N814;1;X6Y13/S220;X6Y13/S220/E221;1;X7Y13/A3;X7Y13/A3/N210;1;X6Y15/E200;X6Y15/E200/N202;1;X10Y19/X05;X10Y19/X05/E202;1;X10Y19/B1;X10Y19/B1/X05;1;X7Y21/X01;X7Y21/X01/W201;1;X7Y21/B2;X7Y21/B2/X01;1;X7Y17/N200;X7Y17/N200/N202;1;X8Y19/N800;X8Y19/N800/N202;1;X8Y15/W200;X8Y15/W200/N804;1;X3Y15/W220;X3Y15/W220/N814;1;X2Y15/X01;X2Y15/X01/W221;1;X2Y15/A1;X2Y15/A1/X01;1;X8Y20/A5;X8Y20/A5/X07;1;X6Y21/W200;X6Y21/W200/W202;1;X6Y21/A7;X6Y21/A7/W200;1;X7Y12/A4;X7Y12/A4/N211;1;X7Y21/N810;X7Y21/N810/W111;1;X7Y13/N210;X7Y13/N210/N818;1;X8Y20/A7;X8Y20/A7/W200;1;X5Y13/S210;X5Y13/S210/W211;1;X6Y19/X05;X6Y19/X05/W202;1;X6Y11/X03;X6Y11/X03/S222;1;X6Y11/A7;X6Y11/A7/X03;1;X6Y15/A2;X6Y15/A2/E200;1;X3Y17/N810;X3Y17/N810/N212;1;X6Y17/W810;X6Y17/W810/W212;1;X1Y17/N210;X1Y17/N210/E818;1;X1Y15/A7;X1Y15/A7/N212;1;X5Y19/N210;X5Y19/N210/W211;1;X5Y17/N810;X5Y17/N810/N212;1;X5Y16/A7;X5Y16/A7/N211;1;X5Y17/S210;X5Y17/S210/W212;1;X8Y20/X07;X8Y20/X07/N201;1;X5Y17/A7;X5Y17/A7/S210;1;X7Y12/A6;X7Y12/A6/X03;1;X6Y9/S220;X6Y9/S220/N818;1;X6Y19/N200;X6Y19/N200/N202;1;X6Y16/A2;X6Y16/A2/E200;1;X4Y19/W810;X4Y19/W810/W212;1;X3Y19/N810;X3Y19/N810/E818;1;X3Y11/S130;X3Y11/S130/N818;1;X3Y12/A2;X3Y12/A2/S131;1;X5Y19/A3;X5Y19/A3/N210;1;X7Y13/W210;X7Y13/W210/N818;1;X10Y19/E200;X10Y19/E200/E202;1;X11Y19/D3;X11Y19/D3/E201;1;X8Y20/W200;X8Y20/W200/N201;1;X6Y20/N200;X6Y20/N200/W202;1;X6Y20/A1;X6Y20/A1/N200;1;X8Y19/E200;X8Y19/E200/N202;1;X10Y19/E210;X10Y19/E210/E202;1;X11Y19/B1;X11Y19/B1/E211;1;X9Y21/N210;X9Y21/N210/E111;1;X9Y19/N240;X9Y19/N240/N212;1;X5Y14/A5;X5Y14/A5/W272;1;X9Y17/N240;X9Y17/N240/N242;1;X9Y15/X05;X9Y15/X05/N242;1;X9Y15/C4;X9Y15/C4/X05;1;X6Y22/W250;X6Y22/W250/W242;1;X5Y22/A2;X5Y22/A2/W251;1;X5Y21/X02;X5Y21/X02/W212;1;X5Y21/A0;X5Y21/A0/X02;1;X4Y21/A3;X4Y21/A3/N210;1;X6Y16/E200;X6Y16/E200/N201;1;X6Y17/N200;X6Y17/N200/N202;1;X6Y17/N810;X6Y17/N810/N212;1;X6Y19/A4;X6Y19/A4/X05;1;X7Y20/A1;X7Y20/A1/N251;1;X5Y19/N240;X5Y19/N240/N212;1;X5Y17/N240;X5Y17/N240/N242;1;X7Y19/N200;X7Y19/N200/N252;1;X7Y17/N800;X7Y17/N800/N202;1;X7Y9/W200;X7Y9/W200/N808;1;X6Y19/A2;X6Y19/A2/X05;1;X7Y21/N250;X7Y21/N250/W111;1;X6Y22/A5;X6Y22/A5/X07;1;X5Y17/N210;X5Y17/N210/W211;1;X7Y17/W210;X7Y17/W210/N814;1;X7Y17/N210;X7Y17/N210/N212;1;X7Y15/N210;X7Y15/N210/N212;1;X5Y16/A5;X5Y16/A5/N211;1;X6Y17/W210;X6Y17/W210/W212;1;X6Y14/A6;X6Y14/A6/X01;1;X8Y17/W210;X8Y17/W210/N212;1;X3Y21/N210;X3Y21/N210/W212;1;X3Y19/N210;X3Y19/N210/N212;1;X8Y19/W200;X8Y19/W200/N202;1;X6Y19/W210;X6Y19/W210/W202;1;X4Y19/X02;X4Y19/X02/W212;1;X4Y19/A2;X4Y19/A2/X02;1;X5Y21/N210;X5Y21/N210/W211;1;X5Y20/A7;X5Y20/A7/N211;1;X4Y19/A6;X4Y19/A6/N212;1;X8Y17/X07;X8Y17/X07/N202;1;X8Y17/A2;X8Y17/A2/X07;1;X5Y9/S200;X5Y9/S200/W202;1;X8Y19/N200;X8Y19/N200/N202;1;X7Y21/S210;X7Y21/S210/W111;1;X7Y22/E210;X7Y22/E210/S211;1;X6Y19/N210;X6Y19/N210/N202;1;X6Y15/E210;X6Y15/E210/N212;1;X8Y11/S200;X8Y11/S200/N808;1;X6Y17/N210;X6Y17/N210/W212;1;X6Y15/A0;X6Y15/A0/E210;1;X0Y13/S270;X0Y13/S270/W272;1;X6Y21/N200;X6Y21/N200/W202;1;X6Y21/S200;X6Y21/S200/W202;1;X6Y22/X07;X6Y22/X07/S201;1;X7Y19/A3;X7Y19/A3/N210;1;X7Y13/A6;X7Y13/A6/N212;1;X7Y20/N200;X7Y20/N200/W201;1;X7Y19/W200;X7Y19/W200/N201;1;X7Y19/A7;X7Y19/A7/W200;1;X8Y13/S210;X8Y13/S210/S202;1;X6Y13/W210;X6Y13/W210/N814;1;X4Y13/W210;X4Y13/W210/W212;1;X2Y13/X02;X2Y13/X02/W212;1;X8Y21/N200;X8Y21/N200/Q0;1;X8Y19/N210;X8Y19/N210/N202;1;X6Y11/A1;X6Y11/A1/X03;1;X3Y21/W240;X3Y21/W240/W212;1;X1Y21/N240;X1Y21/N240/W242;1;X1Y19/N250;X1Y19/N250/N242;1;X7Y21/N200;X7Y21/N200/W201;1;X7Y19/N210;X7Y19/N210/N202;1;X7Y17/A7;X7Y17/A7/N212;1;X4Y15/N240;X4Y15/N240/N212;1;X8Y21/S100;X8Y21/S100/Q0;1;X8Y21/E200;X8Y21/E200/Q0;1;X8Y21/Q0;;1;X8Y21/W200;X8Y21/W200/Q0;1;X6Y21/W210;X6Y21/W210/W202;1;X4Y21/N210;X4Y21/N210/W212;1;X4Y19/N210;X4Y19/N210/N212;1;X4Y17/N210;X4Y17/N210/N212;1;X4Y16/A7;X4Y16/A7/N211;1",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/text.v:5.17-5.29"
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 7884 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F6;;1;X5Y22/E100;X5Y22/E100/F6;1;X6Y22/D7;X6Y22/D7/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 7883 ] ,
          "attributes": {
            "ROUTING": "X7Y22/F1;;1;X7Y22/W100;X7Y22/W100/F1;1;X6Y22/C7;X6Y22/C7/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 7882 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F7;;1;X6Y21/S270;X6Y21/S270/F7;1;X6Y22/B7;X6Y22/B7/S271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I1[0]": {
          "hide_name": 0,
          "bits": [ 7872 ] ,
          "attributes": {
            "ROUTING": "X7Y15/W260;X7Y15/W260/S262;1;X5Y15/X03;X5Y15/X03/W262;1;X5Y15/A0;X5Y15/A0/X03;1;X7Y14/A7;X7Y14/A7/S211;1;X5Y14/A7;X5Y14/A7/X03;1;X6Y13/W200;X6Y13/W200/W202;1;X8Y13/EW10;X8Y13/EW10/F0;1;X8Y13/W200;X8Y13/W200/F0;1;X7Y13/S210;X7Y13/S210/W111;1;X8Y19/S210;X8Y19/S210/S202;1;X8Y20/W210;X8Y20/W210/S211;1;X6Y20/X02;X6Y20/X02/W212;1;X6Y20/A2;X6Y20/A2/X02;1;X8Y17/S200;X8Y17/S200/S202;1;X8Y17/A4;X8Y17/A4/S200;1;X8Y13/S200;X8Y13/S200/F0;1;X8Y15/S200;X8Y15/S200/S202;1;X8Y16/W200;X8Y16/W200/S201;1;X8Y16/A6;X8Y16/A6/W200;1;X8Y17/A6;X8Y17/A6/W200;1;X8Y21/A5;X8Y21/A5/S200;1;X7Y14/W260;X7Y14/W260/S261;1;X8Y21/S200;X8Y21/S200/S808;1;X8Y22/W200;X8Y22/W200/S201;1;X6Y22/X01;X6Y22/X01/W202;1;X6Y22/A7;X6Y22/A7/X01;1;X8Y13/S800;X8Y13/S800/F0;1;X8Y21/N230;X8Y21/N230/S808;1;X8Y20/A4;X8Y20/A4/N231;1;X7Y13/S260;X7Y13/S260/W121;1;X8Y17/W200;X8Y17/W200/S804;1;X6Y13/A7;X6Y13/A7/W200;1;X8Y19/A4;X8Y19/A4/S200;1;X8Y19/S200;X8Y19/S200/S202;1;X5Y14/A6;X5Y14/A6/X03;1;X8Y13/F0;;1;X8Y13/EW20;X8Y13/EW20/F0;1;X5Y14/X03;X5Y14/X03/W262;1;X7Y15/S830;X7Y15/S830/S262;1;X6Y19/A7;X6Y19/A7/W251;1;X7Y19/W250;X7Y19/W250/S834;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 7869 ] ,
          "attributes": {
            "ROUTING": "X6Y16/F6;;1;X6Y16/S260;X6Y16/S260/F6;1;X6Y17/E260;X6Y17/E260/S261;1;X6Y17/D2;X6Y17/D2/E260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 7868 ] ,
          "attributes": {
            "ROUTING": "X6Y17/F1;;1;X6Y17/E130;X6Y17/E130/F1;1;X6Y17/C2;X6Y17/C2/E130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7867 ] ,
          "attributes": {
            "ROUTING": "X7Y17/F7;;1;X7Y17/EW10;X7Y17/EW10/F7;1;X6Y17/B2;X6Y17/B2/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 7857 ] ,
          "attributes": {
            "ROUTING": "X7Y14/S230;X7Y14/S230/S232;1;X7Y16/W230;X7Y16/W230/S232;1;X6Y16/N230;X6Y16/N230/W231;1;X6Y15/A6;X6Y15/A6/N231;1;X7Y17/W230;X7Y17/W230/W222;1;X6Y17/X02;X6Y17/X02/W231;1;X6Y17/A2;X6Y17/A2/X02;1;X6Y13/A6;X6Y13/A6/N231;1;X7Y20/A3;X7Y20/A3/S251;1;X8Y20/A0;X8Y20/A0/S272;1;X8Y19/W250;X8Y19/W250/S834;1;X7Y19/S250;X7Y19/S250/W251;1;X8Y16/S270;X8Y16/S270/S262;1;X8Y18/S270;X8Y18/S270/S272;1;X8Y19/W270;X8Y19/W270/S271;1;X7Y19/A6;X7Y19/A6/W271;1;X9Y14/W210;X9Y14/W210/S211;1;X7Y14/W210;X7Y14/W210/W212;1;X6Y14/S210;X6Y14/S210/W211;1;X6Y14/A7;X6Y14/A7/S210;1;X9Y13/S210;X9Y13/S210/S111;1;X9Y15/S210;X9Y15/S210/S212;1;X9Y16/B2;X9Y16/B2/S211;1;X8Y12/S230;X8Y12/S230/W131;1;X8Y14/S260;X8Y14/S260/S232;1;X8Y16/X01;X8Y16/X01/S262;1;X8Y16/B3;X8Y16/B3/X01;1;X8Y15/B2;X8Y15/B2/X04;1;X9Y21/N220;X9Y21/N220/S818;1;X9Y19/X03;X9Y19/X03/N222;1;X9Y19/A6;X9Y19/A6/X03;1;X9Y13/S810;X9Y13/S810/S111;1;X9Y17/E210;X9Y17/E210/S814;1;X9Y17/A0;X9Y17/A0/E210;1;X7Y12/S230;X7Y12/S230/W231;1;X7Y14/W230;X7Y14/W230/S232;1;X6Y14/N230;X6Y14/N230/W231;1;X8Y15/S830;X8Y15/S830/S252;1;X9Y17/W220;X9Y17/W220/S814;1;X9Y12/W130;X9Y12/W130/F4;1;X8Y12/W230;X8Y12/W230/W131;1;X7Y12/X06;X7Y12/X06/W231;1;X7Y12/A7;X7Y12/A7/X06;1;X8Y13/S250;X8Y13/S250/W251;1;X8Y15/X04;X8Y15/X04/S252;1;X8Y15/B1;X8Y15/B1/X04;1;X9Y12/F4;;1;X9Y12/SN10;X9Y12/SN10/F4;1;X9Y13/W250;X9Y13/W250/S111;1;X8Y13/A2;X8Y13/A2/W251;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 7854 ] ,
          "attributes": {
            "ROUTING": "X6Y22/F7;;1;X6Y22/X04;X6Y22/X04/F7;1;X6Y22/D4;X6Y22/D4/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 7853 ] ,
          "attributes": {
            "ROUTING": "X6Y17/F2;;1;X6Y17/S220;X6Y17/S220/F2;1;X6Y19/S220;X6Y19/S220/S222;1;X6Y21/S220;X6Y21/S220/S222;1;X6Y22/C4;X6Y22/C4/S221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOut2[6]": {
          "hide_name": 0,
          "bits": [ 7850 ] ,
          "attributes": {
            "ROUTING": "X8Y21/Q5;;1;X8Y21/S130;X8Y21/S130/Q5;1;X8Y21/D7;X8Y21/D7/S130;1",
            "hdlname": "row2 outByteReg",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:52.15-52.25"
          }
        },
        "charOut3[6]": {
          "hide_name": 0,
          "bits": [ 7847 ] ,
          "attributes": {
            "ROUTING": "X8Y20/Q2;;1;X8Y20/S220;X8Y20/S220/Q2;1;X8Y21/C7;X8Y21/C7/S221;1",
            "hdlname": "row3 outByteReg",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:138.15-138.25"
          }
        },
        "charAddress[4]": {
          "hide_name": 0,
          "bits": [ 7831 ] ,
          "attributes": {
            "ROUTING": "X9Y17/N800;X9Y17/N800/N202;1;X9Y13/W230;X9Y13/W230/N804;1;X7Y13/S230;X7Y13/S230/W232;1;X7Y14/X08;X7Y14/X08/S231;1;X7Y14/B5;X7Y14/B5/X08;1;X7Y19/N260;X7Y19/N260/W261;1;X7Y17/N270;X7Y17/N270/N262;1;X7Y16/B7;X7Y16/B7/N271;1;X7Y20/X07;X7Y20/X07/W261;1;X7Y20/B7;X7Y20/B7/X07;1;X6Y21/N240;X6Y21/N240/W242;1;X8Y20/W260;X8Y20/W260/N261;1;X6Y21/B5;X6Y21/B5/N240;1;X8Y19/N270;X8Y19/N270/N262;1;X9Y21/A7;X9Y21/A7/E130;1;X8Y17/B5;X8Y17/B5/N272;1;X6Y17/N260;X6Y17/N260/N262;1;X6Y15/N260;X6Y15/N260/N262;1;X6Y14/X03;X6Y14/X03/N261;1;X6Y14/B3;X6Y14/B3/X03;1;X7Y22/W250;X7Y22/W250/W252;1;X6Y22/X08;X6Y22/X08/W251;1;X6Y22/B4;X6Y22/B4/X08;1;X9Y21/EW20;X9Y21/EW20/Q5;1;X8Y21/N260;X8Y21/N260/W121;1;X8Y20/X05;X8Y20/X05/N261;1;X8Y20/B1;X8Y20/B1/X05;1;X9Y22/W250;X9Y22/W250/S251;1;X7Y22/X08;X7Y22/X08/W252;1;X7Y22/B4;X7Y22/B4/X08;1;X8Y21/W240;X8Y21/W240/W101;1;X7Y21/X07;X7Y21/X07/W241;1;X7Y21/B7;X7Y21/B7/X07;1;X9Y21/B4;X9Y21/B4/W100;1;X9Y21/E130;X9Y21/E130/Q5;1;X9Y21/S250;X9Y21/S250/Q5;1;X9Y22/B6;X9Y22/B6/S251;1;X8Y17/B7;X8Y17/B7/X05;1;X8Y19/W260;X8Y19/W260/N262;1;X6Y19/N260;X6Y19/N260/W262;1;X9Y21/W100;X9Y21/W100/Q5;1;X9Y21/W230;X9Y21/W230/W100;1;X8Y21/B7;X8Y21/B7/W231;1;X8Y17/N200;X8Y17/N200/W201;1;X8Y15/N210;X8Y15/N210/N202;1;X8Y14/X08;X8Y14/X08/N211;1;X8Y14/B6;X8Y14/B6/X08;1;X9Y21/N250;X9Y21/N250/Q5;1;X9Y19/N200;X9Y19/N200/N252;1;X9Y17/W200;X9Y17/W200/N202;1;X8Y17/X05;X8Y17/X05/W201;1;X8Y17/B0;X8Y17/B0/X05;1;X9Y21/Q5;;1;X9Y21/W830;X9Y21/W830/Q5;1;X5Y21/N830;X5Y21/N830/W834;1;X5Y13/S260;X5Y13/S260/N838;1;X5Y15/E260;X5Y15/E260/S262;1;X6Y15/X03;X6Y15/X03/E261;1;X6Y15/B4;X6Y15/B4/X03;1",
            "hdlname": "te pixelAddress",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/text.v:5.17-5.29"
          }
        },
        "charAddress[5]": {
          "hide_name": 0,
          "bits": [ 7815 ] ,
          "attributes": {
            "ROUTING": "X9Y21/S240;X9Y21/S240/Q4;1;X9Y22/X03;X9Y22/X03/S241;1;X9Y22/A6;X9Y22/A6/X03;1;X7Y16/A7;X7Y16/A7/W272;1;X8Y20/X03;X8Y20/X03/N241;1;X8Y20/A1;X8Y20/A1/X03;1;X7Y21/W250;X7Y21/W250/W242;1;X6Y21/A5;X6Y21/A5/W251;1;X7Y14/X06;X7Y14/X06/S251;1;X7Y14/A5;X7Y14/A5/X06;1;X7Y20/X03;X7Y20/X03/N241;1;X7Y20/A7;X7Y20/A7/X03;1;X8Y17/X01;X8Y17/X01/N242;1;X8Y17/A7;X8Y17/A7/X01;1;X8Y15/W270;X8Y15/W270/N271;1;X6Y15/A4;X6Y15/A4/W272;1;X9Y20/N260;X9Y20/N260/N121;1;X9Y18/N270;X9Y18/N270/N262;1;X9Y17/W270;X9Y17/W270/N271;1;X8Y17/A5;X8Y17/A5/W271;1;X7Y22/W220;X7Y22/W220/W222;1;X6Y22/X05;X6Y22/X05/W221;1;X6Y22/A4;X6Y22/A4/X05;1;X7Y21/X03;X7Y21/X03/W242;1;X7Y21/A7;X7Y21/A7/X03;1;X8Y21/X03;X8Y21/X03/W241;1;X8Y21/A7;X8Y21/A7/X03;1;X9Y21/E100;X9Y21/E100/Q4;1;X9Y21/A4;X9Y21/A4/E100;1;X8Y16/N270;X8Y16/N270/W271;1;X8Y15/N200;X8Y15/N200/N252;1;X8Y14/W200;X8Y14/W200/N201;1;X8Y14/A6;X8Y14/A6/W200;1;X7Y21/N240;X7Y21/N240/W242;1;X7Y19/N820;X7Y19/N820/N242;1;X7Y11/S240;X7Y11/S240/N828;1;X7Y13/S250;X7Y13/S250/S242;1;X7Y14/W250;X7Y14/W250/S251;1;X6Y14/A3;X6Y14/A3/W251;1;X8Y21/N240;X8Y21/N240/W241;1;X9Y21/SN20;X9Y21/SN20/Q4;1;X9Y22/W220;X9Y22/W220/S121;1;X7Y22/X05;X7Y22/X05/W222;1;X9Y21/Q4;;1;X9Y21/W240;X9Y21/W240/Q4;1;X9Y16/W270;X9Y16/W270/N272;1;X8Y17/A0;X8Y17/A0/W271;1;X7Y22/A4;X7Y22/A4/X05;1;X8Y19/N240;X8Y19/N240/N242;1;X8Y17/N250;X8Y17/N250/N242;1",
            "hdlname": "te pixelAddress",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/text.v:5.17-5.29"
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 7812 ] ,
          "attributes": {
            "ROUTING": "X6Y22/F4;;1;X6Y22/S240;X6Y22/S240/F4;1;X6Y22/B0;X6Y22/B0/S240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFF_Q_1_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 7811 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F7;;1;X8Y21/S270;X8Y21/S270/F7;1;X8Y22/W270;X8Y22/W270/S271;1;X6Y22/A0;X6Y22/A0/W272;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[6]": {
          "hide_name": 0,
          "bits": [ 7807 ] ,
          "attributes": {
            "ROUTING": "X6Y24/EW10;X6Y24/EW10/Q2;1;X7Y24/A4;X7Y24/A4/E111;1;X7Y25/A7;X7Y25/A7/E271;1;X6Y24/Q2;;1;X6Y24/S130;X6Y24/S130/Q2;1;X6Y25/E270;X6Y25/E270/S131;1;X7Y25/A2;X7Y25/A2/E271;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te charOutput",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7805 ] ,
          "attributes": {
            "ROUTING": "X6Y22/F0;;1;X6Y22/S200;X6Y22/S200/F0;1;X6Y24/D2;X6Y24/D2/S202;1;X6Y24/XD2;X6Y24/XD2/D2;1"
          }
        },
        "charOutput[7]": {
          "hide_name": 0,
          "bits": [ 7802 ] ,
          "attributes": {
            "ROUTING": "X6Y24/Q5;;1;X6Y24/E250;X6Y24/E250/Q5;1;X7Y24/A0;X7Y24/A0/E251;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te charOutput",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 7800 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F5;;1;X6Y21/S250;X6Y21/S250/F5;1;X6Y23/S200;X6Y23/S200/S252;1;X6Y24/C5;X6Y24/C5/S201;1;X6Y24/XD5;X6Y24/XD5/C5;1"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 11071 ] ,
          "attributes": {
            "ROUTING": "X10Y27/CE1;X10Y27/CE1/VCC;1;X10Y27/CE0;X10Y27/CE0/VCC;1;X0Y0/N200;X0Y0/N200/VCC;1;X0Y0/C4;X0Y0/C4/S201;1;X11Y17/CE0;X11Y17/CE0/VCC;1;X0Y0/VCC;;1;X11Y16/CE2;X11Y16/CE2/VCC;1"
          }
        },
        "c.counterValue_DFFE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7656 ] ,
          "attributes": {
            "ROUTING": "X12Y19/F6;;1;X12Y19/W100;X12Y19/W100/F6;1;X12Y19/B4;X12Y19/B4/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.counterValue_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7653 ] ,
          "attributes": {
            "ROUTING": "X12Y17/F6;;1;X12Y17/C0;X12Y17/C0/F6;1;X12Y17/XD0;X12Y17/XD0/C0;1"
          }
        },
        "c.counterValue_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7650 ] ,
          "attributes": {
            "ROUTING": "X12Y20/F7;;1;X12Y20/A1;X12Y20/A1/F7;1;X12Y20/XD1;X12Y20/XD1/A1;1"
          }
        },
        "c.counterValue_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7647 ] ,
          "attributes": {
            "ROUTING": "X11Y20/F6;;1;X11Y20/C0;X11Y20/C0/F6;1;X11Y20/XD0;X11Y20/XD0/C0;1"
          }
        },
        "c.counterValue_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7644 ] ,
          "attributes": {
            "ROUTING": "X11Y19/F6;;1;X11Y19/C0;X11Y19/C0/F6;1;X11Y19/XD0;X11Y19/XD0/C0;1"
          }
        },
        "c.counterValue_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7641 ] ,
          "attributes": {
            "ROUTING": "X12Y19/F3;;1;X12Y19/SN10;X12Y19/SN10/F3;1;X12Y20/D5;X12Y20/D5/S111;1;X12Y20/XD5;X12Y20/XD5/D5;1"
          }
        },
        "counterValue[0]": {
          "hide_name": 0,
          "bits": [ 7631 ] ,
          "attributes": {
            "ROUTING": "X12Y20/E240;X12Y20/E240/S242;1;X12Y20/B7;X12Y20/B7/E240;1;X10Y17/W200;X10Y17/W200/W202;1;X9Y17/D5;X9Y17/D5/W201;1;X11Y19/S200;X11Y19/S200/S202;1;X11Y20/C6;X11Y20/C6/S201;1;X10Y19/S200;X10Y19/S200/S202;1;X10Y20/W200;X10Y20/W200/S201;1;X9Y20/D6;X9Y20/D6/W201;1;X12Y18/S240;X12Y18/S240/S101;1;X12Y19/D7;X12Y19/D7/S241;1;X12Y17/S100;X12Y17/S100/Q0;1;X12Y17/D5;X12Y17/D5/S100;1;X12Y17/XD5;X12Y17/XD5/D5;1;X12Y17/A6;X12Y17/A6/W200;1;X9Y19/D2;X9Y19/D2/W201;1;X9Y20/X01;X9Y20/X01/S201;1;X9Y20/A1;X9Y20/A1/X01;1;X10Y17/W210;X10Y17/W210/W202;1;X9Y17/X06;X9Y17/X06/W211;1;X9Y17/C4;X9Y17/C4/X06;1;X10Y17/S200;X10Y17/S200/W202;1;X10Y19/W200;X10Y19/W200/S202;1;X9Y19/S200;X9Y19/S200/W201;1;X9Y20/D2;X9Y20/D2/S201;1;X12Y17/Q0;;1;X12Y17/W200;X12Y17/W200/Q0;1;X11Y17/S200;X11Y17/S200/W201;1;X11Y19/X07;X11Y19/X07/S202;1;X11Y19/D6;X11Y19/D6/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:176.17-176.22",
            "hdlname": "row4 value"
          }
        },
        "counterValue[1]": {
          "hide_name": 0,
          "bits": [ 7623 ] ,
          "attributes": {
            "ROUTING": "X9Y20/N250;X9Y20/N250/W252;1;X9Y19/X04;X9Y19/X04/N251;1;X9Y19/C2;X9Y19/C2/X04;1;X11Y20/B6;X11Y20/B6/W111;1;X11Y20/W250;X11Y20/W250/W111;1;X9Y20/X08;X9Y20/X08/W252;1;X9Y20/C6;X9Y20/C6/X08;1;X12Y20/N100;X12Y20/N100/Q1;1;X12Y20/N200;X12Y20/N200/N100;1;X12Y19/C7;X12Y19/C7/N201;1;X12Y17/W230;X12Y17/W230/N232;1;X10Y17/W260;X10Y17/W260/W232;1;X9Y17/C1;X9Y17/C1/W261;1;X12Y19/W230;X12Y19/W230/N131;1;X11Y19/S230;X11Y19/S230/W231;1;X11Y19/C6;X11Y19/C6/S230;1;X9Y20/C3;X9Y20/C3/X02;1;X12Y20/N130;X12Y20/N130/Q1;1;X12Y19/N230;X12Y19/N230/N131;1;X12Y17/A4;X12Y17/A4/N232;1;X9Y20/X02;X9Y20/X02/W212;1;X9Y20/C2;X9Y20/C2/X02;1;X12Y20/X06;X12Y20/X06/Q1;1;X12Y20/A7;X12Y20/A7/X06;1;X9Y17/D7;X9Y17/D7/N241;1;X11Y20/W210;X11Y20/W210/W111;1;X9Y20/N210;X9Y20/N210/W212;1;X9Y18/N240;X9Y18/N240/N212;1;X9Y17/X05;X9Y17/X05/N241;1;X9Y17/C5;X9Y17/C5/X05;1;X12Y20/Q1;;1;X12Y20/EW10;X12Y20/EW10/Q1;1;X11Y20/B4;X11Y20/B4/W111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:176.17-176.22",
            "hdlname": "row4 value"
          }
        },
        "counterValue[2]": {
          "hide_name": 0,
          "bits": [ 7615 ] ,
          "attributes": {
            "ROUTING": "X9Y20/B3;X9Y20/B3/W211;1;X9Y20/B6;X9Y20/B6/W211;1;X12Y19/N240;X12Y19/N240/E241;1;X12Y17/X05;X12Y17/X05/N242;1;X12Y17/A3;X12Y17/A3/X05;1;X11Y20/EW10;X11Y20/EW10/Q0;1;X10Y20/W210;X10Y20/W210/W111;1;X9Y20/B2;X9Y20/B2/W211;1;X11Y20/X05;X11Y20/X05/Q0;1;X11Y20/A4;X11Y20/A4/X05;1;X9Y17/B5;X9Y17/B5/W232;1;X11Y19/E240;X11Y19/E240/N101;1;X12Y19/X07;X12Y19/X07/E241;1;X12Y19/B7;X12Y19/B7/X07;1;X11Y20/N100;X11Y20/N100/Q0;1;X11Y19/B6;X11Y19/B6/N101;1;X11Y20/X01;X11Y20/X01/Q0;1;X11Y20/A6;X11Y20/A6/X01;1;X11Y19/W230;X11Y19/W230/N131;1;X9Y19/B2;X9Y19/B2/W232;1;X9Y17/B4;X9Y17/B4/W232;1;X11Y20/Q0;;1;X11Y20/N130;X11Y20/N130/Q0;1;X11Y19/N230;X11Y19/N230/N131;1;X11Y17/W230;X11Y17/W230/N232;1;X9Y17/B1;X9Y17/B1/W232;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:176.17-176.22",
            "hdlname": "row4 value"
          }
        },
        "counterValue[3]": {
          "hide_name": 0,
          "bits": [ 7606 ] ,
          "attributes": {
            "ROUTING": "X9Y19/A2;X9Y19/A2/W251;1;X9Y17/X08;X9Y17/X08/W251;1;X9Y17/C7;X9Y17/C7/X08;1;X11Y19/S130;X11Y19/S130/Q0;1;X11Y20/A1;X11Y20/A1/S131;1;X11Y19/E200;X11Y19/E200/Q0;1;X12Y19/N200;X12Y19/N200/E201;1;X12Y17/X03;X12Y17/X03/N202;1;X12Y17/A7;X12Y17/A7/X03;1;X9Y20/A3;X9Y20/A3/S251;1;X10Y19/W250;X10Y19/W250/W111;1;X9Y17/A5;X9Y17/A5/W251;1;X9Y19/S250;X9Y19/S250/W251;1;X11Y19/E130;X11Y19/E130/Q0;1;X11Y19/A6;X11Y19/A6/E130;1;X9Y20/X03;X9Y20/X03/W242;1;X9Y20/A6;X9Y20/A6/X03;1;X10Y19/N250;X10Y19/N250/W111;1;X10Y17/W250;X10Y17/W250/N252;1;X9Y17/A1;X9Y17/A1/W251;1;X11Y19/EW10;X11Y19/EW10/Q0;1;X12Y19/A7;X12Y19/A7/E111;1;X11Y19/Q0;;1;X11Y19/S100;X11Y19/S100/Q0;1;X11Y20/W240;X11Y20/W240/S101;1;X9Y20/X07;X9Y20/X07/W242;1;X9Y20/A2;X9Y20/A2/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:176.17-176.22",
            "hdlname": "row4 value"
          }
        },
        "c.counterValue_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7603 ] ,
          "attributes": {
            "ROUTING": "X12Y19/F5;;1;X12Y19/A2;X12Y19/A2/F5;1;X12Y19/XD2;X12Y19/XD2/A2;1"
          }
        },
        "c.counterValue_DFFE_Q_2_D_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 7601 ] ,
          "attributes": {
            "ROUTING": "X12Y19/D6;X12Y19/D6/X04;1;X12Y19/X04;X12Y19/X04/F7;1;X12Y19/B3;X12Y19/B3/X04;1;X12Y19/X08;X12Y19/X08/F7;1;X12Y19/C5;X12Y19/C5/X08;1;X12Y19/F7;;1;X12Y19/E270;X12Y19/E270/F7;1;X12Y19/D0;X12Y19/D0/E270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counterValue[4]": {
          "hide_name": 0,
          "bits": [ 7592 ] ,
          "attributes": {
            "ROUTING": "X10Y19/B4;X10Y19/B4/W212;1;X12Y19/N260;X12Y19/N260/N121;1;X12Y17/N260;X12Y17/N260/N262;1;X12Y16/W260;X12Y16/W260/N261;1;X11Y16/S260;X11Y16/S260/W261;1;X11Y16/D0;X11Y16/D0/S260;1;X12Y19/B5;X12Y19/B5/E250;1;X12Y19/E250;X12Y19/E250/N111;1;X12Y19/C6;X12Y19/C6/N111;1;X10Y19/A0;X10Y19/A0/W252;1;X12Y19/A3;X12Y19/A3/N111;1;X10Y19/S250;X10Y19/S250/W252;1;X10Y19/B3;X10Y19/B3/S250;1;X12Y20/SN20;X12Y20/SN20/Q5;1;X12Y19/C0;X12Y19/C0/N121;1;X12Y15/W240;X12Y15/W240/N242;1;X10Y15/S240;X10Y15/S240/W242;1;X10Y16/D5;X10Y16/D5/S241;1;X12Y19/N210;X12Y19/N210/N111;1;X12Y17/N240;X12Y17/N240/N212;1;X12Y16/X05;X12Y16/X05/N241;1;X12Y16/A4;X12Y16/A4/X05;1;X12Y19/W250;X12Y19/W250/N111;1;X11Y19/A5;X11Y19/A5/W251;1;X12Y20/Q5;;1;X12Y20/SN10;X12Y20/SN10/Q5;1;X12Y19/W210;X12Y19/W210/N111;1;X10Y19/X02;X10Y19/X02/W212;1;X10Y19/C1;X10Y19/C1/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:176.17-176.22",
            "hdlname": "row4 value"
          }
        },
        "counterValue[5]": {
          "hide_name": 0,
          "bits": [ 7583 ] ,
          "attributes": {
            "ROUTING": "X11Y19/X05;X11Y19/X05/W221;1;X11Y19/C7;X11Y19/C7/X05;1;X10Y19/X01;X10Y19/X01/W222;1;X10Y19/A1;X10Y19/A1/X01;1;X12Y19/N130;X12Y19/N130/Q2;1;X12Y18/N230;X12Y18/N230/N131;1;X12Y16/X02;X12Y16/X02/N232;1;X12Y16/A1;X12Y16/A1/X02;1;X11Y19/N220;X11Y19/N220/W221;1;X11Y17/N220;X11Y17/N220/N222;1;X11Y16/X01;X11Y16/X01/N221;1;X11Y16/C0;X11Y16/C0/X01;1;X12Y19/B0;X12Y19/B0/X05;1;X10Y16/C5;X10Y16/C5/X08;1;X11Y19/C3;X11Y19/C3/X01;1;X12Y19/W220;X12Y19/W220/Q2;1;X11Y19/X01;X11Y19/X01/W221;1;X11Y19/A1;X11Y19/A1/X01;1;X12Y19/B6;X12Y19/B6/X05;1;X12Y19/N810;X12Y19/N810/Q2;1;X12Y15/W210;X12Y15/W210/N814;1;X10Y15/S210;X10Y15/S210/W212;1;X10Y16/X08;X10Y16/X08/S211;1;X10Y16/C7;X10Y16/C7/X08;1;X12Y19/Q2;;1;X12Y19/X05;X12Y19/X05/Q2;1;X12Y19/A5;X12Y19/A5/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:176.17-176.22",
            "hdlname": "row4 value"
          }
        },
        "counterValue[6]": {
          "hide_name": 0,
          "bits": [ 7572 ] ,
          "attributes": {
            "ROUTING": "X12Y19/SN20;X12Y19/SN20/Q1;1;X12Y18/N220;X12Y18/N220/N121;1;X12Y16/X03;X12Y16/X03/N222;1;X12Y16/A6;X12Y16/A6/X03;1;X11Y17/N240;X11Y17/N240/N212;1;X11Y16/W240;X11Y16/W240/N241;1;X10Y16/N240;X10Y16/N240/W241;1;X10Y16/B5;X10Y16/B5/N240;1;X10Y17/N240;X10Y17/N240/N212;1;X10Y16/E240;X10Y16/E240/N241;1;X10Y16/B7;X10Y16/B7/E240;1;X10Y19/A5;X10Y19/A5/W251;1;X11Y19/B7;X11Y19/B7/W111;1;X12Y19/EW10;X12Y19/EW10/Q1;1;X11Y19/W250;X11Y19/W250/W111;1;X10Y19/A6;X10Y19/A6/W251;1;X11Y19/A3;X11Y19/A3/N210;1;X11Y19/W210;X11Y19/W210/W111;1;X11Y19/N210;X11Y19/N210/W111;1;X10Y19/N210;X10Y19/N210/W211;1;X12Y19/EW20;X12Y19/EW20/Q1;1;X11Y19/N260;X11Y19/N260/W121;1;X11Y17/N270;X11Y17/N270/N262;1;X11Y16/X04;X11Y16/X04/N271;1;X11Y16/B0;X11Y16/B0/X04;1;X12Y19/X02;X12Y19/X02/Q1;1;X12Y19/A0;X12Y19/A0/X02;1;X12Y19/Q1;;1;X12Y19/S210;X12Y19/S210/Q1;1;X12Y19/A6;X12Y19/A6/S210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:176.17-176.22",
            "hdlname": "row4 value"
          }
        },
        "c.counterValue_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7569 ] ,
          "attributes": {
            "ROUTING": "X12Y19/F0;;1;X12Y19/D1;X12Y19/D1/F0;1;X12Y19/XD1;X12Y19/XD1/D1;1"
          }
        },
        "counterValue[7]": {
          "hide_name": 0,
          "bits": [ 7560 ] ,
          "attributes": {
            "ROUTING": "X12Y19/E100;X12Y19/E100/Q4;1;X12Y19/A4;X12Y19/A4/E100;1;X10Y16/X03;X10Y16/X03/W242;1;X10Y16/A7;X10Y16/A7/X03;1;X11Y19/A7;X11Y19/A7/W131;1;X10Y19/A3;X10Y19/A3/W271;1;X10Y19/N270;X10Y19/N270/W271;1;X10Y17/N220;X10Y17/N220/N272;1;X10Y16/X07;X10Y16/X07/N221;1;X10Y16/A5;X10Y16/A5/X07;1;X12Y16/W240;X12Y16/W240/N242;1;X11Y16/X03;X11Y16/X03/W241;1;X11Y16/A0;X11Y16/A0/X03;1;X10Y19/A7;X10Y19/A7/W271;1;X10Y19/A4;X10Y19/A4/W271;1;X12Y19/W130;X12Y19/W130/Q4;1;X11Y19/W270;X11Y19/W270/W131;1;X10Y19/A2;X10Y19/A2/W271;1;X12Y19/Q4;;1;X12Y19/N100;X12Y19/N100/Q4;1;X12Y18/N240;X12Y18/N240/N101;1;X12Y16/X07;X12Y16/X07/N242;1;X12Y16/A3;X12Y16/A3/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/rows.v:176.17-176.22",
            "hdlname": "row4 value"
          }
        },
        "c.counterValue_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7557 ] ,
          "attributes": {
            "ROUTING": "X12Y19/F4;;1;X12Y19/XD4;X12Y19/XD4/F4;1"
          }
        },
        "c.clockCounter_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 7552 ] ,
          "attributes": {
            "ROUTING": "X11Y12/F5;;1;X11Y12/A0;X11Y12/A0/F5;1;X11Y12/XD0;X11Y12/XD0/A0;1"
          }
        },
        "c.clockCounter_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 7549 ] ,
          "attributes": {
            "ROUTING": "X11Y12/F3;;1;X11Y12/XD3;X11Y12/XD3/F3;1"
          }
        },
        "c.clockCounter_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7546 ] ,
          "attributes": {
            "ROUTING": "X12Y12/F4;;1;X12Y12/XD4;X12Y12/XD4/F4;1"
          }
        },
        "c.clockCounter_DFFR_Q_6_D_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 7543 ] ,
          "attributes": {
            "ROUTING": "X12Y12/E230;X12Y12/E230/E131;1;X12Y12/C4;X12Y12/C4/E230;1;X11Y12/W240;X11Y12/W240/F4;1;X11Y12/B3;X11Y12/B3/W240;1;X11Y12/F4;;1;X11Y12/E130;X11Y12/E130/F4;1;X12Y12/E270;X12Y12/E270/E131;1;X12Y12/D0;X12Y12/D0/E270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7541 ] ,
          "attributes": {
            "ROUTING": "X12Y12/F0;;1;X12Y12/D2;X12Y12/D2/F0;1;X12Y12/XD2;X12Y12/XD2/D2;1"
          }
        },
        "c.clockCounter_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7538 ] ,
          "attributes": {
            "ROUTING": "X12Y13/F3;;1;X12Y13/B1;X12Y13/B1/F3;1;X12Y13/XD1;X12Y13/XD1/B1;1"
          }
        },
        "c.clockCounter_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7535 ] ,
          "attributes": {
            "ROUTING": "X12Y13/F5;;1;X12Y13/A2;X12Y13/A2/F5;1;X12Y13/XD2;X12Y13/XD2/A2;1"
          }
        },
        "c.clockCounter_DFFR_Q_32_D": {
          "hide_name": 0,
          "bits": [ 7531 ] ,
          "attributes": {
            "ROUTING": "X11Y14/F2;;1;X11Y14/XD2;X11Y14/XD2/F2;1"
          }
        },
        "c.clockCounter_DFFR_Q_31_D": {
          "hide_name": 0,
          "bits": [ 7528 ] ,
          "attributes": {
            "ROUTING": "X11Y13/F3;;1;X11Y13/XD3;X11Y13/XD3/F3;1"
          }
        },
        "c.clockCounter_DFFR_Q_30_D": {
          "hide_name": 0,
          "bits": [ 7525 ] ,
          "attributes": {
            "ROUTING": "X11Y13/F5;;1;X11Y13/XD5;X11Y13/XD5/F5;1"
          }
        },
        "c.clockCounter_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7523 ] ,
          "attributes": {
            "ROUTING": "X12Y13/F0;;1;X12Y13/XD0;X12Y13/XD0/F0;1"
          }
        },
        "c.clockCounter_DFFR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 7518 ] ,
          "attributes": {
            "ROUTING": "X11Y14/F1;;1;X11Y14/B0;X11Y14/B0/F1;1;X11Y14/XD0;X11Y14/XD0/B0;1"
          }
        },
        "c.clockCounter_DFFR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 7515 ] ,
          "attributes": {
            "ROUTING": "X12Y14/F1;;1;X12Y14/XD1;X12Y14/XD1/F1;1"
          }
        },
        "c.clockCounter_DFFR_Q_27_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 7512 ] ,
          "attributes": {
            "ROUTING": "X11Y14/E130;X11Y14/E130/F7;1;X12Y14/B1;X12Y14/B1/E131;1;X11Y14/F7;;1;X11Y14/EW20;X11Y14/EW20/F7;1;X12Y14/C5;X12Y14/C5/E121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter_DFFR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 7510 ] ,
          "attributes": {
            "ROUTING": "X12Y14/F5;;1;X12Y14/XD5;X12Y14/XD5/F5;1"
          }
        },
        "c.clockCounter_DFFR_Q_29_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7508 ] ,
          "attributes": {
            "ROUTING": "X11Y13/SN10;X11Y13/SN10/F0;1;X11Y14/B1;X11Y14/B1/S111;1;X11Y13/SN20;X11Y13/SN20/F0;1;X11Y14/B7;X11Y14/B7/S121;1;X11Y13/F0;;1;X11Y13/D2;X11Y13/D2/F0;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter_DFFR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 7505 ] ,
          "attributes": {
            "ROUTING": "X10Y13/F7;;1;X10Y13/A3;X10Y13/A3/F7;1;X10Y13/XD3;X10Y13/XD3/A3;1"
          }
        },
        "c.clockCounter_DFFR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 7502 ] ,
          "attributes": {
            "ROUTING": "X10Y12/F4;;1;X10Y12/XD4;X10Y12/XD4/F4;1"
          }
        },
        "c.clockCounter_DFFR_Q_24_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7499 ] ,
          "attributes": {
            "ROUTING": "X10Y12/B4;X10Y12/B4/X01;1;X10Y12/F0;;1;X10Y12/X01;X10Y12/X01/F0;1;X10Y12/C3;X10Y12/C3/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter_DFFR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 7497 ] ,
          "attributes": {
            "ROUTING": "X10Y12/F3;;1;X10Y12/XD3;X10Y12/XD3/F3;1"
          }
        },
        "c.clockCounter_DFFR_Q_26_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7494 ] ,
          "attributes": {
            "ROUTING": "X10Y12/B0;X10Y12/B0/X04;1;X10Y13/N250;X10Y13/N250/W111;1;X10Y12/X04;X10Y12/X04/N251;1;X10Y12/D5;X10Y12/D5/X04;1;X11Y13/F2;;1;X11Y13/EW10;X11Y13/EW10/F2;1;X10Y13/B7;X10Y13/B7/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter_DFFR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 7491 ] ,
          "attributes": {
            "ROUTING": "X10Y11/F6;;1;X10Y11/C5;X10Y11/C5/F6;1;X10Y11/XD5;X10Y11/XD5/C5;1"
          }
        },
        "c.clockCounter_DFFR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 7488 ] ,
          "attributes": {
            "ROUTING": "X10Y10/F4;;1;X10Y10/XD4;X10Y10/XD4/F4;1"
          }
        },
        "c.clockCounter_DFFR_Q_23_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 7486 ] ,
          "attributes": {
            "ROUTING": "X10Y11/B6;X10Y11/B6/N251;1;X10Y11/X06;X10Y11/X06/N251;1;X10Y11/D2;X10Y11/D2/X06;1;X10Y12/F5;;1;X10Y12/N250;X10Y12/N250/F5;1;X10Y11/B7;X10Y11/B7/N251;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter_DFFR_Q_21_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 7484 ] ,
          "attributes": {
            "ROUTING": "X10Y11/SN20;X10Y11/SN20/F7;1;X10Y10/C3;X10Y10/C3/N121;1;X10Y11/F7;;1;X10Y11/N100;X10Y11/N100/F7;1;X10Y10/B4;X10Y10/B4/N101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter_DFFR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 7482 ] ,
          "attributes": {
            "ROUTING": "X10Y10/F3;;1;X10Y10/B5;X10Y10/B5/F3;1;X10Y10/XD5;X10Y10/XD5/B5;1"
          }
        },
        "c.clockCounter_DFFR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 7479 ] ,
          "attributes": {
            "ROUTING": "X10Y11/F4;;1;X10Y11/XD4;X10Y11/XD4/F4;1"
          }
        },
        "c.clockCounter_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7477 ] ,
          "attributes": {
            "ROUTING": "X12Y14/F7;;1;X12Y14/A4;X12Y14/A4/F7;1;X12Y14/XD4;X12Y14/XD4/A4;1"
          }
        },
        "c.clockCounter_DFFR_Q_D_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 7475 ] ,
          "attributes": {
            "ROUTING": "X12Y14/X04;X12Y14/X04/S271;1;X12Y14/C2;X12Y14/C2/X04;1;X12Y14/E270;X12Y14/E270/S271;1;X12Y14/D0;X12Y14/D0/E270;1;X12Y13/F7;;1;X12Y13/S270;X12Y13/S270/F7;1;X12Y14/B7;X12Y14/B7/S271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter_DFFR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 7472 ] ,
          "attributes": {
            "ROUTING": "X10Y11/F3;;1;X10Y11/B1;X10Y11/B1/F3;1;X10Y11/XD1;X10Y11/XD1/B1;1"
          }
        },
        "c.clockCounter_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 7469 ] ,
          "attributes": {
            "ROUTING": "X10Y12/F1;;1;X10Y12/XD1;X10Y12/XD1/F1;1"
          }
        },
        "c.clockCounter[27]": {
          "hide_name": 0,
          "bits": [ 7466 ] ,
          "attributes": {
            "ROUTING": "X12Y13/N240;X12Y13/N240/N130;1;X12Y13/B5;X12Y13/B5/N240;1;X12Y13/N100;X12Y13/N100/Q1;1;X12Y13/C4;X12Y13/C4/N100;1;X12Y13/A3;X12Y13/A3/N130;1;X12Y13/X02;X12Y13/X02/Q1;1;X12Y13/C0;X12Y13/C0/X02;1;X12Y13/Q1;;1;X12Y13/N130;X12Y13/N130/Q1;1;X12Y13/C7;X12Y13/C7/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter[28]": {
          "hide_name": 0,
          "bits": [ 7464 ] ,
          "attributes": {
            "ROUTING": "X12Y13/B7;X12Y13/B7/X05;1;X12Y13/A5;X12Y13/A5/X05;1;X12Y13/W100;X12Y13/W100/Q2;1;X12Y13/B4;X12Y13/B4/W100;1;X12Y13/Q2;;1;X12Y13/X05;X12Y13/X05/Q2;1;X12Y13/B0;X12Y13/B0/X05;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:7.16-7.28",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter[29]": {
          "hide_name": 0,
          "bits": [ 7463 ] ,
          "attributes": {
            "ROUTING": "X12Y13/A0;X12Y13/A0/X01;1;X12Y13/E100;X12Y13/E100/Q0;1;X12Y13/A4;X12Y13/A4/E100;1;X12Y13/Q0;;1;X12Y13/X01;X12Y13/X01/Q0;1;X12Y13/A7;X12Y13/A7/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:7.16-7.28",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_I2_LUT4_I0_F_LUT4_F_2_I3[3]": {
          "hide_name": 0,
          "bits": [ 7461 ] ,
          "attributes": {
            "ROUTING": "X12Y13/F4;;1;X12Y13/S240;X12Y13/S240/F4;1;X12Y14/D6;X12Y14/D6/S241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[30]": {
          "hide_name": 0,
          "bits": [ 7459 ] ,
          "attributes": {
            "ROUTING": "X12Y14/E100;X12Y14/E100/Q4;1;X12Y14/C0;X12Y14/C0/E100;1;X12Y14/N130;X12Y14/N130/Q4;1;X12Y14/C6;X12Y14/C6/N130;1;X12Y14/A7;X12Y14/A7/X03;1;X12Y14/Q4;;1;X12Y14/X03;X12Y14/X03/Q4;1;X12Y14/B2;X12Y14/B2/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_I2_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 7457 ] ,
          "attributes": {
            "ROUTING": "X12Y14/F6;;1;X12Y14/N260;X12Y14/N260/F6;1;X12Y12/X05;X12Y12/X05/N262;1;X12Y12/C5;X12Y12/C5/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_I2_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 7455 ] ,
          "attributes": {
            "ROUTING": "X12Y12/F3;;1;X12Y12/B5;X12Y12/B5/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_I2_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 7453 ] ,
          "attributes": {
            "ROUTING": "X11Y12/F7;;1;X11Y12/E270;X11Y12/E270/F7;1;X12Y12/A5;X12Y12/A5/E271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_I2_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 7451 ] ,
          "attributes": {
            "ROUTING": "X11Y12/F2;;1;X11Y12/E220;X11Y12/E220/F2;1;X12Y12/D5;X12Y12/D5/E221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[10]": {
          "hide_name": 0,
          "bits": [ 7447 ] ,
          "attributes": {
            "ROUTING": "X10Y10/W240;X10Y10/W240/Q4;1;X10Y10/B3;X10Y10/B3/W240;1;X10Y10/SN10;X10Y10/SN10/Q4;1;X10Y11/B2;X10Y11/B2/S111;1;X10Y10/E100;X10Y10/E100/Q4;1;X10Y10/A4;X10Y10/A4/E100;1;X10Y10/Q4;;1;X10Y10/SN20;X10Y10/SN20/Q4;1;X10Y11/D0;X10Y11/D0/S121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter[11]": {
          "hide_name": 0,
          "bits": [ 7445 ] ,
          "attributes": {
            "ROUTING": "X10Y10/N130;X10Y10/N130/Q5;1;X10Y10/A3;X10Y10/A3/N130;1;X10Y11/X04;X10Y11/X04/S251;1;X10Y11/C0;X10Y11/C0/X04;1;X10Y10/Q5;;1;X10Y10/S250;X10Y10/S250/Q5;1;X10Y11/A2;X10Y11/A2/S251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_I2[1]": {
          "hide_name": 0,
          "bits": [ 7443 ] ,
          "attributes": {
            "ROUTING": "X10Y11/F0;;1;X10Y11/SN10;X10Y11/SN10/F0;1;X10Y12/E210;X10Y12/E210/S111;1;X11Y12/B2;X11Y12/B2/E211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[6]": {
          "hide_name": 0,
          "bits": [ 7441 ] ,
          "attributes": {
            "ROUTING": "X10Y12/E230;X10Y12/E230/N131;1;X10Y12/C5;X10Y12/C5/E230;1;X10Y13/X06;X10Y13/X06/Q3;1;X10Y13/A7;X10Y13/A7/X06;1;X10Y13/N130;X10Y13/N130/Q3;1;X10Y12/D7;X10Y12/D7/N131;1;X10Y13/Q3;;1;X10Y13/N100;X10Y13/N100/Q3;1;X10Y12/N200;X10Y12/N200/N101;1;X10Y12/A0;X10Y12/A0/N200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter[7]": {
          "hide_name": 0,
          "bits": [ 7439 ] ,
          "attributes": {
            "ROUTING": "X10Y12/W100;X10Y12/W100/Q4;1;X10Y12/S230;X10Y12/S230/W100;1;X10Y12/C7;X10Y12/C7/S230;1;X10Y12/N240;X10Y12/N240/Q4;1;X10Y12/B5;X10Y12/B5/N240;1;X10Y12/S100;X10Y12/S100/Q4;1;X10Y12/W210;X10Y12/W210/S100;1;X10Y12/A4;X10Y12/A4/W210;1;X10Y12/Q4;;1;X10Y12/S130;X10Y12/S130/Q4;1;X10Y12/B3;X10Y12/B3/S130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter[8]": {
          "hide_name": 0,
          "bits": [ 7437 ] ,
          "attributes": {
            "ROUTING": "X10Y12/X06;X10Y12/X06/Q3;1;X10Y12/A5;X10Y12/A5/X06;1;X10Y12/X02;X10Y12/X02/Q3;1;X10Y12/A3;X10Y12/A3/X02;1;X10Y12/Q3;;1;X10Y12/W130;X10Y12/W130/Q3;1;X10Y12/B7;X10Y12/B7/W130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter[9]": {
          "hide_name": 0,
          "bits": [ 7435 ] ,
          "attributes": {
            "ROUTING": "X10Y11/A7;X10Y11/A7/E130;1;X10Y11/C2;X10Y11/C2/E130;1;X10Y11/S100;X10Y11/S100/Q5;1;X10Y12/A7;X10Y12/A7/S101;1;X10Y11/Q5;;1;X10Y11/E130;X10Y11/E130/Q5;1;X10Y11/A6;X10Y11/A6/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_I2[0]": {
          "hide_name": 0,
          "bits": [ 7433 ] ,
          "attributes": {
            "ROUTING": "X10Y12/F7;;1;X10Y12/E270;X10Y12/E270/F7;1;X11Y12/A2;X11Y12/A2/E271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[2]": {
          "hide_name": 0,
          "bits": [ 7431 ] ,
          "attributes": {
            "ROUTING": "X11Y13/A5;X11Y13/A5/Q5;1;X11Y13/W130;X11Y13/W130/Q5;1;X11Y13/W270;X11Y13/W270/W130;1;X11Y13/D4;X11Y13/D4/W270;1;X11Y13/Q5;;1;X11Y13/N100;X11Y13/N100/Q5;1;X11Y13/A0;X11Y13/A0/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:7.16-7.28",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter[3]": {
          "hide_name": 0,
          "bits": [ 7430 ] ,
          "attributes": {
            "ROUTING": "X11Y13/X01;X11Y13/X01/N201;1;X11Y13/C2;X11Y13/C2/X01;1;X11Y14/N200;X11Y14/N200/Q0;1;X11Y13/C4;X11Y13/C4/N201;1;X11Y14/A1;X11Y14/A1/X01;1;X11Y14/Q0;;1;X11Y14/X01;X11Y14/X01/Q0;1;X11Y14/A7;X11Y14/A7/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter[4]": {
          "hide_name": 0,
          "bits": [ 7428 ] ,
          "attributes": {
            "ROUTING": "X12Y14/E210;X12Y14/E210/Q1;1;X12Y14/A1;X12Y14/A1/E210;1;X11Y13/X04;X11Y13/X04/N271;1;X11Y13/B2;X11Y13/B2/X04;1;X12Y14/W100;X12Y14/W100/Q1;1;X12Y14/B5;X12Y14/B5/W100;1;X12Y14/Q1;;1;X12Y14/W130;X12Y14/W130/Q1;1;X11Y14/N270;X11Y14/N270/W131;1;X11Y13/B4;X11Y13/B4/N271;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter[5]": {
          "hide_name": 0,
          "bits": [ 7426 ] ,
          "attributes": {
            "ROUTING": "X11Y13/A2;X11Y13/A2/W251;1;X12Y14/A5;X12Y14/A5/Q5;1;X12Y14/Q5;;1;X12Y14/N250;X12Y14/N250/Q5;1;X12Y13/W250;X12Y13/W250/N251;1;X11Y13/A4;X11Y13/A4/W251;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:7.16-7.28",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_I2_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7424 ] ,
          "attributes": {
            "ROUTING": "X11Y13/F4;;1;X11Y13/C1;X11Y13/C1/F4;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[0]": {
          "hide_name": 0,
          "bits": [ 7423 ] ,
          "attributes": {
            "ROUTING": "X11Y13/W230;X11Y13/W230/N131;1;X11Y13/C0;X11Y13/C0/W230;1;X11Y13/B1;X11Y13/B1/N131;1;X11Y13/B3;X11Y13/B3/N131;1;X11Y14/N130;X11Y14/N130/Q2;1;X11Y14/A2;X11Y14/A2/N130;1;X11Y14/Q2;;1;X11Y14/SN10;X11Y14/SN10/Q2;1;X11Y13/C5;X11Y13/C5/N111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter[1]": {
          "hide_name": 0,
          "bits": [ 7421 ] ,
          "attributes": {
            "ROUTING": "X11Y13/A3;X11Y13/A3/X02;1;X11Y13/X02;X11Y13/X02/Q3;1;X11Y13/A1;X11Y13/A1/X02;1;X11Y13/S100;X11Y13/S100/Q3;1;X11Y13/B0;X11Y13/B0/S100;1;X11Y13/Q3;;1;X11Y13/W100;X11Y13/W100/Q3;1;X11Y13/B5;X11Y13/B5/W100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_I2[3]": {
          "hide_name": 0,
          "bits": [ 7419 ] ,
          "attributes": {
            "ROUTING": "X11Y13/F1;;1;X11Y13/E100;X11Y13/E100/F1;1;X11Y13/N220;X11Y13/N220/E100;1;X11Y12/D2;X11Y12/D2/N221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[24]": {
          "hide_name": 0,
          "bits": [ 7416 ] ,
          "attributes": {
            "ROUTING": "X12Y12/C1;X12Y12/C1/X02;1;X12Y12/B4;X12Y12/B4/E231;1;X12Y12/B3;X12Y12/B3/E231;1;X11Y12/E230;X11Y12/E230/Q3;1;X12Y12/X02;X12Y12/X02/E231;1;X12Y12/C0;X12Y12/C0/X02;1;X11Y12/Q3;;1;X11Y12/N130;X11Y12/N130/Q3;1;X11Y12/A3;X11Y12/A3/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter[25]": {
          "hide_name": 0,
          "bits": [ 7413 ] ,
          "attributes": {
            "ROUTING": "X12Y12/B0;X12Y12/B0/S240;1;X12Y12/A4;X12Y12/A4/X07;1;X12Y12/X07;X12Y12/X07/Q4;1;X12Y12/A3;X12Y12/A3/X07;1;X12Y12/Q4;;1;X12Y12/S240;X12Y12/S240/Q4;1;X12Y12/B1;X12Y12/B1/S240;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter[26]": {
          "hide_name": 0,
          "bits": [ 7411 ] ,
          "attributes": {
            "ROUTING": "X12Y12/A1;X12Y12/A1/N100;1;X12Y12/S130;X12Y12/S130/Q2;1;X12Y13/W270;X12Y13/W270/S131;1;X12Y13/D4;X12Y13/D4/W270;1;X12Y12/Q2;;1;X12Y12/N100;X12Y12/N100/Q2;1;X12Y12/A0;X12Y12/A0/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 7409 ] ,
          "attributes": {
            "ROUTING": "X12Y13/B3;X12Y13/B3/S211;1;X12Y12/SN10;X12Y12/SN10/F1;1;X12Y13/D7;X12Y13/D7/S111;1;X12Y13/C5;X12Y13/C5/X08;1;X12Y12/F1;;1;X12Y12/S210;X12Y12/S210/F1;1;X12Y13/X08;X12Y13/X08/S211;1;X12Y13/D0;X12Y13/D0/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[23]": {
          "hide_name": 0,
          "bits": [ 7406 ] ,
          "attributes": {
            "ROUTING": "X11Y12/N200;X11Y12/N200/Q0;1;X11Y12/A1;X11Y12/A1/N200;1;X11Y12/EW20;X11Y12/EW20/Q0;1;X12Y12/C3;X12Y12/C3/E121;1;X11Y12/A4;X11Y12/A4/E100;1;X11Y12/Q0;;1;X11Y12/E100;X11Y12/E100/Q0;1;X11Y12/A5;X11Y12/A5/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_F_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 7404 ] ,
          "attributes": {
            "ROUTING": "X11Y12/F1;;1;X11Y12/N100;X11Y12/N100/F1;1;X11Y12/E200;X11Y12/E200/N100;1;X12Y12/D1;X12Y12/D1/E201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_I2[2]": {
          "hide_name": 0,
          "bits": [ 7402 ] ,
          "attributes": {
            "ROUTING": "X11Y11/W130;X11Y11/W130/F1;1;X11Y11/S270;X11Y11/S270/W130;1;X11Y12/X06;X11Y12/X06/S271;1;X11Y12/C6;X11Y12/C6/X06;1;X11Y11/F1;;1;X11Y11/S100;X11Y11/S100/F1;1;X11Y12/C2;X11Y12/C2/S101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 7401 ] ,
          "attributes": {
            "ROUTING": "X11Y12/F6;;1;X11Y12/W100;X11Y12/W100/F6;1;X11Y12/D1;X11Y12/D1/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter_DFFR_Q_23_D_LUT2_F_I1_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 7399 ] ,
          "attributes": {
            "ROUTING": "X10Y11/X01;X10Y11/X01/F2;1;X10Y11/B4;X10Y11/B4/X01;1;X10Y11/W220;X10Y11/W220/F2;1;X10Y11/C3;X10Y11/C3/W220;1;X10Y12/D1;X10Y12/D1/S221;1;X10Y11/F2;;1;X10Y11/S220;X10Y11/S220/F2;1;X10Y12/D2;X10Y12/D2/S221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[12]": {
          "hide_name": 0,
          "bits": [ 7398 ] ,
          "attributes": {
            "ROUTING": "X10Y11/E100;X10Y11/E100/Q4;1;X10Y11/A4;X10Y11/A4/E100;1;X10Y11/W240;X10Y11/W240/Q4;1;X10Y11/B3;X10Y11/B3/W240;1;X10Y12/C2;X10Y12/C2/S241;1;X10Y12/C1;X10Y12/C1/S241;1;X10Y11/Q4;;1;X10Y11/S240;X10Y11/S240/Q4;1;X10Y11/B0;X10Y11/B0/S240;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter[13]": {
          "hide_name": 0,
          "bits": [ 7396 ] ,
          "attributes": {
            "ROUTING": "X10Y12/B1;X10Y12/B1/S211;1;X10Y11/X02;X10Y11/X02/Q1;1;X10Y11/A0;X10Y11/A0/X02;1;X10Y11/S210;X10Y11/S210/Q1;1;X10Y12/B2;X10Y12/B2/S211;1;X10Y11/Q1;;1;X10Y11/N130;X10Y11/N130/Q1;1;X10Y11/A3;X10Y11/A3/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter[14]": {
          "hide_name": 0,
          "bits": [ 7394 ] ,
          "attributes": {
            "ROUTING": "X10Y12/N100;X10Y12/N100/Q1;1;X10Y12/A1;X10Y12/A1/N100;1;X10Y12/N210;X10Y12/N210/Q1;1;X10Y12/A2;X10Y12/A2/N210;1;X10Y12/Q1;;1;X10Y12/E100;X10Y12/E100/Q1;1;X11Y12/D7;X11Y12/D7/E101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 7390 ] ,
          "attributes": {
            "ROUTING": "X11Y11/F4;;1;X11Y11/C3;X11Y11/C3/F4;1;X11Y11/XD3;X11Y11/XD3/C3;1"
          }
        },
        "c.clockCounter_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 7387 ] ,
          "attributes": {
            "ROUTING": "X11Y11/F5;;1;X11Y11/XD5;X11Y11/XD5/F5;1"
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7383 ] ,
          "attributes": {
            "ROUTING": "X11Y11/B4;X11Y11/B4/E231;1;X10Y12/E220;X10Y12/E220/F2;1;X11Y12/D6;X11Y12/D6/E221;1;X10Y12/F2;;1;X10Y12/N130;X10Y12/N130/F2;1;X10Y11/E230;X10Y11/E230/N131;1;X11Y11/B7;X11Y11/B7/E231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[15]": {
          "hide_name": 0,
          "bits": [ 7382 ] ,
          "attributes": {
            "ROUTING": "X11Y11/S130;X11Y11/S130/Q3;1;X11Y12/C7;X11Y12/C7/S131;1;X11Y11/SN20;X11Y11/SN20/Q3;1;X11Y12/B6;X11Y12/B6/S121;1;X11Y11/A7;X11Y11/A7/X06;1;X11Y11/Q3;;1;X11Y11/X06;X11Y11/X06/Q3;1;X11Y11/A4;X11Y11/A4/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter_DFFR_Q_15_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7379 ] ,
          "attributes": {
            "ROUTING": "X11Y11/B5;X11Y11/B5/X08;1;X11Y11/X08;X11Y11/X08/F7;1;X11Y11/C6;X11Y11/C6/X08;1;X11Y11/F7;;1;X11Y11/E130;X11Y11/E130/F7;1;X11Y11/C2;X11Y11/C2/E130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[16]": {
          "hide_name": 0,
          "bits": [ 7378 ] ,
          "attributes": {
            "ROUTING": "X11Y11/A5;X11Y11/A5/Q5;1;X11Y11/S250;X11Y11/S250/Q5;1;X11Y11/B2;X11Y11/B2/S250;1;X11Y11/W100;X11Y11/W100/Q5;1;X11Y11/D1;X11Y11/D1/W100;1;X11Y11/Q5;;1;X11Y11/N250;X11Y11/N250/Q5;1;X11Y11/B6;X11Y11/B6/N250;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter[17]": {
          "hide_name": 0,
          "bits": [ 7375 ] ,
          "attributes": {
            "ROUTING": "X11Y11/N100;X11Y11/N100/Q2;1;X11Y11/E200;X11Y11/E200/N100;1;X11Y11/A2;X11Y11/A2/E200;1;X11Y11/X01;X11Y11/X01/Q2;1;X11Y11/A6;X11Y11/A6/X01;1;X11Y11/Q2;;1;X11Y11/E100;X11Y11/E100/Q2;1;X11Y11/C1;X11Y11/C1/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 7373 ] ,
          "attributes": {
            "ROUTING": "X11Y11/F2;;1;X11Y11/XD2;X11Y11/XD2/F2;1"
          }
        },
        "c.clockCounter_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 7370 ] ,
          "attributes": {
            "ROUTING": "X12Y11/F3;;1;X12Y11/B0;X12Y11/B0/F3;1;X12Y11/XD0;X12Y11/XD0/B0;1"
          }
        },
        "c.clockCounter_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 7367 ] ,
          "attributes": {
            "ROUTING": "X12Y11/F6;;1;X12Y11/C5;X12Y11/C5/F6;1;X12Y11/XD5;X12Y11/XD5/C5;1"
          }
        },
        "c.clockCounter_DFFR_Q_15_D_LUT3_F_I2_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 7365 ] ,
          "attributes": {
            "ROUTING": "X12Y11/X07;X12Y11/X07/E261;1;X12Y11/D4;X12Y11/D4/X07;1;X12Y11/X03;X12Y11/X03/E261;1;X12Y11/B3;X12Y11/B3/X03;1;X11Y11/E260;X11Y11/E260/F6;1;X12Y11/C6;X12Y11/C6/E261;1;X11Y11/F6;;1;X11Y11/S260;X11Y11/S260/F6;1;X11Y11/D0;X11Y11/D0/S260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[18]": {
          "hide_name": 0,
          "bits": [ 7364 ] ,
          "attributes": {
            "ROUTING": "X12Y11/S130;X12Y11/S130/Q0;1;X12Y11/N250;X12Y11/N250/S130;1;X12Y11/B6;X12Y11/B6/N250;1;X12Y11/EW20;X12Y11/EW20/Q0;1;X11Y11/N220;X11Y11/N220/W121;1;X11Y11/C0;X11Y11/C0/N220;1;X12Y11/N100;X12Y11/N100/Q0;1;X12Y11/C4;X12Y11/C4/N100;1;X12Y11/EW10;X12Y11/EW10/Q0;1;X11Y11/B1;X11Y11/B1/W111;1;X12Y11/Q0;;1;X12Y11/E200;X12Y11/E200/Q0;1;X12Y11/A3;X12Y11/A3/E200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter[19]": {
          "hide_name": 0,
          "bits": [ 7362 ] ,
          "attributes": {
            "ROUTING": "X11Y11/S240;X11Y11/S240/W101;1;X11Y11/B0;X11Y11/B0/S240;1;X12Y11/B4;X12Y11/B4/W100;1;X12Y11/E130;X12Y11/E130/Q5;1;X12Y11/A6;X12Y11/A6/E130;1;X12Y11/Q5;;1;X12Y11/W100;X12Y11/W100/Q5;1;X11Y11/N200;X11Y11/N200/W101;1;X11Y11/A1;X11Y11/A1/N200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter[20]": {
          "hide_name": 0,
          "bits": [ 7359 ] ,
          "attributes": {
            "ROUTING": "X12Y11/SN20;X12Y11/SN20/Q2;1;X12Y12/W220;X12Y12/W220/S121;1;X11Y12/X05;X11Y12/X05/W221;1;X11Y12/B7;X11Y12/B7/X05;1;X12Y11/X05;X12Y11/X05/Q2;1;X12Y11/A4;X12Y11/A4/X05;1;X11Y11/S230;X11Y11/S230/W131;1;X11Y12/A6;X11Y12/A6/S231;1;X12Y11/Q2;;1;X12Y11/W130;X12Y11/W130/Q2;1;X11Y11/A0;X11Y11/A0/W131;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:7.16-7.28",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 7358 ] ,
          "attributes": {
            "ROUTING": "X12Y11/F4;;1;X12Y11/C2;X12Y11/C2/F4;1;X12Y11/XD2;X12Y11/XD2/C2;1"
          }
        },
        "c.clockCounter_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 7355 ] ,
          "attributes": {
            "ROUTING": "X11Y10/F2;;1;X11Y10/D0;X11Y10/D0/F2;1;X11Y10/XD0;X11Y10/XD0/D0;1"
          }
        },
        "c.clockCounter_DFFR_Q_9_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 7353 ] ,
          "attributes": {
            "ROUTING": "X11Y12/D4;X11Y12/D4/S111;1;X11Y10/C6;X11Y10/C6/N111;1;X11Y11/SN10;X11Y11/SN10/F0;1;X11Y12/D5;X11Y12/D5/S111;1;X11Y11/F0;;1;X11Y11/N130;X11Y11/N130/F0;1;X11Y10/B2;X11Y10/B2/N131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[21]": {
          "hide_name": 0,
          "bits": [ 7351 ] ,
          "attributes": {
            "ROUTING": "X11Y12/C5;X11Y12/C5/S202;1;X11Y12/A7;X11Y12/A7/X01;1;X11Y12/C4;X11Y12/C4/S202;1;X11Y10/B6;X11Y10/B6/X05;1;X11Y10/S200;X11Y10/S200/Q0;1;X11Y12/X01;X11Y12/X01/S202;1;X11Y12/C1;X11Y12/C1/X01;1;X11Y10/Q0;;1;X11Y10/X05;X11Y10/X05/Q0;1;X11Y10/A2;X11Y10/A2/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter[22]": {
          "hide_name": 0,
          "bits": [ 7347 ] ,
          "attributes": {
            "ROUTING": "X11Y10/E130;X11Y10/E130/Q1;1;X11Y10/A6;X11Y10/A6/E130;1;X11Y12/E210;X11Y12/E210/S211;1;X12Y12/X06;X12Y12/X06/E211;1;X12Y12/D3;X12Y12/D3/X06;1;X11Y12/B4;X11Y12/B4/X08;1;X11Y12/X08;X11Y12/X08/S211;1;X11Y12/B5;X11Y12/B5/X08;1;X11Y10/Q1;;1;X11Y10/SN10;X11Y10/SN10/Q1;1;X11Y11/S210;X11Y11/S210/S111;1;X11Y12/B1;X11Y12/B1/S211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 7345 ] ,
          "attributes": {
            "ROUTING": "X11Y10/F6;;1;X11Y10/C1;X11Y10/C1/F6;1;X11Y10/XD1;X11Y10/XD1/C1;1"
          }
        },
        "c.clockCounter[31]": {
          "hide_name": 0,
          "bits": [ 7343 ] ,
          "attributes": {
            "ROUTING": "X12Y14/B6;X12Y14/B6/X05;1;X12Y14/X05;X12Y14/X05/Q2;1;X12Y14/A2;X12Y14/A2/X05;1;X12Y14/Q2;;1;X12Y14/S100;X12Y14/S100/Q2;1;X12Y14/B0;X12Y14/B0/S100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7341 ] ,
          "attributes": {
            "ROUTING": "X12Y14/F2;;1;X12Y14/XD2;X12Y14/XD2/F2;1"
          }
        },
        "c.clockCounter_DFFR_Q_17_D_LUT2_F_I1_LUT4_I3_I2_LUT4_I0_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 7338 ] ,
          "attributes": {
            "ROUTING": "X12Y14/LSR1;X12Y14/LSR1/X06;1;X10Y12/S260;X10Y12/S260/W261;1;X10Y13/X05;X10Y13/X05/S261;1;X10Y13/LSR1;X10Y13/LSR1/X05;1;X11Y11/W260;X11Y11/W260/N261;1;X10Y11/X07;X10Y11/X07/W261;1;X10Y11/LSR0;X10Y11/LSR0/X07;1;X11Y13/S240;X11Y13/S240/W241;1;X11Y15/S250;X11Y15/S250/S242;1;X11Y17/S250;X11Y17/S250/S252;1;X11Y19/S250;X11Y19/S250/S252;1;X11Y20/X06;X11Y20/X06/S251;1;X11Y20/CE0;X11Y20/CE0/X06;1;X12Y13/LSR0;X12Y13/LSR0/X06;1;X12Y14/W250;X12Y14/W250/S252;1;X11Y14/X08;X11Y14/X08/W251;1;X11Y14/LSR1;X11Y14/LSR1/X08;1;X11Y12/LSR0;X11Y12/LSR0/W211;1;X11Y11/LSR1;X11Y11/LSR1/X05;1;X12Y11/W250;X12Y11/W250/N251;1;X10Y11/X08;X10Y11/X08/W252;1;X10Y11/LSR2;X10Y11/LSR2/X08;1;X12Y13/W240;X12Y13/W240/S101;1;X11Y13/X07;X11Y13/X07/W241;1;X11Y13/LSR1;X11Y13/LSR1/X07;1;X10Y12/LSR1;X10Y12/LSR1/X07;1;X12Y11/LSR1;X12Y11/LSR1/X06;1;X12Y19/CE2;X12Y19/CE2/S211;1;X12Y12/LSR2;X12Y12/LSR2/X08;1;X12Y19/CE0;X12Y19/CE0/S211;1;X12Y11/LSR0;X12Y11/LSR0/X06;1;X12Y20/CE0;X12Y20/CE0/S212;1;X12Y12/S100;X12Y12/S100/F5;1;X12Y12/W210;X12Y12/W210/S100;1;X11Y12/LSR1;X11Y12/LSR1/W211;1;X12Y20/CE2;X12Y20/CE2/S212;1;X11Y10/X07;X11Y10/X07/N262;1;X11Y10/LSR0;X11Y10/LSR0/X07;1;X11Y13/X05;X11Y13/X05/S261;1;X11Y13/LSR2;X11Y13/LSR2/X05;1;X11Y12/N260;X11Y12/N260/W121;1;X11Y11/X05;X11Y11/X05/N261;1;X11Y11/LSR2;X11Y11/LSR2/X05;1;X12Y17/CE0;X12Y17/CE0/S211;1;X12Y14/LSR0;X12Y14/LSR0/X06;1;X12Y18/W210;X12Y18/W210/S212;1;X11Y18/S210;X11Y18/S210/W211;1;X11Y19/CE0;X11Y19/CE0/S211;1;X12Y12/N250;X12Y12/N250/F5;1;X12Y11/X06;X12Y11/X06/N251;1;X12Y11/LSR2;X12Y11/LSR2/X06;1;X12Y13/X06;X12Y13/X06/S251;1;X12Y13/LSR1;X12Y13/LSR1/X06;1;X11Y12/S260;X11Y12/S260/W121;1;X11Y14/X05;X11Y14/X05/S262;1;X11Y14/LSR0;X11Y14/LSR0/X05;1;X10Y12/LSR2;X10Y12/LSR2/X07;1;X12Y12/X08;X12Y12/X08/F5;1;X12Y12/LSR1;X12Y12/LSR1/X08;1;X12Y14/X06;X12Y14/X06/S252;1;X12Y14/LSR2;X12Y14/LSR2/X06;1;X10Y12/X07;X10Y12/X07/W261;1;X10Y12/LSR0;X10Y12/LSR0/X07;1;X12Y12/S250;X12Y12/S250/F5;1;X12Y14/S200;X12Y14/S200/S252;1;X12Y16/S210;X12Y16/S210/S202;1;X12Y18/S210;X12Y18/S210/S212;1;X12Y19/CE1;X12Y19/CE1/S211;1;X12Y12/F5;;1;X12Y12/EW20;X12Y12/EW20/F5;1;X11Y12/W260;X11Y12/W260/W121;1;X10Y12/N260;X10Y12/N260/W261;1;X10Y10/X07;X10Y10/X07/N262;1;X10Y10/LSR2;X10Y10/LSR2/X07;1"
          }
        },
        "c.clockCounter[32]": {
          "hide_name": 0,
          "bits": [ 7337 ] ,
          "attributes": {
            "ROUTING": "X12Y14/N100;X12Y14/N100/Q0;1;X12Y14/A0;X12Y14/A0/N100;1;X12Y14/Q0;;1;X12Y14/E130;X12Y14/E130/Q0;1;X12Y14/A6;X12Y14/A6/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "c.clockCounter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 7335 ] ,
          "attributes": {
            "ROUTING": "X12Y14/F0;;1;X12Y14/XD0;X12Y14/XD0/F0;1"
          }
        },
        "c.clk": {
          "hide_name": 0,
          "bits": [ 7323 ] ,
          "attributes": {
            "ROUTING": "X2Y20/CLK1;X2Y20/CLK1/GB00;5;X2Y20/CLK2;X2Y20/CLK2/GB00;5;X1Y19/CLK0;X1Y19/CLK0/GB00;5;X1Y17/CLK1;X1Y17/CLK1/GB00;5;X1Y17/CLK0;X1Y17/CLK0/GB00;5;X1Y19/CLK1;X1Y19/CLK1/GB00;5;X1Y21/CLK1;X1Y21/CLK1/GB00;5;X1Y21/CLK0;X1Y21/CLK0/GB00;5;X2Y21/CLK1;X2Y21/CLK1/GB00;5;X2Y20/CLK0;X2Y20/CLK0/GB00;5;X2Y19/CLK2;X2Y19/CLK2/GB00;5;X2Y19/CLK1;X2Y19/CLK1/GB00;5;X2Y21/CLK0;X2Y21/CLK0/GB00;5;X1Y20/CLK2;X1Y20/CLK2/GB00;5;X2Y17/CLK2;X2Y17/CLK2/GB00;5;X2Y17/CLK1;X2Y17/CLK1/GB00;5;X2Y16/CLK1;X2Y16/CLK1/GB00;5;X2Y15/CLK2;X2Y15/CLK2/GB00;5;X3Y16/CLK2;X3Y16/CLK2/GB00;5;X3Y16/CLK1;X3Y16/CLK1/GB00;5;X3Y19/CLK2;X3Y19/CLK2/GB00;5;X3Y17/CLK1;X3Y17/CLK1/GB00;5;X3Y20/CLK0;X3Y20/CLK0/GB00;5;X3Y20/CLK2;X3Y20/CLK2/GB00;5;X12Y27/GB00;X11Y27/GBO0/GT00;5;X10Y27/CLK0;X10Y27/CLK0/GB00;5;X10Y24/CLK1;X10Y24/CLK1/GB00;5;X9Y24/CLK1;X9Y24/CLK1/GB00;5;X10Y24/CLK0;X10Y24/CLK0/GB00;5;X7Y25/CLK0;X7Y25/CLK0/GB00;5;X7Y25/GB00;X7Y25/GBO0/GT00;5;X9Y25/CLK2;X9Y25/CLK2/GB00;5;X5Y25/CLK2;X5Y25/CLK2/GB00;5;X12Y21/CLK1;X12Y21/CLK1/GB00;5;X10Y20/CLK2;X10Y20/CLK2/GB00;5;X11Y20/CLK1;X11Y20/CLK1/GB00;5;X8Y22/CLK0;X8Y22/CLK0/GB00;5;X8Y21/CLK0;X8Y21/CLK0/GB00;5;X8Y21/CLK1;X8Y21/CLK1/GB00;5;X9Y21/CLK0;X9Y21/CLK0/GB00;5;X9Y21/CLK2;X9Y21/CLK2/GB00;5;X12Y25/CLK0;X12Y25/CLK0/GB00;5;X9Y23/CLK0;X9Y23/CLK0/GB00;5;X10Y23/CLK2;X10Y23/CLK2/GB00;5;X9Y24/CLK0;X9Y24/CLK0/GB00;5;X12Y23/GB00;X11Y23/GBO0/GT00;5;X12Y23/CLK0;X12Y23/CLK0/GB00;5;X10Y24/CLK2;X10Y24/CLK2/GB00;5;X9Y23/CLK2;X9Y23/CLK2/GB00;5;X11Y25/CLK1;X11Y25/CLK1/GB00;5;X3Y24/CLK0;X3Y24/CLK0/GB00;5;X3Y24/CLK2;X3Y24/CLK2/GB00;5;X2Y24/CLK2;X2Y24/CLK2/GB00;5;X2Y25/CLK2;X2Y25/CLK2/GB00;5;X2Y24/CLK0;X2Y24/CLK0/GB00;5;X4Y24/CLK0;X4Y24/CLK0/GB00;5;X5Y24/CLK2;X5Y24/CLK2/GB00;5;X5Y24/CLK1;X5Y24/CLK1/GB00;5;X4Y24/CLK2;X4Y24/CLK2/GB00;5;X4Y24/CLK1;X4Y24/CLK1/GB00;5;X4Y23/CLK2;X4Y23/CLK2/GB00;5;X4Y22/CLK1;X4Y22/CLK1/GB00;5;X3Y22/CLK1;X3Y22/CLK1/GB00;5;X4Y22/CLK2;X4Y22/CLK2/GB00;5;X4Y23/CLK0;X4Y23/CLK0/GB00;5;X1Y22/CLK1;X1Y22/CLK1/GB00;5;X2Y22/CLK2;X2Y22/CLK2/GB00;5;X2Y22/CLK0;X2Y22/CLK0/GB00;5;X1Y22/CLK2;X1Y22/CLK2/GB00;5;X1Y23/CLK2;X1Y23/CLK2/GB00;5;X1Y23/CLK0;X1Y23/CLK0/GB00;5;X1Y24/CLK0;X1Y24/CLK0/GB00;5;X1Y24/CLK1;X1Y24/CLK1/GB00;5;X2Y23/CLK2;X2Y23/CLK2/GB00;5;X5Y24/GB00;X3Y24/GBO0/GT00;5;X2Y24/CLK1;X2Y24/CLK1/GB00;5;X4Y23/CLK1;X4Y23/CLK1/GB00;5;X1Y23/GB00;X3Y23/GBO0/GT00;5;X2Y23/CLK1;X2Y23/CLK1/GB00;5;X2Y25/GB00;X3Y25/GBO0/GT00;5;X5Y25/CLK1;X5Y25/CLK1/GB00;5;X12Y25/GB00;X11Y25/GBO0/GT00;5;X11Y25/CLK0;X11Y25/CLK0/GB00;5;X11Y22/CLK2;X11Y22/CLK2/GB00;5;X12Y24/CLK1;X12Y24/CLK1/GB00;5;X11Y24/GB00;X11Y24/GBO0/GT00;5;X11Y24/CLK2;X11Y24/CLK2/GB00;5;X12Y22/CLK0;X12Y22/CLK0/GB00;5;X8Y24/CLK0;X8Y24/CLK0/GB00;5;X7Y24/CLK0;X7Y24/CLK0/GB00;5;X7Y23/CLK2;X7Y23/CLK2/GB00;5;X9Y22/CLK1;X9Y22/CLK1/GB00;5;X10Y21/CLK1;X10Y21/CLK1/GB00;5;X11Y21/CLK2;X11Y21/CLK2/GB00;5;X12Y21/GB00;X11Y21/GBO0/GT00;5;X11Y21/CLK1;X11Y21/CLK1/GB00;5;X10Y22/CLK1;X10Y22/CLK1/GB00;5;X13Y22/GB00;X11Y22/GBO0/GT00;5;X10Y22/CLK0;X10Y22/CLK0/GB00;5;X9Y19/CLK0;X9Y19/CLK0/GB00;5;X8Y16/CLK2;X8Y16/CLK2/GB00;5;X8Y16/CLK0;X8Y16/CLK0/GB00;5;X10Y17/CLK0;X10Y17/CLK0/GB00;5;X11Y16/CLK0;X11Y16/CLK0/GB00;5;X10Y16/CLK2;X10Y16/CLK2/GB00;5;X10Y16/CLK0;X10Y16/CLK0/GB00;5;X10Y19/CLK2;X10Y19/CLK2/GB00;5;X10Y19/CLK1;X10Y19/CLK1/GB00;5;X9Y20/CLK0;X9Y20/CLK0/GB00;5;X9Y19/CLK1;X9Y19/CLK1/GB00;5;X9Y17/CLK2;X9Y17/CLK2/GB00;5;X9Y17/CLK0;X9Y17/CLK0/GB00;5;X9Y20/CLK2;X9Y20/CLK2/GB00;5;X9Y20/CLK1;X9Y20/CLK1/GB00;5;X11Y16/CLK1;X11Y16/CLK1/GB00;5;X10Y16/CLK1;X10Y16/CLK1/GB00;5;X8Y14/CLK2;X8Y14/CLK2/GB00;5;X9Y15/CLK2;X9Y15/CLK2/GB00;5;X10Y17/CLK1;X10Y17/CLK1/GB00;5;X10Y17/CLK2;X10Y17/CLK2/GB00;5;X11Y17/CLK1;X11Y17/CLK1/GB00;5;X11Y17/CLK2;X11Y17/CLK2/GB00;5;X11Y16/CLK2;X11Y16/CLK2/GB00;5;X11Y17/CLK0;X11Y17/CLK0/GB00;5;X10Y15/CLK1;X10Y15/CLK1/GB00;5;X9Y16/CLK0;X9Y16/CLK0/GB00;5;X8Y15/CLK2;X8Y15/CLK2/GB00;5;X10Y14/CLK1;X10Y14/CLK1/GB00;5;X10Y14/CLK0;X10Y14/CLK0/GB00;5;X9Y14/CLK0;X9Y14/CLK0/GB00;5;X8Y14/CLK0;X8Y14/CLK0/GB00;5;X8Y14/CLK1;X8Y14/CLK1/GB00;5;X9Y14/CLK1;X9Y14/CLK1/GB00;5;X10Y15/CLK2;X10Y15/CLK2/GB00;5;X11Y15/CLK0;X11Y15/CLK0/GB00;5;X11Y15/CLK2;X11Y15/CLK2/GB00;5;X13Y15/GB00;X11Y15/GBO0/GT00;5;X10Y15/CLK0;X10Y15/CLK0/GB00;5;X8Y15/CLK0;X8Y15/CLK0/GB00;5;X12Y17/CLK2;X12Y17/CLK2/GB00;5;X12Y17/CLK1;X12Y17/CLK1/GB00;5;X12Y16/CLK2;X12Y16/CLK2/GB00;5;X12Y16/CLK0;X12Y16/CLK0/GB00;5;X13Y16/GB00;X11Y16/GBO0/GT00;5;X12Y16/CLK1;X12Y16/CLK1/GB00;5;X7Y16/CLK1;X7Y16/CLK1/GB00;5;X8Y17/CLK2;X8Y17/CLK2/GB00;5;X8Y19/CLK1;X8Y19/CLK1/GB00;5;X8Y20/CLK1;X8Y20/CLK1/GB00;5;X7Y21/CLK0;X7Y21/CLK0/GB00;5;X8Y21/CLK2;X8Y21/CLK2/GB00;5;X4Y15/CLK1;X4Y15/CLK1/GB00;5;X5Y20/CLK1;X5Y20/CLK1/GB00;5;X6Y21/CLK2;X6Y21/CLK2/GB00;5;X6Y21/CLK1;X6Y21/CLK1/GB00;5;X5Y12/CLK1;X5Y12/CLK1/GB00;5;X5Y11/CLK2;X5Y11/CLK2/GB00;5;X5Y12/CLK2;X5Y12/CLK2/GB00;5;X3Y11/CLK0;X3Y11/CLK0/GB00;5;X3Y13/CLK0;X3Y13/CLK0/GB00;5;X4Y16/CLK0;X4Y16/CLK0/GB00;5;X4Y17/CLK2;X4Y17/CLK2/GB00;5;X6Y11/CLK0;X6Y11/CLK0/GB00;5;X5Y11/CLK1;X5Y11/CLK1/GB00;5;X6Y12/CLK2;X6Y12/CLK2/GB00;5;X3Y12/CLK2;X3Y12/CLK2/GB00;5;X4Y13/CLK2;X4Y13/CLK2/GB00;5;X4Y19/CLK2;X4Y19/CLK2/GB00;5;X4Y16/CLK1;X4Y16/CLK1/GB00;5;X4Y11/CLK2;X4Y11/CLK2/GB00;5;X3Y11/CLK1;X3Y11/CLK1/GB00;5;X4Y11/CLK0;X4Y11/CLK0/GB00;5;X2Y11/CLK2;X2Y11/CLK2/GB00;5;X2Y12/CLK1;X2Y12/CLK1/GB00;5;X2Y17/CLK0;X2Y17/CLK0/GB00;5;X3Y16/CLK0;X3Y16/CLK0/GB00;5;X8Y11/CLK0;X8Y11/CLK0/GB00;5;X7Y11/CLK0;X7Y11/CLK0/GB00;5;X4Y12/CLK2;X4Y12/CLK2/GB00;5;X6Y12/CLK1;X6Y12/CLK1/GB00;5;X4Y17/CLK0;X4Y17/CLK0/GB00;5;X6Y17/CLK2;X6Y17/CLK2/GB00;5;X5Y17/CLK1;X5Y17/CLK1/GB00;5;X1Y12/CLK1;X1Y12/CLK1/GB00;5;X2Y11/CLK0;X2Y11/CLK0/GB00;5;X1Y15/CLK0;X1Y15/CLK0/GB00;5;X9Y11/GB00;X7Y11/GBO0/GT00;5;X8Y11/CLK1;X8Y11/CLK1/GB00;5;X2Y16/CLK0;X2Y16/CLK0/GB00;5;X4Y20/CLK0;X4Y20/CLK0/GB00;5;X4Y20/CLK1;X4Y20/CLK1/GB00;5;X1Y11/CLK1;X1Y11/CLK1/GB00;5;X1Y15/CLK1;X1Y15/CLK1/GB00;5;X4Y11/GB00;X3Y11/GBO0/GT00;5;X1Y11/CLK2;X1Y11/CLK2/GB00;5;X2Y16/CLK2;X2Y16/CLK2/GB00;5;X3Y21/CLK0;X3Y21/CLK0/GB00;5;X7Y13/CLK1;X7Y13/CLK1/GB00;5;X5Y21/CLK0;X5Y21/CLK0/GB00;5;X1Y13/CLK2;X1Y13/CLK2/GB00;5;X2Y13/CLK2;X2Y13/CLK2/GB00;5;X2Y12/GB00;X3Y12/GBO0/GT00;5;X2Y12/CLK2;X2Y12/CLK2/GB00;5;X1Y14/CLK1;X1Y14/CLK1/GB00;5;X4Y21/CLK2;X4Y21/CLK2/GB00;5;X2Y20/GB00;X3Y20/GBO0/GT00;5;X5Y20/CLK2;X5Y20/CLK2/GB00;5;X6Y13/CLK1;X6Y13/CLK1/GB00;5;X1Y16/CLK0;X1Y16/CLK0/GB00;5;X1Y13/CLK1;X1Y13/CLK1/GB00;5;X2Y13/CLK1;X2Y13/CLK1/GB00;5;X1Y15/CLK2;X1Y15/CLK2/GB00;5;X0Y21/GB00;X3Y21/GBO0/GT00;5;X5Y21/CLK2;X5Y21/CLK2/GB00;5;X5Y22/CLK1;X5Y22/CLK1/GB00;5;X2Y19/GB00;X3Y19/GBO0/GT00;5;X5Y19/CLK0;X5Y19/CLK0/GB00;5;X7Y12/CLK1;X7Y12/CLK1/GB00;5;X7Y14/CLK1;X7Y14/CLK1/GB00;5;X6Y14/CLK1;X6Y14/CLK1/GB00;5;X7Y14/CLK0;X7Y14/CLK0/GB00;5;X6Y13/CLK2;X6Y13/CLK2/GB00;5;X7Y20/CLK1;X7Y20/CLK1/GB00;5;X7Y17/CLK2;X7Y17/CLK2/GB00;5;X7Y17/CLK0;X7Y17/CLK0/GB00;5;X7Y12/CLK0;X7Y12/CLK0/GB00;5;X8Y12/CLK2;X8Y12/CLK2/GB00;5;X7Y12/GB00;X7Y12/GBO0/GT00;5;X8Y12/CLK0;X8Y12/CLK0/GB00;5;X8Y19/CLK0;X8Y19/CLK0/GB00;5;X5Y13/CLK2;X5Y13/CLK2/GB00;5;X5Y17/CLK2;X5Y17/CLK2/GB00;5;X6Y16/CLK0;X6Y16/CLK0/GB00;5;X6Y17/CLK1;X6Y17/CLK1/GB00;5;X7Y13/CLK2;X7Y13/CLK2/GB00;5;X7Y14/CLK2;X7Y14/CLK2/GB00;5;X6Y13/GB00;X7Y13/GBO0/GT00;5;X7Y13/CLK0;X7Y13/CLK0/GB00;5;X3Y14/CLK2;X3Y14/CLK2/GB00;5;X5Y15/CLK0;X5Y15/CLK0/GB00;5;X4Y14/CLK1;X4Y14/CLK1/GB00;5;X3Y13/CLK2;X3Y13/CLK2/GB00;5;X4Y14/CLK2;X4Y14/CLK2/GB00;5;X6Y20/CLK2;X6Y20/CLK2/GB00;5;X7Y20/GB00;X7Y20/GBO0/GT00;5;X6Y20/CLK0;X6Y20/CLK0/GB00;5;X6Y19/CLK2;X6Y19/CLK2/GB00;5;X7Y14/GB00;X7Y14/GBO0/GT00;5;X6Y14/CLK0;X6Y14/CLK0/GB00;5;X7Y15/CLK0;X7Y15/CLK0/GB00;5;X7Y16/CLK2;X7Y16/CLK2/GB00;5;X5Y16/CLK1;X5Y16/CLK1/GB00;5;X6Y22/CLK1;X6Y22/CLK1/GB00;5;X7Y22/CLK2;X7Y22/CLK2/GB00;5;X7Y19/CLK2;X7Y19/CLK2/GB00;5;X5Y15/CLK2;X5Y15/CLK2/GB00;5;X8Y16/GB00;X7Y16/GBO0/GT00;5;X7Y16/CLK0;X7Y16/CLK0/GB00;5;X7Y15/CLK2;X7Y15/CLK2/GB00;5;X7Y15/GB00;X7Y15/GBO0/GT00;5;X6Y15/CLK2;X6Y15/CLK2/GB00;5;X5Y15/CLK1;X5Y15/CLK1/GB00;5;X2Y16/GB00;X3Y16/GBO0/GT00;5;X5Y16/CLK0;X5Y16/CLK0/GB00;5;X4Y22/GB00;X3Y22/GBO0/GT00;5;X5Y22/CLK0;X5Y22/CLK0/GB00;5;X7Y22/CLK0;X7Y22/CLK0/GB00;5;X5Y14/CLK2;X5Y14/CLK2/GB00;5;X5Y14/CLK1;X5Y14/CLK1/GB00;5;X5Y13/CLK1;X5Y13/CLK1/GB00;5;X3Y13/GBO0;X3Y13/GBO0/GT00;5;X4Y13/CLK1;X4Y13/CLK1/GB00;5;X6Y19/CLK0;X6Y19/CLK0/GB00;5;X9Y17/GB00;X7Y17/GBO0/GT00;5;X7Y17/CLK1;X7Y17/CLK1/GB00;5;X6Y19/GB00;X7Y19/GBO0/GT00;5;X7Y19/CLK0;X7Y19/CLK0/GB00;5;X5Y17/GB00;X3Y17/GBO0/GT00;5;X3Y17/CLK0;X3Y17/CLK0/GB00;5;X2Y14/CLK0;X2Y14/CLK0/GB00;5;X2Y15/CLK1;X2Y15/CLK1/GB00;5;X5Y14/GB00;X3Y14/GBO0/GT00;5;X3Y14/CLK0;X3Y14/CLK0/GB00;5;X3Y23/GT00;X3Y19/GT00/SPINE16;5;X4Y15/GB00;X3Y15/GBO0/GT00;5;X3Y15/CLK2;X3Y15/CLK2/GB00;5;X7Y21/GB00;X7Y21/GBO0/GT00;5;X7Y21/CLK2;X7Y21/CLK2/GB00;5;X8Y22/CLK1;X8Y22/CLK1/GB00;5;X8Y23/CLK0;X8Y23/CLK0/GB00;5;X8Y23/CLK2;X8Y23/CLK2/GB00;5;X9Y23/GB00;X7Y23/GBO0/GT00;5;X7Y23/CLK1;X7Y23/CLK1/GB00;5;X8Y22/GB00;X7Y22/GBO0/GT00;5;X7Y22/CLK1;X7Y22/CLK1/GB00;5;X6Y24/CLK1;X6Y24/CLK1/GB00;5;X7Y21/GT00;X7Y19/GT00/SPINE16;5;X6Y24/GB00;X7Y24/GBO0/GT00;5;X6Y24/CLK2;X6Y24/CLK2/GB00;5;X10Y17/GB00;X11Y17/GBO0/GT00;5;X12Y17/CLK0;X12Y17/CLK0/GB00;5;X12Y20/CLK0;X12Y20/CLK0/GB00;5;X11Y20/CLK0;X11Y20/CLK0/GB00;5;X11Y19/CLK0;X11Y19/CLK0/GB00;5;X10Y20/GB00;X11Y20/GBO0/GT00;5;X12Y20/CLK2;X12Y20/CLK2/GB00;5;X12Y19/CLK1;X12Y19/CLK1/GB00;5;X12Y19/CLK0;X12Y19/CLK0/GB00;5;X11Y19/GB00;X11Y19/GBO0/GT00;5;X12Y19/CLK2;X12Y19/CLK2/GB00;5;X11Y12/CLK0;X11Y12/CLK0/GB00;5;X11Y12/CLK1;X11Y12/CLK1/GB00;5;X12Y12/CLK2;X12Y12/CLK2/GB00;5;X12Y12/CLK1;X12Y12/CLK1/GB00;5;X12Y13/CLK1;X12Y13/CLK1/GB00;5;X11Y14/CLK1;X11Y14/CLK1/GB00;5;X11Y13/CLK1;X11Y13/CLK1/GB00;5;X11Y13/CLK2;X11Y13/CLK2/GB00;5;X12Y13/CLK0;X12Y13/CLK0/GB00;5;X11Y14/CLK0;X11Y14/CLK0/GB00;5;X11Y13/GB00;X11Y13/GBO0/GT00;5;X10Y13/CLK1;X10Y13/CLK1/GB00;5;X10Y12/CLK2;X10Y12/CLK2/GB00;5;X10Y12/CLK1;X10Y12/CLK1/GB00;5;X10Y10/CLK2;X10Y10/CLK2/GB00;5;X10Y11/CLK2;X10Y11/CLK2/GB00;5;X12Y14/CLK2;X12Y14/CLK2/GB00;5;X10Y11/CLK0;X10Y11/CLK0/GB00;5;X11Y12/GB00;X11Y12/GBO0/GT00;5;X10Y12/CLK0;X10Y12/CLK0/GB00;5;X11Y11/CLK2;X11Y11/CLK2/GB00;5;X11Y11/CLK1;X11Y11/CLK1/GB00;5;X12Y11/CLK0;X12Y11/CLK0/GB00;5;X12Y11/CLK2;X12Y11/CLK2/GB00;5;X10Y11/GB00;X11Y11/GBO0/GT00;5;X12Y11/CLK1;X12Y11/CLK1/GB00;5;X13Y10/GB00;X11Y10/GBO0/GT00;5;X11Y10/CLK0;X11Y10/CLK0/GB00;5;X12Y14/CLK1;X12Y14/CLK1/GB00;5;X27Y9/SPINE16;X27Y9/SPINE16/PCLKR1;5;X11Y24/GT00;X11Y19/GT00/SPINE16;5;X10Y14/GB00;X11Y14/GBO0/GT00;5;X12Y14/CLK0;X12Y14/CLK0/GB00;5;X27Y9/PCLKR1;;5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/uart.v:8.11-8.14",
            "hdlname": "u clk"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 7313 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/screen_data/top.v:26.11-26.14"
          }
        }
      }
    }
  }
}
