// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan64(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=2

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception2044[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 512, 1, 1
.minnctapersm 2
{
	.reg .pred 	%p<184>;
	.reg .b16 	%rs<265>;
	.reg .b32 	%r<2550>;
	.reg .f32 	%f<721>;
	.reg .b64 	%rd<158>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r105, [_Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd43, [_Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r112, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r112, 33407;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L10
	// begin inline asm
	mov.u32 %r113, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r113, 33407;
	@%p2 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_3;
$L__BB0_4:                              // %L26
	ld.param.u32 	%r106, [_Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	ld.param.u64 	%rd4, [_Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %ctaid.x;
	shl.b32 	%r114, %r3, 9;
	mov.u32 	%r4, %tid.x;
	or.b32  	%r115, %r114, %r4;
	or.b32  	%r116, %r115, %r2;
	mul.wide.u32 	%rd48, %r116, 4;
	add.s64 	%rd5, %rd4, %rd48;
	mov.u32 	%r117, 1;
	st.global.u32 	[%rd5], %r117;
	setp.gt.u32 	%p3, %r106, 32767;
	@%p3 bra 	$L__BB0_9;
// %bb.5:                               // %L131
	ld.param.u32 	%r107, [_Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r107, %r106;
	setp.gt.s32 	%p5, %r107, 65535;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_9;
// %bb.6:                               // %L138
	ld.param.u32 	%r108, [_Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r118, %r107, %r106;
	and.b32  	%r119, %r118, 255;
	setp.ne.s32 	%p7, %r119, 0;
	setp.gt.u32 	%p8, %r108, 511;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_9;
// %bb.7:                               // %L149
	ld.param.u32 	%r109, [_Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p10, %r109, %r108;
	setp.gt.s32 	%p11, %r109, 1023;
	or.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_9;
// %bb.8:                               // %L156
	not.b32 	%r120, %r108;
	add.s32 	%r121, %r120, %r109;
	and.b32  	%r122, %r121, 3;
	setp.eq.s32 	%p13, %r122, 0;
	@%p13 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;
$L__BB0_10:                             // %L269
	ld.param.u32 	%r110, [_Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p14, %r110, 0;
	@%p14 bra 	$L__BB0_12;
// %bb.11:                              // %L271
	ld.param.u32 	%r111, [_Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p15, %r110, %r111;
	setp.lt.s32 	%p16, %r111, 385;
	and.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_13;
	bra.uni 	$L__BB0_12;
$L__BB0_13:                             // %pass141
	bfe.u32 	%r78, %r4, 2, 1;
	shr.u32 	%r79, %r4, 4;
	shl.b32 	%r129, %r79, 1;
	shl.b32 	%r130, %r78, 2;
	shl.b32 	%r80, %r4, 3;
	and.b32  	%r131, %r80, 24;
	or.b32  	%r132, %r130, %r131;
	or.b32  	%r133, %r129, %r132;
	bfe.u32 	%r134, %r4, 3, 1;
	or.b32  	%r82, %r134, %r133;
	shl.b32 	%r83, %r82, 1;
	or.b32  	%r135, %r83, -255;
	cvt.rn.f32.s32 	%f46, %r135;
	mov.f32 	%f47, 0f44008000;
	div.approx.f32 	%f42, %f46, %f47;
	mov.f32 	%f71, 0f00000000;
	mul.f32 	%f44, %f42, 0f40800000;
	setp.neu.f32 	%p23, %f44, 0f00000000;
	mov.f32 	%f720, 0f3F800000;
	mov.f32 	%f713, %f720;
	@%p23 bra 	$L__BB0_14;
	bra.uni 	$L__BB0_15;
$L__BB0_14:                             // %L605
	add.f32 	%f74, %f44, %f44;
	mov.b32 	%r143, %f74;
	and.b32  	%r144, %r143, -2147483648;
	or.b32  	%r145, %r144, 1056964608;
	mov.b32 	%f75, %r145;
	add.f32 	%f76, %f74, %f75;
	cvt.rzi.f32.f32 	%f77, %f76;
	abs.f32 	%f78, %f74;
	setp.gt.f32 	%p24, %f78, 0f4B000000;
	selp.f32 	%f79, %f74, %f77, %p24;
	cvt.rzi.f32.f32 	%f80, %f74;
	setp.lt.f32 	%p25, %f78, 0f3F000000;
	selp.f32 	%f81, %f80, %f79, %p25;
	cvt.rzi.s32.f32 	%r146, %f81;
	fma.rn.f32 	%f82, %f81, 0fBF000000, %f44;
	mul.f32 	%f83, %f82, %f82;
	fma.rn.f32 	%f84, %f83, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f85, %f83, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f86, %f84, %f83, 0fC0A55DF6;
	fma.rn.f32 	%f87, %f85, %f83, 0f4081E0CF;
	fma.rn.f32 	%f88, %f83, %f82, 0f00000000;
	fma.rn.f32 	%f89, %f87, %f83, 0fC09DE9E6;
	fma.rn.f32 	%f90, %f86, %f88, 0f00000000;
	fma.rn.f32 	%f91, %f89, %f83, 0f3F800000;
	fma.rn.f32 	%f92, %f82, 0f40490FDB, %f90;
	and.b32  	%r147, %r146, 1;
	setp.eq.b32 	%p26, %r147, 1;
	selp.f32 	%f93, %f91, %f92, %p26;
	and.b32  	%r148, %r146, 2;
	setp.eq.s32 	%p27, %r148, 0;
	sub.f32 	%f95, %f71, %f93;
	selp.f32 	%f96, %f93, %f95, %p27;
	cvt.rzi.f32.f32 	%f97, %f44;
	setp.eq.f32 	%p28, %f44, %f97;
	mul.f32 	%f98, %f44, 0f00000000;
	selp.f32 	%f99, %f98, %f96, %p28;
	mul.f32 	%f100, %f42, 0f41490FDB;
	div.approx.f32 	%f713, %f99, %f100;
$L__BB0_15:                             // %L609
	or.b32  	%r149, %r83, -191;
	cvt.rn.f32.s32 	%f104, %r149;
	div.approx.f32 	%f4, %f104, %f47;
	mul.f32 	%f6, %f4, 0f40800000;
	setp.eq.f32 	%p34, %f6, 0f00000000;
	mov.f32 	%f714, %f720;
	@%p34 bra 	$L__BB0_17;
// %bb.16:                              // %L623
	add.f32 	%f132, %f6, %f6;
	mov.b32 	%r157, %f132;
	and.b32  	%r158, %r157, -2147483648;
	or.b32  	%r159, %r158, 1056964608;
	mov.b32 	%f133, %r159;
	add.f32 	%f134, %f132, %f133;
	cvt.rzi.f32.f32 	%f135, %f134;
	abs.f32 	%f136, %f132;
	setp.gt.f32 	%p35, %f136, 0f4B000000;
	selp.f32 	%f137, %f132, %f135, %p35;
	cvt.rzi.f32.f32 	%f138, %f132;
	setp.lt.f32 	%p36, %f136, 0f3F000000;
	selp.f32 	%f139, %f138, %f137, %p36;
	cvt.rzi.s32.f32 	%r160, %f139;
	fma.rn.f32 	%f140, %f139, 0fBF000000, %f6;
	mul.f32 	%f141, %f140, %f140;
	fma.rn.f32 	%f142, %f141, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f143, %f141, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f144, %f142, %f141, 0fC0A55DF6;
	fma.rn.f32 	%f145, %f143, %f141, 0f4081E0CF;
	fma.rn.f32 	%f146, %f141, %f140, 0f00000000;
	fma.rn.f32 	%f147, %f145, %f141, 0fC09DE9E6;
	fma.rn.f32 	%f148, %f144, %f146, 0f00000000;
	fma.rn.f32 	%f149, %f147, %f141, 0f3F800000;
	fma.rn.f32 	%f150, %f140, 0f40490FDB, %f148;
	and.b32  	%r161, %r160, 1;
	setp.eq.b32 	%p37, %r161, 1;
	selp.f32 	%f151, %f149, %f150, %p37;
	and.b32  	%r162, %r160, 2;
	setp.eq.s32 	%p38, %r162, 0;
	sub.f32 	%f153, %f71, %f151;
	selp.f32 	%f154, %f151, %f153, %p38;
	cvt.rzi.f32.f32 	%f155, %f6;
	setp.eq.f32 	%p39, %f6, %f155;
	mul.f32 	%f156, %f6, 0f00000000;
	selp.f32 	%f157, %f156, %f154, %p39;
	mul.f32 	%f158, %f4, 0f41490FDB;
	div.approx.f32 	%f714, %f157, %f158;
$L__BB0_17:                             // %L627
	or.b32  	%r166, %r83, -127;
	cvt.rn.f32.s32 	%f163, %r166;
	div.approx.f32 	%f9, %f163, %f47;
	mul.f32 	%f11, %f9, 0f40800000;
	setp.eq.f32 	%p45, %f11, 0f00000000;
	mov.f32 	%f715, %f720;
	@%p45 bra 	$L__BB0_19;
// %bb.18:                              // %L703
	add.f32 	%f191, %f11, %f11;
	mov.b32 	%r174, %f191;
	and.b32  	%r175, %r174, -2147483648;
	or.b32  	%r176, %r175, 1056964608;
	mov.b32 	%f192, %r176;
	add.f32 	%f193, %f191, %f192;
	cvt.rzi.f32.f32 	%f194, %f193;
	abs.f32 	%f195, %f191;
	setp.gt.f32 	%p46, %f195, 0f4B000000;
	selp.f32 	%f196, %f191, %f194, %p46;
	cvt.rzi.f32.f32 	%f197, %f191;
	setp.lt.f32 	%p47, %f195, 0f3F000000;
	selp.f32 	%f198, %f197, %f196, %p47;
	cvt.rzi.s32.f32 	%r177, %f198;
	fma.rn.f32 	%f199, %f198, 0fBF000000, %f11;
	mul.f32 	%f200, %f199, %f199;
	fma.rn.f32 	%f201, %f200, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f202, %f200, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f203, %f201, %f200, 0fC0A55DF6;
	fma.rn.f32 	%f204, %f202, %f200, 0f4081E0CF;
	fma.rn.f32 	%f205, %f200, %f199, 0f00000000;
	fma.rn.f32 	%f206, %f204, %f200, 0fC09DE9E6;
	fma.rn.f32 	%f207, %f203, %f205, 0f00000000;
	fma.rn.f32 	%f208, %f206, %f200, 0f3F800000;
	fma.rn.f32 	%f209, %f199, 0f40490FDB, %f207;
	and.b32  	%r178, %r177, 1;
	setp.eq.b32 	%p48, %r178, 1;
	selp.f32 	%f210, %f208, %f209, %p48;
	and.b32  	%r179, %r177, 2;
	setp.eq.s32 	%p49, %r179, 0;
	sub.f32 	%f212, %f71, %f210;
	selp.f32 	%f213, %f210, %f212, %p49;
	cvt.rzi.f32.f32 	%f214, %f11;
	setp.eq.f32 	%p50, %f11, %f214;
	mul.f32 	%f215, %f11, 0f00000000;
	selp.f32 	%f216, %f215, %f213, %p50;
	mul.f32 	%f217, %f9, 0f41490FDB;
	div.approx.f32 	%f715, %f216, %f217;
$L__BB0_19:                             // %L707
	or.b32  	%r180, %r83, -63;
	cvt.rn.f32.s32 	%f221, %r180;
	div.approx.f32 	%f15, %f221, %f47;
	mul.f32 	%f17, %f15, 0f40800000;
	setp.eq.f32 	%p56, %f17, 0f00000000;
	mov.f32 	%f716, %f720;
	@%p56 bra 	$L__BB0_21;
// %bb.20:                              // %L721
	add.f32 	%f249, %f17, %f17;
	mov.b32 	%r188, %f249;
	and.b32  	%r189, %r188, -2147483648;
	or.b32  	%r190, %r189, 1056964608;
	mov.b32 	%f250, %r190;
	add.f32 	%f251, %f249, %f250;
	cvt.rzi.f32.f32 	%f252, %f251;
	abs.f32 	%f253, %f249;
	setp.gt.f32 	%p57, %f253, 0f4B000000;
	selp.f32 	%f254, %f249, %f252, %p57;
	cvt.rzi.f32.f32 	%f255, %f249;
	setp.lt.f32 	%p58, %f253, 0f3F000000;
	selp.f32 	%f256, %f255, %f254, %p58;
	cvt.rzi.s32.f32 	%r191, %f256;
	fma.rn.f32 	%f257, %f256, 0fBF000000, %f17;
	mul.f32 	%f258, %f257, %f257;
	fma.rn.f32 	%f259, %f258, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f260, %f258, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f261, %f259, %f258, 0fC0A55DF6;
	fma.rn.f32 	%f262, %f260, %f258, 0f4081E0CF;
	fma.rn.f32 	%f263, %f258, %f257, 0f00000000;
	fma.rn.f32 	%f264, %f262, %f258, 0fC09DE9E6;
	fma.rn.f32 	%f265, %f261, %f263, 0f00000000;
	fma.rn.f32 	%f266, %f264, %f258, 0f3F800000;
	fma.rn.f32 	%f267, %f257, 0f40490FDB, %f265;
	and.b32  	%r192, %r191, 1;
	setp.eq.b32 	%p59, %r192, 1;
	selp.f32 	%f268, %f266, %f267, %p59;
	and.b32  	%r193, %r191, 2;
	setp.eq.s32 	%p60, %r193, 0;
	sub.f32 	%f270, %f71, %f268;
	selp.f32 	%f271, %f268, %f270, %p60;
	cvt.rzi.f32.f32 	%f272, %f17;
	setp.eq.f32 	%p61, %f17, %f272;
	mul.f32 	%f273, %f17, 0f00000000;
	selp.f32 	%f274, %f273, %f271, %p61;
	mul.f32 	%f275, %f15, 0f41490FDB;
	div.approx.f32 	%f716, %f274, %f275;
$L__BB0_21:                             // %L725
	or.b32  	%r197, %r83, 1;
	cvt.rn.f32.s32 	%f280, %r197;
	div.approx.f32 	%f20, %f280, %f47;
	mul.f32 	%f22, %f20, 0f40800000;
	setp.eq.f32 	%p67, %f22, 0f00000000;
	mov.f32 	%f717, %f720;
	@%p67 bra 	$L__BB0_23;
// %bb.22:                              // %L801
	add.f32 	%f308, %f22, %f22;
	mov.b32 	%r205, %f308;
	and.b32  	%r206, %r205, -2147483648;
	or.b32  	%r207, %r206, 1056964608;
	mov.b32 	%f309, %r207;
	add.f32 	%f310, %f308, %f309;
	cvt.rzi.f32.f32 	%f311, %f310;
	abs.f32 	%f312, %f308;
	setp.gt.f32 	%p68, %f312, 0f4B000000;
	selp.f32 	%f313, %f308, %f311, %p68;
	cvt.rzi.f32.f32 	%f314, %f308;
	setp.lt.f32 	%p69, %f312, 0f3F000000;
	selp.f32 	%f315, %f314, %f313, %p69;
	cvt.rzi.s32.f32 	%r208, %f315;
	fma.rn.f32 	%f316, %f315, 0fBF000000, %f22;
	mul.f32 	%f317, %f316, %f316;
	fma.rn.f32 	%f318, %f317, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f319, %f317, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f320, %f318, %f317, 0fC0A55DF6;
	fma.rn.f32 	%f321, %f319, %f317, 0f4081E0CF;
	fma.rn.f32 	%f322, %f317, %f316, 0f00000000;
	fma.rn.f32 	%f323, %f321, %f317, 0fC09DE9E6;
	fma.rn.f32 	%f324, %f320, %f322, 0f00000000;
	fma.rn.f32 	%f325, %f323, %f317, 0f3F800000;
	fma.rn.f32 	%f326, %f316, 0f40490FDB, %f324;
	and.b32  	%r209, %r208, 1;
	setp.eq.b32 	%p70, %r209, 1;
	selp.f32 	%f327, %f325, %f326, %p70;
	and.b32  	%r210, %r208, 2;
	setp.eq.s32 	%p71, %r210, 0;
	sub.f32 	%f329, %f71, %f327;
	selp.f32 	%f330, %f327, %f329, %p71;
	cvt.rzi.f32.f32 	%f331, %f22;
	setp.eq.f32 	%p72, %f22, %f331;
	mul.f32 	%f332, %f22, 0f00000000;
	selp.f32 	%f333, %f332, %f330, %p72;
	mul.f32 	%f334, %f20, 0f41490FDB;
	div.approx.f32 	%f717, %f333, %f334;
$L__BB0_23:                             // %L805
	or.b32  	%r211, %r83, 65;
	cvt.rn.f32.s32 	%f338, %r211;
	div.approx.f32 	%f26, %f338, %f47;
	mul.f32 	%f28, %f26, 0f40800000;
	setp.eq.f32 	%p78, %f28, 0f00000000;
	mov.f32 	%f718, %f720;
	@%p78 bra 	$L__BB0_25;
// %bb.24:                              // %L819
	add.f32 	%f366, %f28, %f28;
	mov.b32 	%r219, %f366;
	and.b32  	%r220, %r219, -2147483648;
	or.b32  	%r221, %r220, 1056964608;
	mov.b32 	%f367, %r221;
	add.f32 	%f368, %f366, %f367;
	cvt.rzi.f32.f32 	%f369, %f368;
	abs.f32 	%f370, %f366;
	setp.gt.f32 	%p79, %f370, 0f4B000000;
	selp.f32 	%f371, %f366, %f369, %p79;
	cvt.rzi.f32.f32 	%f372, %f366;
	setp.lt.f32 	%p80, %f370, 0f3F000000;
	selp.f32 	%f373, %f372, %f371, %p80;
	cvt.rzi.s32.f32 	%r222, %f373;
	fma.rn.f32 	%f374, %f373, 0fBF000000, %f28;
	mul.f32 	%f375, %f374, %f374;
	fma.rn.f32 	%f376, %f375, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f377, %f375, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f378, %f376, %f375, 0fC0A55DF6;
	fma.rn.f32 	%f379, %f377, %f375, 0f4081E0CF;
	fma.rn.f32 	%f380, %f375, %f374, 0f00000000;
	fma.rn.f32 	%f381, %f379, %f375, 0fC09DE9E6;
	fma.rn.f32 	%f382, %f378, %f380, 0f00000000;
	fma.rn.f32 	%f383, %f381, %f375, 0f3F800000;
	fma.rn.f32 	%f384, %f374, 0f40490FDB, %f382;
	and.b32  	%r223, %r222, 1;
	setp.eq.b32 	%p81, %r223, 1;
	selp.f32 	%f385, %f383, %f384, %p81;
	and.b32  	%r224, %r222, 2;
	setp.eq.s32 	%p82, %r224, 0;
	sub.f32 	%f387, %f71, %f385;
	selp.f32 	%f388, %f385, %f387, %p82;
	cvt.rzi.f32.f32 	%f389, %f28;
	setp.eq.f32 	%p83, %f28, %f389;
	mul.f32 	%f390, %f28, 0f00000000;
	selp.f32 	%f391, %f390, %f388, %p83;
	mul.f32 	%f392, %f26, 0f41490FDB;
	div.approx.f32 	%f718, %f391, %f392;
$L__BB0_25:                             // %L823
	or.b32  	%r228, %r83, 129;
	cvt.rn.f32.s32 	%f397, %r228;
	div.approx.f32 	%f31, %f397, %f47;
	mul.f32 	%f33, %f31, 0f40800000;
	setp.eq.f32 	%p89, %f33, 0f00000000;
	mov.f32 	%f719, %f720;
	@%p89 bra 	$L__BB0_27;
// %bb.26:                              // %L899
	add.f32 	%f425, %f33, %f33;
	mov.b32 	%r236, %f425;
	and.b32  	%r237, %r236, -2147483648;
	or.b32  	%r238, %r237, 1056964608;
	mov.b32 	%f426, %r238;
	add.f32 	%f427, %f425, %f426;
	cvt.rzi.f32.f32 	%f428, %f427;
	abs.f32 	%f429, %f425;
	setp.gt.f32 	%p90, %f429, 0f4B000000;
	selp.f32 	%f430, %f425, %f428, %p90;
	cvt.rzi.f32.f32 	%f431, %f425;
	setp.lt.f32 	%p91, %f429, 0f3F000000;
	selp.f32 	%f432, %f431, %f430, %p91;
	cvt.rzi.s32.f32 	%r239, %f432;
	fma.rn.f32 	%f433, %f432, 0fBF000000, %f33;
	mul.f32 	%f434, %f433, %f433;
	fma.rn.f32 	%f435, %f434, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f436, %f434, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f437, %f435, %f434, 0fC0A55DF6;
	fma.rn.f32 	%f438, %f436, %f434, 0f4081E0CF;
	fma.rn.f32 	%f439, %f434, %f433, 0f00000000;
	fma.rn.f32 	%f440, %f438, %f434, 0fC09DE9E6;
	fma.rn.f32 	%f441, %f437, %f439, 0f00000000;
	fma.rn.f32 	%f442, %f440, %f434, 0f3F800000;
	fma.rn.f32 	%f443, %f433, 0f40490FDB, %f441;
	and.b32  	%r240, %r239, 1;
	setp.eq.b32 	%p92, %r240, 1;
	selp.f32 	%f444, %f442, %f443, %p92;
	and.b32  	%r241, %r239, 2;
	setp.eq.s32 	%p93, %r241, 0;
	sub.f32 	%f446, %f71, %f444;
	selp.f32 	%f447, %f444, %f446, %p93;
	cvt.rzi.f32.f32 	%f448, %f33;
	setp.eq.f32 	%p94, %f33, %f448;
	mul.f32 	%f449, %f33, 0f00000000;
	selp.f32 	%f450, %f449, %f447, %p94;
	mul.f32 	%f451, %f31, 0f41490FDB;
	div.approx.f32 	%f719, %f450, %f451;
$L__BB0_27:                             // %L903
	or.b32  	%r242, %r83, 193;
	cvt.rn.f32.s32 	%f455, %r242;
	div.approx.f32 	%f37, %f455, %f47;
	mul.f32 	%f39, %f37, 0f40800000;
	setp.eq.f32 	%p100, %f39, 0f00000000;
	@%p100 bra 	$L__BB0_29;
// %bb.28:                              // %L917
	add.f32 	%f483, %f39, %f39;
	mov.b32 	%r250, %f483;
	and.b32  	%r251, %r250, -2147483648;
	or.b32  	%r252, %r251, 1056964608;
	mov.b32 	%f484, %r252;
	add.f32 	%f485, %f483, %f484;
	cvt.rzi.f32.f32 	%f486, %f485;
	abs.f32 	%f487, %f483;
	setp.gt.f32 	%p101, %f487, 0f4B000000;
	selp.f32 	%f488, %f483, %f486, %p101;
	cvt.rzi.f32.f32 	%f489, %f483;
	setp.lt.f32 	%p102, %f487, 0f3F000000;
	selp.f32 	%f490, %f489, %f488, %p102;
	cvt.rzi.s32.f32 	%r253, %f490;
	fma.rn.f32 	%f491, %f490, 0fBF000000, %f39;
	mul.f32 	%f492, %f491, %f491;
	fma.rn.f32 	%f493, %f492, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f494, %f492, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f495, %f493, %f492, 0fC0A55DF6;
	fma.rn.f32 	%f496, %f494, %f492, 0f4081E0CF;
	fma.rn.f32 	%f497, %f492, %f491, 0f00000000;
	fma.rn.f32 	%f498, %f496, %f492, 0fC09DE9E6;
	fma.rn.f32 	%f499, %f495, %f497, 0f00000000;
	fma.rn.f32 	%f500, %f498, %f492, 0f3F800000;
	fma.rn.f32 	%f501, %f491, 0f40490FDB, %f499;
	and.b32  	%r254, %r253, 1;
	setp.eq.b32 	%p103, %r254, 1;
	selp.f32 	%f502, %f500, %f501, %p103;
	and.b32  	%r255, %r253, 2;
	setp.eq.s32 	%p104, %r255, 0;
	sub.f32 	%f504, %f71, %f502;
	selp.f32 	%f505, %f502, %f504, %p104;
	cvt.rzi.f32.f32 	%f506, %f39;
	setp.eq.f32 	%p105, %f39, %f506;
	mul.f32 	%f507, %f39, 0f00000000;
	selp.f32 	%f508, %f507, %f505, %p105;
	mul.f32 	%f509, %f37, 0f41490FDB;
	div.approx.f32 	%f720, %f508, %f509;
$L__BB0_29:                             // %L921
	setp.le.s32 	%p148, %r107, %r106;
	mov.u32 	%r2521, 0;
	@%p148 bra 	$L__BB0_40;
// %bb.30:                              // %L1516.lr.ph
	abs.f32 	%f48, %f42;
	abs.f32 	%f106, %f4;
	abs.f32 	%f165, %f9;
	abs.f32 	%f223, %f15;
	abs.f32 	%f282, %f20;
	abs.f32 	%f340, %f26;
	setp.gt.f32 	%p18, %f48, 0f4B800000;
	mul.f32 	%f49, %f42, 0f00000000;
	setp.gt.f32 	%p29, %f106, 0f4B800000;
	mul.f32 	%f107, %f4, 0f00000000;
	setp.gt.f32 	%p40, %f165, 0f4B800000;
	mul.f32 	%f166, %f9, 0f00000000;
	setp.gt.f32 	%p51, %f223, 0f4B800000;
	mul.f32 	%f224, %f15, 0f00000000;
	setp.gt.f32 	%p62, %f282, 0f4B800000;
	mul.f32 	%f283, %f20, 0f00000000;
	setp.gt.f32 	%p73, %f340, 0f4B800000;
	mul.f32 	%f341, %f26, 0f00000000;
	abs.f32 	%f399, %f31;
	selp.f32 	%f50, %f49, %f42, %p18;
	selp.f32 	%f108, %f107, %f4, %p29;
	selp.f32 	%f167, %f166, %f9, %p40;
	selp.f32 	%f225, %f224, %f15, %p51;
	selp.f32 	%f284, %f283, %f20, %p62;
	selp.f32 	%f342, %f341, %f26, %p73;
	setp.gt.f32 	%p84, %f399, 0f4B800000;
	mul.f32 	%f400, %f31, 0f00000000;
	add.f32 	%f51, %f50, %f50;
	add.f32 	%f109, %f108, %f108;
	add.f32 	%f168, %f167, %f167;
	add.f32 	%f226, %f225, %f225;
	add.f32 	%f285, %f284, %f284;
	add.f32 	%f343, %f342, %f342;
	selp.f32 	%f401, %f400, %f31, %p84;
	abs.f32 	%f457, %f37;
	mov.b32 	%r136, %f51;
	mov.b32 	%r150, %f109;
	mov.b32 	%r167, %f168;
	mov.b32 	%r181, %f226;
	mov.b32 	%r198, %f285;
	mov.b32 	%r212, %f343;
	add.f32 	%f402, %f401, %f401;
	setp.gt.f32 	%p95, %f457, 0f4B800000;
	mul.f32 	%f458, %f37, 0f00000000;
	and.b32  	%r137, %r136, -2147483648;
	and.b32  	%r151, %r150, -2147483648;
	and.b32  	%r168, %r167, -2147483648;
	and.b32  	%r182, %r181, -2147483648;
	and.b32  	%r199, %r198, -2147483648;
	and.b32  	%r213, %r212, -2147483648;
	mov.b32 	%r229, %f402;
	selp.f32 	%f459, %f458, %f37, %p95;
	or.b32  	%r138, %r137, 1056964608;
	or.b32  	%r152, %r151, 1056964608;
	or.b32  	%r169, %r168, 1056964608;
	or.b32  	%r183, %r182, 1056964608;
	or.b32  	%r200, %r199, 1056964608;
	or.b32  	%r214, %r213, 1056964608;
	and.b32  	%r230, %r229, -2147483648;
	add.f32 	%f460, %f459, %f459;
	mov.b32 	%f52, %r138;
	mov.b32 	%f110, %r152;
	mov.b32 	%f169, %r169;
	mov.b32 	%f227, %r183;
	mov.b32 	%f286, %r200;
	mov.b32 	%f344, %r214;
	or.b32  	%r231, %r230, 1056964608;
	mov.b32 	%r243, %f460;
	add.f32 	%f53, %f51, %f52;
	abs.f32 	%f55, %f51;
	add.f32 	%f111, %f109, %f110;
	abs.f32 	%f113, %f109;
	add.f32 	%f170, %f168, %f169;
	abs.f32 	%f172, %f168;
	add.f32 	%f228, %f226, %f227;
	abs.f32 	%f230, %f226;
	add.f32 	%f287, %f285, %f286;
	abs.f32 	%f289, %f285;
	add.f32 	%f345, %f343, %f344;
	abs.f32 	%f347, %f343;
	mov.b32 	%f403, %r231;
	and.b32  	%r244, %r243, -2147483648;
	cvt.rzi.f32.f32 	%f54, %f53;
	setp.gt.f32 	%p19, %f55, 0f4B000000;
	cvt.rzi.f32.f32 	%f112, %f111;
	setp.gt.f32 	%p30, %f113, 0f4B000000;
	cvt.rzi.f32.f32 	%f171, %f170;
	setp.gt.f32 	%p41, %f172, 0f4B000000;
	cvt.rzi.f32.f32 	%f229, %f228;
	setp.gt.f32 	%p52, %f230, 0f4B000000;
	cvt.rzi.f32.f32 	%f288, %f287;
	setp.gt.f32 	%p63, %f289, 0f4B000000;
	cvt.rzi.f32.f32 	%f346, %f345;
	setp.gt.f32 	%p74, %f347, 0f4B000000;
	add.f32 	%f404, %f402, %f403;
	abs.f32 	%f406, %f402;
	or.b32  	%r245, %r244, 1056964608;
	selp.f32 	%f56, %f51, %f54, %p19;
	cvt.rzi.f32.f32 	%f57, %f51;
	setp.lt.f32 	%p20, %f55, 0f3F000000;
	selp.f32 	%f114, %f109, %f112, %p30;
	cvt.rzi.f32.f32 	%f115, %f109;
	setp.lt.f32 	%p31, %f113, 0f3F000000;
	selp.f32 	%f173, %f168, %f171, %p41;
	cvt.rzi.f32.f32 	%f174, %f168;
	setp.lt.f32 	%p42, %f172, 0f3F000000;
	selp.f32 	%f231, %f226, %f229, %p52;
	cvt.rzi.f32.f32 	%f232, %f226;
	setp.lt.f32 	%p53, %f230, 0f3F000000;
	selp.f32 	%f290, %f285, %f288, %p63;
	cvt.rzi.f32.f32 	%f291, %f285;
	setp.lt.f32 	%p64, %f289, 0f3F000000;
	selp.f32 	%f348, %f343, %f346, %p74;
	cvt.rzi.f32.f32 	%f349, %f343;
	setp.lt.f32 	%p75, %f347, 0f3F000000;
	cvt.rzi.f32.f32 	%f405, %f404;
	setp.gt.f32 	%p85, %f406, 0f4B000000;
	mov.b32 	%f461, %r245;
	selp.f32 	%f58, %f57, %f56, %p20;
	selp.f32 	%f116, %f115, %f114, %p31;
	selp.f32 	%f175, %f174, %f173, %p42;
	selp.f32 	%f233, %f232, %f231, %p53;
	selp.f32 	%f292, %f291, %f290, %p64;
	selp.f32 	%f350, %f349, %f348, %p75;
	selp.f32 	%f407, %f402, %f405, %p85;
	cvt.rzi.f32.f32 	%f408, %f402;
	setp.lt.f32 	%p86, %f406, 0f3F000000;
	add.f32 	%f462, %f460, %f461;
	abs.f32 	%f464, %f460;
	fma.rn.f32 	%f59, %f58, 0fBF000000, %f50;
	fma.rn.f32 	%f117, %f116, 0fBF000000, %f108;
	fma.rn.f32 	%f176, %f175, 0fBF000000, %f167;
	fma.rn.f32 	%f234, %f233, 0fBF000000, %f225;
	fma.rn.f32 	%f293, %f292, 0fBF000000, %f284;
	fma.rn.f32 	%f351, %f350, 0fBF000000, %f342;
	selp.f32 	%f409, %f408, %f407, %p86;
	cvt.rzi.f32.f32 	%f463, %f462;
	setp.gt.f32 	%p96, %f464, 0f4B000000;
	mul.f32 	%f60, %f59, %f59;
	mul.f32 	%f118, %f117, %f117;
	mul.f32 	%f177, %f176, %f176;
	mul.f32 	%f235, %f234, %f234;
	mul.f32 	%f294, %f293, %f293;
	mul.f32 	%f352, %f351, %f351;
	fma.rn.f32 	%f410, %f409, 0fBF000000, %f401;
	selp.f32 	%f465, %f460, %f463, %p96;
	cvt.rzi.f32.f32 	%f466, %f460;
	setp.lt.f32 	%p97, %f464, 0f3F000000;
	shl.b32 	%r68, %r4, 1;
	cvt.rzi.s32.f32 	%r139, %f58;
	fma.rn.f32 	%f61, %f60, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f62, %f60, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r153, %f116;
	fma.rn.f32 	%f119, %f118, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f120, %f118, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r170, %f175;
	fma.rn.f32 	%f178, %f177, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f179, %f177, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r184, %f233;
	fma.rn.f32 	%f236, %f235, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f237, %f235, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r201, %f292;
	fma.rn.f32 	%f295, %f294, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f296, %f294, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r215, %f350;
	fma.rn.f32 	%f353, %f352, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f354, %f352, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f411, %f410, %f410;
	selp.f32 	%f467, %f466, %f465, %p97;
	and.b32  	%r69, %r68, 8;
	shl.b32 	%r70, %r3, 6;
	shl.b32 	%r71, %r4, 2;
	add.s32 	%r140, %r139, 1;
	fma.rn.f32 	%f63, %f61, %f60, 0fC0A55DF6;
	fma.rn.f32 	%f64, %f62, %f60, 0f4081E0CF;
	fma.rn.f32 	%f65, %f60, %f59, 0f00000000;
	add.s32 	%r154, %r153, 1;
	fma.rn.f32 	%f121, %f119, %f118, 0fC0A55DF6;
	fma.rn.f32 	%f122, %f120, %f118, 0f4081E0CF;
	fma.rn.f32 	%f123, %f118, %f117, 0f00000000;
	add.s32 	%r171, %r170, 1;
	fma.rn.f32 	%f180, %f178, %f177, 0fC0A55DF6;
	fma.rn.f32 	%f181, %f179, %f177, 0f4081E0CF;
	fma.rn.f32 	%f182, %f177, %f176, 0f00000000;
	add.s32 	%r185, %r184, 1;
	fma.rn.f32 	%f238, %f236, %f235, 0fC0A55DF6;
	fma.rn.f32 	%f239, %f237, %f235, 0f4081E0CF;
	fma.rn.f32 	%f240, %f235, %f234, 0f00000000;
	add.s32 	%r202, %r201, 1;
	fma.rn.f32 	%f297, %f295, %f294, 0fC0A55DF6;
	fma.rn.f32 	%f298, %f296, %f294, 0f4081E0CF;
	fma.rn.f32 	%f299, %f294, %f293, 0f00000000;
	add.s32 	%r216, %r215, 1;
	fma.rn.f32 	%f355, %f353, %f352, 0fC0A55DF6;
	fma.rn.f32 	%f356, %f354, %f352, 0f4081E0CF;
	fma.rn.f32 	%f357, %f352, %f351, 0f00000000;
	cvt.rzi.s32.f32 	%r232, %f409;
	fma.rn.f32 	%f412, %f411, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f413, %f411, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f468, %f467, 0fBF000000, %f459;
	and.b32  	%r72, %r71, 32;
	or.b32  	%r123, %r69, %r70;
	fma.rn.f32 	%f66, %f64, %f60, 0fC09DE9E6;
	fma.rn.f32 	%f67, %f63, %f65, 0f00000000;
	and.b32  	%r141, %r140, 1;
	fma.rn.f32 	%f124, %f122, %f118, 0fC09DE9E6;
	fma.rn.f32 	%f125, %f121, %f123, 0f00000000;
	and.b32  	%r155, %r154, 1;
	fma.rn.f32 	%f183, %f181, %f177, 0fC09DE9E6;
	fma.rn.f32 	%f184, %f180, %f182, 0f00000000;
	and.b32  	%r172, %r171, 1;
	fma.rn.f32 	%f241, %f239, %f235, 0fC09DE9E6;
	fma.rn.f32 	%f242, %f238, %f240, 0f00000000;
	and.b32  	%r186, %r185, 1;
	fma.rn.f32 	%f300, %f298, %f294, 0fC09DE9E6;
	fma.rn.f32 	%f301, %f297, %f299, 0f00000000;
	and.b32  	%r203, %r202, 1;
	fma.rn.f32 	%f358, %f356, %f352, 0fC09DE9E6;
	fma.rn.f32 	%f359, %f355, %f357, 0f00000000;
	and.b32  	%r217, %r216, 1;
	add.s32 	%r233, %r232, 1;
	fma.rn.f32 	%f414, %f412, %f411, 0fC0A55DF6;
	fma.rn.f32 	%f415, %f413, %f411, 0f4081E0CF;
	fma.rn.f32 	%f416, %f411, %f410, 0f00000000;
	mul.f32 	%f469, %f468, %f468;
	or.b32  	%r124, %r123, %r72;
	and.b32  	%r73, %r4, 16;
	fma.rn.f32 	%f68, %f66, %f60, 0f3F800000;
	fma.rn.f32 	%f69, %f59, 0f40490FDB, %f67;
	setp.eq.b32 	%p21, %r141, 1;
	fma.rn.f32 	%f126, %f124, %f118, 0f3F800000;
	fma.rn.f32 	%f127, %f117, 0f40490FDB, %f125;
	setp.eq.b32 	%p32, %r155, 1;
	fma.rn.f32 	%f185, %f183, %f177, 0f3F800000;
	fma.rn.f32 	%f186, %f176, 0f40490FDB, %f184;
	setp.eq.b32 	%p43, %r172, 1;
	fma.rn.f32 	%f243, %f241, %f235, 0f3F800000;
	fma.rn.f32 	%f244, %f234, 0f40490FDB, %f242;
	setp.eq.b32 	%p54, %r186, 1;
	fma.rn.f32 	%f302, %f300, %f294, 0f3F800000;
	fma.rn.f32 	%f303, %f293, 0f40490FDB, %f301;
	setp.eq.b32 	%p65, %r203, 1;
	fma.rn.f32 	%f360, %f358, %f352, 0f3F800000;
	fma.rn.f32 	%f361, %f351, 0f40490FDB, %f359;
	setp.eq.b32 	%p76, %r217, 1;
	fma.rn.f32 	%f417, %f415, %f411, 0fC09DE9E6;
	fma.rn.f32 	%f418, %f414, %f416, 0f00000000;
	and.b32  	%r234, %r233, 1;
	cvt.rzi.s32.f32 	%r246, %f467;
	fma.rn.f32 	%f470, %f469, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f471, %f469, 0f3E684E12, 0fBFAAD2E0;
	or.b32  	%r125, %r124, %r73;
	and.b32  	%r74, %r71, 4;
	selp.f32 	%f70, %f68, %f69, %p21;
	and.b32  	%r142, %r140, 2;
	selp.f32 	%f128, %f126, %f127, %p32;
	and.b32  	%r156, %r154, 2;
	selp.f32 	%f187, %f185, %f186, %p43;
	and.b32  	%r173, %r171, 2;
	selp.f32 	%f245, %f243, %f244, %p54;
	and.b32  	%r187, %r185, 2;
	selp.f32 	%f304, %f302, %f303, %p65;
	and.b32  	%r204, %r202, 2;
	selp.f32 	%f362, %f360, %f361, %p76;
	and.b32  	%r218, %r216, 2;
	fma.rn.f32 	%f419, %f417, %f411, 0f3F800000;
	fma.rn.f32 	%f420, %f410, 0f40490FDB, %f418;
	setp.eq.b32 	%p87, %r234, 1;
	add.s32 	%r247, %r246, 1;
	fma.rn.f32 	%f472, %f470, %f469, 0fC0A55DF6;
	fma.rn.f32 	%f473, %f471, %f469, 0f4081E0CF;
	fma.rn.f32 	%f474, %f469, %f468, 0f00000000;
	or.b32  	%r126, %r125, %r74;
	and.b32  	%r75, %r4, 2;
	setp.eq.s32 	%p22, %r142, 0;
	sub.f32 	%f72, %f71, %f70;
	setp.eq.s32 	%p33, %r156, 0;
	sub.f32 	%f130, %f71, %f128;
	setp.eq.s32 	%p44, %r173, 0;
	sub.f32 	%f189, %f71, %f187;
	setp.eq.s32 	%p55, %r187, 0;
	sub.f32 	%f247, %f71, %f245;
	setp.eq.s32 	%p66, %r204, 0;
	sub.f32 	%f306, %f71, %f304;
	setp.eq.s32 	%p77, %r218, 0;
	sub.f32 	%f364, %f71, %f362;
	selp.f32 	%f421, %f419, %f420, %p87;
	and.b32  	%r235, %r233, 2;
	fma.rn.f32 	%f475, %f473, %f469, 0fC09DE9E6;
	fma.rn.f32 	%f476, %f472, %f474, 0f00000000;
	and.b32  	%r248, %r247, 1;
	or.b32  	%r127, %r126, %r75;
	selp.f32 	%f73, %f70, %f72, %p22;
	selp.f32 	%f131, %f128, %f130, %p33;
	selp.f32 	%f190, %f187, %f189, %p44;
	selp.f32 	%f248, %f245, %f247, %p55;
	selp.f32 	%f307, %f304, %f306, %p66;
	selp.f32 	%f365, %f362, %f364, %p77;
	setp.eq.s32 	%p88, %r235, 0;
	sub.f32 	%f423, %f71, %f421;
	fma.rn.f32 	%f477, %f475, %f469, 0f3F800000;
	fma.rn.f32 	%f478, %f468, 0f40490FDB, %f476;
	setp.eq.b32 	%p98, %r248, 1;
	bfe.u32 	%r128, %r127, 1, 10;
	mul.f32 	%f43, %f73, %f73;
	mul.f32 	%f5, %f131, %f131;
	mul.f32 	%f10, %f190, %f190;
	mul.f32 	%f16, %f248, %f248;
	mul.f32 	%f21, %f307, %f307;
	mul.f32 	%f27, %f365, %f365;
	selp.f32 	%f424, %f421, %f423, %p88;
	selp.f32 	%f479, %f477, %f478, %p98;
	and.b32  	%r249, %r247, 2;
	ld.param.u64 	%rd1, [_Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mul.wide.u32 	%rd49, %r128, 4;
	mul.f32 	%f102, %f713, %f43;
	mov.f32 	%f103, 0f42800000;
	mul.f32 	%f160, %f714, %f5;
	mul.f32 	%f219, %f715, %f10;
	mul.f32 	%f277, %f716, %f16;
	mul.f32 	%f336, %f717, %f21;
	mul.f32 	%f394, %f718, %f27;
	mul.f32 	%f32, %f424, %f424;
	setp.eq.s32 	%p99, %r249, 0;
	sub.f32 	%f481, %f71, %f479;
	add.s64 	%rd50, %rd1, %rd49;
	div.approx.f32 	%f3, %f102, %f103;
	div.approx.f32 	%f162, %f160, %f103;
	div.approx.f32 	%f14, %f219, %f103;
	div.approx.f32 	%f279, %f277, %f103;
	div.approx.f32 	%f25, %f336, %f103;
	div.approx.f32 	%f396, %f394, %f103;
	mul.f32 	%f453, %f719, %f32;
	selp.f32 	%f482, %f479, %f481, %p99;
	ld.param.u64 	%rd2, [_Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z8upchan645Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	ld.global.u32 	%r76, [%rd50];
	shr.u32 	%r77, %r4, 1;
	shr.u32 	%r81, %r4, 3;
	mov.b32 	%r165, %f162;
	mov.b32 	%r164, %f3;
	mov.b32 	%r196, %f279;
	mov.b32 	%r195, %f14;
	mov.b32 	%r227, %f396;
	mov.b32 	%r226, %f25;
	div.approx.f32 	%f36, %f453, %f103;
	mul.f32 	%f38, %f482, %f482;
	// begin inline asm
	cvt.rn.f16x2.f32 %r163, %r165, %r164;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r194, %r196, %r195;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r225, %r227, %r226;
	// end inline asm
	mul.f32 	%f510, %f720, %f38;
	div.approx.f32 	%f512, %f510, %f103;
	mov.b32 	%r258, %f512;
	mov.b32 	%r257, %f36;
	// begin inline asm
	cvt.rn.f16x2.f32 %r256, %r258, %r257;
	// end inline asm
	mul.lo.s32 	%r295, %r82, 63;
	and.b32  	%r296, %r295, 127;
	cvt.rn.f32.s32 	%f513, %r296;
	div.approx.f32 	%f514, %f513, %f103;
	add.f32 	%f515, %f514, %f514;
	mov.b32 	%r297, %f515;
	and.b32  	%r298, %r297, -2147483648;
	or.b32  	%r299, %r298, 1056964608;
	mov.b32 	%f516, %r299;
	add.f32 	%f517, %f515, %f516;
	cvt.rzi.f32.f32 	%f518, %f517;
	abs.f32 	%f519, %f515;
	setp.gt.f32 	%p106, %f519, 0f4B000000;
	selp.f32 	%f520, %f515, %f518, %p106;
	cvt.rzi.f32.f32 	%f521, %f515;
	setp.lt.f32 	%p107, %f519, 0f3F000000;
	selp.f32 	%f522, %f521, %f520, %p107;
	cvt.rzi.s32.f32 	%r300, %f522;
	fma.rn.f32 	%f523, %f522, 0fBF000000, %f514;
	mul.f32 	%f524, %f523, %f523;
	fma.rn.f32 	%f525, %f524, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f526, %f524, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f527, %f525, %f524, 0fC0A55DF6;
	fma.rn.f32 	%f528, %f526, %f524, 0f4081E0CF;
	fma.rn.f32 	%f529, %f524, %f523, 0f00000000;
	fma.rn.f32 	%f530, %f528, %f524, 0fC09DE9E6;
	fma.rn.f32 	%f531, %f527, %f529, 0f00000000;
	fma.rn.f32 	%f532, %f530, %f524, 0f3F800000;
	fma.rn.f32 	%f533, %f523, 0f40490FDB, %f531;
	and.b32  	%r301, %r300, 1;
	setp.eq.b32 	%p108, %r301, 1;
	selp.f32 	%f534, %f532, %f533, %p108;
	selp.f32 	%f535, %f533, %f532, %p108;
	and.b32  	%r302, %r300, 2;
	setp.eq.s32 	%p109, %r302, 0;
	neg.f32 	%f536, %f534;
	selp.f32 	%f537, %f534, %f536, %p109;
	add.s32 	%r303, %r300, 1;
	and.b32  	%r304, %r303, 2;
	setp.eq.s32 	%p110, %r304, 0;
	sub.f32 	%f539, %f71, %f535;
	selp.f32 	%f540, %f535, %f539, %p110;
	cvt.rzi.f32.f32 	%f541, %f514;
	setp.eq.f32 	%p111, %f541, %f514;
	mul.f32 	%f542, %f514, 0f00000000;
	selp.f32 	%f543, %f542, %f537, %p111;
	abs.f32 	%f544, %f514;
	setp.gt.f32 	%p112, %f544, 0f4B800000;
	add.f32 	%f545, %f543, 0f3F800000;
	selp.f32 	%f546, %f545, %f540, %p112;
	add.s32 	%r305, %r295, 96;
	and.b32  	%r306, %r305, 127;
	cvt.rn.f32.s32 	%f547, %r306;
	div.approx.f32 	%f548, %f547, %f103;
	add.f32 	%f549, %f548, %f548;
	mov.b32 	%r307, %f549;
	and.b32  	%r308, %r307, -2147483648;
	or.b32  	%r309, %r308, 1056964608;
	mov.b32 	%f550, %r309;
	add.f32 	%f551, %f549, %f550;
	cvt.rzi.f32.f32 	%f552, %f551;
	abs.f32 	%f553, %f549;
	setp.gt.f32 	%p113, %f553, 0f4B000000;
	selp.f32 	%f554, %f549, %f552, %p113;
	cvt.rzi.f32.f32 	%f555, %f549;
	setp.lt.f32 	%p114, %f553, 0f3F000000;
	selp.f32 	%f556, %f555, %f554, %p114;
	cvt.rzi.s32.f32 	%r310, %f556;
	fma.rn.f32 	%f557, %f556, 0fBF000000, %f548;
	mul.f32 	%f558, %f557, %f557;
	fma.rn.f32 	%f559, %f558, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f560, %f558, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f561, %f559, %f558, 0fC0A55DF6;
	fma.rn.f32 	%f562, %f560, %f558, 0f4081E0CF;
	fma.rn.f32 	%f563, %f558, %f557, 0f00000000;
	fma.rn.f32 	%f564, %f562, %f558, 0fC09DE9E6;
	fma.rn.f32 	%f565, %f561, %f563, 0f00000000;
	fma.rn.f32 	%f566, %f564, %f558, 0f3F800000;
	fma.rn.f32 	%f567, %f557, 0f40490FDB, %f565;
	and.b32  	%r311, %r310, 1;
	setp.eq.b32 	%p115, %r311, 1;
	selp.f32 	%f568, %f566, %f567, %p115;
	selp.f32 	%f569, %f567, %f566, %p115;
	and.b32  	%r312, %r310, 2;
	setp.eq.s32 	%p116, %r312, 0;
	neg.f32 	%f570, %f568;
	selp.f32 	%f571, %f568, %f570, %p116;
	add.s32 	%r313, %r310, 1;
	and.b32  	%r314, %r313, 2;
	setp.eq.s32 	%p117, %r314, 0;
	sub.f32 	%f572, %f71, %f569;
	selp.f32 	%f573, %f569, %f572, %p117;
	cvt.rzi.f32.f32 	%f574, %f548;
	setp.eq.f32 	%p118, %f574, %f548;
	mul.f32 	%f575, %f548, 0f00000000;
	selp.f32 	%f576, %f575, %f571, %p118;
	abs.f32 	%f577, %f548;
	setp.gt.f32 	%p119, %f577, 0f4B800000;
	add.f32 	%f578, %f576, 0f3F800000;
	selp.f32 	%f579, %f578, %f573, %p119;
	mov.b32 	%r260, %f546;
	mov.b32 	%r261, %f579;
	// begin inline asm
	cvt.rn.f16x2.f32 %r259, %r261, %r260;
	// end inline asm
	mov.b32 	%r263, %f543;
	mov.b32 	%r264, %f576;
	// begin inline asm
	cvt.rn.f16x2.f32 %r262, %r264, %r263;
	// end inline asm
	and.b32  	%r315, %r81, 2;
	and.b32  	%r316, %r77, 4;
	or.b32  	%r317, %r78, %r315;
	or.b32  	%r318, %r317, %r316;
	and.b32  	%r319, %r68, 6;
	mul.lo.s32 	%r320, %r318, %r319;
	and.b32  	%r321, %r320, 14;
	cvt.rn.f32.s32 	%f580, %r321;
	mov.f32 	%f581, 0f41000000;
	div.approx.f32 	%f582, %f580, %f581;
	add.f32 	%f583, %f582, %f582;
	mov.b32 	%r322, %f583;
	and.b32  	%r323, %r322, -2147483648;
	or.b32  	%r324, %r323, 1056964608;
	mov.b32 	%f584, %r324;
	add.f32 	%f585, %f583, %f584;
	cvt.rzi.f32.f32 	%f586, %f585;
	abs.f32 	%f587, %f583;
	setp.gt.f32 	%p120, %f587, 0f4B000000;
	selp.f32 	%f588, %f583, %f586, %p120;
	cvt.rzi.f32.f32 	%f589, %f583;
	setp.lt.f32 	%p121, %f587, 0f3F000000;
	selp.f32 	%f590, %f589, %f588, %p121;
	cvt.rzi.s32.f32 	%r325, %f590;
	fma.rn.f32 	%f591, %f590, 0fBF000000, %f582;
	mul.f32 	%f592, %f591, %f591;
	fma.rn.f32 	%f593, %f592, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f594, %f592, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f595, %f593, %f592, 0fC0A55DF6;
	fma.rn.f32 	%f596, %f594, %f592, 0f4081E0CF;
	fma.rn.f32 	%f597, %f592, %f591, 0f00000000;
	fma.rn.f32 	%f598, %f596, %f592, 0fC09DE9E6;
	fma.rn.f32 	%f599, %f595, %f597, 0f00000000;
	fma.rn.f32 	%f600, %f598, %f592, 0f3F800000;
	fma.rn.f32 	%f601, %f591, 0f40490FDB, %f599;
	and.b32  	%r326, %r325, 1;
	setp.eq.b32 	%p122, %r326, 1;
	selp.f32 	%f602, %f600, %f601, %p122;
	selp.f32 	%f603, %f601, %f600, %p122;
	and.b32  	%r327, %r325, 2;
	setp.eq.s32 	%p123, %r327, 0;
	neg.f32 	%f604, %f602;
	selp.f32 	%f605, %f602, %f604, %p123;
	add.s32 	%r328, %r325, 1;
	and.b32  	%r329, %r328, 2;
	setp.eq.s32 	%p124, %r329, 0;
	sub.f32 	%f606, %f71, %f603;
	selp.f32 	%f607, %f603, %f606, %p124;
	cvt.rzi.f32.f32 	%f608, %f582;
	setp.eq.f32 	%p125, %f608, %f582;
	mul.f32 	%f609, %f582, 0f00000000;
	selp.f32 	%f610, %f609, %f605, %p125;
	abs.f32 	%f611, %f582;
	setp.gt.f32 	%p126, %f611, 0f4B800000;
	add.f32 	%f612, %f610, 0f3F800000;
	selp.f32 	%f613, %f612, %f607, %p126;
	or.b32  	%r330, %r68, 8;
	mul.lo.s32 	%r331, %r318, %r330;
	and.b32  	%r332, %r331, 14;
	cvt.rn.f32.s32 	%f614, %r332;
	div.approx.f32 	%f615, %f614, %f581;
	add.f32 	%f616, %f615, %f615;
	mov.b32 	%r333, %f616;
	and.b32  	%r334, %r333, -2147483648;
	or.b32  	%r335, %r334, 1056964608;
	mov.b32 	%f617, %r335;
	add.f32 	%f618, %f616, %f617;
	cvt.rzi.f32.f32 	%f619, %f618;
	abs.f32 	%f620, %f616;
	setp.gt.f32 	%p127, %f620, 0f4B000000;
	selp.f32 	%f621, %f616, %f619, %p127;
	cvt.rzi.f32.f32 	%f622, %f616;
	setp.lt.f32 	%p128, %f620, 0f3F000000;
	selp.f32 	%f623, %f622, %f621, %p128;
	cvt.rzi.s32.f32 	%r336, %f623;
	fma.rn.f32 	%f624, %f623, 0fBF000000, %f615;
	mul.f32 	%f625, %f624, %f624;
	fma.rn.f32 	%f626, %f625, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f627, %f625, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f628, %f626, %f625, 0fC0A55DF6;
	fma.rn.f32 	%f629, %f627, %f625, 0f4081E0CF;
	fma.rn.f32 	%f630, %f625, %f624, 0f00000000;
	fma.rn.f32 	%f631, %f629, %f625, 0fC09DE9E6;
	fma.rn.f32 	%f632, %f628, %f630, 0f00000000;
	fma.rn.f32 	%f633, %f631, %f625, 0f3F800000;
	fma.rn.f32 	%f634, %f624, 0f40490FDB, %f632;
	and.b32  	%r337, %r336, 1;
	setp.eq.b32 	%p129, %r337, 1;
	selp.f32 	%f635, %f633, %f634, %p129;
	selp.f32 	%f636, %f634, %f633, %p129;
	and.b32  	%r338, %r336, 2;
	setp.eq.s32 	%p130, %r338, 0;
	neg.f32 	%f637, %f635;
	selp.f32 	%f638, %f635, %f637, %p130;
	add.s32 	%r339, %r336, 1;
	and.b32  	%r340, %r339, 2;
	setp.eq.s32 	%p131, %r340, 0;
	sub.f32 	%f639, %f71, %f636;
	selp.f32 	%f640, %f636, %f639, %p131;
	cvt.rzi.f32.f32 	%f641, %f615;
	setp.eq.f32 	%p132, %f641, %f615;
	mul.f32 	%f642, %f615, 0f00000000;
	selp.f32 	%f643, %f642, %f638, %p132;
	abs.f32 	%f644, %f615;
	setp.gt.f32 	%p133, %f644, 0f4B800000;
	add.f32 	%f645, %f643, 0f3F800000;
	selp.f32 	%f646, %f645, %f640, %p133;
	mov.b32 	%r266, %f613;
	mov.b32 	%r267, %f646;
	// begin inline asm
	cvt.rn.f16x2.f32 %r265, %r267, %r266;
	// end inline asm
	mov.b32 	%r269, %f610;
	mov.b32 	%r270, %f643;
	// begin inline asm
	cvt.rn.f16x2.f32 %r268, %r270, %r269;
	// end inline asm
	xor.b32  	%r290, %r269, -2147483648;
	xor.b32  	%r291, %r270, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r271, %r291, %r290;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r274, %r267, %r266;
	// end inline asm
	cvt.rn.f32.s32 	%f647, %r320;
	div.approx.f32 	%f648, %f647, %f103;
	add.f32 	%f649, %f648, %f648;
	mov.b32 	%r341, %f649;
	and.b32  	%r342, %r341, -2147483648;
	or.b32  	%r343, %r342, 1056964608;
	mov.b32 	%f650, %r343;
	add.f32 	%f651, %f649, %f650;
	cvt.rzi.f32.f32 	%f652, %f651;
	abs.f32 	%f653, %f649;
	setp.gt.f32 	%p134, %f653, 0f4B000000;
	selp.f32 	%f654, %f649, %f652, %p134;
	cvt.rzi.f32.f32 	%f655, %f649;
	setp.lt.f32 	%p135, %f653, 0f3F000000;
	selp.f32 	%f656, %f655, %f654, %p135;
	cvt.rzi.s32.f32 	%r344, %f656;
	fma.rn.f32 	%f657, %f656, 0fBF000000, %f648;
	mul.f32 	%f658, %f657, %f657;
	fma.rn.f32 	%f659, %f658, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f660, %f658, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f661, %f659, %f658, 0fC0A55DF6;
	fma.rn.f32 	%f662, %f660, %f658, 0f4081E0CF;
	fma.rn.f32 	%f663, %f658, %f657, 0f00000000;
	fma.rn.f32 	%f664, %f662, %f658, 0fC09DE9E6;
	fma.rn.f32 	%f665, %f661, %f663, 0f00000000;
	fma.rn.f32 	%f666, %f664, %f658, 0f3F800000;
	fma.rn.f32 	%f667, %f657, 0f40490FDB, %f665;
	and.b32  	%r345, %r344, 1;
	setp.eq.b32 	%p136, %r345, 1;
	selp.f32 	%f668, %f666, %f667, %p136;
	selp.f32 	%f669, %f667, %f666, %p136;
	and.b32  	%r346, %r344, 2;
	setp.eq.s32 	%p137, %r346, 0;
	neg.f32 	%f670, %f668;
	selp.f32 	%f671, %f668, %f670, %p137;
	add.s32 	%r347, %r344, 1;
	and.b32  	%r348, %r347, 2;
	setp.eq.s32 	%p138, %r348, 0;
	sub.f32 	%f672, %f71, %f669;
	selp.f32 	%f673, %f669, %f672, %p138;
	cvt.rzi.f32.f32 	%f674, %f648;
	setp.eq.f32 	%p139, %f674, %f648;
	mul.f32 	%f675, %f648, 0f00000000;
	selp.f32 	%f676, %f675, %f671, %p139;
	mov.b32 	%r349, %f676;
	abs.f32 	%f677, %f648;
	setp.gt.f32 	%p140, %f677, 0f4B800000;
	add.f32 	%f678, %f676, 0f3F800000;
	selp.f32 	%f679, %f678, %f673, %p140;
	shl.b32 	%r350, %r318, 3;
	add.s32 	%r351, %r320, %r350;
	cvt.rn.f32.s32 	%f680, %r351;
	div.approx.f32 	%f681, %f680, %f103;
	add.f32 	%f682, %f681, %f681;
	mov.b32 	%r352, %f682;
	and.b32  	%r353, %r352, -2147483648;
	or.b32  	%r354, %r353, 1056964608;
	mov.b32 	%f683, %r354;
	add.f32 	%f684, %f682, %f683;
	cvt.rzi.f32.f32 	%f685, %f684;
	abs.f32 	%f686, %f682;
	setp.gt.f32 	%p141, %f686, 0f4B000000;
	selp.f32 	%f687, %f682, %f685, %p141;
	cvt.rzi.f32.f32 	%f688, %f682;
	setp.lt.f32 	%p142, %f686, 0f3F000000;
	selp.f32 	%f689, %f688, %f687, %p142;
	cvt.rzi.s32.f32 	%r355, %f689;
	fma.rn.f32 	%f690, %f689, 0fBF000000, %f681;
	mul.f32 	%f691, %f690, %f690;
	fma.rn.f32 	%f692, %f691, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f693, %f691, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f694, %f692, %f691, 0fC0A55DF6;
	fma.rn.f32 	%f695, %f693, %f691, 0f4081E0CF;
	fma.rn.f32 	%f696, %f691, %f690, 0f00000000;
	fma.rn.f32 	%f697, %f695, %f691, 0fC09DE9E6;
	fma.rn.f32 	%f698, %f694, %f696, 0f00000000;
	fma.rn.f32 	%f699, %f697, %f691, 0f3F800000;
	fma.rn.f32 	%f700, %f690, 0f40490FDB, %f698;
	and.b32  	%r356, %r355, 1;
	setp.eq.b32 	%p143, %r356, 1;
	selp.f32 	%f701, %f699, %f700, %p143;
	selp.f32 	%f702, %f700, %f699, %p143;
	and.b32  	%r357, %r355, 2;
	setp.eq.s32 	%p144, %r357, 0;
	neg.f32 	%f703, %f701;
	selp.f32 	%f704, %f701, %f703, %p144;
	add.s32 	%r358, %r355, 1;
	and.b32  	%r359, %r358, 2;
	setp.eq.s32 	%p145, %r359, 0;
	sub.f32 	%f705, %f71, %f702;
	selp.f32 	%f706, %f702, %f705, %p145;
	cvt.rzi.f32.f32 	%f707, %f681;
	setp.eq.f32 	%p146, %f707, %f681;
	mul.f32 	%f708, %f681, 0f00000000;
	selp.f32 	%f709, %f708, %f704, %p146;
	mov.b32 	%r360, %f709;
	abs.f32 	%f710, %f681;
	setp.gt.f32 	%p147, %f710, 0f4B800000;
	add.f32 	%f711, %f709, 0f3F800000;
	selp.f32 	%f712, %f711, %f706, %p147;
	mov.b32 	%r279, %f712;
	mov.b32 	%r278, %f679;
	// begin inline asm
	cvt.rn.f16x2.f32 %r277, %r279, %r278;
	// end inline asm
	xor.b32  	%r282, %r360, -2147483648;
	xor.b32  	%r281, %r349, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r280, %r282, %r281;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r283, %r267, %r266;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r286, %r270, %r269;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r289, %r291, %r290;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r292, %r267, %r266;
	// end inline asm
	shl.b32 	%r362, %r110, 5;
	shl.b32 	%r363, %r3, 5;
	and.b32  	%r21, %r71, 12;
	or.b32  	%r22, %r72, %r1;
	and.b32  	%r23, %r71, 16;
	or.b32  	%r364, %r23, %r363;
	or.b32  	%r365, %r364, %r21;
	add.s32 	%r24, %r365, %r362;
	bfe.s32 	%r366, %r4, 3, 1;
	and.b32  	%r25, %r4, 8;
	shl.b32 	%r367, %r4, 4;
	or.b32  	%r368, %r367, %r25;
	shr.u32 	%r369, %r368, 2;
	and.b32  	%r370, %r369, 14;
	or.b32  	%r371, %r370, %r23;
	and.b32  	%r373, %r4, 4;
	or.b32  	%r26, %r131, %r373;
	shr.u32 	%r374, %r1, 1;
	and.b32  	%r375, %r2, 32;
	or.b32  	%r376, %r375, %r374;
	or.b32  	%r377, %r73, %r72;
	or.b32  	%r378, %r377, %r70;
	or.b32  	%r379, %r378, %r74;
	or.b32  	%r380, %r379, %r69;
	or.b32  	%r381, %r380, %r75;
	bfe.u32 	%r382, %r381, 1, 5;
	mul.lo.s32 	%r383, %r382, 65;
	add.s32 	%r384, %r376, %r383;
	or.b32  	%r385, %r376, 8;
	add.s32 	%r386, %r385, %r383;
	or.b32  	%r387, %r376, 16;
	add.s32 	%r388, %r387, %r383;
	or.b32  	%r389, %r376, 24;
	add.s32 	%r390, %r389, %r383;
	shl.b32 	%r391, %r1, 1;
	or.b32  	%r392, %r391, %r79;
	mul.lo.s32 	%r393, %r392, 65;
	add.s32 	%r394, %r393, %r23;
	add.s32 	%r395, %r394, %r370;
	mul.wide.u32 	%rd51, %r395, 4;
	mov.u64 	%rd52, shmem;
	add.s64 	%rd6, %rd52, %rd51;
	cvt.u64.u32 	%rd53, %r370;
	cvt.u64.u32 	%rd54, %r393;
	cvt.u64.u32 	%rd55, %r23;
	add.s64 	%rd56, %rd55, %rd54;
	add.s64 	%rd57, %rd56, %rd53;
	shl.b64 	%rd58, %rd57, 2;
	add.s64 	%rd7, %rd52, %rd58;
	or.b32  	%r396, %r370, 1;
	cvt.u64.u32 	%rd59, %r394;
	add.s64 	%rd60, %rd59, %rd53;
	shl.b64 	%rd61, %rd60, 2;
	add.s64 	%rd8, %rd52, %rd61;
	cvt.u64.u32 	%rd62, %r396;
	add.s64 	%rd63, %rd56, %rd62;
	shl.b64 	%rd64, %rd63, 2;
	add.s64 	%rd9, %rd52, %rd64;
	shl.b32 	%r397, %r108, 16;
	add.s32 	%r398, %r397, -196608;
	shl.b32 	%r399, %r1, 7;
	and.b32  	%r400, %r70, 1984;
	or.b32  	%r401, %r400, %r81;
	shl.b32 	%r402, %r401, 5;
	or.b32  	%r27, %r399, %r402;
	cvt.s64.s32 	%rd10, %r398;
	shr.u32 	%r403, %r73, 4;
	shr.u32 	%r404, %r1, 3;
	bfe.s32 	%r405, %r1, 2, 1;
	and.b32  	%r406, %r405, 260;
	bfe.s32 	%r407, %r1, 1, 1;
	and.b32  	%r408, %r407, 520;
	and.b32  	%r409, %r1, 1;
	neg.s32 	%r410, %r409;
	and.b32  	%r411, %r410, 1040;
	add.s32 	%r412, %r411, %r371;
	mad.lo.s32 	%r413, %r403, 65, %r412;
	mad.lo.s32 	%r414, %r404, 130, %r413;
	add.s32 	%r415, %r414, %r406;
	add.s32 	%r416, %r415, %r408;
	mul.wide.u32 	%rd65, %r416, 4;
	add.s64 	%rd11, %rd52, %rd65;
	add.s32 	%r417, %r416, 32;
	mul.wide.u32 	%rd66, %r417, 4;
	add.s64 	%rd12, %rd52, %rd66;
	add.s32 	%r418, %r416, 1;
	mul.wide.u32 	%rd67, %r418, 4;
	add.s64 	%rd13, %rd52, %rd67;
	add.s32 	%r419, %r416, 33;
	mul.wide.u32 	%rd68, %r419, 4;
	add.s64 	%rd14, %rd52, %rd68;
	add.s32 	%r420, %r416, 2081;
	mul.wide.u32 	%rd69, %r420, 4;
	add.s64 	%rd15, %rd52, %rd69;
	add.s32 	%r421, %r416, 2113;
	mul.wide.u32 	%rd70, %r421, 4;
	add.s64 	%rd16, %rd52, %rd70;
	add.s32 	%r422, %r416, 2082;
	mul.wide.u32 	%rd71, %r422, 4;
	add.s64 	%rd17, %rd52, %rd71;
	add.s32 	%r423, %r416, 2114;
	mul.wide.u32 	%rd72, %r423, 4;
	add.s64 	%rd18, %rd52, %rd72;
	add.s32 	%r424, %r416, 4162;
	mul.wide.u32 	%rd73, %r424, 4;
	add.s64 	%rd19, %rd52, %rd73;
	add.s32 	%r425, %r416, 4194;
	mul.wide.u32 	%rd74, %r425, 4;
	add.s64 	%rd20, %rd52, %rd74;
	add.s32 	%r426, %r416, 4163;
	mul.wide.u32 	%rd75, %r426, 4;
	add.s64 	%rd21, %rd52, %rd75;
	add.s32 	%r427, %r416, 4195;
	mul.wide.u32 	%rd76, %r427, 4;
	add.s64 	%rd22, %rd52, %rd76;
	add.s32 	%r428, %r416, 6243;
	mul.wide.u32 	%rd77, %r428, 4;
	add.s64 	%rd23, %rd52, %rd77;
	add.s32 	%r429, %r416, 6275;
	mul.wide.u32 	%rd78, %r429, 4;
	add.s64 	%rd24, %rd52, %rd78;
	add.s32 	%r430, %r416, 6244;
	mul.wide.u32 	%rd79, %r430, 4;
	add.s64 	%rd25, %rd52, %rd79;
	add.s32 	%r431, %r416, 6276;
	mul.wide.u32 	%rd80, %r431, 4;
	add.s64 	%rd26, %rd52, %rd80;
	setp.lt.u32 	%p149, %r4, 16;
	selp.b32 	%r28, 0, 520, %p149;
	and.b32  	%r432, %r366, 1040;
	or.b32  	%r29, %r376, %r432;
	or.b32  	%r30, %r385, %r432;
	add.s32 	%r31, %r387, %r432;
	add.s32 	%r32, %r389, %r432;
	mul.wide.u32 	%rd81, %r390, 4;
	add.s64 	%rd27, %rd52, %rd81;
	mul.wide.u32 	%rd82, %r388, 4;
	add.s64 	%rd28, %rd52, %rd82;
	mul.wide.u32 	%rd83, %r386, 4;
	add.s64 	%rd29, %rd52, %rd83;
	mul.wide.u32 	%rd84, %r384, 4;
	add.s64 	%rd30, %rd52, %rd84;
	mov.u16 	%rs236, 25600;
	mov.u16 	%rs238, 21504;
	mov.u16 	%rs246, 18432;
	mov.u16 	%rs260, -14592;
	mov.u32 	%r2523, %r2521;
	mov.u32 	%r2524, %r2521;
	mov.u32 	%r2525, %r2521;
	mov.u32 	%r2526, %r2521;
	mov.u32 	%r2541, %r2521;
	mov.u32 	%r2542, %r2521;
	mov.u32 	%r2529, %r2521;
	mov.u32 	%r2530, %r2521;
	mov.u32 	%r2531, %r2521;
	mov.u32 	%r2532, %r2521;
	mov.u32 	%r2547, %r2521;
	mov.u32 	%r2548, %r2521;
	mov.u32 	%r45, %r2521;
	bra.uni 	$L__BB0_31;
$L__BB0_39:                             // %pass10192
                                        //   in Loop: Header=BB0_31 Depth=1
	or.b32  	%r2513, %r2522, %r21;
	or.b32  	%r2514, %r2513, %r23;
	or.b32  	%r2515, %r2514, %r27;
	or.b32  	%r2516, %r2515, 196608;
	cvt.s64.s32 	%rd138, %r2516;
	add.s64 	%rd139, %rd138, %rd10;
	shr.u64 	%rd140, %rd139, 39;
	add.s64 	%rd141, %rd139, %rd140;
	shr.s64 	%rd142, %rd141, 25;
	setp.lt.s64 	%p178, %rd139, 0;
	and.b64  	%rd143, %rd141, -33554432;
	setp.ne.s64 	%p179, %rd143, %rd139;
	and.pred  	%p180, %p178, %p179;
	selp.u64 	%rd144, 1, 0, %p180;
	sub.s64 	%rd145, %rd144, %rd142;
	shl.b64 	%rd146, %rd145, 25;
	add.s64 	%rd147, %rd146, %rd139;
	shl.b64 	%rd148, %rd147, 2;
	add.s64 	%rd149, %rd3, %rd148;
	st.global.v4.u32 	[%rd149], {%r101, %r103, %r102, %r104};
	setp.ne.s32 	%p181, %r45, 32512;
	add.s32 	%r45, %r45, 256;
	add.s32 	%r2517, %r45, %r106;
	setp.lt.s32 	%p182, %r2517, %r107;
	and.pred  	%p183, %p181, %p182;
	@%p183 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_40;
$L__BB0_31:                             // %L1516
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_32 Depth 2
	setp.eq.s32 	%p150, %r25, 0;
	or.b32  	%r498, %r45, %r4;
	and.b32  	%r499, %r498, 32528;
	or.b32  	%r500, %r22, %r499;
	add.s32 	%r501, %r500, %r106;
	mad.lo.s32 	%r502, %r501, 12288, %r24;
	mul.hi.s32 	%r503, %r502, 715827883;
	shr.u32 	%r504, %r503, 31;
	shr.s32 	%r505, %r503, 26;
	add.s32 	%r506, %r505, %r504;
	setp.lt.s32 	%p151, %r502, 0;
	mul.lo.s32 	%r507, %r506, 402653184;
	setp.ne.s32 	%p152, %r507, %r502;
	and.pred  	%p153, %p151, %p152;
	selp.s32 	%r508, -1, 0, %p153;
	add.s32 	%r509, %r506, %r508;
	mad.lo.s32 	%r510, %r509, -402653184, %r502;
	mul.wide.s32 	%rd85, %r510, 4;
	add.s64 	%rd86, %rd2, %rd85;
	ld.global.v4.u32 	{%r511, %r512, %r513, %r514}, [%rd86];
	or.b32  	%r515, %r500, 64;
	add.s32 	%r516, %r515, %r106;
	mad.lo.s32 	%r517, %r516, 12288, %r24;
	mul.hi.s32 	%r518, %r517, 715827883;
	shr.u32 	%r519, %r518, 31;
	shr.s32 	%r520, %r518, 26;
	add.s32 	%r521, %r520, %r519;
	setp.lt.s32 	%p154, %r517, 0;
	mul.lo.s32 	%r522, %r521, 402653184;
	setp.ne.s32 	%p155, %r522, %r517;
	and.pred  	%p156, %p154, %p155;
	selp.s32 	%r523, -1, 0, %p156;
	add.s32 	%r524, %r521, %r523;
	mad.lo.s32 	%r525, %r524, -402653184, %r517;
	mul.wide.s32 	%rd87, %r525, 4;
	add.s64 	%rd88, %rd2, %rd87;
	ld.global.v4.u32 	{%r526, %r527, %r528, %r529}, [%rd88];
	or.b32  	%r530, %r500, 128;
	add.s32 	%r531, %r530, %r106;
	mad.lo.s32 	%r532, %r531, 12288, %r24;
	mul.hi.s32 	%r533, %r532, 715827883;
	shr.u32 	%r534, %r533, 31;
	shr.s32 	%r535, %r533, 26;
	add.s32 	%r536, %r535, %r534;
	setp.lt.s32 	%p157, %r532, 0;
	mul.lo.s32 	%r537, %r536, 402653184;
	setp.ne.s32 	%p158, %r537, %r532;
	and.pred  	%p159, %p157, %p158;
	selp.s32 	%r538, -1, 0, %p159;
	add.s32 	%r539, %r536, %r538;
	mad.lo.s32 	%r540, %r539, -402653184, %r532;
	mul.wide.s32 	%rd89, %r540, 4;
	add.s64 	%rd90, %rd2, %rd89;
	ld.global.v4.u32 	{%r541, %r542, %r543, %r544}, [%rd90];
	or.b32  	%r545, %r500, 192;
	add.s32 	%r546, %r545, %r106;
	mad.lo.s32 	%r547, %r546, 12288, %r24;
	mul.hi.s32 	%r548, %r547, 715827883;
	shr.u32 	%r549, %r548, 31;
	shr.s32 	%r550, %r548, 26;
	add.s32 	%r551, %r550, %r549;
	setp.lt.s32 	%p160, %r547, 0;
	mul.lo.s32 	%r552, %r551, 402653184;
	setp.ne.s32 	%p161, %r552, %r547;
	and.pred  	%p162, %p160, %p161;
	selp.s32 	%r553, -1, 0, %p162;
	add.s32 	%r554, %r551, %r553;
	mad.lo.s32 	%r555, %r554, -402653184, %r547;
	mul.wide.s32 	%rd91, %r555, 4;
	add.s64 	%rd92, %rd2, %rd91;
	ld.global.v4.u32 	{%r556, %r557, %r558, %r559}, [%rd92];
	selp.b32 	%r560, %r513, %r511, %p150;
	shfl.sync.bfly.b32	%r561, %r560, 8, 31, -1;
	selp.b32 	%r434, %r511, %r561, %p150;
	selp.b32 	%r435, %r561, %r513, %p150;
	selp.b32 	%r562, %r514, %r512, %p150;
	shfl.sync.bfly.b32	%r563, %r562, 8, 31, -1;
	selp.b32 	%r442, %r512, %r563, %p150;
	selp.b32 	%r443, %r563, %r514, %p150;
	selp.b32 	%r564, %r528, %r526, %p150;
	shfl.sync.bfly.b32	%r565, %r564, 8, 31, -1;
	selp.b32 	%r450, %r526, %r565, %p150;
	selp.b32 	%r451, %r565, %r528, %p150;
	selp.b32 	%r566, %r529, %r527, %p150;
	shfl.sync.bfly.b32	%r567, %r566, 8, 31, -1;
	selp.b32 	%r458, %r527, %r567, %p150;
	selp.b32 	%r459, %r567, %r529, %p150;
	selp.b32 	%r568, %r543, %r541, %p150;
	shfl.sync.bfly.b32	%r569, %r568, 8, 31, -1;
	selp.b32 	%r466, %r541, %r569, %p150;
	selp.b32 	%r467, %r569, %r543, %p150;
	selp.b32 	%r570, %r544, %r542, %p150;
	shfl.sync.bfly.b32	%r571, %r570, 8, 31, -1;
	selp.b32 	%r474, %r542, %r571, %p150;
	selp.b32 	%r475, %r571, %r544, %p150;
	selp.b32 	%r572, %r558, %r556, %p150;
	shfl.sync.bfly.b32	%r573, %r572, 8, 31, -1;
	selp.b32 	%r482, %r556, %r573, %p150;
	selp.b32 	%r483, %r573, %r558, %p150;
	selp.b32 	%r574, %r559, %r557, %p150;
	shfl.sync.bfly.b32	%r575, %r574, 8, 31, -1;
	selp.b32 	%r490, %r557, %r575, %p150;
	selp.b32 	%r491, %r575, %r559, %p150;
	mov.u32 	%r492, 21520;
	// begin inline asm
	prmt.b32 %r433, %r434, %r435, %r492;
	// end inline asm
	mov.u32 	%r496, 30258;
	// begin inline asm
	prmt.b32 %r437, %r434, %r435, %r496;
	// end inline asm
	// begin inline asm
	prmt.b32 %r441, %r442, %r443, %r492;
	// end inline asm
	// begin inline asm
	prmt.b32 %r445, %r442, %r443, %r496;
	// end inline asm
	// begin inline asm
	prmt.b32 %r449, %r450, %r451, %r492;
	// end inline asm
	// begin inline asm
	prmt.b32 %r453, %r450, %r451, %r496;
	// end inline asm
	// begin inline asm
	prmt.b32 %r457, %r458, %r459, %r492;
	// end inline asm
	// begin inline asm
	prmt.b32 %r461, %r458, %r459, %r496;
	// end inline asm
	// begin inline asm
	prmt.b32 %r465, %r466, %r467, %r492;
	// end inline asm
	// begin inline asm
	prmt.b32 %r469, %r466, %r467, %r496;
	// end inline asm
	// begin inline asm
	prmt.b32 %r473, %r474, %r475, %r492;
	// end inline asm
	// begin inline asm
	prmt.b32 %r477, %r474, %r475, %r496;
	// end inline asm
	// begin inline asm
	prmt.b32 %r481, %r482, %r483, %r492;
	// end inline asm
	// begin inline asm
	prmt.b32 %r485, %r482, %r483, %r496;
	// end inline asm
	// begin inline asm
	prmt.b32 %r489, %r490, %r491, %r492;
	// end inline asm
	// begin inline asm
	prmt.b32 %r493, %r490, %r491, %r496;
	// end inline asm
	st.shared.u32 	[%rd11], %r433;
	st.shared.u32 	[%rd12], %r437;
	st.shared.u32 	[%rd13], %r441;
	st.shared.u32 	[%rd14], %r445;
	st.shared.u32 	[%rd15], %r449;
	st.shared.u32 	[%rd16], %r453;
	st.shared.u32 	[%rd17], %r457;
	st.shared.u32 	[%rd18], %r461;
	st.shared.u32 	[%rd19], %r465;
	st.shared.u32 	[%rd20], %r469;
	st.shared.u32 	[%rd21], %r473;
	st.shared.u32 	[%rd22], %r477;
	st.shared.u32 	[%rd23], %r481;
	st.shared.u32 	[%rd24], %r485;
	st.shared.u32 	[%rd25], %r489;
	st.shared.u32 	[%rd26], %r493;
	bar.sync 	0;
	or.b32  	%r46, %r26, %r45;
	shr.u32 	%r2536, %r46, 6;
	mov.u64 	%rd154, %rd30;
	mov.u64 	%rd155, %rd29;
	mov.u64 	%rd156, %rd28;
	mov.u64 	%rd157, %rd27;
	mov.u32 	%r2537, %r2523;
	mov.u32 	%r2538, %r2524;
	mov.u32 	%r2539, %r2525;
	mov.u32 	%r2540, %r2526;
	mov.u32 	%r2543, %r2529;
	mov.u32 	%r2544, %r2530;
	mov.u32 	%r2545, %r2531;
	mov.u32 	%r2546, %r2532;
	mov.u32 	%r2549, %r2521;
$L__BB0_32:                             // %L11381
                                        //   Parent Loop BB0_31 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r2532, %r2548;
	mov.u32 	%r2531, %r2547;
	mov.u32 	%r2530, %r2546;
	mov.u32 	%r2529, %r2545;
	mov.u32 	%r2526, %r2542;
	mov.u32 	%r2525, %r2541;
	mov.u32 	%r2524, %r2540;
	mov.u32 	%r2523, %r2539;
	add.s32 	%r2388, %r46, %r2549;
	bfe.s32 	%r2389, %r2388, 4, 1;
	and.b32  	%r2390, %r2389, 65;
	bfe.s32 	%r2391, %r2388, 3, 1;
	and.b32  	%r2392, %r2391, 130;
	bfe.s32 	%r2393, %r2388, 2, 1;
	and.b32  	%r2394, %r2393, 260;
	and.b32  	%r2395, %r2536, 3;
	mul.lo.s32 	%r2396, %r2395, 2081;
	add.s32 	%r2397, %r29, %r2392;
	add.s32 	%r2398, %r2397, %r2390;
	add.s32 	%r2399, %r2398, %r2394;
	add.s32 	%r2400, %r2399, %r2396;
	add.s32 	%r2401, %r2400, %r28;
	mul.wide.u32 	%rd93, %r2401, 4;
	add.s64 	%rd95, %rd52, %rd93;
	ld.shared.u32 	%r2541, [%rd95];
	// begin inline asm
	mov.b32 %r581, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r592, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r580, %r2541, -2004318072;
	mov.u32 	%r579, 983055;
	// begin inline asm
	lop3.b32 %r578, %r579, %r580, %r581, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r582, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r583, %r581, %r582;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r586, %r578, %r583;
	// end inline asm
	mov.u32 	%r590, 15728880;
	// begin inline asm
	lop3.b32 %r589, %r590, %r580, %r592, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r593, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r594, %r592, %r593;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r597, %r589, %r594;
	// end inline asm
	shr.u32 	%r602, %r580, 8;
	// begin inline asm
	lop3.b32 %r600, %r579, %r602, %r581, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r604, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r605, %r581, %r604;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r608, %r600, %r605;
	// end inline asm
	// begin inline asm
	lop3.b32 %r611, %r590, %r602, %r592, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r615, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r616, %r592, %r615;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r619, %r611, %r616;
	// end inline asm
	// begin inline asm
	mov.b32 %r627, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r638, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r626, %r2537, -2004318072;
	// begin inline asm
	lop3.b32 %r624, %r579, %r626, %r627, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r628, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r629, %r627, %r628;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r632, %r624, %r629;
	// end inline asm
	// begin inline asm
	lop3.b32 %r635, %r590, %r626, %r638, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r639, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r640, %r638, %r639;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r643, %r635, %r640;
	// end inline asm
	shr.u32 	%r648, %r626, 8;
	// begin inline asm
	lop3.b32 %r646, %r579, %r648, %r627, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r650, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r651, %r627, %r650;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r654, %r646, %r651;
	// end inline asm
	// begin inline asm
	lop3.b32 %r657, %r590, %r648, %r638, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r661, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r662, %r638, %r661;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r665, %r657, %r662;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r670, %r163, %r632, %r2521;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r676, %r163, %r643, %r2521;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r682, %r163, %r654, %r2521;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r688, %r163, %r665, %r2521;
	// end inline asm
	// begin inline asm
	mov.b32 %r697, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r708, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r696, %r2523, -2004318072;
	// begin inline asm
	lop3.b32 %r694, %r579, %r696, %r697, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r698, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r699, %r697, %r698;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r702, %r694, %r699;
	// end inline asm
	// begin inline asm
	lop3.b32 %r705, %r590, %r696, %r708, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r709, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r710, %r708, %r709;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r713, %r705, %r710;
	// end inline asm
	shr.u32 	%r718, %r696, 8;
	// begin inline asm
	lop3.b32 %r716, %r579, %r718, %r697, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r720, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r721, %r697, %r720;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r724, %r716, %r721;
	// end inline asm
	// begin inline asm
	lop3.b32 %r727, %r590, %r718, %r708, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r731, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r732, %r708, %r731;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r735, %r727, %r732;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r738, %r194;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r740, %r738, %r702, %r670;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r744, %r194;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r746, %r744, %r713, %r676;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r750, %r194;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r752, %r750, %r724, %r682;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r756, %r194;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r758, %r756, %r735, %r688;
	// end inline asm
	// begin inline asm
	mov.b32 %r767, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r778, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r766, %r2525, -2004318072;
	// begin inline asm
	lop3.b32 %r764, %r579, %r766, %r767, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r768, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r769, %r767, %r768;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r772, %r764, %r769;
	// end inline asm
	// begin inline asm
	lop3.b32 %r775, %r590, %r766, %r778, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r779, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r780, %r778, %r779;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r783, %r775, %r780;
	// end inline asm
	shr.u32 	%r788, %r766, 8;
	// begin inline asm
	lop3.b32 %r786, %r579, %r788, %r767, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r790, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r791, %r767, %r790;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r794, %r786, %r791;
	// end inline asm
	// begin inline asm
	lop3.b32 %r797, %r590, %r788, %r778, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r801, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r802, %r778, %r801;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r805, %r797, %r802;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r810, %r225, %r772, %r740;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r816, %r225, %r783, %r746;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r822, %r225, %r794, %r752;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r828, %r225, %r805, %r758;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r832, %r256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r863, %r832, %r586, %r810;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r838, %r256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r860, %r838, %r597, %r816;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r844, %r256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r872, %r844, %r608, %r822;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r850, %r256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r869, %r850, %r619, %r828;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r856, %r262;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r858, %r856, %r860;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r861, %r259, %r863, %r858;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r865, %r262;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r867, %r865, %r869;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r870, %r259, %r872, %r867;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r874, %r262, %r863;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r877, %r259, %r860, %r874;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r881, %r262, %r872;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r884, %r259, %r869, %r881;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r915, %r912}, {%r265, %r271, %r268, %r274}, {%r861, %r877}, {%r2521, %r2521};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r924, %r921}, {%r265, %r271, %r268, %r274}, {%r870, %r884}, {%r2521, %r2521};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r908, %r280;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r910, %r908, %r912;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r913, %r277, %r915, %r910;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r917, %r280;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r919, %r917, %r921;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r922, %r277, %r924, %r919;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r926, %r280, %r915;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r929, %r277, %r912, %r926;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r933, %r280, %r924;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r936, %r277, %r921, %r933;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r940, %r941}, {%r283, %r289, %r286, %r292}, {%r913, %r929}, {%r2521, %r2521};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r950, %r951}, {%r283, %r289, %r286, %r292}, {%r922, %r936}, {%r2521, %r2521};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r960, %r76, %r940;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r963, %r76, %r941;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r966, %r76, %r950;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r969, %r76, %r951;
	// end inline asm
	// begin inline asm
	mov.b32 %r972, {%rs260, %rs260};
	// end inline asm
	mov.u16 	%rs51, 18176;
	// begin inline asm
	mov.b32 %r973, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r974, %r960, %r972;
	// end inline asm
	// begin inline asm
	min.f16x2 %r977, %r974, %r973;
	// end inline asm
	// begin inline asm
	mov.b32 %r980, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r981, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r982, %r963, %r980;
	// end inline asm
	// begin inline asm
	min.f16x2 %r985, %r982, %r981;
	// end inline asm
	// begin inline asm
	mov.b32 %r988, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r989, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r990, %r966, %r988;
	// end inline asm
	// begin inline asm
	min.f16x2 %r993, %r990, %r989;
	// end inline asm
	// begin inline asm
	mov.b32 %r996, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r997, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r998, %r969, %r996;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1001, %r998, %r997;
	// end inline asm
	mov.u16 	%rs65, 26112;
	// begin inline asm
	mov.b32 %r1007, {%rs65, %rs65};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1005, %r977, %r1007;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1008, %r985, %r1007;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1011, %r993, %r1007;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1014, %r1001, %r1007;
	// end inline asm
	mov.u32 	%r1020, 25152;
	// begin inline asm
	prmt.b32 %r1017, %r1005, %r1011, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1021, %r1008, %r1014, %r1020;
	// end inline asm
	shl.b32 	%r1028, %r1021, 4;
	mov.u32 	%r1026, 252645135;
	// begin inline asm
	lop3.b32 %r1025, %r1026, %r1017, %r1028, 202;
	// end inline asm
	st.shared.u32 	[%rd154], %r1025;
	add.s32 	%r2402, %r30, %r2392;
	add.s32 	%r2403, %r2402, %r2390;
	add.s32 	%r2404, %r2403, %r2394;
	add.s32 	%r2405, %r2404, %r2396;
	add.s32 	%r2406, %r2405, %r28;
	mul.wide.u32 	%rd96, %r2406, 4;
	add.s64 	%rd97, %rd52, %rd96;
	ld.shared.u32 	%r2542, [%rd97];
	// begin inline asm
	mov.b32 %r1034, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1045, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1033, %r2542, -2004318072;
	// begin inline asm
	lop3.b32 %r1031, %r579, %r1033, %r1034, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1035, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1036, %r1034, %r1035;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1039, %r1031, %r1036;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1042, %r590, %r1033, %r1045, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1046, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1047, %r1045, %r1046;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1050, %r1042, %r1047;
	// end inline asm
	shr.u32 	%r1055, %r1033, 8;
	// begin inline asm
	lop3.b32 %r1053, %r579, %r1055, %r1034, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1057, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1058, %r1034, %r1057;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1061, %r1053, %r1058;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1064, %r590, %r1055, %r1045, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1068, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1069, %r1045, %r1068;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1072, %r1064, %r1069;
	// end inline asm
	// begin inline asm
	mov.b32 %r1080, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1091, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1079, %r2538, -2004318072;
	// begin inline asm
	lop3.b32 %r1077, %r579, %r1079, %r1080, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1081, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1082, %r1080, %r1081;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1085, %r1077, %r1082;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1088, %r590, %r1079, %r1091, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1092, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1093, %r1091, %r1092;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1096, %r1088, %r1093;
	// end inline asm
	shr.u32 	%r1101, %r1079, 8;
	// begin inline asm
	lop3.b32 %r1099, %r579, %r1101, %r1080, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1103, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1104, %r1080, %r1103;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1107, %r1099, %r1104;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1110, %r590, %r1101, %r1091, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1114, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1115, %r1091, %r1114;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1118, %r1110, %r1115;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1123, %r163, %r1085, %r2521;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1129, %r163, %r1096, %r2521;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1135, %r163, %r1107, %r2521;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1141, %r163, %r1118, %r2521;
	// end inline asm
	// begin inline asm
	mov.b32 %r1150, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1161, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1149, %r2524, -2004318072;
	// begin inline asm
	lop3.b32 %r1147, %r579, %r1149, %r1150, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1151, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1152, %r1150, %r1151;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1155, %r1147, %r1152;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1158, %r590, %r1149, %r1161, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1162, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1163, %r1161, %r1162;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1166, %r1158, %r1163;
	// end inline asm
	shr.u32 	%r1171, %r1149, 8;
	// begin inline asm
	lop3.b32 %r1169, %r579, %r1171, %r1150, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1173, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1174, %r1150, %r1173;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1177, %r1169, %r1174;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1180, %r590, %r1171, %r1161, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1184, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1185, %r1161, %r1184;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1188, %r1180, %r1185;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1191, %r194;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1193, %r1191, %r1155, %r1123;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1197, %r194;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1199, %r1197, %r1166, %r1129;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1203, %r194;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1205, %r1203, %r1177, %r1135;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1209, %r194;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1211, %r1209, %r1188, %r1141;
	// end inline asm
	// begin inline asm
	mov.b32 %r1220, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1231, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1219, %r2526, -2004318072;
	// begin inline asm
	lop3.b32 %r1217, %r579, %r1219, %r1220, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1221, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1222, %r1220, %r1221;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1225, %r1217, %r1222;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1228, %r590, %r1219, %r1231, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1232, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1233, %r1231, %r1232;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1236, %r1228, %r1233;
	// end inline asm
	shr.u32 	%r1241, %r1219, 8;
	// begin inline asm
	lop3.b32 %r1239, %r579, %r1241, %r1220, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1243, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1244, %r1220, %r1243;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1247, %r1239, %r1244;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1250, %r590, %r1241, %r1231, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1254, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1255, %r1231, %r1254;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1258, %r1250, %r1255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1263, %r225, %r1225, %r1193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1269, %r225, %r1236, %r1199;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1275, %r225, %r1247, %r1205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1281, %r225, %r1258, %r1211;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1285, %r256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1316, %r1285, %r1039, %r1263;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1291, %r256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1313, %r1291, %r1050, %r1269;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1297, %r256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1325, %r1297, %r1061, %r1275;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1303, %r256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1322, %r1303, %r1072, %r1281;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1309, %r262;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1311, %r1309, %r1313;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1314, %r259, %r1316, %r1311;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1318, %r262;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1320, %r1318, %r1322;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1323, %r259, %r1325, %r1320;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1327, %r262, %r1316;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1330, %r259, %r1313, %r1327;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1334, %r262, %r1325;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1337, %r259, %r1322, %r1334;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1368, %r1365}, {%r265, %r271, %r268, %r274}, {%r1314, %r1330}, {%r2521, %r2521};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1377, %r1374}, {%r265, %r271, %r268, %r274}, {%r1323, %r1337}, {%r2521, %r2521};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1361, %r280;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1363, %r1361, %r1365;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1366, %r277, %r1368, %r1363;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1370, %r280;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1372, %r1370, %r1374;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1375, %r277, %r1377, %r1372;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1379, %r280, %r1368;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1382, %r277, %r1365, %r1379;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1386, %r280, %r1377;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1389, %r277, %r1374, %r1386;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1393, %r1394}, {%r283, %r289, %r286, %r292}, {%r1366, %r1382}, {%r2521, %r2521};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1403, %r1404}, {%r283, %r289, %r286, %r292}, {%r1375, %r1389}, {%r2521, %r2521};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1413, %r76, %r1393;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1416, %r76, %r1394;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1419, %r76, %r1403;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1422, %r76, %r1404;
	// end inline asm
	// begin inline asm
	mov.b32 %r1425, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1426, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1427, %r1413, %r1425;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1430, %r1427, %r1426;
	// end inline asm
	// begin inline asm
	mov.b32 %r1433, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1434, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1435, %r1416, %r1433;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1438, %r1435, %r1434;
	// end inline asm
	// begin inline asm
	mov.b32 %r1441, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1442, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1443, %r1419, %r1441;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1446, %r1443, %r1442;
	// end inline asm
	// begin inline asm
	mov.b32 %r1449, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1450, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1451, %r1422, %r1449;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1454, %r1451, %r1450;
	// end inline asm
	// begin inline asm
	mov.b32 %r1460, {%rs65, %rs65};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1458, %r1430, %r1460;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1461, %r1438, %r1460;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1464, %r1446, %r1460;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1467, %r1454, %r1460;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1470, %r1458, %r1464, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1474, %r1461, %r1467, %r1020;
	// end inline asm
	shl.b32 	%r1481, %r1474, 4;
	// begin inline asm
	lop3.b32 %r1478, %r1026, %r1470, %r1481, 202;
	// end inline asm
	st.shared.u32 	[%rd155], %r1478;
	add.s32 	%r2407, %r31, %r2390;
	add.s32 	%r2408, %r2407, %r2392;
	add.s32 	%r2409, %r2408, %r2394;
	add.s32 	%r2410, %r2409, %r2396;
	add.s32 	%r2411, %r2410, %r28;
	mul.wide.u32 	%rd98, %r2411, 4;
	add.s64 	%rd99, %rd52, %rd98;
	ld.shared.u32 	%r2547, [%rd99];
	// begin inline asm
	mov.b32 %r1487, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1498, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1486, %r2547, -2004318072;
	// begin inline asm
	lop3.b32 %r1484, %r579, %r1486, %r1487, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1488, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1489, %r1487, %r1488;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1492, %r1484, %r1489;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1495, %r590, %r1486, %r1498, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1499, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1500, %r1498, %r1499;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1503, %r1495, %r1500;
	// end inline asm
	shr.u32 	%r1508, %r1486, 8;
	// begin inline asm
	lop3.b32 %r1506, %r579, %r1508, %r1487, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1510, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1511, %r1487, %r1510;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1514, %r1506, %r1511;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1517, %r590, %r1508, %r1498, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1521, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1522, %r1498, %r1521;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1525, %r1517, %r1522;
	// end inline asm
	// begin inline asm
	mov.b32 %r1533, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1544, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1532, %r2543, -2004318072;
	// begin inline asm
	lop3.b32 %r1530, %r579, %r1532, %r1533, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1534, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1535, %r1533, %r1534;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1538, %r1530, %r1535;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1541, %r590, %r1532, %r1544, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1545, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1546, %r1544, %r1545;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1549, %r1541, %r1546;
	// end inline asm
	shr.u32 	%r1554, %r1532, 8;
	// begin inline asm
	lop3.b32 %r1552, %r579, %r1554, %r1533, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1556, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1557, %r1533, %r1556;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1560, %r1552, %r1557;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1563, %r590, %r1554, %r1544, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1567, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1568, %r1544, %r1567;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1571, %r1563, %r1568;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1576, %r163, %r1538, %r2521;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1582, %r163, %r1549, %r2521;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1588, %r163, %r1560, %r2521;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1594, %r163, %r1571, %r2521;
	// end inline asm
	// begin inline asm
	mov.b32 %r1603, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1614, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1602, %r2529, -2004318072;
	// begin inline asm
	lop3.b32 %r1600, %r579, %r1602, %r1603, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1604, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1605, %r1603, %r1604;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1608, %r1600, %r1605;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1611, %r590, %r1602, %r1614, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1615, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1616, %r1614, %r1615;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1619, %r1611, %r1616;
	// end inline asm
	shr.u32 	%r1624, %r1602, 8;
	// begin inline asm
	lop3.b32 %r1622, %r579, %r1624, %r1603, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1626, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1627, %r1603, %r1626;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1630, %r1622, %r1627;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1633, %r590, %r1624, %r1614, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1637, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1638, %r1614, %r1637;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1641, %r1633, %r1638;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1644, %r194;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1646, %r1644, %r1608, %r1576;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1650, %r194;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1652, %r1650, %r1619, %r1582;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1656, %r194;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1658, %r1656, %r1630, %r1588;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1662, %r194;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1664, %r1662, %r1641, %r1594;
	// end inline asm
	// begin inline asm
	mov.b32 %r1673, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1684, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1672, %r2531, -2004318072;
	// begin inline asm
	lop3.b32 %r1670, %r579, %r1672, %r1673, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1674, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1675, %r1673, %r1674;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1678, %r1670, %r1675;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1681, %r590, %r1672, %r1684, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1685, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1686, %r1684, %r1685;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1689, %r1681, %r1686;
	// end inline asm
	shr.u32 	%r1694, %r1672, 8;
	// begin inline asm
	lop3.b32 %r1692, %r579, %r1694, %r1673, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1696, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1697, %r1673, %r1696;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1700, %r1692, %r1697;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1703, %r590, %r1694, %r1684, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1707, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1708, %r1684, %r1707;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1711, %r1703, %r1708;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1716, %r225, %r1678, %r1646;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1722, %r225, %r1689, %r1652;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1728, %r225, %r1700, %r1658;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1734, %r225, %r1711, %r1664;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1738, %r256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1769, %r1738, %r1492, %r1716;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1744, %r256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1766, %r1744, %r1503, %r1722;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1750, %r256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1778, %r1750, %r1514, %r1728;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1756, %r256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1775, %r1756, %r1525, %r1734;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1762, %r262;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1764, %r1762, %r1766;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1767, %r259, %r1769, %r1764;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1771, %r262;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1773, %r1771, %r1775;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1776, %r259, %r1778, %r1773;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1780, %r262, %r1769;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1783, %r259, %r1766, %r1780;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1787, %r262, %r1778;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1790, %r259, %r1775, %r1787;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1821, %r1818}, {%r265, %r271, %r268, %r274}, {%r1767, %r1783}, {%r2521, %r2521};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1830, %r1827}, {%r265, %r271, %r268, %r274}, {%r1776, %r1790}, {%r2521, %r2521};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1814, %r280;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1816, %r1814, %r1818;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1819, %r277, %r1821, %r1816;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1823, %r280;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1825, %r1823, %r1827;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1828, %r277, %r1830, %r1825;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1832, %r280, %r1821;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1835, %r277, %r1818, %r1832;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1839, %r280, %r1830;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1842, %r277, %r1827, %r1839;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1846, %r1847}, {%r283, %r289, %r286, %r292}, {%r1819, %r1835}, {%r2521, %r2521};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1856, %r1857}, {%r283, %r289, %r286, %r292}, {%r1828, %r1842}, {%r2521, %r2521};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1866, %r76, %r1846;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1869, %r76, %r1847;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1872, %r76, %r1856;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1875, %r76, %r1857;
	// end inline asm
	// begin inline asm
	mov.b32 %r1878, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1879, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1880, %r1866, %r1878;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1883, %r1880, %r1879;
	// end inline asm
	// begin inline asm
	mov.b32 %r1886, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1887, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1888, %r1869, %r1886;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1891, %r1888, %r1887;
	// end inline asm
	// begin inline asm
	mov.b32 %r1894, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1895, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1896, %r1872, %r1894;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1899, %r1896, %r1895;
	// end inline asm
	// begin inline asm
	mov.b32 %r1902, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1903, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1904, %r1875, %r1902;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1907, %r1904, %r1903;
	// end inline asm
	// begin inline asm
	mov.b32 %r1913, {%rs65, %rs65};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1911, %r1883, %r1913;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1914, %r1891, %r1913;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1917, %r1899, %r1913;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1920, %r1907, %r1913;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1923, %r1911, %r1917, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1927, %r1914, %r1920, %r1020;
	// end inline asm
	shl.b32 	%r1934, %r1927, 4;
	// begin inline asm
	lop3.b32 %r1931, %r1026, %r1923, %r1934, 202;
	// end inline asm
	st.shared.u32 	[%rd156], %r1931;
	add.s32 	%r2412, %r32, %r2390;
	add.s32 	%r2413, %r2412, %r2392;
	add.s32 	%r2414, %r2413, %r2394;
	add.s32 	%r2415, %r2414, %r2396;
	add.s32 	%r2416, %r2415, %r28;
	mul.wide.u32 	%rd100, %r2416, 4;
	add.s64 	%rd101, %rd52, %rd100;
	ld.shared.u32 	%r2548, [%rd101];
	// begin inline asm
	mov.b32 %r1940, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1951, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1939, %r2548, -2004318072;
	// begin inline asm
	lop3.b32 %r1937, %r579, %r1939, %r1940, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1941, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1942, %r1940, %r1941;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1945, %r1937, %r1942;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1948, %r590, %r1939, %r1951, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1952, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1953, %r1951, %r1952;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1956, %r1948, %r1953;
	// end inline asm
	shr.u32 	%r1961, %r1939, 8;
	// begin inline asm
	lop3.b32 %r1959, %r579, %r1961, %r1940, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1963, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1964, %r1940, %r1963;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1967, %r1959, %r1964;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1970, %r590, %r1961, %r1951, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1974, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1975, %r1951, %r1974;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1978, %r1970, %r1975;
	// end inline asm
	// begin inline asm
	mov.b32 %r1986, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1997, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1985, %r2544, -2004318072;
	// begin inline asm
	lop3.b32 %r1983, %r579, %r1985, %r1986, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1987, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1988, %r1986, %r1987;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1991, %r1983, %r1988;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1994, %r590, %r1985, %r1997, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1998, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1999, %r1997, %r1998;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2002, %r1994, %r1999;
	// end inline asm
	shr.u32 	%r2007, %r1985, 8;
	// begin inline asm
	lop3.b32 %r2005, %r579, %r2007, %r1986, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2009, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2010, %r1986, %r2009;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2013, %r2005, %r2010;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2016, %r590, %r2007, %r1997, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2020, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2021, %r1997, %r2020;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2024, %r2016, %r2021;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2029, %r163, %r1991, %r2521;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2035, %r163, %r2002, %r2521;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2041, %r163, %r2013, %r2521;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2047, %r163, %r2024, %r2521;
	// end inline asm
	// begin inline asm
	mov.b32 %r2056, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r2067, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r2055, %r2530, -2004318072;
	// begin inline asm
	lop3.b32 %r2053, %r579, %r2055, %r2056, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2057, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2058, %r2056, %r2057;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2061, %r2053, %r2058;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2064, %r590, %r2055, %r2067, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2068, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2069, %r2067, %r2068;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2072, %r2064, %r2069;
	// end inline asm
	shr.u32 	%r2077, %r2055, 8;
	// begin inline asm
	lop3.b32 %r2075, %r579, %r2077, %r2056, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2079, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2080, %r2056, %r2079;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2083, %r2075, %r2080;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2086, %r590, %r2077, %r2067, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2090, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2091, %r2067, %r2090;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2094, %r2086, %r2091;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2097, %r194;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2099, %r2097, %r2061, %r2029;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2103, %r194;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2105, %r2103, %r2072, %r2035;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2109, %r194;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2111, %r2109, %r2083, %r2041;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2115, %r194;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2117, %r2115, %r2094, %r2047;
	// end inline asm
	// begin inline asm
	mov.b32 %r2126, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r2137, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r2125, %r2532, -2004318072;
	// begin inline asm
	lop3.b32 %r2123, %r579, %r2125, %r2126, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2127, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2128, %r2126, %r2127;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2131, %r2123, %r2128;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2134, %r590, %r2125, %r2137, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2138, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2139, %r2137, %r2138;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2142, %r2134, %r2139;
	// end inline asm
	shr.u32 	%r2147, %r2125, 8;
	// begin inline asm
	lop3.b32 %r2145, %r579, %r2147, %r2126, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2149, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2150, %r2126, %r2149;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2153, %r2145, %r2150;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2156, %r590, %r2147, %r2137, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2160, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2161, %r2137, %r2160;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2164, %r2156, %r2161;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2169, %r225, %r2131, %r2099;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2175, %r225, %r2142, %r2105;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2181, %r225, %r2153, %r2111;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2187, %r225, %r2164, %r2117;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2191, %r256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2222, %r2191, %r1945, %r2169;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2197, %r256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2219, %r2197, %r1956, %r2175;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2203, %r256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2231, %r2203, %r1967, %r2181;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2209, %r256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2228, %r2209, %r1978, %r2187;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2215, %r262;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2217, %r2215, %r2219;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2220, %r259, %r2222, %r2217;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2224, %r262;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2226, %r2224, %r2228;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2229, %r259, %r2231, %r2226;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2233, %r262, %r2222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2236, %r259, %r2219, %r2233;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2240, %r262, %r2231;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2243, %r259, %r2228, %r2240;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2274, %r2271}, {%r265, %r271, %r268, %r274}, {%r2220, %r2236}, {%r2521, %r2521};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2283, %r2280}, {%r265, %r271, %r268, %r274}, {%r2229, %r2243}, {%r2521, %r2521};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2267, %r280;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2269, %r2267, %r2271;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2272, %r277, %r2274, %r2269;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2276, %r280;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2278, %r2276, %r2280;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2281, %r277, %r2283, %r2278;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2285, %r280, %r2274;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2288, %r277, %r2271, %r2285;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2292, %r280, %r2283;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2295, %r277, %r2280, %r2292;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2299, %r2300}, {%r283, %r289, %r286, %r292}, {%r2272, %r2288}, {%r2521, %r2521};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2309, %r2310}, {%r283, %r289, %r286, %r292}, {%r2281, %r2295}, {%r2521, %r2521};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2319, %r76, %r2299;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2322, %r76, %r2300;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2325, %r76, %r2309;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2328, %r76, %r2310;
	// end inline asm
	// begin inline asm
	mov.b32 %r2331, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r2332, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2333, %r2319, %r2331;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2336, %r2333, %r2332;
	// end inline asm
	// begin inline asm
	mov.b32 %r2339, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r2340, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2341, %r2322, %r2339;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2344, %r2341, %r2340;
	// end inline asm
	// begin inline asm
	mov.b32 %r2347, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r2348, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2349, %r2325, %r2347;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2352, %r2349, %r2348;
	// end inline asm
	// begin inline asm
	mov.b32 %r2355, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r2356, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2357, %r2328, %r2355;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2360, %r2357, %r2356;
	// end inline asm
	// begin inline asm
	mov.b32 %r2366, {%rs65, %rs65};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2364, %r2336, %r2366;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2367, %r2344, %r2366;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2370, %r2352, %r2366;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2373, %r2360, %r2366;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2376, %r2364, %r2370, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2380, %r2367, %r2373, %r1020;
	// end inline asm
	shl.b32 	%r2387, %r2380, 4;
	// begin inline asm
	lop3.b32 %r2384, %r1026, %r2376, %r2387, 202;
	// end inline asm
	st.shared.u32 	[%rd157], %r2384;
	add.s32 	%r2549, %r2549, 64;
	add.s64 	%rd157, %rd157, 8324;
	add.s64 	%rd156, %rd156, 8324;
	add.s64 	%rd155, %rd155, 8324;
	add.s64 	%rd154, %rd154, 8324;
	add.s32 	%r2536, %r2536, 1;
	setp.eq.s32 	%p163, %r2549, 256;
	mov.u32 	%r2537, %r2523;
	mov.u32 	%r2538, %r2524;
	mov.u32 	%r2539, %r2525;
	mov.u32 	%r2540, %r2526;
	mov.u32 	%r2543, %r2529;
	mov.u32 	%r2544, %r2530;
	mov.u32 	%r2545, %r2531;
	mov.u32 	%r2546, %r2532;
	@%p163 bra 	$L__BB0_33;
	bra.uni 	$L__BB0_32;
$L__BB0_33:                             // %guard_exit10758
                                        //   in Loop: Header=BB0_31 Depth=1
	bar.sync 	0;
	ld.shared.u32 	%r2422, [%rd6];
	ld.shared.u32 	%r2423, [%rd7+128];
	ld.shared.u32 	%r2430, [%rd8+4];
	ld.shared.u32 	%r2431, [%rd9+128];
	ld.shared.u32 	%r2438, [%rd6+8324];
	ld.shared.u32 	%r2439, [%rd7+8452];
	ld.shared.u32 	%r2446, [%rd8+8328];
	ld.shared.u32 	%r2447, [%rd9+8452];
	ld.shared.u32 	%r2454, [%rd6+16648];
	ld.shared.u32 	%r2455, [%rd7+16776];
	ld.shared.u32 	%r2462, [%rd8+16652];
	ld.shared.u32 	%r2463, [%rd9+16776];
	ld.shared.u32 	%r2470, [%rd6+24972];
	ld.shared.u32 	%r2471, [%rd7+25100];
	ld.shared.u32 	%r2478, [%rd8+24976];
	ld.shared.u32 	%r2479, [%rd9+25100];
	// begin inline asm
	prmt.b32 %r2417, %r2422, %r2423, %r492;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2421, %r2422, %r2423, %r496;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2425, %r2430, %r2431, %r492;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2429, %r2430, %r2431, %r496;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2433, %r2438, %r2439, %r492;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2437, %r2438, %r2439, %r496;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2441, %r2446, %r2447, %r492;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2445, %r2446, %r2447, %r496;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2449, %r2454, %r2455, %r492;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2453, %r2454, %r2455, %r496;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2457, %r2462, %r2463, %r492;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2461, %r2462, %r2463, %r496;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2465, %r2470, %r2471, %r492;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2469, %r2470, %r2471, %r496;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2473, %r2478, %r2479, %r492;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2477, %r2478, %r2479, %r496;
	// end inline asm
	selp.b32 	%r2481, %r2421, %r2417, %p150;
	shfl.sync.bfly.b32	%r91, %r2481, 8, 31, -1;
	selp.b32 	%r2482, %r2429, %r2425, %p150;
	shfl.sync.bfly.b32	%r92, %r2482, 8, 31, -1;
	selp.b32 	%r2483, %r2437, %r2433, %p150;
	shfl.sync.bfly.b32	%r2484, %r2483, 8, 31, -1;
	selp.b32 	%r2485, %r2445, %r2441, %p150;
	shfl.sync.bfly.b32	%r2486, %r2485, 8, 31, -1;
	selp.b32 	%r2487, %r2453, %r2449, %p150;
	shfl.sync.bfly.b32	%r2488, %r2487, 8, 31, -1;
	selp.b32 	%r2489, %r2461, %r2457, %p150;
	shfl.sync.bfly.b32	%r2490, %r2489, 8, 31, -1;
	selp.b32 	%r2491, %r2469, %r2465, %p150;
	shfl.sync.bfly.b32	%r2492, %r2491, 8, 31, -1;
	selp.b32 	%r2493, %r2477, %r2473, %p150;
	shfl.sync.bfly.b32	%r2494, %r2493, 8, 31, -1;
	and.b32  	%r2495, %r45, 32512;
	setp.eq.s32 	%p165, %r2495, 0;
	shl.b32 	%r2522, %r45, 10;
	@%p165 bra 	$L__BB0_35;
// %bb.34:                              // %pass9898
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r2496, %r92, %r2429, %p150;
	selp.b32 	%r2497, %r2425, %r92, %p150;
	selp.b32 	%r2498, %r91, %r2421, %p150;
	selp.b32 	%r2499, %r2417, %r91, %p150;
	or.b32  	%r2501, %r2522, %r21;
	or.b32  	%r2502, %r2501, %r23;
	or.b32  	%r2503, %r2502, %r27;
	cvt.u64.u32 	%rd102, %r2503;
	add.s64 	%rd103, %rd102, %rd10;
	shr.u64 	%rd104, %rd103, 39;
	add.s64 	%rd105, %rd103, %rd104;
	shr.s64 	%rd106, %rd105, 25;
	setp.lt.s64 	%p167, %rd103, 0;
	and.b64  	%rd107, %rd105, -33554432;
	setp.ne.s64 	%p168, %rd107, %rd103;
	and.pred  	%p169, %p167, %p168;
	selp.u64 	%rd108, 1, 0, %p169;
	sub.s64 	%rd109, %rd108, %rd106;
	shl.b64 	%rd110, %rd109, 25;
	add.s64 	%rd111, %rd110, %rd103;
	shl.b64 	%rd112, %rd111, 2;
	add.s64 	%rd113, %rd3, %rd112;
	st.global.v4.u32 	[%rd113], {%r2499, %r2497, %r2498, %r2496};
$L__BB0_35:                             // %pass9973
                                        //   in Loop: Header=BB0_31 Depth=1
	or.b32  	%r85, %r45, 64;
	setp.lt.u32 	%p170, %r85, 192;
	@%p170 bra 	$L__BB0_37;
// %bb.36:                              // %pass9996
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r93, %r2433, %r2484, %p150;
	selp.b32 	%r94, %r2484, %r2437, %p150;
	selp.b32 	%r95, %r2441, %r2486, %p150;
	selp.b32 	%r96, %r2486, %r2445, %p150;
	shl.b32 	%r2504, %r85, 10;
	or.b32  	%r2505, %r2504, %r21;
	or.b32  	%r2506, %r2505, %r23;
	or.b32  	%r2507, %r27, %r2506;
	cvt.u64.u32 	%rd114, %r2507;
	add.s64 	%rd115, %rd114, %rd10;
	shr.u64 	%rd116, %rd115, 39;
	add.s64 	%rd117, %rd115, %rd116;
	shr.s64 	%rd118, %rd117, 25;
	setp.lt.s64 	%p171, %rd115, 0;
	and.b64  	%rd119, %rd117, -33554432;
	setp.ne.s64 	%p172, %rd119, %rd115;
	and.pred  	%p173, %p171, %p172;
	selp.u64 	%rd120, 1, 0, %p173;
	sub.s64 	%rd121, %rd120, %rd118;
	shl.b64 	%rd122, %rd121, 25;
	add.s64 	%rd123, %rd122, %rd115;
	shl.b64 	%rd124, %rd123, 2;
	add.s64 	%rd125, %rd3, %rd124;
	st.global.v4.u32 	[%rd125], {%r93, %r95, %r94, %r96};
$L__BB0_37:                             // %pass10071
                                        //   in Loop: Header=BB0_31 Depth=1
	or.b32  	%r86, %r45, 128;
	selp.b32 	%r101, %r2465, %r2492, %p150;
	selp.b32 	%r102, %r2492, %r2469, %p150;
	selp.b32 	%r103, %r2473, %r2494, %p150;
	selp.b32 	%r104, %r2494, %r2477, %p150;
	setp.lt.u32 	%p174, %r86, 192;
	@%p174 bra 	$L__BB0_39;
// %bb.38:                              // %pass10094
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r97, %r2449, %r2488, %p150;
	selp.b32 	%r98, %r2488, %r2453, %p150;
	selp.b32 	%r99, %r2457, %r2490, %p150;
	selp.b32 	%r100, %r2490, %r2461, %p150;
	shl.b32 	%r2508, %r86, 10;
	or.b32  	%r2509, %r2508, %r21;
	or.b32  	%r2510, %r2509, %r23;
	or.b32  	%r2511, %r27, %r2510;
	cvt.u64.u32 	%rd126, %r2511;
	add.s64 	%rd127, %rd126, %rd10;
	shr.u64 	%rd128, %rd127, 39;
	add.s64 	%rd129, %rd127, %rd128;
	shr.s64 	%rd130, %rd129, 25;
	setp.lt.s64 	%p175, %rd127, 0;
	and.b64  	%rd131, %rd129, -33554432;
	setp.ne.s64 	%p176, %rd131, %rd127;
	and.pred  	%p177, %p175, %p176;
	selp.u64 	%rd132, 1, 0, %p177;
	sub.s64 	%rd133, %rd132, %rd130;
	shl.b64 	%rd134, %rd133, 25;
	add.s64 	%rd135, %rd134, %rd127;
	shl.b64 	%rd136, %rd135, 2;
	add.s64 	%rd137, %rd3, %rd136;
	st.global.v4.u32 	[%rd137], {%r97, %r99, %r98, %r100};
	bra.uni 	$L__BB0_39;
$L__BB0_40:                             // %L21897
	st.global.u32 	[%rd5], %r2521;
	ret;
$L__BB0_9:                              // %L177
	mov.u32 	%r2520, 2;
	st.global.u32 	[%rd5], %r2520;
	mov.u64 	%rd152, exception2044;
	cvta.global.u64 	%rd153, %rd152;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd153;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd43;
	st.param.b32 	[param0+8], %r105;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 7
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_12:                             // %L283
	mov.u32 	%r2519, 3;
	st.global.u32 	[%rd5], %r2519;
	mov.u64 	%rd150, exception2044;
	cvta.global.u64 	%rd151, %rd150;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd151;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd43;
	st.param.b32 	[param0+8], %r105;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd44, exception1;
	cvta.global.u64 	%rd45, %rd44;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd45;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd43;
	st.param.b32 	[param0+8], %r105;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_3:                              // %L24
	mov.u64 	%rd46, exception1;
	cvta.global.u64 	%rd47, %rd46;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd47;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd43;
	st.param.b32 	[param0+8], %r105;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
