Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/pipeline_28.v" into library work
Parsing module <pipeline_28>.
Analyzing Verilog file "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/toggle_map_20.v" into library work
Parsing module <toggle_map_20>.
Analyzing Verilog file "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/shift_cursor_21.v" into library work
Parsing module <shift_cursor_21>.
Analyzing Verilog file "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/seven_seg_24.v" into library work
Parsing module <seven_seg_24>.
Analyzing Verilog file "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/gen_map_19.v" into library work
Parsing module <gen_map_19>.
Analyzing Verilog file "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/edge_detector_4.v" into library work
Parsing module <edge_detector_4>.
Analyzing Verilog file "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/decimal2_22.v" into library work
Parsing module <decimal2_22>.
Analyzing Verilog file "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/counter_18.v" into library work
Parsing module <counter_18>.
Analyzing Verilog file "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/button_conditioner_5.v" into library work
Parsing module <button_conditioner_5>.
Analyzing Verilog file "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/processor_2.v" into library work
Parsing module <processor_2>.
Analyzing Verilog file "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/counter_3.v" into library work
Parsing module <counter_3>.
Analyzing Verilog file "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <processor_2>.

Elaborating module <edge_detector_4>.

Elaborating module <button_conditioner_5>.

Elaborating module <pipeline_28>.

Elaborating module <counter_18>.

Elaborating module <gen_map_19>.
WARNING:HDLCompiler:413 - "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/gen_map_19.v" Line 16: Result of 5-bit expression is truncated to fit in 1-bit target.

Elaborating module <toggle_map_20>.
WARNING:HDLCompiler:413 - "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/toggle_map_20.v" Line 23: Result of 25-bit expression is truncated to fit in 1-bit target.

Elaborating module <shift_cursor_21>.
WARNING:HDLCompiler:413 - "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/shift_cursor_21.v" Line 18: Result of 25-bit expression is truncated to fit in 1-bit target.

Elaborating module <decimal2_22>.
WARNING:HDLCompiler:413 - "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/decimal2_22.v" Line 22: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/decimal2_22.v" Line 26: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/decimal2_22.v" Line 30: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/decimal2_22.v" Line 34: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/decimal2_22.v" Line 38: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/decimal2_22.v" Line 42: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/decimal2_22.v" Line 46: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/decimal2_22.v" Line 50: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/decimal2_22.v" Line 54: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/decimal2_22.v" Line 58: Result of 8-bit expression is truncated to fit in 4-bit target.

Elaborating module <seven_seg_24>.
ERROR:HDLCompiler:78 - "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/processor_2.v" Line 348: non constant math functions is not yet supported for synthesis
Module processor_2 remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "D:/50.002-Computation-Structure/Mojo/InSync/work/planAhead/InSync/InSync.srcs/sources_1/imports/verilog/processor_2.v" Line 7: Empty module <processor_2> remains a black box.

Elaborating module <counter_3>.
--> 

Total memory usage is 242484 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    0 (   0 filtered)

