Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Sun Aug 31 14:54:15 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab1_gd_impl_1.twr lab1_gd_impl_1.udb -gui -msgset C:/Users/gdavis/Desktop/E155-Lab-1/fpga/lab1_gd/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 48.4127%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
s[0]                                    |                     input
s[1]                                    |                     input
s[2]                                    |                     input
s[3]                                    |                     input
seg[0]                                  |                    output
seg[1]                                  |                    output
seg[2]                                  |                    output
seg[3]                                  |                    output
seg[4]                                  |                    output
seg[5]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter_9__i15/D                         |   10.757 ns 
counter_9__i14/D                         |   11.589 ns 
counter_9__i13/D                         |   11.866 ns 
counter_9__i12/D                         |   12.143 ns 
counter_9__i11/D                         |   12.420 ns 
counter_9__i10/D                         |   12.697 ns 
counter_9__i9/D                          |   12.974 ns 
counter_9__i8/D                          |   13.251 ns 
counter_9__i7/D                          |   13.528 ns 
counter_9__i6/D                          |   14.360 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_9__i0/Q  (SLICE_R8C13A)
Path End         : counter_9__i15/D  (SLICE_R8C15A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 17
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.757 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
int_osc                                                      NET DELAY               5.499                  5.499  10      
counter_9__i0/CK                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_9__i0/CK->counter_9__i0/Q         SLICE_R8C13A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
led_control/counter[0]                                       NET DELAY               2.022                  8.909  2       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C13A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n229                                                         NET DELAY               0.000                  9.252  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C13B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n562                                                         NET DELAY               0.000                  9.529  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C13B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n231                                                         NET DELAY               0.000                  9.806  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C13C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n565                                                         NET DELAY               0.000                 10.083  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C13C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n233                                                         NET DELAY               0.000                 10.360  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C13D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n568                                                         NET DELAY               0.000                 10.637  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C13D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n235                                                         NET DELAY               0.555                 11.469  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C14A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n571                                                         NET DELAY               0.000                 11.746  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C14A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n237                                                         NET DELAY               0.000                 12.023  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C14B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n574                                                         NET DELAY               0.000                 12.300  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C14B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n239                                                         NET DELAY               0.000                 12.577  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C14C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n577                                                         NET DELAY               0.000                 12.854  2       
counter_9_add_4_13/CI1->counter_9_add_4_13/CO1
                                          SLICE_R8C14C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n241                                                         NET DELAY               0.000                 13.131  2       
counter_9_add_4_15/CI0->counter_9_add_4_15/CO0
                                          SLICE_R8C14D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n580                                                         NET DELAY               0.000                 13.408  2       
counter_9_add_4_15/CI1->counter_9_add_4_15/CO1
                                          SLICE_R8C14D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n243                                                         NET DELAY               1.216                 14.901  2       
counter_9_add_4_17/D0->counter_9_add_4_17/S0
                                          SLICE_R8C15A       D0_TO_F0_DELAY          0.476                 15.377  1       
counter_15__N_1[15]                                          NET DELAY               0.000                 15.377  1       
counter_9__i15/D                                             ENDPOINT                0.000                 15.377  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
int_osc                                                      NET DELAY               5.499                 26.332  10      
counter_9__i15/CK                                            CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(15.376)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.757  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i0/Q  (SLICE_R8C13A)
Path End         : counter_9__i14/D  (SLICE_R8C14D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 16
Delay Ratio      : 35.8% (route), 64.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 11.589 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
int_osc                                                      NET DELAY               5.499                  5.499  10      
counter_9__i0/CK                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_9__i0/CK->counter_9__i0/Q         SLICE_R8C13A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
led_control/counter[0]                                       NET DELAY               2.022                  8.909  2       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C13A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n229                                                         NET DELAY               0.000                  9.252  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C13B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n562                                                         NET DELAY               0.000                  9.529  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C13B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n231                                                         NET DELAY               0.000                  9.806  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C13C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n565                                                         NET DELAY               0.000                 10.083  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C13C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n233                                                         NET DELAY               0.000                 10.360  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C13D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n568                                                         NET DELAY               0.000                 10.637  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C13D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n235                                                         NET DELAY               0.555                 11.469  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C14A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n571                                                         NET DELAY               0.000                 11.746  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C14A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n237                                                         NET DELAY               0.000                 12.023  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C14B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n574                                                         NET DELAY               0.000                 12.300  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C14B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n239                                                         NET DELAY               0.000                 12.577  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C14C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n577                                                         NET DELAY               0.000                 12.854  2       
counter_9_add_4_13/CI1->counter_9_add_4_13/CO1
                                          SLICE_R8C14C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n241                                                         NET DELAY               0.000                 13.131  2       
counter_9_add_4_15/CI0->counter_9_add_4_15/CO0
                                          SLICE_R8C14D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n580                                                         NET DELAY               0.661                 14.069  2       
counter_9_add_4_15/D1->counter_9_add_4_15/S1
                                          SLICE_R8C14D       D1_TO_F1_DELAY          0.476                 14.545  1       
counter_15__N_1[14]                                          NET DELAY               0.000                 14.545  1       
counter_9__i14/D                                             ENDPOINT                0.000                 14.545  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
int_osc                                                      NET DELAY               5.499                 26.332  10      
{counter_9__i13/CK   counter_9__i14/CK}                      CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(14.544)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       11.589  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i0/Q  (SLICE_R8C13A)
Path End         : counter_9__i13/D  (SLICE_R8C14D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 15
Delay Ratio      : 36.9% (route), 63.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 11.866 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
int_osc                                                      NET DELAY               5.499                  5.499  10      
counter_9__i0/CK                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_9__i0/CK->counter_9__i0/Q         SLICE_R8C13A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
led_control/counter[0]                                       NET DELAY               2.022                  8.909  2       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C13A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n229                                                         NET DELAY               0.000                  9.252  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C13B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n562                                                         NET DELAY               0.000                  9.529  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C13B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n231                                                         NET DELAY               0.000                  9.806  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C13C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n565                                                         NET DELAY               0.000                 10.083  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C13C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n233                                                         NET DELAY               0.000                 10.360  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C13D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n568                                                         NET DELAY               0.000                 10.637  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C13D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n235                                                         NET DELAY               0.555                 11.469  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C14A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n571                                                         NET DELAY               0.000                 11.746  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C14A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n237                                                         NET DELAY               0.000                 12.023  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C14B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n574                                                         NET DELAY               0.000                 12.300  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C14B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n239                                                         NET DELAY               0.000                 12.577  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C14C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n577                                                         NET DELAY               0.000                 12.854  2       
counter_9_add_4_13/CI1->counter_9_add_4_13/CO1
                                          SLICE_R8C14C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n241                                                         NET DELAY               0.661                 13.792  2       
counter_9_add_4_15/D0->counter_9_add_4_15/S0
                                          SLICE_R8C14D       D0_TO_F0_DELAY          0.476                 14.268  1       
counter_15__N_1[13]                                          NET DELAY               0.000                 14.268  1       
counter_9__i13/D                                             ENDPOINT                0.000                 14.268  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
int_osc                                                      NET DELAY               5.499                 26.332  10      
{counter_9__i13/CK   counter_9__i14/CK}                      CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(14.267)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       11.866  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i0/Q  (SLICE_R8C13A)
Path End         : counter_9__i12/D  (SLICE_R8C14C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 14
Delay Ratio      : 38.1% (route), 61.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 12.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
int_osc                                                      NET DELAY               5.499                  5.499  10      
counter_9__i0/CK                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_9__i0/CK->counter_9__i0/Q         SLICE_R8C13A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
led_control/counter[0]                                       NET DELAY               2.022                  8.909  2       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C13A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n229                                                         NET DELAY               0.000                  9.252  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C13B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n562                                                         NET DELAY               0.000                  9.529  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C13B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n231                                                         NET DELAY               0.000                  9.806  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C13C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n565                                                         NET DELAY               0.000                 10.083  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C13C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n233                                                         NET DELAY               0.000                 10.360  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C13D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n568                                                         NET DELAY               0.000                 10.637  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C13D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n235                                                         NET DELAY               0.555                 11.469  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C14A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n571                                                         NET DELAY               0.000                 11.746  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C14A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n237                                                         NET DELAY               0.000                 12.023  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C14B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n574                                                         NET DELAY               0.000                 12.300  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C14B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n239                                                         NET DELAY               0.000                 12.577  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C14C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n577                                                         NET DELAY               0.661                 13.515  2       
counter_9_add_4_13/D1->counter_9_add_4_13/S1
                                          SLICE_R8C14C       D1_TO_F1_DELAY          0.476                 13.991  1       
counter_15__N_1[12]                                          NET DELAY               0.000                 13.991  1       
counter_9__i12/D                                             ENDPOINT                0.000                 13.991  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
int_osc                                                      NET DELAY               5.499                 26.332  10      
{counter_9__i11/CK   counter_9__i12/CK}                      CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(13.990)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.143  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i0/Q  (SLICE_R8C13A)
Path End         : counter_9__i11/D  (SLICE_R8C14C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 13
Delay Ratio      : 39.4% (route), 60.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 12.420 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
int_osc                                                      NET DELAY               5.499                  5.499  10      
counter_9__i0/CK                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_9__i0/CK->counter_9__i0/Q         SLICE_R8C13A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
led_control/counter[0]                                       NET DELAY               2.022                  8.909  2       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C13A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n229                                                         NET DELAY               0.000                  9.252  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C13B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n562                                                         NET DELAY               0.000                  9.529  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C13B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n231                                                         NET DELAY               0.000                  9.806  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C13C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n565                                                         NET DELAY               0.000                 10.083  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C13C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n233                                                         NET DELAY               0.000                 10.360  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C13D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n568                                                         NET DELAY               0.000                 10.637  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C13D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n235                                                         NET DELAY               0.555                 11.469  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C14A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n571                                                         NET DELAY               0.000                 11.746  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C14A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n237                                                         NET DELAY               0.000                 12.023  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C14B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n574                                                         NET DELAY               0.000                 12.300  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C14B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n239                                                         NET DELAY               0.661                 13.238  2       
counter_9_add_4_13/D0->counter_9_add_4_13/S0
                                          SLICE_R8C14C       D0_TO_F0_DELAY          0.476                 13.714  1       
counter_15__N_1[11]                                          NET DELAY               0.000                 13.714  1       
counter_9__i11/D                                             ENDPOINT                0.000                 13.714  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
int_osc                                                      NET DELAY               5.499                 26.332  10      
{counter_9__i11/CK   counter_9__i12/CK}                      CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(13.713)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.420  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i0/Q  (SLICE_R8C13A)
Path End         : counter_9__i10/D  (SLICE_R8C14B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 12
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 12.697 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
int_osc                                                      NET DELAY               5.499                  5.499  10      
counter_9__i0/CK                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_9__i0/CK->counter_9__i0/Q         SLICE_R8C13A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
led_control/counter[0]                                       NET DELAY               2.022                  8.909  2       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C13A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n229                                                         NET DELAY               0.000                  9.252  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C13B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n562                                                         NET DELAY               0.000                  9.529  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C13B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n231                                                         NET DELAY               0.000                  9.806  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C13C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n565                                                         NET DELAY               0.000                 10.083  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C13C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n233                                                         NET DELAY               0.000                 10.360  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C13D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n568                                                         NET DELAY               0.000                 10.637  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C13D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n235                                                         NET DELAY               0.555                 11.469  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C14A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n571                                                         NET DELAY               0.000                 11.746  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C14A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n237                                                         NET DELAY               0.000                 12.023  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C14B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n574                                                         NET DELAY               0.661                 12.961  2       
counter_9_add_4_11/D1->counter_9_add_4_11/S1
                                          SLICE_R8C14B       D1_TO_F1_DELAY          0.476                 13.437  1       
counter_15__N_1[10]                                          NET DELAY               0.000                 13.437  1       
counter_9__i10/D                                             ENDPOINT                0.000                 13.437  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
int_osc                                                      NET DELAY               5.499                 26.332  10      
{counter_9__i9/CK   counter_9__i10/CK}                       CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(13.436)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.697  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i0/Q  (SLICE_R8C13A)
Path End         : counter_9__i9/D  (SLICE_R8C14B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 11
Delay Ratio      : 42.3% (route), 57.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 12.974 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
int_osc                                                      NET DELAY               5.499                  5.499  10      
counter_9__i0/CK                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_9__i0/CK->counter_9__i0/Q         SLICE_R8C13A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
led_control/counter[0]                                       NET DELAY               2.022                  8.909  2       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C13A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n229                                                         NET DELAY               0.000                  9.252  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C13B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n562                                                         NET DELAY               0.000                  9.529  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C13B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n231                                                         NET DELAY               0.000                  9.806  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C13C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n565                                                         NET DELAY               0.000                 10.083  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C13C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n233                                                         NET DELAY               0.000                 10.360  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C13D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n568                                                         NET DELAY               0.000                 10.637  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C13D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n235                                                         NET DELAY               0.555                 11.469  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C14A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n571                                                         NET DELAY               0.000                 11.746  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C14A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n237                                                         NET DELAY               0.661                 12.684  2       
counter_9_add_4_11/D0->counter_9_add_4_11/S0
                                          SLICE_R8C14B       D0_TO_F0_DELAY          0.476                 13.160  1       
counter_15__N_1[9]                                           NET DELAY               0.000                 13.160  1       
counter_9__i9/D                                              ENDPOINT                0.000                 13.160  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
int_osc                                                      NET DELAY               5.499                 26.332  10      
{counter_9__i9/CK   counter_9__i10/CK}                       CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(13.159)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.974  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i0/Q  (SLICE_R8C13A)
Path End         : counter_9__i8/D  (SLICE_R8C14A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 10
Delay Ratio      : 43.9% (route), 56.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.251 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
int_osc                                                      NET DELAY               5.499                  5.499  10      
counter_9__i0/CK                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_9__i0/CK->counter_9__i0/Q         SLICE_R8C13A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
led_control/counter[0]                                       NET DELAY               2.022                  8.909  2       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C13A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n229                                                         NET DELAY               0.000                  9.252  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C13B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n562                                                         NET DELAY               0.000                  9.529  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C13B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n231                                                         NET DELAY               0.000                  9.806  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C13C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n565                                                         NET DELAY               0.000                 10.083  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C13C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n233                                                         NET DELAY               0.000                 10.360  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C13D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n568                                                         NET DELAY               0.000                 10.637  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C13D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n235                                                         NET DELAY               0.555                 11.469  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C14A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n571                                                         NET DELAY               0.661                 12.407  2       
counter_9_add_4_9/D1->counter_9_add_4_9/S1
                                          SLICE_R8C14A       D1_TO_F1_DELAY          0.476                 12.883  1       
counter_15__N_1[8]                                           NET DELAY               0.000                 12.883  1       
counter_9__i8/D                                              ENDPOINT                0.000                 12.883  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
int_osc                                                      NET DELAY               5.499                 26.332  10      
{counter_9__i7/CK   counter_9__i8/CK}                        CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(12.882)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       13.251  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i0/Q  (SLICE_R8C13A)
Path End         : counter_9__i7/D  (SLICE_R8C14A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 9
Delay Ratio      : 45.6% (route), 54.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.528 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
int_osc                                                      NET DELAY               5.499                  5.499  10      
counter_9__i0/CK                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_9__i0/CK->counter_9__i0/Q         SLICE_R8C13A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
led_control/counter[0]                                       NET DELAY               2.022                  8.909  2       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C13A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n229                                                         NET DELAY               0.000                  9.252  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C13B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n562                                                         NET DELAY               0.000                  9.529  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C13B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n231                                                         NET DELAY               0.000                  9.806  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C13C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n565                                                         NET DELAY               0.000                 10.083  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C13C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n233                                                         NET DELAY               0.000                 10.360  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C13D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n568                                                         NET DELAY               0.000                 10.637  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C13D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n235                                                         NET DELAY               1.216                 12.130  2       
counter_9_add_4_9/D0->counter_9_add_4_9/S0
                                          SLICE_R8C14A       D0_TO_F0_DELAY          0.476                 12.606  1       
counter_15__N_1[7]                                           NET DELAY               0.000                 12.606  1       
counter_9__i7/D                                              ENDPOINT                0.000                 12.606  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
int_osc                                                      NET DELAY               5.499                 26.332  10      
{counter_9__i7/CK   counter_9__i8/CK}                        CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(12.605)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       13.528  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i0/Q  (SLICE_R8C13A)
Path End         : counter_9__i6/D  (SLICE_R8C13D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 42.8% (route), 57.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 14.360 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
int_osc                                                      NET DELAY               5.499                  5.499  10      
counter_9__i0/CK                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_9__i0/CK->counter_9__i0/Q         SLICE_R8C13A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
led_control/counter[0]                                       NET DELAY               2.022                  8.909  2       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C13A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n229                                                         NET DELAY               0.000                  9.252  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C13B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n562                                                         NET DELAY               0.000                  9.529  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C13B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n231                                                         NET DELAY               0.000                  9.806  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C13C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n565                                                         NET DELAY               0.000                 10.083  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C13C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n233                                                         NET DELAY               0.000                 10.360  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C13D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n568                                                         NET DELAY               0.661                 11.298  2       
counter_9_add_4_7/D1->counter_9_add_4_7/S1
                                          SLICE_R8C13D       D1_TO_F1_DELAY          0.476                 11.774  1       
counter_15__N_1[6]                                           NET DELAY               0.000                 11.774  1       
counter_9__i6/D                                              ENDPOINT                0.000                 11.774  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  10      
int_osc                                                      NET DELAY               5.499                 26.332  10      
{counter_9__i5/CK   counter_9__i6/CK}                        CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(11.773)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       14.360  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter_9__i5/D                          |    1.913 ns 
counter_9__i6/D                          |    1.913 ns 
counter_9__i7/D                          |    1.913 ns 
counter_9__i8/D                          |    1.913 ns 
counter_9__i9/D                          |    1.913 ns 
counter_9__i10/D                         |    1.913 ns 
counter_9__i11/D                         |    1.913 ns 
counter_9__i12/D                         |    1.913 ns 
counter_9__i13/D                         |    1.913 ns 
counter_9__i14/D                         |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_9__i5/Q  (SLICE_R8C13D)
Path End         : counter_9__i5/D  (SLICE_R8C13D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{counter_9__i5/CK   counter_9__i6/CK}                        CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_9__i5/CK->counter_9__i5/Q         SLICE_R8C13D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
led_control/counter[5]                                       NET DELAY        0.882                  4.745  2       
counter_9_add_4_7/C0->counter_9_add_4_7/S0
                                          SLICE_R8C13D       C0_TO_F0_DELAY   0.252                  4.997  1       
counter_15__N_1[5]                                           NET DELAY        0.000                  4.997  1       
counter_9__i5/D                                              ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{counter_9__i5/CK   counter_9__i6/CK}                        CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i6/Q  (SLICE_R8C13D)
Path End         : counter_9__i6/D  (SLICE_R8C13D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{counter_9__i5/CK   counter_9__i6/CK}                        CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_9__i6/CK->counter_9__i6/Q         SLICE_R8C13D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
led_control/counter[6]                                       NET DELAY        0.882                  4.745  2       
counter_9_add_4_7/C1->counter_9_add_4_7/S1
                                          SLICE_R8C13D       C1_TO_F1_DELAY   0.252                  4.997  1       
counter_15__N_1[6]                                           NET DELAY        0.000                  4.997  1       
counter_9__i6/D                                              ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{counter_9__i5/CK   counter_9__i6/CK}                        CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i7/Q  (SLICE_R8C14A)
Path End         : counter_9__i7/D  (SLICE_R8C14A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{counter_9__i7/CK   counter_9__i8/CK}                        CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_9__i7/CK->counter_9__i7/Q         SLICE_R8C14A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
led_control/counter[7]                                       NET DELAY        0.882                  4.745  2       
counter_9_add_4_9/C0->counter_9_add_4_9/S0
                                          SLICE_R8C14A       C0_TO_F0_DELAY   0.252                  4.997  1       
counter_15__N_1[7]                                           NET DELAY        0.000                  4.997  1       
counter_9__i7/D                                              ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{counter_9__i7/CK   counter_9__i8/CK}                        CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i8/Q  (SLICE_R8C14A)
Path End         : counter_9__i8/D  (SLICE_R8C14A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{counter_9__i7/CK   counter_9__i8/CK}                        CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_9__i8/CK->counter_9__i8/Q         SLICE_R8C14A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
led_control/counter[8]                                       NET DELAY        0.882                  4.745  2       
counter_9_add_4_9/C1->counter_9_add_4_9/S1
                                          SLICE_R8C14A       C1_TO_F1_DELAY   0.252                  4.997  1       
counter_15__N_1[8]                                           NET DELAY        0.000                  4.997  1       
counter_9__i8/D                                              ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{counter_9__i7/CK   counter_9__i8/CK}                        CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i9/Q  (SLICE_R8C14B)
Path End         : counter_9__i9/D  (SLICE_R8C14B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{counter_9__i9/CK   counter_9__i10/CK}                       CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_9__i9/CK->counter_9__i9/Q         SLICE_R8C14B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
led_control/counter[9]                                       NET DELAY        0.882                  4.745  2       
counter_9_add_4_11/C0->counter_9_add_4_11/S0
                                          SLICE_R8C14B       C0_TO_F0_DELAY   0.252                  4.997  1       
counter_15__N_1[9]                                           NET DELAY        0.000                  4.997  1       
counter_9__i9/D                                              ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{counter_9__i9/CK   counter_9__i10/CK}                       CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i10/Q  (SLICE_R8C14B)
Path End         : counter_9__i10/D  (SLICE_R8C14B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{counter_9__i9/CK   counter_9__i10/CK}                       CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_9__i10/CK->counter_9__i10/Q       SLICE_R8C14B       CLK_TO_Q1_DELAY  0.779                  3.863  2       
led_control/counter[10]                                      NET DELAY        0.882                  4.745  2       
counter_9_add_4_11/C1->counter_9_add_4_11/S1
                                          SLICE_R8C14B       C1_TO_F1_DELAY   0.252                  4.997  1       
counter_15__N_1[10]                                          NET DELAY        0.000                  4.997  1       
counter_9__i10/D                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{counter_9__i9/CK   counter_9__i10/CK}                       CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i11/Q  (SLICE_R8C14C)
Path End         : counter_9__i11/D  (SLICE_R8C14C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{counter_9__i11/CK   counter_9__i12/CK}                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_9__i11/CK->counter_9__i11/Q       SLICE_R8C14C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
led_control/counter[11]                                      NET DELAY        0.882                  4.745  2       
counter_9_add_4_13/C0->counter_9_add_4_13/S0
                                          SLICE_R8C14C       C0_TO_F0_DELAY   0.252                  4.997  1       
counter_15__N_1[11]                                          NET DELAY        0.000                  4.997  1       
counter_9__i11/D                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{counter_9__i11/CK   counter_9__i12/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i12/Q  (SLICE_R8C14C)
Path End         : counter_9__i12/D  (SLICE_R8C14C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{counter_9__i11/CK   counter_9__i12/CK}                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_9__i12/CK->counter_9__i12/Q       SLICE_R8C14C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
led_control/counter[12]                                      NET DELAY        0.882                  4.745  2       
counter_9_add_4_13/C1->counter_9_add_4_13/S1
                                          SLICE_R8C14C       C1_TO_F1_DELAY   0.252                  4.997  1       
counter_15__N_1[12]                                          NET DELAY        0.000                  4.997  1       
counter_9__i12/D                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{counter_9__i11/CK   counter_9__i12/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i13/Q  (SLICE_R8C14D)
Path End         : counter_9__i13/D  (SLICE_R8C14D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{counter_9__i13/CK   counter_9__i14/CK}                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_9__i13/CK->counter_9__i13/Q       SLICE_R8C14D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
led_control/counter[13]                                      NET DELAY        0.882                  4.745  2       
counter_9_add_4_15/C0->counter_9_add_4_15/S0
                                          SLICE_R8C14D       C0_TO_F0_DELAY   0.252                  4.997  1       
counter_15__N_1[13]                                          NET DELAY        0.000                  4.997  1       
counter_9__i13/D                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{counter_9__i13/CK   counter_9__i14/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i14/Q  (SLICE_R8C14D)
Path End         : counter_9__i14/D  (SLICE_R8C14D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{counter_9__i13/CK   counter_9__i14/CK}                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_9__i14/CK->counter_9__i14/Q       SLICE_R8C14D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
led_control/counter[14]                                      NET DELAY        0.882                  4.745  2       
counter_9_add_4_15/C1->counter_9_add_4_15/S1
                                          SLICE_R8C14D       C1_TO_F1_DELAY   0.252                  4.997  1       
counter_15__N_1[14]                                          NET DELAY        0.000                  4.997  1       
counter_9__i14/D                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{counter_9__i13/CK   counter_9__i14/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



