INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/bcd7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bcd7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab05
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/selectLed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectLed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sim_1/new/lab05_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab05_tb
