#### Resources to learn Verilog HDL

#### Learn Verilog HDL 
[Click me here to learn Verilog HDL](https://github.com/dicdesign/ieeeMentorshipHyd/blob/main/verilog/readme.md)

#### Know the differences between Verilog HDL debugging systemtask $strobe, $display, $write and $monitor

- [Comparison](https://docs.google.com/presentation/d/1UurEijQvTBVfEHwxHI3qJJhnAaOFVw8XFVhfNZyiEyI/edit?usp=sharing)
- [EDAPlayground example](https://edaplayground.com/x/Jjp4)
