# Verilog Source Files

This folder contains source code files written in Verilog and tested using
ModelSim.

--

Originariamente visto qui: [Dalle porte AND OR NOT al sistema
calcolatore](http://www.edizioniets.com/scheda.asp?n=9788846743114).

