--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml m.twx m.ncd -o m.twr m.pcf -ucf initialize.ucf

Design file:              m.ncd
Physical constraint file: m.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLK_PAR     |    4.439(R)|    0.320(R)|clk_BUFGP         |   0.000|
HALL11      |    6.036(R)|   -0.944(R)|clk_BUFGP         |   0.000|
HALL12      |    6.663(R)|   -1.275(R)|clk_BUFGP         |   0.000|
HALL13      |    3.396(R)|    0.404(R)|clk_BUFGP         |   0.000|
HALL21      |    5.533(R)|   -0.889(R)|clk_BUFGP         |   0.000|
HALL22      |    5.609(R)|   -0.302(R)|clk_BUFGP         |   0.000|
HALL23      |    4.267(R)|    0.289(R)|clk_BUFGP         |   0.000|
HALL31      |    7.265(R)|   -2.381(R)|clk_BUFGP         |   0.000|
HALL32      |    4.467(R)|    0.254(R)|clk_BUFGP         |   0.000|
HALL33      |    4.775(R)|   -0.011(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<0>|    4.354(R)|    0.060(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<1>|    3.623(R)|    0.139(R)|clk_BUFGP         |   0.000|
PARITY_IN   |    4.495(R)|   -0.472(R)|clk_BUFGP         |   0.000|
RPM_IN<0>   |    6.421(R)|    0.467(R)|clk_BUFGP         |   0.000|
RPM_IN<1>   |    4.832(R)|    0.914(R)|clk_BUFGP         |   0.000|
RPM_IN<2>   |    4.510(R)|    0.704(R)|clk_BUFGP         |   0.000|
RPM_IN<3>   |    4.189(R)|    0.911(R)|clk_BUFGP         |   0.000|
RPM_IN<4>   |    4.400(R)|    0.735(R)|clk_BUFGP         |   0.000|
RPM_IN<5>   |    3.883(R)|    0.887(R)|clk_BUFGP         |   0.000|
RPM_IN<6>   |    3.785(R)|    1.027(R)|clk_BUFGP         |   0.000|
RPM_IN<7>   |    3.595(R)|    0.928(R)|clk_BUFGP         |   0.000|
TXE         |    5.951(R)|   -1.627(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_USB<0> |   11.692(R)|clk_BUFGP         |   0.000|
DATA_USB<1> |   11.725(R)|clk_BUFGP         |   0.000|
DATA_USB<2> |   11.701(R)|clk_BUFGP         |   0.000|
DATA_USB<3> |   11.017(R)|clk_BUFGP         |   0.000|
DATA_USB<4> |   11.456(R)|clk_BUFGP         |   0.000|
DATA_USB<5> |   10.882(R)|clk_BUFGP         |   0.000|
DATA_USB<6> |   11.359(R)|clk_BUFGP         |   0.000|
DATA_USB<7> |   11.750(R)|clk_BUFGP         |   0.000|
M1n1        |   17.489(R)|clk_BUFGP         |   0.000|
M1n2        |   15.788(R)|clk_BUFGP         |   0.000|
M1n3        |   16.950(R)|clk_BUFGP         |   0.000|
M1n4        |   17.945(R)|clk_BUFGP         |   0.000|
M1p1        |   15.953(R)|clk_BUFGP         |   0.000|
M1p2        |   13.357(R)|clk_BUFGP         |   0.000|
M1p3        |   13.829(R)|clk_BUFGP         |   0.000|
M1p4        |   14.694(R)|clk_BUFGP         |   0.000|
M2n1        |   16.793(R)|clk_BUFGP         |   0.000|
M2n2        |   15.523(R)|clk_BUFGP         |   0.000|
M2n3        |   16.138(R)|clk_BUFGP         |   0.000|
M2n4        |   18.248(R)|clk_BUFGP         |   0.000|
M2p1        |   16.092(R)|clk_BUFGP         |   0.000|
M2p2        |   13.659(R)|clk_BUFGP         |   0.000|
M2p3        |   12.965(R)|clk_BUFGP         |   0.000|
M2p4        |   14.959(R)|clk_BUFGP         |   0.000|
M3n1        |   15.400(R)|clk_BUFGP         |   0.000|
M3n2        |   14.475(R)|clk_BUFGP         |   0.000|
M3n3        |   16.713(R)|clk_BUFGP         |   0.000|
M3n4        |   15.628(R)|clk_BUFGP         |   0.000|
M3p1        |   15.840(R)|clk_BUFGP         |   0.000|
M3p2        |   14.709(R)|clk_BUFGP         |   0.000|
M3p3        |   15.578(R)|clk_BUFGP         |   0.000|
M3p4        |   14.328(R)|clk_BUFGP         |   0.000|
USB_WR      |   11.539(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock TEST_KEY<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    4.702|    4.702|
TEST_KEY<1>    |         |         |    4.593|    4.593|
TEST_KEY<2>    |         |         |    2.841|    2.841|
TEST_KEY<3>    |         |         |    2.378|    2.378|
clk            |         |         |    6.534|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    5.077|    5.077|
TEST_KEY<1>    |         |         |    4.968|    4.968|
TEST_KEY<2>    |         |         |    3.216|    3.216|
TEST_KEY<3>    |         |         |    2.753|    2.753|
clk            |         |         |    6.534|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    6.658|    6.658|
TEST_KEY<1>    |         |         |    6.549|    6.549|
TEST_KEY<2>    |         |         |    4.797|    4.797|
TEST_KEY<3>    |         |         |    4.334|    4.334|
clk            |         |         |    6.534|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    6.503|    6.503|
TEST_KEY<1>    |         |         |    6.394|    6.394|
TEST_KEY<2>    |         |         |    4.642|    4.642|
TEST_KEY<3>    |         |         |    4.179|    4.179|
clk            |         |         |    6.534|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |    7.637|         |         |
TEST_KEY<1>    |         |    7.637|         |         |
TEST_KEY<2>    |         |    7.637|         |         |
TEST_KEY<3>    |         |    7.637|         |         |
clk            |   29.130|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
HALL11         |LED<1>         |   11.867|
HALL11         |M1n1           |   14.045|
HALL11         |M1p1           |   14.022|
HALL11         |M3n1           |   11.979|
HALL11         |M3p1           |   14.044|
HALL12         |M1n2           |   11.081|
HALL12         |M1p2           |   10.184|
HALL12         |M3n2           |   12.349|
HALL12         |M3p2           |   12.088|
HALL13         |M1n3           |   10.178|
HALL13         |M1p3           |    9.228|
HALL13         |M3n3           |    9.838|
HALL13         |M3p3           |    9.576|
HALL14         |M1n4           |   12.071|
HALL14         |M1p4           |    9.622|
HALL14         |M3n4           |    9.528|
HALL14         |M3p4           |   10.915|
HALL21         |LED<2>         |   14.796|
HALL21         |M2n1           |   15.685|
HALL21         |M2p1           |   14.145|
HALL21         |M3n1           |   13.607|
HALL21         |M3p1           |   13.558|
HALL22         |M2n2           |   12.410|
HALL22         |M2p2           |   13.108|
HALL22         |M3n2           |   11.017|
HALL22         |M3p2           |   10.809|
HALL23         |M2n3           |    9.273|
HALL23         |M2p3           |    8.424|
HALL23         |M3n3           |    9.883|
HALL23         |M3p3           |    9.689|
HALL24         |M2n4           |   13.644|
HALL24         |M2p4           |   10.654|
HALL24         |M3n4           |    9.406|
HALL24         |M3p4           |   10.982|
HALL31         |LED<3>         |   11.256|
HALL31         |M1n1           |   14.656|
HALL31         |M1p1           |   16.839|
HALL31         |M2n1           |   14.036|
HALL31         |M2p1           |   16.332|
HALL32         |M1n2           |   12.690|
HALL32         |M1p2           |   13.135|
HALL32         |M2n2           |   12.702|
HALL32         |M2p2           |   13.516|
HALL33         |M1n3           |    9.986|
HALL33         |M1p3           |    8.786|
HALL33         |M2n3           |    9.053|
HALL33         |M2p3           |    8.001|
HALL34         |M1n4           |   12.386|
HALL34         |M1p4           |    9.884|
HALL34         |M2n4           |   12.759|
HALL34         |M2p4           |   10.073|
---------------+---------------+---------+


Analysis completed Tue Feb 17 13:55:57 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 240 MB



