Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jul 30 22:55:25 2022
| Host         : LAPTOP-J1V8P7F0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_timing_summary_routed.rpt -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: fps_pulse_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/b/bigheight1/P[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/b/bigheight1/P[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/b/bigheight1/P[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/b/bigheight1/P[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/b/bigheight1/P[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/b/bigheight1/P[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/b/bigheight1/P[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/b/bigheight1/P[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/b/bigheight1/P[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/b/bigheight1/P[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/b/bigheight1/P[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/b/bigheight1/P[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/b/bigheight1/P[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/b/bigheight1/P[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/b/bigheight1/P[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/b/bigheight1/P[9] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: p/cd/clkout_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: p/p1/data_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: p/p1/data_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: p/p1/data_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: p/p1/data_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: p/p1/data_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: p/p1/goal_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: p/p2/data_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: p/p2/data_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: p/p2/data_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: p/p2/data_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: p/p2/data_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: p/p2/goal_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: p/p3/data_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: p/p3/data_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: p/p3/data_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: p/p3/data_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: p/p3/data_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: p/p3/goal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 589 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.702    -2994.323                    694                  841        0.112        0.000                      0                  841        2.633        0.000                       0                   259  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100M              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -5.702    -2994.323                    694                  841        0.112        0.000                      0                  841       12.000        0.000                       0                   255  
  clkfbout_clk_wiz_0                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          694  Failing Endpoints,  Worst Slack       -5.702ns,  Total Violation    -2994.323ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.702ns  (required time - arrival time)
  Source:                 hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.956ns  (logic 15.838ns (52.871%)  route 14.118ns (47.129%))
  Logic Levels:           34  (CARRY4=15 DSP48E1=2 LUT2=3 LUT3=5 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 22.992 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         1.571    -2.427    clk_40M
    SLICE_X50Y44         FDCE                                         r  hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.478    -1.949 r  hc_reg[3]/Q
                         net (fo=46, routed)          0.518    -1.431    p/p1/hc_reg[10][3]
    SLICE_X53Y44         LUT2 (Prop_lut2_I0_O)        0.295    -1.136 r  p/p1/bg_x1_i_12/O
                         net (fo=3, routed)           0.478    -0.658    p/p1/bg_x1_1
    SLICE_X57Y44         LUT6 (Prop_lut6_I5_O)        0.124    -0.534 f  p/p1/red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.264    -0.270    p/p1/red_OBUF[3]_inst_i_3_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124    -0.146 f  p/p1/red_OBUF[3]_inst_i_2/O
                         net (fo=121, routed)         0.579     0.433    p/p1/bg_x1_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.124     0.557 r  p/p1/p_y1_i_6/O
                         net (fo=20, routed)          1.100     1.658    p/b/vc_reg[3]
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     1.782 r  p/b/birdpos0_i_96/O
                         net (fo=1, routed)           0.000     1.782    p/b/birdpos0_i_96_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.314 r  p/b/birdpos0_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.314    p/b/birdpos0_i_40_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.428 r  p/b/birdpos0_i_21/CO[3]
                         net (fo=92, routed)          1.529     3.956    p/b/birdpos0_i_21_n_0
    SLICE_X45Y29         LUT3 (Prop_lut3_I0_O)        0.150     4.106 r  p/b/birdpos0_i_144/O
                         net (fo=4, routed)           0.647     4.753    p/b/birdpos0_i_144_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     5.487 r  p/b/birdpos0_i_235/CO[3]
                         net (fo=1, routed)           0.000     5.487    p/b/birdpos0_i_235_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.758 r  p/b/birdpos0_i_127/CO[0]
                         net (fo=29, routed)          0.531     6.289    p/b/CO[0]
    SLICE_X47Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.118 r  p/b/birdpos0_i_257/CO[3]
                         net (fo=5, routed)           0.978     8.096    p/b/birdpos0_i_257_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     8.688 f  p/b/birdpos0_i_206/CO[2]
                         net (fo=27, routed)          0.925     9.613    p_n_21
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.338     9.951 r  birdpos0_i_215/O
                         net (fo=2, routed)           0.594    10.545    birdpos0_i_215_n_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.332    10.877 r  birdpos0_i_219/O
                         net (fo=1, routed)           0.000    10.877    p/b/vc_reg[8]_7[0]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.409 r  p/b/birdpos0_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.409    p/b/birdpos0_i_109_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  p/b/birdpos0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.523    p/b/birdpos0_i_107_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.836 r  p/b/birdpos0_i_341/O[3]
                         net (fo=3, routed)           0.454    12.290    p_n_32
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.306    12.596 r  birdpos0_i_342/O
                         net (fo=2, routed)           0.333    12.929    birdpos0_i_342_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.124    13.053 r  birdpos0_i_265/O
                         net (fo=2, routed)           0.416    13.469    birdpos0_i_265_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.593 r  birdpos0_i_269/O
                         net (fo=1, routed)           0.000    13.593    p/b/vc_reg[8]_15[0]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.991 r  p/b/birdpos0_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.991    p/b/birdpos0_i_174_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.325 r  p/b/birdpos0_i_85/O[1]
                         net (fo=3, routed)           0.596    14.921    p/b/birdpos0_i_85_n_6
    SLICE_X46Y35         LUT2 (Prop_lut2_I0_O)        0.303    15.224 r  p/b/birdpos0_i_176/O
                         net (fo=1, routed)           0.000    15.224    p/b/birdpos0_i_176_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.604 r  p/b/birdpos0_i_84/CO[3]
                         net (fo=1, routed)           0.000    15.604    p/b/birdpos0_i_84_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.927 r  p/b/birdpos0_i_38/O[1]
                         net (fo=3, routed)           0.862    16.789    p/b/birdpos0_i_38_n_6
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.306    17.095 r  p/b/birdpos0_i_104/O
                         net (fo=1, routed)           0.000    17.095    p/b/birdpos0_i_104_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.645 r  p/b/birdpos0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.645    p/b/birdpos0_i_44_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.916 f  p/b/birdpos0_i_22/CO[0]
                         net (fo=12, routed)          0.477    18.393    p/b/birdpos0_i_22_n_3
    SLICE_X49Y33         LUT3 (Prop_lut3_I2_O)        0.373    18.766 r  p/b/birdpos0_i_15/O
                         net (fo=6, routed)           0.189    18.955    p/b/birdpos0_i_15_n_0
    SLICE_X49Y33         LUT5 (Prop_lut5_I3_O)        0.124    19.079 f  p/b/birdpos0_i_36/O
                         net (fo=1, routed)           0.439    19.518    p/b/birdpos0_i_36_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    19.642 f  p/b/birdpos0_i_17/O
                         net (fo=1, routed)           0.409    20.051    p/b/birdpos0_i_17_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.124    20.175 r  p/b/birdpos0_i_1/O
                         net (fo=2, routed)           0.713    20.888    p/b/A_0[12]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    24.924 r  p/b/birdpos0/PCOUT[47]
                         net (fo=1, routed)           0.002    24.926    p/b/birdpos0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    26.444 r  p/b/birdpos/P[0]
                         net (fo=3, routed)           1.085    27.529    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y5          RAMB36E1                                     r  p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    26.408 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.589    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    19.835 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    21.417    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.508 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         1.484    22.992    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.426    22.566    
                         clock uncertainty           -0.173    22.393    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    21.827    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.827    
                         arrival time                         -27.529    
  -------------------------------------------------------------------
                         slack                                 -5.702    

Slack (VIOLATED) :        -5.640ns  (required time - arrival time)
  Source:                 vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.896ns  (logic 15.645ns (52.331%)  route 14.251ns (47.669%))
  Logic Levels:           34  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=5 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 22.995 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         1.571    -2.427    clk_40M
    SLICE_X57Y43         FDCE                                         r  vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDCE (Prop_fdce_C_Q)         0.456    -1.971 r  vc_reg[1]/Q
                         net (fo=28, routed)          0.863    -1.107    p/p1/Q[1]
    SLICE_X55Y43         LUT6 (Prop_lut6_I1_O)        0.124    -0.983 f  p/p1/red_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.151    -0.832    p/p1/red_OBUF[3]_inst_i_6_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I5_O)        0.124    -0.708 r  p/p1/red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.439    -0.269    p/p1/red_OBUF[3]_inst_i_5_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I5_O)        0.124    -0.145 f  p/p1/red_OBUF[3]_inst_i_2/O
                         net (fo=121, routed)         0.579     0.434    p/p1/bg_x1_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.124     0.558 r  p/p1/p_y1_i_6/O
                         net (fo=20, routed)          1.100     1.658    p/b/vc_reg[3]
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     1.782 r  p/b/birdpos0_i_96/O
                         net (fo=1, routed)           0.000     1.782    p/b/birdpos0_i_96_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.314 r  p/b/birdpos0_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.314    p/b/birdpos0_i_40_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.428 r  p/b/birdpos0_i_21/CO[3]
                         net (fo=92, routed)          1.529     3.957    p/b/birdpos0_i_21_n_0
    SLICE_X45Y29         LUT3 (Prop_lut3_I0_O)        0.150     4.107 r  p/b/birdpos0_i_144/O
                         net (fo=4, routed)           0.647     4.754    p/b/birdpos0_i_144_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     5.488 r  p/b/birdpos0_i_235/CO[3]
                         net (fo=1, routed)           0.000     5.488    p/b/birdpos0_i_235_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.759 r  p/b/birdpos0_i_127/CO[0]
                         net (fo=29, routed)          0.531     6.290    p/b/CO[0]
    SLICE_X47Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.119 r  p/b/birdpos0_i_257/CO[3]
                         net (fo=5, routed)           0.978     8.097    p/b/birdpos0_i_257_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     8.689 f  p/b/birdpos0_i_206/CO[2]
                         net (fo=27, routed)          0.925     9.614    p_n_21
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.338     9.952 r  birdpos0_i_215/O
                         net (fo=2, routed)           0.594    10.546    birdpos0_i_215_n_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.332    10.878 r  birdpos0_i_219/O
                         net (fo=1, routed)           0.000    10.878    p/b/vc_reg[8]_7[0]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.410 r  p/b/birdpos0_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.410    p/b/birdpos0_i_109_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.524 r  p/b/birdpos0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.524    p/b/birdpos0_i_107_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.837 r  p/b/birdpos0_i_341/O[3]
                         net (fo=3, routed)           0.454    12.291    p_n_32
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.306    12.597 r  birdpos0_i_342/O
                         net (fo=2, routed)           0.333    12.930    birdpos0_i_342_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.124    13.054 r  birdpos0_i_265/O
                         net (fo=2, routed)           0.416    13.470    birdpos0_i_265_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.594 r  birdpos0_i_269/O
                         net (fo=1, routed)           0.000    13.594    p/b/vc_reg[8]_15[0]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.992 r  p/b/birdpos0_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.992    p/b/birdpos0_i_174_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.326 r  p/b/birdpos0_i_85/O[1]
                         net (fo=3, routed)           0.596    14.922    p/b/birdpos0_i_85_n_6
    SLICE_X46Y35         LUT2 (Prop_lut2_I0_O)        0.303    15.225 r  p/b/birdpos0_i_176/O
                         net (fo=1, routed)           0.000    15.225    p/b/birdpos0_i_176_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.605 r  p/b/birdpos0_i_84/CO[3]
                         net (fo=1, routed)           0.000    15.605    p/b/birdpos0_i_84_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.928 r  p/b/birdpos0_i_38/O[1]
                         net (fo=3, routed)           0.862    16.790    p/b/birdpos0_i_38_n_6
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.306    17.096 r  p/b/birdpos0_i_104/O
                         net (fo=1, routed)           0.000    17.096    p/b/birdpos0_i_104_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.646 r  p/b/birdpos0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.646    p/b/birdpos0_i_44_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.917 f  p/b/birdpos0_i_22/CO[0]
                         net (fo=12, routed)          0.477    18.394    p/b/birdpos0_i_22_n_3
    SLICE_X49Y33         LUT3 (Prop_lut3_I2_O)        0.373    18.767 r  p/b/birdpos0_i_15/O
                         net (fo=6, routed)           0.189    18.956    p/b/birdpos0_i_15_n_0
    SLICE_X49Y33         LUT5 (Prop_lut5_I3_O)        0.124    19.080 f  p/b/birdpos0_i_36/O
                         net (fo=1, routed)           0.439    19.519    p/b/birdpos0_i_36_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    19.643 f  p/b/birdpos0_i_17/O
                         net (fo=1, routed)           0.409    20.052    p/b/birdpos0_i_17_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.124    20.176 r  p/b/birdpos0_i_1/O
                         net (fo=2, routed)           0.713    20.889    p/b/A_0[12]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    24.925 r  p/b/birdpos0/PCOUT[47]
                         net (fo=1, routed)           0.002    24.927    p/b/birdpos0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    26.445 r  p/b/birdpos/P[3]
                         net (fo=3, routed)           1.025    27.470    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y6          RAMB36E1                                     r  p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    26.408 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.589    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    19.835 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    21.417    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.508 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         1.487    22.995    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.426    22.569    
                         clock uncertainty           -0.173    22.396    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    21.830    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.830    
                         arrival time                         -27.470    
  -------------------------------------------------------------------
                         slack                                 -5.640    

Slack (VIOLATED) :        -5.626ns  (required time - arrival time)
  Source:                 vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.883ns  (logic 15.645ns (52.354%)  route 14.238ns (47.646%))
  Logic Levels:           34  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=5 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 22.995 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         1.571    -2.427    clk_40M
    SLICE_X57Y43         FDCE                                         r  vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDCE (Prop_fdce_C_Q)         0.456    -1.971 r  vc_reg[1]/Q
                         net (fo=28, routed)          0.863    -1.107    p/p1/Q[1]
    SLICE_X55Y43         LUT6 (Prop_lut6_I1_O)        0.124    -0.983 f  p/p1/red_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.151    -0.832    p/p1/red_OBUF[3]_inst_i_6_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I5_O)        0.124    -0.708 r  p/p1/red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.439    -0.269    p/p1/red_OBUF[3]_inst_i_5_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I5_O)        0.124    -0.145 f  p/p1/red_OBUF[3]_inst_i_2/O
                         net (fo=121, routed)         0.579     0.434    p/p1/bg_x1_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.124     0.558 r  p/p1/p_y1_i_6/O
                         net (fo=20, routed)          1.100     1.658    p/b/vc_reg[3]
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     1.782 r  p/b/birdpos0_i_96/O
                         net (fo=1, routed)           0.000     1.782    p/b/birdpos0_i_96_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.314 r  p/b/birdpos0_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.314    p/b/birdpos0_i_40_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.428 r  p/b/birdpos0_i_21/CO[3]
                         net (fo=92, routed)          1.529     3.957    p/b/birdpos0_i_21_n_0
    SLICE_X45Y29         LUT3 (Prop_lut3_I0_O)        0.150     4.107 r  p/b/birdpos0_i_144/O
                         net (fo=4, routed)           0.647     4.754    p/b/birdpos0_i_144_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     5.488 r  p/b/birdpos0_i_235/CO[3]
                         net (fo=1, routed)           0.000     5.488    p/b/birdpos0_i_235_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.759 r  p/b/birdpos0_i_127/CO[0]
                         net (fo=29, routed)          0.531     6.290    p/b/CO[0]
    SLICE_X47Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.119 r  p/b/birdpos0_i_257/CO[3]
                         net (fo=5, routed)           0.978     8.097    p/b/birdpos0_i_257_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     8.689 f  p/b/birdpos0_i_206/CO[2]
                         net (fo=27, routed)          0.925     9.614    p_n_21
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.338     9.952 r  birdpos0_i_215/O
                         net (fo=2, routed)           0.594    10.546    birdpos0_i_215_n_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.332    10.878 r  birdpos0_i_219/O
                         net (fo=1, routed)           0.000    10.878    p/b/vc_reg[8]_7[0]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.410 r  p/b/birdpos0_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.410    p/b/birdpos0_i_109_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.524 r  p/b/birdpos0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.524    p/b/birdpos0_i_107_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.837 r  p/b/birdpos0_i_341/O[3]
                         net (fo=3, routed)           0.454    12.291    p_n_32
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.306    12.597 r  birdpos0_i_342/O
                         net (fo=2, routed)           0.333    12.930    birdpos0_i_342_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.124    13.054 r  birdpos0_i_265/O
                         net (fo=2, routed)           0.416    13.470    birdpos0_i_265_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.594 r  birdpos0_i_269/O
                         net (fo=1, routed)           0.000    13.594    p/b/vc_reg[8]_15[0]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.992 r  p/b/birdpos0_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.992    p/b/birdpos0_i_174_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.326 r  p/b/birdpos0_i_85/O[1]
                         net (fo=3, routed)           0.596    14.922    p/b/birdpos0_i_85_n_6
    SLICE_X46Y35         LUT2 (Prop_lut2_I0_O)        0.303    15.225 r  p/b/birdpos0_i_176/O
                         net (fo=1, routed)           0.000    15.225    p/b/birdpos0_i_176_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.605 r  p/b/birdpos0_i_84/CO[3]
                         net (fo=1, routed)           0.000    15.605    p/b/birdpos0_i_84_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.928 r  p/b/birdpos0_i_38/O[1]
                         net (fo=3, routed)           0.862    16.790    p/b/birdpos0_i_38_n_6
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.306    17.096 r  p/b/birdpos0_i_104/O
                         net (fo=1, routed)           0.000    17.096    p/b/birdpos0_i_104_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.646 r  p/b/birdpos0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.646    p/b/birdpos0_i_44_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.917 f  p/b/birdpos0_i_22/CO[0]
                         net (fo=12, routed)          0.477    18.394    p/b/birdpos0_i_22_n_3
    SLICE_X49Y33         LUT3 (Prop_lut3_I2_O)        0.373    18.767 r  p/b/birdpos0_i_15/O
                         net (fo=6, routed)           0.189    18.956    p/b/birdpos0_i_15_n_0
    SLICE_X49Y33         LUT5 (Prop_lut5_I3_O)        0.124    19.080 f  p/b/birdpos0_i_36/O
                         net (fo=1, routed)           0.439    19.519    p/b/birdpos0_i_36_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    19.643 f  p/b/birdpos0_i_17/O
                         net (fo=1, routed)           0.409    20.052    p/b/birdpos0_i_17_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.124    20.176 r  p/b/birdpos0_i_1/O
                         net (fo=2, routed)           0.713    20.889    p/b/A_0[12]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    24.925 r  p/b/birdpos0/PCOUT[47]
                         net (fo=1, routed)           0.002    24.927    p/b/birdpos0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    26.445 r  p/b/birdpos/P[1]
                         net (fo=3, routed)           1.012    27.456    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y6          RAMB36E1                                     r  p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    26.408 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.589    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    19.835 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    21.417    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.508 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         1.487    22.995    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.426    22.569    
                         clock uncertainty           -0.173    22.396    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    21.830    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.830    
                         arrival time                         -27.456    
  -------------------------------------------------------------------
                         slack                                 -5.626    

Slack (VIOLATED) :        -5.613ns  (required time - arrival time)
  Source:                 hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.867ns  (logic 15.838ns (53.029%)  route 14.029ns (46.971%))
  Logic Levels:           34  (CARRY4=15 DSP48E1=2 LUT2=3 LUT3=5 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 22.992 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         1.571    -2.427    clk_40M
    SLICE_X50Y44         FDCE                                         r  hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.478    -1.949 r  hc_reg[3]/Q
                         net (fo=46, routed)          0.518    -1.431    p/p1/hc_reg[10][3]
    SLICE_X53Y44         LUT2 (Prop_lut2_I0_O)        0.295    -1.136 r  p/p1/bg_x1_i_12/O
                         net (fo=3, routed)           0.478    -0.658    p/p1/bg_x1_1
    SLICE_X57Y44         LUT6 (Prop_lut6_I5_O)        0.124    -0.534 f  p/p1/red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.264    -0.270    p/p1/red_OBUF[3]_inst_i_3_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124    -0.146 f  p/p1/red_OBUF[3]_inst_i_2/O
                         net (fo=121, routed)         0.579     0.433    p/p1/bg_x1_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.124     0.557 r  p/p1/p_y1_i_6/O
                         net (fo=20, routed)          1.100     1.658    p/b/vc_reg[3]
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     1.782 r  p/b/birdpos0_i_96/O
                         net (fo=1, routed)           0.000     1.782    p/b/birdpos0_i_96_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.314 r  p/b/birdpos0_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.314    p/b/birdpos0_i_40_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.428 r  p/b/birdpos0_i_21/CO[3]
                         net (fo=92, routed)          1.529     3.956    p/b/birdpos0_i_21_n_0
    SLICE_X45Y29         LUT3 (Prop_lut3_I0_O)        0.150     4.106 r  p/b/birdpos0_i_144/O
                         net (fo=4, routed)           0.647     4.753    p/b/birdpos0_i_144_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     5.487 r  p/b/birdpos0_i_235/CO[3]
                         net (fo=1, routed)           0.000     5.487    p/b/birdpos0_i_235_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.758 r  p/b/birdpos0_i_127/CO[0]
                         net (fo=29, routed)          0.531     6.289    p/b/CO[0]
    SLICE_X47Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.118 r  p/b/birdpos0_i_257/CO[3]
                         net (fo=5, routed)           0.978     8.096    p/b/birdpos0_i_257_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     8.688 f  p/b/birdpos0_i_206/CO[2]
                         net (fo=27, routed)          0.925     9.613    p_n_21
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.338     9.951 r  birdpos0_i_215/O
                         net (fo=2, routed)           0.594    10.545    birdpos0_i_215_n_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.332    10.877 r  birdpos0_i_219/O
                         net (fo=1, routed)           0.000    10.877    p/b/vc_reg[8]_7[0]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.409 r  p/b/birdpos0_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.409    p/b/birdpos0_i_109_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  p/b/birdpos0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.523    p/b/birdpos0_i_107_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.836 r  p/b/birdpos0_i_341/O[3]
                         net (fo=3, routed)           0.454    12.290    p_n_32
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.306    12.596 r  birdpos0_i_342/O
                         net (fo=2, routed)           0.333    12.929    birdpos0_i_342_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.124    13.053 r  birdpos0_i_265/O
                         net (fo=2, routed)           0.416    13.469    birdpos0_i_265_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.593 r  birdpos0_i_269/O
                         net (fo=1, routed)           0.000    13.593    p/b/vc_reg[8]_15[0]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.991 r  p/b/birdpos0_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.991    p/b/birdpos0_i_174_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.325 r  p/b/birdpos0_i_85/O[1]
                         net (fo=3, routed)           0.596    14.921    p/b/birdpos0_i_85_n_6
    SLICE_X46Y35         LUT2 (Prop_lut2_I0_O)        0.303    15.224 r  p/b/birdpos0_i_176/O
                         net (fo=1, routed)           0.000    15.224    p/b/birdpos0_i_176_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.604 r  p/b/birdpos0_i_84/CO[3]
                         net (fo=1, routed)           0.000    15.604    p/b/birdpos0_i_84_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.927 r  p/b/birdpos0_i_38/O[1]
                         net (fo=3, routed)           0.862    16.789    p/b/birdpos0_i_38_n_6
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.306    17.095 r  p/b/birdpos0_i_104/O
                         net (fo=1, routed)           0.000    17.095    p/b/birdpos0_i_104_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.645 r  p/b/birdpos0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.645    p/b/birdpos0_i_44_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.916 f  p/b/birdpos0_i_22/CO[0]
                         net (fo=12, routed)          0.477    18.393    p/b/birdpos0_i_22_n_3
    SLICE_X49Y33         LUT3 (Prop_lut3_I2_O)        0.373    18.766 r  p/b/birdpos0_i_15/O
                         net (fo=6, routed)           0.189    18.955    p/b/birdpos0_i_15_n_0
    SLICE_X49Y33         LUT5 (Prop_lut5_I3_O)        0.124    19.079 f  p/b/birdpos0_i_36/O
                         net (fo=1, routed)           0.439    19.518    p/b/birdpos0_i_36_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    19.642 f  p/b/birdpos0_i_17/O
                         net (fo=1, routed)           0.409    20.051    p/b/birdpos0_i_17_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.124    20.175 r  p/b/birdpos0_i_1/O
                         net (fo=2, routed)           0.713    20.888    p/b/A_0[12]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    24.924 r  p/b/birdpos0/PCOUT[47]
                         net (fo=1, routed)           0.002    24.926    p/b/birdpos0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    26.444 r  p/b/birdpos/P[6]
                         net (fo=3, routed)           0.996    27.440    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y5          RAMB36E1                                     r  p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    26.408 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.589    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    19.835 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    21.417    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.508 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         1.484    22.992    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.426    22.566    
                         clock uncertainty           -0.173    22.393    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    21.827    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.827    
                         arrival time                         -27.440    
  -------------------------------------------------------------------
                         slack                                 -5.613    

Slack (VIOLATED) :        -5.611ns  (required time - arrival time)
  Source:                 hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.865ns  (logic 15.838ns (53.032%)  route 14.027ns (46.968%))
  Logic Levels:           34  (CARRY4=15 DSP48E1=2 LUT2=3 LUT3=5 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 22.992 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         1.571    -2.427    clk_40M
    SLICE_X50Y44         FDCE                                         r  hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.478    -1.949 r  hc_reg[3]/Q
                         net (fo=46, routed)          0.518    -1.431    p/p1/hc_reg[10][3]
    SLICE_X53Y44         LUT2 (Prop_lut2_I0_O)        0.295    -1.136 r  p/p1/bg_x1_i_12/O
                         net (fo=3, routed)           0.478    -0.658    p/p1/bg_x1_1
    SLICE_X57Y44         LUT6 (Prop_lut6_I5_O)        0.124    -0.534 f  p/p1/red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.264    -0.270    p/p1/red_OBUF[3]_inst_i_3_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124    -0.146 f  p/p1/red_OBUF[3]_inst_i_2/O
                         net (fo=121, routed)         0.579     0.433    p/p1/bg_x1_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.124     0.557 r  p/p1/p_y1_i_6/O
                         net (fo=20, routed)          1.100     1.658    p/b/vc_reg[3]
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     1.782 r  p/b/birdpos0_i_96/O
                         net (fo=1, routed)           0.000     1.782    p/b/birdpos0_i_96_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.314 r  p/b/birdpos0_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.314    p/b/birdpos0_i_40_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.428 r  p/b/birdpos0_i_21/CO[3]
                         net (fo=92, routed)          1.529     3.956    p/b/birdpos0_i_21_n_0
    SLICE_X45Y29         LUT3 (Prop_lut3_I0_O)        0.150     4.106 r  p/b/birdpos0_i_144/O
                         net (fo=4, routed)           0.647     4.753    p/b/birdpos0_i_144_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     5.487 r  p/b/birdpos0_i_235/CO[3]
                         net (fo=1, routed)           0.000     5.487    p/b/birdpos0_i_235_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.758 r  p/b/birdpos0_i_127/CO[0]
                         net (fo=29, routed)          0.531     6.289    p/b/CO[0]
    SLICE_X47Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.118 r  p/b/birdpos0_i_257/CO[3]
                         net (fo=5, routed)           0.978     8.096    p/b/birdpos0_i_257_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     8.688 f  p/b/birdpos0_i_206/CO[2]
                         net (fo=27, routed)          0.925     9.613    p_n_21
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.338     9.951 r  birdpos0_i_215/O
                         net (fo=2, routed)           0.594    10.545    birdpos0_i_215_n_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.332    10.877 r  birdpos0_i_219/O
                         net (fo=1, routed)           0.000    10.877    p/b/vc_reg[8]_7[0]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.409 r  p/b/birdpos0_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.409    p/b/birdpos0_i_109_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  p/b/birdpos0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.523    p/b/birdpos0_i_107_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.836 r  p/b/birdpos0_i_341/O[3]
                         net (fo=3, routed)           0.454    12.290    p_n_32
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.306    12.596 r  birdpos0_i_342/O
                         net (fo=2, routed)           0.333    12.929    birdpos0_i_342_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.124    13.053 r  birdpos0_i_265/O
                         net (fo=2, routed)           0.416    13.469    birdpos0_i_265_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.593 r  birdpos0_i_269/O
                         net (fo=1, routed)           0.000    13.593    p/b/vc_reg[8]_15[0]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.991 r  p/b/birdpos0_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.991    p/b/birdpos0_i_174_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.325 r  p/b/birdpos0_i_85/O[1]
                         net (fo=3, routed)           0.596    14.921    p/b/birdpos0_i_85_n_6
    SLICE_X46Y35         LUT2 (Prop_lut2_I0_O)        0.303    15.224 r  p/b/birdpos0_i_176/O
                         net (fo=1, routed)           0.000    15.224    p/b/birdpos0_i_176_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.604 r  p/b/birdpos0_i_84/CO[3]
                         net (fo=1, routed)           0.000    15.604    p/b/birdpos0_i_84_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.927 r  p/b/birdpos0_i_38/O[1]
                         net (fo=3, routed)           0.862    16.789    p/b/birdpos0_i_38_n_6
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.306    17.095 r  p/b/birdpos0_i_104/O
                         net (fo=1, routed)           0.000    17.095    p/b/birdpos0_i_104_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.645 r  p/b/birdpos0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.645    p/b/birdpos0_i_44_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.916 f  p/b/birdpos0_i_22/CO[0]
                         net (fo=12, routed)          0.477    18.393    p/b/birdpos0_i_22_n_3
    SLICE_X49Y33         LUT3 (Prop_lut3_I2_O)        0.373    18.766 r  p/b/birdpos0_i_15/O
                         net (fo=6, routed)           0.189    18.955    p/b/birdpos0_i_15_n_0
    SLICE_X49Y33         LUT5 (Prop_lut5_I3_O)        0.124    19.079 f  p/b/birdpos0_i_36/O
                         net (fo=1, routed)           0.439    19.518    p/b/birdpos0_i_36_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    19.642 f  p/b/birdpos0_i_17/O
                         net (fo=1, routed)           0.409    20.051    p/b/birdpos0_i_17_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.124    20.175 r  p/b/birdpos0_i_1/O
                         net (fo=2, routed)           0.713    20.888    p/b/A_0[12]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    24.924 r  p/b/birdpos0/PCOUT[47]
                         net (fo=1, routed)           0.002    24.926    p/b/birdpos0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    26.444 r  p/b/birdpos/P[8]
                         net (fo=3, routed)           0.994    27.438    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y5          RAMB36E1                                     r  p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    26.408 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.589    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    19.835 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    21.417    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.508 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         1.484    22.992    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.426    22.566    
                         clock uncertainty           -0.173    22.393    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    21.827    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.827    
                         arrival time                         -27.438    
  -------------------------------------------------------------------
                         slack                                 -5.611    

Slack (VIOLATED) :        -5.610ns  (required time - arrival time)
  Source:                 hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.864ns  (logic 15.838ns (53.034%)  route 14.026ns (46.966%))
  Logic Levels:           34  (CARRY4=15 DSP48E1=2 LUT2=3 LUT3=5 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 22.992 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         1.571    -2.427    clk_40M
    SLICE_X50Y44         FDCE                                         r  hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.478    -1.949 r  hc_reg[3]/Q
                         net (fo=46, routed)          0.518    -1.431    p/p1/hc_reg[10][3]
    SLICE_X53Y44         LUT2 (Prop_lut2_I0_O)        0.295    -1.136 r  p/p1/bg_x1_i_12/O
                         net (fo=3, routed)           0.478    -0.658    p/p1/bg_x1_1
    SLICE_X57Y44         LUT6 (Prop_lut6_I5_O)        0.124    -0.534 f  p/p1/red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.264    -0.270    p/p1/red_OBUF[3]_inst_i_3_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124    -0.146 f  p/p1/red_OBUF[3]_inst_i_2/O
                         net (fo=121, routed)         0.579     0.433    p/p1/bg_x1_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.124     0.557 r  p/p1/p_y1_i_6/O
                         net (fo=20, routed)          1.100     1.658    p/b/vc_reg[3]
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     1.782 r  p/b/birdpos0_i_96/O
                         net (fo=1, routed)           0.000     1.782    p/b/birdpos0_i_96_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.314 r  p/b/birdpos0_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.314    p/b/birdpos0_i_40_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.428 r  p/b/birdpos0_i_21/CO[3]
                         net (fo=92, routed)          1.529     3.956    p/b/birdpos0_i_21_n_0
    SLICE_X45Y29         LUT3 (Prop_lut3_I0_O)        0.150     4.106 r  p/b/birdpos0_i_144/O
                         net (fo=4, routed)           0.647     4.753    p/b/birdpos0_i_144_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     5.487 r  p/b/birdpos0_i_235/CO[3]
                         net (fo=1, routed)           0.000     5.487    p/b/birdpos0_i_235_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.758 r  p/b/birdpos0_i_127/CO[0]
                         net (fo=29, routed)          0.531     6.289    p/b/CO[0]
    SLICE_X47Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.118 r  p/b/birdpos0_i_257/CO[3]
                         net (fo=5, routed)           0.978     8.096    p/b/birdpos0_i_257_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     8.688 f  p/b/birdpos0_i_206/CO[2]
                         net (fo=27, routed)          0.925     9.613    p_n_21
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.338     9.951 r  birdpos0_i_215/O
                         net (fo=2, routed)           0.594    10.545    birdpos0_i_215_n_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.332    10.877 r  birdpos0_i_219/O
                         net (fo=1, routed)           0.000    10.877    p/b/vc_reg[8]_7[0]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.409 r  p/b/birdpos0_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.409    p/b/birdpos0_i_109_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  p/b/birdpos0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.523    p/b/birdpos0_i_107_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.836 r  p/b/birdpos0_i_341/O[3]
                         net (fo=3, routed)           0.454    12.290    p_n_32
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.306    12.596 r  birdpos0_i_342/O
                         net (fo=2, routed)           0.333    12.929    birdpos0_i_342_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.124    13.053 r  birdpos0_i_265/O
                         net (fo=2, routed)           0.416    13.469    birdpos0_i_265_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.593 r  birdpos0_i_269/O
                         net (fo=1, routed)           0.000    13.593    p/b/vc_reg[8]_15[0]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.991 r  p/b/birdpos0_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.991    p/b/birdpos0_i_174_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.325 r  p/b/birdpos0_i_85/O[1]
                         net (fo=3, routed)           0.596    14.921    p/b/birdpos0_i_85_n_6
    SLICE_X46Y35         LUT2 (Prop_lut2_I0_O)        0.303    15.224 r  p/b/birdpos0_i_176/O
                         net (fo=1, routed)           0.000    15.224    p/b/birdpos0_i_176_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.604 r  p/b/birdpos0_i_84/CO[3]
                         net (fo=1, routed)           0.000    15.604    p/b/birdpos0_i_84_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.927 r  p/b/birdpos0_i_38/O[1]
                         net (fo=3, routed)           0.862    16.789    p/b/birdpos0_i_38_n_6
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.306    17.095 r  p/b/birdpos0_i_104/O
                         net (fo=1, routed)           0.000    17.095    p/b/birdpos0_i_104_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.645 r  p/b/birdpos0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.645    p/b/birdpos0_i_44_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.916 f  p/b/birdpos0_i_22/CO[0]
                         net (fo=12, routed)          0.477    18.393    p/b/birdpos0_i_22_n_3
    SLICE_X49Y33         LUT3 (Prop_lut3_I2_O)        0.373    18.766 r  p/b/birdpos0_i_15/O
                         net (fo=6, routed)           0.189    18.955    p/b/birdpos0_i_15_n_0
    SLICE_X49Y33         LUT5 (Prop_lut5_I3_O)        0.124    19.079 f  p/b/birdpos0_i_36/O
                         net (fo=1, routed)           0.439    19.518    p/b/birdpos0_i_36_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    19.642 f  p/b/birdpos0_i_17/O
                         net (fo=1, routed)           0.409    20.051    p/b/birdpos0_i_17_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.124    20.175 r  p/b/birdpos0_i_1/O
                         net (fo=2, routed)           0.713    20.888    p/b/A_0[12]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    24.924 r  p/b/birdpos0/PCOUT[47]
                         net (fo=1, routed)           0.002    24.926    p/b/birdpos0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    26.444 r  p/b/birdpos/P[11]
                         net (fo=3, routed)           0.993    27.437    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y5          RAMB36E1                                     r  p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    26.408 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.589    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    19.835 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    21.417    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.508 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         1.484    22.992    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.426    22.566    
                         clock uncertainty           -0.173    22.393    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    21.827    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.827    
                         arrival time                         -27.437    
  -------------------------------------------------------------------
                         slack                                 -5.610    

Slack (VIOLATED) :        -5.610ns  (required time - arrival time)
  Source:                 vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.867ns  (logic 15.645ns (52.383%)  route 14.222ns (47.617%))
  Logic Levels:           34  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=5 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 22.995 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         1.571    -2.427    clk_40M
    SLICE_X57Y43         FDCE                                         r  vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDCE (Prop_fdce_C_Q)         0.456    -1.971 r  vc_reg[1]/Q
                         net (fo=28, routed)          0.863    -1.107    p/p1/Q[1]
    SLICE_X55Y43         LUT6 (Prop_lut6_I1_O)        0.124    -0.983 f  p/p1/red_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.151    -0.832    p/p1/red_OBUF[3]_inst_i_6_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I5_O)        0.124    -0.708 r  p/p1/red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.439    -0.269    p/p1/red_OBUF[3]_inst_i_5_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I5_O)        0.124    -0.145 f  p/p1/red_OBUF[3]_inst_i_2/O
                         net (fo=121, routed)         0.579     0.434    p/p1/bg_x1_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.124     0.558 r  p/p1/p_y1_i_6/O
                         net (fo=20, routed)          1.100     1.658    p/b/vc_reg[3]
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     1.782 r  p/b/birdpos0_i_96/O
                         net (fo=1, routed)           0.000     1.782    p/b/birdpos0_i_96_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.314 r  p/b/birdpos0_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.314    p/b/birdpos0_i_40_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.428 r  p/b/birdpos0_i_21/CO[3]
                         net (fo=92, routed)          1.529     3.957    p/b/birdpos0_i_21_n_0
    SLICE_X45Y29         LUT3 (Prop_lut3_I0_O)        0.150     4.107 r  p/b/birdpos0_i_144/O
                         net (fo=4, routed)           0.647     4.754    p/b/birdpos0_i_144_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     5.488 r  p/b/birdpos0_i_235/CO[3]
                         net (fo=1, routed)           0.000     5.488    p/b/birdpos0_i_235_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.759 r  p/b/birdpos0_i_127/CO[0]
                         net (fo=29, routed)          0.531     6.290    p/b/CO[0]
    SLICE_X47Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.119 r  p/b/birdpos0_i_257/CO[3]
                         net (fo=5, routed)           0.978     8.097    p/b/birdpos0_i_257_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     8.689 f  p/b/birdpos0_i_206/CO[2]
                         net (fo=27, routed)          0.925     9.614    p_n_21
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.338     9.952 r  birdpos0_i_215/O
                         net (fo=2, routed)           0.594    10.546    birdpos0_i_215_n_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.332    10.878 r  birdpos0_i_219/O
                         net (fo=1, routed)           0.000    10.878    p/b/vc_reg[8]_7[0]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.410 r  p/b/birdpos0_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.410    p/b/birdpos0_i_109_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.524 r  p/b/birdpos0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.524    p/b/birdpos0_i_107_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.837 r  p/b/birdpos0_i_341/O[3]
                         net (fo=3, routed)           0.454    12.291    p_n_32
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.306    12.597 r  birdpos0_i_342/O
                         net (fo=2, routed)           0.333    12.930    birdpos0_i_342_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.124    13.054 r  birdpos0_i_265/O
                         net (fo=2, routed)           0.416    13.470    birdpos0_i_265_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.594 r  birdpos0_i_269/O
                         net (fo=1, routed)           0.000    13.594    p/b/vc_reg[8]_15[0]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.992 r  p/b/birdpos0_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.992    p/b/birdpos0_i_174_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.326 r  p/b/birdpos0_i_85/O[1]
                         net (fo=3, routed)           0.596    14.922    p/b/birdpos0_i_85_n_6
    SLICE_X46Y35         LUT2 (Prop_lut2_I0_O)        0.303    15.225 r  p/b/birdpos0_i_176/O
                         net (fo=1, routed)           0.000    15.225    p/b/birdpos0_i_176_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.605 r  p/b/birdpos0_i_84/CO[3]
                         net (fo=1, routed)           0.000    15.605    p/b/birdpos0_i_84_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.928 r  p/b/birdpos0_i_38/O[1]
                         net (fo=3, routed)           0.862    16.790    p/b/birdpos0_i_38_n_6
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.306    17.096 r  p/b/birdpos0_i_104/O
                         net (fo=1, routed)           0.000    17.096    p/b/birdpos0_i_104_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.646 r  p/b/birdpos0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.646    p/b/birdpos0_i_44_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.917 f  p/b/birdpos0_i_22/CO[0]
                         net (fo=12, routed)          0.477    18.394    p/b/birdpos0_i_22_n_3
    SLICE_X49Y33         LUT3 (Prop_lut3_I2_O)        0.373    18.767 r  p/b/birdpos0_i_15/O
                         net (fo=6, routed)           0.189    18.956    p/b/birdpos0_i_15_n_0
    SLICE_X49Y33         LUT5 (Prop_lut5_I3_O)        0.124    19.080 f  p/b/birdpos0_i_36/O
                         net (fo=1, routed)           0.439    19.519    p/b/birdpos0_i_36_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    19.643 f  p/b/birdpos0_i_17/O
                         net (fo=1, routed)           0.409    20.052    p/b/birdpos0_i_17_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.124    20.176 r  p/b/birdpos0_i_1/O
                         net (fo=2, routed)           0.713    20.889    p/b/A_0[12]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    24.925 r  p/b/birdpos0/PCOUT[47]
                         net (fo=1, routed)           0.002    24.927    p/b/birdpos0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    26.445 r  p/b/birdpos/P[5]
                         net (fo=3, routed)           0.996    27.440    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y6          RAMB36E1                                     r  p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    26.408 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.589    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    19.835 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    21.417    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.508 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         1.487    22.995    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.426    22.569    
                         clock uncertainty           -0.173    22.396    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    21.830    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.830    
                         arrival time                         -27.440    
  -------------------------------------------------------------------
                         slack                                 -5.610    

Slack (VIOLATED) :        -5.610ns  (required time - arrival time)
  Source:                 hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.864ns  (logic 15.838ns (53.034%)  route 14.026ns (46.966%))
  Logic Levels:           34  (CARRY4=15 DSP48E1=2 LUT2=3 LUT3=5 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 22.992 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         1.571    -2.427    clk_40M
    SLICE_X50Y44         FDCE                                         r  hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.478    -1.949 r  hc_reg[3]/Q
                         net (fo=46, routed)          0.518    -1.431    p/p1/hc_reg[10][3]
    SLICE_X53Y44         LUT2 (Prop_lut2_I0_O)        0.295    -1.136 r  p/p1/bg_x1_i_12/O
                         net (fo=3, routed)           0.478    -0.658    p/p1/bg_x1_1
    SLICE_X57Y44         LUT6 (Prop_lut6_I5_O)        0.124    -0.534 f  p/p1/red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.264    -0.270    p/p1/red_OBUF[3]_inst_i_3_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124    -0.146 f  p/p1/red_OBUF[3]_inst_i_2/O
                         net (fo=121, routed)         0.579     0.433    p/p1/bg_x1_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.124     0.557 r  p/p1/p_y1_i_6/O
                         net (fo=20, routed)          1.100     1.658    p/b/vc_reg[3]
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     1.782 r  p/b/birdpos0_i_96/O
                         net (fo=1, routed)           0.000     1.782    p/b/birdpos0_i_96_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.314 r  p/b/birdpos0_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.314    p/b/birdpos0_i_40_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.428 r  p/b/birdpos0_i_21/CO[3]
                         net (fo=92, routed)          1.529     3.956    p/b/birdpos0_i_21_n_0
    SLICE_X45Y29         LUT3 (Prop_lut3_I0_O)        0.150     4.106 r  p/b/birdpos0_i_144/O
                         net (fo=4, routed)           0.647     4.753    p/b/birdpos0_i_144_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     5.487 r  p/b/birdpos0_i_235/CO[3]
                         net (fo=1, routed)           0.000     5.487    p/b/birdpos0_i_235_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.758 r  p/b/birdpos0_i_127/CO[0]
                         net (fo=29, routed)          0.531     6.289    p/b/CO[0]
    SLICE_X47Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.118 r  p/b/birdpos0_i_257/CO[3]
                         net (fo=5, routed)           0.978     8.096    p/b/birdpos0_i_257_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     8.688 f  p/b/birdpos0_i_206/CO[2]
                         net (fo=27, routed)          0.925     9.613    p_n_21
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.338     9.951 r  birdpos0_i_215/O
                         net (fo=2, routed)           0.594    10.545    birdpos0_i_215_n_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.332    10.877 r  birdpos0_i_219/O
                         net (fo=1, routed)           0.000    10.877    p/b/vc_reg[8]_7[0]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.409 r  p/b/birdpos0_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.409    p/b/birdpos0_i_109_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  p/b/birdpos0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.523    p/b/birdpos0_i_107_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.836 r  p/b/birdpos0_i_341/O[3]
                         net (fo=3, routed)           0.454    12.290    p_n_32
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.306    12.596 r  birdpos0_i_342/O
                         net (fo=2, routed)           0.333    12.929    birdpos0_i_342_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.124    13.053 r  birdpos0_i_265/O
                         net (fo=2, routed)           0.416    13.469    birdpos0_i_265_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.593 r  birdpos0_i_269/O
                         net (fo=1, routed)           0.000    13.593    p/b/vc_reg[8]_15[0]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.991 r  p/b/birdpos0_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.991    p/b/birdpos0_i_174_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.325 r  p/b/birdpos0_i_85/O[1]
                         net (fo=3, routed)           0.596    14.921    p/b/birdpos0_i_85_n_6
    SLICE_X46Y35         LUT2 (Prop_lut2_I0_O)        0.303    15.224 r  p/b/birdpos0_i_176/O
                         net (fo=1, routed)           0.000    15.224    p/b/birdpos0_i_176_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.604 r  p/b/birdpos0_i_84/CO[3]
                         net (fo=1, routed)           0.000    15.604    p/b/birdpos0_i_84_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.927 r  p/b/birdpos0_i_38/O[1]
                         net (fo=3, routed)           0.862    16.789    p/b/birdpos0_i_38_n_6
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.306    17.095 r  p/b/birdpos0_i_104/O
                         net (fo=1, routed)           0.000    17.095    p/b/birdpos0_i_104_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.645 r  p/b/birdpos0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.645    p/b/birdpos0_i_44_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.916 f  p/b/birdpos0_i_22/CO[0]
                         net (fo=12, routed)          0.477    18.393    p/b/birdpos0_i_22_n_3
    SLICE_X49Y33         LUT3 (Prop_lut3_I2_O)        0.373    18.766 r  p/b/birdpos0_i_15/O
                         net (fo=6, routed)           0.189    18.955    p/b/birdpos0_i_15_n_0
    SLICE_X49Y33         LUT5 (Prop_lut5_I3_O)        0.124    19.079 f  p/b/birdpos0_i_36/O
                         net (fo=1, routed)           0.439    19.518    p/b/birdpos0_i_36_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    19.642 f  p/b/birdpos0_i_17/O
                         net (fo=1, routed)           0.409    20.051    p/b/birdpos0_i_17_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.124    20.175 r  p/b/birdpos0_i_1/O
                         net (fo=2, routed)           0.713    20.888    p/b/A_0[12]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    24.924 r  p/b/birdpos0/PCOUT[47]
                         net (fo=1, routed)           0.002    24.926    p/b/birdpos0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    26.444 r  p/b/birdpos/P[10]
                         net (fo=3, routed)           0.993    27.437    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y5          RAMB36E1                                     r  p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    26.408 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.589    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    19.835 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    21.417    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.508 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         1.484    22.992    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.426    22.566    
                         clock uncertainty           -0.173    22.393    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    21.827    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.827    
                         arrival time                         -27.437    
  -------------------------------------------------------------------
                         slack                                 -5.610    

Slack (VIOLATED) :        -5.610ns  (required time - arrival time)
  Source:                 vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.867ns  (logic 15.645ns (52.383%)  route 14.222ns (47.617%))
  Logic Levels:           34  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=5 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 22.995 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         1.571    -2.427    clk_40M
    SLICE_X57Y43         FDCE                                         r  vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDCE (Prop_fdce_C_Q)         0.456    -1.971 r  vc_reg[1]/Q
                         net (fo=28, routed)          0.863    -1.107    p/p1/Q[1]
    SLICE_X55Y43         LUT6 (Prop_lut6_I1_O)        0.124    -0.983 f  p/p1/red_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.151    -0.832    p/p1/red_OBUF[3]_inst_i_6_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I5_O)        0.124    -0.708 r  p/p1/red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.439    -0.269    p/p1/red_OBUF[3]_inst_i_5_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I5_O)        0.124    -0.145 f  p/p1/red_OBUF[3]_inst_i_2/O
                         net (fo=121, routed)         0.579     0.434    p/p1/bg_x1_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.124     0.558 r  p/p1/p_y1_i_6/O
                         net (fo=20, routed)          1.100     1.658    p/b/vc_reg[3]
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     1.782 r  p/b/birdpos0_i_96/O
                         net (fo=1, routed)           0.000     1.782    p/b/birdpos0_i_96_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.314 r  p/b/birdpos0_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.314    p/b/birdpos0_i_40_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.428 r  p/b/birdpos0_i_21/CO[3]
                         net (fo=92, routed)          1.529     3.957    p/b/birdpos0_i_21_n_0
    SLICE_X45Y29         LUT3 (Prop_lut3_I0_O)        0.150     4.107 r  p/b/birdpos0_i_144/O
                         net (fo=4, routed)           0.647     4.754    p/b/birdpos0_i_144_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     5.488 r  p/b/birdpos0_i_235/CO[3]
                         net (fo=1, routed)           0.000     5.488    p/b/birdpos0_i_235_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.759 r  p/b/birdpos0_i_127/CO[0]
                         net (fo=29, routed)          0.531     6.290    p/b/CO[0]
    SLICE_X47Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.119 r  p/b/birdpos0_i_257/CO[3]
                         net (fo=5, routed)           0.978     8.097    p/b/birdpos0_i_257_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     8.689 f  p/b/birdpos0_i_206/CO[2]
                         net (fo=27, routed)          0.925     9.614    p_n_21
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.338     9.952 r  birdpos0_i_215/O
                         net (fo=2, routed)           0.594    10.546    birdpos0_i_215_n_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.332    10.878 r  birdpos0_i_219/O
                         net (fo=1, routed)           0.000    10.878    p/b/vc_reg[8]_7[0]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.410 r  p/b/birdpos0_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.410    p/b/birdpos0_i_109_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.524 r  p/b/birdpos0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.524    p/b/birdpos0_i_107_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.837 r  p/b/birdpos0_i_341/O[3]
                         net (fo=3, routed)           0.454    12.291    p_n_32
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.306    12.597 r  birdpos0_i_342/O
                         net (fo=2, routed)           0.333    12.930    birdpos0_i_342_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.124    13.054 r  birdpos0_i_265/O
                         net (fo=2, routed)           0.416    13.470    birdpos0_i_265_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.594 r  birdpos0_i_269/O
                         net (fo=1, routed)           0.000    13.594    p/b/vc_reg[8]_15[0]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.992 r  p/b/birdpos0_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.992    p/b/birdpos0_i_174_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.326 r  p/b/birdpos0_i_85/O[1]
                         net (fo=3, routed)           0.596    14.922    p/b/birdpos0_i_85_n_6
    SLICE_X46Y35         LUT2 (Prop_lut2_I0_O)        0.303    15.225 r  p/b/birdpos0_i_176/O
                         net (fo=1, routed)           0.000    15.225    p/b/birdpos0_i_176_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.605 r  p/b/birdpos0_i_84/CO[3]
                         net (fo=1, routed)           0.000    15.605    p/b/birdpos0_i_84_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.928 r  p/b/birdpos0_i_38/O[1]
                         net (fo=3, routed)           0.862    16.790    p/b/birdpos0_i_38_n_6
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.306    17.096 r  p/b/birdpos0_i_104/O
                         net (fo=1, routed)           0.000    17.096    p/b/birdpos0_i_104_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.646 r  p/b/birdpos0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.646    p/b/birdpos0_i_44_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.917 f  p/b/birdpos0_i_22/CO[0]
                         net (fo=12, routed)          0.477    18.394    p/b/birdpos0_i_22_n_3
    SLICE_X49Y33         LUT3 (Prop_lut3_I2_O)        0.373    18.767 r  p/b/birdpos0_i_15/O
                         net (fo=6, routed)           0.189    18.956    p/b/birdpos0_i_15_n_0
    SLICE_X49Y33         LUT5 (Prop_lut5_I3_O)        0.124    19.080 f  p/b/birdpos0_i_36/O
                         net (fo=1, routed)           0.439    19.519    p/b/birdpos0_i_36_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    19.643 f  p/b/birdpos0_i_17/O
                         net (fo=1, routed)           0.409    20.052    p/b/birdpos0_i_17_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.124    20.176 r  p/b/birdpos0_i_1/O
                         net (fo=2, routed)           0.713    20.889    p/b/A_0[12]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    24.925 r  p/b/birdpos0/PCOUT[47]
                         net (fo=1, routed)           0.002    24.927    p/b/birdpos0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    26.445 r  p/b/birdpos/P[7]
                         net (fo=3, routed)           0.995    27.440    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y6          RAMB36E1                                     r  p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    26.408 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.589    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    19.835 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    21.417    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.508 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         1.487    22.995    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.426    22.569    
                         clock uncertainty           -0.173    22.396    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    21.830    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.830    
                         arrival time                         -27.440    
  -------------------------------------------------------------------
                         slack                                 -5.610    

Slack (VIOLATED) :        -5.609ns  (required time - arrival time)
  Source:                 hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.863ns  (logic 15.838ns (53.036%)  route 14.025ns (46.964%))
  Logic Levels:           34  (CARRY4=15 DSP48E1=2 LUT2=3 LUT3=5 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 22.992 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         1.571    -2.427    clk_40M
    SLICE_X50Y44         FDCE                                         r  hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.478    -1.949 r  hc_reg[3]/Q
                         net (fo=46, routed)          0.518    -1.431    p/p1/hc_reg[10][3]
    SLICE_X53Y44         LUT2 (Prop_lut2_I0_O)        0.295    -1.136 r  p/p1/bg_x1_i_12/O
                         net (fo=3, routed)           0.478    -0.658    p/p1/bg_x1_1
    SLICE_X57Y44         LUT6 (Prop_lut6_I5_O)        0.124    -0.534 f  p/p1/red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.264    -0.270    p/p1/red_OBUF[3]_inst_i_3_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124    -0.146 f  p/p1/red_OBUF[3]_inst_i_2/O
                         net (fo=121, routed)         0.579     0.433    p/p1/bg_x1_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.124     0.557 r  p/p1/p_y1_i_6/O
                         net (fo=20, routed)          1.100     1.658    p/b/vc_reg[3]
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     1.782 r  p/b/birdpos0_i_96/O
                         net (fo=1, routed)           0.000     1.782    p/b/birdpos0_i_96_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.314 r  p/b/birdpos0_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.314    p/b/birdpos0_i_40_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.428 r  p/b/birdpos0_i_21/CO[3]
                         net (fo=92, routed)          1.529     3.956    p/b/birdpos0_i_21_n_0
    SLICE_X45Y29         LUT3 (Prop_lut3_I0_O)        0.150     4.106 r  p/b/birdpos0_i_144/O
                         net (fo=4, routed)           0.647     4.753    p/b/birdpos0_i_144_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     5.487 r  p/b/birdpos0_i_235/CO[3]
                         net (fo=1, routed)           0.000     5.487    p/b/birdpos0_i_235_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.758 r  p/b/birdpos0_i_127/CO[0]
                         net (fo=29, routed)          0.531     6.289    p/b/CO[0]
    SLICE_X47Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.118 r  p/b/birdpos0_i_257/CO[3]
                         net (fo=5, routed)           0.978     8.096    p/b/birdpos0_i_257_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     8.688 f  p/b/birdpos0_i_206/CO[2]
                         net (fo=27, routed)          0.925     9.613    p_n_21
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.338     9.951 r  birdpos0_i_215/O
                         net (fo=2, routed)           0.594    10.545    birdpos0_i_215_n_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.332    10.877 r  birdpos0_i_219/O
                         net (fo=1, routed)           0.000    10.877    p/b/vc_reg[8]_7[0]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.409 r  p/b/birdpos0_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.409    p/b/birdpos0_i_109_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  p/b/birdpos0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.523    p/b/birdpos0_i_107_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.836 r  p/b/birdpos0_i_341/O[3]
                         net (fo=3, routed)           0.454    12.290    p_n_32
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.306    12.596 r  birdpos0_i_342/O
                         net (fo=2, routed)           0.333    12.929    birdpos0_i_342_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.124    13.053 r  birdpos0_i_265/O
                         net (fo=2, routed)           0.416    13.469    birdpos0_i_265_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.593 r  birdpos0_i_269/O
                         net (fo=1, routed)           0.000    13.593    p/b/vc_reg[8]_15[0]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.991 r  p/b/birdpos0_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.991    p/b/birdpos0_i_174_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.325 r  p/b/birdpos0_i_85/O[1]
                         net (fo=3, routed)           0.596    14.921    p/b/birdpos0_i_85_n_6
    SLICE_X46Y35         LUT2 (Prop_lut2_I0_O)        0.303    15.224 r  p/b/birdpos0_i_176/O
                         net (fo=1, routed)           0.000    15.224    p/b/birdpos0_i_176_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.604 r  p/b/birdpos0_i_84/CO[3]
                         net (fo=1, routed)           0.000    15.604    p/b/birdpos0_i_84_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.927 r  p/b/birdpos0_i_38/O[1]
                         net (fo=3, routed)           0.862    16.789    p/b/birdpos0_i_38_n_6
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.306    17.095 r  p/b/birdpos0_i_104/O
                         net (fo=1, routed)           0.000    17.095    p/b/birdpos0_i_104_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.645 r  p/b/birdpos0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.645    p/b/birdpos0_i_44_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.916 f  p/b/birdpos0_i_22/CO[0]
                         net (fo=12, routed)          0.477    18.393    p/b/birdpos0_i_22_n_3
    SLICE_X49Y33         LUT3 (Prop_lut3_I2_O)        0.373    18.766 r  p/b/birdpos0_i_15/O
                         net (fo=6, routed)           0.189    18.955    p/b/birdpos0_i_15_n_0
    SLICE_X49Y33         LUT5 (Prop_lut5_I3_O)        0.124    19.079 f  p/b/birdpos0_i_36/O
                         net (fo=1, routed)           0.439    19.518    p/b/birdpos0_i_36_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    19.642 f  p/b/birdpos0_i_17/O
                         net (fo=1, routed)           0.409    20.051    p/b/birdpos0_i_17_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.124    20.175 r  p/b/birdpos0_i_1/O
                         net (fo=2, routed)           0.713    20.888    p/b/A_0[12]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    24.924 r  p/b/birdpos0/PCOUT[47]
                         net (fo=1, routed)           0.002    24.926    p/b/birdpos0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    26.444 r  p/b/birdpos/P[5]
                         net (fo=3, routed)           0.992    27.436    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y5          RAMB36E1                                     r  p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    26.408 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.589    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    19.835 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    21.417    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.508 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         1.484    22.992    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.426    22.566    
                         clock uncertainty           -0.173    22.393    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    21.827    p/b/mb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.827    
                         arrival time                         -27.436    
  -------------------------------------------------------------------
                         slack                                 -5.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 p/p1/pic_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            p/pic_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.727%)  route 0.320ns (63.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         0.564    -0.545    p/p1/clk_out1
    SLICE_X48Y54         FDCE                                         r  p/p1/pic_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  p/p1/pic_data_reg[11]/Q
                         net (fo=1, routed)           0.320    -0.084    p/p1/pic_data_reg_n_0_[11]
    SLICE_X50Y49         LUT5 (Prop_lut5_I2_O)        0.045    -0.039 r  p/p1/pic_data[11]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.039    p/p1_n_51
    SLICE_X50Y49         FDCE                                         r  p/pic_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         0.838    -0.310    p/clk_out1
    SLICE_X50Y49         FDCE                                         r  p/pic_data_reg[11]/C
                         clock pessimism              0.038    -0.272    
    SLICE_X50Y49         FDCE (Hold_fdce_C_D)         0.121    -0.151    p/pic_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 p/p1/pic_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            p/pic_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.209ns (40.543%)  route 0.306ns (59.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         0.564    -0.545    p/p1/clk_out1
    SLICE_X50Y53         FDCE                                         r  p/p1/pic_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.381 r  p/p1/pic_data_reg[10]/Q
                         net (fo=1, routed)           0.306    -0.075    p/p1/pic_data_reg_n_0_[10]
    SLICE_X50Y48         LUT5 (Prop_lut5_I2_O)        0.045    -0.030 r  p/p1/pic_data[10]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.030    p/p1_n_52
    SLICE_X50Y48         FDCE                                         r  p/pic_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         0.838    -0.310    p/clk_out1
    SLICE_X50Y48         FDCE                                         r  p/pic_data_reg[10]/C
                         clock pessimism              0.038    -0.272    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.120    -0.152    p/pic_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 p/p1/pic_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            p/pic_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.508%)  route 0.353ns (65.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         0.565    -0.544    p/p1/clk_out1
    SLICE_X48Y52         FDCE                                         r  p/p1/pic_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  p/p1/pic_data_reg[1]/Q
                         net (fo=1, routed)           0.353    -0.050    p/p1/pic_data_reg_n_0_[1]
    SLICE_X50Y47         LUT5 (Prop_lut5_I2_O)        0.045    -0.005 r  p/p1/pic_data[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.005    p/p1_n_61
    SLICE_X50Y47         FDCE                                         r  p/pic_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         0.838    -0.310    p/clk_out1
    SLICE_X50Y47         FDCE                                         r  p/pic_data_reg[1]/C
                         clock pessimism              0.038    -0.272    
    SLICE_X50Y47         FDCE (Hold_fdce_C_D)         0.120    -0.152    p/pic_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 p/p1/pic_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            p/pic_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.343%)  route 0.326ns (63.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         0.564    -0.545    p/p1/clk_out1
    SLICE_X48Y53         FDCE                                         r  p/p1/pic_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  p/p1/pic_data_reg[2]/Q
                         net (fo=1, routed)           0.326    -0.079    p/p1/pic_data_reg_n_0_[2]
    SLICE_X49Y47         LUT5 (Prop_lut5_I2_O)        0.045    -0.034 r  p/p1/pic_data[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.034    p/p1_n_60
    SLICE_X49Y47         FDCE                                         r  p/pic_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         0.837    -0.311    p/clk_out1
    SLICE_X49Y47         FDCE                                         r  p/pic_data_reg[2]/C
                         clock pessimism              0.038    -0.273    
    SLICE_X49Y47         FDCE (Hold_fdce_C_D)         0.091    -0.182    p/pic_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 p/b/pic_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            p/pic_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.264%)  route 0.341ns (64.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         0.563    -0.547    p/b/clk_out1
    SLICE_X49Y37         FDCE                                         r  p/b/pic_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  p/b/pic_data_reg[5]/Q
                         net (fo=1, routed)           0.341    -0.064    p/p1/pic_data_reg[11]_10[5]
    SLICE_X49Y53         LUT5 (Prop_lut5_I4_O)        0.045    -0.019 r  p/p1/pic_data[5]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.019    p/p1_n_57
    SLICE_X49Y53         FDCE                                         r  p/pic_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         0.833    -0.314    p/clk_out1
    SLICE_X49Y53         FDCE                                         r  p/pic_data_reg[5]/C
                         clock pessimism              0.038    -0.276    
    SLICE_X49Y53         FDCE (Hold_fdce_C_D)         0.092    -0.184    p/pic_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 p/p1/pic_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            p/pic_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.186ns (30.985%)  route 0.414ns (69.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         0.564    -0.545    p/p1/clk_out1
    SLICE_X49Y53         FDCE                                         r  p/p1/pic_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  p/p1/pic_data_reg[6]/Q
                         net (fo=1, routed)           0.414     0.010    p/p1/pic_data_reg_n_0_[6]
    SLICE_X50Y47         LUT5 (Prop_lut5_I2_O)        0.045     0.055 r  p/p1/pic_data[6]_i_1__3/O
                         net (fo=1, routed)           0.000     0.055    p/p1_n_56
    SLICE_X50Y47         FDCE                                         r  p/pic_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         0.838    -0.310    p/clk_out1
    SLICE_X50Y47         FDCE                                         r  p/pic_data_reg[6]/C
                         clock pessimism              0.038    -0.272    
    SLICE_X50Y47         FDCE (Hold_fdce_C_D)         0.121    -0.151    p/pic_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 p/p1/pic_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            p/pic_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.209ns (34.451%)  route 0.398ns (65.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         0.565    -0.544    p/p1/clk_out1
    SLICE_X50Y52         FDCE                                         r  p/p1/pic_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.380 r  p/p1/pic_data_reg[3]/Q
                         net (fo=1, routed)           0.398     0.017    p/p1/pic_data_reg_n_0_[3]
    SLICE_X50Y47         LUT5 (Prop_lut5_I2_O)        0.045     0.062 r  p/p1/pic_data[3]_i_1__3/O
                         net (fo=1, routed)           0.000     0.062    p/p1_n_59
    SLICE_X50Y47         FDCE                                         r  p/pic_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         0.838    -0.310    p/clk_out1
    SLICE_X50Y47         FDCE                                         r  p/pic_data_reg[3]/C
                         clock pessimism              0.038    -0.272    
    SLICE_X50Y47         FDCE (Hold_fdce_C_D)         0.121    -0.151    p/pic_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 p/p1/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            p/pic_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.941%)  route 0.146ns (44.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         0.564    -0.545    p/p1/clk_out1
    SLICE_X48Y54         FDCE                                         r  p/p1/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  p/p1/valid_reg/Q
                         net (fo=16, routed)          0.146    -0.258    p/p1/valid
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.045    -0.213 r  p/p1/pic_data[9]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.213    p/p1_n_53
    SLICE_X48Y53         FDCE                                         r  p/pic_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         0.833    -0.314    p/clk_out1
    SLICE_X48Y53         FDCE                                         r  p/pic_data_reg[9]/C
                         clock pessimism             -0.216    -0.529    
    SLICE_X48Y53         FDCE (Hold_fdce_C_D)         0.092    -0.437    p/pic_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.269%)  route 0.183ns (46.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         0.566    -0.544    clk_40M
    SLICE_X54Y43         FDCE                                         r  vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.380 r  vc_reg[0]/Q
                         net (fo=31, routed)          0.183    -0.196    vc_reg_n_0_[0]
    SLICE_X56Y43         LUT6 (Prop_lut6_I1_O)        0.045    -0.151 r  vc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    vc[4]_i_1_n_0
    SLICE_X56Y43         FDCE                                         r  vc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         0.837    -0.311    clk_40M
    SLICE_X56Y43         FDCE                                         r  vc_reg[4]/C
                         clock pessimism             -0.196    -0.507    
    SLICE_X56Y43         FDCE (Hold_fdce_C_D)         0.121    -0.386    vc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 p/p1/pic_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            p/pic_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.047%)  route 0.454ns (70.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         0.565    -0.544    p/p1/clk_out1
    SLICE_X48Y52         FDCE                                         r  p/p1/pic_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  p/p1/pic_data_reg[4]/Q
                         net (fo=1, routed)           0.454     0.051    p/p1/pic_data_reg_n_0_[4]
    SLICE_X50Y47         LUT5 (Prop_lut5_I2_O)        0.045     0.096 r  p/p1/pic_data[4]_i_1__3/O
                         net (fo=1, routed)           0.000     0.096    p/p1_n_58
    SLICE_X50Y47         FDCE                                         r  p/pic_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=253, routed)         0.838    -0.310    p/clk_out1
    SLICE_X50Y47         FDCE                                         r  p/pic_data_reg[4]/C
                         clock pessimism              0.038    -0.272    
    SLICE_X50Y47         FDCE (Hold_fdce_C_D)         0.121    -0.151    p/pic_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y14    p/p1/mp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y14    p/p1/mp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y13    p/p3/mp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y13    p/p3/mp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X1Y30    p/p1/mp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB18_X1Y30    p/p1/mp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X1Y31    p/p3/mp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB18_X1Y31    p/p3/mp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y18    p/p1/mp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y18    p/p1/mp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y0  clk_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y64    p/cd/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y64    p/cd/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y63    p/cd/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y63    p/cd/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y63    p/cd/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y63    p/cd/cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y64    p/cd/cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y64    p/cd/cnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X40Y43    hc_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X48Y10    p/membg/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X63Y68    p/cd/clkout_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X63Y68    p/cd/clkout_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y68    p/cd/cnt_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y68    p/cd/cnt_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y68    p/cd/cnt_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y68    p/cd/cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y68    p/cd/cnt_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y68    p/cd/cnt_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y68    p/cd/cnt_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y68    p/cd/cnt_reg[27]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



