+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                 SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[4]/R|
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                 SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[1]/R|
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                 SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[2]/R|
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                 SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[3]/R|
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                 SCS_ST_TEST_i/SCS_ST_0/U0/SDELAY_reg[0]/R|
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                   SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[0]/R|
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[12]/R|
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                   SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[4]/R|
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                   SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[2]/R|
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[13]/R|
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                  SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[14]/R|
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                   SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[1]/R|
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                   SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[7]/R|
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                      SCS_ST_TEST_i/SCS_ST_0/U0/DRDY_reg/D|
|               clk_fpga_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                   SCS_ST_TEST_i/SCS_ST_0/U0/ctr_rst_reg/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_1_0_1 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                   SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[5]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D|
| clk_out2_SCS_ST_TEST_clk_wiz_1_0_1 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                   SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[6]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D|
| clk_out2_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |                                                                   SCS_ST_TEST_i/SCS_ST_0/U0/pdel_reg[1]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D|
| clk_out1_SCS_ST_TEST_clk_wiz_0_0 |clk_out1_SCS_ST_TEST_clk_wiz_0_0 |SCS_ST_TEST_i/SCS_ST_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
