# Design01
# 2021-06-10 03:40:53Z

set_location "ClockGenBlock" CLK_GEN -1 -1 0
set_io "CY_CPUSS_SWJ_SWDIO_TMS(0)" iocell 6 6
set_io "CY_CPUSS_SWJ_SWCLK_TCLK(0)" iocell 6 7
