Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Mon Jul 28 21:44:57 2025
| Host              : gabber running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.28 05-08-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.894        0.000                      0                20132        0.012        0.000                      0                20116        0.000        0.000                       0                  6991  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                ------------       ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}     50.000          20.000          
hbm_0/inst/HBM_REF_CLK_0                                                                             {0.000 5.000}      10.000          100.000         
sys_clk                                                                                              {0.000 5.000}      10.000          100.000         
  apb_clk_clk_wiz_0_1                                                                                {0.000 5.000}      10.000          100.000         
  axi_clk_clk_wiz_0_1                                                                                {0.000 5.000}      10.000          100.000         
  bbq_clk_clk_wiz_0_1                                                                                {0.000 5.000}      10.000          100.000         
  hbm_ref_clk_wiz_0_1                                                                                {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       11.746        0.000                      0                 1055        0.019        0.000                      0                 1055       24.468        0.000                       0                   495  
hbm_0/inst/HBM_REF_CLK_0                                                                                                                                                                                                                               3.890        0.000                       0                     2  
sys_clk                                                                                                                                                                                                                                                4.550        0.000                       0                     1  
  apb_clk_clk_wiz_0_1                                                                                      6.089        0.000                      0                  883        0.020        0.000                      0                  883        0.000        0.000                       0                   442  
  axi_clk_clk_wiz_0_1                                                                                      8.340        0.000                      0                   32        0.449        0.000                      0                   32        3.890        0.000                       0                    18  
  bbq_clk_clk_wiz_0_1                                                                                      2.894        0.000                      0                17911        0.012        0.000                      0                17911        4.458        0.000                       0                  6031  
  hbm_ref_clk_wiz_0_1                                                                                                                                                                                                                                  8.710        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
bbq_clk_clk_wiz_0_1                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.549        0.000                      0                    8                                                                        
bbq_clk_clk_wiz_0_1                                                                                  apb_clk_clk_wiz_0_1                                                                                        7.200        0.000                      0                   57        0.411        0.000                      0                   57  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  bbq_clk_clk_wiz_0_1                                                                                       49.583        0.000                      0                    8                                                                        
apb_clk_clk_wiz_0_1                                                                                  bbq_clk_clk_wiz_0_1                                                                                        5.241        0.000                      0                  157        0.019        0.000                      0                  157  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    bbq_clk_clk_wiz_0_1                                                                                  bbq_clk_clk_wiz_0_1                                                                                        9.036        0.000                      0                  111        0.119        0.000                      0                  111  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       45.720        0.000                      0                  100        0.098        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       11.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.189ns (3.951%)  route 4.594ns (96.049%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.367ns (routing 0.171ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.541     6.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.367     8.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X186Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y104       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     8.316 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.407     8.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X184Y102       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     8.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.612    10.374    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X116Y101       LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035    10.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           1.820    12.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X185Y104       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035    12.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.755    13.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -13.019    
  -------------------------------------------------------------------
                         slack                                 11.746    

Slack (MET) :             18.533ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.580ns  (logic 5.362ns (55.971%)  route 4.218ns (44.029%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 53.409 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.157ns (routing 0.155ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.001    31.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X185Y102       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    31.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.882    34.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y25         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165    34.245 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.335    34.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X72Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.157    53.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000    53.409    
                         clock uncertainty           -0.235    53.174    
    SLICE_X72Y25         FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    53.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         53.113    
                         arrival time                         -34.580    
  -------------------------------------------------------------------
                         slack                                 18.533    

Slack (MET) :             18.535ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.578ns  (logic 5.362ns (55.982%)  route 4.216ns (44.018%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 53.409 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.157ns (routing 0.155ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.001    31.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X185Y102       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    31.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.882    34.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y25         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165    34.245 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.333    34.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X72Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.157    53.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    53.409    
                         clock uncertainty           -0.235    53.174    
    SLICE_X72Y25         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    53.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         53.113    
                         arrival time                         -34.578    
  -------------------------------------------------------------------
                         slack                                 18.535    

Slack (MET) :             18.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.539ns  (logic 5.369ns (56.285%)  route 4.170ns (43.715%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.396ns = ( 53.396 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.144ns (routing 0.155ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.001    31.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X185Y102       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    31.198 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.873    34.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y25         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    34.193 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.085    34.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X73Y24         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050    34.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.211    34.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X73Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.144    53.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    53.396    
                         clock uncertainty           -0.235    53.161    
    SLICE_X73Y26         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074    53.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         53.087    
                         arrival time                         -34.539    
  -------------------------------------------------------------------
                         slack                                 18.548    

Slack (MET) :             18.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.539ns  (logic 5.369ns (56.285%)  route 4.170ns (43.715%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.396ns = ( 53.396 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.144ns (routing 0.155ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.001    31.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X185Y102       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    31.198 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.873    34.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y25         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    34.193 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.085    34.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X73Y24         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050    34.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.211    34.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X73Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.144    53.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    53.396    
                         clock uncertainty           -0.235    53.161    
    SLICE_X73Y26         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    53.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         53.087    
                         arrival time                         -34.539    
  -------------------------------------------------------------------
                         slack                                 18.548    

Slack (MET) :             18.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.539ns  (logic 5.369ns (56.285%)  route 4.170ns (43.715%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.396ns = ( 53.396 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.144ns (routing 0.155ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.001    31.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X185Y102       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    31.198 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.873    34.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y25         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    34.193 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.085    34.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X73Y24         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050    34.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.211    34.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X73Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.144    53.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    53.396    
                         clock uncertainty           -0.235    53.161    
    SLICE_X73Y26         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074    53.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         53.087    
                         arrival time                         -34.539    
  -------------------------------------------------------------------
                         slack                                 18.548    

Slack (MET) :             18.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.539ns  (logic 5.369ns (56.285%)  route 4.170ns (43.715%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.396ns = ( 53.396 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.144ns (routing 0.155ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.001    31.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X185Y102       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    31.198 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.873    34.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y25         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    34.193 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.085    34.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X73Y24         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050    34.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.211    34.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X73Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.144    53.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    53.396    
                         clock uncertainty           -0.235    53.161    
    SLICE_X73Y26         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    53.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         53.087    
                         arrival time                         -34.539    
  -------------------------------------------------------------------
                         slack                                 18.548    

Slack (MET) :             18.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.539ns  (logic 5.369ns (56.285%)  route 4.170ns (43.715%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.396ns = ( 53.396 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.144ns (routing 0.155ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.001    31.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X185Y102       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    31.198 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.873    34.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y25         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    34.193 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.085    34.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X73Y24         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050    34.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.211    34.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X73Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.144    53.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    53.396    
                         clock uncertainty           -0.235    53.161    
    SLICE_X73Y26         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074    53.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         53.087    
                         arrival time                         -34.539    
  -------------------------------------------------------------------
                         slack                                 18.548    

Slack (MET) :             18.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.539ns  (logic 5.369ns (56.285%)  route 4.170ns (43.715%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.396ns = ( 53.396 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.144ns (routing 0.155ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.001    31.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X185Y102       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    31.198 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.873    34.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y25         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    34.193 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.085    34.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X73Y24         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050    34.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.211    34.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X73Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.144    53.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    53.396    
                         clock uncertainty           -0.235    53.161    
    SLICE_X73Y26         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    53.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         53.087    
                         arrival time                         -34.539    
  -------------------------------------------------------------------
                         slack                                 18.548    

Slack (MET) :             18.570ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.532ns  (logic 5.345ns (56.074%)  route 4.187ns (43.926%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 53.411 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.159ns (routing 0.155ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.001    31.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X185Y102       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    31.198 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.882    34.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X73Y25         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148    34.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.304    34.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X73Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.159    53.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X73Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.000    53.411    
                         clock uncertainty           -0.235    53.176    
    SLICE_X73Y23         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    53.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         53.102    
                         arrival time                         -34.532    
  -------------------------------------------------------------------
                         slack                                 18.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.906ns
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    4.355ns
  Clock Net Delay (Source):      0.750ns (routing 0.096ns, distribution 0.654ns)
  Clock Net Delay (Destination): 0.852ns (routing 0.108ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.750     2.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X67Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y23         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.584 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.033     2.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[0]
    SLICE_X67Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.852     6.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X67Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism             -4.355     2.551    
    SLICE_X67Y23         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.906ns
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    4.355ns
  Clock Net Delay (Source):      0.750ns (routing 0.096ns, distribution 0.654ns)
  Clock Net Delay (Destination): 0.852ns (routing 0.108ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.750     2.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X68Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y23         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.584 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/Q
                         net (fo=1, routed)           0.033     2.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[11]
    SLICE_X68Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.852     6.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X68Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism             -4.355     2.551    
    SLICE_X68Y23         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.899ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    4.353ns
  Clock Net Delay (Source):      0.745ns (routing 0.096ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.108ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.745     2.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X66Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y22         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.033     2.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[1]
    SLICE_X66Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.845     6.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X66Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism             -4.353     2.546    
    SLICE_X66Y22         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.593    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.898ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    4.353ns
  Clock Net Delay (Source):      0.744ns (routing 0.096ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.108ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.744     2.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X66Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y23         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.033     2.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[5]
    SLICE_X66Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.844     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X66Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism             -4.353     2.545    
    SLICE_X66Y23         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.900ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    4.355ns
  Clock Net Delay (Source):      0.744ns (routing 0.096ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.108ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.744     2.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y24         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.035     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X73Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.846     6.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism             -4.355     2.545    
    SLICE_X73Y24         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.899ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    4.354ns
  Clock Net Delay (Source):      0.744ns (routing 0.096ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.108ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.744     2.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X73Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y25         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.035     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X73Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.845     6.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X73Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism             -4.354     2.545    
    SLICE_X73Y25         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.917ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    4.355ns
  Clock Net Delay (Source):      0.761ns (routing 0.096ns, distribution 0.665ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.108ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.761     2.556    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X185Y107       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y107       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.595 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[13]/Q
                         net (fo=2, routed)           0.035     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[13]
    SLICE_X185Y107       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.863     6.917    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X185Y107       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]/C
                         clock pessimism             -4.355     2.562    
    SLICE_X185Y107       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.917ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    4.355ns
  Clock Net Delay (Source):      0.761ns (routing 0.096ns, distribution 0.665ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.108ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.761     2.556    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X185Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y106       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.595 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/Q
                         net (fo=2, routed)           0.035     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]
    SLICE_X185Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.863     6.917    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X185Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/C
                         clock pessimism             -4.355     2.562    
    SLICE_X185Y106       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.058ns (34.731%)  route 0.109ns (65.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.231ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    4.699ns
  Clock Net Delay (Source):      1.198ns (routing 0.155ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.171ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.198     3.450    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X186Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y106       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/Q
                         net (fo=2, routed)           0.109     3.617    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[2]
    SLICE_X185Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.541     6.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.362     8.231    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X185Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/C
                         clock pessimism             -4.699     3.532    
    SLICE_X185Y105       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.594    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.037ns (45.122%)  route 0.045ns (54.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.907ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    4.355ns
  Clock Net Delay (Source):      0.751ns (routing 0.096ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.108ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.751     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X65Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.045     2.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[3]
    SLICE_X65Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.853     6.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X65Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism             -4.355     2.552    
    SLICE_X65Y21         FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y0   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X65Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hbm_0/inst/HBM_REF_CLK_0
  To Clock:  hbm_0/inst/HBM_REF_CLK_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hbm_0/inst/HBM_REF_CLK_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hbm_0/inst/HBM_REF_CLK_0 }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     HBM_REF_CLK/REF_CLK  n/a            2.220         10.000      7.780      HBM_REF_CLK_X0Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_REF_CLK_INST/REF_CLK
Min Period        n/a     BUFGCE/I             n/a            1.290         10.000      8.710      BUFGCE_X0Y77      hbm_0/inst/ONE_STACK.u_HBM_REF_CLK_BUFG_0/I
Low Pulse Width   Slow    HBM_REF_CLK/REF_CLK  n/a            1.110         5.000       3.890      HBM_REF_CLK_X0Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_REF_CLK_INST/REF_CLK
Low Pulse Width   Fast    HBM_REF_CLK/REF_CLK  n/a            1.110         5.000       3.890      HBM_REF_CLK_X0Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_REF_CLK_INST/REF_CLK
High Pulse Width  Slow    HBM_REF_CLK/REF_CLK  n/a            1.110         5.000       3.890      HBM_REF_CLK_X0Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_REF_CLK_INST/REF_CLK
High Pulse Width  Fast    HBM_REF_CLK/REF_CLK  n/a            1.110         5.000       3.890      HBM_REF_CLK_X0Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_REF_CLK_INST/REF_CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y1  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y1  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y1  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y1  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y1  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y1  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  apb_clk_clk_wiz_0_1
  To Clock:  apb_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[19]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.174ns (5.066%)  route 3.261ns (94.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.925ns (routing 1.064ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.968ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.925     3.166    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X65Y12         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.242 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/Q
                         net (fo=152, routed)         2.919     6.161    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/Q[1]
    SLICE_X60Y16         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     6.259 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_70/O
                         net (fo=1, routed)           0.342     6.601    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[19]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[19]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.686    13.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.430    13.058    
                         clock uncertainty           -0.067    12.991    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[19])
                                                     -0.301    12.690    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[14]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.201ns (5.964%)  route 3.169ns (94.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.925ns (routing 1.064ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.968ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.925     3.166    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X65Y12         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.244 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/Q
                         net (fo=152, routed)         2.900     6.144    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/Q[0]
    SLICE_X61Y16         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     6.267 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_75/O
                         net (fo=1, routed)           0.269     6.536    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[14]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.686    13.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.430    13.058    
                         clock uncertainty           -0.067    12.991    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[14])
                                                     -0.305    12.686    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                          -6.536    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.231ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[18]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.176ns (5.358%)  route 3.109ns (94.642%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.925ns (routing 1.064ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.968ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.925     3.166    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X65Y12         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.242 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/Q
                         net (fo=152, routed)         2.922     6.164    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/Q[1]
    SLICE_X60Y16         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     6.264 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_71/O
                         net (fo=1, routed)           0.187     6.451    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[18]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[18]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.686    13.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.430    13.058    
                         clock uncertainty           -0.067    12.991    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[18])
                                                     -0.309    12.682    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  6.231    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[16]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.227ns (6.906%)  route 3.060ns (93.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.925ns (routing 1.064ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.968ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.925     3.166    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X65Y12         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.244 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/Q
                         net (fo=152, routed)         2.761     6.005    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/Q[0]
    SLICE_X60Y15         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     6.154 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_73/O
                         net (fo=1, routed)           0.299     6.453    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[16]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[16]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.686    13.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.430    13.058    
                         clock uncertainty           -0.067    12.991    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[16])
                                                     -0.303    12.688    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[15]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.228ns (6.941%)  route 3.057ns (93.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.925ns (routing 1.064ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.968ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.925     3.166    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X65Y12         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.244 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/Q
                         net (fo=152, routed)         2.856     6.100    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/Q[0]
    SLICE_X61Y17         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     6.250 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_74/O
                         net (fo=1, routed)           0.201     6.451    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[15]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.686    13.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.430    13.058    
                         clock uncertainty           -0.067    12.991    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[15])
                                                     -0.300    12.691    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[1]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.234ns (7.002%)  route 3.108ns (92.998%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.925ns (routing 1.064ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.968ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.925     3.166    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X65Y12         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.242 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/Q
                         net (fo=152, routed)         2.871     6.113    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/Q[1]
    SLICE_X61Y17         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     6.271 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_56/O
                         net (fo=1, routed)           0.237     6.508    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PADDR[1]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.686    13.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.430    13.058    
                         clock uncertainty           -0.067    12.991    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PADDR[1])
                                                     -0.217    12.774    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.774    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[16]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.130ns (3.971%)  route 3.144ns (96.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.925ns (routing 1.064ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.968ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.925     3.166    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X65Y12         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.244 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/Q
                         net (fo=152, routed)         2.839     6.083    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/Q[0]
    SLICE_X61Y16         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     6.135 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_41/O
                         net (fo=1, routed)           0.305     6.440    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PADDR[16]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[16]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.686    13.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.430    13.058    
                         clock uncertainty           -0.067    12.991    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PADDR[16])
                                                     -0.258    12.733    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.733    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.307ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[11]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.167ns (5.067%)  route 3.129ns (94.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.925ns (routing 1.064ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.968ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.925     3.166    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X65Y12         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.244 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/Q
                         net (fo=152, routed)         2.973     6.217    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/Q[0]
    SLICE_X64Y14         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     6.306 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_46/O
                         net (fo=1, routed)           0.156     6.462    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PADDR[11]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.686    13.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.430    13.058    
                         clock uncertainty           -0.067    12.991    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PADDR[11])
                                                     -0.222    12.769    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -6.462    
  -------------------------------------------------------------------
                         slack                                  6.307    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[7]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.130ns (4.113%)  route 3.031ns (95.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.925ns (routing 1.064ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.968ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.925     3.166    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X65Y12         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.244 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/Q
                         net (fo=152, routed)         2.838     6.082    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/Q[0]
    SLICE_X61Y16         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.052     6.134 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_82/O
                         net (fo=1, routed)           0.193     6.327    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[7]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.686    13.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.430    13.058    
                         clock uncertainty           -0.067    12.991    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[7])
                                                     -0.314    12.677    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[15]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.228ns (7.031%)  route 3.015ns (92.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.925ns (routing 1.064ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.968ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.925     3.166    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X65Y12         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.244 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/Q
                         net (fo=152, routed)         2.756     6.000    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/Q[0]
    SLICE_X60Y16         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     6.150 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_42/O
                         net (fo=1, routed)           0.259     6.409    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PADDR[15]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.686    13.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.430    13.058    
                         clock uncertainty           -0.067    12.991    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PADDR[15])
                                                     -0.216    12.775    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.775    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                  6.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/xpm_addra_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/xpm_addra_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.083ns (47.977%)  route 0.090ns (52.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    3.523ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Net Delay (Source):      1.720ns (routing 0.968ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.944ns (routing 1.064ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225     1.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.720     3.523    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X60Y5          FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/xpm_addra_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y5          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.584 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/xpm_addra_r_reg[3]/Q
                         net (fo=7, routed)           0.068     3.652    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/Q[3]
    SLICE_X59Y5          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     3.674 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/xpm_addra_r[4]_i_1/O
                         net (fo=1, routed)           0.022     3.696    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/xpm_addra_r[4]_i_1_n_0
    SLICE_X59Y5          FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/xpm_addra_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.944     3.185    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X59Y5          FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/xpm_addra_r_reg[4]/C
                         clock pessimism              0.431     3.616    
    SLICE_X59Y5          FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.676    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/xpm_addra_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.676    
                         arrival time                           3.696    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Net Delay (Source):      1.076ns (routing 0.582ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.215ns (routing 0.650ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.076     2.113    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X58Y12         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.152 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r_reg[4]/Q
                         net (fo=1, routed)           0.023     2.175    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_pend_r__0[4]
    SLICE_X58Y12         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     2.195 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r[4]_i_1/O
                         net (fo=1, routed)           0.006     2.201    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r[4]_i_1_n_0
    SLICE_X58Y12         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.215     1.886    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X58Y12         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[4]/C
                         clock pessimism              0.237     2.123    
    SLICE_X58Y12         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.170    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/apb_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.053ns (56.989%)  route 0.040ns (43.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Net Delay (Source):      1.064ns (routing 0.582ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.650ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.064     2.101    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X58Y17         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.140 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1_reg[8]/Q
                         net (fo=1, routed)           0.025     2.165    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_1[8]
    SLICE_X58Y17         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     2.179 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0[8]_i_1/O
                         net (fo=1, routed)           0.015     2.194    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0[8]_i_1_n_0
    SLICE_X58Y17         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.208     1.879    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X58Y17         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0_reg[8]/C
                         clock pessimism              0.236     2.116    
    SLICE_X58Y17         FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.162    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/addr_store_0_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.790%)  route 0.042ns (44.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Net Delay (Source):      1.066ns (routing 0.582ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.650ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.066     2.103    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X59Y12         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.142 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[29]/Q
                         net (fo=1, routed)           0.024     2.166    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg_n_0_[29]
    SLICE_X59Y12         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     2.180 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0[29]_i_1/O
                         net (fo=1, routed)           0.018     2.198    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0[29]_i_1_n_0
    SLICE_X59Y12         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.210     1.881    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X59Y12         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[29]/C
                         clock pessimism              0.236     2.118    
    SLICE_X59Y12         FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.164    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.052ns (53.061%)  route 0.046ns (46.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Net Delay (Source):      1.079ns (routing 0.582ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.650ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.079     2.116    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X57Y13         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.154 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[2]/Q
                         net (fo=1, routed)           0.027     2.181    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg_n_0_[2]
    SLICE_X57Y13         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     2.195 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0[2]_i_1/O
                         net (fo=1, routed)           0.019     2.214    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0[2]_i_1_n_0
    SLICE_X57Y13         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.221     1.892    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X57Y13         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[2]/C
                         clock pessimism              0.238     2.130    
    SLICE_X57Y13         FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.176    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.052ns (53.061%)  route 0.046ns (46.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Net Delay (Source):      1.078ns (routing 0.582ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.650ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.078     2.115    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X57Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.153 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[31]/Q
                         net (fo=1, routed)           0.027     2.180    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg_n_0_[31]
    SLICE_X57Y15         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     2.194 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0[31]_i_1/O
                         net (fo=1, routed)           0.019     2.213    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0[31]_i_1_n_0
    SLICE_X57Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.221     1.892    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X57Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[31]/C
                         clock pessimism              0.237     2.129    
    SLICE_X57Y15         FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.175    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/xpm_addra_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/xpm_addra_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Net Delay (Source):      1.071ns (routing 0.582ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.650ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.071     2.108    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X59Y5          FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/xpm_addra_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.147 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/xpm_addra_r_reg[7]/Q
                         net (fo=7, routed)           0.027     2.174    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/Q[7]
    SLICE_X59Y5          LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     2.194 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/xpm_addra_r[8]_i_1/O
                         net (fo=1, routed)           0.006     2.200    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/xpm_addra_r[8]_i_1_n_0
    SLICE_X59Y5          FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/xpm_addra_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.211     1.882    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/APB_0_PCLK
    SLICE_X59Y5          FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/xpm_addra_r_reg[8]/C
                         clock pessimism              0.232     2.114    
    SLICE_X59Y5          FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.161    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_data_fetch_0/xpm_addra_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.052ns (53.061%)  route 0.046ns (46.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Net Delay (Source):      1.065ns (routing 0.582ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.650ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.065     2.102    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X60Y19         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.140 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[9]/Q
                         net (fo=1, routed)           0.027     2.167    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg_n_0_[9]
    SLICE_X60Y19         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     2.181 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0[9]_i_1/O
                         net (fo=1, routed)           0.019     2.200    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0[9]_i_1_n_0
    SLICE_X60Y19         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.206     1.877    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X60Y19         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[9]/C
                         clock pessimism              0.235     2.113    
    SLICE_X60Y19         FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.159    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.052ns (53.061%)  route 0.046ns (46.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Net Delay (Source):      1.069ns (routing 0.582ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.650ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.069     2.106    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X60Y11         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.144 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[30]/Q
                         net (fo=1, routed)           0.027     2.171    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg_n_0_[30]
    SLICE_X60Y11         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     2.185 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0[30]_i_1/O
                         net (fo=1, routed)           0.019     2.204    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0[30]_i_1_n_0
    SLICE_X60Y11         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.209     1.880    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X60Y11         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[30]/C
                         clock pessimism              0.236     2.117    
    SLICE_X60Y11         FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.163    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.052ns (53.061%)  route 0.046ns (46.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Net Delay (Source):      1.065ns (routing 0.582ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.650ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.020    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.037 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.065     2.102    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X61Y19         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.140 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg[7]/Q
                         net (fo=1, routed)           0.027     2.167    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_1_reg_n_0_[7]
    SLICE_X61Y19         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     2.181 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0[7]_i_1/O
                         net (fo=1, routed)           0.019     2.200    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0[7]_i_1_n_0
    SLICE_X61Y19         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.205     1.876    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/APB_0_PCLK
    SLICE_X61Y19         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[7]/C
                         clock pessimism              0.236     2.113    
    SLICE_X61Y19         FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.159    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_mst_0/data_store_0_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         apb_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     HBM_SNGLBLI_INTF_APB/PCLK  n/a            10.000        10.000      0.000      BLI_HBM_APB_INTF_X8Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
Min Period        n/a     RAMB36E2/CLKARDCLK         n/a            1.569         10.000      8.431      RAMB36_X4Y1            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK         n/a            1.569         10.000      8.431      RAMB36_X4Y0            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     BUFGCE/I                   n/a            1.290         10.000      8.710      BUFGCE_X0Y47           clk_wiz_inst/inst/clkout4_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT3         n/a            1.071         10.000      8.929      MMCM_X0Y1              clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C                     n/a            0.550         10.000      9.450      SLICE_X64Y9            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/addr_store_r_reg[3]/C
Min Period        n/a     FDCE/C                     n/a            0.550         10.000      9.450      SLICE_X65Y9            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_busy_r_reg/C
Min Period        n/a     FDPE/C                     n/a            0.550         10.000      9.450      SLICE_X65Y9            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_fsm_curr_state_reg[0]/C
Min Period        n/a     FDCE/C                     n/a            0.550         10.000      9.450      SLICE_X64Y9            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_fsm_curr_state_reg[1]/C
Min Period        n/a     FDCE/C                     n/a            0.550         10.000      9.450      SLICE_X65Y10           hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_fsm_curr_state_reg[2]/C
Low Pulse Width   Slow    HBM_SNGLBLI_INTF_APB/PCLK  n/a            5.000         5.000       0.000      BLI_HBM_APB_INTF_X8Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_APB/PCLK  n/a            5.000         5.000       0.000      BLI_HBM_APB_INTF_X8Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y0            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y1            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y1            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y0            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    FDCE/C                     n/a            0.275         5.000       4.725      SLICE_X65Y9            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_busy_r_reg/C
Low Pulse Width   Slow    FDPE/C                     n/a            0.275         5.000       4.725      SLICE_X65Y9            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_fsm_curr_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C                     n/a            0.275         5.000       4.725      SLICE_X64Y9            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_paddr_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C                     n/a            0.275         5.000       4.725      SLICE_X64Y9            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_paddr_r_reg[3]/C
High Pulse Width  Slow    HBM_SNGLBLI_INTF_APB/PCLK  n/a            5.000         5.000       0.000      BLI_HBM_APB_INTF_X8Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
High Pulse Width  Fast    HBM_SNGLBLI_INTF_APB/PCLK  n/a            5.000         5.000       0.000      BLI_HBM_APB_INTF_X8Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y1            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y1            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y0            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK         n/a            0.542         5.000       4.458      RAMB36_X4Y0            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    FDCE/C                     n/a            0.275         5.000       4.725      SLICE_X64Y9            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/addr_store_r_reg[3]/C
High Pulse Width  Fast    FDCE/C                     n/a            0.275         5.000       4.725      SLICE_X64Y9            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/addr_store_r_reg[3]/C
High Pulse Width  Fast    FDCE/C                     n/a            0.275         5.000       4.725      SLICE_X65Y9            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_busy_r_reg/C
High Pulse Width  Fast    FDPE/C                     n/a            0.275         5.000       4.725      SLICE_X65Y9            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/apb_fsm_curr_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  axi_clk_clk_wiz_0_1
  To Clock:  axi_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.340ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<9>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<9>_INST/BREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.685ns (53.768%)  route 0.589ns (46.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 13.893 - 10.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.358ns (routing 1.411ns, distribution 0.947ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.285ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.204    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.358     3.590    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_09_ACLK
    BLI_HBM_AXI_INTF_X9Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<9>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X9Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BVALID_PIPE)
                                                      0.595     4.185 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<9>_INST/BVALID_PIPE
                         net (fo=1, routed)           0.268     4.453    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_09_BVALID
    SLICE_X71Y10         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.543 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_22/O
                         net (fo=1, routed)           0.321     4.864    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_09_BREADY
    BLI_HBM_AXI_INTF_X9Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<9>_INST/BREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.099    13.893    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_09_ACLK
    BLI_HBM_AXI_INTF_X9Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<9>_INST/ACLK
                         clock pessimism             -0.303    13.590    
                         clock uncertainty           -0.067    13.523    
    BLI_HBM_AXI_INTF_X9Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BREADY)
                                                     -0.319    13.204    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<9>_INST
  -------------------------------------------------------------------
                         required time                         13.204    
                         arrival time                          -4.864    
  -------------------------------------------------------------------
                         slack                                  8.340    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<10>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<10>_INST/BREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.685ns (58.950%)  route 0.477ns (41.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 13.906 - 10.000 ) 
    Source Clock Delay      (SCD):    3.614ns
    Clock Pessimism Removal (CPR):    -0.292ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.382ns (routing 1.411ns, distribution 0.971ns)
  Clock Net Delay (Destination): 2.112ns (routing 1.285ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.204    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.382     3.614    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_10_ACLK
    BLI_HBM_AXI_INTF_X10Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<10>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X10Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BVALID_PIPE)
                                                      0.595     4.209 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<10>_INST/BVALID_PIPE
                         net (fo=1, routed)           0.268     4.477    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_10_BVALID
    SLICE_X76Y10         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.567 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_24/O
                         net (fo=1, routed)           0.209     4.776    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_10_BREADY
    BLI_HBM_AXI_INTF_X10Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<10>_INST/BREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.112    13.906    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_10_ACLK
    BLI_HBM_AXI_INTF_X10Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<10>_INST/ACLK
                         clock pessimism             -0.292    13.614    
                         clock uncertainty           -0.067    13.547    
    BLI_HBM_AXI_INTF_X10Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BREADY)
                                                     -0.319    13.228    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<10>_INST
  -------------------------------------------------------------------
                         required time                         13.228    
                         arrival time                          -4.776    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/BREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.685ns (58.950%)  route 0.477ns (41.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 13.920 - 10.000 ) 
    Source Clock Delay      (SCD):    3.629ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.397ns (routing 1.411ns, distribution 0.986ns)
  Clock Net Delay (Destination): 2.126ns (routing 1.285ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.204    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.397     3.629    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_11_ACLK
    BLI_HBM_AXI_INTF_X11Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X11Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BVALID_PIPE)
                                                      0.595     4.224 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/BVALID_PIPE
                         net (fo=1, routed)           0.268     4.492    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_11_BVALID
    SLICE_X87Y10         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.582 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_26/O
                         net (fo=1, routed)           0.209     4.791    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_11_BREADY
    BLI_HBM_AXI_INTF_X11Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/BREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.126    13.920    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_11_ACLK
    BLI_HBM_AXI_INTF_X11Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/ACLK
                         clock pessimism             -0.291    13.629    
                         clock uncertainty           -0.067    13.562    
    BLI_HBM_AXI_INTF_X11Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BREADY)
                                                     -0.319    13.243    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST
  -------------------------------------------------------------------
                         required time                         13.243    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/BREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.685ns (58.950%)  route 0.477ns (41.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.929ns = ( 13.929 - 10.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.406ns (routing 1.411ns, distribution 0.995ns)
  Clock Net Delay (Destination): 2.135ns (routing 1.285ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.204    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.406     3.638    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_12_ACLK
    BLI_HBM_AXI_INTF_X12Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X12Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BVALID_PIPE)
                                                      0.595     4.233 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/BVALID_PIPE
                         net (fo=1, routed)           0.268     4.501    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_12_BVALID
    SLICE_X94Y10         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.591 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_28/O
                         net (fo=1, routed)           0.209     4.800    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_12_BREADY
    BLI_HBM_AXI_INTF_X12Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/BREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.135    13.929    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_12_ACLK
    BLI_HBM_AXI_INTF_X12Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/ACLK
                         clock pessimism             -0.291    13.638    
                         clock uncertainty           -0.067    13.571    
    BLI_HBM_AXI_INTF_X12Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BREADY)
                                                     -0.319    13.252    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST
  -------------------------------------------------------------------
                         required time                         13.252    
                         arrival time                          -4.800    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/BREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.685ns (58.950%)  route 0.477ns (41.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 14.022 - 10.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    -0.282ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.508ns (routing 1.411ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.228ns (routing 1.285ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.204    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.508     3.740    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_14_ACLK
    BLI_HBM_AXI_INTF_X14Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X14Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BVALID_PIPE)
                                                      0.595     4.335 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/BVALID_PIPE
                         net (fo=1, routed)           0.268     4.603    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_14_BVALID
    SLICE_X106Y10        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.693 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_32/O
                         net (fo=1, routed)           0.209     4.902    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_14_BREADY
    BLI_HBM_AXI_INTF_X14Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/BREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.228    14.022    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_14_ACLK
    BLI_HBM_AXI_INTF_X14Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/ACLK
                         clock pessimism             -0.282    13.740    
                         clock uncertainty           -0.067    13.673    
    BLI_HBM_AXI_INTF_X14Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BREADY)
                                                     -0.319    13.354    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST
  -------------------------------------------------------------------
                         required time                         13.354    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/BREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.685ns (58.950%)  route 0.477ns (41.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 14.043 - 10.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.531ns (routing 1.411ns, distribution 1.120ns)
  Clock Net Delay (Destination): 2.249ns (routing 1.285ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.204    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.531     3.763    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_15_ACLK
    BLI_HBM_AXI_INTF_X15Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X15Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BVALID_PIPE)
                                                      0.595     4.358 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/BVALID_PIPE
                         net (fo=1, routed)           0.268     4.626    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_15_BVALID
    SLICE_X114Y10        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.716 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_34/O
                         net (fo=1, routed)           0.209     4.925    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_15_BREADY
    BLI_HBM_AXI_INTF_X15Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/BREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.249    14.043    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_15_ACLK
    BLI_HBM_AXI_INTF_X15Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/ACLK
                         clock pessimism             -0.280    13.763    
                         clock uncertainty           -0.067    13.696    
    BLI_HBM_AXI_INTF_X15Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BREADY)
                                                     -0.319    13.377    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                          -4.925    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/BREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.685ns (58.950%)  route 0.477ns (41.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 13.845 - 10.000 ) 
    Source Clock Delay      (SCD):    3.548ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.316ns (routing 1.411ns, distribution 0.905ns)
  Clock Net Delay (Destination): 2.051ns (routing 1.285ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.204    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.316     3.548    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_01_ACLK
    BLI_HBM_AXI_INTF_X1Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X1Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BVALID_PIPE)
                                                      0.595     4.143 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/BVALID_PIPE
                         net (fo=1, routed)           0.268     4.411    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_01_BVALID
    SLICE_X16Y10         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.501 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_6/O
                         net (fo=1, routed)           0.209     4.710    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_01_BREADY
    BLI_HBM_AXI_INTF_X1Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/BREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.051    13.845    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_01_ACLK
    BLI_HBM_AXI_INTF_X1Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/ACLK
                         clock pessimism             -0.297    13.548    
                         clock uncertainty           -0.067    13.481    
    BLI_HBM_AXI_INTF_X1Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BREADY)
                                                     -0.319    13.162    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/BREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.685ns (58.950%)  route 0.477ns (41.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 13.818 - 10.000 ) 
    Source Clock Delay      (SCD):    3.519ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.287ns (routing 1.411ns, distribution 0.876ns)
  Clock Net Delay (Destination): 2.024ns (routing 1.285ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.204    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.287     3.519    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_03_ACLK
    BLI_HBM_AXI_INTF_X3Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X3Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BVALID_PIPE)
                                                      0.595     4.114 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/BVALID_PIPE
                         net (fo=1, routed)           0.268     4.382    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_03_BVALID
    SLICE_X30Y10         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.472 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_10/O
                         net (fo=1, routed)           0.209     4.681    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_03_BREADY
    BLI_HBM_AXI_INTF_X3Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/BREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.024    13.818    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_03_ACLK
    BLI_HBM_AXI_INTF_X3Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/ACLK
                         clock pessimism             -0.299    13.519    
                         clock uncertainty           -0.067    13.452    
    BLI_HBM_AXI_INTF_X3Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BREADY)
                                                     -0.319    13.133    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST
  -------------------------------------------------------------------
                         required time                         13.133    
                         arrival time                          -4.681    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<6>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<6>_INST/BREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.685ns (58.950%)  route 0.477ns (41.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.799ns = ( 13.799 - 10.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.265ns (routing 1.411ns, distribution 0.854ns)
  Clock Net Delay (Destination): 2.005ns (routing 1.285ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.204    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.265     3.497    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_06_ACLK
    BLI_HBM_AXI_INTF_X6Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<6>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X6Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BVALID_PIPE)
                                                      0.595     4.092 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<6>_INST/BVALID_PIPE
                         net (fo=1, routed)           0.268     4.360    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_06_BVALID
    SLICE_X52Y10         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.450 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_16/O
                         net (fo=1, routed)           0.209     4.659    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_06_BREADY
    BLI_HBM_AXI_INTF_X6Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<6>_INST/BREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.005    13.799    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_06_ACLK
    BLI_HBM_AXI_INTF_X6Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<6>_INST/ACLK
                         clock pessimism             -0.302    13.497    
                         clock uncertainty           -0.067    13.430    
    BLI_HBM_AXI_INTF_X6Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BREADY)
                                                     -0.319    13.111    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<6>_INST
  -------------------------------------------------------------------
                         required time                         13.111    
                         arrival time                          -4.659    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/BREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk_clk_wiz_0_1 rise@10.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.685ns (58.950%)  route 0.477ns (41.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 13.983 - 10.000 ) 
    Source Clock Delay      (SCD):    3.698ns
    Clock Pessimism Removal (CPR):    -0.285ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.466ns (routing 1.411ns, distribution 1.055ns)
  Clock Net Delay (Destination): 2.189ns (routing 1.285ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.204    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.466     3.698    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_13_ACLK
    BLI_HBM_AXI_INTF_X13Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X13Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BVALID_PIPE)
                                                      0.595     4.293 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/BVALID_PIPE
                         net (fo=1, routed)           0.268     4.561    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_13_BVALID
    SLICE_X99Y10         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.651 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_30/O
                         net (fo=1, routed)           0.209     4.860    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_13_BREADY
    BLI_HBM_AXI_INTF_X13Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/BREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.770    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.794 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          2.189    13.983    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_13_ACLK
    BLI_HBM_AXI_INTF_X13Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/ACLK
                         clock pessimism             -0.285    13.698    
                         clock uncertainty           -0.067    13.631    
    BLI_HBM_AXI_INTF_X13Y0
                         HBM_SNGLBLI_INTF_AXI (Setup_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BREADY)
                                                     -0.319    13.312    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST
  -------------------------------------------------------------------
                         required time                         13.312    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                  8.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/BREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.249ns (62.720%)  route 0.148ns (37.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    2.332ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Net Delay (Source):      1.301ns (routing 0.767ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.850ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.301     2.332    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BVALID_PIPE)
                                                      0.212     2.544 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/BVALID_PIPE
                         net (fo=1, routed)           0.057     2.601    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_00_BVALID
    SLICE_X1Y11          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.037     2.638 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_4/O
                         net (fo=1, routed)           0.091     2.729    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_BREADY
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/BREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.472     2.136    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_00_ACLK
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
                         clock pessimism              0.196     2.332    
    BLI_HBM_AXI_INTF_X0Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_BREADY)
                                                     -0.052     2.280    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/RREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.275ns (66.586%)  route 0.138ns (33.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    2.403ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      1.372ns (routing 0.767ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.850ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.372     2.403    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_14_ACLK
    BLI_HBM_AXI_INTF_X14Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X14Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RVALID_PIPE)
                                                      0.214     2.617 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/RVALID_PIPE
                         net (fo=1, routed)           0.070     2.687    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_14_RVALID
    SLICE_X106Y11        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     2.748 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_33/O
                         net (fo=1, routed)           0.068     2.816    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_14_RREADY
    BLI_HBM_AXI_INTF_X14Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/RREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.550     2.214    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_14_ACLK
    BLI_HBM_AXI_INTF_X14Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/ACLK
                         clock pessimism              0.189     2.403    
    BLI_HBM_AXI_INTF_X14Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RREADY)
                                                     -0.056     2.347    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/RREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.275ns (66.586%)  route 0.138ns (33.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Net Delay (Source):      1.267ns (routing 0.767ns, distribution 0.500ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.850ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.267     2.298    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_01_ACLK
    BLI_HBM_AXI_INTF_X1Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X1Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RVALID_PIPE)
                                                      0.214     2.512 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/RVALID_PIPE
                         net (fo=1, routed)           0.070     2.582    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_01_RVALID
    SLICE_X16Y11         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     2.643 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_7/O
                         net (fo=1, routed)           0.068     2.711    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_01_RREADY
    BLI_HBM_AXI_INTF_X1Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/RREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.435     2.099    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_01_ACLK
    BLI_HBM_AXI_INTF_X1Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/ACLK
                         clock pessimism              0.199     2.298    
    BLI_HBM_AXI_INTF_X1Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RREADY)
                                                     -0.056     2.242    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/RREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.275ns (66.586%)  route 0.138ns (33.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.309ns (routing 0.767ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.850ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.309     2.340    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_11_ACLK
    BLI_HBM_AXI_INTF_X11Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X11Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RVALID_PIPE)
                                                      0.214     2.554 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/RVALID_PIPE
                         net (fo=1, routed)           0.070     2.624    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_11_RVALID
    SLICE_X87Y11         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     2.685 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_27/O
                         net (fo=1, routed)           0.068     2.753    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_11_RREADY
    BLI_HBM_AXI_INTF_X11Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/RREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.482     2.146    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_11_ACLK
    BLI_HBM_AXI_INTF_X11Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/ACLK
                         clock pessimism              0.194     2.340    
    BLI_HBM_AXI_INTF_X11Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RREADY)
                                                     -0.056     2.284    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/RREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.275ns (66.586%)  route 0.138ns (33.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.314ns (routing 0.767ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.487ns (routing 0.850ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.314     2.345    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_12_ACLK
    BLI_HBM_AXI_INTF_X12Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X12Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RVALID_PIPE)
                                                      0.214     2.559 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/RVALID_PIPE
                         net (fo=1, routed)           0.070     2.629    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_12_RVALID
    SLICE_X94Y11         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     2.690 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_29/O
                         net (fo=1, routed)           0.068     2.758    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_12_RREADY
    BLI_HBM_AXI_INTF_X12Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/RREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.487     2.151    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_12_ACLK
    BLI_HBM_AXI_INTF_X12Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/ACLK
                         clock pessimism              0.194     2.345    
    BLI_HBM_AXI_INTF_X12Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RREADY)
                                                     -0.056     2.289    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/RREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.275ns (66.586%)  route 0.138ns (33.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    -0.190ns
  Clock Net Delay (Source):      1.350ns (routing 0.767ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.850ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.350     2.381    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_13_ACLK
    BLI_HBM_AXI_INTF_X13Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X13Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RVALID_PIPE)
                                                      0.214     2.595 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/RVALID_PIPE
                         net (fo=1, routed)           0.070     2.665    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_13_RVALID
    SLICE_X99Y11         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     2.726 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_31/O
                         net (fo=1, routed)           0.068     2.794    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_13_RREADY
    BLI_HBM_AXI_INTF_X13Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/RREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.527     2.191    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_13_ACLK
    BLI_HBM_AXI_INTF_X13Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/ACLK
                         clock pessimism              0.190     2.381    
    BLI_HBM_AXI_INTF_X13Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RREADY)
                                                     -0.056     2.325    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/RREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.275ns (66.586%)  route 0.138ns (33.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      1.384ns (routing 0.767ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.850ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.384     2.415    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_15_ACLK
    BLI_HBM_AXI_INTF_X15Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X15Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RVALID_PIPE)
                                                      0.214     2.629 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/RVALID_PIPE
                         net (fo=1, routed)           0.070     2.699    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_15_RVALID
    SLICE_X114Y11        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     2.760 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_35/O
                         net (fo=1, routed)           0.068     2.828    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_15_RREADY
    BLI_HBM_AXI_INTF_X15Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/RREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.563     2.227    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_15_ACLK
    BLI_HBM_AXI_INTF_X15Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/ACLK
                         clock pessimism              0.188     2.415    
    BLI_HBM_AXI_INTF_X15Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RREADY)
                                                     -0.056     2.359    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/RREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.275ns (66.586%)  route 0.138ns (33.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Net Delay (Source):      1.250ns (routing 0.767ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.850ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.250     2.281    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_03_ACLK
    BLI_HBM_AXI_INTF_X3Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X3Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RVALID_PIPE)
                                                      0.214     2.495 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/RVALID_PIPE
                         net (fo=1, routed)           0.070     2.565    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_03_RVALID
    SLICE_X30Y11         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     2.626 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_11/O
                         net (fo=1, routed)           0.068     2.694    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_03_RREADY
    BLI_HBM_AXI_INTF_X3Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/RREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.417     2.081    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_03_ACLK
    BLI_HBM_AXI_INTF_X3Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/ACLK
                         clock pessimism              0.200     2.281    
    BLI_HBM_AXI_INTF_X3Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RREADY)
                                                     -0.056     2.225    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<4>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<4>_INST/RREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.275ns (66.586%)  route 0.138ns (33.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Net Delay (Source):      1.215ns (routing 0.767ns, distribution 0.448ns)
  Clock Net Delay (Destination): 1.378ns (routing 0.850ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.215     2.246    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_04_ACLK
    BLI_HBM_AXI_INTF_X4Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<4>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X4Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RVALID_PIPE)
                                                      0.214     2.460 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<4>_INST/RVALID_PIPE
                         net (fo=1, routed)           0.070     2.530    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_04_RVALID
    SLICE_X34Y11         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     2.591 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_13/O
                         net (fo=1, routed)           0.068     2.659    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_04_RREADY
    BLI_HBM_AXI_INTF_X4Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<4>_INST/RREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.378     2.042    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_04_ACLK
    BLI_HBM_AXI_INTF_X4Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<4>_INST/ACLK
                         clock pessimism              0.204     2.246    
    BLI_HBM_AXI_INTF_X4Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RREADY)
                                                     -0.056     2.190    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<4>_INST
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<5>_INST/ACLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<5>_INST/RREADY
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_AXI clocked by axi_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk_clk_wiz_0_1 rise@0.000ns - axi_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.275ns (66.586%)  route 0.138ns (33.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      1.230ns (routing 0.767ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.850ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.230     2.261    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_05_ACLK
    BLI_HBM_AXI_INTF_X5Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<5>_INST/ACLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_AXI_INTF_X5Y0
                         HBM_SNGLBLI_INTF_AXI (Prop_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RVALID_PIPE)
                                                      0.214     2.475 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<5>_INST/RVALID_PIPE
                         net (fo=1, routed)           0.070     2.545    hbm_0/inst/ONE_STACK.u_hbm_top/AXI_05_RVALID
    SLICE_X41Y11         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     2.606 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf_i_15/O
                         net (fo=1, routed)           0.068     2.674    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_05_RREADY
    BLI_HBM_AXI_INTF_X5Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<5>_INST/RREADY
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/axi_clk_clk_wiz_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=16, routed)          1.395     2.059    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/AXI_05_ACLK
    BLI_HBM_AXI_INTF_X5Y0
                         HBM_SNGLBLI_INTF_AXI                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<5>_INST/ACLK
                         clock pessimism              0.202     2.261    
    BLI_HBM_AXI_INTF_X5Y0
                         HBM_SNGLBLI_INTF_AXI (Hold_BLI_AXI_BLI_HBM_AXI_INTF_ACLK_RREADY)
                                                     -0.056     2.205    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<5>_INST
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.469    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X11Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X5Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<5>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X12Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X6Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<6>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X13Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X7Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<7>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X14Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X8Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<8>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X15Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         10.000      7.780      BLI_HBM_AXI_INTF_X9Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<9>_INST/ACLK
Low Pulse Width   Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X11Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X12Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X6Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<6>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X7Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<7>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X8Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<8>_INST/ACLK
Low Pulse Width   Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X9Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<9>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X9Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<9>_INST/ACLK
Low Pulse Width   Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X1Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X1Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X4Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<4>_INST/ACLK
High Pulse Width  Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X6Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<6>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X7Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<7>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X14Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X15Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X3Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X0Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
High Pulse Width  Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X11Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X5Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<5>_INST/ACLK
High Pulse Width  Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X5Y0   hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<5>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         5.000       3.890      BLI_HBM_AXI_INTF_X12Y0  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/ACLK



---------------------------------------------------------------------------------------------------
From Clock:  bbq_clk_clk_wiz_0_1
  To Clock:  bbq_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 bbq_inst/reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.993ns  (logic 0.354ns (5.062%)  route 6.639ns (94.938%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.114ns (routing 1.490ns, distribution 1.624ns)
  Clock Net Delay (Destination): 3.136ns (routing 1.355ns, distribution 1.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.114     4.344    bbq_inst/bbq_clk
    SLICE_X68Y124        FDRE                                         r  bbq_inst/reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y124        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.425 r  bbq_inst/reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          1.465     5.890    bbq_inst/reg_op_color_s[9]_53
    SLICE_X117Y122       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     6.039 r  bbq_inst/int_pb_data[tail]_inferred_i_11/O
                         net (fo=4, routed)           1.798     7.837    bbq_inst/int_pb_data[tail][6]
    SLICE_X62Y125        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     7.961 r  bbq_inst/pp_rdaddress_inferred_i_11/O
                         net (fo=66, routed)          3.376    11.337    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X9Y34         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.136    14.929    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X9Y34         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.325    14.604    
                         clock uncertainty           -0.067    14.537    
    RAMB36_X9Y34         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    14.232    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.232    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                  2.894    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 bbq_inst/reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.960ns  (logic 0.354ns (5.086%)  route 6.606ns (94.914%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.114ns (routing 1.490ns, distribution 1.624ns)
  Clock Net Delay (Destination): 3.133ns (routing 1.355ns, distribution 1.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.114     4.344    bbq_inst/bbq_clk
    SLICE_X68Y124        FDRE                                         r  bbq_inst/reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y124        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.425 r  bbq_inst/reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          1.465     5.890    bbq_inst/reg_op_color_s[9]_53
    SLICE_X117Y122       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     6.039 r  bbq_inst/int_pb_data[tail]_inferred_i_11/O
                         net (fo=4, routed)           1.798     7.837    bbq_inst/int_pb_data[tail][6]
    SLICE_X62Y125        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     7.961 r  bbq_inst/pp_rdaddress_inferred_i_11/O
                         net (fo=66, routed)          3.343    11.304    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X9Y33         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.133    14.926    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X9Y33         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.325    14.601    
                         clock uncertainty           -0.067    14.534    
    RAMB36_X9Y33         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    14.229    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.229    
                         arrival time                         -11.304    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 bbq_inst/reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 0.354ns (5.131%)  route 6.545ns (94.869%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.114ns (routing 1.490ns, distribution 1.624ns)
  Clock Net Delay (Destination): 3.129ns (routing 1.355ns, distribution 1.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.114     4.344    bbq_inst/bbq_clk
    SLICE_X68Y124        FDRE                                         r  bbq_inst/reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y124        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.425 r  bbq_inst/reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          1.465     5.890    bbq_inst/reg_op_color_s[9]_53
    SLICE_X117Y122       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     6.039 r  bbq_inst/int_pb_data[tail]_inferred_i_11/O
                         net (fo=4, routed)           1.798     7.837    bbq_inst/int_pb_data[tail][6]
    SLICE_X62Y125        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     7.961 r  bbq_inst/pp_rdaddress_inferred_i_11/O
                         net (fo=66, routed)          3.282    11.243    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X9Y32         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.129    14.922    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X9Y32         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.325    14.597    
                         clock uncertainty           -0.067    14.530    
    RAMB36_X9Y32         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    14.225    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -11.243    
  -------------------------------------------------------------------
                         slack                                  2.981    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 bbq_inst/reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 0.354ns (5.163%)  route 6.502ns (94.837%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.114ns (routing 1.490ns, distribution 1.624ns)
  Clock Net Delay (Destination): 3.117ns (routing 1.355ns, distribution 1.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.114     4.344    bbq_inst/bbq_clk
    SLICE_X68Y124        FDRE                                         r  bbq_inst/reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y124        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.425 r  bbq_inst/reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          1.465     5.890    bbq_inst/reg_op_color_s[9]_53
    SLICE_X117Y122       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     6.039 r  bbq_inst/int_pb_data[tail]_inferred_i_11/O
                         net (fo=4, routed)           1.798     7.837    bbq_inst/int_pb_data[tail][6]
    SLICE_X62Y125        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     7.961 r  bbq_inst/pp_rdaddress_inferred_i_11/O
                         net (fo=66, routed)          3.239    11.200    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X9Y30         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.117    14.910    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X9Y30         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.325    14.585    
                         clock uncertainty           -0.067    14.518    
    RAMB36_X9Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    14.213    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.213    
                         arrival time                         -11.200    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.013ns  (required time - arrival time)
  Source:                 bbq_inst/reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 0.354ns (5.160%)  route 6.507ns (94.840%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.114ns (routing 1.490ns, distribution 1.624ns)
  Clock Net Delay (Destination): 3.123ns (routing 1.355ns, distribution 1.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.114     4.344    bbq_inst/bbq_clk
    SLICE_X68Y124        FDRE                                         r  bbq_inst/reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y124        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.425 r  bbq_inst/reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          1.465     5.890    bbq_inst/reg_op_color_s[9]_53
    SLICE_X117Y122       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     6.039 r  bbq_inst/int_pb_data[tail]_inferred_i_11/O
                         net (fo=4, routed)           1.798     7.837    bbq_inst/int_pb_data[tail][6]
    SLICE_X62Y125        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     7.961 r  bbq_inst/pp_rdaddress_inferred_i_11/O
                         net (fo=66, routed)          3.244    11.205    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X9Y31         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.123    14.916    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X9Y31         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.325    14.591    
                         clock uncertainty           -0.067    14.524    
    RAMB36_X9Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    14.219    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                         -11.205    
  -------------------------------------------------------------------
                         slack                                  3.013    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 bbq_inst/reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 0.406ns (6.060%)  route 6.294ns (93.940%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.114ns (routing 1.490ns, distribution 1.624ns)
  Clock Net Delay (Destination): 3.049ns (routing 1.355ns, distribution 1.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.114     4.344    bbq_inst/bbq_clk
    SLICE_X68Y124        FDRE                                         r  bbq_inst/reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y124        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.425 r  bbq_inst/reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          1.465     5.890    bbq_inst/reg_op_color_s[9]_53
    SLICE_X117Y122       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     6.039 r  bbq_inst/int_pb_data[tail]_inferred_i_11/O
                         net (fo=4, routed)           1.798     7.837    bbq_inst/int_pb_data[tail][6]
    SLICE_X62Y125        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     7.961 r  bbq_inst/pp_rdaddress_inferred_i_11/O
                         net (fo=66, routed)          0.256     8.217    bbq_inst/pp_rdaddress[6]
    SLICE_X60Y120        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     8.269 r  bbq_inst/he_rdaddress_inferred_i_11/O
                         net (fo=65, routed)          2.775    11.044    bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y2          RAMB36E2                                     r  bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.049    14.842    bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E2                                     r  bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.385    14.457    
                         clock uncertainty           -0.067    14.390    
    RAMB36_X1Y2          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    14.085    bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.085    
                         arrival time                         -11.044    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 bbq_inst/reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.701ns  (logic 0.406ns (6.059%)  route 6.295ns (93.941%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.114ns (routing 1.490ns, distribution 1.624ns)
  Clock Net Delay (Destination): 3.083ns (routing 1.355ns, distribution 1.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.114     4.344    bbq_inst/bbq_clk
    SLICE_X68Y124        FDRE                                         r  bbq_inst/reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y124        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.425 r  bbq_inst/reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          1.465     5.890    bbq_inst/reg_op_color_s[9]_53
    SLICE_X117Y122       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     6.039 r  bbq_inst/int_pb_data[tail]_inferred_i_11/O
                         net (fo=4, routed)           1.798     7.837    bbq_inst/int_pb_data[tail][6]
    SLICE_X62Y125        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     7.961 r  bbq_inst/pp_rdaddress_inferred_i_11/O
                         net (fo=66, routed)          0.256     8.217    bbq_inst/pp_rdaddress[6]
    SLICE_X60Y120        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     8.269 r  bbq_inst/he_rdaddress_inferred_i_11/O
                         net (fo=65, routed)          2.776    11.045    bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y4          RAMB36E2                                     r  bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.083    14.876    bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E2                                     r  bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.385    14.491    
                         clock uncertainty           -0.067    14.424    
    RAMB36_X0Y4          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    14.119    bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.119    
                         arrival time                         -11.045    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 bbq_inst/reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 0.354ns (5.210%)  route 6.440ns (94.790%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.114ns (routing 1.490ns, distribution 1.624ns)
  Clock Net Delay (Destination): 3.123ns (routing 1.355ns, distribution 1.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.114     4.344    bbq_inst/bbq_clk
    SLICE_X68Y124        FDRE                                         r  bbq_inst/reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y124        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.425 r  bbq_inst/reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          1.465     5.890    bbq_inst/reg_op_color_s[9]_53
    SLICE_X117Y122       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     6.039 r  bbq_inst/int_pb_data[tail]_inferred_i_11/O
                         net (fo=4, routed)           1.798     7.837    bbq_inst/int_pb_data[tail][6]
    SLICE_X62Y125        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     7.961 r  bbq_inst/pp_rdaddress_inferred_i_11/O
                         net (fo=66, routed)          3.177    11.138    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X9Y29         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.123    14.916    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clkb
    RAMB36_X9Y29         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.325    14.591    
                         clock uncertainty           -0.067    14.524    
    RAMB36_X9Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    14.219    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                  3.080    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 bbq_inst/reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.647ns  (logic 0.432ns (6.499%)  route 6.215ns (93.501%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.114ns (routing 1.490ns, distribution 1.624ns)
  Clock Net Delay (Destination): 3.076ns (routing 1.355ns, distribution 1.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.114     4.344    bbq_inst/bbq_clk
    SLICE_X68Y124        FDRE                                         r  bbq_inst/reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y124        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.425 r  bbq_inst/reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          1.572     5.997    bbq_inst/reg_op_color_s[9]_53
    SLICE_X118Y126       LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     6.097 r  bbq_inst/int_pb_data[tail]_inferred_i_10/O
                         net (fo=4, routed)           1.694     7.791    bbq_inst/int_pb_data[tail][7]
    SLICE_X60Y127        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.135     7.926 r  bbq_inst/pp_rdaddress_inferred_i_10/O
                         net (fo=66, routed)          0.239     8.165    bbq_inst/pp_rdaddress[7]
    SLICE_X60Y120        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     8.281 r  bbq_inst/he_rdaddress_inferred_i_10/O
                         net (fo=65, routed)          2.710    10.991    bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y5          RAMB36E2                                     r  bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.076    14.869    bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E2                                     r  bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.385    14.484    
                         clock uncertainty           -0.067    14.417    
    RAMB36_X0Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.309    14.108    bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 bbq_inst/reg_op_color_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 0.341ns (5.282%)  route 6.115ns (94.718%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 14.663 - 10.000 ) 
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.114ns (routing 1.490ns, distribution 1.624ns)
  Clock Net Delay (Destination): 2.870ns (routing 1.355ns, distribution 1.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.114     4.344    bbq_inst/bbq_clk
    SLICE_X68Y124        FDRE                                         r  bbq_inst/reg_op_color_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y124        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.425 r  bbq_inst/reg_op_color_s_reg[9]/Q
                         net (fo=51, routed)          1.390     5.815    bbq_inst/reg_op_color_s[9]_53
    SLICE_X118Y124       LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     5.866 f  bbq_inst/int_pb_data[tail]_inferred_i_2/O
                         net (fo=4, routed)           1.550     7.416    bbq_inst/int_pb_data[tail][15]
    SLICE_X63Y127        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     7.526 f  bbq_inst/pp_rdaddress_inferred_i_2/O
                         net (fo=35, routed)          1.815     9.341    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X139Y121       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     9.440 r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21/O
                         net (fo=2, routed)           1.360    10.800    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X6Y24         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.870    14.663    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y24         RAMB36E2                                     r  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.325    14.338    
                         clock uncertainty           -0.067    14.271    
    RAMB36_X6Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    13.929    bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.929    
                         arrival time                         -10.800    
  -------------------------------------------------------------------
                         slack                                  3.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.059ns (35.329%)  route 0.108ns (64.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.388ns
    Source Clock Delay      (SCD):    4.613ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Net Delay (Source):      2.820ns (routing 1.355ns, distribution 1.465ns)
  Clock Net Delay (Destination): 3.158ns (routing 1.490ns, distribution 1.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.820     4.613    <hidden>
    SLICE_X65Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     4.672 r  <hidden>
                         net (fo=2, routed)           0.108     4.780    <hidden>
    SLICE_X67Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.158     4.388    <hidden>
    SLICE_X67Y29         FDRE                                         r  <hidden>
                         clock pessimism              0.317     4.706    
    SLICE_X67Y29         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     4.768    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.768    
                         arrival time                           4.780    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.059ns (34.104%)  route 0.114ns (65.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.396ns
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Net Delay (Source):      2.823ns (routing 1.355ns, distribution 1.468ns)
  Clock Net Delay (Destination): 3.166ns (routing 1.490ns, distribution 1.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.823     4.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X69Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y19         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.675 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]/Q
                         net (fo=29, routed)          0.114     4.789    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/U_XSDB_SLAVE/sl_iport_i[7]
    SLICE_X67Y18         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.166     4.396    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X67Y18         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                         clock pessimism              0.317     4.714    
    SLICE_X67Y18         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     4.776    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.776    
                         arrival time                           4.789    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.961%)  route 0.071ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.683ns
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Net Delay (Source):      3.086ns (routing 1.355ns, distribution 1.731ns)
  Clock Net Delay (Destination): 3.453ns (routing 1.490ns, distribution 1.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.086     4.879    bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X119Y53        FDRE                                         r  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y53        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.937 r  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[13]/Q
                         net (fo=3, routed)           0.071     5.008    bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[13]
    SLICE_X119Y54        FDRE                                         r  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.453     4.683    bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X119Y54        FDRE                                         r  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[13]/C
                         clock pessimism              0.246     4.929    
    SLICE_X119Y54        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.991    bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.991    
                         arrival time                           5.008    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.060ns (32.967%)  route 0.122ns (67.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.482ns
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Net Delay (Source):      2.811ns (routing 1.355ns, distribution 1.456ns)
  Clock Net Delay (Destination): 3.252ns (routing 1.490ns, distribution 1.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.811     4.604    <hidden>
    SLICE_X60Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     4.664 r  <hidden>
                         net (fo=1, routed)           0.122     4.786    <hidden>
    RAMB36_X4Y8          RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.252     4.482    <hidden>
    RAMB36_X4Y8          RAMB36E2                                     r  <hidden>
                         clock pessimism              0.315     4.797    
    RAMB36_X4Y8          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[30])
                                                     -0.028     4.769    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.769    
                         arrival time                           4.786    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 bbq_inst/fl_q_r_reg[5][15]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bbq_inst/fl_q_r_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.059ns (24.686%)  route 0.180ns (75.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.617ns
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Net Delay (Source):      3.049ns (routing 1.355ns, distribution 1.694ns)
  Clock Net Delay (Destination): 3.387ns (routing 1.490ns, distribution 1.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.049     4.842    bbq_inst/bbq_clk
    SLICE_X117Y109       FDRE                                         r  bbq_inst/fl_q_r_reg[5][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y109       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.901 r  bbq_inst/fl_q_r_reg[5][15]/Q
                         net (fo=2, routed)           0.180     5.081    bbq_inst/fl_q_r[5]_72[15]
    SLICE_X117Y124       FDRE                                         r  bbq_inst/fl_q_r_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.387     4.617    bbq_inst/bbq_clk
    SLICE_X117Y124       FDRE                                         r  bbq_inst/fl_q_r_reg[6][15]/C
                         clock pessimism              0.385     5.002    
    SLICE_X117Y124       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     5.064    bbq_inst/fl_q_r_reg[6][15]
  -------------------------------------------------------------------
                         required time                         -5.064    
                         arrival time                           5.081    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.081ns (45.763%)  route 0.096ns (54.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.390ns
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Net Delay (Source):      2.815ns (routing 1.355ns, distribution 1.460ns)
  Clock Net Delay (Destination): 3.160ns (routing 1.490ns, distribution 1.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.815     4.608    <hidden>
    SLICE_X67Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y38         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.667 r  <hidden>
                         net (fo=22, routed)          0.074     4.741    <hidden>
    SLICE_X66Y38         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     4.763 r  <hidden>
                         net (fo=1, routed)           0.022     4.785    <hidden>
    SLICE_X66Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.160     4.390    <hidden>
    SLICE_X66Y38         FDRE                                         r  <hidden>
                         clock pessimism              0.317     4.708    
    SLICE_X66Y38         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.768    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.768    
                         arrival time                           4.785    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.082ns (46.857%)  route 0.093ns (53.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.382ns
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Net Delay (Source):      2.809ns (routing 1.355ns, distribution 1.454ns)
  Clock Net Delay (Destination): 3.152ns (routing 1.490ns, distribution 1.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.809     4.602    <hidden>
    SLICE_X69Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y30         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     4.662 r  <hidden>
                         net (fo=2, routed)           0.069     4.731    <hidden>
    SLICE_X68Y30         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     4.753 r  <hidden>
                         net (fo=1, routed)           0.024     4.777    <hidden>
    SLICE_X68Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.152     4.382    <hidden>
    SLICE_X68Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.317     4.699    
    SLICE_X68Y30         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.759    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.759    
                         arrival time                           4.777    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (46.032%)  route 0.068ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.388ns
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Net Delay (Source):      2.815ns (routing 1.355ns, distribution 1.460ns)
  Clock Net Delay (Destination): 3.158ns (routing 1.490ns, distribution 1.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.815     4.608    <hidden>
    SLICE_X68Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.666 r  <hidden>
                         net (fo=2, routed)           0.068     4.734    <hidden>
    SLICE_X68Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.158     4.388    <hidden>
    SLICE_X68Y29         FDRE                                         r  <hidden>
                         clock pessimism              0.266     4.654    
    SLICE_X68Y29         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     4.716    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.716    
                         arrival time                           4.734    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/write_upper_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.059ns (44.361%)  route 0.074ns (55.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      2.822ns (routing 1.355ns, distribution 1.467ns)
  Clock Net Delay (Destination): 3.170ns (routing 1.490ns, distribution 1.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.822     4.615    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X62Y17         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.674 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/Q
                         net (fo=3, routed)           0.074     4.748    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/x_data[13]
    SLICE_X62Y16         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/write_upper_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.170     4.400    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X62Y16         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/write_upper_reg[13]/C
                         clock pessimism              0.267     4.668    
    SLICE_X62Y16         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.730    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/write_upper_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.730    
                         arrival time                           4.748    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.390ns
    Source Clock Delay      (SCD):    4.613ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Net Delay (Source):      2.820ns (routing 1.355ns, distribution 1.465ns)
  Clock Net Delay (Destination): 3.160ns (routing 1.490ns, distribution 1.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.820     4.613    <hidden>
    SLICE_X64Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.671 r  <hidden>
                         net (fo=2, routed)           0.115     4.786    <hidden>
    SLICE_X65Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.160     4.390    <hidden>
    SLICE_X65Y43         FDRE                                         r  <hidden>
                         clock pessimism              0.317     4.708    
    SLICE_X65Y43         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     4.768    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.768    
                         arrival time                           4.786    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bbq_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y8   <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y8   <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X7Y7   bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X7Y7   bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X9Y10  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X9Y10  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X8Y11  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X8Y11  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y12  bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y12  bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y10  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y10  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X8Y11  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X8Y11  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y12  bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y22  bbq_inst/previous_pointers/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X5Y52  bbq_inst/counters_l2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y11  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y11  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y11  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y7   bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y10  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y10  bbq_inst/free_list/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y12  bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y12  bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y12  bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y6   bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y6   bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y6   bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y6   bbq_inst/heap_entries/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  hbm_ref_clk_wiz_0_1
  To Clock:  hbm_ref_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hbm_ref_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X0Y25  clk_wiz_inst/inst/clkout2_buf/I
Min Period  n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         10.000      8.929      MMCM_X0Y1     clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  bbq_clk_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.549ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.549ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.476ns  (logic 0.079ns (16.597%)  route 0.397ns (83.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X67Y24         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.397     0.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X67Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y24         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  9.549    

Slack (MET) :             9.554ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.471ns  (logic 0.079ns (16.773%)  route 0.392ns (83.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X68Y24         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.392     0.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X68Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X68Y24         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  9.554    

Slack (MET) :             9.591ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.434ns  (logic 0.080ns (18.433%)  route 0.354ns (81.567%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X66Y19         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.354     0.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X66Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X66Y19         FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  9.591    

Slack (MET) :             9.675ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.350ns  (logic 0.080ns (22.857%)  route 0.270ns (77.143%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X68Y24         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.270     0.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X67Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y25         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  9.675    

Slack (MET) :             9.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.285ns  (logic 0.079ns (27.719%)  route 0.206ns (72.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X67Y19         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.206     0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X67Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y19         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  9.740    

Slack (MET) :             9.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.282ns  (logic 0.079ns (28.014%)  route 0.203ns (71.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y18                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X66Y18         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.203     0.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X66Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X66Y18         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  9.743    

Slack (MET) :             9.745ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.280ns  (logic 0.079ns (28.214%)  route 0.201ns (71.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X68Y24         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.201     0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X68Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X68Y24         FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  9.745    

Slack (MET) :             9.794ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.231ns  (logic 0.079ns (34.199%)  route 0.152ns (65.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y18                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X67Y18         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.152     0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X66Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X66Y18         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  9.794    





---------------------------------------------------------------------------------------------------
From Clock:  bbq_clk_clk_wiz_0_1
  To Clock:  apb_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[8]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.127ns (16.015%)  route 0.666ns (83.985%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.175ns (routing 1.490ns, distribution 1.685ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.968ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.175     4.405    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y16         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.481 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[8]/Q
                         net (fo=1, routed)           0.288     4.769    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[8]
    SLICE_X59Y14         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     4.820 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_81/O
                         net (fo=1, routed)           0.378     5.198    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[8]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.686    13.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.892    
                         clock uncertainty           -0.187    12.705    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[8])
                                                     -0.307    12.398    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                          -5.198    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.292ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[16]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.179ns (24.861%)  route 0.541ns (75.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.160ns (routing 1.490ns, distribution 1.670ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.968ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.160     4.390    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X62Y15         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     4.469 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[16]/Q
                         net (fo=1, routed)           0.242     4.711    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[16]
    SLICE_X60Y15         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     4.811 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_73/O
                         net (fo=1, routed)           0.299     5.110    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[16]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[16]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.686    13.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.892    
                         clock uncertainty           -0.187    12.705    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[16])
                                                     -0.303    12.402    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                          -5.110    
  -------------------------------------------------------------------
                         slack                                  7.292    

Slack (MET) :             7.295ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[3]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.201ns (27.610%)  route 0.527ns (72.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    4.379ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.149ns (routing 1.490ns, distribution 1.659ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.968ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.149     4.379    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y16         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     4.457 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[3]/Q
                         net (fo=1, routed)           0.264     4.721    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[3]
    SLICE_X60Y13         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     4.844 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_86/O
                         net (fo=1, routed)           0.263     5.107    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[3]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.686    13.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.892    
                         clock uncertainty           -0.187    12.705    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[3])
                                                     -0.303    12.402    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                          -5.107    
  -------------------------------------------------------------------
                         slack                                  7.295    

Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[31]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.228ns (34.598%)  route 0.431ns (65.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.175ns (routing 1.490ns, distribution 1.685ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.968ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.175     4.405    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y16         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.484 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[31]/Q
                         net (fo=1, routed)           0.223     4.707    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[31]
    SLICE_X59Y15         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149     4.856 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_58/O
                         net (fo=1, routed)           0.208     5.064    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[31]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[31]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.686    13.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.892    
                         clock uncertainty           -0.187    12.705    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[31])
                                                     -0.312    12.393    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                  7.329    

Slack (MET) :             7.332ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[12]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.203ns (27.432%)  route 0.537ns (72.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    4.407ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.177ns (routing 1.490ns, distribution 1.687ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.968ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.177     4.407    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X63Y18         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.487 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[12]/Q
                         net (fo=1, routed)           0.166     4.653    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_4[10]
    SLICE_X60Y18         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.776 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_45/O
                         net (fo=1, routed)           0.371     5.147    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PADDR[12]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.686    13.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.892    
                         clock uncertainty           -0.187    12.705    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PADDR[12])
                                                     -0.226    12.479    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.479    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                  7.332    

Slack (MET) :             7.344ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[4]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.164ns (24.369%)  route 0.509ns (75.632%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.158ns (routing 1.490ns, distribution 1.668ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.968ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.158     4.388    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X63Y13         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.464 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[4]/Q
                         net (fo=1, routed)           0.198     4.662    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[4]
    SLICE_X63Y11         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     4.750 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_85/O
                         net (fo=1, routed)           0.311     5.061    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[4]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.686    13.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.892    
                         clock uncertainty           -0.187    12.705    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[4])
                                                     -0.300    12.405    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  7.344    

Slack (MET) :             7.375ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_penable_reg/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PENABLE
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.201ns (28.879%)  route 0.495ns (71.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.174ns (routing 1.490ns, distribution 1.684ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.968ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.174     4.404    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X65Y13         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_penable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     4.482 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_penable_reg/Q
                         net (fo=3, routed)           0.215     4.697    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/xsdb_apb_penable_0_s
    SLICE_X65Y11         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123     4.820 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_1/O
                         net (fo=1, routed)           0.280     5.100    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PENABLE
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PENABLE
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.686    13.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.892    
                         clock uncertainty           -0.187    12.705    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PENABLE)
                                                     -0.230    12.475    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -5.100    
  -------------------------------------------------------------------
                         slack                                  7.375    

Slack (MET) :             7.385ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[2]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.231ns (34.685%)  route 0.435ns (65.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.163ns (routing 1.490ns, distribution 1.673ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.968ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.163     4.393    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y17         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.472 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[2]/Q
                         net (fo=1, routed)           0.210     4.682    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_4[0]
    SLICE_X61Y17         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     4.834 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_55/O
                         net (fo=1, routed)           0.225     5.059    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PADDR[2]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.686    13.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.892    
                         clock uncertainty           -0.187    12.705    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PADDR[2])
                                                     -0.261    12.444    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                  7.385    

Slack (MET) :             7.387ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[19]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.168ns (25.225%)  route 0.498ns (74.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.166ns (routing 1.490ns, distribution 1.676ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.968ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.166     4.396    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y15         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.476 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[19]/Q
                         net (fo=1, routed)           0.280     4.756    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_4[17]
    SLICE_X59Y15         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     4.844 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_38/O
                         net (fo=1, routed)           0.218     5.062    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PADDR[19]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[19]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.686    13.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.892    
                         clock uncertainty           -0.187    12.705    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PADDR[19])
                                                     -0.256    12.449    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                  7.387    

Slack (MET) :             7.390ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[19]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (apb_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.226ns (35.647%)  route 0.408ns (64.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    4.380ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.150ns (routing 1.490ns, distribution 1.660ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.968ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.150     4.380    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y16         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.458 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[19]/Q
                         net (fo=1, routed)           0.066     4.524    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[19]
    SLICE_X60Y16         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.672 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_70/O
                         net (fo=1, routed)           0.342     5.014    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[19]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[19]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225    11.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.686    13.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism             -0.597    12.892    
                         clock uncertainty           -0.187    12.705    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Setup_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[19])
                                                     -0.301    12.404    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                  7.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_penable_reg/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.062ns (44.928%)  route 0.076ns (55.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.738ns (routing 0.811ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.650ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.738     2.769    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X65Y13         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_penable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.808 f  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_penable_reg/Q
                         net (fo=3, routed)           0.056     2.864    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/xsdb_apb_penable_0_s
    SLICE_X65Y12         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     2.887 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/apb_mux_sel_r[0]_i_1/O
                         net (fo=1, routed)           0.020     2.907    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]_8[0]
    SLICE_X65Y12         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.202     1.873    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X65Y12         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]/C
                         clock pessimism              0.389     2.262    
                         clock uncertainty            0.187     2.449    
    SLICE_X65Y12         FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.496    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[21]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.061ns (35.260%)  route 0.112ns (64.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.730ns (routing 0.811ns, distribution 0.919ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.650ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.730     2.761    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y14         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.800 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[21]/Q
                         net (fo=1, routed)           0.049     2.849    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[21]
    SLICE_X60Y13         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.022     2.871 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_68/O
                         net (fo=1, routed)           0.063     2.934    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[21]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[21]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.187     1.858    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.247    
                         clock uncertainty            0.187     2.434    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[21])
                                                     -0.042     2.392    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[12]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.073ns (39.891%)  route 0.110ns (60.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.728ns (routing 0.811ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.650ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.728     2.759    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y13         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.797 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[12]/Q
                         net (fo=1, routed)           0.026     2.823    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[12]
    SLICE_X61Y13         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     2.858 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_77/O
                         net (fo=1, routed)           0.084     2.942    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[12]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[12]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.187     1.858    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.247    
                         clock uncertainty            0.187     2.434    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[12])
                                                     -0.051     2.383    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[15]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.061ns (31.937%)  route 0.130ns (68.063%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.732ns (routing 0.811ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.650ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.732     2.763    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y17         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.802 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[15]/Q
                         net (fo=1, routed)           0.025     2.827    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[15]
    SLICE_X61Y17         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     2.849 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_74/O
                         net (fo=1, routed)           0.105     2.954    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[15]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.187     1.858    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.247    
                         clock uncertainty            0.187     2.434    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[15])
                                                     -0.042     2.392    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[5]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.061ns (32.105%)  route 0.129ns (67.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.739ns (routing 0.811ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.650ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.739     2.770    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X63Y14         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.809 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[5]/Q
                         net (fo=1, routed)           0.049     2.858    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[5]
    SLICE_X63Y13         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     2.880 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_84/O
                         net (fo=1, routed)           0.080     2.960    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[5]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.187     1.858    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.247    
                         clock uncertainty            0.187     2.434    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[5])
                                                     -0.041     2.393    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[10]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.062ns (31.000%)  route 0.138ns (69.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.734ns (routing 0.811ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.650ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.734     2.765    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y15         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.804 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[10]/Q
                         net (fo=1, routed)           0.055     2.859    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[10]
    SLICE_X61Y13         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.023     2.882 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_79/O
                         net (fo=1, routed)           0.083     2.965    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[10]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.187     1.858    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.247    
                         clock uncertainty            0.187     2.434    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[10])
                                                     -0.043     2.391    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[17]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.074ns (35.071%)  route 0.137ns (64.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.724ns (routing 0.811ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.650ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.724     2.755    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y15         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.794 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[17]/Q
                         net (fo=1, routed)           0.026     2.820    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[17]
    SLICE_X60Y15         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.035     2.855 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_72/O
                         net (fo=1, routed)           0.111     2.966    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[17]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[17]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.187     1.858    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.247    
                         clock uncertainty            0.187     2.434    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[17])
                                                     -0.042     2.392    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[13]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.099ns (48.769%)  route 0.104ns (51.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.728ns (routing 0.811ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.650ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.728     2.759    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y16         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.798 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[13]/Q
                         net (fo=1, routed)           0.060     2.858    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[13]
    SLICE_X60Y14         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.060     2.918 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_76/O
                         net (fo=1, routed)           0.044     2.962    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[13]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.187     1.858    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.247    
                         clock uncertainty            0.187     2.434    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[13])
                                                     -0.051     2.383    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[2]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.072ns (33.488%)  route 0.143ns (66.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.724ns (routing 0.811ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.650ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.724     2.755    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y15         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.792 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[2]/Q
                         net (fo=1, routed)           0.051     2.843    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_1[2]
    SLICE_X60Y14         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.035     2.878 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_87/O
                         net (fo=1, routed)           0.092     2.970    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PWDATA[2]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PWDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.187     1.858    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.247    
                         clock uncertainty            0.187     2.434    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PWDATA[2])
                                                     -0.045     2.389    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[14]
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             apb_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (apb_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.063ns (30.288%)  route 0.145ns (69.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.732ns (routing 0.811ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.650ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.732     2.763    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X62Y16         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.803 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_paddr_reg[14]/Q
                         net (fo=1, routed)           0.067     2.870    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/AXI_00_ARREADY_4[12]
    SLICE_X62Y16         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     2.893 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/ONE_STACK_HBM.hbm_one_stack_intf_i_43/O
                         net (fo=1, routed)           0.078     2.971    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PADDR[14]
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173     0.652    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.187     1.858    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.389     2.247    
                         clock uncertainty            0.187     2.434    
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Hold_BLI_APB_BLI_HBM_APB_INTF_PCLK_PADDR[14])
                                                     -0.047     2.387    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.584    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  bbq_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       49.583ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.583ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.442ns  (logic 0.079ns (17.873%)  route 0.363ns (82.127%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X66Y19         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.363     0.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X67Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X67Y19         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                 49.583    

Slack (MET) :             49.604ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.421ns  (logic 0.079ns (18.765%)  route 0.342ns (81.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X67Y24         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.342     0.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X67Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X67Y24         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                 49.604    

Slack (MET) :             49.652ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.373ns  (logic 0.080ns (21.448%)  route 0.293ns (78.552%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X68Y24         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.293     0.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X68Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X68Y24         FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                 49.652    

Slack (MET) :             49.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.341ns  (logic 0.079ns (23.167%)  route 0.262ns (76.833%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X67Y24         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.262     0.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X67Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X67Y24         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                 49.684    

Slack (MET) :             49.692ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.333ns  (logic 0.079ns (23.724%)  route 0.254ns (76.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X66Y19         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.254     0.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X66Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X66Y19         FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                 49.692    

Slack (MET) :             49.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.281ns  (logic 0.079ns (28.114%)  route 0.202ns (71.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X68Y24         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.202     0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X70Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X70Y24         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                 49.744    

Slack (MET) :             49.749ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.276ns  (logic 0.079ns (28.623%)  route 0.197ns (71.377%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y18                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X66Y18         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.197     0.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X66Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X66Y18         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                 49.749    

Slack (MET) :             49.768ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.257ns  (logic 0.080ns (31.128%)  route 0.177ns (68.872%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y19                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X66Y19         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.177     0.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X67Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X67Y19         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                 49.768    





---------------------------------------------------------------------------------------------------
From Clock:  apb_clk_clk_wiz_0_1
  To Clock:  bbq_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.580ns (10.779%)  route 4.801ns (89.221%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 14.620 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.899ns (routing 1.064ns, distribution 0.835ns)
  Clock Net Delay (Destination): 2.827ns (routing 1.355ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.899     3.140    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.434 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          1.607     5.041    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X67Y12         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.138 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          1.262     6.400    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X67Y15         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     6.536 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.674     7.210    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X65Y15         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     7.263 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1/O
                         net (fo=16, routed)          1.258     8.521    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1_n_0
    SLICE_X64Y18         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.827    14.620    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X64Y18         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[16]/C
                         clock pessimism             -0.597    14.023    
                         clock uncertainty           -0.187    13.836    
    SLICE_X64Y18         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    13.762    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[16]
  -------------------------------------------------------------------
                         required time                         13.762    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.580ns (10.779%)  route 4.801ns (89.221%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 14.620 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.899ns (routing 1.064ns, distribution 0.835ns)
  Clock Net Delay (Destination): 2.827ns (routing 1.355ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.899     3.140    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.434 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          1.607     5.041    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X67Y12         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.138 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          1.262     6.400    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X67Y15         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     6.536 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.674     7.210    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X65Y15         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     7.263 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1/O
                         net (fo=16, routed)          1.258     8.521    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1_n_0
    SLICE_X64Y18         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.827    14.620    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X64Y18         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[18]/C
                         clock pessimism             -0.597    14.023    
                         clock uncertainty           -0.187    13.836    
    SLICE_X64Y18         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074    13.762    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[18]
  -------------------------------------------------------------------
                         required time                         13.762    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.580ns (10.779%)  route 4.801ns (89.221%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 14.620 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.899ns (routing 1.064ns, distribution 0.835ns)
  Clock Net Delay (Destination): 2.827ns (routing 1.355ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.899     3.140    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.434 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          1.607     5.041    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X67Y12         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.138 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          1.262     6.400    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X67Y15         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     6.536 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.674     7.210    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X65Y15         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     7.263 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1/O
                         net (fo=16, routed)          1.258     8.521    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1_n_0
    SLICE_X64Y18         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.827    14.620    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X64Y18         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[25]/C
                         clock pessimism             -0.597    14.023    
                         clock uncertainty           -0.187    13.836    
    SLICE_X64Y18         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.074    13.762    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[25]
  -------------------------------------------------------------------
                         required time                         13.762    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.580ns (10.779%)  route 4.801ns (89.221%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 14.620 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.899ns (routing 1.064ns, distribution 0.835ns)
  Clock Net Delay (Destination): 2.827ns (routing 1.355ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.899     3.140    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.434 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          1.607     5.041    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X67Y12         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.138 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          1.262     6.400    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X67Y15         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     6.536 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.674     7.210    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X65Y15         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     7.263 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1/O
                         net (fo=16, routed)          1.258     8.521    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[31]_i_1_n_0
    SLICE_X64Y18         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.827    14.620    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X64Y18         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[30]/C
                         clock pessimism             -0.597    14.023    
                         clock uncertainty           -0.187    13.836    
    SLICE_X64Y18         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074    13.762    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[30]
  -------------------------------------------------------------------
                         required time                         13.762    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 0.579ns (10.780%)  route 4.792ns (89.220%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 14.615 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.899ns (routing 1.064ns, distribution 0.835ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.355ns, distribution 1.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.899     3.140    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.434 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          1.607     5.041    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X67Y12         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.138 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          1.262     6.400    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X67Y15         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     6.536 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.670     7.206    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X65Y15         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     7.258 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_1/O
                         net (fo=33, routed)          1.253     8.511    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state4_out[9]
    SLICE_X62Y17         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.822    14.615    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X62Y17         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[13]/C
                         clock pessimism             -0.597    14.018    
                         clock uncertainty           -0.187    13.831    
    SLICE_X62Y17         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    13.771    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[13]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 0.579ns (10.780%)  route 4.792ns (89.220%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 14.615 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.899ns (routing 1.064ns, distribution 0.835ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.355ns, distribution 1.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.899     3.140    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.434 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          1.607     5.041    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X67Y12         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.138 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          1.262     6.400    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X67Y15         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     6.536 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.670     7.206    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X65Y15         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     7.258 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_1/O
                         net (fo=33, routed)          1.253     8.511    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state4_out[9]
    SLICE_X62Y17         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.822    14.615    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X62Y17         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[14]/C
                         clock pessimism             -0.597    14.018    
                         clock uncertainty           -0.187    13.831    
    SLICE_X62Y17         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    13.771    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[14]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 0.579ns (10.780%)  route 4.792ns (89.220%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 14.615 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.899ns (routing 1.064ns, distribution 0.835ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.355ns, distribution 1.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.899     3.140    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.434 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          1.607     5.041    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X67Y12         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.138 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          1.262     6.400    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X67Y15         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     6.536 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.670     7.206    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X65Y15         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     7.258 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_1/O
                         net (fo=33, routed)          1.253     8.511    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state4_out[9]
    SLICE_X62Y17         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.822    14.615    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X62Y17         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[7]/C
                         clock pessimism             -0.597    14.018    
                         clock uncertainty           -0.187    13.831    
    SLICE_X62Y17         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    13.771    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[7]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.579ns (10.812%)  route 4.776ns (89.188%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.625ns = ( 14.625 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.899ns (routing 1.064ns, distribution 0.835ns)
  Clock Net Delay (Destination): 2.832ns (routing 1.355ns, distribution 1.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.899     3.140    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.434 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          1.607     5.041    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X67Y12         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.138 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          1.262     6.400    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X67Y15         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     6.536 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.670     7.206    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X65Y15         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     7.258 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_1/O
                         net (fo=33, routed)          1.237     8.495    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state4_out[9]
    SLICE_X61Y16         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.832    14.625    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y16         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[19]/C
                         clock pessimism             -0.597    14.028    
                         clock uncertainty           -0.187    13.841    
    SLICE_X61Y16         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    13.780    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[19]
  -------------------------------------------------------------------
                         required time                         13.780    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.579ns (10.812%)  route 4.776ns (89.188%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.625ns = ( 14.625 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.899ns (routing 1.064ns, distribution 0.835ns)
  Clock Net Delay (Destination): 2.832ns (routing 1.355ns, distribution 1.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.899     3.140    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.434 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          1.607     5.041    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X67Y12         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.138 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          1.262     6.400    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X67Y15         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     6.536 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.670     7.206    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X65Y15         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     7.258 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_1/O
                         net (fo=33, routed)          1.237     8.495    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state4_out[9]
    SLICE_X61Y16         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.832    14.625    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y16         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[23]/C
                         clock pessimism             -0.597    14.028    
                         clock uncertainty           -0.187    13.841    
    SLICE_X61Y16         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    13.780    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[23]
  -------------------------------------------------------------------
                         required time                         13.780    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.579ns (10.812%)  route 4.776ns (89.188%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.625ns = ( 14.625 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.899ns (routing 1.064ns, distribution 0.835ns)
  Clock Net Delay (Destination): 2.832ns (routing 1.355ns, distribution 1.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.256     1.213    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.241 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.899     3.140    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PREADY_PIPE)
                                                      0.294     3.434 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PREADY_PIPE
                         net (fo=14, routed)          1.607     5.041    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/pready_0
    SLICE_X67Y12         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.138 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4/O
                         net (fo=11, routed)          1.262     6.400    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/timeout_counter[7]_i_4_n_0
    SLICE_X67Y15         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     6.536 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2/O
                         net (fo=3, routed)           0.670     7.206    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_2_n_0
    SLICE_X65Y15         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     7.258 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state[9]_i_1/O
                         net (fo=33, routed)          1.237     8.495    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/state4_out[9]
    SLICE_X61Y16         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.832    14.625    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y16         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[31]/C
                         clock pessimism             -0.597    14.028    
                         clock uncertainty           -0.187    13.841    
    SLICE_X61Y16         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061    13.780    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[31]
  -------------------------------------------------------------------
                         required time                         13.780    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  5.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.061ns (3.532%)  route 1.666ns (96.468%))
  Logic Levels:           0  
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.383ns
    Source Clock Delay      (SCD):    3.519ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.716ns (routing 0.968ns, distribution 0.748ns)
  Clock Net Delay (Destination): 3.153ns (routing 1.490ns, distribution 1.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225     1.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.716     3.519    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/APB_0_PCLK
    SLICE_X64Y13         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.580 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[4]/Q
                         net (fo=1, routed)           1.666     5.246    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/DRAM_1_STAT_TEMP[4]
    SLICE_X64Y13         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.153     4.383    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X64Y13         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[4]/C
                         clock pessimism              0.597     4.980    
                         clock uncertainty            0.187     5.167    
    SLICE_X64Y13         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     5.227    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.227    
                         arrival time                           5.246    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.061ns (3.462%)  route 1.701ns (96.538%))
  Logic Levels:           0  
  Clock Path Skew:        1.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.710ns (routing 0.968ns, distribution 0.742ns)
  Clock Net Delay (Destination): 3.163ns (routing 1.490ns, distribution 1.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225     1.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.710     3.513    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/APB_0_PCLK
    SLICE_X64Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.574 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[1]/Q
                         net (fo=1, routed)           1.701     5.275    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/DRAM_1_STAT_TEMP[1]
    SLICE_X64Y15         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.163     4.393    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X64Y15         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[1]/C
                         clock pessimism              0.597     4.990    
                         clock uncertainty            0.187     5.177    
    SLICE_X64Y15         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     5.239    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.239    
                         arrival time                           5.275    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.060ns (3.384%)  route 1.713ns (96.616%))
  Logic Levels:           0  
  Clock Path Skew:        1.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.710ns (routing 0.968ns, distribution 0.742ns)
  Clock Net Delay (Destination): 3.163ns (routing 1.490ns, distribution 1.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225     1.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.710     3.513    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/APB_0_PCLK
    SLICE_X64Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     3.573 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[2]/Q
                         net (fo=1, routed)           1.713     5.286    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/DRAM_1_STAT_TEMP[2]
    SLICE_X64Y15         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.163     4.393    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X64Y15         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[2]/C
                         clock pessimism              0.597     4.990    
                         clock uncertainty            0.187     5.177    
    SLICE_X64Y15         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     5.239    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.239    
                         arrival time                           5.286    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.213ns (11.853%)  route 1.584ns (88.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.382ns
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.686ns (routing 0.968ns, distribution 0.718ns)
  Clock Net Delay (Destination): 3.152ns (routing 1.490ns, distribution 1.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225     1.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.686     3.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PRDATA_PIPE[23])
                                                      0.191     3.680 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PRDATA_PIPE[23]
                         net (fo=4, routed)           1.555     5.235    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/APB_0_PRDATA[23]
    SLICE_X60Y14         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022     5.257 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata[23]_i_1/O
                         net (fo=1, routed)           0.029     5.286    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata[23]_i_1_n_0
    SLICE_X60Y14         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.152     4.382    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y14         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[23]/C
                         clock pessimism              0.597     4.979    
                         clock uncertainty            0.187     5.166    
    SLICE_X60Y14         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     5.226    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -5.226    
                         arrival time                           5.286    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/cattrip_sticky_reg/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.309ns (16.978%)  route 1.511ns (83.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.403ns
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.686ns (routing 0.968ns, distribution 0.718ns)
  Clock Net Delay (Destination): 3.173ns (routing 1.490ns, distribution 1.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225     1.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.686     3.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_CATTRIP_PIPE)
                                                      0.274     3.763 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/CATTRIP_PIPE
                         net (fo=1, routed)           1.475     5.238    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/DRAM_0_STAT_CATTRIP
    SLICE_X65Y14         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035     5.273 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/cattrip_sticky_i_1/O
                         net (fo=1, routed)           0.036     5.309    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/cattrip_sticky_i_1_n_0
    SLICE_X65Y14         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/cattrip_sticky_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.173     4.403    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X65Y14         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/cattrip_sticky_reg/C
                         clock pessimism              0.597     5.000    
                         clock uncertainty            0.187     5.187    
    SLICE_X65Y14         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     5.247    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/cattrip_sticky_reg
  -------------------------------------------------------------------
                         required time                         -5.247    
                         arrival time                           5.309    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.139ns (7.827%)  route 1.637ns (92.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.382ns
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.713ns (routing 0.968ns, distribution 0.745ns)
  Clock Net Delay (Destination): 3.152ns (routing 1.490ns, distribution 1.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225     1.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.713     3.516    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X65Y12         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.574 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/Q
                         net (fo=152, routed)         1.602     5.176    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/Q[1]
    SLICE_X60Y14         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.081     5.257 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata[22]_i_1/O
                         net (fo=1, routed)           0.035     5.292    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata[22]_i_1_n_0
    SLICE_X60Y14         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.152     4.382    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X60Y14         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[22]/C
                         clock pessimism              0.597     4.979    
                         clock uncertainty            0.187     5.166    
    SLICE_X60Y14         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     5.226    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -5.226    
                         arrival time                           5.292    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.140ns (7.709%)  route 1.676ns (92.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.411ns
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.713ns (routing 0.968ns, distribution 0.745ns)
  Clock Net Delay (Destination): 3.181ns (routing 1.490ns, distribution 1.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225     1.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.713     3.516    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X65Y12         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.574 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/Q
                         net (fo=152, routed)         1.647     5.221    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/Q[1]
    SLICE_X63Y14         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     5.303 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[5]_i_1/O
                         net (fo=1, routed)           0.029     5.332    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[5]_i_1_n_0
    SLICE_X63Y14         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.181     4.411    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X63Y14         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[5]/C
                         clock pessimism              0.597     5.008    
                         clock uncertainty            0.187     5.195    
    SLICE_X63Y14         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     5.255    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.255    
                         arrival time                           5.332    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.059ns (3.242%)  route 1.761ns (96.758%))
  Logic Levels:           0  
  Clock Path Skew:        1.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.408ns
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.710ns (routing 0.968ns, distribution 0.742ns)
  Clock Net Delay (Destination): 3.178ns (routing 1.490ns, distribution 1.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225     1.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.710     3.513    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/APB_0_PCLK
    SLICE_X64Y15         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.572 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/temp_value_r_reg[3]/Q
                         net (fo=1, routed)           1.761     5.333    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/DRAM_1_STAT_TEMP[3]
    SLICE_X63Y16         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.178     4.408    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X63Y16         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[3]/C
                         clock pessimism              0.597     5.005    
                         clock uncertainty            0.187     5.192    
    SLICE_X63Y16         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     5.254    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/hbm_temp_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.254    
                         arrival time                           5.333    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                            (rising edge-triggered cell HBM_SNGLBLI_INTF_APB clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.261ns (14.428%)  route 1.548ns (85.572%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.375ns
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.686ns (routing 0.968ns, distribution 0.718ns)
  Clock Net Delay (Destination): 3.145ns (routing 1.490ns, distribution 1.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225     1.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.686     3.489    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
  -------------------------------------------------------------------    -------------------
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Prop_BLI_APB_BLI_HBM_APB_INTF_PCLK_PRDATA_PIPE[28])
                                                      0.205     3.694 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PRDATA_PIPE[28]
                         net (fo=4, routed)           1.512     5.206    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/APB_0_PRDATA[28]
    SLICE_X61Y13         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.056     5.262 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata[28]_i_1/O
                         net (fo=1, routed)           0.036     5.298    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata[28]_i_1_n_0
    SLICE_X61Y13         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.145     4.375    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X61Y13         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[28]/C
                         clock pessimism              0.597     4.972    
                         clock uncertainty            0.187     5.159    
    SLICE_X61Y13         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     5.219    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/a_pwdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -5.219    
                         arrival time                           5.298    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by apb_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bbq_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - apb_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.153ns (8.361%)  route 1.677ns (91.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.411ns
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.713ns (routing 0.968ns, distribution 0.745ns)
  Clock Net Delay (Destination): 3.181ns (routing 1.490ns, distribution 1.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock apb_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540     0.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.225     1.779    clk_wiz_inst/inst/apb_clk_clk_wiz_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.803 r  clk_wiz_inst/inst/clkout4_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=440, routed)         1.713     3.516    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/APB_0_PCLK
    SLICE_X65Y12         FDCE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.574 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_apb_arbiter_0/apb_mux_sel_r_reg[1]/Q
                         net (fo=152, routed)         1.652     5.226    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/Q[1]
    SLICE_X63Y14         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.095     5.321 r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[6]_i_1/O
                         net (fo=1, routed)           0.025     5.346    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb[6]_i_1_n_0
    SLICE_X63Y14         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.181     4.411    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/s_dclk_o
    SLICE_X63Y14         FDRE                                         r  hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[6]/C
                         clock pessimism              0.597     5.008    
                         clock uncertainty            0.187     5.195    
    SLICE_X63Y14         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     5.255    hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_xsdb_top_0/xsdb2adb_u0/data_from_apb_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.255    
                         arrival time                           5.346    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  bbq_clk_clk_wiz_0_1
  To Clock:  bbq_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.036ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.079ns (10.505%)  route 0.673ns (89.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 14.629 - 10.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.160ns (routing 1.490ns, distribution 1.670ns)
  Clock Net Delay (Destination): 2.836ns (routing 1.355ns, distribution 1.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.160     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y21         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.673     5.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X71Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.836    14.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X71Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism             -0.317    14.312    
                         clock uncertainty           -0.067    14.244    
    SLICE_X71Y16         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    14.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                  9.036    

Slack (MET) :             9.036ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.079ns (10.505%)  route 0.673ns (89.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 14.629 - 10.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.160ns (routing 1.490ns, distribution 1.670ns)
  Clock Net Delay (Destination): 2.836ns (routing 1.355ns, distribution 1.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.160     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y21         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.673     5.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X71Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.836    14.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X71Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism             -0.317    14.312    
                         clock uncertainty           -0.067    14.244    
    SLICE_X71Y16         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    14.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                  9.036    

Slack (MET) :             9.036ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.079ns (10.505%)  route 0.673ns (89.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 14.629 - 10.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.160ns (routing 1.490ns, distribution 1.670ns)
  Clock Net Delay (Destination): 2.836ns (routing 1.355ns, distribution 1.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.160     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y21         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.673     5.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X71Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.836    14.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X71Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism             -0.317    14.312    
                         clock uncertainty           -0.067    14.244    
    SLICE_X71Y16         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    14.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                  9.036    

Slack (MET) :             9.036ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.079ns (10.505%)  route 0.673ns (89.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 14.629 - 10.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.160ns (routing 1.490ns, distribution 1.670ns)
  Clock Net Delay (Destination): 2.836ns (routing 1.355ns, distribution 1.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.160     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y21         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.673     5.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X71Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.836    14.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X71Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.317    14.312    
                         clock uncertainty           -0.067    14.244    
    SLICE_X71Y16         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    14.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                  9.036    

Slack (MET) :             9.038ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.079ns (10.547%)  route 0.670ns (89.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns = ( 14.628 - 10.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.160ns (routing 1.490ns, distribution 1.670ns)
  Clock Net Delay (Destination): 2.835ns (routing 1.355ns, distribution 1.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.160     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y21         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.670     5.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X71Y16         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.835    14.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X71Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.317    14.311    
                         clock uncertainty           -0.067    14.243    
    SLICE_X71Y16         FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    14.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                  9.038    

Slack (MET) :             9.038ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.079ns (10.547%)  route 0.670ns (89.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns = ( 14.628 - 10.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.160ns (routing 1.490ns, distribution 1.670ns)
  Clock Net Delay (Destination): 2.835ns (routing 1.355ns, distribution 1.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.160     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y21         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.670     5.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X71Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.835    14.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X71Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism             -0.317    14.311    
                         clock uncertainty           -0.067    14.243    
    SLICE_X71Y16         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    14.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                  9.038    

Slack (MET) :             9.053ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.079ns (10.807%)  route 0.652ns (89.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.625ns = ( 14.625 - 10.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.160ns (routing 1.490ns, distribution 1.670ns)
  Clock Net Delay (Destination): 2.832ns (routing 1.355ns, distribution 1.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.160     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y21         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.652     5.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X71Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.832    14.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X71Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism             -0.317    14.308    
                         clock uncertainty           -0.067    14.240    
    SLICE_X71Y15         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    14.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         14.174    
                         arrival time                          -5.121    
  -------------------------------------------------------------------
                         slack                                  9.053    

Slack (MET) :             9.053ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.079ns (10.807%)  route 0.652ns (89.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.625ns = ( 14.625 - 10.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.160ns (routing 1.490ns, distribution 1.670ns)
  Clock Net Delay (Destination): 2.832ns (routing 1.355ns, distribution 1.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.160     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y21         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.652     5.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X71Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.832    14.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X71Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism             -0.317    14.308    
                         clock uncertainty           -0.067    14.240    
    SLICE_X71Y15         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    14.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         14.174    
                         arrival time                          -5.121    
  -------------------------------------------------------------------
                         slack                                  9.053    

Slack (MET) :             9.053ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.079ns (10.807%)  route 0.652ns (89.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.625ns = ( 14.625 - 10.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.160ns (routing 1.490ns, distribution 1.670ns)
  Clock Net Delay (Destination): 2.832ns (routing 1.355ns, distribution 1.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.160     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y21         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.652     5.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X71Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.832    14.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X71Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism             -0.317    14.308    
                         clock uncertainty           -0.067    14.240    
    SLICE_X71Y15         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    14.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         14.174    
                         arrival time                          -5.121    
  -------------------------------------------------------------------
                         slack                                  9.053    

Slack (MET) :             9.078ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (bbq_clk_clk_wiz_0_1 rise@10.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.079ns (11.206%)  route 0.626ns (88.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 14.624 - 10.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.160ns (routing 1.490ns, distribution 1.670ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.355ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.687    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.084    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.957 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.202    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.230 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        3.160     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y21         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.626     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X71Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ43                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.540    10.540 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.580    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.580 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.924    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.554 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.769    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.793 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        2.831    14.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X71Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.317    14.307    
                         clock uncertainty           -0.067    14.239    
    SLICE_X71Y20         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    14.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         14.173    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                  9.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.821%)  route 0.073ns (65.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Clock Net Delay (Source):      1.732ns (routing 0.811ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.901ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.732     2.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y24         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.073     2.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X70Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.945     2.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X70Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.167     2.776    
    SLICE_X70Y24         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.821%)  route 0.073ns (65.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Clock Net Delay (Source):      1.732ns (routing 0.811ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.901ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.732     2.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y24         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.073     2.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X70Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.945     2.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X70Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.167     2.776    
    SLICE_X70Y24         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.821%)  route 0.073ns (65.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Clock Net Delay (Source):      1.732ns (routing 0.811ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.901ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.732     2.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y24         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.073     2.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X70Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.945     2.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X70Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism              0.167     2.776    
    SLICE_X70Y24         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.040ns (37.383%)  route 0.067ns (62.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Clock Net Delay (Source):      1.729ns (routing 0.811ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.901ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.729     2.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y25         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.067     2.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y25         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.936     2.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.167     2.768    
    SLICE_X69Y25         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.748    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.039ns (25.161%)  route 0.116ns (74.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.604ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      1.720ns (routing 0.811ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.940ns (routing 0.901ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.720     2.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X67Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y25         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.116     2.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X69Y25         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.940     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.202     2.806    
    SLICE_X69Y25         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.786    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.039ns (25.161%)  route 0.116ns (74.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.604ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      1.720ns (routing 0.811ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.940ns (routing 0.901ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.720     2.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X67Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y25         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.116     2.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X69Y25         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.940     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.202     2.806    
    SLICE_X69Y25         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.786    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      1.732ns (routing 0.811ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.901ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.732     2.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y24         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.105     2.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X67Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.936     2.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X67Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.202     2.802    
    SLICE_X67Y24         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      1.732ns (routing 0.811ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.901ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.732     2.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y24         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.105     2.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X68Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.936     2.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X68Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.202     2.802    
    SLICE_X68Y24         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     2.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      1.732ns (routing 0.811ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.901ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.732     2.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y24         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.105     2.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X67Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.936     2.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X67Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.202     2.802    
    SLICE_X67Y24         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     2.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock bbq_clk_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bbq_clk_clk_wiz_0_1 rise@0.000ns - bbq_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      1.732ns (routing 0.811ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.901ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.435    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.638    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.868 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.014    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.031 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.732     2.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y24         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.105     2.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X67Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bbq_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ43                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.494     0.494 r  clk_wiz_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.544    clk_wiz_inst/inst/clkin1_ibufds/OUT
    BJ43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  clk_wiz_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.774    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.479 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.645    clk_wiz_inst/inst/bbq_clk_clk_wiz_0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  clk_wiz_inst/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=6029, routed)        1.936     2.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X67Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.202     2.802    
    SLICE_X67Y24         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     2.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       45.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.335ns (8.392%)  route 3.657ns (91.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 53.409 - 50.000 ) 
    Source Clock Delay      (SCD):    8.229ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.360ns (routing 0.171ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.155ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.541     6.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.360     8.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X185Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y102       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     8.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198     8.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X185Y102       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     8.658 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.258     8.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X185Y102       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     9.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          3.201    12.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.157    53.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.633    58.042    
                         clock uncertainty           -0.035    58.007    
    SLICE_X73Y24         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    57.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         57.941    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                 45.720    

Slack (MET) :             45.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.335ns (8.392%)  route 3.657ns (91.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 53.409 - 50.000 ) 
    Source Clock Delay      (SCD):    8.229ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.360ns (routing 0.171ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.155ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.541     6.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.360     8.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X185Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y102       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     8.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198     8.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X185Y102       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     8.658 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.258     8.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X185Y102       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     9.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          3.201    12.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.157    53.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.633    58.042    
                         clock uncertainty           -0.035    58.007    
    SLICE_X73Y24         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    57.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         57.941    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                 45.720    

Slack (MET) :             45.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.335ns (8.392%)  route 3.657ns (91.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 53.409 - 50.000 ) 
    Source Clock Delay      (SCD):    8.229ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.360ns (routing 0.171ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.155ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.541     6.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.360     8.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X185Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y102       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     8.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198     8.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X185Y102       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     8.658 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.258     8.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X185Y102       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     9.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          3.201    12.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.157    53.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.633    58.042    
                         clock uncertainty           -0.035    58.007    
    SLICE_X73Y24         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    57.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         57.941    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                 45.720    

Slack (MET) :             45.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.335ns (8.392%)  route 3.657ns (91.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 53.409 - 50.000 ) 
    Source Clock Delay      (SCD):    8.229ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.360ns (routing 0.171ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.155ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.541     6.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.360     8.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X185Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y102       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     8.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198     8.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X185Y102       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     8.658 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.258     8.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X185Y102       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     9.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          3.201    12.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.157    53.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.633    58.042    
                         clock uncertainty           -0.035    58.007    
    SLICE_X73Y24         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    57.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         57.941    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                 45.720    

Slack (MET) :             45.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.335ns (8.392%)  route 3.657ns (91.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 53.409 - 50.000 ) 
    Source Clock Delay      (SCD):    8.229ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.360ns (routing 0.171ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.155ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.541     6.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.360     8.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X185Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y102       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     8.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198     8.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X185Y102       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     8.658 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.258     8.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X185Y102       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     9.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          3.201    12.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.157    53.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.633    58.042    
                         clock uncertainty           -0.035    58.007    
    SLICE_X73Y24         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    57.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         57.941    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                 45.720    

Slack (MET) :             45.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.335ns (8.392%)  route 3.657ns (91.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 53.409 - 50.000 ) 
    Source Clock Delay      (SCD):    8.229ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.360ns (routing 0.171ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.155ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.541     6.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.360     8.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X185Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y102       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     8.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198     8.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X185Y102       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     8.658 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.258     8.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X185Y102       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     9.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          3.201    12.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.157    53.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.633    58.042    
                         clock uncertainty           -0.035    58.007    
    SLICE_X73Y24         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    57.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         57.941    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                 45.720    

Slack (MET) :             45.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.335ns (8.392%)  route 3.657ns (91.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 53.409 - 50.000 ) 
    Source Clock Delay      (SCD):    8.229ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.360ns (routing 0.171ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.155ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.541     6.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.360     8.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X185Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y102       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     8.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198     8.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X185Y102       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     8.658 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.258     8.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X185Y102       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     9.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          3.201    12.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.157    53.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.633    58.042    
                         clock uncertainty           -0.035    58.007    
    SLICE_X73Y24         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    57.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         57.941    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                 45.720    

Slack (MET) :             45.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.335ns (8.392%)  route 3.657ns (91.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 53.409 - 50.000 ) 
    Source Clock Delay      (SCD):    8.229ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.360ns (routing 0.171ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.155ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.541     6.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.360     8.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X185Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y102       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     8.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198     8.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X185Y102       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     8.658 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.258     8.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X185Y102       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     9.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          3.201    12.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.157    53.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.633    58.042    
                         clock uncertainty           -0.035    58.007    
    SLICE_X73Y24         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    57.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         57.941    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                 45.720    

Slack (MET) :             45.752ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.335ns (8.460%)  route 3.625ns (91.540%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 53.409 - 50.000 ) 
    Source Clock Delay      (SCD):    8.229ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.360ns (routing 0.171ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.155ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.541     6.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.360     8.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X185Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y102       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     8.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198     8.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X185Y102       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     8.658 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.258     8.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X185Y102       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     9.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          3.169    12.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.157    53.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.633    58.042    
                         clock uncertainty           -0.035    58.007    
    SLICE_X72Y25         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    57.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         57.941    
                         arrival time                         -12.189    
  -------------------------------------------------------------------
                         slack                                 45.752    

Slack (MET) :             45.752ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.335ns (8.460%)  route 3.625ns (91.540%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 53.409 - 50.000 ) 
    Source Clock Delay      (SCD):    8.229ns
    Clock Pessimism Removal (CPR):    4.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.360ns (routing 0.171ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.155ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.541     6.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.360     8.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X185Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y102       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     8.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198     8.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X185Y102       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     8.658 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.258     8.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X185Y102       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     9.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          3.169    12.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.763    52.228    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         1.157    53.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.633    58.042    
                         clock uncertainty           -0.035    58.007    
    SLICE_X72Y25         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    57.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         57.941    
                         arrival time                         -12.189    
  -------------------------------------------------------------------
                         slack                                 45.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.907ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    4.308ns
  Clock Net Delay (Source):      0.752ns (routing 0.096ns, distribution 0.656ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.108ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.752     2.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y21         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y21         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.090     2.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X68Y21         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.853     6.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y21         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.308     2.599    
    SLICE_X68Y21         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.895ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    4.341ns
  Clock Net Delay (Source):      0.742ns (routing 0.096ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.841ns (routing 0.108ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.742     2.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y25         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.090     2.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X68Y26         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.841     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.341     2.554    
    SLICE_X68Y26         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.903ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    4.347ns
  Clock Net Delay (Source):      0.748ns (routing 0.096ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.849ns (routing 0.108ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.748     2.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.090     2.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X67Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.849     6.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X67Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -4.347     2.556    
    SLICE_X67Y20         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.903ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    4.347ns
  Clock Net Delay (Source):      0.748ns (routing 0.096ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.849ns (routing 0.108ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.748     2.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.090     2.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X67Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.849     6.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X67Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -4.347     2.556    
    SLICE_X67Y20         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.903ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    4.347ns
  Clock Net Delay (Source):      0.748ns (routing 0.096ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.849ns (routing 0.108ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.748     2.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.090     2.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X67Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.849     6.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X67Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -4.347     2.556    
    SLICE_X67Y20         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.899ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    4.346ns
  Clock Net Delay (Source):      0.745ns (routing 0.096ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.108ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.745     2.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y25         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.580 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.090     2.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X67Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.845     6.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X67Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.346     2.553    
    SLICE_X67Y25         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.899ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    4.346ns
  Clock Net Delay (Source):      0.745ns (routing 0.096ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.108ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.745     2.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y25         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.580 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.090     2.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X67Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.845     6.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X67Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.346     2.553    
    SLICE_X67Y25         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.899ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    4.346ns
  Clock Net Delay (Source):      0.745ns (routing 0.096ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.108ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.745     2.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y25         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.580 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.090     2.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X67Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.845     6.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X67Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -4.346     2.553    
    SLICE_X67Y25         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.899ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    4.346ns
  Clock Net Delay (Source):      0.745ns (routing 0.096ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.108ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.745     2.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y25         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.580 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.090     2.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X67Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.845     6.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X67Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -4.346     2.553    
    SLICE_X67Y25         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.897ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    4.308ns
  Clock Net Delay (Source):      0.745ns (routing 0.096ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.843ns (routing 0.108ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.313     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.745     2.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y25         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.133     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X66Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.735     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y0 (CLOCK_ROOT)    net (fo=494, routed)         0.843     6.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X66Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -4.308     2.589    
    SLICE_X66Y24         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.143    





