// Seed: 1619135537
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_16 = id_5;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    inout tri0 id_2,
    input wire id_3,
    input tri1 id_4,
    input wire id_5,
    output wire id_6,
    input supply1 id_7,
    output uwire id_8,
    output tri1 id_9,
    input tri id_10,
    input wor id_11,
    input tri1 id_12,
    output tri0 id_13,
    inout uwire id_14,
    output tri1 id_15,
    input wand id_16,
    input supply1 id_17,
    output supply1 id_18,
    input tri1 id_19,
    output tri1 id_20,
    input wor id_21,
    input wor id_22,
    output uwire id_23,
    input tri1 id_24,
    input supply1 id_25,
    input wor id_26
    , id_45,
    input wor id_27
    , id_46,
    input supply0 id_28,
    output tri id_29,
    output tri0 id_30,
    input tri0 id_31,
    output tri0 id_32,
    input wire id_33,
    input supply1 id_34,
    output supply1 id_35,
    input supply0 id_36,
    output supply0 id_37,
    input wor id_38,
    output wor id_39,
    output tri0 id_40,
    input tri1 id_41
    , id_47,
    input uwire id_42,
    output supply1 id_43
);
  wire id_48;
  module_0(
      id_47,
      id_48,
      id_48,
      id_45,
      id_48,
      id_45,
      id_47,
      id_47,
      id_47,
      id_45,
      id_47,
      id_48,
      id_46,
      id_48,
      id_48,
      id_47,
      id_47
  );
endmodule
