// Seed: 441166461
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output id_3,
    input id_4,
    output id_5,
    output logic id_6
);
  assign id_5 = id_2;
  logic id_7 = 1, id_8;
  assign id_5 = id_2;
  logic id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  output id_1;
  logic id_7;
  type_10 id_8 (
      .id_0 ((1)),
      .id_1 (id_0),
      .id_2 (id_7),
      .id_3 (id_4),
      .id_4 (1),
      .id_5 (1'b0),
      .id_6 (id_0),
      .id_7 (id_0),
      .id_8 ((1)),
      .id_9 (id_0 - id_5),
      .id_10(1),
      .id_11(""),
      .id_12(id_1),
      .id_13(1'b0),
      .id_14(id_0),
      .id_15(id_4),
      .id_16(1'b0)
  );
  assign id_1 = 1;
endmodule
