#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Jul  1 09:30:57 2018
# Process ID: 12940
# Current directory: C:/Users/Adrion/Desktop/AsyncComponents/add_join
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14072 C:\Users\Adrion\Desktop\AsyncComponents\add_join\tmp_edit_project.xpr
# Log file: C:/Users/Adrion/Desktop/AsyncComponents/add_join/vivado.log
# Journal file: C:/Users/Adrion/Desktop/AsyncComponents/add_join\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Adrion/Desktop/AsyncComponents/add_join/tmp_edit_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Adrion/Desktop/AsyncComponents/add_join'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Adrion/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Adrion/Desktop/AsyncComponents/add_join/tmp_edit_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'async_add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Adrion/Desktop/AsyncComponents/add_join/tmp_edit_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj async_add_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adrion/Desktop/AsyncComponents/add_join/src/defs.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adrion/Desktop/AsyncComponents/add_join/src/delay_component.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity delay_component
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adrion/Desktop/AsyncComponents/add_join/src/join.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity join
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adrion/Desktop/AsyncComponents/add_join/src/delay_element.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity delay_element
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adrion/Desktop/AsyncComponents/add_join/src/async_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity async_add
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adrion/Desktop/AsyncComponents/add_join/tmp_edit_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 93fc2193576e4cfc82ad2e1a4f4ff4e4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot async_add_behav xil_defaultlib.async_add -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.defs
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1010")(0,3)\]
Compiling architecture lut of entity xil_defaultlib.delay_element [\delay_element(size=1)\]
Compiling architecture behavioral of entity xil_defaultlib.delay_component [\delay_component(length=15,size=...]
Compiling architecture behavioral of entity xil_defaultlib.join [join_default]
Compiling architecture behavioral of entity xil_defaultlib.async_add
Built simulation snapshot async_add_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Adrion/Desktop/AsyncComponents/add_join/tmp_edit_project.sim/sim_1/behav/xsim/xsim.dir/async_add_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Adrion/Desktop/AsyncComponents/add_join/tmp_edit_project.sim/sim_1/behav/xsim/xsim.dir/async_add_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jul  1 09:31:43 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 52.027 ; gain = 0.824
INFO: [Common 17-206] Exiting Webtalk at Sun Jul  1 09:31:43 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 793.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adrion/Desktop/AsyncComponents/add_join/tmp_edit_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "async_add_behav -key {Behavioral:sim_1:Functional:async_add} -tclbatch {async_add.tcl} -view {C:/Users/Adrion/Desktop/AsyncComponents/add_join/src/GCD_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Adrion/Desktop/AsyncComponents/add_join/src/GCD_wrapper_behav.wcfg
WARNING: Simulation object /GCD_wrapper/go was not found in the design.
WARNING: Simulation object /GCD_wrapper/A was not found in the design.
WARNING: Simulation object /GCD_wrapper/B was not found in the design.
WARNING: Simulation object /GCD_wrapper/design_1_i/Mux_0/c_req_out was not found in the design.
WARNING: Simulation object /GCD_wrapper/design_1_i/demux_0/c_req_out was not found in the design.
WARNING: Simulation object /GCD_wrapper/design_1_i/merge_0/c_req_out was not found in the design.
WARNING: Simulation object /GCD_wrapper/design_1_i/demux_0/b_req_out was not found in the design.
WARNING: Simulation object /GCD_wrapper/A_result was not found in the design.
WARNING: Simulation object /GCD_wrapper/B_result was not found in the design.
source async_add.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'async_add_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 793.906 ; gain = 22.961
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 793.906 ; gain = 0.000
ipx::package_project -root_dir c:/users/adrion/desktop/asynccomponents/add_join -vendor xilinx.com -library click_components -taxonomy /UserIP -force
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DATA_WIDTH' by 32 for port or parameter 'DATA_WIDTH'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DATA_WIDTH' by 32 for port or parameter 'a_data_in'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DATA_WIDTH' by 32 for port or parameter 'b_data_in'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DATA_WIDTH' by 32 for port or parameter 'c_data_out'
INFO: [IP_Flow 19-5107] Inferred bus interface 'a_in' of definition 'xilinx.com:click_components:async_2ph_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'a_out' of definition 'xilinx.com:click_components:async_2ph_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'b_in' of definition 'xilinx.com:click_components:async_2ph_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'b_out' of definition 'xilinx.com:click_components:async_2ph_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'c_in' of definition 'xilinx.com:click_components:async_2ph_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'c_out' of definition 'xilinx.com:click_components:async_2ph_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
set_property name a_ctrl_in [ipx::get_bus_interfaces a_in -of_objects [ipx::current_core]]
ipx::add_port_map ack [ipx::get_bus_interfaces a_ctrl_in -of_objects [ipx::current_core]]
set_property physical_name a_ack_out [ipx::get_port_maps ack -of_objects [ipx::get_bus_interfaces a_ctrl_in -of_objects [ipx::current_core]]]
ipx::remove_bus_interface a_out [ipx::current_core]
set_property name b_ctrl_in [ipx::get_bus_interfaces b_in -of_objects [ipx::current_core]]
ipx::add_port_map ack [ipx::get_bus_interfaces b_ctrl_in -of_objects [ipx::current_core]]
set_property physical_name b_ack_out [ipx::get_port_maps ack -of_objects [ipx::get_bus_interfaces b_ctrl_in -of_objects [ipx::current_core]]]
ipx::remove_bus_interface b_out [ipx::current_core]
set_property name c_ctrl_out [ipx::get_bus_interfaces c_in -of_objects [ipx::current_core]]
ipx::add_port_map req [ipx::get_bus_interfaces c_ctrl_out -of_objects [ipx::current_core]]
set_property physical_name c_req_out [ipx::get_port_maps req -of_objects [ipx::get_bus_interfaces c_ctrl_out -of_objects [ipx::current_core]]]
ipx::remove_bus_interface c_out [ipx::current_core]
ipx::remove_bus_interface rst [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/Adrion/Desktop/AsyncComponents/add_join
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Adrion/Desktop/AsyncComponents/add_join'
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\users\adrion\desktop\asynccomponents\add_join\xilinx.com_click_components_async_add_1.0.zip} [ipx::current_core]
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul  1 09:35:08 2018...
