system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port          633                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       188698                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        17664                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      7983104                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2cache.demandHits::cpu.inst                 7                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             27046                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                27053                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst                7                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            27046                       # number of overall hits (Count)
system.l2cache.overallHits::total               27053                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             269                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data           36024                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              36293                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            269                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data          36024                       # number of overall misses (Count)
system.l2cache.overallMisses::total             36293                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     26317000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data   3980406000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    4006723000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     26317000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data   3980406000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   4006723000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           276                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         63070                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            63346                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          276                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        63070                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           63346                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.974638                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.571175                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.572933                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.974638                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.571175                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.572933                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 97832.713755                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 110493.171219                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 110399.333205                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 97832.713755                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 110493.171219                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 110399.333205                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks           31245                       # number of writebacks (Count)
system.l2cache.writebacks::total                31245                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          269                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data        36024                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          36293                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          269                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data        36024                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         36293                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     20937000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data   3259926000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   3280863000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     20937000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data   3259926000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   3280863000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.974638                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.571175                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.572933                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.974638                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.571175                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.572933                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 77832.713755                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 90493.171219                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 90399.333205                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 77832.713755                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 90493.171219                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 90399.333205                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                     39955                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks           74                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total           74                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data             5                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total                5                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data          114                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total            114                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     11220000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     11220000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data          119                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total          119                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.957983                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.957983                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 98421.052632                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 98421.052632                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data          114                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total          114                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data      8940000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total      8940000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.957983                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.957983                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 78421.052632                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 78421.052632                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst            7                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        27041                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        27048                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          269                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data        35910                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total        36179                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     26317000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data   3969186000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total   3995503000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          276                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        62951                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        63227                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.974638                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.570444                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.572208                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 97832.713755                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 110531.495405                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 110437.076757                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          269                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data        35910                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total        36179                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     20937000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data   3250986000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total   3271923000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.974638                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.570444                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.572208                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 77832.713755                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 90531.495405                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 90437.076757                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        61666                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        61666                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        61666                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        61666                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  22310077000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             3834.310086                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  125911                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 44051                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.858301                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  86000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks   413.640636                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    16.303729                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  3404.365721                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.100986                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.003980                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.831144                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.936111                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              51                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             160                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            1229                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            2507                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4             149                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                170036                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               170036                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22310077000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port       104606                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port      4322432                       # Cumulative packet size per connected requestor and responder (Byte)
