hdl_lib_name = tech_axi4_infrastructure
hdl_library_clause_name = tech_axi4_infrastructure_lib
hdl_lib_uses_synth = technology axi4
hdl_lib_uses_ip =
hdl_lib_uses_sim =
hdl_lib_technology =
hdl_lib_disclose_library_clause_names =


synth_files =
    tech_axi4_infrastructure_component_pkg.vhd
    tech_axi4_lite_dual_clock.vhd
    tech_axi4_apb_bridge.vhd
    tech_axi4_ila.vhd

[modelsim_project_file]
modelsim_compile_ip_files = axi4lite_clock_converter.tcl
                            axi4_apb_bridge.tcl

[vivado_project_file]
vivado_tcl_files =
   axi4lite_clock_converter.tcl
   axi4_apb_bridge.tcl
   axi4_ila.tcl
